
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191918                       # Simulator instruction rate (inst/s)
host_mem_usage                              201522276                       # Number of bytes of host memory used
host_op_rate                                   220633                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 51460.01                       # Real time elapsed on the host
host_tick_rate                               20337921                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9876116571                       # Number of instructions simulated
sim_ops                                   11353790294                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589602627                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  208                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  168                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2642416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5284564                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    40.618530                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      177929191                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    438049313                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      3110965                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    404977863                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     22888237                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     22898057                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         9820                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      521143043                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       33377476                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          138                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        816777357                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       792503641                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      3109291                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         496833665                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    201869019                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     30630750                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts    170726937                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   2881120387                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    3280860454                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2487335527                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.319026                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.415952                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1529093992     61.48%     61.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    409251385     16.45%     77.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    125037379      5.03%     82.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     75394336      3.03%     85.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     47101636      1.89%     87.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     35634459      1.43%     89.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     33852935      1.36%     90.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     30100386      1.21%     91.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    201869019      8.12%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2487335527                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     30747164                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       2724248844                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            645053766                       # Number of loads committed
system.switch_cpus0.commit.membars           37436838                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1800596077     54.88%     54.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     61426197      1.87%     56.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     56597078      1.73%     58.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     37437542      1.14%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt     15406935      0.47%     60.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     51050800      1.56%     61.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     61435602      1.87%     63.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      8596726      0.26%     63.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     53299455      1.62%     65.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      3403252      0.10%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    645053766     19.66%     85.17% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    486557024     14.83%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   3280860454                       # Class of committed instruction
system.switch_cpus0.commit.refs            1131610790                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        505434048                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         2881120387                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           3280860454                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.871122                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871122                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1849113782                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         1697                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    176650040                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    3481698481                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       155296332                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        384311492                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       3160258                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         5056                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    117924880                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          521143043                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        370561980                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2133738209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes       696774                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3097932311                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        6323864                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.207643                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    372906483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    234194904                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.234331                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2509806746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.401806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.744985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1855874388     73.94%     73.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        90200310      3.59%     77.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        60283873      2.40%     79.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        57246555      2.28%     82.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        56168347      2.24%     84.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        33159253      1.32%     85.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        37307880      1.49%     87.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        35091477      1.40%     88.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       284474663     11.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2509806746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      4264585                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       510212386                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.367893                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1220480417                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         493528374                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      112080760                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    674783785                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     30739601                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        15311                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    499103771                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   3451221925                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    726952043                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      5993713                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   3433147841                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1606176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     79391256                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3160258                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     81349784                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         1004                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     50166351                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2413                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        82065                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     55601218                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     29730016                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores     12546745                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        82065                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1768352                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2496233                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       3334107459                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           3375890229                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.602781                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2009735840                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.345080                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            3376484393                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      3504339037                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     2099260609                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.147945                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147945                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           96      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1846857652     53.70%     53.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     61456441      1.79%     55.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     55.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     60027676      1.75%     57.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     37438636      1.09%     58.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt     16816655      0.49%     58.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     52702965      1.53%     60.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     61435622      1.79%     62.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv     10290885      0.30%     62.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     65915913      1.92%     64.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     64.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      3403252      0.10%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            4      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    727360276     21.15%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    495435484     14.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    3439141557                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           85833336                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.024958                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        5029662      5.86%      5.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         11584      0.01%      5.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt          130      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      6605625      7.70%     13.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      4380936      5.10%     18.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv           18      0.00%     18.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      1681651      1.96%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     20.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      34633447     40.35%     60.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     33490283     39.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    2901362882                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   8252435479                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   2829582969                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   2911276058                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        3420482322                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       3439141557                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     30739603                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    170361426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        26046                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       108853                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    327001692                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2509806746                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.370281                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.003107                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1336370732     53.25%     53.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    394171008     15.71%     68.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    228549459      9.11%     78.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    156321772      6.23%     84.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    139093593      5.54%     89.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     88801957      3.54%     93.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     84143457      3.35%     96.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     45176728      1.80%     98.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     37178040      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2509806746                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.370281                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     623611915                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads   1221513760                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    546307260                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    710388930                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     46048128                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     54868905                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    674783785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    499103771                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5439639292                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     353046856                       # number of misc regfile writes
system.switch_cpus0.numCycles              2509807200                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      214949683                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   3503285153                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      42407132                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       215509901                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     108758879                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents        35554                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   6614672789                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    3462309063                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   3730709524                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        440423499                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      58520439                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       3160258                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    287284028                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       227424294                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   3479694754                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles   1348479366                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     41883956                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        665029048                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     30739608                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    782126336                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          5737051195                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         6925652002                       # The number of ROB writes
system.switch_cpus0.timesIdled                     11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       646375496                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      407508536                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    91.471662                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      231285122                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    252848933                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      2606944                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    440187857                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     18831235                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     19092119                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses       260884                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      584760908                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       51998320                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          353                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        995533265                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       975883060                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      2520188                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         564376355                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    206457112                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     24795889                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    132206673                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   3022502210                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3500628632                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2492609574                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.404403                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.473178                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1547705954     62.09%     62.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    293182427     11.76%     73.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    189772412      7.61%     81.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     62739301      2.52%     83.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     86949943      3.49%     87.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     30995064      1.24%     88.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     38400037      1.54%     90.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     36407324      1.46%     91.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    206457112      8.28%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2492609574                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     49685058                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2937447999                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            656766681                       # Number of loads committed
system.switch_cpus1.commit.membars           27550528                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   2019512327     57.69%     57.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult    104636389      2.99%     60.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     45816847      1.31%     61.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     30306298      0.87%     62.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     12472545      0.36%     63.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     41326410      1.18%     64.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     49733173      1.42%     65.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv      6959310      0.20%     66.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     43147331      1.23%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      2754975      0.08%     67.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc       172186      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    656766681     18.76%     86.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    487024160     13.91%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3500628632                       # Class of committed instruction
system.switch_cpus1.commit.refs            1143790841                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        409736332                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         3022502210                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3500628632                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.830374                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.830374                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1551264391                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred        86782                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    230571059                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3658184254                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       323572027                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        550836105                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       2570134                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts       316591                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles     81564197                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          584760908                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        487073657                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2018151684                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       603427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3194260741                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        5313780                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.232990                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    488998213                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    302114677                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.272712                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2509806855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.468984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.686767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1764576662     70.31%     70.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        91149501      3.63%     73.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2       106384862      4.24%     78.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        64878460      2.58%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4       107165901      4.27%     85.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        49600834      1.98%     87.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        31230591      1.24%     88.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        34301391      1.37%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       260518653     10.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2509806855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      2975833                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       574128466                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.439479                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1208841115                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         491776995                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       16099288                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    677823238                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     24884400                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        21527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    495574199                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3632811263                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    717064120                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      4079262                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3612815994                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        957767                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     12336326                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2570134                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     13307796                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1806                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     72872768                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2263                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        78582                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     41224962                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     21056556                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      8550039                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        78582                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1403128                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1572705                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3485840487                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3569813759                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600200                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2092200454                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.422346                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3570502288                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3930076727                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2321853373                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.204277                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.204277                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass           60      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2052517545     56.75%     56.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult    104666324      2.89%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     48593023      1.34%     60.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     30307318      0.84%     61.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     13131942      0.36%     62.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     42663354      1.18%     63.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     49733189      1.38%     64.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv      8330244      0.23%     64.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     53357535      1.48%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     66.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2754975      0.08%     66.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       172189      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    717249637     19.83%     86.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    493417923     13.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3616895258                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           87007051                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.024056                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        6946925      7.98%      7.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult       5473895      6.29%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          110      0.00%     14.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      5096304      5.86%     20.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      3211264      3.69%     23.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            9      0.00%     23.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1361346      1.56%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     25.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      32296179     37.12%     62.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     32621019     37.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    3195550657                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8840246742                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   3128005298                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   3194889832                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3607926862                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3616895258                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     24884401                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    132182623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        17066                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        88512                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    266668141                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2509806855                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.441105                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.984363                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1261121445     50.25%     50.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    387662769     15.45%     65.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    272928414     10.87%     76.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    184796496      7.36%     83.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    159070882      6.34%     90.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     91451362      3.64%     93.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     72481480      2.89%     96.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     41795101      1.67%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     38498906      1.53%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2509806855                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.441105                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     508351592                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    990374744                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    441808461                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    570182252                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     33694459                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     20703786                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    677823238                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    495574199                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5096338535                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     285797473                       # number of misc regfile writes
system.switch_cpus1.numCycles              2509807200                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles       38420009                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3801592212                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      27955583                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       364315163                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     114187438                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        54603                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6784744079                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3642299014                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3981225920                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        591071203                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents     208937414                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       2570134                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    408413728                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       179633692                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3916677537                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1105016617                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     33906540                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        430319482                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     24884563                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    631514367                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5918985583                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         7282872040                       # The number of ROB writes
system.switch_cpus1.timesIdled                     10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       523196204                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      329810706                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          601                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     19997722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          968                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     39995444                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            968                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2618641                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1533976                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1108171                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23776                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23776                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2618641                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3959365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3967616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7926981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7926981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    266795008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    267783296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    534578304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               534578304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2642417                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2642417    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2642417                       # Request fanout histogram
system.membus.reqLayer0.occupancy          9975654164                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10022634132                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        25146619594                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data     67995776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data    100935040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         168937216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     97857792                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       97857792                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       531217                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       788555                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1319822                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       764514                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            764514                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         2568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     64968901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         3547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     96441852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            161416868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         2568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         3547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            6115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      93501590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            93501590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      93501590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         2568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     64968901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         3547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     96441852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           254918458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1529028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1062046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1576337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000233073780                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        85148                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        85148                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4965977                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1445204                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1319822                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    764514                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2639644                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1529028                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1161                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           161116                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           162840                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           152905                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           165094                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           164670                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           157990                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           171050                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           181851                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           183772                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           176194                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          162735                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          155652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          165495                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          158413                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          161147                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          157559                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            94626                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            95834                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            90388                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            96702                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            96000                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            91584                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            98880                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           105232                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           106224                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           102800                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           91918                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           85282                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           94488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           88450                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           95426                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           95171                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.12                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 68023287535                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               13192415000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           117494843785                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    25781.21                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               44531.21                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1325089                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 695413                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.22                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.48                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2639644                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1529028                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1280118                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1284023                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  38952                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  35021                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    193                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    171                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 76650                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 77595                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 84984                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 85207                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 85522                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 85517                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 85549                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 85537                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 85513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 85563                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 85605                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 85850                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 86751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 88771                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 87729                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 85247                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 85173                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 85164                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1027                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    51                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2146986                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.229609                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   122.242311                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    20.617373                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       158367      7.38%      7.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1974336     91.96%     99.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        13998      0.65%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          202      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           18      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           28      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2146986                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        85148                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     30.986929                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    29.404923                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.935038                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             21      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           367      0.43%      0.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         2097      2.46%      2.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         5621      6.60%      9.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23        10351     12.16%     21.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        13686     16.07%     37.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        14166     16.64%     54.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        12399     14.56%     68.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         9757     11.46%     80.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         6778      7.96%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         4203      4.94%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2635      3.09%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1498      1.76%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          776      0.91%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          391      0.46%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          205      0.24%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          115      0.14%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           38      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           23      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           13      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        85148                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        85148                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.957028                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.938410                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.816504                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            7555      8.87%      8.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             828      0.97%      9.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           70463     82.75%     92.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             864      1.01%     93.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            5146      6.04%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              70      0.08%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             207      0.24%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        85148                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             168862912                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  74304                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               97856320                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              168937216                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            97857792                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      161.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       93.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   161.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    93.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.99                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046588334303                       # Total gap between requests
system.mem_ctrls0.avgGap                    502120.74                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     67970944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data    100885568                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     97856320                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 2568.341968287250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 64945174.144085727632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 3546.757956206202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 96394582.696762338281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 93500183.600501105189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1062434                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1577110                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1529028                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      1747758                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  47179419860                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2176468                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  70311499699                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24211642012442                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     41613.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     44406.92                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     37525.31                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     44582.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  15834662.29                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7655636520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4069067310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         9431704380                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3965941980                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    385964598180                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     76867583520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      570571367490                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       545.172020                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 196231597321                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 815410105306                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7673843520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4078744560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         9407064240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        4015464120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    384005105190                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     78517668960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      570314726190                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       544.926803                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 200532689588                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 811109013039                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data     68014592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data    101270528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         169292160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         7040                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     98491136                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       98491136                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       531364                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       791176                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1322595                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       769462                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            769462                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         3180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     64986879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         3547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     96762406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            161756012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         3180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         3547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            6727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      94106740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            94106740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      94106740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         3180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     64986879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         3547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     96762406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           255862752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1538924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1062358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples   1581619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000223826496                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        85691                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        85691                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4979057                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1454457                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1322595                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    769462                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2645190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1538924                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1103                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           160444                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           163601                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           154556                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           165111                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           165125                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           156520                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           173119                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           179945                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           185141                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           176125                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          162197                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          156807                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          166721                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          158999                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          163251                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          156425                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            93747                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            96862                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            91900                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            97208                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            96050                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            91068                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           101412                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           103050                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           109388                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           101766                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           89438                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           87324                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           95410                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           90592                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           98886                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           94794                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.12                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 68099879963                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               13220435000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           117676511213                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    25755.54                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               44505.54                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1328139                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 700099                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.23                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.49                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2645190                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1538924                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1282684                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1286753                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  39156                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  35066                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    228                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    196                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 77066                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 78006                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 85446                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 85742                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 86130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 86071                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 86065                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 86080                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 86080                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 86140                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 86185                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 86349                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 87311                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 89491                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 88389                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 85805                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 85724                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 85711                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1057                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    58                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2154744                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   124.242531                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   122.242417                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    20.721532                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       159315      7.39%      7.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1980718     91.92%     99.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        14358      0.67%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          264      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           24      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           29      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2154744                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        85691                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.855761                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.286835                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.866850                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             17      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           378      0.44%      0.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         2090      2.44%      2.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         5763      6.73%      9.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23        10622     12.40%     22.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        13800     16.10%     38.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        14203     16.57%     54.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        12658     14.77%     69.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         9674     11.29%     80.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         6752      7.88%     88.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         4281      5.00%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2573      3.00%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1368      1.60%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          773      0.90%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          360      0.42%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          206      0.24%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           98      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           37      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           13      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           14      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        85691                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        85691                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.958654                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.939791                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.821951                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7671      8.95%      8.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             820      0.96%      9.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           70719     82.53%     92.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             881      1.03%     93.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            5310      6.20%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              66      0.08%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             210      0.25%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        85691                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             169221568                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  70592                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               98489280                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              169292160                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            98491136                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      161.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       94.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   161.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    94.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046584108842                       # Total gap between requests
system.mem_ctrls1.avgGap                    500265.58                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     67990912                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data    101223616                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     98489280                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 3179.851960736595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 64964253.255850143731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 3546.757956206202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 96717582.274774089456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 94104966.983033508062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1062728                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1582352                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1538924                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1986524                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  47176604098                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      2322738                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  70495597853                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24220733878164                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     38202.38                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     44391.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     40047.21                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     44551.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  15738745.95                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          7699311900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4092281325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         9465255240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4006861560                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    385903782030                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     76918766880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      570703094535                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       545.297883                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 196365291643                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 815276410984                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7685560260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4084972155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         9413525940                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4026170340                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    384153247050                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     78392928480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      570373239825                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       544.982712                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 200207631619                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 811434071008                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   953410397373                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1046589602627                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   2000204389                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    370561911                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2370766300                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   2000204389                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    370561911                       # number of overall hits
system.cpu0.icache.overall_hits::total     2370766300                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          888                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           69                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           957                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          888                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           69                       # number of overall misses
system.cpu0.icache.overall_misses::total          957                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      5785875                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5785875                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      5785875                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5785875                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   2000205277                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    370561980                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2370767257                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   2000205277                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    370561980                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2370767257                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 83853.260870                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6045.846395                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 83853.260870                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6045.846395                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          305                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.125000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          313                       # number of writebacks
system.cpu0.icache.writebacks::total              313                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      4374330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4374330                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      4374330                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4374330                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89272.040816                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 89272.040816                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89272.040816                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 89272.040816                       # average overall mshr miss latency
system.cpu0.icache.replacements                   313                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   2000204389                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    370561911                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2370766300                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          888                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           69                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          957                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      5785875                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5785875                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    370561980                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2370767257                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 83853.260870                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6045.846395                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      4374330                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4374330                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 89272.040816                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 89272.040816                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.960446                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2370767237                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              937                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2530167.808965                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   598.752064                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    25.208382                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.959539                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.040398                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      92459923960                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     92459923960                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    748911950                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1029864827                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1778776777                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    748911950                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1029864827                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1778776777                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      7006805                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     24004901                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31011706                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      7006805                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     24004901                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31011706                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 650782283754                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 650782283754                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 650782283754                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 650782283754                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    755918755                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1053869728                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1809788483                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    755918755                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1053869728                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1809788483                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009269                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.022778                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017136                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009269                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.022778                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017136                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 27110.392322                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20985.052669                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 27110.392322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20985.052669                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        34118                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         9773                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              961                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    35.502601                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   116.345238                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      6800317                       # number of writebacks
system.cpu0.dcache.writebacks::total          6800317                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     14912851                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14912851                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     14912851                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14912851                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9092050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9092050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9092050                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9092050                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 184876407900                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 184876407900                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 184876407900                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 184876407900                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008627                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005024                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008627                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005024                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 20333.852970                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20333.852970                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 20333.852970                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20333.852970                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16101015                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    426526023                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    573996715                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1000522738                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6334129                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     23946532                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30280661                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 649548411267                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 649548411267                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    432860152                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    597943247                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1030803399                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.014633                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.040048                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029376                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 27124.946997                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21450.932371                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     14866329                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14866329                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9080203                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9080203                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 184644751890                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 184644751890                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.015186                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 20334.870475                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20334.870475                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    322385927                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    455868112                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     778254039                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       672676                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        58369                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       731045                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1233872487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1233872487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    323058603                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    455926481                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    778985084                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.002082                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000128                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000938                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 21139.174682                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  1687.820157                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        46522                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        46522                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        11847                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11847                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    231656010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    231656010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 19553.980755                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19553.980755                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     20260989                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     30630497                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     50891486                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2079                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          337                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2416                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      5073639                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5073639                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     30630834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     50893902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000103                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000047                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 15055.308605                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  2100.016142                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          337                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          337                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      4792581                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4792581                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 14221.308605                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14221.308605                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     20263068                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     30630542                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     50893610                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     30630542                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     50893610                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1896663144                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16101271                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           117.795865                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   145.675113                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   110.324206                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.569043                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.430954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      61186533111                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     61186533111                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   953410397373                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1046589602627                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1972698366                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    487073579                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2459771945                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1972698366                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    487073579                       # number of overall hits
system.cpu1.icache.overall_hits::total     2459771945                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          862                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           78                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           940                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          862                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           78                       # number of overall misses
system.cpu1.icache.overall_misses::total          940                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      6601527                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6601527                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      6601527                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6601527                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1972699228                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    487073657                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2459772885                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1972699228                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    487073657                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2459772885                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 84634.961538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  7022.901064                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 84634.961538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  7022.901064                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          244                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          296                       # number of writebacks
system.cpu1.icache.writebacks::total              296                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           20                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           58                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           58                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5318835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5318835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5318835                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5318835                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 91704.051724                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 91704.051724                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 91704.051724                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 91704.051724                       # average overall mshr miss latency
system.cpu1.icache.replacements                   296                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1972698366                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    487073579                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2459771945                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          862                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           78                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          940                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      6601527                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6601527                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1972699228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    487073657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2459772885                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 84634.961538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  7022.901064                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           58                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5318835                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5318835                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 91704.051724                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 91704.051724                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.927144                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2459772865                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              920                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2673666.157609                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   593.892167                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    30.034977                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.951750                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.048133                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      95931143435                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     95931143435                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    708321908                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   1007640095                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1715962003                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    708321908                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   1007640095                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1715962003                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7184186                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     38699986                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      45884172                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7184186                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     38699986                       # number of overall misses
system.cpu1.dcache.overall_misses::total     45884172                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1166909031266                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1166909031266                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1166909031266                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1166909031266                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    715506094                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1046340081                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1761846175                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    715506094                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1046340081                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1761846175                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010041                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.036986                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026043                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010041                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.036986                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026043                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 30152.699054                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25431.624467                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 30152.699054                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25431.624467                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        54020                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3848                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1825                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             34                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.600000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   113.176471                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     10217400                       # number of writebacks
system.cpu1.dcache.writebacks::total         10217400                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     27794880                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     27794880                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     27794880                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     27794880                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     10905106                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     10905106                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     10905106                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     10905106                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 250344728606                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 250344728606                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 250344728606                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 250344728606                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.010422                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006190                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.010422                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006190                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22956.652471                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22956.652471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22956.652471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22956.652471                       # average overall mshr miss latency
system.cpu1.dcache.replacements              18089256                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    406279858                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    545587878                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      951867736                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6735888                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     38523764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     45259652                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1153550099481                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1153550099481                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    413015746                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    584111642                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    997127388                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.016309                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.065953                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.045390                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 29943.857497                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25487.383321                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     27676284                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     27676284                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data     10847480                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     10847480                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 247745035515                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 247745035515                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.018571                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010879                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 22838.948356                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22838.948356                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    302042050                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    462052217                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     764094267                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       448298                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       176222                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       624520                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  13358931785                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13358931785                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    302490348                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    462228439                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    764718787                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.001482                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000381                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000817                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 75807.400807                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21390.718928                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       118596                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       118596                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        57626                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        57626                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2599693091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2599693091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 45113.197012                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45113.197012                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     15802209                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     24795679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     40597888                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          287                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          385                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      6011472                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6011472                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     15802307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     24795966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     40598273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 20945.895470                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15614.212987                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          165                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          165                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          122                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          122                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      1274352                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1274352                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10445.508197                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10445.508197                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     15802307                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     24795721                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     40598028                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     15802307                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     24795721                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     40598028                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1815247431                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         18089512                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           100.348060                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   140.390345                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   115.608974                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.548400                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.451598                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      58995448744                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     58995448744                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      8029806                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      9325497                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17355305                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      8029806                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      9325497                       # number of overall hits
system.l2.overall_hits::total                17355305                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           47                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1062581                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           58                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1579731                       # number of demand (read+write) misses
system.l2.demand_misses::total                2642417                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           47                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1062581                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           58                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1579731                       # number of overall misses
system.l2.overall_misses::total               2642417                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      4291347                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 101750187999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      5240856                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 152337869961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     254097590163                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      4291347                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 101750187999                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      5240856                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 152337869961                       # number of overall miss cycles
system.l2.overall_miss_latency::total    254097590163                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      9092387                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           58                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data     10905228                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19997722                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      9092387                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           58                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data     10905228                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19997722                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.959184                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.116865                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.144860                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132136                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.959184                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.116865                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.144860                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132136                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 91305.255319                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 95757.582715                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 90359.586207                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 96432.791381                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96161.048829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 91305.255319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 95757.582715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 90359.586207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 96432.791381                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96161.048829                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1533976                       # number of writebacks
system.l2.writebacks::total                   1533976                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1062581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1579731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2642417                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1062581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1579731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2642417                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      3889331                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  92663147701                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      4745728                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 138830807660                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 231502590420                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      3889331                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  92663147701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      4745728                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 138830807660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 231502590420                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.959184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.116865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.144860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132136                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.959184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.116865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.144860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132136                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 82751.723404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 87205.726153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 81822.896552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 87882.562069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87610.165398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 82751.723404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 87205.726153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 81822.896552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 87882.562069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87610.165398                       # average overall mshr miss latency
system.l2.replacements                        2642733                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9594425                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9594425                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9594425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9594425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          107                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              107                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          107                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          382                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           382                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus0.data        11029                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        34672                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 45701                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data          821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        22955                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23776                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data     73205601                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   2217069738                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2290275339                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data        11850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data        57627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.069283                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.398338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.342214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 89166.383678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 96583.303768                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96327.192926                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data          821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        22955                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23776                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data     66192844                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2020860856                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2087053700                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.069283                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.398338                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.342214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 80624.657734                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 88035.759355                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87779.849428                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      4291347                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      5240856                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9532203                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           49                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           58                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            107                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.959184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 91305.255319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 90359.586207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90782.885714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           58                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      3889331                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      4745728                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8635059                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.959184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 82751.723404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 81822.896552                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82238.657143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      8018777                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      9290825                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          17309602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1061760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1556776                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2618536                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 101676982398                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 150120800223                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 251797782621                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      9080537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data     10847601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      19928138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.116927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.143513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 95762.679323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 96430.572043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96159.755917                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1061760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1556776                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2618536                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  92596954857                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 136809946804                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 229406901661                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.116927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.143513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 87210.814927                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 87880.303142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87608.840077                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    53507032                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2675501                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.998883                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.761794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1531.907563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1623.630183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.339742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 12543.648777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     0.463936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 17058.248005                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.046750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.049549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.382802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.520576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18448                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11851                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 642560221                       # Number of tag accesses
system.l2.tags.data_accesses                642560221                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          19928245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11128401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          107                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11511947                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69477                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           107                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     19928138                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     27277161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     32715684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              59993166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        12544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1616781952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        14848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   2170999168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3787808512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2642733                       # Total snoops (count)
system.tol2bus.snoopTraffic                 196348928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         22640455                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000069                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008324                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               22638886     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1569      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           22640455                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        32681779524                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22744559324                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            120930                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18967890863                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            102165                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
