/*
 * Copyright (C) 2015 Altera Corporation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include "socfpga_arria10.dtsi"

/ {
	model = "Altera SOCFPGA Arria 10";
	compatible = "altr,socfpga-arria10", "altr,socfpga";

	chosen {
		bootargs = "earlyprintk";
		stdout-path = "serial1:115200n8";
	};

	memory {
		name = "memory";
		device_type = "memory";
		reg = <0x0 0x40000000>; /* 1GB */
	};

	a10_leds {
		compatible = "gpio-leds";

		a10sycon0 {
			label = "a10sycon_led0";
			gpios = <&gpio4 4 1>;
		};

		a10sycon1 {
			label = "a10sycon_led1";
			gpios = <&gpio4 5 1>;
		};

		a10sycon2 {
			label = "a10sycon_led2";
			gpios = <&gpio4 6 1>;
		};

		a10sycon03 {
			label = "a10sycon_led3";
			gpios = <&gpio4 7 1>;
		};
	};

	a10_keys {
		compatible = "gpio-keys";
		#address-cells = <1>;
		#size-cells = <0>;

		dip_sw0 {
			label = "DIP_SW0";
			gpios = <&gpio4 8 1>;
			linux,code = <0x40>;
			debounce-interval = <50>;
		};

		dip_sw1 {
			label = "DIP_SW1";
			gpios = <&gpio4 9 1>;
			linux,code = <0x41>;
			debounce-interval = <50>;
		};

		dip_sw2 {
			label = "DIP_SW2";
			gpios = <&gpio4 10 1>;
			linux,code = <0x42>;
			debounce-interval = <50>;
		};

		dip_sw3 {
			label = "DIP_SW3";
			gpios = <&gpio4 11 1>;
			linux,code = <0x43>;
			debounce-interval = <50>;
		};

		pb_sw0 {
			label = "PB_SW0";
			gpios = <&gpio4 12 1>;
			linux,code = <0x44>;
			debounce-interval = <50>;
		};

		pb_sw1 {
			label = "PB_SW1";
			gpios = <&gpio4 13 1>;
			linux,code = <0x45>;
			debounce-interval = <50>;
		};

		pb_sw2 {
			label = "PB_SW2";
			gpios = <&gpio4 14 1>;
			linux,code = <0x46>;
			debounce-interval = <50>;
		};

		pb_sw3 {
			label = "PB_SW3";
			gpios = <&gpio4 15 1>;
			linux,code = <0x47>;
			debounce-interval = <50>;
		};
	};

	soc {
		clkmgr@ffd04000 {
			clocks {
				osc1 {
					clock-frequency = <25000000>;
				};
			};
		};
	};
};

&gmac0 {
	phy-mode = "rgmii";
	phy-addr = <0xffffffff>; /* probe for phy addr */

	/*
	 * These skews assume the user's FPGA design is adding 600ps of delay
	 * for TX_CLK on Arria 10.
	 *
	 * All skews are offset since hardware skew values for the ksz9031
	 * range from a negative skew to a positive skew.
	 * See the micrel-ksz90x1.txt Documentation file for details.
	 */
	txd0-skew-ps = <0>; /* -420ps */
	txd1-skew-ps = <0>; /* -420ps */
	txd2-skew-ps = <0>; /* -420ps */
	txd3-skew-ps = <0>; /* -420ps */
	rxd0-skew-ps = <420>; /* 0ps */
	rxd1-skew-ps = <420>; /* 0ps */
	rxd2-skew-ps = <420>; /* 0ps */
	rxd3-skew-ps = <420>; /* 0ps */
	txen-skew-ps = <0>; /* -420ps */
	txc-skew-ps = <1860>; /* 960ps */
	rxdv-skew-ps = <420>; /* 0ps */
	rxc-skew-ps = <1680>; /* 780ps */
	max-frame-size = <3800>;
	status = "okay";
};

&i2c1 {
	speed-mode = <0>;
	status = "okay";

	/*
	 * adjust the falling times to decrease the i2c frequency to 50Khz
	 * because the LCD module does not work at the standard 100Khz
	 */
	i2c-sda-falling-time-ns = <6000>;
	i2c-scl-falling-time-ns = <6000>;

	lcd: lcd@28 {
		compatible = "newhaven,nhd-0216k3z-nsw-bbw";
		reg = <0x28>;
		height = <2>;
		width = <16>;
		brightness = <8>;
	};

	eeprom@51 {
		compatible = "atmel,24c32";
		reg = <0x51>;
		pagesize = <32>;
	};

	rtc@68 {
		compatible = "dallas,ds1339";
		reg = <0x68>;
	};

	max@4c {
		compatible = "max1619";
		reg = <0x4c>;
	};

	ltc@5c {
		compatible = "ltc2977";
		reg = <0x5c>;
	};
};

&uart1 {
	status = "okay";
};

&usb0 {
	status = "okay";
};

&spi1 {
	status = "okay";

	a10_sysctl: a10_sysctl@0 {
		compatible = "altr,a10sycon";
		reg = <0>;
		interrupt-parent = <&gpio1>;
		/* low-level active IRQ at GPIO1_5 */
		interrupts = <5 0x8>;
		interrupt-controller;
		#interrupt-cells = <2>;
		spi-max-frequency = <1000000>;

		gpio4: gpio-controller {
			compatible = "altr,a10sycon-gpio";
			gpio-controller;
			#gpio-cells = <2>;
			ngpios = <16>;
		};

		hwmon: a10hwmon {
			compatible = "altr,a10sycon-hwmon";
		};

		a10rst: a10rst {
			compatible = "altr,a10sycon-reset";
			#reset-cells = <1>;
		};
	};
};

&watchdog1 {
	status = "okay";
};
