Miron Abramovici, DOs and DON'Ts in Computing Fault Coverage, Proceedings of the IEEE International Test Conference on Designing, Testing, and Diagnostics - Join Them, p.594, October 17-21, 1993
Abramovici, M., Breuer, M. A., and Friedman, A. D. 1990. Digital Systems Testing and Testable Design. Computer Science Press, New York, NY.
R. D. Blanton , J. P. Hayes, Design of a fast, easily testable ALU, Proceedings of the 14th IEEE VLSI Test Symposium, p.9, April 28-May 01, 1996
R. D. Blaton , John P. Hayes, Testability of Convergent Tree Circuits, IEEE Transactions on Computers, v.45 n.8, p.950-963, August 1996[doi>10.1109/12.536237]
Brglez, F. and Fujiwara, H. 1985. A neutral netlist of 10 combinational benchmark circuits and a target simulator in Fortran. In Proceedings of the 1985 International Symposium on Circuits and Systems 695--698.
Brian Chess , Tracy Larrabee, Bridge fault simulation strategies for CMOS integrated circuits, Proceedings of the 30th international Design Automation Conference, p.458-462, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164976]
Chess, B. and Larrabee, T. 1994. Generating test patterns for bridge faults in CMOS ICs. In Proceedings of the European Test Conference (1994).
Ferguson, F. J. and Shen, J. P. 1985. Inductive fault analysis of MOS integrated circuits. IEEE Des. Test Comput. 2, 6 (Dec.), 13--26.
Galiay, J., Crouzet, Y., and Vergniault, M. 1980. Physical versus logical fault models of MOS LSI circuits: Impact on their testability. IEEE Trans. Comput. C-29, 6 (June), 527--531.
Hayes, J. P. 1985. Fault modeling. IEEE Des. Test Comput. 2, 2 (April), 88--95.
John P. Hayes, Introduction to Digital Logic Design, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1993
Kautz, W. H. 1967. Testing for faults in cellular logic arrays. In Proceedings of the 8th Symposium on Switching Automata Theory. 161--174.
J. Khare , W. Maly , N. Tiday, Fault characterization of standard cell libraries using inductive contamination, Proceedings of the 14th IEEE VLSI Test Symposium, p.405, April 28-May 01, 1996
Larrabee, T. 1989. Efficient generation of test patterns using Boolean Difference. In Proceedings of the International Test Conference (Oct.). 795--801.
Hyung Ki Lee , Dong Sam Ha, SOPRANO: an efficient automatic test pattern generator for stuck-open faults in CMOS combinational circuits, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.660-666, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123432]
Hyung Ki Lee , Dong Sam Ha, An Efficient, Forward Fault Simulation Algorithm Based on the Parallel Pattern Single Fault Propagation, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.946-955, October 26-30, 1991
Lee, H. K. and Ha, D. S. 1993. On the generation of test patterns for combinational circuits. Technical Report 12_93, Department of Electrical Engineering Virginia Polytechnic Institute and State University, Blacksburg, VA.
Thomas Lynch , Earl E. Swartzlander, Jr., A Spanning Tree Carry Lookahead Adder, IEEE Transactions on Computers, v.41 n.8, p.931-939, August 1992[doi>10.1109/12.156535]
W. Maly, Realistic fault modeling for VLSI testing, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.173-180, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37914]
S. Muroga , Y. Kambayashi , H. C. Lai , J. N. Culliney, The Transduction Method-Design of Logic Networks Based on Permissible Functions, IEEE Transactions on Computers, v.38 n.10, p.1404-1424, October 1989[doi>10.1109/12.35836]
I. Pomeranz , S. M. Reddy, Test sequences to achieve high defect coverage for synchronous sequential circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.10, p.1017-1029, November 2006[doi>10.1109/43.728921]
S. M. Reddy , I. Pomeranz , S. Kajihara, Compact test sets for high defect coverage, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.8, p.923-930, November 2006[doi>10.1109/43.644620]
Y. Watanabe , L. M. Guerra , R. K. Brayton, Permissible functions for multioutput components in combinational logic optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.7, p.732-744, November 2006[doi>10.1109/43.503942]
