<stg><name>detect_overflow</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %raw_sum

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %raw_sum, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:4 %raw_sum_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %raw_sum

]]></Node>
<StgValue><ssdm name="raw_sum_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %raw_sum_read, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:6 %icmp_ln4 = icmp_eq  i2 %tmp, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:7 %icmp_ln4_1 = icmp_slt  i5 %raw_sum_read, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln4_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:8 %or_ln4 = or i1 %icmp_ln4, i1 %icmp_ln4_1

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1">
<![CDATA[
entry:9 %ret_ln4 = ret i1 %or_ln4

]]></Node>
<StgValue><ssdm name="ret_ln4"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="12" name="raw_sum" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="raw_sum"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="14" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="13" toId="2">
</dataflow>
<dataflow id="16" from="StgValue_15" to="specbitsmap_ln0" fromId="15" toId="2">
</dataflow>
<dataflow id="18" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="17" toId="3">
</dataflow>
<dataflow id="20" from="empty_1" to="spectopmodule_ln3" fromId="19" toId="3">
</dataflow>
<dataflow id="21" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="13" toId="4">
</dataflow>
<dataflow id="22" from="raw_sum" to="specbitsmap_ln0" fromId="12" toId="4">
</dataflow>
<dataflow id="24" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="23" toId="5">
</dataflow>
<dataflow id="25" from="raw_sum" to="specinterface_ln0" fromId="12" toId="5">
</dataflow>
<dataflow id="27" from="empty" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="29" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="30" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="32" from="empty_0" to="specinterface_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="33" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="34" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="35" from="empty_0" to="specinterface_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="36" from="empty_0" to="specinterface_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="37" from="empty_0" to="specinterface_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="39" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="40" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="41" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="42" from="empty_0" to="specinterface_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="43" from="empty_0" to="specinterface_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="46" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="47" from="StgValue_28" to="specinterface_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="49" from="_ssdm_op_Read.ap_auto.i5" to="raw_sum_read" fromId="48" toId="6">
</dataflow>
<dataflow id="50" from="raw_sum" to="raw_sum_read" fromId="12" toId="6">
</dataflow>
<dataflow id="52" from="_ssdm_op_PartSelect.i2.i5.i32.i32" to="tmp" fromId="51" toId="7">
</dataflow>
<dataflow id="53" from="raw_sum_read" to="tmp" fromId="6" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_54" to="tmp" fromId="54" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_56" to="tmp" fromId="56" toId="7">
</dataflow>
<dataflow id="58" from="tmp" to="icmp_ln4" fromId="7" toId="8">
</dataflow>
<dataflow id="60" from="StgValue_59" to="icmp_ln4" fromId="59" toId="8">
</dataflow>
<dataflow id="61" from="raw_sum_read" to="icmp_ln4_1" fromId="6" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_62" to="icmp_ln4_1" fromId="62" toId="9">
</dataflow>
<dataflow id="64" from="icmp_ln4" to="or_ln4" fromId="8" toId="10">
</dataflow>
<dataflow id="65" from="icmp_ln4_1" to="or_ln4" fromId="9" toId="10">
</dataflow>
<dataflow id="66" from="or_ln4" to="ret_ln4" fromId="10" toId="11">
</dataflow>
</dataflows>


</stg>
