diff --git a/rtl/ibex_register_file_fpga.sv b/rtl/ibex_register_file_fpga.sv
index aa88cdc..028997a 100644
--- a/rtl/ibex_register_file_fpga.sv
+++ b/rtl/ibex_register_file_fpga.sv
@@ -35,8 +35,8 @@ module ibex_register_file #(
   input  logic                 we_a_i
 );
 
-  localparam int ADDR_WIDTH = RV32E ? 4 : 5;
-  localparam int NUM_WORDS  = 2**ADDR_WIDTH;
+  localparam int ADDR_WIDTH = 5;//RV32E ? 4 : 5;
+  localparam int NUM_WORDS  = 32;//2**ADDR_WIDTH;
 
   logic [DataWidth-1:0] mem[NUM_WORDS];
   logic we; // write enable if writing to any register other than R0
