
meteo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006764  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012b4  080068f4  080068f4  000078f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ba8  08007ba8  00009064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007ba8  08007ba8  00008ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007bb0  08007bb0  00009064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bb0  08007bb0  00008bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007bb4  08007bb4  00008bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08007bb8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009064  2**0
                  CONTENTS
 10 .bss          00000390  20000064  20000064  00009064  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003f4  200003f4  00009064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009064  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010501  00000000  00000000  00009094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002bc2  00000000  00000000  00019595  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e10  00000000  00000000  0001c158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000acb  00000000  00000000  0001cf68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c645  00000000  00000000  0001da33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015002  00000000  00000000  0003a078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f4b0  00000000  00000000  0004f07a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ee52a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003df8  00000000  00000000  000ee570  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  000f2368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080068dc 	.word	0x080068dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	080068dc 	.word	0x080068dc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_d2uiz>:
 800083c:	004a      	lsls	r2, r1, #1
 800083e:	d211      	bcs.n	8000864 <__aeabi_d2uiz+0x28>
 8000840:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000844:	d211      	bcs.n	800086a <__aeabi_d2uiz+0x2e>
 8000846:	d50d      	bpl.n	8000864 <__aeabi_d2uiz+0x28>
 8000848:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800084c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000850:	d40e      	bmi.n	8000870 <__aeabi_d2uiz+0x34>
 8000852:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000856:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800085a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800085e:	fa23 f002 	lsr.w	r0, r3, r2
 8000862:	4770      	bx	lr
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	4770      	bx	lr
 800086a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800086e:	d102      	bne.n	8000876 <__aeabi_d2uiz+0x3a>
 8000870:	f04f 30ff 	mov.w	r0, #4294967295
 8000874:	4770      	bx	lr
 8000876:	f04f 0000 	mov.w	r0, #0
 800087a:	4770      	bx	lr

0800087c <ILI9341_DrawHollowCircle>:
	us *= (SystemCoreClock / 1000000);
	while (us--);
}

void ILI9341_DrawHollowCircle(uint16_t X, uint16_t Y, uint16_t radius, uint16_t color)
{
 800087c:	b590      	push	{r4, r7, lr}
 800087e:	b089      	sub	sp, #36	@ 0x24
 8000880:	af00      	add	r7, sp, #0
 8000882:	4604      	mov	r4, r0
 8000884:	4608      	mov	r0, r1
 8000886:	4611      	mov	r1, r2
 8000888:	461a      	mov	r2, r3
 800088a:	4623      	mov	r3, r4
 800088c:	80fb      	strh	r3, [r7, #6]
 800088e:	4603      	mov	r3, r0
 8000890:	80bb      	strh	r3, [r7, #4]
 8000892:	460b      	mov	r3, r1
 8000894:	807b      	strh	r3, [r7, #2]
 8000896:	4613      	mov	r3, r2
 8000898:	803b      	strh	r3, [r7, #0]
	int x = radius-1;
 800089a:	887b      	ldrh	r3, [r7, #2]
 800089c:	3b01      	subs	r3, #1
 800089e:	61fb      	str	r3, [r7, #28]
	int y = 0;
 80008a0:	2300      	movs	r3, #0
 80008a2:	61bb      	str	r3, [r7, #24]
	int dx = 1;
 80008a4:	2301      	movs	r3, #1
 80008a6:	617b      	str	r3, [r7, #20]
	int dy = 1;
 80008a8:	2301      	movs	r3, #1
 80008aa:	613b      	str	r3, [r7, #16]
	int err = dx - (radius << 1);
 80008ac:	887b      	ldrh	r3, [r7, #2]
 80008ae:	005b      	lsls	r3, r3, #1
 80008b0:	697a      	ldr	r2, [r7, #20]
 80008b2:	1ad3      	subs	r3, r2, r3
 80008b4:	60fb      	str	r3, [r7, #12]

	while (x >= y)
 80008b6:	e08d      	b.n	80009d4 <ILI9341_DrawHollowCircle+0x158>
	{
		ILI9341_DrawPixel(X + x, Y + y, color);
 80008b8:	69fb      	ldr	r3, [r7, #28]
 80008ba:	b29a      	uxth	r2, r3
 80008bc:	88fb      	ldrh	r3, [r7, #6]
 80008be:	4413      	add	r3, r2
 80008c0:	b298      	uxth	r0, r3
 80008c2:	69bb      	ldr	r3, [r7, #24]
 80008c4:	b29a      	uxth	r2, r3
 80008c6:	88bb      	ldrh	r3, [r7, #4]
 80008c8:	4413      	add	r3, r2
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	883a      	ldrh	r2, [r7, #0]
 80008ce:	4619      	mov	r1, r3
 80008d0:	f001 f96a 	bl	8001ba8 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y + x, color);
 80008d4:	69bb      	ldr	r3, [r7, #24]
 80008d6:	b29a      	uxth	r2, r3
 80008d8:	88fb      	ldrh	r3, [r7, #6]
 80008da:	4413      	add	r3, r2
 80008dc:	b298      	uxth	r0, r3
 80008de:	69fb      	ldr	r3, [r7, #28]
 80008e0:	b29a      	uxth	r2, r3
 80008e2:	88bb      	ldrh	r3, [r7, #4]
 80008e4:	4413      	add	r3, r2
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	883a      	ldrh	r2, [r7, #0]
 80008ea:	4619      	mov	r1, r3
 80008ec:	f001 f95c 	bl	8001ba8 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y + x, color);
 80008f0:	69bb      	ldr	r3, [r7, #24]
 80008f2:	b29b      	uxth	r3, r3
 80008f4:	88fa      	ldrh	r2, [r7, #6]
 80008f6:	1ad3      	subs	r3, r2, r3
 80008f8:	b298      	uxth	r0, r3
 80008fa:	69fb      	ldr	r3, [r7, #28]
 80008fc:	b29a      	uxth	r2, r3
 80008fe:	88bb      	ldrh	r3, [r7, #4]
 8000900:	4413      	add	r3, r2
 8000902:	b29b      	uxth	r3, r3
 8000904:	883a      	ldrh	r2, [r7, #0]
 8000906:	4619      	mov	r1, r3
 8000908:	f001 f94e 	bl	8001ba8 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y + y, color);
 800090c:	69fb      	ldr	r3, [r7, #28]
 800090e:	b29b      	uxth	r3, r3
 8000910:	88fa      	ldrh	r2, [r7, #6]
 8000912:	1ad3      	subs	r3, r2, r3
 8000914:	b298      	uxth	r0, r3
 8000916:	69bb      	ldr	r3, [r7, #24]
 8000918:	b29a      	uxth	r2, r3
 800091a:	88bb      	ldrh	r3, [r7, #4]
 800091c:	4413      	add	r3, r2
 800091e:	b29b      	uxth	r3, r3
 8000920:	883a      	ldrh	r2, [r7, #0]
 8000922:	4619      	mov	r1, r3
 8000924:	f001 f940 	bl	8001ba8 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y - y, color);
 8000928:	69fb      	ldr	r3, [r7, #28]
 800092a:	b29b      	uxth	r3, r3
 800092c:	88fa      	ldrh	r2, [r7, #6]
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	b298      	uxth	r0, r3
 8000932:	69bb      	ldr	r3, [r7, #24]
 8000934:	b29b      	uxth	r3, r3
 8000936:	88ba      	ldrh	r2, [r7, #4]
 8000938:	1ad3      	subs	r3, r2, r3
 800093a:	b29b      	uxth	r3, r3
 800093c:	883a      	ldrh	r2, [r7, #0]
 800093e:	4619      	mov	r1, r3
 8000940:	f001 f932 	bl	8001ba8 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y - x, color);
 8000944:	69bb      	ldr	r3, [r7, #24]
 8000946:	b29b      	uxth	r3, r3
 8000948:	88fa      	ldrh	r2, [r7, #6]
 800094a:	1ad3      	subs	r3, r2, r3
 800094c:	b298      	uxth	r0, r3
 800094e:	69fb      	ldr	r3, [r7, #28]
 8000950:	b29b      	uxth	r3, r3
 8000952:	88ba      	ldrh	r2, [r7, #4]
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	b29b      	uxth	r3, r3
 8000958:	883a      	ldrh	r2, [r7, #0]
 800095a:	4619      	mov	r1, r3
 800095c:	f001 f924 	bl	8001ba8 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y - x, color);
 8000960:	69bb      	ldr	r3, [r7, #24]
 8000962:	b29a      	uxth	r2, r3
 8000964:	88fb      	ldrh	r3, [r7, #6]
 8000966:	4413      	add	r3, r2
 8000968:	b298      	uxth	r0, r3
 800096a:	69fb      	ldr	r3, [r7, #28]
 800096c:	b29b      	uxth	r3, r3
 800096e:	88ba      	ldrh	r2, [r7, #4]
 8000970:	1ad3      	subs	r3, r2, r3
 8000972:	b29b      	uxth	r3, r3
 8000974:	883a      	ldrh	r2, [r7, #0]
 8000976:	4619      	mov	r1, r3
 8000978:	f001 f916 	bl	8001ba8 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + x, Y - y, color);
 800097c:	69fb      	ldr	r3, [r7, #28]
 800097e:	b29a      	uxth	r2, r3
 8000980:	88fb      	ldrh	r3, [r7, #6]
 8000982:	4413      	add	r3, r2
 8000984:	b298      	uxth	r0, r3
 8000986:	69bb      	ldr	r3, [r7, #24]
 8000988:	b29b      	uxth	r3, r3
 800098a:	88ba      	ldrh	r2, [r7, #4]
 800098c:	1ad3      	subs	r3, r2, r3
 800098e:	b29b      	uxth	r3, r3
 8000990:	883a      	ldrh	r2, [r7, #0]
 8000992:	4619      	mov	r1, r3
 8000994:	f001 f908 	bl	8001ba8 <ILI9341_DrawPixel>

		if (err <= 0)
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	2b00      	cmp	r3, #0
 800099c:	dc09      	bgt.n	80009b2 <ILI9341_DrawHollowCircle+0x136>
		{
			y++;
 800099e:	69bb      	ldr	r3, [r7, #24]
 80009a0:	3301      	adds	r3, #1
 80009a2:	61bb      	str	r3, [r7, #24]
			err += dy;
 80009a4:	68fa      	ldr	r2, [r7, #12]
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	4413      	add	r3, r2
 80009aa:	60fb      	str	r3, [r7, #12]
			dy += 2;
 80009ac:	693b      	ldr	r3, [r7, #16]
 80009ae:	3302      	adds	r3, #2
 80009b0:	613b      	str	r3, [r7, #16]
		}

		if (err > 0)
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	dd0d      	ble.n	80009d4 <ILI9341_DrawHollowCircle+0x158>
		{
			x--;
 80009b8:	69fb      	ldr	r3, [r7, #28]
 80009ba:	3b01      	subs	r3, #1
 80009bc:	61fb      	str	r3, [r7, #28]
			dx += 2;
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	3302      	adds	r3, #2
 80009c2:	617b      	str	r3, [r7, #20]
			err += (-radius << 1) + dx;
 80009c4:	887b      	ldrh	r3, [r7, #2]
 80009c6:	425b      	negs	r3, r3
 80009c8:	005a      	lsls	r2, r3, #1
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	4413      	add	r3, r2
 80009ce:	68fa      	ldr	r2, [r7, #12]
 80009d0:	4413      	add	r3, r2
 80009d2:	60fb      	str	r3, [r7, #12]
	while (x >= y)
 80009d4:	69fa      	ldr	r2, [r7, #28]
 80009d6:	69bb      	ldr	r3, [r7, #24]
 80009d8:	429a      	cmp	r2, r3
 80009da:	f6bf af6d 	bge.w	80008b8 <ILI9341_DrawHollowCircle+0x3c>
		}
	}
}
 80009de:	bf00      	nop
 80009e0:	bf00      	nop
 80009e2:	3724      	adds	r7, #36	@ 0x24
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd90      	pop	{r4, r7, pc}

080009e8 <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b08d      	sub	sp, #52	@ 0x34
 80009ec:	af02      	add	r7, sp, #8
 80009ee:	60b9      	str	r1, [r7, #8]
 80009f0:	4611      	mov	r1, r2
 80009f2:	461a      	mov	r2, r3
 80009f4:	4603      	mov	r3, r0
 80009f6:	73fb      	strb	r3, [r7, #15]
 80009f8:	460b      	mov	r3, r1
 80009fa:	81bb      	strh	r3, [r7, #12]
 80009fc:	4613      	mov	r3, r2
 80009fe:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 8000a00:	7bfb      	ldrb	r3, [r7, #15]
 8000a02:	2b1e      	cmp	r3, #30
 8000a04:	d964      	bls.n	8000ad0 <ILI9341_DrawChar+0xe8>
 8000a06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	db60      	blt.n	8000ad0 <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	3301      	adds	r3, #1
 8000a18:	781b      	ldrb	r3, [r3, #0]
 8000a1a:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	3302      	adds	r3, #2
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 8000a24:	68bb      	ldr	r3, [r7, #8]
 8000a26:	3303      	adds	r3, #3
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 8000a2c:	7bfb      	ldrb	r3, [r7, #15]
 8000a2e:	3b20      	subs	r3, #32
 8000a30:	7ffa      	ldrb	r2, [r7, #31]
 8000a32:	fb02 f303 	mul.w	r3, r2, r3
 8000a36:	3304      	adds	r3, #4
 8000a38:	68ba      	ldr	r2, [r7, #8]
 8000a3a:	4413      	add	r3, r2
 8000a3c:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 8000a3e:	7fbb      	ldrb	r3, [r7, #30]
 8000a40:	b29a      	uxth	r2, r3
 8000a42:	7f7b      	ldrb	r3, [r7, #29]
 8000a44:	b29c      	uxth	r4, r3
 8000a46:	88f9      	ldrh	r1, [r7, #6]
 8000a48:	89b8      	ldrh	r0, [r7, #12]
 8000a4a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000a4c:	9300      	str	r3, [sp, #0]
 8000a4e:	4623      	mov	r3, r4
 8000a50:	f001 f910 	bl	8001c74 <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 8000a54:	2300      	movs	r3, #0
 8000a56:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a58:	e035      	b.n	8000ac6 <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	623b      	str	r3, [r7, #32]
 8000a5e:	e02b      	b.n	8000ab8 <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 8000a60:	7f3b      	ldrb	r3, [r7, #28]
 8000a62:	6a3a      	ldr	r2, [r7, #32]
 8000a64:	fb03 f202 	mul.w	r2, r3, r2
 8000a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a6a:	10db      	asrs	r3, r3, #3
 8000a6c:	f003 031f 	and.w	r3, r3, #31
 8000a70:	4413      	add	r3, r2
 8000a72:	3301      	adds	r3, #1
 8000a74:	69ba      	ldr	r2, [r7, #24]
 8000a76:	4413      	add	r3, r2
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 8000a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a7e:	f003 0307 	and.w	r3, r3, #7
 8000a82:	2201      	movs	r2, #1
 8000a84:	fa02 f303 	lsl.w	r3, r2, r3
 8000a88:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 8000a8a:	7dfa      	ldrb	r2, [r7, #23]
 8000a8c:	7dbb      	ldrb	r3, [r7, #22]
 8000a8e:	4013      	ands	r3, r2
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d00d      	beq.n	8000ab2 <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 8000a96:	6a3b      	ldr	r3, [r7, #32]
 8000a98:	b29a      	uxth	r2, r3
 8000a9a:	89bb      	ldrh	r3, [r7, #12]
 8000a9c:	4413      	add	r3, r2
 8000a9e:	b298      	uxth	r0, r3
 8000aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aa2:	b29a      	uxth	r2, r3
 8000aa4:	88fb      	ldrh	r3, [r7, #6]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8000aac:	4619      	mov	r1, r3
 8000aae:	f001 f87b 	bl	8001ba8 <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 8000ab2:	6a3b      	ldr	r3, [r7, #32]
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	623b      	str	r3, [r7, #32]
 8000ab8:	7fbb      	ldrb	r3, [r7, #30]
 8000aba:	6a3a      	ldr	r2, [r7, #32]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	dbcf      	blt.n	8000a60 <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 8000ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ac6:	7f7b      	ldrb	r3, [r7, #29]
 8000ac8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000aca:	429a      	cmp	r2, r3
 8000acc:	dbc5      	blt.n	8000a5a <ILI9341_DrawChar+0x72>
 8000ace:	e000      	b.n	8000ad2 <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 8000ad0:	bf00      	nop
			}
		}
	}
}
 8000ad2:	372c      	adds	r7, #44	@ 0x2c
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd90      	pop	{r4, r7, pc}

08000ad8 <ILI9341_DrawText>:

void ILI9341_DrawText(char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b08a      	sub	sp, #40	@ 0x28
 8000adc:	af02      	add	r7, sp, #8
 8000ade:	60f8      	str	r0, [r7, #12]
 8000ae0:	60b9      	str	r1, [r7, #8]
 8000ae2:	4611      	mov	r1, r2
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	460b      	mov	r3, r1
 8000ae8:	80fb      	strh	r3, [r7, #6]
 8000aea:	4613      	mov	r3, r2
 8000aec:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 8000aee:	68bb      	ldr	r3, [r7, #8]
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	3301      	adds	r3, #1
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	77bb      	strb	r3, [r7, #30]

	while (*str)
 8000afc:	e02d      	b.n	8000b5a <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	7818      	ldrb	r0, [r3, #0]
 8000b02:	88b9      	ldrh	r1, [r7, #4]
 8000b04:	88fa      	ldrh	r2, [r7, #6]
 8000b06:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000b08:	9301      	str	r3, [sp, #4]
 8000b0a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000b0c:	9300      	str	r3, [sp, #0]
 8000b0e:	460b      	mov	r3, r1
 8000b10:	68b9      	ldr	r1, [r7, #8]
 8000b12:	f7ff ff69 	bl	80009e8 <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	3b20      	subs	r3, #32
 8000b1c:	7ffa      	ldrb	r2, [r7, #31]
 8000b1e:	fb02 f303 	mul.w	r3, r2, r3
 8000b22:	3304      	adds	r3, #4
 8000b24:	68ba      	ldr	r2, [r7, #8]
 8000b26:	4413      	add	r3, r2
 8000b28:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 8000b2a:	69bb      	ldr	r3, [r7, #24]
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8000b30:	7dfb      	ldrb	r3, [r7, #23]
 8000b32:	1c9a      	adds	r2, r3, #2
 8000b34:	7fbb      	ldrb	r3, [r7, #30]
 8000b36:	429a      	cmp	r2, r3
 8000b38:	da07      	bge.n	8000b4a <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 8000b3a:	7dfb      	ldrb	r3, [r7, #23]
 8000b3c:	b29a      	uxth	r2, r3
 8000b3e:	88fb      	ldrh	r3, [r7, #6]
 8000b40:	4413      	add	r3, r2
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	3302      	adds	r3, #2
 8000b46:	80fb      	strh	r3, [r7, #6]
 8000b48:	e004      	b.n	8000b54 <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 8000b4a:	7fbb      	ldrb	r3, [r7, #30]
 8000b4c:	b29a      	uxth	r2, r3
 8000b4e:	88fb      	ldrh	r3, [r7, #6]
 8000b50:	4413      	add	r3, r2
 8000b52:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	3301      	adds	r3, #1
 8000b58:	60fb      	str	r3, [r7, #12]
	while (*str)
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d1cd      	bne.n	8000afe <ILI9341_DrawText+0x26>
	}
}
 8000b62:	bf00      	nop
 8000b64:	bf00      	nop
 8000b66:	3720      	adds	r7, #32
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <ILI9341_DrawChar_Scaled>:
		DelayUs(1);
	}
}

void ILI9341_DrawChar_Scaled(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor, uint8_t size)
{
 8000b6c:	b590      	push	{r4, r7, lr}
 8000b6e:	b08d      	sub	sp, #52	@ 0x34
 8000b70:	af02      	add	r7, sp, #8
 8000b72:	60b9      	str	r1, [r7, #8]
 8000b74:	4611      	mov	r1, r2
 8000b76:	461a      	mov	r2, r3
 8000b78:	4603      	mov	r3, r0
 8000b7a:	73fb      	strb	r3, [r7, #15]
 8000b7c:	460b      	mov	r3, r1
 8000b7e:	81bb      	strh	r3, [r7, #12]
 8000b80:	4613      	mov	r3, r2
 8000b82:	80fb      	strh	r3, [r7, #6]
    if ((ch < 31) || (ch > 127)) return;
 8000b84:	7bfb      	ldrb	r3, [r7, #15]
 8000b86:	2b1e      	cmp	r3, #30
 8000b88:	f240 809d 	bls.w	8000cc6 <ILI9341_DrawChar_Scaled+0x15a>
 8000b8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	f2c0 8098 	blt.w	8000cc6 <ILI9341_DrawChar_Scaled+0x15a>

    uint8_t fOffset = font[0];
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	77fb      	strb	r3, [r7, #31]
    uint8_t fWidth = font[1];
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	77bb      	strb	r3, [r7, #30]
    uint8_t fHeight = font[2];
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	3302      	adds	r3, #2
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	777b      	strb	r3, [r7, #29]
    uint8_t fBPL = font[3];
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	3303      	adds	r3, #3
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	773b      	strb	r3, [r7, #28]

//    ILI9341_DrawRectangle(X, Y, fWidth * size, fHeight * size, bgcolor);

    uint8_t *tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4];
 8000bb4:	7bfb      	ldrb	r3, [r7, #15]
 8000bb6:	3b20      	subs	r3, #32
 8000bb8:	7ffa      	ldrb	r2, [r7, #31]
 8000bba:	fb02 f303 	mul.w	r3, r2, r3
 8000bbe:	3304      	adds	r3, #4
 8000bc0:	68ba      	ldr	r2, [r7, #8]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	61bb      	str	r3, [r7, #24]
    uint8_t realWidth = tempChar[0];
 8000bc6:	69bb      	ldr	r3, [r7, #24]
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	75fb      	strb	r3, [r7, #23]
    ILI9341_DrawRectangle(X, Y, (realWidth + 5) * size, fHeight * size, bgcolor);
 8000bcc:	7dfb      	ldrb	r3, [r7, #23]
 8000bce:	3305      	adds	r3, #5
 8000bd0:	b29a      	uxth	r2, r3
 8000bd2:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	fb12 f303 	smulbb	r3, r2, r3
 8000bdc:	b29c      	uxth	r4, r3
 8000bde:	7f7b      	ldrb	r3, [r7, #29]
 8000be0:	b29a      	uxth	r2, r3
 8000be2:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	fb12 f303 	smulbb	r3, r2, r3
 8000bec:	b29a      	uxth	r2, r3
 8000bee:	88f9      	ldrh	r1, [r7, #6]
 8000bf0:	89b8      	ldrh	r0, [r7, #12]
 8000bf2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000bf4:	9300      	str	r3, [sp, #0]
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	4622      	mov	r2, r4
 8000bfa:	f001 f83b 	bl	8001c74 <ILI9341_DrawRectangle>

    for (int j=0; j < fHeight; j++)
 8000bfe:	2300      	movs	r3, #0
 8000c00:	627b      	str	r3, [r7, #36]	@ 0x24
 8000c02:	e05b      	b.n	8000cbc <ILI9341_DrawChar_Scaled+0x150>
    {
        for (int i=0; i < fWidth; i++)
 8000c04:	2300      	movs	r3, #0
 8000c06:	623b      	str	r3, [r7, #32]
 8000c08:	e051      	b.n	8000cae <ILI9341_DrawChar_Scaled+0x142>
        {
            uint8_t z = tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1];
 8000c0a:	7f3b      	ldrb	r3, [r7, #28]
 8000c0c:	6a3a      	ldr	r2, [r7, #32]
 8000c0e:	fb03 f202 	mul.w	r2, r3, r2
 8000c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c14:	10db      	asrs	r3, r3, #3
 8000c16:	f003 031f 	and.w	r3, r3, #31
 8000c1a:	4413      	add	r3, r2
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	69ba      	ldr	r2, [r7, #24]
 8000c20:	4413      	add	r3, r2
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	75bb      	strb	r3, [r7, #22]
            uint8_t b = 1 << (j & 0x07);
 8000c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c28:	f003 0307 	and.w	r3, r3, #7
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c32:	757b      	strb	r3, [r7, #21]

            if ((z & b) != 0x00)
 8000c34:	7dba      	ldrb	r2, [r7, #22]
 8000c36:	7d7b      	ldrb	r3, [r7, #21]
 8000c38:	4013      	ands	r3, r2
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d033      	beq.n	8000ca8 <ILI9341_DrawChar_Scaled+0x13c>
            {
                if(size <= 1)
 8000c40:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d80e      	bhi.n	8000c66 <ILI9341_DrawChar_Scaled+0xfa>
                    ILI9341_DrawPixel(X + i, Y + j, color);
 8000c48:	6a3b      	ldr	r3, [r7, #32]
 8000c4a:	b29a      	uxth	r2, r3
 8000c4c:	89bb      	ldrh	r3, [r7, #12]
 8000c4e:	4413      	add	r3, r2
 8000c50:	b298      	uxth	r0, r3
 8000c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c54:	b29a      	uxth	r2, r3
 8000c56:	88fb      	ldrh	r3, [r7, #6]
 8000c58:	4413      	add	r3, r2
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8000c5e:	4619      	mov	r1, r3
 8000c60:	f000 ffa2 	bl	8001ba8 <ILI9341_DrawPixel>
 8000c64:	e020      	b.n	8000ca8 <ILI9341_DrawChar_Scaled+0x13c>
                else
                    ILI9341_DrawRectangle(X + (i * size), Y + (j * size), size, size, color);
 8000c66:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000c6a:	b29a      	uxth	r2, r3
 8000c6c:	6a3b      	ldr	r3, [r7, #32]
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	fb12 f303 	smulbb	r3, r2, r3
 8000c74:	b29a      	uxth	r2, r3
 8000c76:	89bb      	ldrh	r3, [r7, #12]
 8000c78:	4413      	add	r3, r2
 8000c7a:	b298      	uxth	r0, r3
 8000c7c:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000c80:	b29a      	uxth	r2, r3
 8000c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c84:	b29b      	uxth	r3, r3
 8000c86:	fb12 f303 	smulbb	r3, r2, r3
 8000c8a:	b29a      	uxth	r2, r3
 8000c8c:	88fb      	ldrh	r3, [r7, #6]
 8000c8e:	4413      	add	r3, r2
 8000c90:	b299      	uxth	r1, r3
 8000c92:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000c96:	b29a      	uxth	r2, r3
 8000c98:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000c9c:	b29c      	uxth	r4, r3
 8000c9e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000ca0:	9300      	str	r3, [sp, #0]
 8000ca2:	4623      	mov	r3, r4
 8000ca4:	f000 ffe6 	bl	8001c74 <ILI9341_DrawRectangle>
        for (int i=0; i < fWidth; i++)
 8000ca8:	6a3b      	ldr	r3, [r7, #32]
 8000caa:	3301      	adds	r3, #1
 8000cac:	623b      	str	r3, [r7, #32]
 8000cae:	7fbb      	ldrb	r3, [r7, #30]
 8000cb0:	6a3a      	ldr	r2, [r7, #32]
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	dba9      	blt.n	8000c0a <ILI9341_DrawChar_Scaled+0x9e>
    for (int j=0; j < fHeight; j++)
 8000cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cb8:	3301      	adds	r3, #1
 8000cba:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cbc:	7f7b      	ldrb	r3, [r7, #29]
 8000cbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	db9f      	blt.n	8000c04 <ILI9341_DrawChar_Scaled+0x98>
 8000cc4:	e000      	b.n	8000cc8 <ILI9341_DrawChar_Scaled+0x15c>
    if ((ch < 31) || (ch > 127)) return;
 8000cc6:	bf00      	nop
            }
        }
    }
}
 8000cc8:	372c      	adds	r7, #44	@ 0x2c
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd90      	pop	{r4, r7, pc}

08000cce <ILI9341_DrawText_Scaled>:

void ILI9341_DrawText_Scaled(char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor, uint16_t size)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b08c      	sub	sp, #48	@ 0x30
 8000cd2:	af04      	add	r7, sp, #16
 8000cd4:	60f8      	str	r0, [r7, #12]
 8000cd6:	60b9      	str	r1, [r7, #8]
 8000cd8:	4611      	mov	r1, r2
 8000cda:	461a      	mov	r2, r3
 8000cdc:	460b      	mov	r3, r1
 8000cde:	80fb      	strh	r3, [r7, #6]
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	80bb      	strh	r3, [r7, #4]
	uint8_t fOffset = font[0];
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	77fb      	strb	r3, [r7, #31]

    while (*str)
 8000cea:	e028      	b.n	8000d3e <ILI9341_DrawText_Scaled+0x70>
    {
        ILI9341_DrawChar_Scaled(*str, font, X, Y, color, bgcolor, size);
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	7818      	ldrb	r0, [r3, #0]
 8000cf0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	88b9      	ldrh	r1, [r7, #4]
 8000cf6:	88fa      	ldrh	r2, [r7, #6]
 8000cf8:	9302      	str	r3, [sp, #8]
 8000cfa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000cfc:	9301      	str	r3, [sp, #4]
 8000cfe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000d00:	9300      	str	r3, [sp, #0]
 8000d02:	460b      	mov	r3, r1
 8000d04:	68b9      	ldr	r1, [r7, #8]
 8000d06:	f7ff ff31 	bl	8000b6c <ILI9341_DrawChar_Scaled>

        uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	3b20      	subs	r3, #32
 8000d10:	7ffa      	ldrb	r2, [r7, #31]
 8000d12:	fb02 f303 	mul.w	r3, r2, r3
 8000d16:	3304      	adds	r3, #4
 8000d18:	68ba      	ldr	r2, [r7, #8]
 8000d1a:	4413      	add	r3, r2
 8000d1c:	61bb      	str	r3, [r7, #24]
        uint8_t realWidth = tempChar[0];
 8000d1e:	69bb      	ldr	r3, [r7, #24]
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	75fb      	strb	r3, [r7, #23]

        X += (realWidth + 1) * size;
 8000d24:	7dfb      	ldrb	r3, [r7, #23]
 8000d26:	3301      	adds	r3, #1
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000d2c:	fb12 f303 	smulbb	r3, r2, r3
 8000d30:	b29a      	uxth	r2, r3
 8000d32:	88fb      	ldrh	r3, [r7, #6]
 8000d34:	4413      	add	r3, r2
 8000d36:	80fb      	strh	r3, [r7, #6]
        str++;
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	60fb      	str	r3, [r7, #12]
    while (*str)
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d1d2      	bne.n	8000cec <ILI9341_DrawText_Scaled+0x1e>
    }
}
 8000d46:	bf00      	nop
 8000d48:	bf00      	nop
 8000d4a:	3720      	adds	r7, #32
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <DrawDataCentered_WithOffset>:

void DrawDataCentered_WithOffset(char* big, const uint8_t font[], uint8_t fontlarge, uint8_t offset, uint16_t color)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b08e      	sub	sp, #56	@ 0x38
 8000d54:	af04      	add	r7, sp, #16
 8000d56:	60f8      	str	r0, [r7, #12]
 8000d58:	60b9      	str	r1, [r7, #8]
 8000d5a:	4611      	mov	r1, r2
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	460b      	mov	r3, r1
 8000d60:	71fb      	strb	r3, [r7, #7]
 8000d62:	4613      	mov	r3, r2
 8000d64:	71bb      	strb	r3, [r7, #6]
    uint8_t fOffset = font[0];
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	77fb      	strb	r3, [r7, #31]

    uint16_t width = 0;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	84fb      	strh	r3, [r7, #38]	@ 0x26

    for (int i = 0; big[i] != '\0'; i++) {
 8000d70:	2300      	movs	r3, #0
 8000d72:	623b      	str	r3, [r7, #32]
 8000d74:	e01c      	b.n	8000db0 <DrawDataCentered_WithOffset+0x60>
        uint32_t charIndex = ((big[i] - 0x20) * fOffset) + 4;
 8000d76:	6a3b      	ldr	r3, [r7, #32]
 8000d78:	68fa      	ldr	r2, [r7, #12]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	3b20      	subs	r3, #32
 8000d80:	7ffa      	ldrb	r2, [r7, #31]
 8000d82:	fb02 f303 	mul.w	r3, r2, r3
 8000d86:	3304      	adds	r3, #4
 8000d88:	617b      	str	r3, [r7, #20]
        uint8_t charWidth = font[charIndex];
 8000d8a:	68ba      	ldr	r2, [r7, #8]
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	4413      	add	r3, r2
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	74fb      	strb	r3, [r7, #19]

        width += (charWidth+1) * fontlarge;
 8000d94:	7cfb      	ldrb	r3, [r7, #19]
 8000d96:	3301      	adds	r3, #1
 8000d98:	b29a      	uxth	r2, r3
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	fb12 f303 	smulbb	r3, r2, r3
 8000da2:	b29a      	uxth	r2, r3
 8000da4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000da6:	4413      	add	r3, r2
 8000da8:	84fb      	strh	r3, [r7, #38]	@ 0x26
    for (int i = 0; big[i] != '\0'; i++) {
 8000daa:	6a3b      	ldr	r3, [r7, #32]
 8000dac:	3301      	adds	r3, #1
 8000dae:	623b      	str	r3, [r7, #32]
 8000db0:	6a3b      	ldr	r3, [r7, #32]
 8000db2:	68fa      	ldr	r2, [r7, #12]
 8000db4:	4413      	add	r3, r2
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d1dc      	bne.n	8000d76 <DrawDataCentered_WithOffset+0x26>
    }

    // stred
    uint16_t xStart = (320 - width) / 2;
 8000dbc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000dbe:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000dc2:	0fda      	lsrs	r2, r3, #31
 8000dc4:	4413      	add	r3, r2
 8000dc6:	105b      	asrs	r3, r3, #1
 8000dc8:	83bb      	strh	r3, [r7, #28]
    uint16_t yStart = offset ;
 8000dca:	79bb      	ldrb	r3, [r7, #6]
 8000dcc:	837b      	strh	r3, [r7, #26]


    ILI9341_DrawText_Scaled(big, font, xStart, yStart, color, BGCOLOR, fontlarge);
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	8b79      	ldrh	r1, [r7, #26]
 8000dd4:	8bba      	ldrh	r2, [r7, #28]
 8000dd6:	9302      	str	r3, [sp, #8]
 8000dd8:	2300      	movs	r3, #0
 8000dda:	9301      	str	r3, [sp, #4]
 8000ddc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000dde:	9300      	str	r3, [sp, #0]
 8000de0:	460b      	mov	r3, r1
 8000de2:	68b9      	ldr	r1, [r7, #8]
 8000de4:	68f8      	ldr	r0, [r7, #12]
 8000de6:	f7ff ff72 	bl	8000cce <ILI9341_DrawText_Scaled>
}
 8000dea:	bf00      	nop
 8000dec:	3728      	adds	r7, #40	@ 0x28
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <DrawDataCentered2>:

void DrawDataCentered2(char* big, char* smaller, char* line2, const uint8_t font[], uint8_t fontlarge, uint8_t fontsmall, uint8_t line2size)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	b098      	sub	sp, #96	@ 0x60
 8000df6:	af04      	add	r7, sp, #16
 8000df8:	60f8      	str	r0, [r7, #12]
 8000dfa:	60b9      	str	r1, [r7, #8]
 8000dfc:	607a      	str	r2, [r7, #4]
 8000dfe:	603b      	str	r3, [r7, #0]
    uint8_t fOffset = font[0];
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    uint8_t fHeight = font[2]-4;
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	3302      	adds	r3, #2
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	3b04      	subs	r3, #4
 8000e10:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    uint8_t spacing = 8;
 8000e14:	2308      	movs	r3, #8
 8000e16:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    uint16_t widthLarge = 0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint16_t widthSmall = 0;
 8000e20:	2300      	movs	r3, #0
 8000e22:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    uint16_t widthLine2 = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

    // sirka bigger
    for (int i = 0; big[i] != '\0'; i++) {
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8000e30:	e020      	b.n	8000e74 <DrawDataCentered2+0x82>
            uint32_t charIndex = ((big[i] - 0x20) * fOffset) + 4;
 8000e32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e34:	68fa      	ldr	r2, [r7, #12]
 8000e36:	4413      	add	r3, r2
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	3b20      	subs	r3, #32
 8000e3c:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8000e40:	fb02 f303 	mul.w	r3, r2, r3
 8000e44:	3304      	adds	r3, #4
 8000e46:	61bb      	str	r3, [r7, #24]
            uint8_t charWidth = font[charIndex];
 8000e48:	683a      	ldr	r2, [r7, #0]
 8000e4a:	69bb      	ldr	r3, [r7, #24]
 8000e4c:	4413      	add	r3, r2
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	75fb      	strb	r3, [r7, #23]
            widthLarge += (charWidth+1) * fontlarge;
 8000e52:	7dfb      	ldrb	r3, [r7, #23]
 8000e54:	3301      	adds	r3, #1
 8000e56:	b29a      	uxth	r2, r3
 8000e58:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8000e5c:	b29b      	uxth	r3, r3
 8000e5e:	fb12 f303 	smulbb	r3, r2, r3
 8000e62:	b29a      	uxth	r2, r3
 8000e64:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8000e68:	4413      	add	r3, r2
 8000e6a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    for (int i = 0; big[i] != '\0'; i++) {
 8000e6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e70:	3301      	adds	r3, #1
 8000e72:	647b      	str	r3, [r7, #68]	@ 0x44
 8000e74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e76:	68fa      	ldr	r2, [r7, #12]
 8000e78:	4413      	add	r3, r2
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d1d8      	bne.n	8000e32 <DrawDataCentered2+0x40>
        }

    // sirka smaller
    for (int i = 0; smaller[i] != '\0'; i++) {
 8000e80:	2300      	movs	r3, #0
 8000e82:	643b      	str	r3, [r7, #64]	@ 0x40
 8000e84:	e020      	b.n	8000ec8 <DrawDataCentered2+0xd6>
            uint32_t charIndex = ((smaller[i] - 0x20) * fOffset) + 4;
 8000e86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e88:	68ba      	ldr	r2, [r7, #8]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	3b20      	subs	r3, #32
 8000e90:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8000e94:	fb02 f303 	mul.w	r3, r2, r3
 8000e98:	3304      	adds	r3, #4
 8000e9a:	623b      	str	r3, [r7, #32]
            uint8_t charWidth = font[charIndex];
 8000e9c:	683a      	ldr	r2, [r7, #0]
 8000e9e:	6a3b      	ldr	r3, [r7, #32]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	77fb      	strb	r3, [r7, #31]

            widthSmall += (charWidth + 1) * fontsmall;
 8000ea6:	7ffb      	ldrb	r3, [r7, #31]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	b29a      	uxth	r2, r3
 8000eac:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8000eb0:	b29b      	uxth	r3, r3
 8000eb2:	fb12 f303 	smulbb	r3, r2, r3
 8000eb6:	b29a      	uxth	r2, r3
 8000eb8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8000ebc:	4413      	add	r3, r2
 8000ebe:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    for (int i = 0; smaller[i] != '\0'; i++) {
 8000ec2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	643b      	str	r3, [r7, #64]	@ 0x40
 8000ec8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000eca:	68ba      	ldr	r2, [r7, #8]
 8000ecc:	4413      	add	r3, r2
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d1d8      	bne.n	8000e86 <DrawDataCentered2+0x94>
        }

    // sirka line2
    for (int i = 0; line2[i] != '\0'; i++) {
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000ed8:	e01e      	b.n	8000f18 <DrawDataCentered2+0x126>
        uint32_t charIndex = ((line2[i] - 0x20) * fOffset) + 4;
 8000eda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000edc:	687a      	ldr	r2, [r7, #4]
 8000ede:	4413      	add	r3, r2
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	3b20      	subs	r3, #32
 8000ee4:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8000ee8:	fb02 f303 	mul.w	r3, r2, r3
 8000eec:	3304      	adds	r3, #4
 8000eee:	627b      	str	r3, [r7, #36]	@ 0x24
        widthLine2 += (font[charIndex] + 1) * line2size;
 8000ef0:	683a      	ldr	r2, [r7, #0]
 8000ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ef4:	4413      	add	r3, r2
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	b29a      	uxth	r2, r3
 8000efc:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8000f00:	b29b      	uxth	r3, r3
 8000f02:	fb12 f303 	smulbb	r3, r2, r3
 8000f06:	b29a      	uxth	r2, r3
 8000f08:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8000f0c:	4413      	add	r3, r2
 8000f0e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    for (int i = 0; line2[i] != '\0'; i++) {
 8000f12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f14:	3301      	adds	r3, #1
 8000f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000f18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d1da      	bne.n	8000eda <DrawDataCentered2+0xe8>
    }

    // stred
    uint16_t totalWidth1 = widthLarge + widthSmall;
 8000f24:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8000f28:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8000f2c:	4413      	add	r3, r2
 8000f2e:	86fb      	strh	r3, [r7, #54]	@ 0x36
    uint16_t totalHeight = (fHeight * fontlarge) + spacing + (fHeight * line2size);
 8000f30:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8000f34:	b29a      	uxth	r2, r3
 8000f36:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8000f3a:	b29b      	uxth	r3, r3
 8000f3c:	4413      	add	r3, r2
 8000f3e:	b29a      	uxth	r2, r3
 8000f40:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	fb12 f303 	smulbb	r3, r2, r3
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	4413      	add	r3, r2
 8000f54:	86bb      	strh	r3, [r7, #52]	@ 0x34

    uint16_t xStart1 = (320 - totalWidth1) / 2;
 8000f56:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000f58:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000f5c:	0fda      	lsrs	r2, r3, #31
 8000f5e:	4413      	add	r3, r2
 8000f60:	105b      	asrs	r3, r3, #1
 8000f62:	867b      	strh	r3, [r7, #50]	@ 0x32
    uint16_t xStart2 = (320 - widthLine2) / 2;
 8000f64:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8000f68:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000f6c:	0fda      	lsrs	r2, r3, #31
 8000f6e:	4413      	add	r3, r2
 8000f70:	105b      	asrs	r3, r3, #1
 8000f72:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint16_t yStart = (240 - totalHeight) / 2;
 8000f74:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000f76:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8000f7a:	0fda      	lsrs	r2, r3, #31
 8000f7c:	4413      	add	r3, r2
 8000f7e:	105b      	asrs	r3, r3, #1
 8000f80:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    // line1
    ILI9341_DrawText_Scaled(big, font, xStart1, yStart, FCOLOR, BGCOLOR, fontlarge);
 8000f82:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8000f8a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8000f8c:	9302      	str	r3, [sp, #8]
 8000f8e:	2300      	movs	r3, #0
 8000f90:	9301      	str	r3, [sp, #4]
 8000f92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f96:	9300      	str	r3, [sp, #0]
 8000f98:	460b      	mov	r3, r1
 8000f9a:	6839      	ldr	r1, [r7, #0]
 8000f9c:	68f8      	ldr	r0, [r7, #12]
 8000f9e:	f7ff fe96 	bl	8000cce <ILI9341_DrawText_Scaled>

    uint16_t ySmall = yStart + (fHeight * fontlarge) - (fHeight * fontsmall);
 8000fa2:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000fa6:	b29a      	uxth	r2, r3
 8000fa8:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	fb12 f303 	smulbb	r3, r2, r3
 8000fb2:	b29a      	uxth	r2, r3
 8000fb4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000fb6:	4413      	add	r3, r2
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000fbe:	b299      	uxth	r1, r3
 8000fc0:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	fb11 f303 	smulbb	r3, r1, r3
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    ILI9341_DrawText_Scaled(smaller, font, xStart1 + widthLarge, ySmall, FCOLOR, BGCOLOR, fontsmall);
 8000fd0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8000fd2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8000fd6:	4413      	add	r3, r2
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8000fe2:	9302      	str	r3, [sp, #8]
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	9301      	str	r3, [sp, #4]
 8000fe8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	460b      	mov	r3, r1
 8000ff0:	6839      	ldr	r1, [r7, #0]
 8000ff2:	68b8      	ldr	r0, [r7, #8]
 8000ff4:	f7ff fe6b 	bl	8000cce <ILI9341_DrawText_Scaled>

    // line2
    uint16_t yLine2 = yStart + (fHeight * fontlarge) + spacing;
 8000ff8:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000ffc:	b29a      	uxth	r2, r3
 8000ffe:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001002:	b29b      	uxth	r3, r3
 8001004:	fb12 f303 	smulbb	r3, r2, r3
 8001008:	b29a      	uxth	r2, r3
 800100a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800100c:	4413      	add	r3, r2
 800100e:	b29a      	uxth	r2, r3
 8001010:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001014:	b29b      	uxth	r3, r3
 8001016:	4413      	add	r3, r2
 8001018:	857b      	strh	r3, [r7, #42]	@ 0x2a
    ILI9341_DrawText_Scaled(line2, font, xStart2, yLine2, FCOLOR, BGCOLOR, line2size);
 800101a:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800101e:	b29b      	uxth	r3, r3
 8001020:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8001022:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001024:	9302      	str	r3, [sp, #8]
 8001026:	2300      	movs	r3, #0
 8001028:	9301      	str	r3, [sp, #4]
 800102a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800102e:	9300      	str	r3, [sp, #0]
 8001030:	460b      	mov	r3, r1
 8001032:	6839      	ldr	r1, [r7, #0]
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff fe4a 	bl	8000cce <ILI9341_DrawText_Scaled>
}
 800103a:	bf00      	nop
 800103c:	3750      	adds	r7, #80	@ 0x50
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <DrawDataInBox_TwoLines>:

void DrawDataInBox_TwoLines(char* big, char* smaller, char* line2, const uint8_t font[],
                            uint8_t fontlarge, uint8_t fontsmall, uint8_t line2size,
                            uint16_t boxX, uint16_t boxY, uint16_t boxW, uint16_t boxH)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	b098      	sub	sp, #96	@ 0x60
 8001046:	af04      	add	r7, sp, #16
 8001048:	60f8      	str	r0, [r7, #12]
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
 800104e:	603b      	str	r3, [r7, #0]
    uint8_t fOffset = font[0];
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    uint8_t fHeight = font[2]-4;
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	3302      	adds	r3, #2
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	3b04      	subs	r3, #4
 8001060:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    uint8_t spacing = 2;
 8001064:	2302      	movs	r3, #2
 8001066:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint16_t widthLarge = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint16_t widthSmall = 0;
 8001070:	2300      	movs	r3, #0
 8001072:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    uint16_t widthLine2 = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

    // sirka bigger
    for (int i = 0; big[i] != '\0'; i++) {
 800107c:	2300      	movs	r3, #0
 800107e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001080:	e020      	b.n	80010c4 <DrawDataInBox_TwoLines+0x82>
        uint32_t charIndex = ((big[i] - 0x20) * fOffset) + 4;
 8001082:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001084:	68fa      	ldr	r2, [r7, #12]
 8001086:	4413      	add	r3, r2
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	3b20      	subs	r3, #32
 800108c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001090:	fb02 f303 	mul.w	r3, r2, r3
 8001094:	3304      	adds	r3, #4
 8001096:	61bb      	str	r3, [r7, #24]
        uint8_t charWidth = font[charIndex];
 8001098:	683a      	ldr	r2, [r7, #0]
 800109a:	69bb      	ldr	r3, [r7, #24]
 800109c:	4413      	add	r3, r2
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	75fb      	strb	r3, [r7, #23]
        widthLarge += (charWidth + 1) * fontlarge;
 80010a2:	7dfb      	ldrb	r3, [r7, #23]
 80010a4:	3301      	adds	r3, #1
 80010a6:	b29a      	uxth	r2, r3
 80010a8:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	fb12 f303 	smulbb	r3, r2, r3
 80010b2:	b29a      	uxth	r2, r3
 80010b4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80010b8:	4413      	add	r3, r2
 80010ba:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    for (int i = 0; big[i] != '\0'; i++) {
 80010be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010c0:	3301      	adds	r3, #1
 80010c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80010c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010c6:	68fa      	ldr	r2, [r7, #12]
 80010c8:	4413      	add	r3, r2
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d1d8      	bne.n	8001082 <DrawDataInBox_TwoLines+0x40>
    }

    // sirka
    for (int i = 0; smaller[i] != '\0'; i++) {
 80010d0:	2300      	movs	r3, #0
 80010d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80010d4:	e020      	b.n	8001118 <DrawDataInBox_TwoLines+0xd6>
        uint32_t charIndex = ((smaller[i] - 0x20) * fOffset) + 4;
 80010d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010d8:	68ba      	ldr	r2, [r7, #8]
 80010da:	4413      	add	r3, r2
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	3b20      	subs	r3, #32
 80010e0:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80010e4:	fb02 f303 	mul.w	r3, r2, r3
 80010e8:	3304      	adds	r3, #4
 80010ea:	623b      	str	r3, [r7, #32]
        uint8_t charWidth = font[charIndex]; // opraven na sprvny index v poli
 80010ec:	683a      	ldr	r2, [r7, #0]
 80010ee:	6a3b      	ldr	r3, [r7, #32]
 80010f0:	4413      	add	r3, r2
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	77fb      	strb	r3, [r7, #31]
        widthSmall += (charWidth + 1) * fontsmall;
 80010f6:	7ffb      	ldrb	r3, [r7, #31]
 80010f8:	3301      	adds	r3, #1
 80010fa:	b29a      	uxth	r2, r3
 80010fc:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001100:	b29b      	uxth	r3, r3
 8001102:	fb12 f303 	smulbb	r3, r2, r3
 8001106:	b29a      	uxth	r2, r3
 8001108:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800110c:	4413      	add	r3, r2
 800110e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    for (int i = 0; smaller[i] != '\0'; i++) {
 8001112:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001114:	3301      	adds	r3, #1
 8001116:	643b      	str	r3, [r7, #64]	@ 0x40
 8001118:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800111a:	68ba      	ldr	r2, [r7, #8]
 800111c:	4413      	add	r3, r2
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d1d8      	bne.n	80010d6 <DrawDataInBox_TwoLines+0x94>
    }

    // sirka line2
    for (int i = 0; line2[i] != '\0'; i++) {
 8001124:	2300      	movs	r3, #0
 8001126:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001128:	e01e      	b.n	8001168 <DrawDataInBox_TwoLines+0x126>
        uint32_t charIndex = ((line2[i] - 0x20) * fOffset) + 4;
 800112a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	4413      	add	r3, r2
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	3b20      	subs	r3, #32
 8001134:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001138:	fb02 f303 	mul.w	r3, r2, r3
 800113c:	3304      	adds	r3, #4
 800113e:	627b      	str	r3, [r7, #36]	@ 0x24
        widthLine2 += (font[charIndex] + 1) * line2size;
 8001140:	683a      	ldr	r2, [r7, #0]
 8001142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001144:	4413      	add	r3, r2
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	3301      	adds	r3, #1
 800114a:	b29a      	uxth	r2, r3
 800114c:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001150:	b29b      	uxth	r3, r3
 8001152:	fb12 f303 	smulbb	r3, r2, r3
 8001156:	b29a      	uxth	r2, r3
 8001158:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800115c:	4413      	add	r3, r2
 800115e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    for (int i = 0; line2[i] != '\0'; i++) {
 8001162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001164:	3301      	adds	r3, #1
 8001166:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001168:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	4413      	add	r3, r2
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1da      	bne.n	800112a <DrawDataInBox_TwoLines+0xe8>
    }

        uint16_t totalHeight;
        if (line2[0] == '\0') {
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d109      	bne.n	8001190 <DrawDataInBox_TwoLines+0x14e>
            totalHeight = (fHeight * fontlarge);
 800117c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001180:	b29a      	uxth	r2, r3
 8001182:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001186:	b29b      	uxth	r3, r3
 8001188:	fb12 f303 	smulbb	r3, r2, r3
 800118c:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800118e:	e012      	b.n	80011b6 <DrawDataInBox_TwoLines+0x174>
        } else {
            totalHeight = (fHeight * fontlarge) + spacing + (fHeight * line2size);
 8001190:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001194:	b29a      	uxth	r2, r3
 8001196:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800119a:	b29b      	uxth	r3, r3
 800119c:	4413      	add	r3, r2
 800119e:	b29a      	uxth	r2, r3
 80011a0:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	fb12 f303 	smulbb	r3, r2, r3
 80011aa:	b29a      	uxth	r2, r3
 80011ac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	4413      	add	r3, r2
 80011b4:	877b      	strh	r3, [r7, #58]	@ 0x3a
        }

    // stred
    uint16_t totalWidth1 = widthLarge + widthSmall;
 80011b6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80011ba:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80011be:	4413      	add	r3, r2
 80011c0:	86bb      	strh	r3, [r7, #52]	@ 0x34


    uint16_t xStart1 = boxX + (boxW - totalWidth1) / 2;
 80011c2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80011c6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	0fda      	lsrs	r2, r3, #31
 80011cc:	4413      	add	r3, r2
 80011ce:	105b      	asrs	r3, r3, #1
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80011d6:	4413      	add	r3, r2
 80011d8:	867b      	strh	r3, [r7, #50]	@ 0x32
    uint16_t xStart2 = boxX + (boxW - widthLine2) / 2;
 80011da:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80011de:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	0fda      	lsrs	r2, r3, #31
 80011e6:	4413      	add	r3, r2
 80011e8:	105b      	asrs	r3, r3, #1
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80011f0:	4413      	add	r3, r2
 80011f2:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint16_t yStart = boxY + (boxH - totalHeight) / 2;
 80011f4:	f8b7 2070 	ldrh.w	r2, [r7, #112]	@ 0x70
 80011f8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	0fda      	lsrs	r2, r3, #31
 80011fe:	4413      	add	r3, r2
 8001200:	105b      	asrs	r3, r3, #1
 8001202:	b29a      	uxth	r2, r3
 8001204:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8001208:	4413      	add	r3, r2
 800120a:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    // line1
    ILI9341_DrawText_Scaled(big, font, xStart1, yStart, FCOLOR, BGCOLOR, fontlarge);
 800120c:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001210:	b29b      	uxth	r3, r3
 8001212:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8001214:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8001216:	9302      	str	r3, [sp, #8]
 8001218:	2300      	movs	r3, #0
 800121a:	9301      	str	r3, [sp, #4]
 800121c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	460b      	mov	r3, r1
 8001224:	6839      	ldr	r1, [r7, #0]
 8001226:	68f8      	ldr	r0, [r7, #12]
 8001228:	f7ff fd51 	bl	8000cce <ILI9341_DrawText_Scaled>

    uint16_t ySmall = yStart + (fHeight * fontlarge) - (fHeight * fontsmall);
 800122c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001230:	b29a      	uxth	r2, r3
 8001232:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001236:	b29b      	uxth	r3, r3
 8001238:	fb12 f303 	smulbb	r3, r2, r3
 800123c:	b29a      	uxth	r2, r3
 800123e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001240:	4413      	add	r3, r2
 8001242:	b29a      	uxth	r2, r3
 8001244:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001248:	b299      	uxth	r1, r3
 800124a:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800124e:	b29b      	uxth	r3, r3
 8001250:	fb11 f303 	smulbb	r3, r1, r3
 8001254:	b29b      	uxth	r3, r3
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    ILI9341_DrawText_Scaled(smaller, font, xStart1 + widthLarge, ySmall, FCOLOR, BGCOLOR, fontsmall);
 800125a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800125c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001260:	4413      	add	r3, r2
 8001262:	b29a      	uxth	r2, r3
 8001264:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001268:	b29b      	uxth	r3, r3
 800126a:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 800126c:	9302      	str	r3, [sp, #8]
 800126e:	2300      	movs	r3, #0
 8001270:	9301      	str	r3, [sp, #4]
 8001272:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001276:	9300      	str	r3, [sp, #0]
 8001278:	460b      	mov	r3, r1
 800127a:	6839      	ldr	r1, [r7, #0]
 800127c:	68b8      	ldr	r0, [r7, #8]
 800127e:	f7ff fd26 	bl	8000cce <ILI9341_DrawText_Scaled>

    // line2
    uint16_t yLine2 = yStart + (fHeight * fontlarge) + spacing;
 8001282:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001286:	b29a      	uxth	r2, r3
 8001288:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 800128c:	b29b      	uxth	r3, r3
 800128e:	fb12 f303 	smulbb	r3, r2, r3
 8001292:	b29a      	uxth	r2, r3
 8001294:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001296:	4413      	add	r3, r2
 8001298:	b29a      	uxth	r2, r3
 800129a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800129e:	b29b      	uxth	r3, r3
 80012a0:	4413      	add	r3, r2
 80012a2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    ILI9341_DrawText_Scaled(line2, font, xStart2, yLine2, FCOLOR, BGCOLOR, line2size);
 80012a4:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80012ac:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80012ae:	9302      	str	r3, [sp, #8]
 80012b0:	2300      	movs	r3, #0
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012b8:	9300      	str	r3, [sp, #0]
 80012ba:	460b      	mov	r3, r1
 80012bc:	6839      	ldr	r1, [r7, #0]
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7ff fd05 	bl	8000cce <ILI9341_DrawText_Scaled>
}
 80012c4:	bf00      	nop
 80012c6:	3750      	adds	r7, #80	@ 0x50
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <DrawSummary>:

void DrawSummary(char* big[4], char* small[4], char* labels[4], const uint8_t font[])
{
 80012cc:	b5b0      	push	{r4, r5, r7, lr}
 80012ce:	b092      	sub	sp, #72	@ 0x48
 80012d0:	af08      	add	r7, sp, #32
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
 80012d8:	603b      	str	r3, [r7, #0]
    uint16_t qW = 160; // 320/2
 80012da:	23a0      	movs	r3, #160	@ 0xa0
 80012dc:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t qH = 120; // 240/2
 80012de:	2378      	movs	r3, #120	@ 0x78
 80012e0:	843b      	strh	r3, [r7, #32]

    uint16_t xCoords[4] = {0, 160, 0, 160};
 80012e2:	4a2b      	ldr	r2, [pc, #172]	@ (8001390 <DrawSummary+0xc4>)
 80012e4:	f107 0318 	add.w	r3, r7, #24
 80012e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012ec:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t yCoords[4] = {0, 0, 120, 120};
 80012f0:	4a28      	ldr	r2, [pc, #160]	@ (8001394 <DrawSummary+0xc8>)
 80012f2:	f107 0310 	add.w	r3, r7, #16
 80012f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012fa:	e883 0003 	stmia.w	r3, {r0, r1}

    ILI9341_DrawHLine(0, 120, 320, FCOLOR);
 80012fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001302:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001306:	2178      	movs	r1, #120	@ 0x78
 8001308:	2000      	movs	r0, #0
 800130a:	f000 fd0f 	bl	8001d2c <ILI9341_DrawHLine>
    ILI9341_DrawVLine(160, 0, 240, FCOLOR);
 800130e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001312:	22f0      	movs	r2, #240	@ 0xf0
 8001314:	2100      	movs	r1, #0
 8001316:	20a0      	movs	r0, #160	@ 0xa0
 8001318:	f000 fd4c 	bl	8001db4 <ILI9341_DrawVLine>

    for (int i = 0; i < 4; i++) {
 800131c:	2300      	movs	r3, #0
 800131e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001320:	e02e      	b.n	8001380 <DrawSummary+0xb4>
        DrawDataInBox_TwoLines(big[i], small[i], labels[i], font, 2, 1, 1,
 8001322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	68fa      	ldr	r2, [r7, #12]
 8001328:	4413      	add	r3, r2
 800132a:	6818      	ldr	r0, [r3, #0]
 800132c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	68ba      	ldr	r2, [r7, #8]
 8001332:	4413      	add	r3, r2
 8001334:	681c      	ldr	r4, [r3, #0]
 8001336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	681d      	ldr	r5, [r3, #0]
 8001340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	3328      	adds	r3, #40	@ 0x28
 8001346:	443b      	add	r3, r7
 8001348:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 800134c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	3328      	adds	r3, #40	@ 0x28
 8001352:	443b      	add	r3, r7
 8001354:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001358:	8c39      	ldrh	r1, [r7, #32]
 800135a:	9106      	str	r1, [sp, #24]
 800135c:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800135e:	9105      	str	r1, [sp, #20]
 8001360:	9304      	str	r3, [sp, #16]
 8001362:	9203      	str	r2, [sp, #12]
 8001364:	2301      	movs	r3, #1
 8001366:	9302      	str	r3, [sp, #8]
 8001368:	2301      	movs	r3, #1
 800136a:	9301      	str	r3, [sp, #4]
 800136c:	2302      	movs	r3, #2
 800136e:	9300      	str	r3, [sp, #0]
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	462a      	mov	r2, r5
 8001374:	4621      	mov	r1, r4
 8001376:	f7ff fe64 	bl	8001042 <DrawDataInBox_TwoLines>
    for (int i = 0; i < 4; i++) {
 800137a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800137c:	3301      	adds	r3, #1
 800137e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001382:	2b03      	cmp	r3, #3
 8001384:	ddcd      	ble.n	8001322 <DrawSummary+0x56>
            xCoords[i], yCoords[i], qW, qH
        );
    }
}
 8001386:	bf00      	nop
 8001388:	bf00      	nop
 800138a:	3728      	adds	r7, #40	@ 0x28
 800138c:	46bd      	mov	sp, r7
 800138e:	bdb0      	pop	{r4, r5, r7, pc}
 8001390:	080068f4 	.word	0x080068f4
 8001394:	080068fc 	.word	0x080068fc

08001398 <DrawSun>:

void DrawSun(uint16_t color)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b08a      	sub	sp, #40	@ 0x28
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	80fb      	strh	r3, [r7, #6]
	uint16_t X = 160; uint16_t Y = 120;
 80013a2:	23a0      	movs	r3, #160	@ 0xa0
 80013a4:	82fb      	strh	r3, [r7, #22]
 80013a6:	2378      	movs	r3, #120	@ 0x78
 80013a8:	82bb      	strh	r3, [r7, #20]
	uint16_t radius = 30;
 80013aa:	231e      	movs	r3, #30
 80013ac:	827b      	strh	r3, [r7, #18]
	ILI9341_DrawHollowCircle(X, Y, radius, color);
 80013ae:	88fb      	ldrh	r3, [r7, #6]
 80013b0:	8a7a      	ldrh	r2, [r7, #18]
 80013b2:	8ab9      	ldrh	r1, [r7, #20]
 80013b4:	8af8      	ldrh	r0, [r7, #22]
 80013b6:	f7ff fa61 	bl	800087c <ILI9341_DrawHollowCircle>

    uint16_t len = 30;
 80013ba:	231e      	movs	r3, #30
 80013bc:	823b      	strh	r3, [r7, #16]

    uint16_t diag = (radius)*0.7;
 80013be:	8a7b      	ldrh	r3, [r7, #18]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff f9d1 	bl	8000768 <__aeabi_i2d>
 80013c6:	a35a      	add	r3, pc, #360	@ (adr r3, 8001530 <DrawSun+0x198>)
 80013c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013cc:	f7fe ff50 	bl	8000270 <__aeabi_dmul>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	4610      	mov	r0, r2
 80013d6:	4619      	mov	r1, r3
 80013d8:	f7ff fa30 	bl	800083c <__aeabi_d2uiz>
 80013dc:	4603      	mov	r3, r0
 80013de:	81fb      	strh	r3, [r7, #14]

    ILI9341_DrawVLine(X, Y - radius - len, len, color); // hore
 80013e0:	8aba      	ldrh	r2, [r7, #20]
 80013e2:	8a7b      	ldrh	r3, [r7, #18]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	8a3b      	ldrh	r3, [r7, #16]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	b299      	uxth	r1, r3
 80013ee:	88fb      	ldrh	r3, [r7, #6]
 80013f0:	8a3a      	ldrh	r2, [r7, #16]
 80013f2:	8af8      	ldrh	r0, [r7, #22]
 80013f4:	f000 fcde 	bl	8001db4 <ILI9341_DrawVLine>
    ILI9341_DrawVLine(X, Y + radius, len, color);       // dole
 80013f8:	8aba      	ldrh	r2, [r7, #20]
 80013fa:	8a7b      	ldrh	r3, [r7, #18]
 80013fc:	4413      	add	r3, r2
 80013fe:	b299      	uxth	r1, r3
 8001400:	88fb      	ldrh	r3, [r7, #6]
 8001402:	8a3a      	ldrh	r2, [r7, #16]
 8001404:	8af8      	ldrh	r0, [r7, #22]
 8001406:	f000 fcd5 	bl	8001db4 <ILI9341_DrawVLine>
    ILI9341_DrawHLine(X - radius - len, Y, len, color); // vlavo
 800140a:	8afa      	ldrh	r2, [r7, #22]
 800140c:	8a7b      	ldrh	r3, [r7, #18]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	b29a      	uxth	r2, r3
 8001412:	8a3b      	ldrh	r3, [r7, #16]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	b298      	uxth	r0, r3
 8001418:	88fb      	ldrh	r3, [r7, #6]
 800141a:	8a3a      	ldrh	r2, [r7, #16]
 800141c:	8ab9      	ldrh	r1, [r7, #20]
 800141e:	f000 fc85 	bl	8001d2c <ILI9341_DrawHLine>
    ILI9341_DrawHLine(X + radius, Y, len, color);       // vpravo
 8001422:	8afa      	ldrh	r2, [r7, #22]
 8001424:	8a7b      	ldrh	r3, [r7, #18]
 8001426:	4413      	add	r3, r2
 8001428:	b298      	uxth	r0, r3
 800142a:	88fb      	ldrh	r3, [r7, #6]
 800142c:	8a3a      	ldrh	r2, [r7, #16]
 800142e:	8ab9      	ldrh	r1, [r7, #20]
 8001430:	f000 fc7c 	bl	8001d2c <ILI9341_DrawHLine>

    // hore vpravo
    for(int i = 0; i < len; i++){
 8001434:	2300      	movs	r3, #0
 8001436:	627b      	str	r3, [r7, #36]	@ 0x24
 8001438:	e016      	b.n	8001468 <DrawSun+0xd0>
    ILI9341_DrawPixel(X + diag + i, Y - diag - i, color);
 800143a:	8afa      	ldrh	r2, [r7, #22]
 800143c:	89fb      	ldrh	r3, [r7, #14]
 800143e:	4413      	add	r3, r2
 8001440:	b29a      	uxth	r2, r3
 8001442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001444:	b29b      	uxth	r3, r3
 8001446:	4413      	add	r3, r2
 8001448:	b298      	uxth	r0, r3
 800144a:	8aba      	ldrh	r2, [r7, #20]
 800144c:	89fb      	ldrh	r3, [r7, #14]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	b29a      	uxth	r2, r3
 8001452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001454:	b29b      	uxth	r3, r3
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	b29b      	uxth	r3, r3
 800145a:	88fa      	ldrh	r2, [r7, #6]
 800145c:	4619      	mov	r1, r3
 800145e:	f000 fba3 	bl	8001ba8 <ILI9341_DrawPixel>
    for(int i = 0; i < len; i++){
 8001462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001464:	3301      	adds	r3, #1
 8001466:	627b      	str	r3, [r7, #36]	@ 0x24
 8001468:	8a3b      	ldrh	r3, [r7, #16]
 800146a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800146c:	429a      	cmp	r2, r3
 800146e:	dbe4      	blt.n	800143a <DrawSun+0xa2>
    }

    // hore vlavo
    for(int i = 0; i < len; i++){
 8001470:	2300      	movs	r3, #0
 8001472:	623b      	str	r3, [r7, #32]
 8001474:	e016      	b.n	80014a4 <DrawSun+0x10c>
        ILI9341_DrawPixel(X - diag - i, Y - diag - i, color);
 8001476:	8afa      	ldrh	r2, [r7, #22]
 8001478:	89fb      	ldrh	r3, [r7, #14]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	b29a      	uxth	r2, r3
 800147e:	6a3b      	ldr	r3, [r7, #32]
 8001480:	b29b      	uxth	r3, r3
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	b298      	uxth	r0, r3
 8001486:	8aba      	ldrh	r2, [r7, #20]
 8001488:	89fb      	ldrh	r3, [r7, #14]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	b29a      	uxth	r2, r3
 800148e:	6a3b      	ldr	r3, [r7, #32]
 8001490:	b29b      	uxth	r3, r3
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	b29b      	uxth	r3, r3
 8001496:	88fa      	ldrh	r2, [r7, #6]
 8001498:	4619      	mov	r1, r3
 800149a:	f000 fb85 	bl	8001ba8 <ILI9341_DrawPixel>
    for(int i = 0; i < len; i++){
 800149e:	6a3b      	ldr	r3, [r7, #32]
 80014a0:	3301      	adds	r3, #1
 80014a2:	623b      	str	r3, [r7, #32]
 80014a4:	8a3b      	ldrh	r3, [r7, #16]
 80014a6:	6a3a      	ldr	r2, [r7, #32]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	dbe4      	blt.n	8001476 <DrawSun+0xde>
    }

    // dole vpravo
    for(int i = 0; i < len; i++){
 80014ac:	2300      	movs	r3, #0
 80014ae:	61fb      	str	r3, [r7, #28]
 80014b0:	e016      	b.n	80014e0 <DrawSun+0x148>
        ILI9341_DrawPixel(X + diag + i, Y + diag + i, color);
 80014b2:	8afa      	ldrh	r2, [r7, #22]
 80014b4:	89fb      	ldrh	r3, [r7, #14]
 80014b6:	4413      	add	r3, r2
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	b29b      	uxth	r3, r3
 80014be:	4413      	add	r3, r2
 80014c0:	b298      	uxth	r0, r3
 80014c2:	8aba      	ldrh	r2, [r7, #20]
 80014c4:	89fb      	ldrh	r3, [r7, #14]
 80014c6:	4413      	add	r3, r2
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	4413      	add	r3, r2
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	88fa      	ldrh	r2, [r7, #6]
 80014d4:	4619      	mov	r1, r3
 80014d6:	f000 fb67 	bl	8001ba8 <ILI9341_DrawPixel>
    for(int i = 0; i < len; i++){
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	3301      	adds	r3, #1
 80014de:	61fb      	str	r3, [r7, #28]
 80014e0:	8a3b      	ldrh	r3, [r7, #16]
 80014e2:	69fa      	ldr	r2, [r7, #28]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	dbe4      	blt.n	80014b2 <DrawSun+0x11a>
    }

    // dole vlavo
    for(int i = 0; i < len; i++){
 80014e8:	2300      	movs	r3, #0
 80014ea:	61bb      	str	r3, [r7, #24]
 80014ec:	e016      	b.n	800151c <DrawSun+0x184>
        ILI9341_DrawPixel(X - diag - i, Y + diag + i, color);
 80014ee:	8afa      	ldrh	r2, [r7, #22]
 80014f0:	89fb      	ldrh	r3, [r7, #14]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	b29a      	uxth	r2, r3
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	b298      	uxth	r0, r3
 80014fe:	8aba      	ldrh	r2, [r7, #20]
 8001500:	89fb      	ldrh	r3, [r7, #14]
 8001502:	4413      	add	r3, r2
 8001504:	b29a      	uxth	r2, r3
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	b29b      	uxth	r3, r3
 800150a:	4413      	add	r3, r2
 800150c:	b29b      	uxth	r3, r3
 800150e:	88fa      	ldrh	r2, [r7, #6]
 8001510:	4619      	mov	r1, r3
 8001512:	f000 fb49 	bl	8001ba8 <ILI9341_DrawPixel>
    for(int i = 0; i < len; i++){
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	3301      	adds	r3, #1
 800151a:	61bb      	str	r3, [r7, #24]
 800151c:	8a3b      	ldrh	r3, [r7, #16]
 800151e:	69ba      	ldr	r2, [r7, #24]
 8001520:	429a      	cmp	r2, r3
 8001522:	dbe4      	blt.n	80014ee <DrawSun+0x156>
    }
}
 8001524:	bf00      	nop
 8001526:	bf00      	nop
 8001528:	3728      	adds	r7, #40	@ 0x28
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	66666666 	.word	0x66666666
 8001534:	3fe66666 	.word	0x3fe66666

08001538 <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	4a07      	ldr	r2, [pc, #28]	@ (8001560 <HAL_SPI_TxCpltCallback+0x28>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d106      	bne.n	8001556 <HAL_SPI_TxCpltCallback+0x1e>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001548:	2201      	movs	r2, #1
 800154a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800154e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001552:	f001 ffc1 	bl	80034d8 <HAL_GPIO_WritePin>
  }
}
 8001556:	bf00      	nop
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20000174 	.word	0x20000174

08001564 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 800156e:	bf00      	nop
 8001570:	4b08      	ldr	r3, [pc, #32]	@ (8001594 <ILI9341_SPI_Tx+0x30>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f003 0302 	and.w	r3, r3, #2
 800157a:	2b02      	cmp	r3, #2
 800157c:	d1f8      	bne.n	8001570 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 800157e:	1dfb      	adds	r3, r7, #7
 8001580:	2201      	movs	r2, #1
 8001582:	4619      	mov	r1, r3
 8001584:	4803      	ldr	r0, [pc, #12]	@ (8001594 <ILI9341_SPI_Tx+0x30>)
 8001586:	f003 fe7f 	bl	8005288 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000174 	.word	0x20000174

08001598 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	460b      	mov	r3, r1
 80015a2:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 80015a4:	bf00      	nop
 80015a6:	4b08      	ldr	r3, [pc, #32]	@ (80015c8 <ILI9341_SPI_TxBuffer+0x30>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	f003 0302 	and.w	r3, r3, #2
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d1f8      	bne.n	80015a6 <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 80015b4:	887b      	ldrh	r3, [r7, #2]
 80015b6:	461a      	mov	r2, r3
 80015b8:	6879      	ldr	r1, [r7, #4]
 80015ba:	4803      	ldr	r0, [pc, #12]	@ (80015c8 <ILI9341_SPI_TxBuffer+0x30>)
 80015bc:	f003 fe64 	bl	8005288 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 80015c0:	bf00      	nop
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20000174 	.word	0x20000174

080015cc <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 80015d6:	2200      	movs	r2, #0
 80015d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015e0:	f001 ff7a 	bl	80034d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80015e4:	2200      	movs	r2, #0
 80015e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ee:	f001 ff73 	bl	80034d8 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff ffb5 	bl	8001564 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
 8001608:	4603      	mov	r3, r0
 800160a:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 800160c:	2201      	movs	r2, #1
 800160e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001612:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001616:	f001 ff5f 	bl	80034d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 800161a:	2200      	movs	r2, #0
 800161c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001620:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001624:	f001 ff58 	bl	80034d8 <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 8001628:	79fb      	ldrb	r3, [r7, #7]
 800162a:	4618      	mov	r0, r3
 800162c:	f7ff ff9a 	bl	8001564 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8001630:	bf00      	nop
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	460b      	mov	r3, r1
 8001642:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8001644:	2201      	movs	r2, #1
 8001646:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800164a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800164e:	f001 ff43 	bl	80034d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8001652:	2200      	movs	r2, #0
 8001654:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001658:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800165c:	f001 ff3c 	bl	80034d8 <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 8001660:	887b      	ldrh	r3, [r7, #2]
 8001662:	4619      	mov	r1, r3
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f7ff ff97 	bl	8001598 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8001672:	b590      	push	{r4, r7, lr}
 8001674:	b085      	sub	sp, #20
 8001676:	af00      	add	r7, sp, #0
 8001678:	4604      	mov	r4, r0
 800167a:	4608      	mov	r0, r1
 800167c:	4611      	mov	r1, r2
 800167e:	461a      	mov	r2, r3
 8001680:	4623      	mov	r3, r4
 8001682:	80fb      	strh	r3, [r7, #6]
 8001684:	4603      	mov	r3, r0
 8001686:	80bb      	strh	r3, [r7, #4]
 8001688:	460b      	mov	r3, r1
 800168a:	807b      	strh	r3, [r7, #2]
 800168c:	4613      	mov	r3, r2
 800168e:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 8001690:	88fb      	ldrh	r3, [r7, #6]
 8001692:	0a1b      	lsrs	r3, r3, #8
 8001694:	b29b      	uxth	r3, r3
 8001696:	b2db      	uxtb	r3, r3
 8001698:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 800169a:	88fb      	ldrh	r3, [r7, #6]
 800169c:	b2db      	uxtb	r3, r3
 800169e:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 80016a0:	887b      	ldrh	r3, [r7, #2]
 80016a2:	0a1b      	lsrs	r3, r3, #8
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 80016aa:	887b      	ldrh	r3, [r7, #2]
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B); //povodne 0x2A
 80016b0:	202b      	movs	r0, #43	@ 0x2b
 80016b2:	f7ff ff8b 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 80016b6:	f107 030c 	add.w	r3, r7, #12
 80016ba:	2104      	movs	r1, #4
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff ffbb 	bl	8001638 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 80016c2:	88bb      	ldrh	r3, [r7, #4]
 80016c4:	0a1b      	lsrs	r3, r3, #8
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 80016cc:	88bb      	ldrh	r3, [r7, #4]
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 80016d2:	883b      	ldrh	r3, [r7, #0]
 80016d4:	0a1b      	lsrs	r3, r3, #8
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 80016dc:	883b      	ldrh	r3, [r7, #0]
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A); //povodne 0x2B
 80016e2:	202a      	movs	r0, #42	@ 0x2a
 80016e4:	f7ff ff72 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 80016e8:	f107 030c 	add.w	r3, r7, #12
 80016ec:	2104      	movs	r1, #4
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff ffa2 	bl	8001638 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 80016f4:	202c      	movs	r0, #44	@ 0x2c
 80016f6:	f7ff ff69 	bl	80015cc <ILI9341_WriteCommand>
}
 80016fa:	bf00      	nop
 80016fc:	3714      	adds	r7, #20
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd90      	pop	{r4, r7, pc}

08001702 <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 8001706:	2200      	movs	r2, #0
 8001708:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800170c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001710:	f001 fee2 	bl	80034d8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001714:	200a      	movs	r0, #10
 8001716:	f001 faa1 	bl	8002c5c <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 800171a:	2200      	movs	r2, #0
 800171c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001720:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001724:	f001 fed8 	bl	80034d8 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001728:	200a      	movs	r0, #10
 800172a:	f001 fa97 	bl	8002c5c <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 800172e:	2201      	movs	r2, #1
 8001730:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001734:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001738:	f001 fece 	bl	80034d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 800173c:	2201      	movs	r2, #1
 800173e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001742:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001746:	f001 fec7 	bl	80034d8 <HAL_GPIO_WritePin>
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}

0800174e <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 8001752:	2201      	movs	r2, #1
 8001754:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001758:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800175c:	f001 febc 	bl	80034d8 <HAL_GPIO_WritePin>
}
 8001760:	bf00      	nop
 8001762:	bd80      	pop	{r7, pc}

08001764 <ILI9341_Init>:

void ILI9341_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 8001768:	f7ff fff1 	bl	800174e <ILI9341_Enable>
	HAL_Delay(10);
 800176c:	200a      	movs	r0, #10
 800176e:	f001 fa75 	bl	8002c5c <HAL_Delay>
	ILI9341_Reset();
 8001772:	f7ff ffc6 	bl	8001702 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 8001776:	2001      	movs	r0, #1
 8001778:	f7ff ff28 	bl	80015cc <ILI9341_WriteCommand>
	HAL_Delay(10);
 800177c:	200a      	movs	r0, #10
 800177e:	f001 fa6d 	bl	8002c5c <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 8001782:	20cb      	movs	r0, #203	@ 0xcb
 8001784:	f7ff ff22 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 8001788:	2039      	movs	r0, #57	@ 0x39
 800178a:	f7ff ff3a 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 800178e:	202c      	movs	r0, #44	@ 0x2c
 8001790:	f7ff ff37 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8001794:	2000      	movs	r0, #0
 8001796:	f7ff ff34 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 800179a:	2034      	movs	r0, #52	@ 0x34
 800179c:	f7ff ff31 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 80017a0:	2002      	movs	r0, #2
 80017a2:	f7ff ff2e 	bl	8001602 <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 80017a6:	20cf      	movs	r0, #207	@ 0xcf
 80017a8:	f7ff ff10 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80017ac:	2000      	movs	r0, #0
 80017ae:	f7ff ff28 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 80017b2:	20c1      	movs	r0, #193	@ 0xc1
 80017b4:	f7ff ff25 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 80017b8:	2030      	movs	r0, #48	@ 0x30
 80017ba:	f7ff ff22 	bl	8001602 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 80017be:	20e8      	movs	r0, #232	@ 0xe8
 80017c0:	f7ff ff04 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 80017c4:	2085      	movs	r0, #133	@ 0x85
 80017c6:	f7ff ff1c 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80017ca:	2000      	movs	r0, #0
 80017cc:	f7ff ff19 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 80017d0:	2078      	movs	r0, #120	@ 0x78
 80017d2:	f7ff ff16 	bl	8001602 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 80017d6:	20ea      	movs	r0, #234	@ 0xea
 80017d8:	f7ff fef8 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80017dc:	2000      	movs	r0, #0
 80017de:	f7ff ff10 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80017e2:	2000      	movs	r0, #0
 80017e4:	f7ff ff0d 	bl	8001602 <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 80017e8:	20ed      	movs	r0, #237	@ 0xed
 80017ea:	f7ff feef 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 80017ee:	2064      	movs	r0, #100	@ 0x64
 80017f0:	f7ff ff07 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 80017f4:	2003      	movs	r0, #3
 80017f6:	f7ff ff04 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 80017fa:	2012      	movs	r0, #18
 80017fc:	f7ff ff01 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 8001800:	2081      	movs	r0, #129	@ 0x81
 8001802:	f7ff fefe 	bl	8001602 <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 8001806:	20f7      	movs	r0, #247	@ 0xf7
 8001808:	f7ff fee0 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 800180c:	2020      	movs	r0, #32
 800180e:	f7ff fef8 	bl	8001602 <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 8001812:	20c0      	movs	r0, #192	@ 0xc0
 8001814:	f7ff feda 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8001818:	2023      	movs	r0, #35	@ 0x23
 800181a:	f7ff fef2 	bl	8001602 <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 800181e:	20c1      	movs	r0, #193	@ 0xc1
 8001820:	f7ff fed4 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 8001824:	2010      	movs	r0, #16
 8001826:	f7ff feec 	bl	8001602 <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 800182a:	20c5      	movs	r0, #197	@ 0xc5
 800182c:	f7ff fece 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 8001830:	203e      	movs	r0, #62	@ 0x3e
 8001832:	f7ff fee6 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 8001836:	2028      	movs	r0, #40	@ 0x28
 8001838:	f7ff fee3 	bl	8001602 <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 800183c:	20c7      	movs	r0, #199	@ 0xc7
 800183e:	f7ff fec5 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 8001842:	2086      	movs	r0, #134	@ 0x86
 8001844:	f7ff fedd 	bl	8001602 <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 8001848:	2036      	movs	r0, #54	@ 0x36
 800184a:	f7ff febf 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 800184e:	2048      	movs	r0, #72	@ 0x48
 8001850:	f7ff fed7 	bl	8001602 <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 8001854:	203a      	movs	r0, #58	@ 0x3a
 8001856:	f7ff feb9 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 800185a:	2055      	movs	r0, #85	@ 0x55
 800185c:	f7ff fed1 	bl	8001602 <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 8001860:	20b1      	movs	r0, #177	@ 0xb1
 8001862:	f7ff feb3 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8001866:	2000      	movs	r0, #0
 8001868:	f7ff fecb 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 800186c:	2018      	movs	r0, #24
 800186e:	f7ff fec8 	bl	8001602 <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 8001872:	20b6      	movs	r0, #182	@ 0xb6
 8001874:	f7ff feaa 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 8001878:	2008      	movs	r0, #8
 800187a:	f7ff fec2 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 800187e:	2082      	movs	r0, #130	@ 0x82
 8001880:	f7ff febf 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 8001884:	2027      	movs	r0, #39	@ 0x27
 8001886:	f7ff febc 	bl	8001602 <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 800188a:	20f2      	movs	r0, #242	@ 0xf2
 800188c:	f7ff fe9e 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff feb6 	bl	8001602 <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 8001896:	2026      	movs	r0, #38	@ 0x26
 8001898:	f7ff fe98 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 800189c:	2001      	movs	r0, #1
 800189e:	f7ff feb0 	bl	8001602 <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 80018a2:	20e0      	movs	r0, #224	@ 0xe0
 80018a4:	f7ff fe92 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 80018a8:	200f      	movs	r0, #15
 80018aa:	f7ff feaa 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80018ae:	2031      	movs	r0, #49	@ 0x31
 80018b0:	f7ff fea7 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 80018b4:	202b      	movs	r0, #43	@ 0x2b
 80018b6:	f7ff fea4 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 80018ba:	200c      	movs	r0, #12
 80018bc:	f7ff fea1 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 80018c0:	200e      	movs	r0, #14
 80018c2:	f7ff fe9e 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 80018c6:	2008      	movs	r0, #8
 80018c8:	f7ff fe9b 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 80018cc:	204e      	movs	r0, #78	@ 0x4e
 80018ce:	f7ff fe98 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 80018d2:	20f1      	movs	r0, #241	@ 0xf1
 80018d4:	f7ff fe95 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 80018d8:	2037      	movs	r0, #55	@ 0x37
 80018da:	f7ff fe92 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 80018de:	2007      	movs	r0, #7
 80018e0:	f7ff fe8f 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 80018e4:	2010      	movs	r0, #16
 80018e6:	f7ff fe8c 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 80018ea:	2003      	movs	r0, #3
 80018ec:	f7ff fe89 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 80018f0:	200e      	movs	r0, #14
 80018f2:	f7ff fe86 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 80018f6:	2009      	movs	r0, #9
 80018f8:	f7ff fe83 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 80018fc:	2000      	movs	r0, #0
 80018fe:	f7ff fe80 	bl	8001602 <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 8001902:	20e1      	movs	r0, #225	@ 0xe1
 8001904:	f7ff fe62 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8001908:	2000      	movs	r0, #0
 800190a:	f7ff fe7a 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 800190e:	200e      	movs	r0, #14
 8001910:	f7ff fe77 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 8001914:	2014      	movs	r0, #20
 8001916:	f7ff fe74 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 800191a:	2003      	movs	r0, #3
 800191c:	f7ff fe71 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 8001920:	2011      	movs	r0, #17
 8001922:	f7ff fe6e 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8001926:	2007      	movs	r0, #7
 8001928:	f7ff fe6b 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 800192c:	2031      	movs	r0, #49	@ 0x31
 800192e:	f7ff fe68 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8001932:	20c1      	movs	r0, #193	@ 0xc1
 8001934:	f7ff fe65 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 8001938:	2048      	movs	r0, #72	@ 0x48
 800193a:	f7ff fe62 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 800193e:	2008      	movs	r0, #8
 8001940:	f7ff fe5f 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 8001944:	200f      	movs	r0, #15
 8001946:	f7ff fe5c 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 800194a:	200c      	movs	r0, #12
 800194c:	f7ff fe59 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 8001950:	2031      	movs	r0, #49	@ 0x31
 8001952:	f7ff fe56 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 8001956:	2036      	movs	r0, #54	@ 0x36
 8001958:	f7ff fe53 	bl	8001602 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 800195c:	200f      	movs	r0, #15
 800195e:	f7ff fe50 	bl	8001602 <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 8001962:	2011      	movs	r0, #17
 8001964:	f7ff fe32 	bl	80015cc <ILI9341_WriteCommand>
	HAL_Delay(100);
 8001968:	2064      	movs	r0, #100	@ 0x64
 800196a:	f001 f977 	bl	8002c5c <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 800196e:	2029      	movs	r0, #41	@ 0x29
 8001970:	f7ff fe2c 	bl	80015cc <ILI9341_WriteCommand>

	//STARTING ROTATION
	//ILI9341_SetRotation(SCREEN_VERTICAL_1);
	ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 8001974:	2003      	movs	r0, #3
 8001976:	f000 f803 	bl	8001980 <ILI9341_SetRotation>
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
	...

08001980 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 800198a:	2036      	movs	r0, #54	@ 0x36
 800198c:	f7ff fe1e 	bl	80015cc <ILI9341_WriteCommand>
	HAL_Delay(1);
 8001990:	2001      	movs	r0, #1
 8001992:	f001 f963 	bl	8002c5c <HAL_Delay>

	switch(rotation)
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	2b03      	cmp	r3, #3
 800199a:	d837      	bhi.n	8001a0c <ILI9341_SetRotation+0x8c>
 800199c:	a201      	add	r2, pc, #4	@ (adr r2, 80019a4 <ILI9341_SetRotation+0x24>)
 800199e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019a2:	bf00      	nop
 80019a4:	080019b5 	.word	0x080019b5
 80019a8:	080019cb 	.word	0x080019cb
 80019ac:	080019e1 	.word	0x080019e1
 80019b0:	080019f7 	.word	0x080019f7
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40);
 80019b4:	2040      	movs	r0, #64	@ 0x40
 80019b6:	f7ff fe24 	bl	8001602 <ILI9341_WriteData>
		LCD_WIDTH = 240;
 80019ba:	4b17      	ldr	r3, [pc, #92]	@ (8001a18 <ILI9341_SetRotation+0x98>)
 80019bc:	22f0      	movs	r2, #240	@ 0xf0
 80019be:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 80019c0:	4b16      	ldr	r3, [pc, #88]	@ (8001a1c <ILI9341_SetRotation+0x9c>)
 80019c2:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80019c6:	801a      	strh	r2, [r3, #0]
		break;
 80019c8:	e021      	b.n	8001a0e <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x60); //povodne 0x20
 80019ca:	2060      	movs	r0, #96	@ 0x60
 80019cc:	f7ff fe19 	bl	8001602 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 80019d0:	4b11      	ldr	r3, [pc, #68]	@ (8001a18 <ILI9341_SetRotation+0x98>)
 80019d2:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80019d6:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 80019d8:	4b10      	ldr	r3, [pc, #64]	@ (8001a1c <ILI9341_SetRotation+0x9c>)
 80019da:	22f0      	movs	r2, #240	@ 0xf0
 80019dc:	801a      	strh	r2, [r3, #0]
		break;
 80019de:	e016      	b.n	8001a0e <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80);
 80019e0:	2080      	movs	r0, #128	@ 0x80
 80019e2:	f7ff fe0e 	bl	8001602 <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 80019e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a18 <ILI9341_SetRotation+0x98>)
 80019e8:	22f0      	movs	r2, #240	@ 0xf0
 80019ea:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 80019ec:	4b0b      	ldr	r3, [pc, #44]	@ (8001a1c <ILI9341_SetRotation+0x9c>)
 80019ee:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80019f2:	801a      	strh	r2, [r3, #0]
		break;
 80019f4:	e00b      	b.n	8001a0e <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x80|0x20); //povodne 0x40|0x80|0x20
 80019f6:	20a0      	movs	r0, #160	@ 0xa0
 80019f8:	f7ff fe03 	bl	8001602 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 80019fc:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <ILI9341_SetRotation+0x98>)
 80019fe:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001a02:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8001a04:	4b05      	ldr	r3, [pc, #20]	@ (8001a1c <ILI9341_SetRotation+0x9c>)
 8001a06:	22f0      	movs	r2, #240	@ 0xf0
 8001a08:	801a      	strh	r2, [r3, #0]
		break;
 8001a0a:	e000      	b.n	8001a0e <ILI9341_SetRotation+0x8e>
	default:
		break;
 8001a0c:	bf00      	nop
	}
}
 8001a0e:	bf00      	nop
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000002 	.word	0x20000002
 8001a1c:	20000000 	.word	0x20000000

08001a20 <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 8001a20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a24:	b08d      	sub	sp, #52	@ 0x34
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	4603      	mov	r3, r0
 8001a2a:	6039      	str	r1, [r7, #0]
 8001a2c:	80fb      	strh	r3, [r7, #6]
 8001a2e:	466b      	mov	r3, sp
 8001a30:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	005b      	lsls	r3, r3, #1
 8001a3a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001a3e:	d202      	bcs.n	8001a46 <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a44:	e002      	b.n	8001a4c <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 8001a46:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a56:	f001 fd3f 	bl	80034d8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a64:	f001 fd38 	bl	80034d8 <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 8001a68:	88fb      	ldrh	r3, [r7, #6]
 8001a6a:	0a1b      	lsrs	r3, r3, #8
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 8001a72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001a74:	460b      	mov	r3, r1
 8001a76:	3b01      	subs	r3, #1
 8001a78:	61fb      	str	r3, [r7, #28]
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	4688      	mov	r8, r1
 8001a7e:	4699      	mov	r9, r3
 8001a80:	f04f 0200 	mov.w	r2, #0
 8001a84:	f04f 0300 	mov.w	r3, #0
 8001a88:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a8c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a90:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a94:	2300      	movs	r3, #0
 8001a96:	460c      	mov	r4, r1
 8001a98:	461d      	mov	r5, r3
 8001a9a:	f04f 0200 	mov.w	r2, #0
 8001a9e:	f04f 0300 	mov.w	r3, #0
 8001aa2:	00eb      	lsls	r3, r5, #3
 8001aa4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001aa8:	00e2      	lsls	r2, r4, #3
 8001aaa:	1dcb      	adds	r3, r1, #7
 8001aac:	08db      	lsrs	r3, r3, #3
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	ebad 0d03 	sub.w	sp, sp, r3
 8001ab4:	466b      	mov	r3, sp
 8001ab6:	3300      	adds	r3, #0
 8001ab8:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 8001aba:	2300      	movs	r3, #0
 8001abc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001abe:	e00e      	b.n	8001ade <ILI9341_DrawColorBurst+0xbe>
	{
		BurstBuffer[j] = chifted;
 8001ac0:	69ba      	ldr	r2, [r7, #24]
 8001ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ac4:	4413      	add	r3, r2
 8001ac6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001aca:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 8001acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ace:	3301      	adds	r3, #1
 8001ad0:	88fa      	ldrh	r2, [r7, #6]
 8001ad2:	b2d1      	uxtb	r1, r2
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 8001ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ada:	3302      	adds	r3, #2
 8001adc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ade:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d3ec      	bcc.n	8001ac0 <ILI9341_DrawColorBurst+0xa0>
	}

	uint32_t SendingSize = size * 2;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8001aec:	697a      	ldr	r2, [r7, #20]
 8001aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af4:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001afa:	fbb3 f2f2 	udiv	r2, r3, r2
 8001afe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001b00:	fb01 f202 	mul.w	r2, r1, r2
 8001b04:	1a9b      	subs	r3, r3, r2
 8001b06:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d010      	beq.n	8001b30 <ILI9341_DrawColorBurst+0x110>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8001b0e:	2300      	movs	r3, #0
 8001b10:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b12:	e009      	b.n	8001b28 <ILI9341_DrawColorBurst+0x108>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8001b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b16:	b29a      	uxth	r2, r3
 8001b18:	230a      	movs	r3, #10
 8001b1a:	69b9      	ldr	r1, [r7, #24]
 8001b1c:	480e      	ldr	r0, [pc, #56]	@ (8001b58 <ILI9341_DrawColorBurst+0x138>)
 8001b1e:	f003 fa3e 	bl	8004f9e <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8001b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b24:	3301      	adds	r3, #1
 8001b26:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d3f1      	bcc.n	8001b14 <ILI9341_DrawColorBurst+0xf4>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	b29a      	uxth	r2, r3
 8001b34:	230a      	movs	r3, #10
 8001b36:	69b9      	ldr	r1, [r7, #24]
 8001b38:	4807      	ldr	r0, [pc, #28]	@ (8001b58 <ILI9341_DrawColorBurst+0x138>)
 8001b3a:	f003 fa30 	bl	8004f9e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b48:	f001 fcc6 	bl	80034d8 <HAL_GPIO_WritePin>
 8001b4c:	46b5      	mov	sp, r6
}
 8001b4e:	bf00      	nop
 8001b50:	3734      	adds	r7, #52	@ 0x34
 8001b52:	46bd      	mov	sp, r7
 8001b54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b58:	20000174 	.word	0x20000174

08001b5c <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8001b66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba0 <ILI9341_FillScreen+0x44>)
 8001b68:	881b      	ldrh	r3, [r3, #0]
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba4 <ILI9341_FillScreen+0x48>)
 8001b6e:	881b      	ldrh	r3, [r3, #0]
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	2100      	movs	r1, #0
 8001b74:	2000      	movs	r0, #0
 8001b76:	f7ff fd7c 	bl	8001672 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 8001b7a:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <ILI9341_FillScreen+0x44>)
 8001b7c:	881b      	ldrh	r3, [r3, #0]
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	461a      	mov	r2, r3
 8001b82:	4b08      	ldr	r3, [pc, #32]	@ (8001ba4 <ILI9341_FillScreen+0x48>)
 8001b84:	881b      	ldrh	r3, [r3, #0]
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	fb02 f303 	mul.w	r3, r2, r3
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	88fb      	ldrh	r3, [r7, #6]
 8001b90:	4611      	mov	r1, r2
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff ff44 	bl	8001a20 <ILI9341_DrawColorBurst>
}
 8001b98:	bf00      	nop
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20000002 	.word	0x20000002
 8001ba4:	20000000 	.word	0x20000000

08001ba8 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	80fb      	strh	r3, [r7, #6]
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	80bb      	strh	r3, [r7, #4]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001bba:	4b2c      	ldr	r3, [pc, #176]	@ (8001c6c <ILI9341_DrawPixel+0xc4>)
 8001bbc:	881b      	ldrh	r3, [r3, #0]
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	88fa      	ldrh	r2, [r7, #6]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d24d      	bcs.n	8001c62 <ILI9341_DrawPixel+0xba>
 8001bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8001c70 <ILI9341_DrawPixel+0xc8>)
 8001bc8:	881b      	ldrh	r3, [r3, #0]
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	88ba      	ldrh	r2, [r7, #4]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d247      	bcs.n	8001c62 <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8001bd2:	88fb      	ldrh	r3, [r7, #6]
 8001bd4:	0a1b      	lsrs	r3, r3, #8
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	753b      	strb	r3, [r7, #20]
 8001bdc:	88fb      	ldrh	r3, [r7, #6]
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	757b      	strb	r3, [r7, #21]
 8001be2:	88fb      	ldrh	r3, [r7, #6]
 8001be4:	3301      	adds	r3, #1
 8001be6:	121b      	asrs	r3, r3, #8
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	75bb      	strb	r3, [r7, #22]
 8001bec:	88fb      	ldrh	r3, [r7, #6]
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8001bf6:	88bb      	ldrh	r3, [r7, #4]
 8001bf8:	0a1b      	lsrs	r3, r3, #8
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	743b      	strb	r3, [r7, #16]
 8001c00:	88bb      	ldrh	r3, [r7, #4]
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	747b      	strb	r3, [r7, #17]
 8001c06:	88bb      	ldrh	r3, [r7, #4]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	121b      	asrs	r3, r3, #8
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	74bb      	strb	r3, [r7, #18]
 8001c10:	88bb      	ldrh	r3, [r7, #4]
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	3301      	adds	r3, #1
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 8001c1a:	887b      	ldrh	r3, [r7, #2]
 8001c1c:	0a1b      	lsrs	r3, r3, #8
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	733b      	strb	r3, [r7, #12]
 8001c24:	887b      	ldrh	r3, [r7, #2]
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2B);	  //povodne 0x2A	//ADDRESS
 8001c2a:	202b      	movs	r0, #43	@ 0x2b
 8001c2c:	f7ff fcce 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 8001c30:	f107 0314 	add.w	r3, r7, #20
 8001c34:	2104      	movs	r1, #4
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff fcfe 	bl	8001638 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2A);	  //povodne 0x2B	//ADDRESS
 8001c3c:	202a      	movs	r0, #42	@ 0x2a
 8001c3e:	f7ff fcc5 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 8001c42:	f107 0310 	add.w	r3, r7, #16
 8001c46:	2104      	movs	r1, #4
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff fcf5 	bl	8001638 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 8001c4e:	202c      	movs	r0, #44	@ 0x2c
 8001c50:	f7ff fcbc 	bl	80015cc <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 8001c54:	f107 030c 	add.w	r3, r7, #12
 8001c58:	2102      	movs	r1, #2
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff fcec 	bl	8001638 <ILI9341_WriteBuffer>
 8001c60:	e000      	b.n	8001c64 <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001c62:	bf00      	nop
}
 8001c64:	3718      	adds	r7, #24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20000002 	.word	0x20000002
 8001c70:	20000000 	.word	0x20000000

08001c74 <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8001c74:	b590      	push	{r4, r7, lr}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4604      	mov	r4, r0
 8001c7c:	4608      	mov	r0, r1
 8001c7e:	4611      	mov	r1, r2
 8001c80:	461a      	mov	r2, r3
 8001c82:	4623      	mov	r3, r4
 8001c84:	80fb      	strh	r3, [r7, #6]
 8001c86:	4603      	mov	r3, r0
 8001c88:	80bb      	strh	r3, [r7, #4]
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	807b      	strh	r3, [r7, #2]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001c92:	4b24      	ldr	r3, [pc, #144]	@ (8001d24 <ILI9341_DrawRectangle+0xb0>)
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	88fa      	ldrh	r2, [r7, #6]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d23d      	bcs.n	8001d1a <ILI9341_DrawRectangle+0xa6>
 8001c9e:	4b22      	ldr	r3, [pc, #136]	@ (8001d28 <ILI9341_DrawRectangle+0xb4>)
 8001ca0:	881b      	ldrh	r3, [r3, #0]
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	88ba      	ldrh	r2, [r7, #4]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d237      	bcs.n	8001d1a <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 8001caa:	88fa      	ldrh	r2, [r7, #6]
 8001cac:	887b      	ldrh	r3, [r7, #2]
 8001cae:	4413      	add	r3, r2
 8001cb0:	4a1c      	ldr	r2, [pc, #112]	@ (8001d24 <ILI9341_DrawRectangle+0xb0>)
 8001cb2:	8812      	ldrh	r2, [r2, #0]
 8001cb4:	b292      	uxth	r2, r2
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	dd05      	ble.n	8001cc6 <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 8001cba:	4b1a      	ldr	r3, [pc, #104]	@ (8001d24 <ILI9341_DrawRectangle+0xb0>)
 8001cbc:	881b      	ldrh	r3, [r3, #0]
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	88fb      	ldrh	r3, [r7, #6]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 8001cc6:	88ba      	ldrh	r2, [r7, #4]
 8001cc8:	883b      	ldrh	r3, [r7, #0]
 8001cca:	4413      	add	r3, r2
 8001ccc:	4a16      	ldr	r2, [pc, #88]	@ (8001d28 <ILI9341_DrawRectangle+0xb4>)
 8001cce:	8812      	ldrh	r2, [r2, #0]
 8001cd0:	b292      	uxth	r2, r2
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	dd05      	ble.n	8001ce2 <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8001cd6:	4b14      	ldr	r3, [pc, #80]	@ (8001d28 <ILI9341_DrawRectangle+0xb4>)
 8001cd8:	881b      	ldrh	r3, [r3, #0]
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	88bb      	ldrh	r3, [r7, #4]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8001ce2:	88fa      	ldrh	r2, [r7, #6]
 8001ce4:	887b      	ldrh	r3, [r7, #2]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	3b01      	subs	r3, #1
 8001cec:	b29c      	uxth	r4, r3
 8001cee:	88ba      	ldrh	r2, [r7, #4]
 8001cf0:	883b      	ldrh	r3, [r7, #0]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	b29b      	uxth	r3, r3
 8001cf6:	3b01      	subs	r3, #1
 8001cf8:	b29b      	uxth	r3, r3
 8001cfa:	88b9      	ldrh	r1, [r7, #4]
 8001cfc:	88f8      	ldrh	r0, [r7, #6]
 8001cfe:	4622      	mov	r2, r4
 8001d00:	f7ff fcb7 	bl	8001672 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8001d04:	883b      	ldrh	r3, [r7, #0]
 8001d06:	887a      	ldrh	r2, [r7, #2]
 8001d08:	fb02 f303 	mul.w	r3, r2, r3
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	8b3b      	ldrh	r3, [r7, #24]
 8001d10:	4611      	mov	r1, r2
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff fe84 	bl	8001a20 <ILI9341_DrawColorBurst>
 8001d18:	e000      	b.n	8001d1c <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001d1a:	bf00      	nop
}
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd90      	pop	{r4, r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20000002 	.word	0x20000002
 8001d28:	20000000 	.word	0x20000000

08001d2c <ILI9341_DrawHLine>:

void ILI9341_DrawHLine(uint16_t x, uint16_t y, uint16_t width, uint16_t color)
{
 8001d2c:	b590      	push	{r4, r7, lr}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4604      	mov	r4, r0
 8001d34:	4608      	mov	r0, r1
 8001d36:	4611      	mov	r1, r2
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4623      	mov	r3, r4
 8001d3c:	80fb      	strh	r3, [r7, #6]
 8001d3e:	4603      	mov	r3, r0
 8001d40:	80bb      	strh	r3, [r7, #4]
 8001d42:	460b      	mov	r3, r1
 8001d44:	807b      	strh	r3, [r7, #2]
 8001d46:	4613      	mov	r3, r2
 8001d48:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001d4a:	4b18      	ldr	r3, [pc, #96]	@ (8001dac <ILI9341_DrawHLine+0x80>)
 8001d4c:	881b      	ldrh	r3, [r3, #0]
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	88fa      	ldrh	r2, [r7, #6]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d225      	bcs.n	8001da2 <ILI9341_DrawHLine+0x76>
 8001d56:	4b16      	ldr	r3, [pc, #88]	@ (8001db0 <ILI9341_DrawHLine+0x84>)
 8001d58:	881b      	ldrh	r3, [r3, #0]
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	88ba      	ldrh	r2, [r7, #4]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d21f      	bcs.n	8001da2 <ILI9341_DrawHLine+0x76>

	if((x+width-1)>=LCD_WIDTH)
 8001d62:	88fa      	ldrh	r2, [r7, #6]
 8001d64:	887b      	ldrh	r3, [r7, #2]
 8001d66:	4413      	add	r3, r2
 8001d68:	4a10      	ldr	r2, [pc, #64]	@ (8001dac <ILI9341_DrawHLine+0x80>)
 8001d6a:	8812      	ldrh	r2, [r2, #0]
 8001d6c:	b292      	uxth	r2, r2
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	dd05      	ble.n	8001d7e <ILI9341_DrawHLine+0x52>
	{
		width=LCD_WIDTH-x;
 8001d72:	4b0e      	ldr	r3, [pc, #56]	@ (8001dac <ILI9341_DrawHLine+0x80>)
 8001d74:	881b      	ldrh	r3, [r3, #0]
 8001d76:	b29a      	uxth	r2, r3
 8001d78:	88fb      	ldrh	r3, [r7, #6]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x+width-1, y);
 8001d7e:	88fa      	ldrh	r2, [r7, #6]
 8001d80:	887b      	ldrh	r3, [r7, #2]
 8001d82:	4413      	add	r3, r2
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	3b01      	subs	r3, #1
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	88bb      	ldrh	r3, [r7, #4]
 8001d8c:	88b9      	ldrh	r1, [r7, #4]
 8001d8e:	88f8      	ldrh	r0, [r7, #6]
 8001d90:	f7ff fc6f 	bl	8001672 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, width);
 8001d94:	887a      	ldrh	r2, [r7, #2]
 8001d96:	883b      	ldrh	r3, [r7, #0]
 8001d98:	4611      	mov	r1, r2
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff fe40 	bl	8001a20 <ILI9341_DrawColorBurst>
 8001da0:	e000      	b.n	8001da4 <ILI9341_DrawHLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001da2:	bf00      	nop
}
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd90      	pop	{r4, r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000002 	.word	0x20000002
 8001db0:	20000000 	.word	0x20000000

08001db4 <ILI9341_DrawVLine>:

void ILI9341_DrawVLine(uint16_t x, uint16_t y, uint16_t height, uint16_t color)
{
 8001db4:	b590      	push	{r4, r7, lr}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4604      	mov	r4, r0
 8001dbc:	4608      	mov	r0, r1
 8001dbe:	4611      	mov	r1, r2
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	4623      	mov	r3, r4
 8001dc4:	80fb      	strh	r3, [r7, #6]
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	80bb      	strh	r3, [r7, #4]
 8001dca:	460b      	mov	r3, r1
 8001dcc:	807b      	strh	r3, [r7, #2]
 8001dce:	4613      	mov	r3, r2
 8001dd0:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001dd2:	4b18      	ldr	r3, [pc, #96]	@ (8001e34 <ILI9341_DrawVLine+0x80>)
 8001dd4:	881b      	ldrh	r3, [r3, #0]
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	88fa      	ldrh	r2, [r7, #6]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d225      	bcs.n	8001e2a <ILI9341_DrawVLine+0x76>
 8001dde:	4b16      	ldr	r3, [pc, #88]	@ (8001e38 <ILI9341_DrawVLine+0x84>)
 8001de0:	881b      	ldrh	r3, [r3, #0]
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	88ba      	ldrh	r2, [r7, #4]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d21f      	bcs.n	8001e2a <ILI9341_DrawVLine+0x76>

	if((y+height-1)>=LCD_HEIGHT)
 8001dea:	88ba      	ldrh	r2, [r7, #4]
 8001dec:	887b      	ldrh	r3, [r7, #2]
 8001dee:	4413      	add	r3, r2
 8001df0:	4a11      	ldr	r2, [pc, #68]	@ (8001e38 <ILI9341_DrawVLine+0x84>)
 8001df2:	8812      	ldrh	r2, [r2, #0]
 8001df4:	b292      	uxth	r2, r2
 8001df6:	4293      	cmp	r3, r2
 8001df8:	dd05      	ble.n	8001e06 <ILI9341_DrawVLine+0x52>
	{
		height=LCD_HEIGHT-y;
 8001dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8001e38 <ILI9341_DrawVLine+0x84>)
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	b29a      	uxth	r2, r3
 8001e00:	88bb      	ldrh	r3, [r7, #4]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x, y+height-1);
 8001e06:	88ba      	ldrh	r2, [r7, #4]
 8001e08:	887b      	ldrh	r3, [r7, #2]
 8001e0a:	4413      	add	r3, r2
 8001e0c:	b29b      	uxth	r3, r3
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	b29b      	uxth	r3, r3
 8001e12:	88fa      	ldrh	r2, [r7, #6]
 8001e14:	88b9      	ldrh	r1, [r7, #4]
 8001e16:	88f8      	ldrh	r0, [r7, #6]
 8001e18:	f7ff fc2b 	bl	8001672 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height);
 8001e1c:	887a      	ldrh	r2, [r7, #2]
 8001e1e:	883b      	ldrh	r3, [r7, #0]
 8001e20:	4611      	mov	r1, r2
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff fdfc 	bl	8001a20 <ILI9341_DrawColorBurst>
 8001e28:	e000      	b.n	8001e2c <ILI9341_DrawVLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001e2a:	bf00      	nop
}
 8001e2c:	370c      	adds	r7, #12
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd90      	pop	{r4, r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20000002 	.word	0x20000002
 8001e38:	20000000 	.word	0x20000000

08001e3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e42:	4b14      	ldr	r3, [pc, #80]	@ (8001e94 <MX_DMA_Init+0x58>)
 8001e44:	695b      	ldr	r3, [r3, #20]
 8001e46:	4a13      	ldr	r2, [pc, #76]	@ (8001e94 <MX_DMA_Init+0x58>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	6153      	str	r3, [r2, #20]
 8001e4e:	4b11      	ldr	r3, [pc, #68]	@ (8001e94 <MX_DMA_Init+0x58>)
 8001e50:	695b      	ldr	r3, [r3, #20]
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	607b      	str	r3, [r7, #4]
 8001e58:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	2100      	movs	r1, #0
 8001e5e:	200c      	movs	r0, #12
 8001e60:	f000 fffb 	bl	8002e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001e64:	200c      	movs	r0, #12
 8001e66:	f001 f814 	bl	8002e92 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	200d      	movs	r0, #13
 8001e70:	f000 fff3 	bl	8002e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001e74:	200d      	movs	r0, #13
 8001e76:	f001 f80c 	bl	8002e92 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	200f      	movs	r0, #15
 8001e80:	f000 ffeb 	bl	8002e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001e84:	200f      	movs	r0, #15
 8001e86:	f001 f804 	bl	8002e92 <HAL_NVIC_EnableIRQ>

}
 8001e8a:	bf00      	nop
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40021000 	.word	0x40021000

08001e98 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b088      	sub	sp, #32
 8001e9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9e:	f107 030c 	add.w	r3, r7, #12
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]
 8001ea8:	609a      	str	r2, [r3, #8]
 8001eaa:	60da      	str	r2, [r3, #12]
 8001eac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001eae:	4b36      	ldr	r3, [pc, #216]	@ (8001f88 <MX_GPIO_Init+0xf0>)
 8001eb0:	695b      	ldr	r3, [r3, #20]
 8001eb2:	4a35      	ldr	r2, [pc, #212]	@ (8001f88 <MX_GPIO_Init+0xf0>)
 8001eb4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001eb8:	6153      	str	r3, [r2, #20]
 8001eba:	4b33      	ldr	r3, [pc, #204]	@ (8001f88 <MX_GPIO_Init+0xf0>)
 8001ebc:	695b      	ldr	r3, [r3, #20]
 8001ebe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ec2:	60bb      	str	r3, [r7, #8]
 8001ec4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec6:	4b30      	ldr	r3, [pc, #192]	@ (8001f88 <MX_GPIO_Init+0xf0>)
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	4a2f      	ldr	r2, [pc, #188]	@ (8001f88 <MX_GPIO_Init+0xf0>)
 8001ecc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ed0:	6153      	str	r3, [r2, #20]
 8001ed2:	4b2d      	ldr	r3, [pc, #180]	@ (8001f88 <MX_GPIO_Init+0xf0>)
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eda:	607b      	str	r3, [r7, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ede:	4b2a      	ldr	r3, [pc, #168]	@ (8001f88 <MX_GPIO_Init+0xf0>)
 8001ee0:	695b      	ldr	r3, [r3, #20]
 8001ee2:	4a29      	ldr	r2, [pc, #164]	@ (8001f88 <MX_GPIO_Init+0xf0>)
 8001ee4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ee8:	6153      	str	r3, [r2, #20]
 8001eea:	4b27      	ldr	r3, [pc, #156]	@ (8001f88 <MX_GPIO_Init+0xf0>)
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ef2:	603b      	str	r3, [r7, #0]
 8001ef4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	2140      	movs	r1, #64	@ 0x40
 8001efa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001efe:	f001 faeb 	bl	80034d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin, GPIO_PIN_RESET);
 8001f02:	2200      	movs	r2, #0
 8001f04:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8001f08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f0c:	f001 fae4 	bl	80034d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001f10:	2200      	movs	r2, #0
 8001f12:	2108      	movs	r1, #8
 8001f14:	481d      	ldr	r0, [pc, #116]	@ (8001f8c <MX_GPIO_Init+0xf4>)
 8001f16:	f001 fadf 	bl	80034d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin DISP_DC_Pin DISP_RESET_Pin DISP_CS_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin;
 8001f1a:	f44f 63e8 	mov.w	r3, #1856	@ 0x740
 8001f1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f20:	2301      	movs	r3, #1
 8001f22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2c:	f107 030c 	add.w	r3, r7, #12
 8001f30:	4619      	mov	r1, r3
 8001f32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f36:	f001 f95d 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001f3e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001f42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f44:	2301      	movs	r3, #1
 8001f46:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8001f48:	f107 030c 	add.w	r3, r7, #12
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	480f      	ldr	r0, [pc, #60]	@ (8001f8c <MX_GPIO_Init+0xf4>)
 8001f50:	f001 f950 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001f54:	2308      	movs	r3, #8
 8001f56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f60:	2300      	movs	r3, #0
 8001f62:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001f64:	f107 030c 	add.w	r3, r7, #12
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4808      	ldr	r0, [pc, #32]	@ (8001f8c <MX_GPIO_Init+0xf4>)
 8001f6c:	f001 f942 	bl	80031f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001f70:	2200      	movs	r2, #0
 8001f72:	2100      	movs	r1, #0
 8001f74:	2007      	movs	r0, #7
 8001f76:	f000 ff70 	bl	8002e5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001f7a:	2007      	movs	r0, #7
 8001f7c:	f000 ff89 	bl	8002e92 <HAL_NVIC_EnableIRQ>

}
 8001f80:	bf00      	nop
 8001f82:	3720      	adds	r7, #32
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	48000400 	.word	0x48000400

08001f90 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f94:	4b1b      	ldr	r3, [pc, #108]	@ (8002004 <MX_I2C1_Init+0x74>)
 8001f96:	4a1c      	ldr	r2, [pc, #112]	@ (8002008 <MX_I2C1_Init+0x78>)
 8001f98:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8001f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002004 <MX_I2C1_Init+0x74>)
 8001f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800200c <MX_I2C1_Init+0x7c>)
 8001f9e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001fa0:	4b18      	ldr	r3, [pc, #96]	@ (8002004 <MX_I2C1_Init+0x74>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fa6:	4b17      	ldr	r3, [pc, #92]	@ (8002004 <MX_I2C1_Init+0x74>)
 8001fa8:	2201      	movs	r2, #1
 8001faa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fac:	4b15      	ldr	r3, [pc, #84]	@ (8002004 <MX_I2C1_Init+0x74>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001fb2:	4b14      	ldr	r3, [pc, #80]	@ (8002004 <MX_I2C1_Init+0x74>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001fb8:	4b12      	ldr	r3, [pc, #72]	@ (8002004 <MX_I2C1_Init+0x74>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fbe:	4b11      	ldr	r3, [pc, #68]	@ (8002004 <MX_I2C1_Init+0x74>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8002004 <MX_I2C1_Init+0x74>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fca:	480e      	ldr	r0, [pc, #56]	@ (8002004 <MX_I2C1_Init+0x74>)
 8001fcc:	f001 face 	bl	800356c <HAL_I2C_Init>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001fd6:	f000 fb81 	bl	80026dc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001fda:	2100      	movs	r1, #0
 8001fdc:	4809      	ldr	r0, [pc, #36]	@ (8002004 <MX_I2C1_Init+0x74>)
 8001fde:	f001 fb60 	bl	80036a2 <HAL_I2CEx_ConfigAnalogFilter>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001fe8:	f000 fb78 	bl	80026dc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001fec:	2100      	movs	r1, #0
 8001fee:	4805      	ldr	r0, [pc, #20]	@ (8002004 <MX_I2C1_Init+0x74>)
 8001ff0:	f001 fba2 	bl	8003738 <HAL_I2CEx_ConfigDigitalFilter>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001ffa:	f000 fb6f 	bl	80026dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20000080 	.word	0x20000080
 8002008:	40005400 	.word	0x40005400
 800200c:	00201d2b 	.word	0x00201d2b

08002010 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b08a      	sub	sp, #40	@ 0x28
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002018:	f107 0314 	add.w	r3, r7, #20
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
 8002022:	609a      	str	r2, [r3, #8]
 8002024:	60da      	str	r2, [r3, #12]
 8002026:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a43      	ldr	r2, [pc, #268]	@ (800213c <HAL_I2C_MspInit+0x12c>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d17f      	bne.n	8002132 <HAL_I2C_MspInit+0x122>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002032:	4b43      	ldr	r3, [pc, #268]	@ (8002140 <HAL_I2C_MspInit+0x130>)
 8002034:	695b      	ldr	r3, [r3, #20]
 8002036:	4a42      	ldr	r2, [pc, #264]	@ (8002140 <HAL_I2C_MspInit+0x130>)
 8002038:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800203c:	6153      	str	r3, [r2, #20]
 800203e:	4b40      	ldr	r3, [pc, #256]	@ (8002140 <HAL_I2C_MspInit+0x130>)
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002046:	613b      	str	r3, [r7, #16]
 8002048:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800204a:	23c0      	movs	r3, #192	@ 0xc0
 800204c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800204e:	2312      	movs	r3, #18
 8002050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	2300      	movs	r3, #0
 8002054:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002056:	2303      	movs	r3, #3
 8002058:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800205a:	2304      	movs	r3, #4
 800205c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800205e:	f107 0314 	add.w	r3, r7, #20
 8002062:	4619      	mov	r1, r3
 8002064:	4837      	ldr	r0, [pc, #220]	@ (8002144 <HAL_I2C_MspInit+0x134>)
 8002066:	f001 f8c5 	bl	80031f4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800206a:	4b35      	ldr	r3, [pc, #212]	@ (8002140 <HAL_I2C_MspInit+0x130>)
 800206c:	69db      	ldr	r3, [r3, #28]
 800206e:	4a34      	ldr	r2, [pc, #208]	@ (8002140 <HAL_I2C_MspInit+0x130>)
 8002070:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002074:	61d3      	str	r3, [r2, #28]
 8002076:	4b32      	ldr	r3, [pc, #200]	@ (8002140 <HAL_I2C_MspInit+0x130>)
 8002078:	69db      	ldr	r3, [r3, #28]
 800207a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel5;
 8002082:	4b31      	ldr	r3, [pc, #196]	@ (8002148 <HAL_I2C_MspInit+0x138>)
 8002084:	4a31      	ldr	r2, [pc, #196]	@ (800214c <HAL_I2C_MspInit+0x13c>)
 8002086:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002088:	4b2f      	ldr	r3, [pc, #188]	@ (8002148 <HAL_I2C_MspInit+0x138>)
 800208a:	2200      	movs	r2, #0
 800208c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800208e:	4b2e      	ldr	r3, [pc, #184]	@ (8002148 <HAL_I2C_MspInit+0x138>)
 8002090:	2200      	movs	r2, #0
 8002092:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002094:	4b2c      	ldr	r3, [pc, #176]	@ (8002148 <HAL_I2C_MspInit+0x138>)
 8002096:	2280      	movs	r2, #128	@ 0x80
 8002098:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800209a:	4b2b      	ldr	r3, [pc, #172]	@ (8002148 <HAL_I2C_MspInit+0x138>)
 800209c:	2200      	movs	r2, #0
 800209e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020a0:	4b29      	ldr	r3, [pc, #164]	@ (8002148 <HAL_I2C_MspInit+0x138>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80020a6:	4b28      	ldr	r3, [pc, #160]	@ (8002148 <HAL_I2C_MspInit+0x138>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80020ac:	4b26      	ldr	r3, [pc, #152]	@ (8002148 <HAL_I2C_MspInit+0x138>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80020b2:	4825      	ldr	r0, [pc, #148]	@ (8002148 <HAL_I2C_MspInit+0x138>)
 80020b4:	f000 ff07 	bl	8002ec6 <HAL_DMA_Init>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <HAL_I2C_MspInit+0xb2>
    {
      Error_Handler();
 80020be:	f000 fb0d 	bl	80026dc <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_RX_DMA1_CH5);
 80020c2:	4b23      	ldr	r3, [pc, #140]	@ (8002150 <HAL_I2C_MspInit+0x140>)
 80020c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020c6:	4a22      	ldr	r2, [pc, #136]	@ (8002150 <HAL_I2C_MspInit+0x140>)
 80020c8:	f043 0320 	orr.w	r3, r3, #32
 80020cc:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a1d      	ldr	r2, [pc, #116]	@ (8002148 <HAL_I2C_MspInit+0x138>)
 80020d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80020d4:	4a1c      	ldr	r2, [pc, #112]	@ (8002148 <HAL_I2C_MspInit+0x138>)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 80020da:	4b1e      	ldr	r3, [pc, #120]	@ (8002154 <HAL_I2C_MspInit+0x144>)
 80020dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002158 <HAL_I2C_MspInit+0x148>)
 80020de:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002154 <HAL_I2C_MspInit+0x144>)
 80020e2:	2210      	movs	r2, #16
 80020e4:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020e6:	4b1b      	ldr	r3, [pc, #108]	@ (8002154 <HAL_I2C_MspInit+0x144>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80020ec:	4b19      	ldr	r3, [pc, #100]	@ (8002154 <HAL_I2C_MspInit+0x144>)
 80020ee:	2280      	movs	r2, #128	@ 0x80
 80020f0:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020f2:	4b18      	ldr	r3, [pc, #96]	@ (8002154 <HAL_I2C_MspInit+0x144>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020f8:	4b16      	ldr	r3, [pc, #88]	@ (8002154 <HAL_I2C_MspInit+0x144>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80020fe:	4b15      	ldr	r3, [pc, #84]	@ (8002154 <HAL_I2C_MspInit+0x144>)
 8002100:	2200      	movs	r2, #0
 8002102:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002104:	4b13      	ldr	r3, [pc, #76]	@ (8002154 <HAL_I2C_MspInit+0x144>)
 8002106:	2200      	movs	r2, #0
 8002108:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800210a:	4812      	ldr	r0, [pc, #72]	@ (8002154 <HAL_I2C_MspInit+0x144>)
 800210c:	f000 fedb 	bl	8002ec6 <HAL_DMA_Init>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <HAL_I2C_MspInit+0x10a>
    {
      Error_Handler();
 8002116:	f000 fae1 	bl	80026dc <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_TX_DMA1_CH2);
 800211a:	4b0d      	ldr	r3, [pc, #52]	@ (8002150 <HAL_I2C_MspInit+0x140>)
 800211c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800211e:	4a0c      	ldr	r2, [pc, #48]	@ (8002150 <HAL_I2C_MspInit+0x140>)
 8002120:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002124:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a0a      	ldr	r2, [pc, #40]	@ (8002154 <HAL_I2C_MspInit+0x144>)
 800212a:	639a      	str	r2, [r3, #56]	@ 0x38
 800212c:	4a09      	ldr	r2, [pc, #36]	@ (8002154 <HAL_I2C_MspInit+0x144>)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002132:	bf00      	nop
 8002134:	3728      	adds	r7, #40	@ 0x28
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40005400 	.word	0x40005400
 8002140:	40021000 	.word	0x40021000
 8002144:	48000400 	.word	0x48000400
 8002148:	200000d4 	.word	0x200000d4
 800214c:	40020058 	.word	0x40020058
 8002150:	40010000 	.word	0x40010000
 8002154:	20000118 	.word	0x20000118
 8002158:	4002001c 	.word	0x4002001c

0800215c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800215c:	b590      	push	{r4, r7, lr}
 800215e:	b093      	sub	sp, #76	@ 0x4c
 8002160:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002162:	f000 fd15 	bl	8002b90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002166:	f000 fa47 	bl	80025f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800216a:	f7ff fe95 	bl	8001e98 <MX_GPIO_Init>
  MX_DMA_Init();
 800216e:	f7ff fe65 	bl	8001e3c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002172:	f000 fc6f 	bl	8002a54 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8002176:	f000 fab7 	bl	80026e8 <MX_SPI1_Init>
  MX_I2C1_Init();
 800217a:	f7ff ff09 	bl	8001f90 <MX_I2C1_Init>

  /* USER CODE BEGIN 2 */

  char* big[4] = {"10:00", "22.1", "50", "1013"};
 800217e:	4b8d      	ldr	r3, [pc, #564]	@ (80023b4 <main+0x258>)
 8002180:	f107 0420 	add.w	r4, r7, #32
 8002184:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002186:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  char* small[4] = {":00", "C", "%", "hPa"};
 800218a:	4b8b      	ldr	r3, [pc, #556]	@ (80023b8 <main+0x25c>)
 800218c:	f107 0410 	add.w	r4, r7, #16
 8002190:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002192:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  char* line2[4] = {"date", "", "OK", ""};
 8002196:	4b89      	ldr	r3, [pc, #548]	@ (80023bc <main+0x260>)
 8002198:	463c      	mov	r4, r7
 800219a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800219c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  ILI9341_Reset();
 80021a0:	f7ff faaf 	bl	8001702 <ILI9341_Reset>
  HAL_Delay(10);
 80021a4:	200a      	movs	r0, #10
 80021a6:	f000 fd59 	bl	8002c5c <HAL_Delay>
  ILI9341_Init();
 80021aa:	f7ff fadb 	bl	8001764 <ILI9341_Init>
  HAL_Delay(50);
 80021ae:	2032      	movs	r0, #50	@ 0x32
 80021b0:	f000 fd54 	bl	8002c5c <HAL_Delay>

  ILI9341_SetRotation(3);
 80021b4:	2003      	movs	r0, #3
 80021b6:	f7ff fbe3 	bl	8001980 <ILI9341_SetRotation>
  ILI9341_FillScreen(BGCOLOR);
 80021ba:	2000      	movs	r0, #0
 80021bc:	f7ff fcce 	bl	8001b5c <ILI9341_FillScreen>


  if(mode==0){
 80021c0:	4b7f      	ldr	r3, [pc, #508]	@ (80023c0 <main+0x264>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	f040 8125 	bne.w	8002414 <main+0x2b8>
      DrawDataCentered_WithOffset("Welcome!", FONT4, 2, 75, FCOLOR);
 80021ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	234b      	movs	r3, #75	@ 0x4b
 80021d2:	2202      	movs	r2, #2
 80021d4:	497b      	ldr	r1, [pc, #492]	@ (80023c4 <main+0x268>)
 80021d6:	487c      	ldr	r0, [pc, #496]	@ (80023c8 <main+0x26c>)
 80021d8:	f7fe fdba 	bl	8000d50 <DrawDataCentered_WithOffset>
      DrawDataCentered_WithOffset("Creators: Bodor, Gavendova,", FONT4, 1, 125, FCOLOR);
 80021dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021e0:	9300      	str	r3, [sp, #0]
 80021e2:	237d      	movs	r3, #125	@ 0x7d
 80021e4:	2201      	movs	r2, #1
 80021e6:	4977      	ldr	r1, [pc, #476]	@ (80023c4 <main+0x268>)
 80021e8:	4878      	ldr	r0, [pc, #480]	@ (80023cc <main+0x270>)
 80021ea:	f7fe fdb1 	bl	8000d50 <DrawDataCentered_WithOffset>
      DrawDataCentered_WithOffset("Kapina, Krajmer", FONT4, 1, 125 + FONT4[2] + 1, FCOLOR);
 80021ee:	4b75      	ldr	r3, [pc, #468]	@ (80023c4 <main+0x268>)
 80021f0:	789b      	ldrb	r3, [r3, #2]
 80021f2:	337e      	adds	r3, #126	@ 0x7e
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021fa:	9200      	str	r2, [sp, #0]
 80021fc:	2201      	movs	r2, #1
 80021fe:	4971      	ldr	r1, [pc, #452]	@ (80023c4 <main+0x268>)
 8002200:	4873      	ldr	r0, [pc, #460]	@ (80023d0 <main+0x274>)
 8002202:	f7fe fda5 	bl	8000d50 <DrawDataCentered_WithOffset>
      DrawDataCentered_WithOffset("*Press the button to stop the screen", FONT4, 1, 240 - FONT4[2] - 1, RED);
 8002206:	4b6f      	ldr	r3, [pc, #444]	@ (80023c4 <main+0x268>)
 8002208:	789a      	ldrb	r2, [r3, #2]
 800220a:	f06f 0310 	mvn.w	r3, #16
 800220e:	1a9b      	subs	r3, r3, r2
 8002210:	b2db      	uxtb	r3, r3
 8002212:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002216:	9200      	str	r2, [sp, #0]
 8002218:	2201      	movs	r2, #1
 800221a:	496a      	ldr	r1, [pc, #424]	@ (80023c4 <main+0x268>)
 800221c:	486d      	ldr	r0, [pc, #436]	@ (80023d4 <main+0x278>)
 800221e:	f7fe fd97 	bl	8000d50 <DrawDataCentered_WithOffset>
      HAL_Delay(3000);
 8002222:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002226:	f000 fd19 	bl	8002c5c <HAL_Delay>

      ILI9341_FillScreen(BGCOLOR);
 800222a:	2000      	movs	r0, #0
 800222c:	f7ff fc96 	bl	8001b5c <ILI9341_FillScreen>

      uint32_t last_sim_update = 0;
 8002230:	2300      	movs	r3, #0
 8002232:	637b      	str	r3, [r7, #52]	@ 0x34
      int16_t sim_pressure = 1010;
 8002234:	f240 33f2 	movw	r3, #1010	@ 0x3f2
 8002238:	867b      	strh	r3, [r7, #50]	@ 0x32
      int16_t last_displayed_pressure = -1;
 800223a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800223e:	863b      	strh	r3, [r7, #48]	@ 0x30

      while (1) {
          if (!btn_pressed && (HAL_GetTick() - change >= 5000)) {
 8002240:	4b65      	ldr	r3, [pc, #404]	@ (80023d8 <main+0x27c>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	b2db      	uxtb	r3, r3
 8002246:	2b00      	cmp	r3, #0
 8002248:	d169      	bne.n	800231e <main+0x1c2>
 800224a:	f000 fcfb 	bl	8002c44 <HAL_GetTick>
 800224e:	4602      	mov	r2, r0
 8002250:	4b62      	ldr	r3, [pc, #392]	@ (80023dc <main+0x280>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	f241 3287 	movw	r2, #4999	@ 0x1387
 800225a:	4293      	cmp	r3, r2
 800225c:	d95f      	bls.n	800231e <main+0x1c2>
              screen++;
 800225e:	4b60      	ldr	r3, [pc, #384]	@ (80023e0 <main+0x284>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	3301      	adds	r3, #1
 8002264:	b2da      	uxtb	r2, r3
 8002266:	4b5e      	ldr	r3, [pc, #376]	@ (80023e0 <main+0x284>)
 8002268:	701a      	strb	r2, [r3, #0]
              if (screen > 5) screen = 0;
 800226a:	4b5d      	ldr	r3, [pc, #372]	@ (80023e0 <main+0x284>)
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	2b05      	cmp	r3, #5
 8002270:	d902      	bls.n	8002278 <main+0x11c>
 8002272:	4b5b      	ldr	r3, [pc, #364]	@ (80023e0 <main+0x284>)
 8002274:	2200      	movs	r2, #0
 8002276:	701a      	strb	r2, [r3, #0]
              change = HAL_GetTick();
 8002278:	f000 fce4 	bl	8002c44 <HAL_GetTick>
 800227c:	4603      	mov	r3, r0
 800227e:	4a57      	ldr	r2, [pc, #348]	@ (80023dc <main+0x280>)
 8002280:	6013      	str	r3, [r2, #0]

              ILI9341_FillScreen(BGCOLOR);
 8002282:	2000      	movs	r0, #0
 8002284:	f7ff fc6a 	bl	8001b5c <ILI9341_FillScreen>

              // Pri prepnut obrazovky resetujeme "last" hodnotu, aby sa hne vykreslila nov
              last_displayed_pressure = -1;
 8002288:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800228c:	863b      	strh	r3, [r7, #48]	@ 0x30

              switch (screen) {
 800228e:	4b54      	ldr	r3, [pc, #336]	@ (80023e0 <main+0x284>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	2b05      	cmp	r3, #5
 8002294:	d843      	bhi.n	800231e <main+0x1c2>
 8002296:	a201      	add	r2, pc, #4	@ (adr r2, 800229c <main+0x140>)
 8002298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800229c:	080022b5 	.word	0x080022b5
 80022a0:	080022c7 	.word	0x080022c7
 80022a4:	080022e1 	.word	0x080022e1
 80022a8:	080022fb 	.word	0x080022fb
 80022ac:	0800231f 	.word	0x0800231f
 80022b0:	08002315 	.word	0x08002315
                  case 0: DrawSummary(big, small, line2, FONT4);  break;
 80022b4:	463a      	mov	r2, r7
 80022b6:	f107 0110 	add.w	r1, r7, #16
 80022ba:	f107 0020 	add.w	r0, r7, #32
 80022be:	4b41      	ldr	r3, [pc, #260]	@ (80023c4 <main+0x268>)
 80022c0:	f7ff f804 	bl	80012cc <DrawSummary>
 80022c4:	e02b      	b.n	800231e <main+0x1c2>
                  case 1: DrawDataCentered2("10:00", ":00", "date", FONT4, 5, 3, 3); break;
 80022c6:	2303      	movs	r3, #3
 80022c8:	9302      	str	r3, [sp, #8]
 80022ca:	2303      	movs	r3, #3
 80022cc:	9301      	str	r3, [sp, #4]
 80022ce:	2305      	movs	r3, #5
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	4b3c      	ldr	r3, [pc, #240]	@ (80023c4 <main+0x268>)
 80022d4:	4a43      	ldr	r2, [pc, #268]	@ (80023e4 <main+0x288>)
 80022d6:	4944      	ldr	r1, [pc, #272]	@ (80023e8 <main+0x28c>)
 80022d8:	4844      	ldr	r0, [pc, #272]	@ (80023ec <main+0x290>)
 80022da:	f7fe fd8a 	bl	8000df2 <DrawDataCentered2>
 80022de:	e01e      	b.n	800231e <main+0x1c2>
                  case 2: DrawDataCentered2("22.1", "C","", FONT4, 5, 3, 0);    break;
 80022e0:	2300      	movs	r3, #0
 80022e2:	9302      	str	r3, [sp, #8]
 80022e4:	2303      	movs	r3, #3
 80022e6:	9301      	str	r3, [sp, #4]
 80022e8:	2305      	movs	r3, #5
 80022ea:	9300      	str	r3, [sp, #0]
 80022ec:	4b35      	ldr	r3, [pc, #212]	@ (80023c4 <main+0x268>)
 80022ee:	4a40      	ldr	r2, [pc, #256]	@ (80023f0 <main+0x294>)
 80022f0:	4940      	ldr	r1, [pc, #256]	@ (80023f4 <main+0x298>)
 80022f2:	4841      	ldr	r0, [pc, #260]	@ (80023f8 <main+0x29c>)
 80022f4:	f7fe fd7d 	bl	8000df2 <DrawDataCentered2>
 80022f8:	e011      	b.n	800231e <main+0x1c2>
                  case 3: DrawDataCentered2("50", "%", "OK", FONT4, 5, 3, 3);      break;
 80022fa:	2303      	movs	r3, #3
 80022fc:	9302      	str	r3, [sp, #8]
 80022fe:	2303      	movs	r3, #3
 8002300:	9301      	str	r3, [sp, #4]
 8002302:	2305      	movs	r3, #5
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	4b2f      	ldr	r3, [pc, #188]	@ (80023c4 <main+0x268>)
 8002308:	4a3c      	ldr	r2, [pc, #240]	@ (80023fc <main+0x2a0>)
 800230a:	493d      	ldr	r1, [pc, #244]	@ (8002400 <main+0x2a4>)
 800230c:	483d      	ldr	r0, [pc, #244]	@ (8002404 <main+0x2a8>)
 800230e:	f7fe fd70 	bl	8000df2 <DrawDataCentered2>
 8002312:	e004      	b.n	800231e <main+0x1c2>
                  case 4: break;
                  case 5: DrawSun(YELLOW); break;
 8002314:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8002318:	f7ff f83e 	bl	8001398 <DrawSun>
 800231c:	bf00      	nop
              }
          }

          if (HAL_GetTick() - last_sim_update >= 500) {
 800231e:	f000 fc91 	bl	8002c44 <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800232c:	d311      	bcc.n	8002352 <main+0x1f6>
              last_sim_update = HAL_GetTick();
 800232e:	f000 fc89 	bl	8002c44 <HAL_GetTick>
 8002332:	6378      	str	r0, [r7, #52]	@ 0x34
              sim_pressure++;
 8002334:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002338:	b29b      	uxth	r3, r3
 800233a:	3301      	adds	r3, #1
 800233c:	b29b      	uxth	r3, r3
 800233e:	867b      	strh	r3, [r7, #50]	@ 0x32
              if (sim_pressure > 1030) sim_pressure = 990;
 8002340:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002344:	f240 4206 	movw	r2, #1030	@ 0x406
 8002348:	4293      	cmp	r3, r2
 800234a:	dd02      	ble.n	8002352 <main+0x1f6>
 800234c:	f240 33de 	movw	r3, #990	@ 0x3de
 8002350:	867b      	strh	r3, [r7, #50]	@ 0x32
          }

          //dynamic

          if (sim_pressure != last_displayed_pressure) {
 8002352:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	@ 0x32
 8002356:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 800235a:	429a      	cmp	r2, r3
 800235c:	f43f af70 	beq.w	8002240 <main+0xe4>

              sprintf(string_buf, "%d", sim_pressure);
 8002360:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002364:	461a      	mov	r2, r3
 8002366:	4928      	ldr	r1, [pc, #160]	@ (8002408 <main+0x2ac>)
 8002368:	4828      	ldr	r0, [pc, #160]	@ (800240c <main+0x2b0>)
 800236a:	f003 fe17 	bl	8005f9c <siprintf>

              if (screen == 4) {
 800236e:	4b1c      	ldr	r3, [pc, #112]	@ (80023e0 <main+0x284>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	2b04      	cmp	r3, #4
 8002374:	d10c      	bne.n	8002390 <main+0x234>
                  DrawDataCentered2(string_buf, "hPa", "", FONT4, 5, 3, 0);
 8002376:	2300      	movs	r3, #0
 8002378:	9302      	str	r3, [sp, #8]
 800237a:	2303      	movs	r3, #3
 800237c:	9301      	str	r3, [sp, #4]
 800237e:	2305      	movs	r3, #5
 8002380:	9300      	str	r3, [sp, #0]
 8002382:	4b10      	ldr	r3, [pc, #64]	@ (80023c4 <main+0x268>)
 8002384:	4a1a      	ldr	r2, [pc, #104]	@ (80023f0 <main+0x294>)
 8002386:	4922      	ldr	r1, [pc, #136]	@ (8002410 <main+0x2b4>)
 8002388:	4820      	ldr	r0, [pc, #128]	@ (800240c <main+0x2b0>)
 800238a:	f7fe fd32 	bl	8000df2 <DrawDataCentered2>
 800238e:	e00d      	b.n	80023ac <main+0x250>
              }
              else if (screen == 0) {
 8002390:	4b13      	ldr	r3, [pc, #76]	@ (80023e0 <main+0x284>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d109      	bne.n	80023ac <main+0x250>
                  big[3] = string_buf;
 8002398:	4b1c      	ldr	r3, [pc, #112]	@ (800240c <main+0x2b0>)
 800239a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                  DrawSummary(big, small, line2, FONT4);
 800239c:	463a      	mov	r2, r7
 800239e:	f107 0110 	add.w	r1, r7, #16
 80023a2:	f107 0020 	add.w	r0, r7, #32
 80023a6:	4b07      	ldr	r3, [pc, #28]	@ (80023c4 <main+0x268>)
 80023a8:	f7fe ff90 	bl	80012cc <DrawSummary>
              }
              last_displayed_pressure = sim_pressure;
 80023ac:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80023ae:	863b      	strh	r3, [r7, #48]	@ 0x30
          if (!btn_pressed && (HAL_GetTick() - change >= 5000)) {
 80023b0:	e746      	b.n	8002240 <main+0xe4>
 80023b2:	bf00      	nop
 80023b4:	080069c8 	.word	0x080069c8
 80023b8:	080069d8 	.word	0x080069d8
 80023bc:	080069e8 	.word	0x080069e8
 80023c0:	20000170 	.word	0x20000170
 80023c4:	080069f8 	.word	0x080069f8
 80023c8:	08006904 	.word	0x08006904
 80023cc:	08006910 	.word	0x08006910
 80023d0:	0800692c 	.word	0x0800692c
 80023d4:	0800693c 	.word	0x0800693c
 80023d8:	2000016c 	.word	0x2000016c
 80023dc:	20000168 	.word	0x20000168
 80023e0:	20000167 	.word	0x20000167
 80023e4:	08006964 	.word	0x08006964
 80023e8:	0800696c 	.word	0x0800696c
 80023ec:	08006970 	.word	0x08006970
 80023f0:	08006978 	.word	0x08006978
 80023f4:	0800697c 	.word	0x0800697c
 80023f8:	08006980 	.word	0x08006980
 80023fc:	08006988 	.word	0x08006988
 8002400:	0800698c 	.word	0x0800698c
 8002404:	08006990 	.word	0x08006990
 8002408:	08006994 	.word	0x08006994
 800240c:	20000160 	.word	0x20000160
 8002410:	08006998 	.word	0x08006998
          }
      }
    }

  if(mode==1){
 8002414:	4b62      	ldr	r3, [pc, #392]	@ (80025a0 <main+0x444>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2b01      	cmp	r3, #1
 800241a:	f040 809b 	bne.w	8002554 <main+0x3f8>
    DrawDataCentered_WithOffset("Welcome!", FONT4, 2, 75, FCOLOR);
 800241e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002422:	9300      	str	r3, [sp, #0]
 8002424:	234b      	movs	r3, #75	@ 0x4b
 8002426:	2202      	movs	r2, #2
 8002428:	495e      	ldr	r1, [pc, #376]	@ (80025a4 <main+0x448>)
 800242a:	485f      	ldr	r0, [pc, #380]	@ (80025a8 <main+0x44c>)
 800242c:	f7fe fc90 	bl	8000d50 <DrawDataCentered_WithOffset>
    DrawDataCentered_WithOffset("Creators: Bodor, Gavendova,", FONT4, 1, 125, FCOLOR);
 8002430:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	237d      	movs	r3, #125	@ 0x7d
 8002438:	2201      	movs	r2, #1
 800243a:	495a      	ldr	r1, [pc, #360]	@ (80025a4 <main+0x448>)
 800243c:	485b      	ldr	r0, [pc, #364]	@ (80025ac <main+0x450>)
 800243e:	f7fe fc87 	bl	8000d50 <DrawDataCentered_WithOffset>
    DrawDataCentered_WithOffset("Kapina, Krajmer", FONT4, 1, 125 + FONT4[2] + 1, FCOLOR);
 8002442:	4b58      	ldr	r3, [pc, #352]	@ (80025a4 <main+0x448>)
 8002444:	789b      	ldrb	r3, [r3, #2]
 8002446:	337e      	adds	r3, #126	@ 0x7e
 8002448:	b2db      	uxtb	r3, r3
 800244a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800244e:	9200      	str	r2, [sp, #0]
 8002450:	2201      	movs	r2, #1
 8002452:	4954      	ldr	r1, [pc, #336]	@ (80025a4 <main+0x448>)
 8002454:	4856      	ldr	r0, [pc, #344]	@ (80025b0 <main+0x454>)
 8002456:	f7fe fc7b 	bl	8000d50 <DrawDataCentered_WithOffset>
    DrawDataCentered_WithOffset("*Press the button to switch screens", FONT4, 1, 240 - FONT4[2] - 1, RED);
 800245a:	4b52      	ldr	r3, [pc, #328]	@ (80025a4 <main+0x448>)
 800245c:	789a      	ldrb	r2, [r3, #2]
 800245e:	f06f 0310 	mvn.w	r3, #16
 8002462:	1a9b      	subs	r3, r3, r2
 8002464:	b2db      	uxtb	r3, r3
 8002466:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800246a:	9200      	str	r2, [sp, #0]
 800246c:	2201      	movs	r2, #1
 800246e:	494d      	ldr	r1, [pc, #308]	@ (80025a4 <main+0x448>)
 8002470:	4850      	ldr	r0, [pc, #320]	@ (80025b4 <main+0x458>)
 8002472:	f7fe fc6d 	bl	8000d50 <DrawDataCentered_WithOffset>


    while (1) {
        if (btn_pressed) {
 8002476:	4b50      	ldr	r3, [pc, #320]	@ (80025b8 <main+0x45c>)
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	b2db      	uxtb	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d065      	beq.n	800254c <main+0x3f0>
            screen++;
 8002480:	4b4e      	ldr	r3, [pc, #312]	@ (80025bc <main+0x460>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	3301      	adds	r3, #1
 8002486:	b2da      	uxtb	r2, r3
 8002488:	4b4c      	ldr	r3, [pc, #304]	@ (80025bc <main+0x460>)
 800248a:	701a      	strb	r2, [r3, #0]
            if (screen > 5) screen = 0;
 800248c:	4b4b      	ldr	r3, [pc, #300]	@ (80025bc <main+0x460>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	2b05      	cmp	r3, #5
 8002492:	d902      	bls.n	800249a <main+0x33e>
 8002494:	4b49      	ldr	r3, [pc, #292]	@ (80025bc <main+0x460>)
 8002496:	2200      	movs	r2, #0
 8002498:	701a      	strb	r2, [r3, #0]

            ILI9341_FillScreen(BGCOLOR);
 800249a:	2000      	movs	r0, #0
 800249c:	f7ff fb5e 	bl	8001b5c <ILI9341_FillScreen>
            switch (screen) {
 80024a0:	4b46      	ldr	r3, [pc, #280]	@ (80025bc <main+0x460>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	2b05      	cmp	r3, #5
 80024a6:	d851      	bhi.n	800254c <main+0x3f0>
 80024a8:	a201      	add	r2, pc, #4	@ (adr r2, 80024b0 <main+0x354>)
 80024aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ae:	bf00      	nop
 80024b0:	080024c9 	.word	0x080024c9
 80024b4:	080024db 	.word	0x080024db
 80024b8:	080024f5 	.word	0x080024f5
 80024bc:	0800250f 	.word	0x0800250f
 80024c0:	08002529 	.word	0x08002529
 80024c4:	08002543 	.word	0x08002543
                      	  case 0: DrawSummary(big, small, line2, FONT4);  break;
 80024c8:	463a      	mov	r2, r7
 80024ca:	f107 0110 	add.w	r1, r7, #16
 80024ce:	f107 0020 	add.w	r0, r7, #32
 80024d2:	4b34      	ldr	r3, [pc, #208]	@ (80025a4 <main+0x448>)
 80024d4:	f7fe fefa 	bl	80012cc <DrawSummary>
 80024d8:	e038      	b.n	800254c <main+0x3f0>
                          case 1: DrawDataCentered2("10:00", ":00", "date", FONT4, 5, 3, 3); break;
 80024da:	2303      	movs	r3, #3
 80024dc:	9302      	str	r3, [sp, #8]
 80024de:	2303      	movs	r3, #3
 80024e0:	9301      	str	r3, [sp, #4]
 80024e2:	2305      	movs	r3, #5
 80024e4:	9300      	str	r3, [sp, #0]
 80024e6:	4b2f      	ldr	r3, [pc, #188]	@ (80025a4 <main+0x448>)
 80024e8:	4a35      	ldr	r2, [pc, #212]	@ (80025c0 <main+0x464>)
 80024ea:	4936      	ldr	r1, [pc, #216]	@ (80025c4 <main+0x468>)
 80024ec:	4836      	ldr	r0, [pc, #216]	@ (80025c8 <main+0x46c>)
 80024ee:	f7fe fc80 	bl	8000df2 <DrawDataCentered2>
 80024f2:	e02b      	b.n	800254c <main+0x3f0>
                          case 2: DrawDataCentered2("22.1", "C","", FONT4, 5, 3, 0);    break;
 80024f4:	2300      	movs	r3, #0
 80024f6:	9302      	str	r3, [sp, #8]
 80024f8:	2303      	movs	r3, #3
 80024fa:	9301      	str	r3, [sp, #4]
 80024fc:	2305      	movs	r3, #5
 80024fe:	9300      	str	r3, [sp, #0]
 8002500:	4b28      	ldr	r3, [pc, #160]	@ (80025a4 <main+0x448>)
 8002502:	4a32      	ldr	r2, [pc, #200]	@ (80025cc <main+0x470>)
 8002504:	4932      	ldr	r1, [pc, #200]	@ (80025d0 <main+0x474>)
 8002506:	4833      	ldr	r0, [pc, #204]	@ (80025d4 <main+0x478>)
 8002508:	f7fe fc73 	bl	8000df2 <DrawDataCentered2>
 800250c:	e01e      	b.n	800254c <main+0x3f0>
                          case 3: DrawDataCentered2("50", "%", "OK", FONT4, 5, 3, 3);      break;
 800250e:	2303      	movs	r3, #3
 8002510:	9302      	str	r3, [sp, #8]
 8002512:	2303      	movs	r3, #3
 8002514:	9301      	str	r3, [sp, #4]
 8002516:	2305      	movs	r3, #5
 8002518:	9300      	str	r3, [sp, #0]
 800251a:	4b22      	ldr	r3, [pc, #136]	@ (80025a4 <main+0x448>)
 800251c:	4a2e      	ldr	r2, [pc, #184]	@ (80025d8 <main+0x47c>)
 800251e:	492f      	ldr	r1, [pc, #188]	@ (80025dc <main+0x480>)
 8002520:	482f      	ldr	r0, [pc, #188]	@ (80025e0 <main+0x484>)
 8002522:	f7fe fc66 	bl	8000df2 <DrawDataCentered2>
 8002526:	e011      	b.n	800254c <main+0x3f0>
                          case 4: DrawDataCentered2("1013", "hPa","", FONT4, 5, 3,0);  break;
 8002528:	2300      	movs	r3, #0
 800252a:	9302      	str	r3, [sp, #8]
 800252c:	2303      	movs	r3, #3
 800252e:	9301      	str	r3, [sp, #4]
 8002530:	2305      	movs	r3, #5
 8002532:	9300      	str	r3, [sp, #0]
 8002534:	4b1b      	ldr	r3, [pc, #108]	@ (80025a4 <main+0x448>)
 8002536:	4a25      	ldr	r2, [pc, #148]	@ (80025cc <main+0x470>)
 8002538:	492a      	ldr	r1, [pc, #168]	@ (80025e4 <main+0x488>)
 800253a:	482b      	ldr	r0, [pc, #172]	@ (80025e8 <main+0x48c>)
 800253c:	f7fe fc59 	bl	8000df2 <DrawDataCentered2>
 8002540:	e004      	b.n	800254c <main+0x3f0>
                          case 5: DrawSun(YELLOW); break;
 8002542:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 8002546:	f7fe ff27 	bl	8001398 <DrawSun>
 800254a:	bf00      	nop
                      }
            }
            btn_pressed = 0;
 800254c:	4b1a      	ldr	r3, [pc, #104]	@ (80025b8 <main+0x45c>)
 800254e:	2200      	movs	r2, #0
 8002550:	701a      	strb	r2, [r3, #0]
        if (btn_pressed) {
 8002552:	e790      	b.n	8002476 <main+0x31a>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (screen_status) {
 8002554:	4b25      	ldr	r3, [pc, #148]	@ (80025ec <main+0x490>)
 8002556:	f993 3000 	ldrsb.w	r3, [r3]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d0fa      	beq.n	8002554 <main+0x3f8>
		  pressure++;
 800255e:	4b24      	ldr	r3, [pc, #144]	@ (80025f0 <main+0x494>)
 8002560:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002564:	b29b      	uxth	r3, r3
 8002566:	3301      	adds	r3, #1
 8002568:	b29b      	uxth	r3, r3
 800256a:	b21a      	sxth	r2, r3
 800256c:	4b20      	ldr	r3, [pc, #128]	@ (80025f0 <main+0x494>)
 800256e:	801a      	strh	r2, [r3, #0]
		  digit3_to_ascii(pressure, string_buf);
 8002570:	4b1f      	ldr	r3, [pc, #124]	@ (80025f0 <main+0x494>)
 8002572:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002576:	b29b      	uxth	r3, r3
 8002578:	491e      	ldr	r1, [pc, #120]	@ (80025f4 <main+0x498>)
 800257a:	4618      	mov	r0, r3
 800257c:	f000 fa24 	bl	80029c8 <digit3_to_ascii>
		  ILI9341_DrawText(string_buf, FONT4, 190, 95, WHITE, BLACK);
 8002580:	2300      	movs	r3, #0
 8002582:	9301      	str	r3, [sp, #4]
 8002584:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002588:	9300      	str	r3, [sp, #0]
 800258a:	235f      	movs	r3, #95	@ 0x5f
 800258c:	22be      	movs	r2, #190	@ 0xbe
 800258e:	4905      	ldr	r1, [pc, #20]	@ (80025a4 <main+0x448>)
 8002590:	4818      	ldr	r0, [pc, #96]	@ (80025f4 <main+0x498>)
 8002592:	f7fe faa1 	bl	8000ad8 <ILI9341_DrawText>
		  screen_status = 0;
 8002596:	4b15      	ldr	r3, [pc, #84]	@ (80025ec <main+0x490>)
 8002598:	2200      	movs	r2, #0
 800259a:	701a      	strb	r2, [r3, #0]
	  if (screen_status) {
 800259c:	e7da      	b.n	8002554 <main+0x3f8>
 800259e:	bf00      	nop
 80025a0:	20000170 	.word	0x20000170
 80025a4:	080069f8 	.word	0x080069f8
 80025a8:	08006904 	.word	0x08006904
 80025ac:	08006910 	.word	0x08006910
 80025b0:	0800692c 	.word	0x0800692c
 80025b4:	0800699c 	.word	0x0800699c
 80025b8:	2000016c 	.word	0x2000016c
 80025bc:	20000167 	.word	0x20000167
 80025c0:	08006964 	.word	0x08006964
 80025c4:	0800696c 	.word	0x0800696c
 80025c8:	08006970 	.word	0x08006970
 80025cc:	08006978 	.word	0x08006978
 80025d0:	0800697c 	.word	0x0800697c
 80025d4:	08006980 	.word	0x08006980
 80025d8:	08006988 	.word	0x08006988
 80025dc:	0800698c 	.word	0x0800698c
 80025e0:	08006990 	.word	0x08006990
 80025e4:	08006998 	.word	0x08006998
 80025e8:	080069c0 	.word	0x080069c0
 80025ec:	2000015c 	.word	0x2000015c
 80025f0:	20000004 	.word	0x20000004
 80025f4:	20000160 	.word	0x20000160

080025f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b096      	sub	sp, #88	@ 0x58
 80025fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025fe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002602:	2228      	movs	r2, #40	@ 0x28
 8002604:	2100      	movs	r1, #0
 8002606:	4618      	mov	r0, r3
 8002608:	f003 fcea 	bl	8005fe0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800260c:	f107 031c 	add.w	r3, r7, #28
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	605a      	str	r2, [r3, #4]
 8002616:	609a      	str	r2, [r3, #8]
 8002618:	60da      	str	r2, [r3, #12]
 800261a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800261c:	1d3b      	adds	r3, r7, #4
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	605a      	str	r2, [r3, #4]
 8002624:	609a      	str	r2, [r3, #8]
 8002626:	60da      	str	r2, [r3, #12]
 8002628:	611a      	str	r2, [r3, #16]
 800262a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800262c:	2302      	movs	r3, #2
 800262e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002630:	2301      	movs	r3, #1
 8002632:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002634:	2310      	movs	r3, #16
 8002636:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002638:	2300      	movs	r3, #0
 800263a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800263c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002640:	4618      	mov	r0, r3
 8002642:	f001 f8c5 	bl	80037d0 <HAL_RCC_OscConfig>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800264c:	f000 f846 	bl	80026dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002650:	230f      	movs	r3, #15
 8002652:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002654:	2300      	movs	r3, #0
 8002656:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002658:	2300      	movs	r3, #0
 800265a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800265c:	2300      	movs	r3, #0
 800265e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002660:	2300      	movs	r3, #0
 8002662:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002664:	f107 031c 	add.w	r3, r7, #28
 8002668:	2100      	movs	r1, #0
 800266a:	4618      	mov	r0, r3
 800266c:	f002 f8be 	bl	80047ec <HAL_RCC_ClockConfig>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002676:	f000 f831 	bl	80026dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800267a:	2320      	movs	r3, #32
 800267c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800267e:	2300      	movs	r3, #0
 8002680:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002682:	1d3b      	adds	r3, r7, #4
 8002684:	4618      	mov	r0, r3
 8002686:	f002 fac3 	bl	8004c10 <HAL_RCCEx_PeriphCLKConfig>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002690:	f000 f824 	bl	80026dc <Error_Handler>
  }
}
 8002694:	bf00      	nop
 8002696:	3758      	adds	r7, #88	@ 0x58
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == BTN_Pin)
 80026a6:	88fb      	ldrh	r3, [r7, #6]
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d10e      	bne.n	80026ca <HAL_GPIO_EXTI_Callback+0x2e>
  {
	btn_pressed = !btn_pressed;
 80026ac:	4b09      	ldr	r3, [pc, #36]	@ (80026d4 <HAL_GPIO_EXTI_Callback+0x38>)
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	bf0c      	ite	eq
 80026b6:	2301      	moveq	r3, #1
 80026b8:	2300      	movne	r3, #0
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	461a      	mov	r2, r3
 80026be:	4b05      	ldr	r3, [pc, #20]	@ (80026d4 <HAL_GPIO_EXTI_Callback+0x38>)
 80026c0:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 80026c2:	2108      	movs	r1, #8
 80026c4:	4804      	ldr	r0, [pc, #16]	@ (80026d8 <HAL_GPIO_EXTI_Callback+0x3c>)
 80026c6:	f000 ff1f 	bl	8003508 <HAL_GPIO_TogglePin>

  }
}
 80026ca:	bf00      	nop
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	2000016c 	.word	0x2000016c
 80026d8:	48000400 	.word	0x48000400

080026dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026e0:	b672      	cpsid	i
}
 80026e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026e4:	bf00      	nop
 80026e6:	e7fd      	b.n	80026e4 <Error_Handler+0x8>

080026e8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80026ec:	4b1b      	ldr	r3, [pc, #108]	@ (800275c <MX_SPI1_Init+0x74>)
 80026ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002760 <MX_SPI1_Init+0x78>)
 80026f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80026f2:	4b1a      	ldr	r3, [pc, #104]	@ (800275c <MX_SPI1_Init+0x74>)
 80026f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80026f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80026fa:	4b18      	ldr	r3, [pc, #96]	@ (800275c <MX_SPI1_Init+0x74>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002700:	4b16      	ldr	r3, [pc, #88]	@ (800275c <MX_SPI1_Init+0x74>)
 8002702:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002706:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002708:	4b14      	ldr	r3, [pc, #80]	@ (800275c <MX_SPI1_Init+0x74>)
 800270a:	2200      	movs	r2, #0
 800270c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800270e:	4b13      	ldr	r3, [pc, #76]	@ (800275c <MX_SPI1_Init+0x74>)
 8002710:	2200      	movs	r2, #0
 8002712:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002714:	4b11      	ldr	r3, [pc, #68]	@ (800275c <MX_SPI1_Init+0x74>)
 8002716:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800271a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800271c:	4b0f      	ldr	r3, [pc, #60]	@ (800275c <MX_SPI1_Init+0x74>)
 800271e:	2200      	movs	r2, #0
 8002720:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002722:	4b0e      	ldr	r3, [pc, #56]	@ (800275c <MX_SPI1_Init+0x74>)
 8002724:	2200      	movs	r2, #0
 8002726:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002728:	4b0c      	ldr	r3, [pc, #48]	@ (800275c <MX_SPI1_Init+0x74>)
 800272a:	2200      	movs	r2, #0
 800272c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800272e:	4b0b      	ldr	r3, [pc, #44]	@ (800275c <MX_SPI1_Init+0x74>)
 8002730:	2200      	movs	r2, #0
 8002732:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002734:	4b09      	ldr	r3, [pc, #36]	@ (800275c <MX_SPI1_Init+0x74>)
 8002736:	2207      	movs	r2, #7
 8002738:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800273a:	4b08      	ldr	r3, [pc, #32]	@ (800275c <MX_SPI1_Init+0x74>)
 800273c:	2200      	movs	r2, #0
 800273e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002740:	4b06      	ldr	r3, [pc, #24]	@ (800275c <MX_SPI1_Init+0x74>)
 8002742:	2208      	movs	r2, #8
 8002744:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002746:	4805      	ldr	r0, [pc, #20]	@ (800275c <MX_SPI1_Init+0x74>)
 8002748:	f002 fb86 	bl	8004e58 <HAL_SPI_Init>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002752:	f7ff ffc3 	bl	80026dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002756:	bf00      	nop
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	20000174 	.word	0x20000174
 8002760:	40013000 	.word	0x40013000

08002764 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b08a      	sub	sp, #40	@ 0x28
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800276c:	f107 0314 	add.w	r3, r7, #20
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	605a      	str	r2, [r3, #4]
 8002776:	609a      	str	r2, [r3, #8]
 8002778:	60da      	str	r2, [r3, #12]
 800277a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a2a      	ldr	r2, [pc, #168]	@ (800282c <HAL_SPI_MspInit+0xc8>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d14e      	bne.n	8002824 <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002786:	4b2a      	ldr	r3, [pc, #168]	@ (8002830 <HAL_SPI_MspInit+0xcc>)
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	4a29      	ldr	r2, [pc, #164]	@ (8002830 <HAL_SPI_MspInit+0xcc>)
 800278c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002790:	6193      	str	r3, [r2, #24]
 8002792:	4b27      	ldr	r3, [pc, #156]	@ (8002830 <HAL_SPI_MspInit+0xcc>)
 8002794:	699b      	ldr	r3, [r3, #24]
 8002796:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800279a:	613b      	str	r3, [r7, #16]
 800279c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800279e:	4b24      	ldr	r3, [pc, #144]	@ (8002830 <HAL_SPI_MspInit+0xcc>)
 80027a0:	695b      	ldr	r3, [r3, #20]
 80027a2:	4a23      	ldr	r2, [pc, #140]	@ (8002830 <HAL_SPI_MspInit+0xcc>)
 80027a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027a8:	6153      	str	r3, [r2, #20]
 80027aa:	4b21      	ldr	r3, [pc, #132]	@ (8002830 <HAL_SPI_MspInit+0xcc>)
 80027ac:	695b      	ldr	r3, [r3, #20]
 80027ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027b2:	60fb      	str	r3, [r7, #12]
 80027b4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80027b6:	23a0      	movs	r3, #160	@ 0xa0
 80027b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ba:	2302      	movs	r3, #2
 80027bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027be:	2300      	movs	r3, #0
 80027c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027c2:	2303      	movs	r3, #3
 80027c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027c6:	2305      	movs	r3, #5
 80027c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ca:	f107 0314 	add.w	r3, r7, #20
 80027ce:	4619      	mov	r1, r3
 80027d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027d4:	f000 fd0e 	bl	80031f4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80027d8:	4b16      	ldr	r3, [pc, #88]	@ (8002834 <HAL_SPI_MspInit+0xd0>)
 80027da:	4a17      	ldr	r2, [pc, #92]	@ (8002838 <HAL_SPI_MspInit+0xd4>)
 80027dc:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027de:	4b15      	ldr	r3, [pc, #84]	@ (8002834 <HAL_SPI_MspInit+0xd0>)
 80027e0:	2210      	movs	r2, #16
 80027e2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027e4:	4b13      	ldr	r3, [pc, #76]	@ (8002834 <HAL_SPI_MspInit+0xd0>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80027ea:	4b12      	ldr	r3, [pc, #72]	@ (8002834 <HAL_SPI_MspInit+0xd0>)
 80027ec:	2280      	movs	r2, #128	@ 0x80
 80027ee:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027f0:	4b10      	ldr	r3, [pc, #64]	@ (8002834 <HAL_SPI_MspInit+0xd0>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002834 <HAL_SPI_MspInit+0xd0>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80027fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002834 <HAL_SPI_MspInit+0xd0>)
 80027fe:	2200      	movs	r2, #0
 8002800:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002802:	4b0c      	ldr	r3, [pc, #48]	@ (8002834 <HAL_SPI_MspInit+0xd0>)
 8002804:	2200      	movs	r2, #0
 8002806:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002808:	480a      	ldr	r0, [pc, #40]	@ (8002834 <HAL_SPI_MspInit+0xd0>)
 800280a:	f000 fb5c 	bl	8002ec6 <HAL_DMA_Init>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <HAL_SPI_MspInit+0xb4>
    {
      Error_Handler();
 8002814:	f7ff ff62 	bl	80026dc <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4a06      	ldr	r2, [pc, #24]	@ (8002834 <HAL_SPI_MspInit+0xd0>)
 800281c:	655a      	str	r2, [r3, #84]	@ 0x54
 800281e:	4a05      	ldr	r2, [pc, #20]	@ (8002834 <HAL_SPI_MspInit+0xd0>)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002824:	bf00      	nop
 8002826:	3728      	adds	r7, #40	@ 0x28
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40013000 	.word	0x40013000
 8002830:	40021000 	.word	0x40021000
 8002834:	200001d8 	.word	0x200001d8
 8002838:	40020030 	.word	0x40020030

0800283c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002842:	4b0f      	ldr	r3, [pc, #60]	@ (8002880 <HAL_MspInit+0x44>)
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	4a0e      	ldr	r2, [pc, #56]	@ (8002880 <HAL_MspInit+0x44>)
 8002848:	f043 0301 	orr.w	r3, r3, #1
 800284c:	6193      	str	r3, [r2, #24]
 800284e:	4b0c      	ldr	r3, [pc, #48]	@ (8002880 <HAL_MspInit+0x44>)
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	607b      	str	r3, [r7, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800285a:	4b09      	ldr	r3, [pc, #36]	@ (8002880 <HAL_MspInit+0x44>)
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	4a08      	ldr	r2, [pc, #32]	@ (8002880 <HAL_MspInit+0x44>)
 8002860:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002864:	61d3      	str	r3, [r2, #28]
 8002866:	4b06      	ldr	r3, [pc, #24]	@ (8002880 <HAL_MspInit+0x44>)
 8002868:	69db      	ldr	r3, [r3, #28]
 800286a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800286e:	603b      	str	r3, [r7, #0]
 8002870:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002872:	bf00      	nop
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	40021000 	.word	0x40021000

08002884 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002888:	bf00      	nop
 800288a:	e7fd      	b.n	8002888 <NMI_Handler+0x4>

0800288c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002890:	bf00      	nop
 8002892:	e7fd      	b.n	8002890 <HardFault_Handler+0x4>

08002894 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002898:	bf00      	nop
 800289a:	e7fd      	b.n	8002898 <MemManage_Handler+0x4>

0800289c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028a0:	bf00      	nop
 80028a2:	e7fd      	b.n	80028a0 <BusFault_Handler+0x4>

080028a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028a8:	bf00      	nop
 80028aa:	e7fd      	b.n	80028a8 <UsageFault_Handler+0x4>

080028ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028b0:	bf00      	nop
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr

080028ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028ba:	b480      	push	{r7}
 80028bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028be:	bf00      	nop
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028cc:	bf00      	nop
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028da:	f000 f99f 	bl	8002c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028de:	bf00      	nop
 80028e0:	bd80      	pop	{r7, pc}
	...

080028e4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 80028e8:	2002      	movs	r0, #2
 80028ea:	f000 fe27 	bl	800353c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  screen_status = 1;
 80028ee:	4b02      	ldr	r3, [pc, #8]	@ (80028f8 <EXTI1_IRQHandler+0x14>)
 80028f0:	2201      	movs	r2, #1
 80028f2:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI1_IRQn 1 */
}
 80028f4:	bf00      	nop
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	2000015c 	.word	0x2000015c

080028fc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002900:	4802      	ldr	r0, [pc, #8]	@ (800290c <DMA1_Channel2_IRQHandler+0x10>)
 8002902:	f000 fb86 	bl	8003012 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002906:	bf00      	nop
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	20000118 	.word	0x20000118

08002910 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002914:	4802      	ldr	r0, [pc, #8]	@ (8002920 <DMA1_Channel3_IRQHandler+0x10>)
 8002916:	f000 fb7c 	bl	8003012 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800291a:	bf00      	nop
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	200001d8 	.word	0x200001d8

08002924 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002928:	4802      	ldr	r0, [pc, #8]	@ (8002934 <DMA1_Channel5_IRQHandler+0x10>)
 800292a:	f000 fb72 	bl	8003012 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800292e:	bf00      	nop
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	200000d4 	.word	0x200000d4

08002938 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002940:	4a14      	ldr	r2, [pc, #80]	@ (8002994 <_sbrk+0x5c>)
 8002942:	4b15      	ldr	r3, [pc, #84]	@ (8002998 <_sbrk+0x60>)
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800294c:	4b13      	ldr	r3, [pc, #76]	@ (800299c <_sbrk+0x64>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d102      	bne.n	800295a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002954:	4b11      	ldr	r3, [pc, #68]	@ (800299c <_sbrk+0x64>)
 8002956:	4a12      	ldr	r2, [pc, #72]	@ (80029a0 <_sbrk+0x68>)
 8002958:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800295a:	4b10      	ldr	r3, [pc, #64]	@ (800299c <_sbrk+0x64>)
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4413      	add	r3, r2
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	429a      	cmp	r2, r3
 8002966:	d207      	bcs.n	8002978 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002968:	f003 fb42 	bl	8005ff0 <__errno>
 800296c:	4603      	mov	r3, r0
 800296e:	220c      	movs	r2, #12
 8002970:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002972:	f04f 33ff 	mov.w	r3, #4294967295
 8002976:	e009      	b.n	800298c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002978:	4b08      	ldr	r3, [pc, #32]	@ (800299c <_sbrk+0x64>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800297e:	4b07      	ldr	r3, [pc, #28]	@ (800299c <_sbrk+0x64>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4413      	add	r3, r2
 8002986:	4a05      	ldr	r2, [pc, #20]	@ (800299c <_sbrk+0x64>)
 8002988:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800298a:	68fb      	ldr	r3, [r7, #12]
}
 800298c:	4618      	mov	r0, r3
 800298e:	3718      	adds	r7, #24
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	20003000 	.word	0x20003000
 8002998:	00000400 	.word	0x00000400
 800299c:	2000021c 	.word	0x2000021c
 80029a0:	200003f8 	.word	0x200003f8

080029a4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029a8:	4b06      	ldr	r3, [pc, #24]	@ (80029c4 <SystemInit+0x20>)
 80029aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ae:	4a05      	ldr	r2, [pc, #20]	@ (80029c4 <SystemInit+0x20>)
 80029b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029b8:	bf00      	nop
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	e000ed00 	.word	0xe000ed00

080029c8 <digit3_to_ascii>:


/* INT to CHAR functions--------------------------------------------------------*/
/* USER CODE BEGIN 1 */
void digit3_to_ascii(uint16_t value, char *buffer)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	4603      	mov	r3, r0
 80029d0:	6039      	str	r1, [r7, #0]
 80029d2:	80fb      	strh	r3, [r7, #6]
	buffer[0] = (value / 100) + '0';
 80029d4:	88fb      	ldrh	r3, [r7, #6]
 80029d6:	4a1d      	ldr	r2, [pc, #116]	@ (8002a4c <digit3_to_ascii+0x84>)
 80029d8:	fba2 2303 	umull	r2, r3, r2, r3
 80029dc:	095b      	lsrs	r3, r3, #5
 80029de:	b29b      	uxth	r3, r3
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	3330      	adds	r3, #48	@ 0x30
 80029e4:	b2da      	uxtb	r2, r3
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((value % 100) / 10) + '0';
 80029ea:	88fb      	ldrh	r3, [r7, #6]
 80029ec:	4a17      	ldr	r2, [pc, #92]	@ (8002a4c <digit3_to_ascii+0x84>)
 80029ee:	fba2 1203 	umull	r1, r2, r2, r3
 80029f2:	0952      	lsrs	r2, r2, #5
 80029f4:	2164      	movs	r1, #100	@ 0x64
 80029f6:	fb01 f202 	mul.w	r2, r1, r2
 80029fa:	1a9b      	subs	r3, r3, r2
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	4a14      	ldr	r2, [pc, #80]	@ (8002a50 <digit3_to_ascii+0x88>)
 8002a00:	fba2 2303 	umull	r2, r3, r2, r3
 8002a04:	08db      	lsrs	r3, r3, #3
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	b2da      	uxtb	r2, r3
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	3230      	adds	r2, #48	@ 0x30
 8002a10:	b2d2      	uxtb	r2, r2
 8002a12:	701a      	strb	r2, [r3, #0]
	buffer[2] = (value % 10) + '0';
 8002a14:	88fa      	ldrh	r2, [r7, #6]
 8002a16:	4b0e      	ldr	r3, [pc, #56]	@ (8002a50 <digit3_to_ascii+0x88>)
 8002a18:	fba3 1302 	umull	r1, r3, r3, r2
 8002a1c:	08d9      	lsrs	r1, r3, #3
 8002a1e:	460b      	mov	r3, r1
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	440b      	add	r3, r1
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	b2da      	uxtb	r2, r3
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	3302      	adds	r3, #2
 8002a30:	3230      	adds	r2, #48	@ 0x30
 8002a32:	b2d2      	uxtb	r2, r2
 8002a34:	701a      	strb	r2, [r3, #0]
	buffer[3] = '\0';
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	3303      	adds	r3, #3
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	701a      	strb	r2, [r3, #0]
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	51eb851f 	.word	0x51eb851f
 8002a50:	cccccccd 	.word	0xcccccccd

08002a54 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a58:	4b14      	ldr	r3, [pc, #80]	@ (8002aac <MX_USART2_UART_Init+0x58>)
 8002a5a:	4a15      	ldr	r2, [pc, #84]	@ (8002ab0 <MX_USART2_UART_Init+0x5c>)
 8002a5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8002a5e:	4b13      	ldr	r3, [pc, #76]	@ (8002aac <MX_USART2_UART_Init+0x58>)
 8002a60:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8002a64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a66:	4b11      	ldr	r3, [pc, #68]	@ (8002aac <MX_USART2_UART_Init+0x58>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8002aac <MX_USART2_UART_Init+0x58>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a72:	4b0e      	ldr	r3, [pc, #56]	@ (8002aac <MX_USART2_UART_Init+0x58>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a78:	4b0c      	ldr	r3, [pc, #48]	@ (8002aac <MX_USART2_UART_Init+0x58>)
 8002a7a:	220c      	movs	r2, #12
 8002a7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8002aac <MX_USART2_UART_Init+0x58>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a84:	4b09      	ldr	r3, [pc, #36]	@ (8002aac <MX_USART2_UART_Init+0x58>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a8a:	4b08      	ldr	r3, [pc, #32]	@ (8002aac <MX_USART2_UART_Init+0x58>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a90:	4b06      	ldr	r3, [pc, #24]	@ (8002aac <MX_USART2_UART_Init+0x58>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a96:	4805      	ldr	r0, [pc, #20]	@ (8002aac <MX_USART2_UART_Init+0x58>)
 8002a98:	f002 fee0 	bl	800585c <HAL_UART_Init>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002aa2:	f7ff fe1b 	bl	80026dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002aa6:	bf00      	nop
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	20000220 	.word	0x20000220
 8002ab0:	40004400 	.word	0x40004400

08002ab4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b08a      	sub	sp, #40	@ 0x28
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002abc:	f107 0314 	add.w	r3, r7, #20
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	601a      	str	r2, [r3, #0]
 8002ac4:	605a      	str	r2, [r3, #4]
 8002ac6:	609a      	str	r2, [r3, #8]
 8002ac8:	60da      	str	r2, [r3, #12]
 8002aca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a18      	ldr	r2, [pc, #96]	@ (8002b34 <HAL_UART_MspInit+0x80>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d129      	bne.n	8002b2a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ad6:	4b18      	ldr	r3, [pc, #96]	@ (8002b38 <HAL_UART_MspInit+0x84>)
 8002ad8:	69db      	ldr	r3, [r3, #28]
 8002ada:	4a17      	ldr	r2, [pc, #92]	@ (8002b38 <HAL_UART_MspInit+0x84>)
 8002adc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ae0:	61d3      	str	r3, [r2, #28]
 8002ae2:	4b15      	ldr	r3, [pc, #84]	@ (8002b38 <HAL_UART_MspInit+0x84>)
 8002ae4:	69db      	ldr	r3, [r3, #28]
 8002ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aea:	613b      	str	r3, [r7, #16]
 8002aec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aee:	4b12      	ldr	r3, [pc, #72]	@ (8002b38 <HAL_UART_MspInit+0x84>)
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	4a11      	ldr	r2, [pc, #68]	@ (8002b38 <HAL_UART_MspInit+0x84>)
 8002af4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002af8:	6153      	str	r3, [r2, #20]
 8002afa:	4b0f      	ldr	r3, [pc, #60]	@ (8002b38 <HAL_UART_MspInit+0x84>)
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002b06:	f248 0304 	movw	r3, #32772	@ 0x8004
 8002b0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b14:	2303      	movs	r3, #3
 8002b16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b18:	2307      	movs	r3, #7
 8002b1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b1c:	f107 0314 	add.w	r3, r7, #20
 8002b20:	4619      	mov	r1, r3
 8002b22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b26:	f000 fb65 	bl	80031f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002b2a:	bf00      	nop
 8002b2c:	3728      	adds	r7, #40	@ 0x28
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40004400 	.word	0x40004400
 8002b38:	40021000 	.word	0x40021000

08002b3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002b3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b74 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b40:	f7ff ff30 	bl	80029a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b44:	480c      	ldr	r0, [pc, #48]	@ (8002b78 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b46:	490d      	ldr	r1, [pc, #52]	@ (8002b7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b48:	4a0d      	ldr	r2, [pc, #52]	@ (8002b80 <LoopForever+0xe>)
  movs r3, #0
 8002b4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b4c:	e002      	b.n	8002b54 <LoopCopyDataInit>

08002b4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b52:	3304      	adds	r3, #4

08002b54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b58:	d3f9      	bcc.n	8002b4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b5c:	4c0a      	ldr	r4, [pc, #40]	@ (8002b88 <LoopForever+0x16>)
  movs r3, #0
 8002b5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b60:	e001      	b.n	8002b66 <LoopFillZerobss>

08002b62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b64:	3204      	adds	r2, #4

08002b66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b68:	d3fb      	bcc.n	8002b62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b6a:	f003 fa47 	bl	8005ffc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b6e:	f7ff faf5 	bl	800215c <main>

08002b72 <LoopForever>:

LoopForever:
    b LoopForever
 8002b72:	e7fe      	b.n	8002b72 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002b74:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002b78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b7c:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8002b80:	08007bb8 	.word	0x08007bb8
  ldr r2, =_sbss
 8002b84:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8002b88:	200003f4 	.word	0x200003f4

08002b8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002b8c:	e7fe      	b.n	8002b8c <ADC1_2_IRQHandler>
	...

08002b90 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b94:	4b08      	ldr	r3, [pc, #32]	@ (8002bb8 <HAL_Init+0x28>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a07      	ldr	r2, [pc, #28]	@ (8002bb8 <HAL_Init+0x28>)
 8002b9a:	f043 0310 	orr.w	r3, r3, #16
 8002b9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ba0:	2003      	movs	r0, #3
 8002ba2:	f000 f94f 	bl	8002e44 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ba6:	2000      	movs	r0, #0
 8002ba8:	f000 f808 	bl	8002bbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bac:	f7ff fe46 	bl	800283c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40022000 	.word	0x40022000

08002bbc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bc4:	4b12      	ldr	r3, [pc, #72]	@ (8002c10 <HAL_InitTick+0x54>)
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	4b12      	ldr	r3, [pc, #72]	@ (8002c14 <HAL_InitTick+0x58>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	4619      	mov	r1, r3
 8002bce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f000 f967 	bl	8002eae <HAL_SYSTICK_Config>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e00e      	b.n	8002c08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2b0f      	cmp	r3, #15
 8002bee:	d80a      	bhi.n	8002c06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	6879      	ldr	r1, [r7, #4]
 8002bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf8:	f000 f92f 	bl	8002e5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bfc:	4a06      	ldr	r2, [pc, #24]	@ (8002c18 <HAL_InitTick+0x5c>)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002c02:	2300      	movs	r3, #0
 8002c04:	e000      	b.n	8002c08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	20000008 	.word	0x20000008
 8002c14:	20000010 	.word	0x20000010
 8002c18:	2000000c 	.word	0x2000000c

08002c1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c20:	4b06      	ldr	r3, [pc, #24]	@ (8002c3c <HAL_IncTick+0x20>)
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	461a      	mov	r2, r3
 8002c26:	4b06      	ldr	r3, [pc, #24]	@ (8002c40 <HAL_IncTick+0x24>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	4a04      	ldr	r2, [pc, #16]	@ (8002c40 <HAL_IncTick+0x24>)
 8002c2e:	6013      	str	r3, [r2, #0]
}
 8002c30:	bf00      	nop
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	20000010 	.word	0x20000010
 8002c40:	200002a8 	.word	0x200002a8

08002c44 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  return uwTick;  
 8002c48:	4b03      	ldr	r3, [pc, #12]	@ (8002c58 <HAL_GetTick+0x14>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	200002a8 	.word	0x200002a8

08002c5c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c64:	f7ff ffee 	bl	8002c44 <HAL_GetTick>
 8002c68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c74:	d005      	beq.n	8002c82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c76:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca0 <HAL_Delay+0x44>)
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	4413      	add	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002c82:	bf00      	nop
 8002c84:	f7ff ffde 	bl	8002c44 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d8f7      	bhi.n	8002c84 <HAL_Delay+0x28>
  {
  }
}
 8002c94:	bf00      	nop
 8002c96:	bf00      	nop
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	20000010 	.word	0x20000010

08002ca4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b085      	sub	sp, #20
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cba:	68ba      	ldr	r2, [r7, #8]
 8002cbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ccc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cd6:	4a04      	ldr	r2, [pc, #16]	@ (8002ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	60d3      	str	r3, [r2, #12]
}
 8002cdc:	bf00      	nop
 8002cde:	3714      	adds	r7, #20
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr
 8002ce8:	e000ed00 	.word	0xe000ed00

08002cec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cf0:	4b04      	ldr	r3, [pc, #16]	@ (8002d04 <__NVIC_GetPriorityGrouping+0x18>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	0a1b      	lsrs	r3, r3, #8
 8002cf6:	f003 0307 	and.w	r3, r3, #7
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr
 8002d04:	e000ed00 	.word	0xe000ed00

08002d08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	db0b      	blt.n	8002d32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d1a:	79fb      	ldrb	r3, [r7, #7]
 8002d1c:	f003 021f 	and.w	r2, r3, #31
 8002d20:	4907      	ldr	r1, [pc, #28]	@ (8002d40 <__NVIC_EnableIRQ+0x38>)
 8002d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d26:	095b      	lsrs	r3, r3, #5
 8002d28:	2001      	movs	r0, #1
 8002d2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	e000e100 	.word	0xe000e100

08002d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	6039      	str	r1, [r7, #0]
 8002d4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	db0a      	blt.n	8002d6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	b2da      	uxtb	r2, r3
 8002d5c:	490c      	ldr	r1, [pc, #48]	@ (8002d90 <__NVIC_SetPriority+0x4c>)
 8002d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d62:	0112      	lsls	r2, r2, #4
 8002d64:	b2d2      	uxtb	r2, r2
 8002d66:	440b      	add	r3, r1
 8002d68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d6c:	e00a      	b.n	8002d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	4908      	ldr	r1, [pc, #32]	@ (8002d94 <__NVIC_SetPriority+0x50>)
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	f003 030f 	and.w	r3, r3, #15
 8002d7a:	3b04      	subs	r3, #4
 8002d7c:	0112      	lsls	r2, r2, #4
 8002d7e:	b2d2      	uxtb	r2, r2
 8002d80:	440b      	add	r3, r1
 8002d82:	761a      	strb	r2, [r3, #24]
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr
 8002d90:	e000e100 	.word	0xe000e100
 8002d94:	e000ed00 	.word	0xe000ed00

08002d98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b089      	sub	sp, #36	@ 0x24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f003 0307 	and.w	r3, r3, #7
 8002daa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	f1c3 0307 	rsb	r3, r3, #7
 8002db2:	2b04      	cmp	r3, #4
 8002db4:	bf28      	it	cs
 8002db6:	2304      	movcs	r3, #4
 8002db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	3304      	adds	r3, #4
 8002dbe:	2b06      	cmp	r3, #6
 8002dc0:	d902      	bls.n	8002dc8 <NVIC_EncodePriority+0x30>
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	3b03      	subs	r3, #3
 8002dc6:	e000      	b.n	8002dca <NVIC_EncodePriority+0x32>
 8002dc8:	2300      	movs	r3, #0
 8002dca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	43da      	mvns	r2, r3
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	401a      	ands	r2, r3
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002de0:	f04f 31ff 	mov.w	r1, #4294967295
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dea:	43d9      	mvns	r1, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002df0:	4313      	orrs	r3, r2
         );
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3724      	adds	r7, #36	@ 0x24
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
	...

08002e00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e10:	d301      	bcc.n	8002e16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e12:	2301      	movs	r3, #1
 8002e14:	e00f      	b.n	8002e36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e16:	4a0a      	ldr	r2, [pc, #40]	@ (8002e40 <SysTick_Config+0x40>)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e1e:	210f      	movs	r1, #15
 8002e20:	f04f 30ff 	mov.w	r0, #4294967295
 8002e24:	f7ff ff8e 	bl	8002d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e28:	4b05      	ldr	r3, [pc, #20]	@ (8002e40 <SysTick_Config+0x40>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e2e:	4b04      	ldr	r3, [pc, #16]	@ (8002e40 <SysTick_Config+0x40>)
 8002e30:	2207      	movs	r2, #7
 8002e32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	e000e010 	.word	0xe000e010

08002e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f7ff ff29 	bl	8002ca4 <__NVIC_SetPriorityGrouping>
}
 8002e52:	bf00      	nop
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b086      	sub	sp, #24
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	4603      	mov	r3, r0
 8002e62:	60b9      	str	r1, [r7, #8]
 8002e64:	607a      	str	r2, [r7, #4]
 8002e66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e6c:	f7ff ff3e 	bl	8002cec <__NVIC_GetPriorityGrouping>
 8002e70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	68b9      	ldr	r1, [r7, #8]
 8002e76:	6978      	ldr	r0, [r7, #20]
 8002e78:	f7ff ff8e 	bl	8002d98 <NVIC_EncodePriority>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e82:	4611      	mov	r1, r2
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7ff ff5d 	bl	8002d44 <__NVIC_SetPriority>
}
 8002e8a:	bf00      	nop
 8002e8c:	3718      	adds	r7, #24
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b082      	sub	sp, #8
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	4603      	mov	r3, r0
 8002e9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff ff31 	bl	8002d08 <__NVIC_EnableIRQ>
}
 8002ea6:	bf00      	nop
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}

08002eae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eae:	b580      	push	{r7, lr}
 8002eb0:	b082      	sub	sp, #8
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f7ff ffa2 	bl	8002e00 <SysTick_Config>
 8002ebc:	4603      	mov	r3, r0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b084      	sub	sp, #16
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d101      	bne.n	8002edc <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e037      	b.n	8002f4c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2202      	movs	r2, #2
 8002ee0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002ef2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002ef6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002f00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	695b      	ldr	r3, [r3, #20]
 8002f12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	69db      	ldr	r3, [r3, #28]
 8002f1e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f20:	68fa      	ldr	r2, [r7, #12]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68fa      	ldr	r2, [r7, #12]
 8002f2c:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f000 f940 	bl	80031b4 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
 8002f60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f62:	2300      	movs	r3, #0
 8002f64:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d101      	bne.n	8002f74 <HAL_DMA_Start_IT+0x20>
 8002f70:	2302      	movs	r3, #2
 8002f72:	e04a      	b.n	800300a <HAL_DMA_Start_IT+0xb6>
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d13a      	bne.n	8002ffc <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2202      	movs	r2, #2
 8002f8a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f022 0201 	bic.w	r2, r2, #1
 8002fa2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	68b9      	ldr	r1, [r7, #8]
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f000 f8d4 	bl	8003158 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d008      	beq.n	8002fca <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f042 020e 	orr.w	r2, r2, #14
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	e00f      	b.n	8002fea <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f042 020a 	orr.w	r2, r2, #10
 8002fd8:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 0204 	bic.w	r2, r2, #4
 8002fe8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f042 0201 	orr.w	r2, r2, #1
 8002ff8:	601a      	str	r2, [r3, #0]
 8002ffa:	e005      	b.n	8003008 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003004:	2302      	movs	r3, #2
 8003006:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003008:	7dfb      	ldrb	r3, [r7, #23]
}
 800300a:	4618      	mov	r0, r3
 800300c:	3718      	adds	r7, #24
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b084      	sub	sp, #16
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302e:	2204      	movs	r2, #4
 8003030:	409a      	lsls	r2, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	4013      	ands	r3, r2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d024      	beq.n	8003084 <HAL_DMA_IRQHandler+0x72>
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	2b00      	cmp	r3, #0
 8003042:	d01f      	beq.n	8003084 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0320 	and.w	r3, r3, #32
 800304e:	2b00      	cmp	r3, #0
 8003050:	d107      	bne.n	8003062 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f022 0204 	bic.w	r2, r2, #4
 8003060:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800306a:	2104      	movs	r1, #4
 800306c:	fa01 f202 	lsl.w	r2, r1, r2
 8003070:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003076:	2b00      	cmp	r3, #0
 8003078:	d06a      	beq.n	8003150 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003082:	e065      	b.n	8003150 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003088:	2202      	movs	r2, #2
 800308a:	409a      	lsls	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	4013      	ands	r3, r2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d02c      	beq.n	80030ee <HAL_DMA_IRQHandler+0xdc>
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d027      	beq.n	80030ee <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0320 	and.w	r3, r3, #32
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d10b      	bne.n	80030c4 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f022 020a 	bic.w	r2, r2, #10
 80030ba:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030cc:	2102      	movs	r1, #2
 80030ce:	fa01 f202 	lsl.w	r2, r1, r2
 80030d2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d035      	beq.n	8003150 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80030ec:	e030      	b.n	8003150 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f2:	2208      	movs	r2, #8
 80030f4:	409a      	lsls	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d028      	beq.n	8003150 <HAL_DMA_IRQHandler+0x13e>
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	f003 0308 	and.w	r3, r3, #8
 8003104:	2b00      	cmp	r3, #0
 8003106:	d023      	beq.n	8003150 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f022 020e 	bic.w	r2, r2, #14
 8003116:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003120:	2101      	movs	r1, #1
 8003122:	fa01 f202 	lsl.w	r2, r1, r2
 8003126:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2201      	movs	r2, #1
 800312c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2201      	movs	r2, #1
 8003132:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003142:	2b00      	cmp	r3, #0
 8003144:	d004      	beq.n	8003150 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	4798      	blx	r3
    }
  }
}
 800314e:	e7ff      	b.n	8003150 <HAL_DMA_IRQHandler+0x13e>
 8003150:	bf00      	nop
 8003152:	3710      	adds	r7, #16
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}

08003158 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003158:	b480      	push	{r7}
 800315a:	b085      	sub	sp, #20
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
 8003164:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800316e:	2101      	movs	r1, #1
 8003170:	fa01 f202 	lsl.w	r2, r1, r2
 8003174:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	683a      	ldr	r2, [r7, #0]
 800317c:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	2b10      	cmp	r3, #16
 8003184:	d108      	bne.n	8003198 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68ba      	ldr	r2, [r7, #8]
 8003194:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003196:	e007      	b.n	80031a8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	68ba      	ldr	r2, [r7, #8]
 800319e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	60da      	str	r2, [r3, #12]
}
 80031a8:	bf00      	nop
 80031aa:	3714      	adds	r7, #20
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	461a      	mov	r2, r3
 80031c2:	4b09      	ldr	r3, [pc, #36]	@ (80031e8 <DMA_CalcBaseAndBitshift+0x34>)
 80031c4:	4413      	add	r3, r2
 80031c6:	4a09      	ldr	r2, [pc, #36]	@ (80031ec <DMA_CalcBaseAndBitshift+0x38>)
 80031c8:	fba2 2303 	umull	r2, r3, r2, r3
 80031cc:	091b      	lsrs	r3, r3, #4
 80031ce:	009a      	lsls	r2, r3, #2
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a06      	ldr	r2, [pc, #24]	@ (80031f0 <DMA_CalcBaseAndBitshift+0x3c>)
 80031d8:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 80031da:	bf00      	nop
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	bffdfff8 	.word	0xbffdfff8
 80031ec:	cccccccd 	.word	0xcccccccd
 80031f0:	40020000 	.word	0x40020000

080031f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b087      	sub	sp, #28
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003202:	e14e      	b.n	80034a2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	2101      	movs	r1, #1
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	fa01 f303 	lsl.w	r3, r1, r3
 8003210:	4013      	ands	r3, r2
 8003212:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2b00      	cmp	r3, #0
 8003218:	f000 8140 	beq.w	800349c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f003 0303 	and.w	r3, r3, #3
 8003224:	2b01      	cmp	r3, #1
 8003226:	d005      	beq.n	8003234 <HAL_GPIO_Init+0x40>
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f003 0303 	and.w	r3, r3, #3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d130      	bne.n	8003296 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	2203      	movs	r2, #3
 8003240:	fa02 f303 	lsl.w	r3, r2, r3
 8003244:	43db      	mvns	r3, r3
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	4013      	ands	r3, r2
 800324a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	4313      	orrs	r3, r2
 800325c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	693a      	ldr	r2, [r7, #16]
 8003262:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800326a:	2201      	movs	r2, #1
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	43db      	mvns	r3, r3
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	4013      	ands	r3, r2
 8003278:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	091b      	lsrs	r3, r3, #4
 8003280:	f003 0201 	and.w	r2, r3, #1
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	fa02 f303 	lsl.w	r3, r2, r3
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	4313      	orrs	r3, r2
 800328e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	2b03      	cmp	r3, #3
 80032a0:	d017      	beq.n	80032d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	2203      	movs	r2, #3
 80032ae:	fa02 f303 	lsl.w	r3, r2, r3
 80032b2:	43db      	mvns	r3, r3
 80032b4:	693a      	ldr	r2, [r7, #16]
 80032b6:	4013      	ands	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	689a      	ldr	r2, [r3, #8]
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	005b      	lsls	r3, r3, #1
 80032c2:	fa02 f303 	lsl.w	r3, r2, r3
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f003 0303 	and.w	r3, r3, #3
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d123      	bne.n	8003326 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	08da      	lsrs	r2, r3, #3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	3208      	adds	r2, #8
 80032e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	220f      	movs	r2, #15
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	43db      	mvns	r3, r3
 80032fc:	693a      	ldr	r2, [r7, #16]
 80032fe:	4013      	ands	r3, r2
 8003300:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	691a      	ldr	r2, [r3, #16]
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	4313      	orrs	r3, r2
 8003316:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	08da      	lsrs	r2, r3, #3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3208      	adds	r2, #8
 8003320:	6939      	ldr	r1, [r7, #16]
 8003322:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	2203      	movs	r2, #3
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	43db      	mvns	r3, r3
 8003338:	693a      	ldr	r2, [r7, #16]
 800333a:	4013      	ands	r3, r2
 800333c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f003 0203 	and.w	r2, r3, #3
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	fa02 f303 	lsl.w	r3, r2, r3
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	4313      	orrs	r3, r2
 8003352:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003362:	2b00      	cmp	r3, #0
 8003364:	f000 809a 	beq.w	800349c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003368:	4b55      	ldr	r3, [pc, #340]	@ (80034c0 <HAL_GPIO_Init+0x2cc>)
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	4a54      	ldr	r2, [pc, #336]	@ (80034c0 <HAL_GPIO_Init+0x2cc>)
 800336e:	f043 0301 	orr.w	r3, r3, #1
 8003372:	6193      	str	r3, [r2, #24]
 8003374:	4b52      	ldr	r3, [pc, #328]	@ (80034c0 <HAL_GPIO_Init+0x2cc>)
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	f003 0301 	and.w	r3, r3, #1
 800337c:	60bb      	str	r3, [r7, #8]
 800337e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003380:	4a50      	ldr	r2, [pc, #320]	@ (80034c4 <HAL_GPIO_Init+0x2d0>)
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	089b      	lsrs	r3, r3, #2
 8003386:	3302      	adds	r3, #2
 8003388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800338c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f003 0303 	and.w	r3, r3, #3
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	220f      	movs	r2, #15
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	43db      	mvns	r3, r3
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	4013      	ands	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80033aa:	d013      	beq.n	80033d4 <HAL_GPIO_Init+0x1e0>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a46      	ldr	r2, [pc, #280]	@ (80034c8 <HAL_GPIO_Init+0x2d4>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d00d      	beq.n	80033d0 <HAL_GPIO_Init+0x1dc>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a45      	ldr	r2, [pc, #276]	@ (80034cc <HAL_GPIO_Init+0x2d8>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d007      	beq.n	80033cc <HAL_GPIO_Init+0x1d8>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a44      	ldr	r2, [pc, #272]	@ (80034d0 <HAL_GPIO_Init+0x2dc>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d101      	bne.n	80033c8 <HAL_GPIO_Init+0x1d4>
 80033c4:	2303      	movs	r3, #3
 80033c6:	e006      	b.n	80033d6 <HAL_GPIO_Init+0x1e2>
 80033c8:	2305      	movs	r3, #5
 80033ca:	e004      	b.n	80033d6 <HAL_GPIO_Init+0x1e2>
 80033cc:	2302      	movs	r3, #2
 80033ce:	e002      	b.n	80033d6 <HAL_GPIO_Init+0x1e2>
 80033d0:	2301      	movs	r3, #1
 80033d2:	e000      	b.n	80033d6 <HAL_GPIO_Init+0x1e2>
 80033d4:	2300      	movs	r3, #0
 80033d6:	697a      	ldr	r2, [r7, #20]
 80033d8:	f002 0203 	and.w	r2, r2, #3
 80033dc:	0092      	lsls	r2, r2, #2
 80033de:	4093      	lsls	r3, r2
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80033e6:	4937      	ldr	r1, [pc, #220]	@ (80034c4 <HAL_GPIO_Init+0x2d0>)
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	089b      	lsrs	r3, r3, #2
 80033ec:	3302      	adds	r3, #2
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033f4:	4b37      	ldr	r3, [pc, #220]	@ (80034d4 <HAL_GPIO_Init+0x2e0>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	43db      	mvns	r3, r3
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	4013      	ands	r3, r2
 8003402:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d003      	beq.n	8003418 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	4313      	orrs	r3, r2
 8003416:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003418:	4a2e      	ldr	r2, [pc, #184]	@ (80034d4 <HAL_GPIO_Init+0x2e0>)
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800341e:	4b2d      	ldr	r3, [pc, #180]	@ (80034d4 <HAL_GPIO_Init+0x2e0>)
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	43db      	mvns	r3, r3
 8003428:	693a      	ldr	r2, [r7, #16]
 800342a:	4013      	ands	r3, r2
 800342c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d003      	beq.n	8003442 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	4313      	orrs	r3, r2
 8003440:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003442:	4a24      	ldr	r2, [pc, #144]	@ (80034d4 <HAL_GPIO_Init+0x2e0>)
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003448:	4b22      	ldr	r3, [pc, #136]	@ (80034d4 <HAL_GPIO_Init+0x2e0>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	43db      	mvns	r3, r3
 8003452:	693a      	ldr	r2, [r7, #16]
 8003454:	4013      	ands	r3, r2
 8003456:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d003      	beq.n	800346c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	4313      	orrs	r3, r2
 800346a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800346c:	4a19      	ldr	r2, [pc, #100]	@ (80034d4 <HAL_GPIO_Init+0x2e0>)
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003472:	4b18      	ldr	r3, [pc, #96]	@ (80034d4 <HAL_GPIO_Init+0x2e0>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	43db      	mvns	r3, r3
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	4013      	ands	r3, r2
 8003480:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	4313      	orrs	r3, r2
 8003494:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003496:	4a0f      	ldr	r2, [pc, #60]	@ (80034d4 <HAL_GPIO_Init+0x2e0>)
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	3301      	adds	r3, #1
 80034a0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	fa22 f303 	lsr.w	r3, r2, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f47f aea9 	bne.w	8003204 <HAL_GPIO_Init+0x10>
  }
}
 80034b2:	bf00      	nop
 80034b4:	bf00      	nop
 80034b6:	371c      	adds	r7, #28
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr
 80034c0:	40021000 	.word	0x40021000
 80034c4:	40010000 	.word	0x40010000
 80034c8:	48000400 	.word	0x48000400
 80034cc:	48000800 	.word	0x48000800
 80034d0:	48000c00 	.word	0x48000c00
 80034d4:	40010400 	.word	0x40010400

080034d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	807b      	strh	r3, [r7, #2]
 80034e4:	4613      	mov	r3, r2
 80034e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034e8:	787b      	ldrb	r3, [r7, #1]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80034ee:	887a      	ldrh	r2, [r7, #2]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80034f4:	e002      	b.n	80034fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80034f6:	887a      	ldrh	r2, [r7, #2]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003508:	b480      	push	{r7}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	460b      	mov	r3, r1
 8003512:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800351a:	887a      	ldrh	r2, [r7, #2]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	4013      	ands	r3, r2
 8003520:	041a      	lsls	r2, r3, #16
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	43d9      	mvns	r1, r3
 8003526:	887b      	ldrh	r3, [r7, #2]
 8003528:	400b      	ands	r3, r1
 800352a:	431a      	orrs	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	619a      	str	r2, [r3, #24]
}
 8003530:	bf00      	nop
 8003532:	3714      	adds	r7, #20
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	4603      	mov	r3, r0
 8003544:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003546:	4b08      	ldr	r3, [pc, #32]	@ (8003568 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003548:	695a      	ldr	r2, [r3, #20]
 800354a:	88fb      	ldrh	r3, [r7, #6]
 800354c:	4013      	ands	r3, r2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d006      	beq.n	8003560 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003552:	4a05      	ldr	r2, [pc, #20]	@ (8003568 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003554:	88fb      	ldrh	r3, [r7, #6]
 8003556:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003558:	88fb      	ldrh	r3, [r7, #6]
 800355a:	4618      	mov	r0, r3
 800355c:	f7ff f89e 	bl	800269c <HAL_GPIO_EXTI_Callback>
  }
}
 8003560:	bf00      	nop
 8003562:	3708      	adds	r7, #8
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	40010400 	.word	0x40010400

0800356c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e08d      	b.n	800369a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d106      	bne.n	8003598 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7fe fd3c 	bl	8002010 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2224      	movs	r2, #36	@ 0x24
 800359c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f022 0201 	bic.w	r2, r2, #1
 80035ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685a      	ldr	r2, [r3, #4]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80035bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689a      	ldr	r2, [r3, #8]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d107      	bne.n	80035e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	689a      	ldr	r2, [r3, #8]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035e2:	609a      	str	r2, [r3, #8]
 80035e4:	e006      	b.n	80035f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	689a      	ldr	r2, [r3, #8]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80035f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d108      	bne.n	800360e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	685a      	ldr	r2, [r3, #4]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800360a:	605a      	str	r2, [r3, #4]
 800360c:	e007      	b.n	800361e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	685a      	ldr	r2, [r3, #4]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800361c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	687a      	ldr	r2, [r7, #4]
 8003626:	6812      	ldr	r2, [r2, #0]
 8003628:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800362c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003630:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68da      	ldr	r2, [r3, #12]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003640:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	691a      	ldr	r2, [r3, #16]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	695b      	ldr	r3, [r3, #20]
 800364a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	430a      	orrs	r2, r1
 800365a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	69d9      	ldr	r1, [r3, #28]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a1a      	ldr	r2, [r3, #32]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	430a      	orrs	r2, r1
 800366a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f042 0201 	orr.w	r2, r2, #1
 800367a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2220      	movs	r2, #32
 8003686:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3708      	adds	r7, #8
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80036a2:	b480      	push	{r7}
 80036a4:	b083      	sub	sp, #12
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]
 80036aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	2b20      	cmp	r3, #32
 80036b6:	d138      	bne.n	800372a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d101      	bne.n	80036c6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80036c2:	2302      	movs	r3, #2
 80036c4:	e032      	b.n	800372c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2224      	movs	r2, #36	@ 0x24
 80036d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f022 0201 	bic.w	r2, r2, #1
 80036e4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80036f4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	6819      	ldr	r1, [r3, #0]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	430a      	orrs	r2, r1
 8003704:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f042 0201 	orr.w	r2, r2, #1
 8003714:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2220      	movs	r2, #32
 800371a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003726:	2300      	movs	r3, #0
 8003728:	e000      	b.n	800372c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800372a:	2302      	movs	r3, #2
  }
}
 800372c:	4618      	mov	r0, r3
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003738:	b480      	push	{r7}
 800373a:	b085      	sub	sp, #20
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2b20      	cmp	r3, #32
 800374c:	d139      	bne.n	80037c2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003754:	2b01      	cmp	r3, #1
 8003756:	d101      	bne.n	800375c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003758:	2302      	movs	r3, #2
 800375a:	e033      	b.n	80037c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2224      	movs	r2, #36	@ 0x24
 8003768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0201 	bic.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800378a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	021b      	lsls	r3, r3, #8
 8003790:	68fa      	ldr	r2, [r7, #12]
 8003792:	4313      	orrs	r3, r2
 8003794:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f042 0201 	orr.w	r2, r2, #1
 80037ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2220      	movs	r2, #32
 80037b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80037be:	2300      	movs	r3, #0
 80037c0:	e000      	b.n	80037c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80037c2:	2302      	movs	r3, #2
  }
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3714      	adds	r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037e0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d102      	bne.n	80037f6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	f000 bff4 	b.w	80047de <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 816d 	beq.w	8003ae6 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800380c:	4bb4      	ldr	r3, [pc, #720]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f003 030c 	and.w	r3, r3, #12
 8003814:	2b04      	cmp	r3, #4
 8003816:	d00c      	beq.n	8003832 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003818:	4bb1      	ldr	r3, [pc, #708]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f003 030c 	and.w	r3, r3, #12
 8003820:	2b08      	cmp	r3, #8
 8003822:	d157      	bne.n	80038d4 <HAL_RCC_OscConfig+0x104>
 8003824:	4bae      	ldr	r3, [pc, #696]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800382c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003830:	d150      	bne.n	80038d4 <HAL_RCC_OscConfig+0x104>
 8003832:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003836:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800383e:	fa93 f3a3 	rbit	r3, r3
 8003842:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003846:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800384a:	fab3 f383 	clz	r3, r3
 800384e:	b2db      	uxtb	r3, r3
 8003850:	2b3f      	cmp	r3, #63	@ 0x3f
 8003852:	d802      	bhi.n	800385a <HAL_RCC_OscConfig+0x8a>
 8003854:	4ba2      	ldr	r3, [pc, #648]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	e015      	b.n	8003886 <HAL_RCC_OscConfig+0xb6>
 800385a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800385e:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003862:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8003866:	fa93 f3a3 	rbit	r3, r3
 800386a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800386e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003872:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003876:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800387a:	fa93 f3a3 	rbit	r3, r3
 800387e:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8003882:	4b97      	ldr	r3, [pc, #604]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003886:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800388a:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800388e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003892:	fa92 f2a2 	rbit	r2, r2
 8003896:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800389a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800389e:	fab2 f282 	clz	r2, r2
 80038a2:	b2d2      	uxtb	r2, r2
 80038a4:	f042 0220 	orr.w	r2, r2, #32
 80038a8:	b2d2      	uxtb	r2, r2
 80038aa:	f002 021f 	and.w	r2, r2, #31
 80038ae:	2101      	movs	r1, #1
 80038b0:	fa01 f202 	lsl.w	r2, r1, r2
 80038b4:	4013      	ands	r3, r2
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f000 8114 	beq.w	8003ae4 <HAL_RCC_OscConfig+0x314>
 80038bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	f040 810b 	bne.w	8003ae4 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	f000 bf85 	b.w	80047de <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038d8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038e4:	d106      	bne.n	80038f4 <HAL_RCC_OscConfig+0x124>
 80038e6:	4b7e      	ldr	r3, [pc, #504]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a7d      	ldr	r2, [pc, #500]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 80038ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038f0:	6013      	str	r3, [r2, #0]
 80038f2:	e036      	b.n	8003962 <HAL_RCC_OscConfig+0x192>
 80038f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d10c      	bne.n	800391e <HAL_RCC_OscConfig+0x14e>
 8003904:	4b76      	ldr	r3, [pc, #472]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a75      	ldr	r2, [pc, #468]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 800390a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800390e:	6013      	str	r3, [r2, #0]
 8003910:	4b73      	ldr	r3, [pc, #460]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a72      	ldr	r2, [pc, #456]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003916:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800391a:	6013      	str	r3, [r2, #0]
 800391c:	e021      	b.n	8003962 <HAL_RCC_OscConfig+0x192>
 800391e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003922:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800392e:	d10c      	bne.n	800394a <HAL_RCC_OscConfig+0x17a>
 8003930:	4b6b      	ldr	r3, [pc, #428]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a6a      	ldr	r2, [pc, #424]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003936:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800393a:	6013      	str	r3, [r2, #0]
 800393c:	4b68      	ldr	r3, [pc, #416]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a67      	ldr	r2, [pc, #412]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003942:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003946:	6013      	str	r3, [r2, #0]
 8003948:	e00b      	b.n	8003962 <HAL_RCC_OscConfig+0x192>
 800394a:	4b65      	ldr	r3, [pc, #404]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a64      	ldr	r2, [pc, #400]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003950:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003954:	6013      	str	r3, [r2, #0]
 8003956:	4b62      	ldr	r3, [pc, #392]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a61      	ldr	r2, [pc, #388]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 800395c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003960:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003962:	4b5f      	ldr	r3, [pc, #380]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003966:	f023 020f 	bic.w	r2, r3, #15
 800396a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800396e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	495a      	ldr	r1, [pc, #360]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003978:	4313      	orrs	r3, r2
 800397a:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800397c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003980:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d054      	beq.n	8003a36 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398c:	f7ff f95a 	bl	8002c44 <HAL_GetTick>
 8003990:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003994:	e00a      	b.n	80039ac <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003996:	f7ff f955 	bl	8002c44 <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b64      	cmp	r3, #100	@ 0x64
 80039a4:	d902      	bls.n	80039ac <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	f000 bf19 	b.w	80047de <HAL_RCC_OscConfig+0x100e>
 80039ac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80039b0:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80039b8:	fa93 f3a3 	rbit	r3, r3
 80039bc:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80039c0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039c4:	fab3 f383 	clz	r3, r3
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	2b3f      	cmp	r3, #63	@ 0x3f
 80039cc:	d802      	bhi.n	80039d4 <HAL_RCC_OscConfig+0x204>
 80039ce:	4b44      	ldr	r3, [pc, #272]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	e015      	b.n	8003a00 <HAL_RCC_OscConfig+0x230>
 80039d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80039d8:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039dc:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80039e0:	fa93 f3a3 	rbit	r3, r3
 80039e4:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80039e8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80039ec:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80039f0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80039f4:	fa93 f3a3 	rbit	r3, r3
 80039f8:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80039fc:	4b38      	ldr	r3, [pc, #224]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 80039fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a00:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003a04:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003a08:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003a0c:	fa92 f2a2 	rbit	r2, r2
 8003a10:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003a14:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003a18:	fab2 f282 	clz	r2, r2
 8003a1c:	b2d2      	uxtb	r2, r2
 8003a1e:	f042 0220 	orr.w	r2, r2, #32
 8003a22:	b2d2      	uxtb	r2, r2
 8003a24:	f002 021f 	and.w	r2, r2, #31
 8003a28:	2101      	movs	r1, #1
 8003a2a:	fa01 f202 	lsl.w	r2, r1, r2
 8003a2e:	4013      	ands	r3, r2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d0b0      	beq.n	8003996 <HAL_RCC_OscConfig+0x1c6>
 8003a34:	e057      	b.n	8003ae6 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a36:	f7ff f905 	bl	8002c44 <HAL_GetTick>
 8003a3a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a3e:	e00a      	b.n	8003a56 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a40:	f7ff f900 	bl	8002c44 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	2b64      	cmp	r3, #100	@ 0x64
 8003a4e:	d902      	bls.n	8003a56 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	f000 bec4 	b.w	80047de <HAL_RCC_OscConfig+0x100e>
 8003a56:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a5a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a5e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8003a62:	fa93 f3a3 	rbit	r3, r3
 8003a66:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8003a6a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a6e:	fab3 f383 	clz	r3, r3
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	2b3f      	cmp	r3, #63	@ 0x3f
 8003a76:	d802      	bhi.n	8003a7e <HAL_RCC_OscConfig+0x2ae>
 8003a78:	4b19      	ldr	r3, [pc, #100]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	e015      	b.n	8003aaa <HAL_RCC_OscConfig+0x2da>
 8003a7e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a82:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a86:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003a8a:	fa93 f3a3 	rbit	r3, r3
 8003a8e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003a92:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a96:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003a9a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003a9e:	fa93 f3a3 	rbit	r3, r3
 8003aa2:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8003ae0 <HAL_RCC_OscConfig+0x310>)
 8003aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aaa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003aae:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8003ab2:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003ab6:	fa92 f2a2 	rbit	r2, r2
 8003aba:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8003abe:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8003ac2:	fab2 f282 	clz	r2, r2
 8003ac6:	b2d2      	uxtb	r2, r2
 8003ac8:	f042 0220 	orr.w	r2, r2, #32
 8003acc:	b2d2      	uxtb	r2, r2
 8003ace:	f002 021f 	and.w	r2, r2, #31
 8003ad2:	2101      	movs	r1, #1
 8003ad4:	fa01 f202 	lsl.w	r2, r1, r2
 8003ad8:	4013      	ands	r3, r2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1b0      	bne.n	8003a40 <HAL_RCC_OscConfig+0x270>
 8003ade:	e002      	b.n	8003ae6 <HAL_RCC_OscConfig+0x316>
 8003ae0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ae4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ae6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0302 	and.w	r3, r3, #2
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	f000 816c 	beq.w	8003dd4 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003afc:	4bcc      	ldr	r3, [pc, #816]	@ (8003e30 <HAL_RCC_OscConfig+0x660>)
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f003 030c 	and.w	r3, r3, #12
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00b      	beq.n	8003b20 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003b08:	4bc9      	ldr	r3, [pc, #804]	@ (8003e30 <HAL_RCC_OscConfig+0x660>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f003 030c 	and.w	r3, r3, #12
 8003b10:	2b08      	cmp	r3, #8
 8003b12:	d16d      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x420>
 8003b14:	4bc6      	ldr	r3, [pc, #792]	@ (8003e30 <HAL_RCC_OscConfig+0x660>)
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d167      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x420>
 8003b20:	2302      	movs	r3, #2
 8003b22:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b26:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8003b2a:	fa93 f3a3 	rbit	r3, r3
 8003b2e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8003b32:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b36:	fab3 f383 	clz	r3, r3
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b3e:	d802      	bhi.n	8003b46 <HAL_RCC_OscConfig+0x376>
 8003b40:	4bbb      	ldr	r3, [pc, #748]	@ (8003e30 <HAL_RCC_OscConfig+0x660>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	e013      	b.n	8003b6e <HAL_RCC_OscConfig+0x39e>
 8003b46:	2302      	movs	r3, #2
 8003b48:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b4c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8003b50:	fa93 f3a3 	rbit	r3, r3
 8003b54:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003b58:	2302      	movs	r3, #2
 8003b5a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003b5e:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8003b62:	fa93 f3a3 	rbit	r3, r3
 8003b66:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003b6a:	4bb1      	ldr	r3, [pc, #708]	@ (8003e30 <HAL_RCC_OscConfig+0x660>)
 8003b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003b74:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003b78:	fa92 f2a2 	rbit	r2, r2
 8003b7c:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003b80:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003b84:	fab2 f282 	clz	r2, r2
 8003b88:	b2d2      	uxtb	r2, r2
 8003b8a:	f042 0220 	orr.w	r2, r2, #32
 8003b8e:	b2d2      	uxtb	r2, r2
 8003b90:	f002 021f 	and.w	r2, r2, #31
 8003b94:	2101      	movs	r1, #1
 8003b96:	fa01 f202 	lsl.w	r2, r1, r2
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d00a      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x3e6>
 8003ba0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ba4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	691b      	ldr	r3, [r3, #16]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d002      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	f000 be14 	b.w	80047de <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bb6:	4b9e      	ldr	r3, [pc, #632]	@ (8003e30 <HAL_RCC_OscConfig+0x660>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bc2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	695b      	ldr	r3, [r3, #20]
 8003bca:	21f8      	movs	r1, #248	@ 0xf8
 8003bcc:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bd0:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003bd4:	fa91 f1a1 	rbit	r1, r1
 8003bd8:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003bdc:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003be0:	fab1 f181 	clz	r1, r1
 8003be4:	b2c9      	uxtb	r1, r1
 8003be6:	408b      	lsls	r3, r1
 8003be8:	4991      	ldr	r1, [pc, #580]	@ (8003e30 <HAL_RCC_OscConfig+0x660>)
 8003bea:	4313      	orrs	r3, r2
 8003bec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bee:	e0f1      	b.n	8003dd4 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bf4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	691b      	ldr	r3, [r3, #16]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	f000 8083 	beq.w	8003d08 <HAL_RCC_OscConfig+0x538>
 8003c02:	2301      	movs	r3, #1
 8003c04:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c08:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003c0c:	fa93 f3a3 	rbit	r3, r3
 8003c10:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003c14:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c18:	fab3 f383 	clz	r3, r3
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003c22:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	461a      	mov	r2, r3
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c2e:	f7ff f809 	bl	8002c44 <HAL_GetTick>
 8003c32:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c36:	e00a      	b.n	8003c4e <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c38:	f7ff f804 	bl	8002c44 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d902      	bls.n	8003c4e <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	f000 bdc8 	b.w	80047de <HAL_RCC_OscConfig+0x100e>
 8003c4e:	2302      	movs	r3, #2
 8003c50:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c54:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003c58:	fa93 f3a3 	rbit	r3, r3
 8003c5c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003c60:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c64:	fab3 f383 	clz	r3, r3
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	2b3f      	cmp	r3, #63	@ 0x3f
 8003c6c:	d802      	bhi.n	8003c74 <HAL_RCC_OscConfig+0x4a4>
 8003c6e:	4b70      	ldr	r3, [pc, #448]	@ (8003e30 <HAL_RCC_OscConfig+0x660>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	e013      	b.n	8003c9c <HAL_RCC_OscConfig+0x4cc>
 8003c74:	2302      	movs	r3, #2
 8003c76:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c7a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003c7e:	fa93 f3a3 	rbit	r3, r3
 8003c82:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003c86:	2302      	movs	r3, #2
 8003c88:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003c8c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003c90:	fa93 f3a3 	rbit	r3, r3
 8003c94:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003c98:	4b65      	ldr	r3, [pc, #404]	@ (8003e30 <HAL_RCC_OscConfig+0x660>)
 8003c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9c:	2202      	movs	r2, #2
 8003c9e:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003ca2:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003ca6:	fa92 f2a2 	rbit	r2, r2
 8003caa:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003cae:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003cb2:	fab2 f282 	clz	r2, r2
 8003cb6:	b2d2      	uxtb	r2, r2
 8003cb8:	f042 0220 	orr.w	r2, r2, #32
 8003cbc:	b2d2      	uxtb	r2, r2
 8003cbe:	f002 021f 	and.w	r2, r2, #31
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	fa01 f202 	lsl.w	r2, r1, r2
 8003cc8:	4013      	ands	r3, r2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d0b4      	beq.n	8003c38 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cce:	4b58      	ldr	r3, [pc, #352]	@ (8003e30 <HAL_RCC_OscConfig+0x660>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	21f8      	movs	r1, #248	@ 0xf8
 8003ce4:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce8:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003cec:	fa91 f1a1 	rbit	r1, r1
 8003cf0:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003cf4:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003cf8:	fab1 f181 	clz	r1, r1
 8003cfc:	b2c9      	uxtb	r1, r1
 8003cfe:	408b      	lsls	r3, r1
 8003d00:	494b      	ldr	r1, [pc, #300]	@ (8003e30 <HAL_RCC_OscConfig+0x660>)
 8003d02:	4313      	orrs	r3, r2
 8003d04:	600b      	str	r3, [r1, #0]
 8003d06:	e065      	b.n	8003dd4 <HAL_RCC_OscConfig+0x604>
 8003d08:	2301      	movs	r3, #1
 8003d0a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d0e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003d12:	fa93 f3a3 	rbit	r3, r3
 8003d16:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003d1a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d1e:	fab3 f383 	clz	r3, r3
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003d28:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	461a      	mov	r2, r3
 8003d30:	2300      	movs	r3, #0
 8003d32:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d34:	f7fe ff86 	bl	8002c44 <HAL_GetTick>
 8003d38:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d3c:	e00a      	b.n	8003d54 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d3e:	f7fe ff81 	bl	8002c44 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d902      	bls.n	8003d54 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	f000 bd45 	b.w	80047de <HAL_RCC_OscConfig+0x100e>
 8003d54:	2302      	movs	r3, #2
 8003d56:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d5a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003d5e:	fa93 f3a3 	rbit	r3, r3
 8003d62:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003d66:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d6a:	fab3 f383 	clz	r3, r3
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d72:	d802      	bhi.n	8003d7a <HAL_RCC_OscConfig+0x5aa>
 8003d74:	4b2e      	ldr	r3, [pc, #184]	@ (8003e30 <HAL_RCC_OscConfig+0x660>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	e013      	b.n	8003da2 <HAL_RCC_OscConfig+0x5d2>
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d80:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003d84:	fa93 f3a3 	rbit	r3, r3
 8003d88:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003d92:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003d96:	fa93 f3a3 	rbit	r3, r3
 8003d9a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003d9e:	4b24      	ldr	r3, [pc, #144]	@ (8003e30 <HAL_RCC_OscConfig+0x660>)
 8003da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da2:	2202      	movs	r2, #2
 8003da4:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003da8:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003dac:	fa92 f2a2 	rbit	r2, r2
 8003db0:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003db4:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003db8:	fab2 f282 	clz	r2, r2
 8003dbc:	b2d2      	uxtb	r2, r2
 8003dbe:	f042 0220 	orr.w	r2, r2, #32
 8003dc2:	b2d2      	uxtb	r2, r2
 8003dc4:	f002 021f 	and.w	r2, r2, #31
 8003dc8:	2101      	movs	r1, #1
 8003dca:	fa01 f202 	lsl.w	r2, r1, r2
 8003dce:	4013      	ands	r3, r2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d1b4      	bne.n	8003d3e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dd8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0308 	and.w	r3, r3, #8
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f000 8115 	beq.w	8004014 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d07e      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x728>
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e00:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003e04:	fa93 f3a3 	rbit	r3, r3
 8003e08:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003e0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e10:	fab3 f383 	clz	r3, r3
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	461a      	mov	r2, r3
 8003e18:	4b06      	ldr	r3, [pc, #24]	@ (8003e34 <HAL_RCC_OscConfig+0x664>)
 8003e1a:	4413      	add	r3, r2
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	461a      	mov	r2, r3
 8003e20:	2301      	movs	r3, #1
 8003e22:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e24:	f7fe ff0e 	bl	8002c44 <HAL_GetTick>
 8003e28:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e2c:	e00f      	b.n	8003e4e <HAL_RCC_OscConfig+0x67e>
 8003e2e:	bf00      	nop
 8003e30:	40021000 	.word	0x40021000
 8003e34:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e38:	f7fe ff04 	bl	8002c44 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d902      	bls.n	8003e4e <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	f000 bcc8 	b.w	80047de <HAL_RCC_OscConfig+0x100e>
 8003e4e:	2302      	movs	r3, #2
 8003e50:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e54:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003e58:	fa93 f3a3 	rbit	r3, r3
 8003e5c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003e60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e64:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003e68:	2202      	movs	r2, #2
 8003e6a:	601a      	str	r2, [r3, #0]
 8003e6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e70:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	fa93 f2a3 	rbit	r2, r3
 8003e7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e7e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003e82:	601a      	str	r2, [r3, #0]
 8003e84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	601a      	str	r2, [r3, #0]
 8003e90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	fa93 f2a3 	rbit	r2, r3
 8003e9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ea2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003ea6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ea8:	4bb0      	ldr	r3, [pc, #704]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 8003eaa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003eac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eb0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003eb4:	2102      	movs	r1, #2
 8003eb6:	6019      	str	r1, [r3, #0]
 8003eb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ebc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	fa93 f1a3 	rbit	r1, r3
 8003ec6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eca:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003ece:	6019      	str	r1, [r3, #0]
  return result;
 8003ed0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ed4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	fab3 f383 	clz	r3, r3
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	f003 031f 	and.w	r3, r3, #31
 8003eea:	2101      	movs	r1, #1
 8003eec:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0a0      	beq.n	8003e38 <HAL_RCC_OscConfig+0x668>
 8003ef6:	e08d      	b.n	8004014 <HAL_RCC_OscConfig+0x844>
 8003ef8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003efc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003f00:	2201      	movs	r2, #1
 8003f02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f08:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	fa93 f2a3 	rbit	r2, r3
 8003f12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f16:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003f1a:	601a      	str	r2, [r3, #0]
  return result;
 8003f1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f20:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003f24:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f26:	fab3 f383 	clz	r3, r3
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	4b90      	ldr	r3, [pc, #576]	@ (8004170 <HAL_RCC_OscConfig+0x9a0>)
 8003f30:	4413      	add	r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	461a      	mov	r2, r3
 8003f36:	2300      	movs	r3, #0
 8003f38:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f3a:	f7fe fe83 	bl	8002c44 <HAL_GetTick>
 8003f3e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f42:	e00a      	b.n	8003f5a <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f44:	f7fe fe7e 	bl	8002c44 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d902      	bls.n	8003f5a <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	f000 bc42 	b.w	80047de <HAL_RCC_OscConfig+0x100e>
 8003f5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f5e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003f62:	2202      	movs	r2, #2
 8003f64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f6a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	fa93 f2a3 	rbit	r2, r3
 8003f74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f78:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003f7c:	601a      	str	r2, [r3, #0]
 8003f7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f82:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003f86:	2202      	movs	r2, #2
 8003f88:	601a      	str	r2, [r3, #0]
 8003f8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f8e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	fa93 f2a3 	rbit	r2, r3
 8003f98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f9c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003fa0:	601a      	str	r2, [r3, #0]
 8003fa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fa6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003faa:	2202      	movs	r2, #2
 8003fac:	601a      	str	r2, [r3, #0]
 8003fae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fb2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	fa93 f2a3 	rbit	r2, r3
 8003fbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fc0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003fc4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fc6:	4b69      	ldr	r3, [pc, #420]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 8003fc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003fca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fce:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003fd2:	2102      	movs	r1, #2
 8003fd4:	6019      	str	r1, [r3, #0]
 8003fd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fda:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	fa93 f1a3 	rbit	r1, r3
 8003fe4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fe8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003fec:	6019      	str	r1, [r3, #0]
  return result;
 8003fee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ff2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	fab3 f383 	clz	r3, r3
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004002:	b2db      	uxtb	r3, r3
 8004004:	f003 031f 	and.w	r3, r3, #31
 8004008:	2101      	movs	r1, #1
 800400a:	fa01 f303 	lsl.w	r3, r1, r3
 800400e:	4013      	ands	r3, r2
 8004010:	2b00      	cmp	r3, #0
 8004012:	d197      	bne.n	8003f44 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004014:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004018:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0304 	and.w	r3, r3, #4
 8004024:	2b00      	cmp	r3, #0
 8004026:	f000 819e 	beq.w	8004366 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800402a:	2300      	movs	r3, #0
 800402c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004030:	4b4e      	ldr	r3, [pc, #312]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 8004032:	69db      	ldr	r3, [r3, #28]
 8004034:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d116      	bne.n	800406a <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800403c:	4b4b      	ldr	r3, [pc, #300]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 800403e:	69db      	ldr	r3, [r3, #28]
 8004040:	4a4a      	ldr	r2, [pc, #296]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 8004042:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004046:	61d3      	str	r3, [r2, #28]
 8004048:	4b48      	ldr	r3, [pc, #288]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 800404a:	69db      	ldr	r3, [r3, #28]
 800404c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8004050:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004054:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8004058:	601a      	str	r2, [r3, #0]
 800405a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800405e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8004062:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004064:	2301      	movs	r3, #1
 8004066:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800406a:	4b42      	ldr	r3, [pc, #264]	@ (8004174 <HAL_RCC_OscConfig+0x9a4>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004072:	2b00      	cmp	r3, #0
 8004074:	d11a      	bne.n	80040ac <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004076:	4b3f      	ldr	r3, [pc, #252]	@ (8004174 <HAL_RCC_OscConfig+0x9a4>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a3e      	ldr	r2, [pc, #248]	@ (8004174 <HAL_RCC_OscConfig+0x9a4>)
 800407c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004080:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004082:	f7fe fddf 	bl	8002c44 <HAL_GetTick>
 8004086:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800408a:	e009      	b.n	80040a0 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800408c:	f7fe fdda 	bl	8002c44 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	2b64      	cmp	r3, #100	@ 0x64
 800409a:	d901      	bls.n	80040a0 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 800409c:	2303      	movs	r3, #3
 800409e:	e39e      	b.n	80047de <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a0:	4b34      	ldr	r3, [pc, #208]	@ (8004174 <HAL_RCC_OscConfig+0x9a4>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d0ef      	beq.n	800408c <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040b0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d106      	bne.n	80040ca <HAL_RCC_OscConfig+0x8fa>
 80040bc:	4b2b      	ldr	r3, [pc, #172]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 80040be:	6a1b      	ldr	r3, [r3, #32]
 80040c0:	4a2a      	ldr	r2, [pc, #168]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 80040c2:	f043 0301 	orr.w	r3, r3, #1
 80040c6:	6213      	str	r3, [r2, #32]
 80040c8:	e035      	b.n	8004136 <HAL_RCC_OscConfig+0x966>
 80040ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d10c      	bne.n	80040f4 <HAL_RCC_OscConfig+0x924>
 80040da:	4b24      	ldr	r3, [pc, #144]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 80040dc:	6a1b      	ldr	r3, [r3, #32]
 80040de:	4a23      	ldr	r2, [pc, #140]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 80040e0:	f023 0301 	bic.w	r3, r3, #1
 80040e4:	6213      	str	r3, [r2, #32]
 80040e6:	4b21      	ldr	r3, [pc, #132]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 80040e8:	6a1b      	ldr	r3, [r3, #32]
 80040ea:	4a20      	ldr	r2, [pc, #128]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 80040ec:	f023 0304 	bic.w	r3, r3, #4
 80040f0:	6213      	str	r3, [r2, #32]
 80040f2:	e020      	b.n	8004136 <HAL_RCC_OscConfig+0x966>
 80040f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	2b05      	cmp	r3, #5
 8004102:	d10c      	bne.n	800411e <HAL_RCC_OscConfig+0x94e>
 8004104:	4b19      	ldr	r3, [pc, #100]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	4a18      	ldr	r2, [pc, #96]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 800410a:	f043 0304 	orr.w	r3, r3, #4
 800410e:	6213      	str	r3, [r2, #32]
 8004110:	4b16      	ldr	r3, [pc, #88]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	4a15      	ldr	r2, [pc, #84]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 8004116:	f043 0301 	orr.w	r3, r3, #1
 800411a:	6213      	str	r3, [r2, #32]
 800411c:	e00b      	b.n	8004136 <HAL_RCC_OscConfig+0x966>
 800411e:	4b13      	ldr	r3, [pc, #76]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 8004120:	6a1b      	ldr	r3, [r3, #32]
 8004122:	4a12      	ldr	r2, [pc, #72]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 8004124:	f023 0301 	bic.w	r3, r3, #1
 8004128:	6213      	str	r3, [r2, #32]
 800412a:	4b10      	ldr	r3, [pc, #64]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 800412c:	6a1b      	ldr	r3, [r3, #32]
 800412e:	4a0f      	ldr	r2, [pc, #60]	@ (800416c <HAL_RCC_OscConfig+0x99c>)
 8004130:	f023 0304 	bic.w	r3, r3, #4
 8004134:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004136:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800413a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	2b00      	cmp	r3, #0
 8004144:	f000 8087 	beq.w	8004256 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004148:	f7fe fd7c 	bl	8002c44 <HAL_GetTick>
 800414c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004150:	e012      	b.n	8004178 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004152:	f7fe fd77 	bl	8002c44 <HAL_GetTick>
 8004156:	4602      	mov	r2, r0
 8004158:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004162:	4293      	cmp	r3, r2
 8004164:	d908      	bls.n	8004178 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e339      	b.n	80047de <HAL_RCC_OscConfig+0x100e>
 800416a:	bf00      	nop
 800416c:	40021000 	.word	0x40021000
 8004170:	10908120 	.word	0x10908120
 8004174:	40007000 	.word	0x40007000
 8004178:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800417c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004180:	2202      	movs	r2, #2
 8004182:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004184:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004188:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	fa93 f2a3 	rbit	r2, r3
 8004192:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004196:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800419a:	601a      	str	r2, [r3, #0]
 800419c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041a0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80041a4:	2202      	movs	r2, #2
 80041a6:	601a      	str	r2, [r3, #0]
 80041a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ac:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	fa93 f2a3 	rbit	r2, r3
 80041b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ba:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80041be:	601a      	str	r2, [r3, #0]
  return result;
 80041c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041c4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80041c8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ca:	fab3 f383 	clz	r3, r3
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d102      	bne.n	80041e0 <HAL_RCC_OscConfig+0xa10>
 80041da:	4b98      	ldr	r3, [pc, #608]	@ (800443c <HAL_RCC_OscConfig+0xc6c>)
 80041dc:	6a1b      	ldr	r3, [r3, #32]
 80041de:	e013      	b.n	8004208 <HAL_RCC_OscConfig+0xa38>
 80041e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041e4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80041e8:	2202      	movs	r2, #2
 80041ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041f0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	fa93 f2a3 	rbit	r2, r3
 80041fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041fe:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	4b8d      	ldr	r3, [pc, #564]	@ (800443c <HAL_RCC_OscConfig+0xc6c>)
 8004206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004208:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800420c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8004210:	2102      	movs	r1, #2
 8004212:	6011      	str	r1, [r2, #0]
 8004214:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004218:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800421c:	6812      	ldr	r2, [r2, #0]
 800421e:	fa92 f1a2 	rbit	r1, r2
 8004222:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004226:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800422a:	6011      	str	r1, [r2, #0]
  return result;
 800422c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004230:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004234:	6812      	ldr	r2, [r2, #0]
 8004236:	fab2 f282 	clz	r2, r2
 800423a:	b2d2      	uxtb	r2, r2
 800423c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004240:	b2d2      	uxtb	r2, r2
 8004242:	f002 021f 	and.w	r2, r2, #31
 8004246:	2101      	movs	r1, #1
 8004248:	fa01 f202 	lsl.w	r2, r1, r2
 800424c:	4013      	ands	r3, r2
 800424e:	2b00      	cmp	r3, #0
 8004250:	f43f af7f 	beq.w	8004152 <HAL_RCC_OscConfig+0x982>
 8004254:	e07d      	b.n	8004352 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004256:	f7fe fcf5 	bl	8002c44 <HAL_GetTick>
 800425a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800425e:	e00b      	b.n	8004278 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004260:	f7fe fcf0 	bl	8002c44 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004270:	4293      	cmp	r3, r2
 8004272:	d901      	bls.n	8004278 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e2b2      	b.n	80047de <HAL_RCC_OscConfig+0x100e>
 8004278:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800427c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8004280:	2202      	movs	r2, #2
 8004282:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004284:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004288:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	fa93 f2a3 	rbit	r2, r3
 8004292:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004296:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042a0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80042a4:	2202      	movs	r2, #2
 80042a6:	601a      	str	r2, [r3, #0]
 80042a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ac:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	fa93 f2a3 	rbit	r2, r3
 80042b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ba:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80042be:	601a      	str	r2, [r3, #0]
  return result;
 80042c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042c4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80042c8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ca:	fab3 f383 	clz	r3, r3
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d102      	bne.n	80042e0 <HAL_RCC_OscConfig+0xb10>
 80042da:	4b58      	ldr	r3, [pc, #352]	@ (800443c <HAL_RCC_OscConfig+0xc6c>)
 80042dc:	6a1b      	ldr	r3, [r3, #32]
 80042de:	e013      	b.n	8004308 <HAL_RCC_OscConfig+0xb38>
 80042e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042e4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80042e8:	2202      	movs	r2, #2
 80042ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042f0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	fa93 f2a3 	rbit	r2, r3
 80042fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042fe:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004302:	601a      	str	r2, [r3, #0]
 8004304:	4b4d      	ldr	r3, [pc, #308]	@ (800443c <HAL_RCC_OscConfig+0xc6c>)
 8004306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004308:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800430c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8004310:	2102      	movs	r1, #2
 8004312:	6011      	str	r1, [r2, #0]
 8004314:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004318:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800431c:	6812      	ldr	r2, [r2, #0]
 800431e:	fa92 f1a2 	rbit	r1, r2
 8004322:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004326:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800432a:	6011      	str	r1, [r2, #0]
  return result;
 800432c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004330:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004334:	6812      	ldr	r2, [r2, #0]
 8004336:	fab2 f282 	clz	r2, r2
 800433a:	b2d2      	uxtb	r2, r2
 800433c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004340:	b2d2      	uxtb	r2, r2
 8004342:	f002 021f 	and.w	r2, r2, #31
 8004346:	2101      	movs	r1, #1
 8004348:	fa01 f202 	lsl.w	r2, r1, r2
 800434c:	4013      	ands	r3, r2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d186      	bne.n	8004260 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004352:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8004356:	2b01      	cmp	r3, #1
 8004358:	d105      	bne.n	8004366 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800435a:	4b38      	ldr	r3, [pc, #224]	@ (800443c <HAL_RCC_OscConfig+0xc6c>)
 800435c:	69db      	ldr	r3, [r3, #28]
 800435e:	4a37      	ldr	r2, [pc, #220]	@ (800443c <HAL_RCC_OscConfig+0xc6c>)
 8004360:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004364:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004366:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800436a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	69db      	ldr	r3, [r3, #28]
 8004372:	2b00      	cmp	r3, #0
 8004374:	f000 8232 	beq.w	80047dc <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004378:	4b30      	ldr	r3, [pc, #192]	@ (800443c <HAL_RCC_OscConfig+0xc6c>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f003 030c 	and.w	r3, r3, #12
 8004380:	2b08      	cmp	r3, #8
 8004382:	f000 8201 	beq.w	8004788 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004386:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800438a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	69db      	ldr	r3, [r3, #28]
 8004392:	2b02      	cmp	r3, #2
 8004394:	f040 8157 	bne.w	8004646 <HAL_RCC_OscConfig+0xe76>
 8004398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800439c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80043a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80043a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043aa:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	fa93 f2a3 	rbit	r2, r3
 80043b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043b8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80043bc:	601a      	str	r2, [r3, #0]
  return result;
 80043be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043c2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80043c6:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043c8:	fab3 f383 	clz	r3, r3
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80043d2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	461a      	mov	r2, r3
 80043da:	2300      	movs	r3, #0
 80043dc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043de:	f7fe fc31 	bl	8002c44 <HAL_GetTick>
 80043e2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043e6:	e009      	b.n	80043fc <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e8:	f7fe fc2c 	bl	8002c44 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d901      	bls.n	80043fc <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e1f0      	b.n	80047de <HAL_RCC_OscConfig+0x100e>
 80043fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004400:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004404:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004408:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800440a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800440e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	fa93 f2a3 	rbit	r2, r3
 8004418:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800441c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004420:	601a      	str	r2, [r3, #0]
  return result;
 8004422:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004426:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800442a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800442c:	fab3 f383 	clz	r3, r3
 8004430:	b2db      	uxtb	r3, r3
 8004432:	2b3f      	cmp	r3, #63	@ 0x3f
 8004434:	d804      	bhi.n	8004440 <HAL_RCC_OscConfig+0xc70>
 8004436:	4b01      	ldr	r3, [pc, #4]	@ (800443c <HAL_RCC_OscConfig+0xc6c>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	e029      	b.n	8004490 <HAL_RCC_OscConfig+0xcc0>
 800443c:	40021000 	.word	0x40021000
 8004440:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004444:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004448:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800444c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800444e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004452:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	fa93 f2a3 	rbit	r2, r3
 800445c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004460:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004464:	601a      	str	r2, [r3, #0]
 8004466:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800446a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800446e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004472:	601a      	str	r2, [r3, #0]
 8004474:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004478:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	fa93 f2a3 	rbit	r2, r3
 8004482:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004486:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800448a:	601a      	str	r2, [r3, #0]
 800448c:	4bc3      	ldr	r3, [pc, #780]	@ (800479c <HAL_RCC_OscConfig+0xfcc>)
 800448e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004490:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004494:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004498:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800449c:	6011      	str	r1, [r2, #0]
 800449e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044a2:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80044a6:	6812      	ldr	r2, [r2, #0]
 80044a8:	fa92 f1a2 	rbit	r1, r2
 80044ac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044b0:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80044b4:	6011      	str	r1, [r2, #0]
  return result;
 80044b6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044ba:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80044be:	6812      	ldr	r2, [r2, #0]
 80044c0:	fab2 f282 	clz	r2, r2
 80044c4:	b2d2      	uxtb	r2, r2
 80044c6:	f042 0220 	orr.w	r2, r2, #32
 80044ca:	b2d2      	uxtb	r2, r2
 80044cc:	f002 021f 	and.w	r2, r2, #31
 80044d0:	2101      	movs	r1, #1
 80044d2:	fa01 f202 	lsl.w	r2, r1, r2
 80044d6:	4013      	ands	r3, r2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d185      	bne.n	80043e8 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044dc:	4baf      	ldr	r3, [pc, #700]	@ (800479c <HAL_RCC_OscConfig+0xfcc>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80044e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80044f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6a1b      	ldr	r3, [r3, #32]
 80044fc:	430b      	orrs	r3, r1
 80044fe:	49a7      	ldr	r1, [pc, #668]	@ (800479c <HAL_RCC_OscConfig+0xfcc>)
 8004500:	4313      	orrs	r3, r2
 8004502:	604b      	str	r3, [r1, #4]
 8004504:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004508:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800450c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004510:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004512:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004516:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	fa93 f2a3 	rbit	r2, r3
 8004520:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004524:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004528:	601a      	str	r2, [r3, #0]
  return result;
 800452a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800452e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004532:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004534:	fab3 f383 	clz	r3, r3
 8004538:	b2db      	uxtb	r3, r3
 800453a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800453e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	461a      	mov	r2, r3
 8004546:	2301      	movs	r3, #1
 8004548:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800454a:	f7fe fb7b 	bl	8002c44 <HAL_GetTick>
 800454e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004552:	e009      	b.n	8004568 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004554:	f7fe fb76 	bl	8002c44 <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	2b02      	cmp	r3, #2
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e13a      	b.n	80047de <HAL_RCC_OscConfig+0x100e>
 8004568:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800456c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004570:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004574:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004576:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800457a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	fa93 f2a3 	rbit	r2, r3
 8004584:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004588:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800458c:	601a      	str	r2, [r3, #0]
  return result;
 800458e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004592:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004596:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004598:	fab3 f383 	clz	r3, r3
 800459c:	b2db      	uxtb	r3, r3
 800459e:	2b3f      	cmp	r3, #63	@ 0x3f
 80045a0:	d802      	bhi.n	80045a8 <HAL_RCC_OscConfig+0xdd8>
 80045a2:	4b7e      	ldr	r3, [pc, #504]	@ (800479c <HAL_RCC_OscConfig+0xfcc>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	e027      	b.n	80045f8 <HAL_RCC_OscConfig+0xe28>
 80045a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045ac:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80045b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045ba:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	fa93 f2a3 	rbit	r2, r3
 80045c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045c8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80045cc:	601a      	str	r2, [r3, #0]
 80045ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045d2:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80045d6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045da:	601a      	str	r2, [r3, #0]
 80045dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045e0:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	fa93 f2a3 	rbit	r2, r3
 80045ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045ee:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80045f2:	601a      	str	r2, [r3, #0]
 80045f4:	4b69      	ldr	r3, [pc, #420]	@ (800479c <HAL_RCC_OscConfig+0xfcc>)
 80045f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045fc:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004600:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004604:	6011      	str	r1, [r2, #0]
 8004606:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800460a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800460e:	6812      	ldr	r2, [r2, #0]
 8004610:	fa92 f1a2 	rbit	r1, r2
 8004614:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004618:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800461c:	6011      	str	r1, [r2, #0]
  return result;
 800461e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004622:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004626:	6812      	ldr	r2, [r2, #0]
 8004628:	fab2 f282 	clz	r2, r2
 800462c:	b2d2      	uxtb	r2, r2
 800462e:	f042 0220 	orr.w	r2, r2, #32
 8004632:	b2d2      	uxtb	r2, r2
 8004634:	f002 021f 	and.w	r2, r2, #31
 8004638:	2101      	movs	r1, #1
 800463a:	fa01 f202 	lsl.w	r2, r1, r2
 800463e:	4013      	ands	r3, r2
 8004640:	2b00      	cmp	r3, #0
 8004642:	d087      	beq.n	8004554 <HAL_RCC_OscConfig+0xd84>
 8004644:	e0ca      	b.n	80047dc <HAL_RCC_OscConfig+0x100c>
 8004646:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800464a:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800464e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004652:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004654:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004658:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	fa93 f2a3 	rbit	r2, r3
 8004662:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004666:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800466a:	601a      	str	r2, [r3, #0]
  return result;
 800466c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004670:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004674:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004676:	fab3 f383 	clz	r3, r3
 800467a:	b2db      	uxtb	r3, r3
 800467c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004680:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	461a      	mov	r2, r3
 8004688:	2300      	movs	r3, #0
 800468a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800468c:	f7fe fada 	bl	8002c44 <HAL_GetTick>
 8004690:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004694:	e009      	b.n	80046aa <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004696:	f7fe fad5 	bl	8002c44 <HAL_GetTick>
 800469a:	4602      	mov	r2, r0
 800469c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d901      	bls.n	80046aa <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e099      	b.n	80047de <HAL_RCC_OscConfig+0x100e>
 80046aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046ae:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80046b2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80046b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046bc:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	fa93 f2a3 	rbit	r2, r3
 80046c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046ca:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80046ce:	601a      	str	r2, [r3, #0]
  return result;
 80046d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046d4:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80046d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046da:	fab3 f383 	clz	r3, r3
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80046e2:	d802      	bhi.n	80046ea <HAL_RCC_OscConfig+0xf1a>
 80046e4:	4b2d      	ldr	r3, [pc, #180]	@ (800479c <HAL_RCC_OscConfig+0xfcc>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	e027      	b.n	800473a <HAL_RCC_OscConfig+0xf6a>
 80046ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046ee:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80046f2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80046f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046fc:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	fa93 f2a3 	rbit	r2, r3
 8004706:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800470a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800470e:	601a      	str	r2, [r3, #0]
 8004710:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004714:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004718:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800471c:	601a      	str	r2, [r3, #0]
 800471e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004722:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	fa93 f2a3 	rbit	r2, r3
 800472c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004730:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004734:	601a      	str	r2, [r3, #0]
 8004736:	4b19      	ldr	r3, [pc, #100]	@ (800479c <HAL_RCC_OscConfig+0xfcc>)
 8004738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800473a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800473e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004742:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004746:	6011      	str	r1, [r2, #0]
 8004748:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800474c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004750:	6812      	ldr	r2, [r2, #0]
 8004752:	fa92 f1a2 	rbit	r1, r2
 8004756:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800475a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800475e:	6011      	str	r1, [r2, #0]
  return result;
 8004760:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004764:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004768:	6812      	ldr	r2, [r2, #0]
 800476a:	fab2 f282 	clz	r2, r2
 800476e:	b2d2      	uxtb	r2, r2
 8004770:	f042 0220 	orr.w	r2, r2, #32
 8004774:	b2d2      	uxtb	r2, r2
 8004776:	f002 021f 	and.w	r2, r2, #31
 800477a:	2101      	movs	r1, #1
 800477c:	fa01 f202 	lsl.w	r2, r1, r2
 8004780:	4013      	ands	r3, r2
 8004782:	2b00      	cmp	r3, #0
 8004784:	d187      	bne.n	8004696 <HAL_RCC_OscConfig+0xec6>
 8004786:	e029      	b.n	80047dc <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004788:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800478c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	69db      	ldr	r3, [r3, #28]
 8004794:	2b01      	cmp	r3, #1
 8004796:	d103      	bne.n	80047a0 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e020      	b.n	80047de <HAL_RCC_OscConfig+0x100e>
 800479c:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80047a0:	4b11      	ldr	r3, [pc, #68]	@ (80047e8 <HAL_RCC_OscConfig+0x1018>)
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80047a8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80047ac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80047b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	6a1b      	ldr	r3, [r3, #32]
 80047bc:	429a      	cmp	r2, r3
 80047be:	d10b      	bne.n	80047d8 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80047c0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80047c4:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80047c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d001      	beq.n	80047dc <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e000      	b.n	80047de <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80047dc:	2300      	movs	r3, #0
}
 80047de:	4618      	mov	r0, r3
 80047e0:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	40021000 	.word	0x40021000

080047ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b09e      	sub	sp, #120	@ 0x78
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80047f6:	2300      	movs	r3, #0
 80047f8:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d101      	bne.n	8004804 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e154      	b.n	8004aae <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004804:	4b89      	ldr	r3, [pc, #548]	@ (8004a2c <HAL_RCC_ClockConfig+0x240>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0307 	and.w	r3, r3, #7
 800480c:	683a      	ldr	r2, [r7, #0]
 800480e:	429a      	cmp	r2, r3
 8004810:	d910      	bls.n	8004834 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004812:	4b86      	ldr	r3, [pc, #536]	@ (8004a2c <HAL_RCC_ClockConfig+0x240>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f023 0207 	bic.w	r2, r3, #7
 800481a:	4984      	ldr	r1, [pc, #528]	@ (8004a2c <HAL_RCC_ClockConfig+0x240>)
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	4313      	orrs	r3, r2
 8004820:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004822:	4b82      	ldr	r3, [pc, #520]	@ (8004a2c <HAL_RCC_ClockConfig+0x240>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0307 	and.w	r3, r3, #7
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	429a      	cmp	r2, r3
 800482e:	d001      	beq.n	8004834 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e13c      	b.n	8004aae <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d008      	beq.n	8004852 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004840:	4b7b      	ldr	r3, [pc, #492]	@ (8004a30 <HAL_RCC_ClockConfig+0x244>)
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	4978      	ldr	r1, [pc, #480]	@ (8004a30 <HAL_RCC_ClockConfig+0x244>)
 800484e:	4313      	orrs	r3, r2
 8004850:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0301 	and.w	r3, r3, #1
 800485a:	2b00      	cmp	r3, #0
 800485c:	f000 80cd 	beq.w	80049fa <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	2b01      	cmp	r3, #1
 8004866:	d137      	bne.n	80048d8 <HAL_RCC_ClockConfig+0xec>
 8004868:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800486c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800486e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004870:	fa93 f3a3 	rbit	r3, r3
 8004874:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004876:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004878:	fab3 f383 	clz	r3, r3
 800487c:	b2db      	uxtb	r3, r3
 800487e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004880:	d802      	bhi.n	8004888 <HAL_RCC_ClockConfig+0x9c>
 8004882:	4b6b      	ldr	r3, [pc, #428]	@ (8004a30 <HAL_RCC_ClockConfig+0x244>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	e00f      	b.n	80048a8 <HAL_RCC_ClockConfig+0xbc>
 8004888:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800488c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800488e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004890:	fa93 f3a3 	rbit	r3, r3
 8004894:	667b      	str	r3, [r7, #100]	@ 0x64
 8004896:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800489a:	663b      	str	r3, [r7, #96]	@ 0x60
 800489c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800489e:	fa93 f3a3 	rbit	r3, r3
 80048a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048a4:	4b62      	ldr	r3, [pc, #392]	@ (8004a30 <HAL_RCC_ClockConfig+0x244>)
 80048a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80048ac:	65ba      	str	r2, [r7, #88]	@ 0x58
 80048ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80048b0:	fa92 f2a2 	rbit	r2, r2
 80048b4:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80048b6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80048b8:	fab2 f282 	clz	r2, r2
 80048bc:	b2d2      	uxtb	r2, r2
 80048be:	f042 0220 	orr.w	r2, r2, #32
 80048c2:	b2d2      	uxtb	r2, r2
 80048c4:	f002 021f 	and.w	r2, r2, #31
 80048c8:	2101      	movs	r1, #1
 80048ca:	fa01 f202 	lsl.w	r2, r1, r2
 80048ce:	4013      	ands	r3, r2
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d171      	bne.n	80049b8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e0ea      	b.n	8004aae <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d137      	bne.n	8004950 <HAL_RCC_ClockConfig+0x164>
 80048e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80048e4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048e8:	fa93 f3a3 	rbit	r3, r3
 80048ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80048ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048f0:	fab3 f383 	clz	r3, r3
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b3f      	cmp	r3, #63	@ 0x3f
 80048f8:	d802      	bhi.n	8004900 <HAL_RCC_ClockConfig+0x114>
 80048fa:	4b4d      	ldr	r3, [pc, #308]	@ (8004a30 <HAL_RCC_ClockConfig+0x244>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	e00f      	b.n	8004920 <HAL_RCC_ClockConfig+0x134>
 8004900:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004904:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004906:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004908:	fa93 f3a3 	rbit	r3, r3
 800490c:	647b      	str	r3, [r7, #68]	@ 0x44
 800490e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004912:	643b      	str	r3, [r7, #64]	@ 0x40
 8004914:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004916:	fa93 f3a3 	rbit	r3, r3
 800491a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800491c:	4b44      	ldr	r3, [pc, #272]	@ (8004a30 <HAL_RCC_ClockConfig+0x244>)
 800491e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004920:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004924:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004926:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004928:	fa92 f2a2 	rbit	r2, r2
 800492c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800492e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004930:	fab2 f282 	clz	r2, r2
 8004934:	b2d2      	uxtb	r2, r2
 8004936:	f042 0220 	orr.w	r2, r2, #32
 800493a:	b2d2      	uxtb	r2, r2
 800493c:	f002 021f 	and.w	r2, r2, #31
 8004940:	2101      	movs	r1, #1
 8004942:	fa01 f202 	lsl.w	r2, r1, r2
 8004946:	4013      	ands	r3, r2
 8004948:	2b00      	cmp	r3, #0
 800494a:	d135      	bne.n	80049b8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e0ae      	b.n	8004aae <HAL_RCC_ClockConfig+0x2c2>
 8004950:	2302      	movs	r3, #2
 8004952:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004956:	fa93 f3a3 	rbit	r3, r3
 800495a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800495c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800495e:	fab3 f383 	clz	r3, r3
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b3f      	cmp	r3, #63	@ 0x3f
 8004966:	d802      	bhi.n	800496e <HAL_RCC_ClockConfig+0x182>
 8004968:	4b31      	ldr	r3, [pc, #196]	@ (8004a30 <HAL_RCC_ClockConfig+0x244>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	e00d      	b.n	800498a <HAL_RCC_ClockConfig+0x19e>
 800496e:	2302      	movs	r3, #2
 8004970:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004974:	fa93 f3a3 	rbit	r3, r3
 8004978:	627b      	str	r3, [r7, #36]	@ 0x24
 800497a:	2302      	movs	r3, #2
 800497c:	623b      	str	r3, [r7, #32]
 800497e:	6a3b      	ldr	r3, [r7, #32]
 8004980:	fa93 f3a3 	rbit	r3, r3
 8004984:	61fb      	str	r3, [r7, #28]
 8004986:	4b2a      	ldr	r3, [pc, #168]	@ (8004a30 <HAL_RCC_ClockConfig+0x244>)
 8004988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498a:	2202      	movs	r2, #2
 800498c:	61ba      	str	r2, [r7, #24]
 800498e:	69ba      	ldr	r2, [r7, #24]
 8004990:	fa92 f2a2 	rbit	r2, r2
 8004994:	617a      	str	r2, [r7, #20]
  return result;
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	fab2 f282 	clz	r2, r2
 800499c:	b2d2      	uxtb	r2, r2
 800499e:	f042 0220 	orr.w	r2, r2, #32
 80049a2:	b2d2      	uxtb	r2, r2
 80049a4:	f002 021f 	and.w	r2, r2, #31
 80049a8:	2101      	movs	r1, #1
 80049aa:	fa01 f202 	lsl.w	r2, r1, r2
 80049ae:	4013      	ands	r3, r2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d101      	bne.n	80049b8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e07a      	b.n	8004aae <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049b8:	4b1d      	ldr	r3, [pc, #116]	@ (8004a30 <HAL_RCC_ClockConfig+0x244>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f023 0203 	bic.w	r2, r3, #3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	491a      	ldr	r1, [pc, #104]	@ (8004a30 <HAL_RCC_ClockConfig+0x244>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049ca:	f7fe f93b 	bl	8002c44 <HAL_GetTick>
 80049ce:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049d0:	e00a      	b.n	80049e8 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049d2:	f7fe f937 	bl	8002c44 <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d901      	bls.n	80049e8 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80049e4:	2303      	movs	r3, #3
 80049e6:	e062      	b.n	8004aae <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049e8:	4b11      	ldr	r3, [pc, #68]	@ (8004a30 <HAL_RCC_ClockConfig+0x244>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f003 020c 	and.w	r2, r3, #12
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d1eb      	bne.n	80049d2 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049fa:	4b0c      	ldr	r3, [pc, #48]	@ (8004a2c <HAL_RCC_ClockConfig+0x240>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0307 	and.w	r3, r3, #7
 8004a02:	683a      	ldr	r2, [r7, #0]
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d215      	bcs.n	8004a34 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a08:	4b08      	ldr	r3, [pc, #32]	@ (8004a2c <HAL_RCC_ClockConfig+0x240>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f023 0207 	bic.w	r2, r3, #7
 8004a10:	4906      	ldr	r1, [pc, #24]	@ (8004a2c <HAL_RCC_ClockConfig+0x240>)
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a18:	4b04      	ldr	r3, [pc, #16]	@ (8004a2c <HAL_RCC_ClockConfig+0x240>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0307 	and.w	r3, r3, #7
 8004a20:	683a      	ldr	r2, [r7, #0]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d006      	beq.n	8004a34 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e041      	b.n	8004aae <HAL_RCC_ClockConfig+0x2c2>
 8004a2a:	bf00      	nop
 8004a2c:	40022000 	.word	0x40022000
 8004a30:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0304 	and.w	r3, r3, #4
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d008      	beq.n	8004a52 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a40:	4b1d      	ldr	r3, [pc, #116]	@ (8004ab8 <HAL_RCC_ClockConfig+0x2cc>)
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	491a      	ldr	r1, [pc, #104]	@ (8004ab8 <HAL_RCC_ClockConfig+0x2cc>)
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0308 	and.w	r3, r3, #8
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d009      	beq.n	8004a72 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a5e:	4b16      	ldr	r3, [pc, #88]	@ (8004ab8 <HAL_RCC_ClockConfig+0x2cc>)
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	691b      	ldr	r3, [r3, #16]
 8004a6a:	00db      	lsls	r3, r3, #3
 8004a6c:	4912      	ldr	r1, [pc, #72]	@ (8004ab8 <HAL_RCC_ClockConfig+0x2cc>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004a72:	f000 f829 	bl	8004ac8 <HAL_RCC_GetSysClockFreq>
 8004a76:	4601      	mov	r1, r0
 8004a78:	4b0f      	ldr	r3, [pc, #60]	@ (8004ab8 <HAL_RCC_ClockConfig+0x2cc>)
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a80:	22f0      	movs	r2, #240	@ 0xf0
 8004a82:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a84:	693a      	ldr	r2, [r7, #16]
 8004a86:	fa92 f2a2 	rbit	r2, r2
 8004a8a:	60fa      	str	r2, [r7, #12]
  return result;
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	fab2 f282 	clz	r2, r2
 8004a92:	b2d2      	uxtb	r2, r2
 8004a94:	40d3      	lsrs	r3, r2
 8004a96:	4a09      	ldr	r2, [pc, #36]	@ (8004abc <HAL_RCC_ClockConfig+0x2d0>)
 8004a98:	5cd3      	ldrb	r3, [r2, r3]
 8004a9a:	fa21 f303 	lsr.w	r3, r1, r3
 8004a9e:	4a08      	ldr	r2, [pc, #32]	@ (8004ac0 <HAL_RCC_ClockConfig+0x2d4>)
 8004aa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004aa2:	4b08      	ldr	r3, [pc, #32]	@ (8004ac4 <HAL_RCC_ClockConfig+0x2d8>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f7fe f888 	bl	8002bbc <HAL_InitTick>
  
  return HAL_OK;
 8004aac:	2300      	movs	r3, #0
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3778      	adds	r7, #120	@ 0x78
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	40021000 	.word	0x40021000
 8004abc:	08007b3c 	.word	0x08007b3c
 8004ac0:	20000008 	.word	0x20000008
 8004ac4:	2000000c 	.word	0x2000000c

08004ac8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b087      	sub	sp, #28
 8004acc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	60fb      	str	r3, [r7, #12]
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	60bb      	str	r3, [r7, #8]
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	617b      	str	r3, [r7, #20]
 8004ada:	2300      	movs	r3, #0
 8004adc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004ae2:	4b1e      	ldr	r3, [pc, #120]	@ (8004b5c <HAL_RCC_GetSysClockFreq+0x94>)
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f003 030c 	and.w	r3, r3, #12
 8004aee:	2b04      	cmp	r3, #4
 8004af0:	d002      	beq.n	8004af8 <HAL_RCC_GetSysClockFreq+0x30>
 8004af2:	2b08      	cmp	r3, #8
 8004af4:	d003      	beq.n	8004afe <HAL_RCC_GetSysClockFreq+0x36>
 8004af6:	e026      	b.n	8004b46 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004af8:	4b19      	ldr	r3, [pc, #100]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x98>)
 8004afa:	613b      	str	r3, [r7, #16]
      break;
 8004afc:	e026      	b.n	8004b4c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	0c9b      	lsrs	r3, r3, #18
 8004b02:	f003 030f 	and.w	r3, r3, #15
 8004b06:	4a17      	ldr	r2, [pc, #92]	@ (8004b64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004b08:	5cd3      	ldrb	r3, [r2, r3]
 8004b0a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004b0c:	4b13      	ldr	r3, [pc, #76]	@ (8004b5c <HAL_RCC_GetSysClockFreq+0x94>)
 8004b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b10:	f003 030f 	and.w	r3, r3, #15
 8004b14:	4a14      	ldr	r2, [pc, #80]	@ (8004b68 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004b16:	5cd3      	ldrb	r3, [r2, r3]
 8004b18:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d008      	beq.n	8004b36 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004b24:	4a0e      	ldr	r2, [pc, #56]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	fb02 f303 	mul.w	r3, r2, r3
 8004b32:	617b      	str	r3, [r7, #20]
 8004b34:	e004      	b.n	8004b40 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a0c      	ldr	r2, [pc, #48]	@ (8004b6c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004b3a:	fb02 f303 	mul.w	r3, r2, r3
 8004b3e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	613b      	str	r3, [r7, #16]
      break;
 8004b44:	e002      	b.n	8004b4c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b46:	4b06      	ldr	r3, [pc, #24]	@ (8004b60 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b48:	613b      	str	r3, [r7, #16]
      break;
 8004b4a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b4c:	693b      	ldr	r3, [r7, #16]
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	371c      	adds	r7, #28
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	40021000 	.word	0x40021000
 8004b60:	007a1200 	.word	0x007a1200
 8004b64:	08007b54 	.word	0x08007b54
 8004b68:	08007b64 	.word	0x08007b64
 8004b6c:	003d0900 	.word	0x003d0900

08004b70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b70:	b480      	push	{r7}
 8004b72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b74:	4b03      	ldr	r3, [pc, #12]	@ (8004b84 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b76:	681b      	ldr	r3, [r3, #0]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	20000008 	.word	0x20000008

08004b88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004b8e:	f7ff ffef 	bl	8004b70 <HAL_RCC_GetHCLKFreq>
 8004b92:	4601      	mov	r1, r0
 8004b94:	4b0b      	ldr	r3, [pc, #44]	@ (8004bc4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004b9c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004ba0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	fa92 f2a2 	rbit	r2, r2
 8004ba8:	603a      	str	r2, [r7, #0]
  return result;
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	fab2 f282 	clz	r2, r2
 8004bb0:	b2d2      	uxtb	r2, r2
 8004bb2:	40d3      	lsrs	r3, r2
 8004bb4:	4a04      	ldr	r2, [pc, #16]	@ (8004bc8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004bb6:	5cd3      	ldrb	r3, [r2, r3]
 8004bb8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3708      	adds	r7, #8
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	40021000 	.word	0x40021000
 8004bc8:	08007b4c 	.word	0x08007b4c

08004bcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004bd2:	f7ff ffcd 	bl	8004b70 <HAL_RCC_GetHCLKFreq>
 8004bd6:	4601      	mov	r1, r0
 8004bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8004c08 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004be0:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004be4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be6:	687a      	ldr	r2, [r7, #4]
 8004be8:	fa92 f2a2 	rbit	r2, r2
 8004bec:	603a      	str	r2, [r7, #0]
  return result;
 8004bee:	683a      	ldr	r2, [r7, #0]
 8004bf0:	fab2 f282 	clz	r2, r2
 8004bf4:	b2d2      	uxtb	r2, r2
 8004bf6:	40d3      	lsrs	r3, r2
 8004bf8:	4a04      	ldr	r2, [pc, #16]	@ (8004c0c <HAL_RCC_GetPCLK2Freq+0x40>)
 8004bfa:	5cd3      	ldrb	r3, [r2, r3]
 8004bfc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004c00:	4618      	mov	r0, r3
 8004c02:	3708      	adds	r7, #8
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	40021000 	.word	0x40021000
 8004c0c:	08007b4c 	.word	0x08007b4c

08004c10 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b092      	sub	sp, #72	@ 0x48
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004c20:	2300      	movs	r3, #0
 8004c22:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	f000 80cb 	beq.w	8004dca <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c34:	4b85      	ldr	r3, [pc, #532]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c36:	69db      	ldr	r3, [r3, #28]
 8004c38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d10e      	bne.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c40:	4b82      	ldr	r3, [pc, #520]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c42:	69db      	ldr	r3, [r3, #28]
 8004c44:	4a81      	ldr	r2, [pc, #516]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c4a:	61d3      	str	r3, [r2, #28]
 8004c4c:	4b7f      	ldr	r3, [pc, #508]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c4e:	69db      	ldr	r3, [r3, #28]
 8004c50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c54:	60bb      	str	r3, [r7, #8]
 8004c56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c5e:	4b7c      	ldr	r3, [pc, #496]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d118      	bne.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c6a:	4b79      	ldr	r3, [pc, #484]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a78      	ldr	r2, [pc, #480]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004c70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c74:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c76:	f7fd ffe5 	bl	8002c44 <HAL_GetTick>
 8004c7a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c7c:	e008      	b.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c7e:	f7fd ffe1 	bl	8002c44 <HAL_GetTick>
 8004c82:	4602      	mov	r2, r0
 8004c84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	2b64      	cmp	r3, #100	@ 0x64
 8004c8a:	d901      	bls.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	e0d9      	b.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c90:	4b6f      	ldr	r3, [pc, #444]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d0f0      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c9c:	4b6b      	ldr	r3, [pc, #428]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c9e:	6a1b      	ldr	r3, [r3, #32]
 8004ca0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d07b      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cb4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d074      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004cba:	4b64      	ldr	r3, [pc, #400]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004cc4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004cc8:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ccc:	fa93 f3a3 	rbit	r3, r3
 8004cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004cd4:	fab3 f383 	clz	r3, r3
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	461a      	mov	r2, r3
 8004cdc:	4b5d      	ldr	r3, [pc, #372]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004cde:	4413      	add	r3, r2
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	6013      	str	r3, [r2, #0]
 8004ce8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004cec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cf0:	fa93 f3a3 	rbit	r3, r3
 8004cf4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004cf8:	fab3 f383 	clz	r3, r3
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	461a      	mov	r2, r3
 8004d00:	4b54      	ldr	r3, [pc, #336]	@ (8004e54 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004d02:	4413      	add	r3, r2
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	461a      	mov	r2, r3
 8004d08:	2300      	movs	r3, #0
 8004d0a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d0c:	4a4f      	ldr	r2, [pc, #316]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d10:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004d12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d043      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d1c:	f7fd ff92 	bl	8002c44 <HAL_GetTick>
 8004d20:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d22:	e00a      	b.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d24:	f7fd ff8e 	bl	8002c44 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d901      	bls.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e084      	b.n	8004e44 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8004d3a:	2302      	movs	r3, #2
 8004d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d40:	fa93 f3a3 	rbit	r3, r3
 8004d44:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d46:	2302      	movs	r3, #2
 8004d48:	623b      	str	r3, [r7, #32]
 8004d4a:	6a3b      	ldr	r3, [r7, #32]
 8004d4c:	fa93 f3a3 	rbit	r3, r3
 8004d50:	61fb      	str	r3, [r7, #28]
  return result;
 8004d52:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d54:	fab3 f383 	clz	r3, r3
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d102      	bne.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004d64:	4b39      	ldr	r3, [pc, #228]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	e007      	b.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8004d6a:	2302      	movs	r3, #2
 8004d6c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	fa93 f3a3 	rbit	r3, r3
 8004d74:	617b      	str	r3, [r7, #20]
 8004d76:	4b35      	ldr	r3, [pc, #212]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d7a:	2202      	movs	r2, #2
 8004d7c:	613a      	str	r2, [r7, #16]
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	fa92 f2a2 	rbit	r2, r2
 8004d84:	60fa      	str	r2, [r7, #12]
  return result;
 8004d86:	68fa      	ldr	r2, [r7, #12]
 8004d88:	fab2 f282 	clz	r2, r2
 8004d8c:	b2d2      	uxtb	r2, r2
 8004d8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d92:	b2d2      	uxtb	r2, r2
 8004d94:	f002 021f 	and.w	r2, r2, #31
 8004d98:	2101      	movs	r1, #1
 8004d9a:	fa01 f202 	lsl.w	r2, r1, r2
 8004d9e:	4013      	ands	r3, r2
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d0bf      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004da4:	4b29      	ldr	r3, [pc, #164]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004da6:	6a1b      	ldr	r3, [r3, #32]
 8004da8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	4926      	ldr	r1, [pc, #152]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004db6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d105      	bne.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dbe:	4b23      	ldr	r3, [pc, #140]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004dc0:	69db      	ldr	r3, [r3, #28]
 8004dc2:	4a22      	ldr	r2, [pc, #136]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004dc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dc8:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d008      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004dd6:	4b1d      	ldr	r3, [pc, #116]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dda:	f023 0203 	bic.w	r2, r3, #3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	491a      	ldr	r1, [pc, #104]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0320 	and.w	r3, r3, #32
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d008      	beq.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004df4:	4b15      	ldr	r3, [pc, #84]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df8:	f023 0210 	bic.w	r2, r3, #16
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	4912      	ldr	r1, [pc, #72]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d008      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004e12:	4b0e      	ldr	r3, [pc, #56]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e16:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	691b      	ldr	r3, [r3, #16]
 8004e1e:	490b      	ldr	r1, [pc, #44]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e20:	4313      	orrs	r3, r2
 8004e22:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d008      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004e30:	4b06      	ldr	r3, [pc, #24]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	4903      	ldr	r1, [pc, #12]	@ (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3748      	adds	r7, #72	@ 0x48
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	40021000 	.word	0x40021000
 8004e50:	40007000 	.word	0x40007000
 8004e54:	10908100 	.word	0x10908100

08004e58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d101      	bne.n	8004e6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e095      	b.n	8004f96 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d108      	bne.n	8004e84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e7a:	d009      	beq.n	8004e90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	61da      	str	r2, [r3, #28]
 8004e82:	e005      	b.n	8004e90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2200      	movs	r2, #0
 8004e88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d106      	bne.n	8004eb0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f7fd fc5a 	bl	8002764 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ec6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ed0:	d902      	bls.n	8004ed8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	60fb      	str	r3, [r7, #12]
 8004ed6:	e002      	b.n	8004ede <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004ed8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004edc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004ee6:	d007      	beq.n	8004ef8 <HAL_SPI_Init+0xa0>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ef0:	d002      	beq.n	8004ef8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f08:	431a      	orrs	r2, r3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	f003 0302 	and.w	r3, r3, #2
 8004f12:	431a      	orrs	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	f003 0301 	and.w	r3, r3, #1
 8004f1c:	431a      	orrs	r2, r3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f26:	431a      	orrs	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	69db      	ldr	r3, [r3, #28]
 8004f2c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f30:	431a      	orrs	r2, r3
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f3a:	ea42 0103 	orr.w	r1, r2, r3
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f42:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	430a      	orrs	r2, r1
 8004f4c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	699b      	ldr	r3, [r3, #24]
 8004f52:	0c1b      	lsrs	r3, r3, #16
 8004f54:	f003 0204 	and.w	r2, r3, #4
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5c:	f003 0310 	and.w	r3, r3, #16
 8004f60:	431a      	orrs	r2, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f66:	f003 0308 	and.w	r3, r3, #8
 8004f6a:	431a      	orrs	r2, r3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004f74:	ea42 0103 	orr.w	r1, r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	430a      	orrs	r2, r1
 8004f84:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3710      	adds	r7, #16
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}

08004f9e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f9e:	b580      	push	{r7, lr}
 8004fa0:	b088      	sub	sp, #32
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	60f8      	str	r0, [r7, #12]
 8004fa6:	60b9      	str	r1, [r7, #8]
 8004fa8:	603b      	str	r3, [r7, #0]
 8004faa:	4613      	mov	r3, r2
 8004fac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d101      	bne.n	8004fc0 <HAL_SPI_Transmit+0x22>
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	e15f      	b.n	8005280 <HAL_SPI_Transmit+0x2e2>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fc8:	f7fd fe3c 	bl	8002c44 <HAL_GetTick>
 8004fcc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004fce:	88fb      	ldrh	r3, [r7, #6]
 8004fd0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d002      	beq.n	8004fe4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004fde:	2302      	movs	r3, #2
 8004fe0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004fe2:	e148      	b.n	8005276 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d002      	beq.n	8004ff0 <HAL_SPI_Transmit+0x52>
 8004fea:	88fb      	ldrh	r3, [r7, #6]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d102      	bne.n	8004ff6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ff4:	e13f      	b.n	8005276 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2203      	movs	r2, #3
 8004ffa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	68ba      	ldr	r2, [r7, #8]
 8005008:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	88fa      	ldrh	r2, [r7, #6]
 800500e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	88fa      	ldrh	r2, [r7, #6]
 8005014:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2200      	movs	r2, #0
 8005020:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2200      	movs	r2, #0
 8005030:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005040:	d10f      	bne.n	8005062 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005050:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005060:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800506c:	2b40      	cmp	r3, #64	@ 0x40
 800506e:	d007      	beq.n	8005080 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800507e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005088:	d94f      	bls.n	800512a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d002      	beq.n	8005098 <HAL_SPI_Transmit+0xfa>
 8005092:	8afb      	ldrh	r3, [r7, #22]
 8005094:	2b01      	cmp	r3, #1
 8005096:	d142      	bne.n	800511e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800509c:	881a      	ldrh	r2, [r3, #0]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a8:	1c9a      	adds	r2, r3, #2
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	3b01      	subs	r3, #1
 80050b6:	b29a      	uxth	r2, r3
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80050bc:	e02f      	b.n	800511e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	d112      	bne.n	80050f2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d0:	881a      	ldrh	r2, [r3, #0]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050dc:	1c9a      	adds	r2, r3, #2
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	3b01      	subs	r3, #1
 80050ea:	b29a      	uxth	r2, r3
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80050f0:	e015      	b.n	800511e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050f2:	f7fd fda7 	bl	8002c44 <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	683a      	ldr	r2, [r7, #0]
 80050fe:	429a      	cmp	r2, r3
 8005100:	d803      	bhi.n	800510a <HAL_SPI_Transmit+0x16c>
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005108:	d102      	bne.n	8005110 <HAL_SPI_Transmit+0x172>
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d106      	bne.n	800511e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8005110:	2303      	movs	r3, #3
 8005112:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800511c:	e0ab      	b.n	8005276 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005122:	b29b      	uxth	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1ca      	bne.n	80050be <HAL_SPI_Transmit+0x120>
 8005128:	e080      	b.n	800522c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d002      	beq.n	8005138 <HAL_SPI_Transmit+0x19a>
 8005132:	8afb      	ldrh	r3, [r7, #22]
 8005134:	2b01      	cmp	r3, #1
 8005136:	d174      	bne.n	8005222 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800513c:	b29b      	uxth	r3, r3
 800513e:	2b01      	cmp	r3, #1
 8005140:	d912      	bls.n	8005168 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005146:	881a      	ldrh	r2, [r3, #0]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005152:	1c9a      	adds	r2, r3, #2
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800515c:	b29b      	uxth	r3, r3
 800515e:	3b02      	subs	r3, #2
 8005160:	b29a      	uxth	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005166:	e05c      	b.n	8005222 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	330c      	adds	r3, #12
 8005172:	7812      	ldrb	r2, [r2, #0]
 8005174:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800517a:	1c5a      	adds	r2, r3, #1
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005184:	b29b      	uxth	r3, r3
 8005186:	3b01      	subs	r3, #1
 8005188:	b29a      	uxth	r2, r3
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800518e:	e048      	b.n	8005222 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b02      	cmp	r3, #2
 800519c:	d12b      	bne.n	80051f6 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d912      	bls.n	80051ce <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ac:	881a      	ldrh	r2, [r3, #0]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b8:	1c9a      	adds	r2, r3, #2
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	3b02      	subs	r3, #2
 80051c6:	b29a      	uxth	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80051cc:	e029      	b.n	8005222 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	330c      	adds	r3, #12
 80051d8:	7812      	ldrb	r2, [r2, #0]
 80051da:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051e0:	1c5a      	adds	r2, r3, #1
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	3b01      	subs	r3, #1
 80051ee:	b29a      	uxth	r2, r3
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80051f4:	e015      	b.n	8005222 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80051f6:	f7fd fd25 	bl	8002c44 <HAL_GetTick>
 80051fa:	4602      	mov	r2, r0
 80051fc:	69bb      	ldr	r3, [r7, #24]
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	683a      	ldr	r2, [r7, #0]
 8005202:	429a      	cmp	r2, r3
 8005204:	d803      	bhi.n	800520e <HAL_SPI_Transmit+0x270>
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520c:	d102      	bne.n	8005214 <HAL_SPI_Transmit+0x276>
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d106      	bne.n	8005222 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005220:	e029      	b.n	8005276 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005226:	b29b      	uxth	r3, r3
 8005228:	2b00      	cmp	r3, #0
 800522a:	d1b1      	bne.n	8005190 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800522c:	69ba      	ldr	r2, [r7, #24]
 800522e:	6839      	ldr	r1, [r7, #0]
 8005230:	68f8      	ldr	r0, [r7, #12]
 8005232:	f000 facd 	bl	80057d0 <SPI_EndRxTxTransaction>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d002      	beq.n	8005242 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2220      	movs	r2, #32
 8005240:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d10a      	bne.n	8005260 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800524a:	2300      	movs	r3, #0
 800524c:	613b      	str	r3, [r7, #16]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	613b      	str	r3, [r7, #16]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	613b      	str	r3, [r7, #16]
 800525e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005264:	2b00      	cmp	r3, #0
 8005266:	d002      	beq.n	800526e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	77fb      	strb	r3, [r7, #31]
 800526c:	e003      	b.n	8005276 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800527e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005280:	4618      	mov	r0, r3
 8005282:	3720      	adds	r7, #32
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	4613      	mov	r3, r2
 8005294:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005296:	2300      	movs	r3, #0
 8005298:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d101      	bne.n	80052a8 <HAL_SPI_Transmit_DMA+0x20>
 80052a4:	2302      	movs	r3, #2
 80052a6:	e0d4      	b.n	8005452 <HAL_SPI_Transmit_DMA+0x1ca>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d002      	beq.n	80052c2 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80052bc:	2302      	movs	r3, #2
 80052be:	75fb      	strb	r3, [r7, #23]
    goto error;
 80052c0:	e0c2      	b.n	8005448 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d002      	beq.n	80052ce <HAL_SPI_Transmit_DMA+0x46>
 80052c8:	88fb      	ldrh	r3, [r7, #6]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d102      	bne.n	80052d4 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80052d2:	e0b9      	b.n	8005448 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2203      	movs	r2, #3
 80052d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2200      	movs	r2, #0
 80052e0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	68ba      	ldr	r2, [r7, #8]
 80052e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	88fa      	ldrh	r2, [r7, #6]
 80052ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	88fa      	ldrh	r2, [r7, #6]
 80052f2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2200      	movs	r2, #0
 8005312:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800531e:	d10f      	bne.n	8005340 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800532e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800533e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005344:	4a45      	ldr	r2, [pc, #276]	@ (800545c <HAL_SPI_Transmit_DMA+0x1d4>)
 8005346:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800534c:	4a44      	ldr	r2, [pc, #272]	@ (8005460 <HAL_SPI_Transmit_DMA+0x1d8>)
 800534e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005354:	4a43      	ldr	r2, [pc, #268]	@ (8005464 <HAL_SPI_Transmit_DMA+0x1dc>)
 8005356:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800535c:	2200      	movs	r2, #0
 800535e:	635a      	str	r2, [r3, #52]	@ 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	685a      	ldr	r2, [r3, #4]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800536e:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005378:	d82d      	bhi.n	80053d6 <HAL_SPI_Transmit_DMA+0x14e>
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800537e:	695b      	ldr	r3, [r3, #20]
 8005380:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005384:	d127      	bne.n	80053d6 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800538a:	b29b      	uxth	r3, r3
 800538c:	f003 0301 	and.w	r3, r3, #1
 8005390:	2b00      	cmp	r3, #0
 8005392:	d10f      	bne.n	80053b4 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	685a      	ldr	r2, [r3, #4]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80053a2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	085b      	lsrs	r3, r3, #1
 80053ac:	b29a      	uxth	r2, r3
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80053b2:	e010      	b.n	80053d6 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	685a      	ldr	r2, [r3, #4]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80053c2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	085b      	lsrs	r3, r3, #1
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	3301      	adds	r3, #1
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053de:	4619      	mov	r1, r3
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	330c      	adds	r3, #12
 80053e6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053ec:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80053ee:	f7fd fdb1 	bl	8002f54 <HAL_DMA_Start_IT>
 80053f2:	4603      	mov	r3, r0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d008      	beq.n	800540a <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053fc:	f043 0210 	orr.w	r2, r3, #16
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	75fb      	strb	r3, [r7, #23]

    goto error;
 8005408:	e01e      	b.n	8005448 <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005414:	2b40      	cmp	r3, #64	@ 0x40
 8005416:	d007      	beq.n	8005428 <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005426:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f042 0220 	orr.w	r2, r2, #32
 8005436:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	685a      	ldr	r2, [r3, #4]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f042 0202 	orr.w	r2, r2, #2
 8005446:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005450:	7dfb      	ldrb	r3, [r7, #23]
}
 8005452:	4618      	mov	r0, r3
 8005454:	3718      	adds	r7, #24
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	08005537 	.word	0x08005537
 8005460:	08005491 	.word	0x08005491
 8005464:	08005553 	.word	0x08005553

08005468 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005470:	bf00      	nop
 8005472:	370c      	adds	r7, #12
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005484:	bf00      	nop
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800549e:	f7fd fbd1 	bl	8002c44 <HAL_GetTick>
 80054a2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0320 	and.w	r3, r3, #32
 80054ae:	2b20      	cmp	r3, #32
 80054b0:	d03b      	beq.n	800552a <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f022 0220 	bic.w	r2, r2, #32
 80054c0:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	685a      	ldr	r2, [r3, #4]
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f022 0202 	bic.w	r2, r2, #2
 80054d0:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80054d2:	693a      	ldr	r2, [r7, #16]
 80054d4:	2164      	movs	r1, #100	@ 0x64
 80054d6:	6978      	ldr	r0, [r7, #20]
 80054d8:	f000 f97a 	bl	80057d0 <SPI_EndRxTxTransaction>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d005      	beq.n	80054ee <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054e6:	f043 0220 	orr.w	r2, r3, #32
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10a      	bne.n	800550c <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054f6:	2300      	movs	r3, #0
 80054f8:	60fb      	str	r3, [r7, #12]
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	60fb      	str	r3, [r7, #12]
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	60fb      	str	r3, [r7, #12]
 800550a:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	2200      	movs	r2, #0
 8005510:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	2201      	movs	r2, #1
 8005516:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800551e:	2b00      	cmp	r3, #0
 8005520:	d003      	beq.n	800552a <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005522:	6978      	ldr	r0, [r7, #20]
 8005524:	f7ff ffaa 	bl	800547c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005528:	e002      	b.n	8005530 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800552a:	6978      	ldr	r0, [r7, #20]
 800552c:	f7fc f804 	bl	8001538 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005530:	3718      	adds	r7, #24
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005536:	b580      	push	{r7, lr}
 8005538:	b084      	sub	sp, #16
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005542:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005544:	68f8      	ldr	r0, [r7, #12]
 8005546:	f7ff ff8f 	bl	8005468 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800554a:	bf00      	nop
 800554c:	3710      	adds	r7, #16
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}

08005552 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005552:	b580      	push	{r7, lr}
 8005554:	b084      	sub	sp, #16
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800555e:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	685a      	ldr	r2, [r3, #4]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f022 0203 	bic.w	r2, r2, #3
 800556e:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005574:	f043 0210 	orr.w	r2, r3, #16
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005584:	68f8      	ldr	r0, [r7, #12]
 8005586:	f7ff ff79 	bl	800547c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800558a:	bf00      	nop
 800558c:	3710      	adds	r7, #16
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
	...

08005594 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b088      	sub	sp, #32
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	603b      	str	r3, [r7, #0]
 80055a0:	4613      	mov	r3, r2
 80055a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80055a4:	f7fd fb4e 	bl	8002c44 <HAL_GetTick>
 80055a8:	4602      	mov	r2, r0
 80055aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ac:	1a9b      	subs	r3, r3, r2
 80055ae:	683a      	ldr	r2, [r7, #0]
 80055b0:	4413      	add	r3, r2
 80055b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80055b4:	f7fd fb46 	bl	8002c44 <HAL_GetTick>
 80055b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80055ba:	4b39      	ldr	r3, [pc, #228]	@ (80056a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	015b      	lsls	r3, r3, #5
 80055c0:	0d1b      	lsrs	r3, r3, #20
 80055c2:	69fa      	ldr	r2, [r7, #28]
 80055c4:	fb02 f303 	mul.w	r3, r2, r3
 80055c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055ca:	e054      	b.n	8005676 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d2:	d050      	beq.n	8005676 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80055d4:	f7fd fb36 	bl	8002c44 <HAL_GetTick>
 80055d8:	4602      	mov	r2, r0
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	69fa      	ldr	r2, [r7, #28]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d902      	bls.n	80055ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d13d      	bne.n	8005666 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	685a      	ldr	r2, [r3, #4]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80055f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005602:	d111      	bne.n	8005628 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800560c:	d004      	beq.n	8005618 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005616:	d107      	bne.n	8005628 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005626:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800562c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005630:	d10f      	bne.n	8005652 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005640:	601a      	str	r2, [r3, #0]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005650:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2201      	movs	r2, #1
 8005656:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	e017      	b.n	8005696 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d101      	bne.n	8005670 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800566c:	2300      	movs	r3, #0
 800566e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	3b01      	subs	r3, #1
 8005674:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	689a      	ldr	r2, [r3, #8]
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	4013      	ands	r3, r2
 8005680:	68ba      	ldr	r2, [r7, #8]
 8005682:	429a      	cmp	r2, r3
 8005684:	bf0c      	ite	eq
 8005686:	2301      	moveq	r3, #1
 8005688:	2300      	movne	r3, #0
 800568a:	b2db      	uxtb	r3, r3
 800568c:	461a      	mov	r2, r3
 800568e:	79fb      	ldrb	r3, [r7, #7]
 8005690:	429a      	cmp	r2, r3
 8005692:	d19b      	bne.n	80055cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	3720      	adds	r7, #32
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}
 800569e:	bf00      	nop
 80056a0:	20000008 	.word	0x20000008

080056a4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b08a      	sub	sp, #40	@ 0x28
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]
 80056b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80056b2:	2300      	movs	r3, #0
 80056b4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80056b6:	f7fd fac5 	bl	8002c44 <HAL_GetTick>
 80056ba:	4602      	mov	r2, r0
 80056bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056be:	1a9b      	subs	r3, r3, r2
 80056c0:	683a      	ldr	r2, [r7, #0]
 80056c2:	4413      	add	r3, r2
 80056c4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80056c6:	f7fd fabd 	bl	8002c44 <HAL_GetTick>
 80056ca:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	330c      	adds	r3, #12
 80056d2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80056d4:	4b3d      	ldr	r3, [pc, #244]	@ (80057cc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	4613      	mov	r3, r2
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	4413      	add	r3, r2
 80056de:	00da      	lsls	r2, r3, #3
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	0d1b      	lsrs	r3, r3, #20
 80056e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056e6:	fb02 f303 	mul.w	r3, r2, r3
 80056ea:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80056ec:	e060      	b.n	80057b0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80056f4:	d107      	bne.n	8005706 <SPI_WaitFifoStateUntilTimeout+0x62>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d104      	bne.n	8005706 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80056fc:	69fb      	ldr	r3, [r7, #28]
 80056fe:	781b      	ldrb	r3, [r3, #0]
 8005700:	b2db      	uxtb	r3, r3
 8005702:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005704:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800570c:	d050      	beq.n	80057b0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800570e:	f7fd fa99 	bl	8002c44 <HAL_GetTick>
 8005712:	4602      	mov	r2, r0
 8005714:	6a3b      	ldr	r3, [r7, #32]
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800571a:	429a      	cmp	r2, r3
 800571c:	d902      	bls.n	8005724 <SPI_WaitFifoStateUntilTimeout+0x80>
 800571e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005720:	2b00      	cmp	r3, #0
 8005722:	d13d      	bne.n	80057a0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	685a      	ldr	r2, [r3, #4]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005732:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800573c:	d111      	bne.n	8005762 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005746:	d004      	beq.n	8005752 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005750:	d107      	bne.n	8005762 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005760:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005766:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800576a:	d10f      	bne.n	800578c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800577a:	601a      	str	r2, [r3, #0]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800578a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800579c:	2303      	movs	r3, #3
 800579e:	e010      	b.n	80057c2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80057a0:	69bb      	ldr	r3, [r7, #24]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d101      	bne.n	80057aa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80057aa:	69bb      	ldr	r3, [r7, #24]
 80057ac:	3b01      	subs	r3, #1
 80057ae:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	689a      	ldr	r2, [r3, #8]
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	4013      	ands	r3, r2
 80057ba:	687a      	ldr	r2, [r7, #4]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d196      	bne.n	80056ee <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3728      	adds	r7, #40	@ 0x28
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	20000008 	.word	0x20000008

080057d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af02      	add	r7, sp, #8
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	9300      	str	r3, [sp, #0]
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	2200      	movs	r2, #0
 80057e4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f7ff ff5b 	bl	80056a4 <SPI_WaitFifoStateUntilTimeout>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d007      	beq.n	8005804 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057f8:	f043 0220 	orr.w	r2, r3, #32
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e027      	b.n	8005854 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	9300      	str	r3, [sp, #0]
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	2200      	movs	r2, #0
 800580c:	2180      	movs	r1, #128	@ 0x80
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	f7ff fec0 	bl	8005594 <SPI_WaitFlagStateUntilTimeout>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d007      	beq.n	800582a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800581e:	f043 0220 	orr.w	r2, r3, #32
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005826:	2303      	movs	r3, #3
 8005828:	e014      	b.n	8005854 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	9300      	str	r3, [sp, #0]
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	2200      	movs	r2, #0
 8005832:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f7ff ff34 	bl	80056a4 <SPI_WaitFifoStateUntilTimeout>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d007      	beq.n	8005852 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005846:	f043 0220 	orr.w	r2, r3, #32
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e000      	b.n	8005854 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005852:	2300      	movs	r3, #0
}
 8005854:	4618      	mov	r0, r3
 8005856:	3710      	adds	r7, #16
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d101      	bne.n	800586e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e040      	b.n	80058f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005872:	2b00      	cmp	r3, #0
 8005874:	d106      	bne.n	8005884 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f7fd f918 	bl	8002ab4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2224      	movs	r2, #36	@ 0x24
 8005888:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f022 0201 	bic.w	r2, r2, #1
 8005898:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d002      	beq.n	80058a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 f95e 	bl	8005b64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 f825 	bl	80058f8 <UART_SetConfig>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d101      	bne.n	80058b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e01b      	b.n	80058f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	685a      	ldr	r2, [r3, #4]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80058c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	689a      	ldr	r2, [r3, #8]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80058d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f042 0201 	orr.w	r2, r2, #1
 80058e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f9dd 	bl	8005ca8 <UART_CheckIdleState>
 80058ee:	4603      	mov	r3, r0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3708      	adds	r7, #8
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b088      	sub	sp, #32
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005900:	2300      	movs	r3, #0
 8005902:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	689a      	ldr	r2, [r3, #8]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	691b      	ldr	r3, [r3, #16]
 800590c:	431a      	orrs	r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	431a      	orrs	r2, r3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	69db      	ldr	r3, [r3, #28]
 8005918:	4313      	orrs	r3, r2
 800591a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	4b8a      	ldr	r3, [pc, #552]	@ (8005b4c <UART_SetConfig+0x254>)
 8005924:	4013      	ands	r3, r2
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	6812      	ldr	r2, [r2, #0]
 800592a:	6979      	ldr	r1, [r7, #20]
 800592c:	430b      	orrs	r3, r1
 800592e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	68da      	ldr	r2, [r3, #12]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	430a      	orrs	r2, r1
 8005944:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	699b      	ldr	r3, [r3, #24]
 800594a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a1b      	ldr	r3, [r3, #32]
 8005950:	697a      	ldr	r2, [r7, #20]
 8005952:	4313      	orrs	r3, r2
 8005954:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	697a      	ldr	r2, [r7, #20]
 8005966:	430a      	orrs	r2, r1
 8005968:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a78      	ldr	r2, [pc, #480]	@ (8005b50 <UART_SetConfig+0x258>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d120      	bne.n	80059b6 <UART_SetConfig+0xbe>
 8005974:	4b77      	ldr	r3, [pc, #476]	@ (8005b54 <UART_SetConfig+0x25c>)
 8005976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005978:	f003 0303 	and.w	r3, r3, #3
 800597c:	2b03      	cmp	r3, #3
 800597e:	d817      	bhi.n	80059b0 <UART_SetConfig+0xb8>
 8005980:	a201      	add	r2, pc, #4	@ (adr r2, 8005988 <UART_SetConfig+0x90>)
 8005982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005986:	bf00      	nop
 8005988:	08005999 	.word	0x08005999
 800598c:	080059a5 	.word	0x080059a5
 8005990:	080059ab 	.word	0x080059ab
 8005994:	0800599f 	.word	0x0800599f
 8005998:	2300      	movs	r3, #0
 800599a:	77fb      	strb	r3, [r7, #31]
 800599c:	e01d      	b.n	80059da <UART_SetConfig+0xe2>
 800599e:	2302      	movs	r3, #2
 80059a0:	77fb      	strb	r3, [r7, #31]
 80059a2:	e01a      	b.n	80059da <UART_SetConfig+0xe2>
 80059a4:	2304      	movs	r3, #4
 80059a6:	77fb      	strb	r3, [r7, #31]
 80059a8:	e017      	b.n	80059da <UART_SetConfig+0xe2>
 80059aa:	2308      	movs	r3, #8
 80059ac:	77fb      	strb	r3, [r7, #31]
 80059ae:	e014      	b.n	80059da <UART_SetConfig+0xe2>
 80059b0:	2310      	movs	r3, #16
 80059b2:	77fb      	strb	r3, [r7, #31]
 80059b4:	e011      	b.n	80059da <UART_SetConfig+0xe2>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a67      	ldr	r2, [pc, #412]	@ (8005b58 <UART_SetConfig+0x260>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d102      	bne.n	80059c6 <UART_SetConfig+0xce>
 80059c0:	2300      	movs	r3, #0
 80059c2:	77fb      	strb	r3, [r7, #31]
 80059c4:	e009      	b.n	80059da <UART_SetConfig+0xe2>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a64      	ldr	r2, [pc, #400]	@ (8005b5c <UART_SetConfig+0x264>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d102      	bne.n	80059d6 <UART_SetConfig+0xde>
 80059d0:	2300      	movs	r3, #0
 80059d2:	77fb      	strb	r3, [r7, #31]
 80059d4:	e001      	b.n	80059da <UART_SetConfig+0xe2>
 80059d6:	2310      	movs	r3, #16
 80059d8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	69db      	ldr	r3, [r3, #28]
 80059de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059e2:	d15a      	bne.n	8005a9a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80059e4:	7ffb      	ldrb	r3, [r7, #31]
 80059e6:	2b08      	cmp	r3, #8
 80059e8:	d827      	bhi.n	8005a3a <UART_SetConfig+0x142>
 80059ea:	a201      	add	r2, pc, #4	@ (adr r2, 80059f0 <UART_SetConfig+0xf8>)
 80059ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f0:	08005a15 	.word	0x08005a15
 80059f4:	08005a1d 	.word	0x08005a1d
 80059f8:	08005a25 	.word	0x08005a25
 80059fc:	08005a3b 	.word	0x08005a3b
 8005a00:	08005a2b 	.word	0x08005a2b
 8005a04:	08005a3b 	.word	0x08005a3b
 8005a08:	08005a3b 	.word	0x08005a3b
 8005a0c:	08005a3b 	.word	0x08005a3b
 8005a10:	08005a33 	.word	0x08005a33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a14:	f7ff f8b8 	bl	8004b88 <HAL_RCC_GetPCLK1Freq>
 8005a18:	61b8      	str	r0, [r7, #24]
        break;
 8005a1a:	e013      	b.n	8005a44 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a1c:	f7ff f8d6 	bl	8004bcc <HAL_RCC_GetPCLK2Freq>
 8005a20:	61b8      	str	r0, [r7, #24]
        break;
 8005a22:	e00f      	b.n	8005a44 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a24:	4b4e      	ldr	r3, [pc, #312]	@ (8005b60 <UART_SetConfig+0x268>)
 8005a26:	61bb      	str	r3, [r7, #24]
        break;
 8005a28:	e00c      	b.n	8005a44 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a2a:	f7ff f84d 	bl	8004ac8 <HAL_RCC_GetSysClockFreq>
 8005a2e:	61b8      	str	r0, [r7, #24]
        break;
 8005a30:	e008      	b.n	8005a44 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a36:	61bb      	str	r3, [r7, #24]
        break;
 8005a38:	e004      	b.n	8005a44 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	77bb      	strb	r3, [r7, #30]
        break;
 8005a42:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a44:	69bb      	ldr	r3, [r7, #24]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d074      	beq.n	8005b34 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	005a      	lsls	r2, r3, #1
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	085b      	lsrs	r3, r3, #1
 8005a54:	441a      	add	r2, r3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a5e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	2b0f      	cmp	r3, #15
 8005a64:	d916      	bls.n	8005a94 <UART_SetConfig+0x19c>
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a6c:	d212      	bcs.n	8005a94 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	b29b      	uxth	r3, r3
 8005a72:	f023 030f 	bic.w	r3, r3, #15
 8005a76:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	085b      	lsrs	r3, r3, #1
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	f003 0307 	and.w	r3, r3, #7
 8005a82:	b29a      	uxth	r2, r3
 8005a84:	89fb      	ldrh	r3, [r7, #14]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	89fa      	ldrh	r2, [r7, #14]
 8005a90:	60da      	str	r2, [r3, #12]
 8005a92:	e04f      	b.n	8005b34 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	77bb      	strb	r3, [r7, #30]
 8005a98:	e04c      	b.n	8005b34 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a9a:	7ffb      	ldrb	r3, [r7, #31]
 8005a9c:	2b08      	cmp	r3, #8
 8005a9e:	d828      	bhi.n	8005af2 <UART_SetConfig+0x1fa>
 8005aa0:	a201      	add	r2, pc, #4	@ (adr r2, 8005aa8 <UART_SetConfig+0x1b0>)
 8005aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa6:	bf00      	nop
 8005aa8:	08005acd 	.word	0x08005acd
 8005aac:	08005ad5 	.word	0x08005ad5
 8005ab0:	08005add 	.word	0x08005add
 8005ab4:	08005af3 	.word	0x08005af3
 8005ab8:	08005ae3 	.word	0x08005ae3
 8005abc:	08005af3 	.word	0x08005af3
 8005ac0:	08005af3 	.word	0x08005af3
 8005ac4:	08005af3 	.word	0x08005af3
 8005ac8:	08005aeb 	.word	0x08005aeb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005acc:	f7ff f85c 	bl	8004b88 <HAL_RCC_GetPCLK1Freq>
 8005ad0:	61b8      	str	r0, [r7, #24]
        break;
 8005ad2:	e013      	b.n	8005afc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ad4:	f7ff f87a 	bl	8004bcc <HAL_RCC_GetPCLK2Freq>
 8005ad8:	61b8      	str	r0, [r7, #24]
        break;
 8005ada:	e00f      	b.n	8005afc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005adc:	4b20      	ldr	r3, [pc, #128]	@ (8005b60 <UART_SetConfig+0x268>)
 8005ade:	61bb      	str	r3, [r7, #24]
        break;
 8005ae0:	e00c      	b.n	8005afc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ae2:	f7fe fff1 	bl	8004ac8 <HAL_RCC_GetSysClockFreq>
 8005ae6:	61b8      	str	r0, [r7, #24]
        break;
 8005ae8:	e008      	b.n	8005afc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005aea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005aee:	61bb      	str	r3, [r7, #24]
        break;
 8005af0:	e004      	b.n	8005afc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005af2:	2300      	movs	r3, #0
 8005af4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	77bb      	strb	r3, [r7, #30]
        break;
 8005afa:	bf00      	nop
    }

    if (pclk != 0U)
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d018      	beq.n	8005b34 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	085a      	lsrs	r2, r3, #1
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	441a      	add	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b14:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	2b0f      	cmp	r3, #15
 8005b1a:	d909      	bls.n	8005b30 <UART_SetConfig+0x238>
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b22:	d205      	bcs.n	8005b30 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	b29a      	uxth	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	60da      	str	r2, [r3, #12]
 8005b2e:	e001      	b.n	8005b34 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005b40:	7fbb      	ldrb	r3, [r7, #30]
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3720      	adds	r7, #32
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop
 8005b4c:	efff69f3 	.word	0xefff69f3
 8005b50:	40013800 	.word	0x40013800
 8005b54:	40021000 	.word	0x40021000
 8005b58:	40004400 	.word	0x40004400
 8005b5c:	40004800 	.word	0x40004800
 8005b60:	007a1200 	.word	0x007a1200

08005b64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b70:	f003 0308 	and.w	r3, r3, #8
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d00a      	beq.n	8005b8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b92:	f003 0301 	and.w	r3, r3, #1
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00a      	beq.n	8005bb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	430a      	orrs	r2, r1
 8005bae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bb4:	f003 0302 	and.w	r3, r3, #2
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d00a      	beq.n	8005bd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	430a      	orrs	r2, r1
 8005bd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd6:	f003 0304 	and.w	r3, r3, #4
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d00a      	beq.n	8005bf4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	430a      	orrs	r2, r1
 8005bf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf8:	f003 0310 	and.w	r3, r3, #16
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00a      	beq.n	8005c16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	430a      	orrs	r2, r1
 8005c14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c1a:	f003 0320 	and.w	r3, r3, #32
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d00a      	beq.n	8005c38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	430a      	orrs	r2, r1
 8005c36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d01a      	beq.n	8005c7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	430a      	orrs	r2, r1
 8005c58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c62:	d10a      	bne.n	8005c7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	430a      	orrs	r2, r1
 8005c78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00a      	beq.n	8005c9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	430a      	orrs	r2, r1
 8005c9a:	605a      	str	r2, [r3, #4]
  }
}
 8005c9c:	bf00      	nop
 8005c9e:	370c      	adds	r7, #12
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b098      	sub	sp, #96	@ 0x60
 8005cac:	af02      	add	r7, sp, #8
 8005cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005cb8:	f7fc ffc4 	bl	8002c44 <HAL_GetTick>
 8005cbc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0308 	and.w	r3, r3, #8
 8005cc8:	2b08      	cmp	r3, #8
 8005cca:	d12e      	bne.n	8005d2a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ccc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005cd0:	9300      	str	r3, [sp, #0]
 8005cd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 f88c 	bl	8005df8 <UART_WaitOnFlagUntilTimeout>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d021      	beq.n	8005d2a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cee:	e853 3f00 	ldrex	r3, [r3]
 8005cf2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cf6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cfa:	653b      	str	r3, [r7, #80]	@ 0x50
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	461a      	mov	r2, r3
 8005d02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d04:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d06:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d0c:	e841 2300 	strex	r3, r2, [r1]
 8005d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1e6      	bne.n	8005ce6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2220      	movs	r2, #32
 8005d1c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e062      	b.n	8005df0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0304 	and.w	r3, r3, #4
 8005d34:	2b04      	cmp	r3, #4
 8005d36:	d149      	bne.n	8005dcc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d40:	2200      	movs	r2, #0
 8005d42:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 f856 	bl	8005df8 <UART_WaitOnFlagUntilTimeout>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d03c      	beq.n	8005dcc <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5a:	e853 3f00 	ldrex	r3, [r3]
 8005d5e:	623b      	str	r3, [r7, #32]
   return(result);
 8005d60:	6a3b      	ldr	r3, [r7, #32]
 8005d62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d70:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d72:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d78:	e841 2300 	strex	r3, r2, [r1]
 8005d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d1e6      	bne.n	8005d52 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	3308      	adds	r3, #8
 8005d8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	e853 3f00 	ldrex	r3, [r3]
 8005d92:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f023 0301 	bic.w	r3, r3, #1
 8005d9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	3308      	adds	r3, #8
 8005da2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005da4:	61fa      	str	r2, [r7, #28]
 8005da6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da8:	69b9      	ldr	r1, [r7, #24]
 8005daa:	69fa      	ldr	r2, [r7, #28]
 8005dac:	e841 2300 	strex	r3, r2, [r1]
 8005db0:	617b      	str	r3, [r7, #20]
   return(result);
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1e5      	bne.n	8005d84 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2220      	movs	r2, #32
 8005dbc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	e011      	b.n	8005df0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2220      	movs	r2, #32
 8005dd0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2220      	movs	r2, #32
 8005dd6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005dee:	2300      	movs	r3, #0
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	3758      	adds	r7, #88	@ 0x58
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}

08005df8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	603b      	str	r3, [r7, #0]
 8005e04:	4613      	mov	r3, r2
 8005e06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e08:	e04f      	b.n	8005eaa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e0a:	69bb      	ldr	r3, [r7, #24]
 8005e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e10:	d04b      	beq.n	8005eaa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e12:	f7fc ff17 	bl	8002c44 <HAL_GetTick>
 8005e16:	4602      	mov	r2, r0
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	69ba      	ldr	r2, [r7, #24]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d302      	bcc.n	8005e28 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d101      	bne.n	8005e2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e28:	2303      	movs	r3, #3
 8005e2a:	e04e      	b.n	8005eca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0304 	and.w	r3, r3, #4
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d037      	beq.n	8005eaa <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	2b80      	cmp	r3, #128	@ 0x80
 8005e3e:	d034      	beq.n	8005eaa <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	2b40      	cmp	r3, #64	@ 0x40
 8005e44:	d031      	beq.n	8005eaa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	69db      	ldr	r3, [r3, #28]
 8005e4c:	f003 0308 	and.w	r3, r3, #8
 8005e50:	2b08      	cmp	r3, #8
 8005e52:	d110      	bne.n	8005e76 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	2208      	movs	r2, #8
 8005e5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e5c:	68f8      	ldr	r0, [r7, #12]
 8005e5e:	f000 f838 	bl	8005ed2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2208      	movs	r2, #8
 8005e66:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e029      	b.n	8005eca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	69db      	ldr	r3, [r3, #28]
 8005e7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e84:	d111      	bne.n	8005eaa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e90:	68f8      	ldr	r0, [r7, #12]
 8005e92:	f000 f81e 	bl	8005ed2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2220      	movs	r2, #32
 8005e9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005ea6:	2303      	movs	r3, #3
 8005ea8:	e00f      	b.n	8005eca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	69da      	ldr	r2, [r3, #28]
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	4013      	ands	r3, r2
 8005eb4:	68ba      	ldr	r2, [r7, #8]
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	bf0c      	ite	eq
 8005eba:	2301      	moveq	r3, #1
 8005ebc:	2300      	movne	r3, #0
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	79fb      	ldrb	r3, [r7, #7]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d0a0      	beq.n	8005e0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3710      	adds	r7, #16
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}

08005ed2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b095      	sub	sp, #84	@ 0x54
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ee2:	e853 3f00 	ldrex	r3, [r3]
 8005ee6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005eee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ef8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005efa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005efe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f00:	e841 2300 	strex	r3, r2, [r1]
 8005f04:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d1e6      	bne.n	8005eda <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	3308      	adds	r3, #8
 8005f12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f14:	6a3b      	ldr	r3, [r7, #32]
 8005f16:	e853 3f00 	ldrex	r3, [r3]
 8005f1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f1c:	69fb      	ldr	r3, [r7, #28]
 8005f1e:	f023 0301 	bic.w	r3, r3, #1
 8005f22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	3308      	adds	r3, #8
 8005f2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f34:	e841 2300 	strex	r3, r2, [r1]
 8005f38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d1e5      	bne.n	8005f0c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d118      	bne.n	8005f7a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	e853 3f00 	ldrex	r3, [r3]
 8005f54:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	f023 0310 	bic.w	r3, r3, #16
 8005f5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	461a      	mov	r2, r3
 8005f64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f66:	61bb      	str	r3, [r7, #24]
 8005f68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6a:	6979      	ldr	r1, [r7, #20]
 8005f6c:	69ba      	ldr	r2, [r7, #24]
 8005f6e:	e841 2300 	strex	r3, r2, [r1]
 8005f72:	613b      	str	r3, [r7, #16]
   return(result);
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d1e6      	bne.n	8005f48 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2220      	movs	r2, #32
 8005f7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005f8e:	bf00      	nop
 8005f90:	3754      	adds	r7, #84	@ 0x54
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr
	...

08005f9c <siprintf>:
 8005f9c:	b40e      	push	{r1, r2, r3}
 8005f9e:	b510      	push	{r4, lr}
 8005fa0:	b09d      	sub	sp, #116	@ 0x74
 8005fa2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005fa4:	9002      	str	r0, [sp, #8]
 8005fa6:	9006      	str	r0, [sp, #24]
 8005fa8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005fac:	480a      	ldr	r0, [pc, #40]	@ (8005fd8 <siprintf+0x3c>)
 8005fae:	9107      	str	r1, [sp, #28]
 8005fb0:	9104      	str	r1, [sp, #16]
 8005fb2:	490a      	ldr	r1, [pc, #40]	@ (8005fdc <siprintf+0x40>)
 8005fb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fb8:	9105      	str	r1, [sp, #20]
 8005fba:	2400      	movs	r4, #0
 8005fbc:	a902      	add	r1, sp, #8
 8005fbe:	6800      	ldr	r0, [r0, #0]
 8005fc0:	9301      	str	r3, [sp, #4]
 8005fc2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005fc4:	f000 f994 	bl	80062f0 <_svfiprintf_r>
 8005fc8:	9b02      	ldr	r3, [sp, #8]
 8005fca:	701c      	strb	r4, [r3, #0]
 8005fcc:	b01d      	add	sp, #116	@ 0x74
 8005fce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fd2:	b003      	add	sp, #12
 8005fd4:	4770      	bx	lr
 8005fd6:	bf00      	nop
 8005fd8:	20000014 	.word	0x20000014
 8005fdc:	ffff0208 	.word	0xffff0208

08005fe0 <memset>:
 8005fe0:	4402      	add	r2, r0
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d100      	bne.n	8005fea <memset+0xa>
 8005fe8:	4770      	bx	lr
 8005fea:	f803 1b01 	strb.w	r1, [r3], #1
 8005fee:	e7f9      	b.n	8005fe4 <memset+0x4>

08005ff0 <__errno>:
 8005ff0:	4b01      	ldr	r3, [pc, #4]	@ (8005ff8 <__errno+0x8>)
 8005ff2:	6818      	ldr	r0, [r3, #0]
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	20000014 	.word	0x20000014

08005ffc <__libc_init_array>:
 8005ffc:	b570      	push	{r4, r5, r6, lr}
 8005ffe:	4d0d      	ldr	r5, [pc, #52]	@ (8006034 <__libc_init_array+0x38>)
 8006000:	4c0d      	ldr	r4, [pc, #52]	@ (8006038 <__libc_init_array+0x3c>)
 8006002:	1b64      	subs	r4, r4, r5
 8006004:	10a4      	asrs	r4, r4, #2
 8006006:	2600      	movs	r6, #0
 8006008:	42a6      	cmp	r6, r4
 800600a:	d109      	bne.n	8006020 <__libc_init_array+0x24>
 800600c:	4d0b      	ldr	r5, [pc, #44]	@ (800603c <__libc_init_array+0x40>)
 800600e:	4c0c      	ldr	r4, [pc, #48]	@ (8006040 <__libc_init_array+0x44>)
 8006010:	f000 fc64 	bl	80068dc <_init>
 8006014:	1b64      	subs	r4, r4, r5
 8006016:	10a4      	asrs	r4, r4, #2
 8006018:	2600      	movs	r6, #0
 800601a:	42a6      	cmp	r6, r4
 800601c:	d105      	bne.n	800602a <__libc_init_array+0x2e>
 800601e:	bd70      	pop	{r4, r5, r6, pc}
 8006020:	f855 3b04 	ldr.w	r3, [r5], #4
 8006024:	4798      	blx	r3
 8006026:	3601      	adds	r6, #1
 8006028:	e7ee      	b.n	8006008 <__libc_init_array+0xc>
 800602a:	f855 3b04 	ldr.w	r3, [r5], #4
 800602e:	4798      	blx	r3
 8006030:	3601      	adds	r6, #1
 8006032:	e7f2      	b.n	800601a <__libc_init_array+0x1e>
 8006034:	08007bb0 	.word	0x08007bb0
 8006038:	08007bb0 	.word	0x08007bb0
 800603c:	08007bb0 	.word	0x08007bb0
 8006040:	08007bb4 	.word	0x08007bb4

08006044 <__retarget_lock_acquire_recursive>:
 8006044:	4770      	bx	lr

08006046 <__retarget_lock_release_recursive>:
 8006046:	4770      	bx	lr

08006048 <_free_r>:
 8006048:	b538      	push	{r3, r4, r5, lr}
 800604a:	4605      	mov	r5, r0
 800604c:	2900      	cmp	r1, #0
 800604e:	d041      	beq.n	80060d4 <_free_r+0x8c>
 8006050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006054:	1f0c      	subs	r4, r1, #4
 8006056:	2b00      	cmp	r3, #0
 8006058:	bfb8      	it	lt
 800605a:	18e4      	addlt	r4, r4, r3
 800605c:	f000 f8e0 	bl	8006220 <__malloc_lock>
 8006060:	4a1d      	ldr	r2, [pc, #116]	@ (80060d8 <_free_r+0x90>)
 8006062:	6813      	ldr	r3, [r2, #0]
 8006064:	b933      	cbnz	r3, 8006074 <_free_r+0x2c>
 8006066:	6063      	str	r3, [r4, #4]
 8006068:	6014      	str	r4, [r2, #0]
 800606a:	4628      	mov	r0, r5
 800606c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006070:	f000 b8dc 	b.w	800622c <__malloc_unlock>
 8006074:	42a3      	cmp	r3, r4
 8006076:	d908      	bls.n	800608a <_free_r+0x42>
 8006078:	6820      	ldr	r0, [r4, #0]
 800607a:	1821      	adds	r1, r4, r0
 800607c:	428b      	cmp	r3, r1
 800607e:	bf01      	itttt	eq
 8006080:	6819      	ldreq	r1, [r3, #0]
 8006082:	685b      	ldreq	r3, [r3, #4]
 8006084:	1809      	addeq	r1, r1, r0
 8006086:	6021      	streq	r1, [r4, #0]
 8006088:	e7ed      	b.n	8006066 <_free_r+0x1e>
 800608a:	461a      	mov	r2, r3
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	b10b      	cbz	r3, 8006094 <_free_r+0x4c>
 8006090:	42a3      	cmp	r3, r4
 8006092:	d9fa      	bls.n	800608a <_free_r+0x42>
 8006094:	6811      	ldr	r1, [r2, #0]
 8006096:	1850      	adds	r0, r2, r1
 8006098:	42a0      	cmp	r0, r4
 800609a:	d10b      	bne.n	80060b4 <_free_r+0x6c>
 800609c:	6820      	ldr	r0, [r4, #0]
 800609e:	4401      	add	r1, r0
 80060a0:	1850      	adds	r0, r2, r1
 80060a2:	4283      	cmp	r3, r0
 80060a4:	6011      	str	r1, [r2, #0]
 80060a6:	d1e0      	bne.n	800606a <_free_r+0x22>
 80060a8:	6818      	ldr	r0, [r3, #0]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	6053      	str	r3, [r2, #4]
 80060ae:	4408      	add	r0, r1
 80060b0:	6010      	str	r0, [r2, #0]
 80060b2:	e7da      	b.n	800606a <_free_r+0x22>
 80060b4:	d902      	bls.n	80060bc <_free_r+0x74>
 80060b6:	230c      	movs	r3, #12
 80060b8:	602b      	str	r3, [r5, #0]
 80060ba:	e7d6      	b.n	800606a <_free_r+0x22>
 80060bc:	6820      	ldr	r0, [r4, #0]
 80060be:	1821      	adds	r1, r4, r0
 80060c0:	428b      	cmp	r3, r1
 80060c2:	bf04      	itt	eq
 80060c4:	6819      	ldreq	r1, [r3, #0]
 80060c6:	685b      	ldreq	r3, [r3, #4]
 80060c8:	6063      	str	r3, [r4, #4]
 80060ca:	bf04      	itt	eq
 80060cc:	1809      	addeq	r1, r1, r0
 80060ce:	6021      	streq	r1, [r4, #0]
 80060d0:	6054      	str	r4, [r2, #4]
 80060d2:	e7ca      	b.n	800606a <_free_r+0x22>
 80060d4:	bd38      	pop	{r3, r4, r5, pc}
 80060d6:	bf00      	nop
 80060d8:	200003f0 	.word	0x200003f0

080060dc <sbrk_aligned>:
 80060dc:	b570      	push	{r4, r5, r6, lr}
 80060de:	4e0f      	ldr	r6, [pc, #60]	@ (800611c <sbrk_aligned+0x40>)
 80060e0:	460c      	mov	r4, r1
 80060e2:	6831      	ldr	r1, [r6, #0]
 80060e4:	4605      	mov	r5, r0
 80060e6:	b911      	cbnz	r1, 80060ee <sbrk_aligned+0x12>
 80060e8:	f000 fba4 	bl	8006834 <_sbrk_r>
 80060ec:	6030      	str	r0, [r6, #0]
 80060ee:	4621      	mov	r1, r4
 80060f0:	4628      	mov	r0, r5
 80060f2:	f000 fb9f 	bl	8006834 <_sbrk_r>
 80060f6:	1c43      	adds	r3, r0, #1
 80060f8:	d103      	bne.n	8006102 <sbrk_aligned+0x26>
 80060fa:	f04f 34ff 	mov.w	r4, #4294967295
 80060fe:	4620      	mov	r0, r4
 8006100:	bd70      	pop	{r4, r5, r6, pc}
 8006102:	1cc4      	adds	r4, r0, #3
 8006104:	f024 0403 	bic.w	r4, r4, #3
 8006108:	42a0      	cmp	r0, r4
 800610a:	d0f8      	beq.n	80060fe <sbrk_aligned+0x22>
 800610c:	1a21      	subs	r1, r4, r0
 800610e:	4628      	mov	r0, r5
 8006110:	f000 fb90 	bl	8006834 <_sbrk_r>
 8006114:	3001      	adds	r0, #1
 8006116:	d1f2      	bne.n	80060fe <sbrk_aligned+0x22>
 8006118:	e7ef      	b.n	80060fa <sbrk_aligned+0x1e>
 800611a:	bf00      	nop
 800611c:	200003ec 	.word	0x200003ec

08006120 <_malloc_r>:
 8006120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006124:	1ccd      	adds	r5, r1, #3
 8006126:	f025 0503 	bic.w	r5, r5, #3
 800612a:	3508      	adds	r5, #8
 800612c:	2d0c      	cmp	r5, #12
 800612e:	bf38      	it	cc
 8006130:	250c      	movcc	r5, #12
 8006132:	2d00      	cmp	r5, #0
 8006134:	4606      	mov	r6, r0
 8006136:	db01      	blt.n	800613c <_malloc_r+0x1c>
 8006138:	42a9      	cmp	r1, r5
 800613a:	d904      	bls.n	8006146 <_malloc_r+0x26>
 800613c:	230c      	movs	r3, #12
 800613e:	6033      	str	r3, [r6, #0]
 8006140:	2000      	movs	r0, #0
 8006142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006146:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800621c <_malloc_r+0xfc>
 800614a:	f000 f869 	bl	8006220 <__malloc_lock>
 800614e:	f8d8 3000 	ldr.w	r3, [r8]
 8006152:	461c      	mov	r4, r3
 8006154:	bb44      	cbnz	r4, 80061a8 <_malloc_r+0x88>
 8006156:	4629      	mov	r1, r5
 8006158:	4630      	mov	r0, r6
 800615a:	f7ff ffbf 	bl	80060dc <sbrk_aligned>
 800615e:	1c43      	adds	r3, r0, #1
 8006160:	4604      	mov	r4, r0
 8006162:	d158      	bne.n	8006216 <_malloc_r+0xf6>
 8006164:	f8d8 4000 	ldr.w	r4, [r8]
 8006168:	4627      	mov	r7, r4
 800616a:	2f00      	cmp	r7, #0
 800616c:	d143      	bne.n	80061f6 <_malloc_r+0xd6>
 800616e:	2c00      	cmp	r4, #0
 8006170:	d04b      	beq.n	800620a <_malloc_r+0xea>
 8006172:	6823      	ldr	r3, [r4, #0]
 8006174:	4639      	mov	r1, r7
 8006176:	4630      	mov	r0, r6
 8006178:	eb04 0903 	add.w	r9, r4, r3
 800617c:	f000 fb5a 	bl	8006834 <_sbrk_r>
 8006180:	4581      	cmp	r9, r0
 8006182:	d142      	bne.n	800620a <_malloc_r+0xea>
 8006184:	6821      	ldr	r1, [r4, #0]
 8006186:	1a6d      	subs	r5, r5, r1
 8006188:	4629      	mov	r1, r5
 800618a:	4630      	mov	r0, r6
 800618c:	f7ff ffa6 	bl	80060dc <sbrk_aligned>
 8006190:	3001      	adds	r0, #1
 8006192:	d03a      	beq.n	800620a <_malloc_r+0xea>
 8006194:	6823      	ldr	r3, [r4, #0]
 8006196:	442b      	add	r3, r5
 8006198:	6023      	str	r3, [r4, #0]
 800619a:	f8d8 3000 	ldr.w	r3, [r8]
 800619e:	685a      	ldr	r2, [r3, #4]
 80061a0:	bb62      	cbnz	r2, 80061fc <_malloc_r+0xdc>
 80061a2:	f8c8 7000 	str.w	r7, [r8]
 80061a6:	e00f      	b.n	80061c8 <_malloc_r+0xa8>
 80061a8:	6822      	ldr	r2, [r4, #0]
 80061aa:	1b52      	subs	r2, r2, r5
 80061ac:	d420      	bmi.n	80061f0 <_malloc_r+0xd0>
 80061ae:	2a0b      	cmp	r2, #11
 80061b0:	d917      	bls.n	80061e2 <_malloc_r+0xc2>
 80061b2:	1961      	adds	r1, r4, r5
 80061b4:	42a3      	cmp	r3, r4
 80061b6:	6025      	str	r5, [r4, #0]
 80061b8:	bf18      	it	ne
 80061ba:	6059      	strne	r1, [r3, #4]
 80061bc:	6863      	ldr	r3, [r4, #4]
 80061be:	bf08      	it	eq
 80061c0:	f8c8 1000 	streq.w	r1, [r8]
 80061c4:	5162      	str	r2, [r4, r5]
 80061c6:	604b      	str	r3, [r1, #4]
 80061c8:	4630      	mov	r0, r6
 80061ca:	f000 f82f 	bl	800622c <__malloc_unlock>
 80061ce:	f104 000b 	add.w	r0, r4, #11
 80061d2:	1d23      	adds	r3, r4, #4
 80061d4:	f020 0007 	bic.w	r0, r0, #7
 80061d8:	1ac2      	subs	r2, r0, r3
 80061da:	bf1c      	itt	ne
 80061dc:	1a1b      	subne	r3, r3, r0
 80061de:	50a3      	strne	r3, [r4, r2]
 80061e0:	e7af      	b.n	8006142 <_malloc_r+0x22>
 80061e2:	6862      	ldr	r2, [r4, #4]
 80061e4:	42a3      	cmp	r3, r4
 80061e6:	bf0c      	ite	eq
 80061e8:	f8c8 2000 	streq.w	r2, [r8]
 80061ec:	605a      	strne	r2, [r3, #4]
 80061ee:	e7eb      	b.n	80061c8 <_malloc_r+0xa8>
 80061f0:	4623      	mov	r3, r4
 80061f2:	6864      	ldr	r4, [r4, #4]
 80061f4:	e7ae      	b.n	8006154 <_malloc_r+0x34>
 80061f6:	463c      	mov	r4, r7
 80061f8:	687f      	ldr	r7, [r7, #4]
 80061fa:	e7b6      	b.n	800616a <_malloc_r+0x4a>
 80061fc:	461a      	mov	r2, r3
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	42a3      	cmp	r3, r4
 8006202:	d1fb      	bne.n	80061fc <_malloc_r+0xdc>
 8006204:	2300      	movs	r3, #0
 8006206:	6053      	str	r3, [r2, #4]
 8006208:	e7de      	b.n	80061c8 <_malloc_r+0xa8>
 800620a:	230c      	movs	r3, #12
 800620c:	6033      	str	r3, [r6, #0]
 800620e:	4630      	mov	r0, r6
 8006210:	f000 f80c 	bl	800622c <__malloc_unlock>
 8006214:	e794      	b.n	8006140 <_malloc_r+0x20>
 8006216:	6005      	str	r5, [r0, #0]
 8006218:	e7d6      	b.n	80061c8 <_malloc_r+0xa8>
 800621a:	bf00      	nop
 800621c:	200003f0 	.word	0x200003f0

08006220 <__malloc_lock>:
 8006220:	4801      	ldr	r0, [pc, #4]	@ (8006228 <__malloc_lock+0x8>)
 8006222:	f7ff bf0f 	b.w	8006044 <__retarget_lock_acquire_recursive>
 8006226:	bf00      	nop
 8006228:	200003e8 	.word	0x200003e8

0800622c <__malloc_unlock>:
 800622c:	4801      	ldr	r0, [pc, #4]	@ (8006234 <__malloc_unlock+0x8>)
 800622e:	f7ff bf0a 	b.w	8006046 <__retarget_lock_release_recursive>
 8006232:	bf00      	nop
 8006234:	200003e8 	.word	0x200003e8

08006238 <__ssputs_r>:
 8006238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800623c:	688e      	ldr	r6, [r1, #8]
 800623e:	461f      	mov	r7, r3
 8006240:	42be      	cmp	r6, r7
 8006242:	680b      	ldr	r3, [r1, #0]
 8006244:	4682      	mov	sl, r0
 8006246:	460c      	mov	r4, r1
 8006248:	4690      	mov	r8, r2
 800624a:	d82d      	bhi.n	80062a8 <__ssputs_r+0x70>
 800624c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006250:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006254:	d026      	beq.n	80062a4 <__ssputs_r+0x6c>
 8006256:	6965      	ldr	r5, [r4, #20]
 8006258:	6909      	ldr	r1, [r1, #16]
 800625a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800625e:	eba3 0901 	sub.w	r9, r3, r1
 8006262:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006266:	1c7b      	adds	r3, r7, #1
 8006268:	444b      	add	r3, r9
 800626a:	106d      	asrs	r5, r5, #1
 800626c:	429d      	cmp	r5, r3
 800626e:	bf38      	it	cc
 8006270:	461d      	movcc	r5, r3
 8006272:	0553      	lsls	r3, r2, #21
 8006274:	d527      	bpl.n	80062c6 <__ssputs_r+0x8e>
 8006276:	4629      	mov	r1, r5
 8006278:	f7ff ff52 	bl	8006120 <_malloc_r>
 800627c:	4606      	mov	r6, r0
 800627e:	b360      	cbz	r0, 80062da <__ssputs_r+0xa2>
 8006280:	6921      	ldr	r1, [r4, #16]
 8006282:	464a      	mov	r2, r9
 8006284:	f000 fae6 	bl	8006854 <memcpy>
 8006288:	89a3      	ldrh	r3, [r4, #12]
 800628a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800628e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006292:	81a3      	strh	r3, [r4, #12]
 8006294:	6126      	str	r6, [r4, #16]
 8006296:	6165      	str	r5, [r4, #20]
 8006298:	444e      	add	r6, r9
 800629a:	eba5 0509 	sub.w	r5, r5, r9
 800629e:	6026      	str	r6, [r4, #0]
 80062a0:	60a5      	str	r5, [r4, #8]
 80062a2:	463e      	mov	r6, r7
 80062a4:	42be      	cmp	r6, r7
 80062a6:	d900      	bls.n	80062aa <__ssputs_r+0x72>
 80062a8:	463e      	mov	r6, r7
 80062aa:	6820      	ldr	r0, [r4, #0]
 80062ac:	4632      	mov	r2, r6
 80062ae:	4641      	mov	r1, r8
 80062b0:	f000 faa6 	bl	8006800 <memmove>
 80062b4:	68a3      	ldr	r3, [r4, #8]
 80062b6:	1b9b      	subs	r3, r3, r6
 80062b8:	60a3      	str	r3, [r4, #8]
 80062ba:	6823      	ldr	r3, [r4, #0]
 80062bc:	4433      	add	r3, r6
 80062be:	6023      	str	r3, [r4, #0]
 80062c0:	2000      	movs	r0, #0
 80062c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062c6:	462a      	mov	r2, r5
 80062c8:	f000 fad2 	bl	8006870 <_realloc_r>
 80062cc:	4606      	mov	r6, r0
 80062ce:	2800      	cmp	r0, #0
 80062d0:	d1e0      	bne.n	8006294 <__ssputs_r+0x5c>
 80062d2:	6921      	ldr	r1, [r4, #16]
 80062d4:	4650      	mov	r0, sl
 80062d6:	f7ff feb7 	bl	8006048 <_free_r>
 80062da:	230c      	movs	r3, #12
 80062dc:	f8ca 3000 	str.w	r3, [sl]
 80062e0:	89a3      	ldrh	r3, [r4, #12]
 80062e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062e6:	81a3      	strh	r3, [r4, #12]
 80062e8:	f04f 30ff 	mov.w	r0, #4294967295
 80062ec:	e7e9      	b.n	80062c2 <__ssputs_r+0x8a>
	...

080062f0 <_svfiprintf_r>:
 80062f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062f4:	4698      	mov	r8, r3
 80062f6:	898b      	ldrh	r3, [r1, #12]
 80062f8:	061b      	lsls	r3, r3, #24
 80062fa:	b09d      	sub	sp, #116	@ 0x74
 80062fc:	4607      	mov	r7, r0
 80062fe:	460d      	mov	r5, r1
 8006300:	4614      	mov	r4, r2
 8006302:	d510      	bpl.n	8006326 <_svfiprintf_r+0x36>
 8006304:	690b      	ldr	r3, [r1, #16]
 8006306:	b973      	cbnz	r3, 8006326 <_svfiprintf_r+0x36>
 8006308:	2140      	movs	r1, #64	@ 0x40
 800630a:	f7ff ff09 	bl	8006120 <_malloc_r>
 800630e:	6028      	str	r0, [r5, #0]
 8006310:	6128      	str	r0, [r5, #16]
 8006312:	b930      	cbnz	r0, 8006322 <_svfiprintf_r+0x32>
 8006314:	230c      	movs	r3, #12
 8006316:	603b      	str	r3, [r7, #0]
 8006318:	f04f 30ff 	mov.w	r0, #4294967295
 800631c:	b01d      	add	sp, #116	@ 0x74
 800631e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006322:	2340      	movs	r3, #64	@ 0x40
 8006324:	616b      	str	r3, [r5, #20]
 8006326:	2300      	movs	r3, #0
 8006328:	9309      	str	r3, [sp, #36]	@ 0x24
 800632a:	2320      	movs	r3, #32
 800632c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006330:	f8cd 800c 	str.w	r8, [sp, #12]
 8006334:	2330      	movs	r3, #48	@ 0x30
 8006336:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80064d4 <_svfiprintf_r+0x1e4>
 800633a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800633e:	f04f 0901 	mov.w	r9, #1
 8006342:	4623      	mov	r3, r4
 8006344:	469a      	mov	sl, r3
 8006346:	f813 2b01 	ldrb.w	r2, [r3], #1
 800634a:	b10a      	cbz	r2, 8006350 <_svfiprintf_r+0x60>
 800634c:	2a25      	cmp	r2, #37	@ 0x25
 800634e:	d1f9      	bne.n	8006344 <_svfiprintf_r+0x54>
 8006350:	ebba 0b04 	subs.w	fp, sl, r4
 8006354:	d00b      	beq.n	800636e <_svfiprintf_r+0x7e>
 8006356:	465b      	mov	r3, fp
 8006358:	4622      	mov	r2, r4
 800635a:	4629      	mov	r1, r5
 800635c:	4638      	mov	r0, r7
 800635e:	f7ff ff6b 	bl	8006238 <__ssputs_r>
 8006362:	3001      	adds	r0, #1
 8006364:	f000 80a7 	beq.w	80064b6 <_svfiprintf_r+0x1c6>
 8006368:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800636a:	445a      	add	r2, fp
 800636c:	9209      	str	r2, [sp, #36]	@ 0x24
 800636e:	f89a 3000 	ldrb.w	r3, [sl]
 8006372:	2b00      	cmp	r3, #0
 8006374:	f000 809f 	beq.w	80064b6 <_svfiprintf_r+0x1c6>
 8006378:	2300      	movs	r3, #0
 800637a:	f04f 32ff 	mov.w	r2, #4294967295
 800637e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006382:	f10a 0a01 	add.w	sl, sl, #1
 8006386:	9304      	str	r3, [sp, #16]
 8006388:	9307      	str	r3, [sp, #28]
 800638a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800638e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006390:	4654      	mov	r4, sl
 8006392:	2205      	movs	r2, #5
 8006394:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006398:	484e      	ldr	r0, [pc, #312]	@ (80064d4 <_svfiprintf_r+0x1e4>)
 800639a:	f7f9 ff19 	bl	80001d0 <memchr>
 800639e:	9a04      	ldr	r2, [sp, #16]
 80063a0:	b9d8      	cbnz	r0, 80063da <_svfiprintf_r+0xea>
 80063a2:	06d0      	lsls	r0, r2, #27
 80063a4:	bf44      	itt	mi
 80063a6:	2320      	movmi	r3, #32
 80063a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063ac:	0711      	lsls	r1, r2, #28
 80063ae:	bf44      	itt	mi
 80063b0:	232b      	movmi	r3, #43	@ 0x2b
 80063b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063b6:	f89a 3000 	ldrb.w	r3, [sl]
 80063ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80063bc:	d015      	beq.n	80063ea <_svfiprintf_r+0xfa>
 80063be:	9a07      	ldr	r2, [sp, #28]
 80063c0:	4654      	mov	r4, sl
 80063c2:	2000      	movs	r0, #0
 80063c4:	f04f 0c0a 	mov.w	ip, #10
 80063c8:	4621      	mov	r1, r4
 80063ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063ce:	3b30      	subs	r3, #48	@ 0x30
 80063d0:	2b09      	cmp	r3, #9
 80063d2:	d94b      	bls.n	800646c <_svfiprintf_r+0x17c>
 80063d4:	b1b0      	cbz	r0, 8006404 <_svfiprintf_r+0x114>
 80063d6:	9207      	str	r2, [sp, #28]
 80063d8:	e014      	b.n	8006404 <_svfiprintf_r+0x114>
 80063da:	eba0 0308 	sub.w	r3, r0, r8
 80063de:	fa09 f303 	lsl.w	r3, r9, r3
 80063e2:	4313      	orrs	r3, r2
 80063e4:	9304      	str	r3, [sp, #16]
 80063e6:	46a2      	mov	sl, r4
 80063e8:	e7d2      	b.n	8006390 <_svfiprintf_r+0xa0>
 80063ea:	9b03      	ldr	r3, [sp, #12]
 80063ec:	1d19      	adds	r1, r3, #4
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	9103      	str	r1, [sp, #12]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	bfbb      	ittet	lt
 80063f6:	425b      	neglt	r3, r3
 80063f8:	f042 0202 	orrlt.w	r2, r2, #2
 80063fc:	9307      	strge	r3, [sp, #28]
 80063fe:	9307      	strlt	r3, [sp, #28]
 8006400:	bfb8      	it	lt
 8006402:	9204      	strlt	r2, [sp, #16]
 8006404:	7823      	ldrb	r3, [r4, #0]
 8006406:	2b2e      	cmp	r3, #46	@ 0x2e
 8006408:	d10a      	bne.n	8006420 <_svfiprintf_r+0x130>
 800640a:	7863      	ldrb	r3, [r4, #1]
 800640c:	2b2a      	cmp	r3, #42	@ 0x2a
 800640e:	d132      	bne.n	8006476 <_svfiprintf_r+0x186>
 8006410:	9b03      	ldr	r3, [sp, #12]
 8006412:	1d1a      	adds	r2, r3, #4
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	9203      	str	r2, [sp, #12]
 8006418:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800641c:	3402      	adds	r4, #2
 800641e:	9305      	str	r3, [sp, #20]
 8006420:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80064e4 <_svfiprintf_r+0x1f4>
 8006424:	7821      	ldrb	r1, [r4, #0]
 8006426:	2203      	movs	r2, #3
 8006428:	4650      	mov	r0, sl
 800642a:	f7f9 fed1 	bl	80001d0 <memchr>
 800642e:	b138      	cbz	r0, 8006440 <_svfiprintf_r+0x150>
 8006430:	9b04      	ldr	r3, [sp, #16]
 8006432:	eba0 000a 	sub.w	r0, r0, sl
 8006436:	2240      	movs	r2, #64	@ 0x40
 8006438:	4082      	lsls	r2, r0
 800643a:	4313      	orrs	r3, r2
 800643c:	3401      	adds	r4, #1
 800643e:	9304      	str	r3, [sp, #16]
 8006440:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006444:	4824      	ldr	r0, [pc, #144]	@ (80064d8 <_svfiprintf_r+0x1e8>)
 8006446:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800644a:	2206      	movs	r2, #6
 800644c:	f7f9 fec0 	bl	80001d0 <memchr>
 8006450:	2800      	cmp	r0, #0
 8006452:	d036      	beq.n	80064c2 <_svfiprintf_r+0x1d2>
 8006454:	4b21      	ldr	r3, [pc, #132]	@ (80064dc <_svfiprintf_r+0x1ec>)
 8006456:	bb1b      	cbnz	r3, 80064a0 <_svfiprintf_r+0x1b0>
 8006458:	9b03      	ldr	r3, [sp, #12]
 800645a:	3307      	adds	r3, #7
 800645c:	f023 0307 	bic.w	r3, r3, #7
 8006460:	3308      	adds	r3, #8
 8006462:	9303      	str	r3, [sp, #12]
 8006464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006466:	4433      	add	r3, r6
 8006468:	9309      	str	r3, [sp, #36]	@ 0x24
 800646a:	e76a      	b.n	8006342 <_svfiprintf_r+0x52>
 800646c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006470:	460c      	mov	r4, r1
 8006472:	2001      	movs	r0, #1
 8006474:	e7a8      	b.n	80063c8 <_svfiprintf_r+0xd8>
 8006476:	2300      	movs	r3, #0
 8006478:	3401      	adds	r4, #1
 800647a:	9305      	str	r3, [sp, #20]
 800647c:	4619      	mov	r1, r3
 800647e:	f04f 0c0a 	mov.w	ip, #10
 8006482:	4620      	mov	r0, r4
 8006484:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006488:	3a30      	subs	r2, #48	@ 0x30
 800648a:	2a09      	cmp	r2, #9
 800648c:	d903      	bls.n	8006496 <_svfiprintf_r+0x1a6>
 800648e:	2b00      	cmp	r3, #0
 8006490:	d0c6      	beq.n	8006420 <_svfiprintf_r+0x130>
 8006492:	9105      	str	r1, [sp, #20]
 8006494:	e7c4      	b.n	8006420 <_svfiprintf_r+0x130>
 8006496:	fb0c 2101 	mla	r1, ip, r1, r2
 800649a:	4604      	mov	r4, r0
 800649c:	2301      	movs	r3, #1
 800649e:	e7f0      	b.n	8006482 <_svfiprintf_r+0x192>
 80064a0:	ab03      	add	r3, sp, #12
 80064a2:	9300      	str	r3, [sp, #0]
 80064a4:	462a      	mov	r2, r5
 80064a6:	4b0e      	ldr	r3, [pc, #56]	@ (80064e0 <_svfiprintf_r+0x1f0>)
 80064a8:	a904      	add	r1, sp, #16
 80064aa:	4638      	mov	r0, r7
 80064ac:	f3af 8000 	nop.w
 80064b0:	1c42      	adds	r2, r0, #1
 80064b2:	4606      	mov	r6, r0
 80064b4:	d1d6      	bne.n	8006464 <_svfiprintf_r+0x174>
 80064b6:	89ab      	ldrh	r3, [r5, #12]
 80064b8:	065b      	lsls	r3, r3, #25
 80064ba:	f53f af2d 	bmi.w	8006318 <_svfiprintf_r+0x28>
 80064be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064c0:	e72c      	b.n	800631c <_svfiprintf_r+0x2c>
 80064c2:	ab03      	add	r3, sp, #12
 80064c4:	9300      	str	r3, [sp, #0]
 80064c6:	462a      	mov	r2, r5
 80064c8:	4b05      	ldr	r3, [pc, #20]	@ (80064e0 <_svfiprintf_r+0x1f0>)
 80064ca:	a904      	add	r1, sp, #16
 80064cc:	4638      	mov	r0, r7
 80064ce:	f000 f879 	bl	80065c4 <_printf_i>
 80064d2:	e7ed      	b.n	80064b0 <_svfiprintf_r+0x1c0>
 80064d4:	08007b74 	.word	0x08007b74
 80064d8:	08007b7e 	.word	0x08007b7e
 80064dc:	00000000 	.word	0x00000000
 80064e0:	08006239 	.word	0x08006239
 80064e4:	08007b7a 	.word	0x08007b7a

080064e8 <_printf_common>:
 80064e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064ec:	4616      	mov	r6, r2
 80064ee:	4698      	mov	r8, r3
 80064f0:	688a      	ldr	r2, [r1, #8]
 80064f2:	690b      	ldr	r3, [r1, #16]
 80064f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064f8:	4293      	cmp	r3, r2
 80064fa:	bfb8      	it	lt
 80064fc:	4613      	movlt	r3, r2
 80064fe:	6033      	str	r3, [r6, #0]
 8006500:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006504:	4607      	mov	r7, r0
 8006506:	460c      	mov	r4, r1
 8006508:	b10a      	cbz	r2, 800650e <_printf_common+0x26>
 800650a:	3301      	adds	r3, #1
 800650c:	6033      	str	r3, [r6, #0]
 800650e:	6823      	ldr	r3, [r4, #0]
 8006510:	0699      	lsls	r1, r3, #26
 8006512:	bf42      	ittt	mi
 8006514:	6833      	ldrmi	r3, [r6, #0]
 8006516:	3302      	addmi	r3, #2
 8006518:	6033      	strmi	r3, [r6, #0]
 800651a:	6825      	ldr	r5, [r4, #0]
 800651c:	f015 0506 	ands.w	r5, r5, #6
 8006520:	d106      	bne.n	8006530 <_printf_common+0x48>
 8006522:	f104 0a19 	add.w	sl, r4, #25
 8006526:	68e3      	ldr	r3, [r4, #12]
 8006528:	6832      	ldr	r2, [r6, #0]
 800652a:	1a9b      	subs	r3, r3, r2
 800652c:	42ab      	cmp	r3, r5
 800652e:	dc26      	bgt.n	800657e <_printf_common+0x96>
 8006530:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006534:	6822      	ldr	r2, [r4, #0]
 8006536:	3b00      	subs	r3, #0
 8006538:	bf18      	it	ne
 800653a:	2301      	movne	r3, #1
 800653c:	0692      	lsls	r2, r2, #26
 800653e:	d42b      	bmi.n	8006598 <_printf_common+0xb0>
 8006540:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006544:	4641      	mov	r1, r8
 8006546:	4638      	mov	r0, r7
 8006548:	47c8      	blx	r9
 800654a:	3001      	adds	r0, #1
 800654c:	d01e      	beq.n	800658c <_printf_common+0xa4>
 800654e:	6823      	ldr	r3, [r4, #0]
 8006550:	6922      	ldr	r2, [r4, #16]
 8006552:	f003 0306 	and.w	r3, r3, #6
 8006556:	2b04      	cmp	r3, #4
 8006558:	bf02      	ittt	eq
 800655a:	68e5      	ldreq	r5, [r4, #12]
 800655c:	6833      	ldreq	r3, [r6, #0]
 800655e:	1aed      	subeq	r5, r5, r3
 8006560:	68a3      	ldr	r3, [r4, #8]
 8006562:	bf0c      	ite	eq
 8006564:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006568:	2500      	movne	r5, #0
 800656a:	4293      	cmp	r3, r2
 800656c:	bfc4      	itt	gt
 800656e:	1a9b      	subgt	r3, r3, r2
 8006570:	18ed      	addgt	r5, r5, r3
 8006572:	2600      	movs	r6, #0
 8006574:	341a      	adds	r4, #26
 8006576:	42b5      	cmp	r5, r6
 8006578:	d11a      	bne.n	80065b0 <_printf_common+0xc8>
 800657a:	2000      	movs	r0, #0
 800657c:	e008      	b.n	8006590 <_printf_common+0xa8>
 800657e:	2301      	movs	r3, #1
 8006580:	4652      	mov	r2, sl
 8006582:	4641      	mov	r1, r8
 8006584:	4638      	mov	r0, r7
 8006586:	47c8      	blx	r9
 8006588:	3001      	adds	r0, #1
 800658a:	d103      	bne.n	8006594 <_printf_common+0xac>
 800658c:	f04f 30ff 	mov.w	r0, #4294967295
 8006590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006594:	3501      	adds	r5, #1
 8006596:	e7c6      	b.n	8006526 <_printf_common+0x3e>
 8006598:	18e1      	adds	r1, r4, r3
 800659a:	1c5a      	adds	r2, r3, #1
 800659c:	2030      	movs	r0, #48	@ 0x30
 800659e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80065a2:	4422      	add	r2, r4
 80065a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80065a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80065ac:	3302      	adds	r3, #2
 80065ae:	e7c7      	b.n	8006540 <_printf_common+0x58>
 80065b0:	2301      	movs	r3, #1
 80065b2:	4622      	mov	r2, r4
 80065b4:	4641      	mov	r1, r8
 80065b6:	4638      	mov	r0, r7
 80065b8:	47c8      	blx	r9
 80065ba:	3001      	adds	r0, #1
 80065bc:	d0e6      	beq.n	800658c <_printf_common+0xa4>
 80065be:	3601      	adds	r6, #1
 80065c0:	e7d9      	b.n	8006576 <_printf_common+0x8e>
	...

080065c4 <_printf_i>:
 80065c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065c8:	7e0f      	ldrb	r7, [r1, #24]
 80065ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80065cc:	2f78      	cmp	r7, #120	@ 0x78
 80065ce:	4691      	mov	r9, r2
 80065d0:	4680      	mov	r8, r0
 80065d2:	460c      	mov	r4, r1
 80065d4:	469a      	mov	sl, r3
 80065d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80065da:	d807      	bhi.n	80065ec <_printf_i+0x28>
 80065dc:	2f62      	cmp	r7, #98	@ 0x62
 80065de:	d80a      	bhi.n	80065f6 <_printf_i+0x32>
 80065e0:	2f00      	cmp	r7, #0
 80065e2:	f000 80d1 	beq.w	8006788 <_printf_i+0x1c4>
 80065e6:	2f58      	cmp	r7, #88	@ 0x58
 80065e8:	f000 80b8 	beq.w	800675c <_printf_i+0x198>
 80065ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80065f4:	e03a      	b.n	800666c <_printf_i+0xa8>
 80065f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80065fa:	2b15      	cmp	r3, #21
 80065fc:	d8f6      	bhi.n	80065ec <_printf_i+0x28>
 80065fe:	a101      	add	r1, pc, #4	@ (adr r1, 8006604 <_printf_i+0x40>)
 8006600:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006604:	0800665d 	.word	0x0800665d
 8006608:	08006671 	.word	0x08006671
 800660c:	080065ed 	.word	0x080065ed
 8006610:	080065ed 	.word	0x080065ed
 8006614:	080065ed 	.word	0x080065ed
 8006618:	080065ed 	.word	0x080065ed
 800661c:	08006671 	.word	0x08006671
 8006620:	080065ed 	.word	0x080065ed
 8006624:	080065ed 	.word	0x080065ed
 8006628:	080065ed 	.word	0x080065ed
 800662c:	080065ed 	.word	0x080065ed
 8006630:	0800676f 	.word	0x0800676f
 8006634:	0800669b 	.word	0x0800669b
 8006638:	08006729 	.word	0x08006729
 800663c:	080065ed 	.word	0x080065ed
 8006640:	080065ed 	.word	0x080065ed
 8006644:	08006791 	.word	0x08006791
 8006648:	080065ed 	.word	0x080065ed
 800664c:	0800669b 	.word	0x0800669b
 8006650:	080065ed 	.word	0x080065ed
 8006654:	080065ed 	.word	0x080065ed
 8006658:	08006731 	.word	0x08006731
 800665c:	6833      	ldr	r3, [r6, #0]
 800665e:	1d1a      	adds	r2, r3, #4
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	6032      	str	r2, [r6, #0]
 8006664:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006668:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800666c:	2301      	movs	r3, #1
 800666e:	e09c      	b.n	80067aa <_printf_i+0x1e6>
 8006670:	6833      	ldr	r3, [r6, #0]
 8006672:	6820      	ldr	r0, [r4, #0]
 8006674:	1d19      	adds	r1, r3, #4
 8006676:	6031      	str	r1, [r6, #0]
 8006678:	0606      	lsls	r6, r0, #24
 800667a:	d501      	bpl.n	8006680 <_printf_i+0xbc>
 800667c:	681d      	ldr	r5, [r3, #0]
 800667e:	e003      	b.n	8006688 <_printf_i+0xc4>
 8006680:	0645      	lsls	r5, r0, #25
 8006682:	d5fb      	bpl.n	800667c <_printf_i+0xb8>
 8006684:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006688:	2d00      	cmp	r5, #0
 800668a:	da03      	bge.n	8006694 <_printf_i+0xd0>
 800668c:	232d      	movs	r3, #45	@ 0x2d
 800668e:	426d      	negs	r5, r5
 8006690:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006694:	4858      	ldr	r0, [pc, #352]	@ (80067f8 <_printf_i+0x234>)
 8006696:	230a      	movs	r3, #10
 8006698:	e011      	b.n	80066be <_printf_i+0xfa>
 800669a:	6821      	ldr	r1, [r4, #0]
 800669c:	6833      	ldr	r3, [r6, #0]
 800669e:	0608      	lsls	r0, r1, #24
 80066a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80066a4:	d402      	bmi.n	80066ac <_printf_i+0xe8>
 80066a6:	0649      	lsls	r1, r1, #25
 80066a8:	bf48      	it	mi
 80066aa:	b2ad      	uxthmi	r5, r5
 80066ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80066ae:	4852      	ldr	r0, [pc, #328]	@ (80067f8 <_printf_i+0x234>)
 80066b0:	6033      	str	r3, [r6, #0]
 80066b2:	bf14      	ite	ne
 80066b4:	230a      	movne	r3, #10
 80066b6:	2308      	moveq	r3, #8
 80066b8:	2100      	movs	r1, #0
 80066ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80066be:	6866      	ldr	r6, [r4, #4]
 80066c0:	60a6      	str	r6, [r4, #8]
 80066c2:	2e00      	cmp	r6, #0
 80066c4:	db05      	blt.n	80066d2 <_printf_i+0x10e>
 80066c6:	6821      	ldr	r1, [r4, #0]
 80066c8:	432e      	orrs	r6, r5
 80066ca:	f021 0104 	bic.w	r1, r1, #4
 80066ce:	6021      	str	r1, [r4, #0]
 80066d0:	d04b      	beq.n	800676a <_printf_i+0x1a6>
 80066d2:	4616      	mov	r6, r2
 80066d4:	fbb5 f1f3 	udiv	r1, r5, r3
 80066d8:	fb03 5711 	mls	r7, r3, r1, r5
 80066dc:	5dc7      	ldrb	r7, [r0, r7]
 80066de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80066e2:	462f      	mov	r7, r5
 80066e4:	42bb      	cmp	r3, r7
 80066e6:	460d      	mov	r5, r1
 80066e8:	d9f4      	bls.n	80066d4 <_printf_i+0x110>
 80066ea:	2b08      	cmp	r3, #8
 80066ec:	d10b      	bne.n	8006706 <_printf_i+0x142>
 80066ee:	6823      	ldr	r3, [r4, #0]
 80066f0:	07df      	lsls	r7, r3, #31
 80066f2:	d508      	bpl.n	8006706 <_printf_i+0x142>
 80066f4:	6923      	ldr	r3, [r4, #16]
 80066f6:	6861      	ldr	r1, [r4, #4]
 80066f8:	4299      	cmp	r1, r3
 80066fa:	bfde      	ittt	le
 80066fc:	2330      	movle	r3, #48	@ 0x30
 80066fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006702:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006706:	1b92      	subs	r2, r2, r6
 8006708:	6122      	str	r2, [r4, #16]
 800670a:	f8cd a000 	str.w	sl, [sp]
 800670e:	464b      	mov	r3, r9
 8006710:	aa03      	add	r2, sp, #12
 8006712:	4621      	mov	r1, r4
 8006714:	4640      	mov	r0, r8
 8006716:	f7ff fee7 	bl	80064e8 <_printf_common>
 800671a:	3001      	adds	r0, #1
 800671c:	d14a      	bne.n	80067b4 <_printf_i+0x1f0>
 800671e:	f04f 30ff 	mov.w	r0, #4294967295
 8006722:	b004      	add	sp, #16
 8006724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006728:	6823      	ldr	r3, [r4, #0]
 800672a:	f043 0320 	orr.w	r3, r3, #32
 800672e:	6023      	str	r3, [r4, #0]
 8006730:	4832      	ldr	r0, [pc, #200]	@ (80067fc <_printf_i+0x238>)
 8006732:	2778      	movs	r7, #120	@ 0x78
 8006734:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006738:	6823      	ldr	r3, [r4, #0]
 800673a:	6831      	ldr	r1, [r6, #0]
 800673c:	061f      	lsls	r7, r3, #24
 800673e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006742:	d402      	bmi.n	800674a <_printf_i+0x186>
 8006744:	065f      	lsls	r7, r3, #25
 8006746:	bf48      	it	mi
 8006748:	b2ad      	uxthmi	r5, r5
 800674a:	6031      	str	r1, [r6, #0]
 800674c:	07d9      	lsls	r1, r3, #31
 800674e:	bf44      	itt	mi
 8006750:	f043 0320 	orrmi.w	r3, r3, #32
 8006754:	6023      	strmi	r3, [r4, #0]
 8006756:	b11d      	cbz	r5, 8006760 <_printf_i+0x19c>
 8006758:	2310      	movs	r3, #16
 800675a:	e7ad      	b.n	80066b8 <_printf_i+0xf4>
 800675c:	4826      	ldr	r0, [pc, #152]	@ (80067f8 <_printf_i+0x234>)
 800675e:	e7e9      	b.n	8006734 <_printf_i+0x170>
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	f023 0320 	bic.w	r3, r3, #32
 8006766:	6023      	str	r3, [r4, #0]
 8006768:	e7f6      	b.n	8006758 <_printf_i+0x194>
 800676a:	4616      	mov	r6, r2
 800676c:	e7bd      	b.n	80066ea <_printf_i+0x126>
 800676e:	6833      	ldr	r3, [r6, #0]
 8006770:	6825      	ldr	r5, [r4, #0]
 8006772:	6961      	ldr	r1, [r4, #20]
 8006774:	1d18      	adds	r0, r3, #4
 8006776:	6030      	str	r0, [r6, #0]
 8006778:	062e      	lsls	r6, r5, #24
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	d501      	bpl.n	8006782 <_printf_i+0x1be>
 800677e:	6019      	str	r1, [r3, #0]
 8006780:	e002      	b.n	8006788 <_printf_i+0x1c4>
 8006782:	0668      	lsls	r0, r5, #25
 8006784:	d5fb      	bpl.n	800677e <_printf_i+0x1ba>
 8006786:	8019      	strh	r1, [r3, #0]
 8006788:	2300      	movs	r3, #0
 800678a:	6123      	str	r3, [r4, #16]
 800678c:	4616      	mov	r6, r2
 800678e:	e7bc      	b.n	800670a <_printf_i+0x146>
 8006790:	6833      	ldr	r3, [r6, #0]
 8006792:	1d1a      	adds	r2, r3, #4
 8006794:	6032      	str	r2, [r6, #0]
 8006796:	681e      	ldr	r6, [r3, #0]
 8006798:	6862      	ldr	r2, [r4, #4]
 800679a:	2100      	movs	r1, #0
 800679c:	4630      	mov	r0, r6
 800679e:	f7f9 fd17 	bl	80001d0 <memchr>
 80067a2:	b108      	cbz	r0, 80067a8 <_printf_i+0x1e4>
 80067a4:	1b80      	subs	r0, r0, r6
 80067a6:	6060      	str	r0, [r4, #4]
 80067a8:	6863      	ldr	r3, [r4, #4]
 80067aa:	6123      	str	r3, [r4, #16]
 80067ac:	2300      	movs	r3, #0
 80067ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067b2:	e7aa      	b.n	800670a <_printf_i+0x146>
 80067b4:	6923      	ldr	r3, [r4, #16]
 80067b6:	4632      	mov	r2, r6
 80067b8:	4649      	mov	r1, r9
 80067ba:	4640      	mov	r0, r8
 80067bc:	47d0      	blx	sl
 80067be:	3001      	adds	r0, #1
 80067c0:	d0ad      	beq.n	800671e <_printf_i+0x15a>
 80067c2:	6823      	ldr	r3, [r4, #0]
 80067c4:	079b      	lsls	r3, r3, #30
 80067c6:	d413      	bmi.n	80067f0 <_printf_i+0x22c>
 80067c8:	68e0      	ldr	r0, [r4, #12]
 80067ca:	9b03      	ldr	r3, [sp, #12]
 80067cc:	4298      	cmp	r0, r3
 80067ce:	bfb8      	it	lt
 80067d0:	4618      	movlt	r0, r3
 80067d2:	e7a6      	b.n	8006722 <_printf_i+0x15e>
 80067d4:	2301      	movs	r3, #1
 80067d6:	4632      	mov	r2, r6
 80067d8:	4649      	mov	r1, r9
 80067da:	4640      	mov	r0, r8
 80067dc:	47d0      	blx	sl
 80067de:	3001      	adds	r0, #1
 80067e0:	d09d      	beq.n	800671e <_printf_i+0x15a>
 80067e2:	3501      	adds	r5, #1
 80067e4:	68e3      	ldr	r3, [r4, #12]
 80067e6:	9903      	ldr	r1, [sp, #12]
 80067e8:	1a5b      	subs	r3, r3, r1
 80067ea:	42ab      	cmp	r3, r5
 80067ec:	dcf2      	bgt.n	80067d4 <_printf_i+0x210>
 80067ee:	e7eb      	b.n	80067c8 <_printf_i+0x204>
 80067f0:	2500      	movs	r5, #0
 80067f2:	f104 0619 	add.w	r6, r4, #25
 80067f6:	e7f5      	b.n	80067e4 <_printf_i+0x220>
 80067f8:	08007b85 	.word	0x08007b85
 80067fc:	08007b96 	.word	0x08007b96

08006800 <memmove>:
 8006800:	4288      	cmp	r0, r1
 8006802:	b510      	push	{r4, lr}
 8006804:	eb01 0402 	add.w	r4, r1, r2
 8006808:	d902      	bls.n	8006810 <memmove+0x10>
 800680a:	4284      	cmp	r4, r0
 800680c:	4623      	mov	r3, r4
 800680e:	d807      	bhi.n	8006820 <memmove+0x20>
 8006810:	1e43      	subs	r3, r0, #1
 8006812:	42a1      	cmp	r1, r4
 8006814:	d008      	beq.n	8006828 <memmove+0x28>
 8006816:	f811 2b01 	ldrb.w	r2, [r1], #1
 800681a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800681e:	e7f8      	b.n	8006812 <memmove+0x12>
 8006820:	4402      	add	r2, r0
 8006822:	4601      	mov	r1, r0
 8006824:	428a      	cmp	r2, r1
 8006826:	d100      	bne.n	800682a <memmove+0x2a>
 8006828:	bd10      	pop	{r4, pc}
 800682a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800682e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006832:	e7f7      	b.n	8006824 <memmove+0x24>

08006834 <_sbrk_r>:
 8006834:	b538      	push	{r3, r4, r5, lr}
 8006836:	4d06      	ldr	r5, [pc, #24]	@ (8006850 <_sbrk_r+0x1c>)
 8006838:	2300      	movs	r3, #0
 800683a:	4604      	mov	r4, r0
 800683c:	4608      	mov	r0, r1
 800683e:	602b      	str	r3, [r5, #0]
 8006840:	f7fc f87a 	bl	8002938 <_sbrk>
 8006844:	1c43      	adds	r3, r0, #1
 8006846:	d102      	bne.n	800684e <_sbrk_r+0x1a>
 8006848:	682b      	ldr	r3, [r5, #0]
 800684a:	b103      	cbz	r3, 800684e <_sbrk_r+0x1a>
 800684c:	6023      	str	r3, [r4, #0]
 800684e:	bd38      	pop	{r3, r4, r5, pc}
 8006850:	200003e4 	.word	0x200003e4

08006854 <memcpy>:
 8006854:	440a      	add	r2, r1
 8006856:	4291      	cmp	r1, r2
 8006858:	f100 33ff 	add.w	r3, r0, #4294967295
 800685c:	d100      	bne.n	8006860 <memcpy+0xc>
 800685e:	4770      	bx	lr
 8006860:	b510      	push	{r4, lr}
 8006862:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006866:	f803 4f01 	strb.w	r4, [r3, #1]!
 800686a:	4291      	cmp	r1, r2
 800686c:	d1f9      	bne.n	8006862 <memcpy+0xe>
 800686e:	bd10      	pop	{r4, pc}

08006870 <_realloc_r>:
 8006870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006874:	4607      	mov	r7, r0
 8006876:	4614      	mov	r4, r2
 8006878:	460d      	mov	r5, r1
 800687a:	b921      	cbnz	r1, 8006886 <_realloc_r+0x16>
 800687c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006880:	4611      	mov	r1, r2
 8006882:	f7ff bc4d 	b.w	8006120 <_malloc_r>
 8006886:	b92a      	cbnz	r2, 8006894 <_realloc_r+0x24>
 8006888:	f7ff fbde 	bl	8006048 <_free_r>
 800688c:	4625      	mov	r5, r4
 800688e:	4628      	mov	r0, r5
 8006890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006894:	f000 f81a 	bl	80068cc <_malloc_usable_size_r>
 8006898:	4284      	cmp	r4, r0
 800689a:	4606      	mov	r6, r0
 800689c:	d802      	bhi.n	80068a4 <_realloc_r+0x34>
 800689e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80068a2:	d8f4      	bhi.n	800688e <_realloc_r+0x1e>
 80068a4:	4621      	mov	r1, r4
 80068a6:	4638      	mov	r0, r7
 80068a8:	f7ff fc3a 	bl	8006120 <_malloc_r>
 80068ac:	4680      	mov	r8, r0
 80068ae:	b908      	cbnz	r0, 80068b4 <_realloc_r+0x44>
 80068b0:	4645      	mov	r5, r8
 80068b2:	e7ec      	b.n	800688e <_realloc_r+0x1e>
 80068b4:	42b4      	cmp	r4, r6
 80068b6:	4622      	mov	r2, r4
 80068b8:	4629      	mov	r1, r5
 80068ba:	bf28      	it	cs
 80068bc:	4632      	movcs	r2, r6
 80068be:	f7ff ffc9 	bl	8006854 <memcpy>
 80068c2:	4629      	mov	r1, r5
 80068c4:	4638      	mov	r0, r7
 80068c6:	f7ff fbbf 	bl	8006048 <_free_r>
 80068ca:	e7f1      	b.n	80068b0 <_realloc_r+0x40>

080068cc <_malloc_usable_size_r>:
 80068cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068d0:	1f18      	subs	r0, r3, #4
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	bfbc      	itt	lt
 80068d6:	580b      	ldrlt	r3, [r1, r0]
 80068d8:	18c0      	addlt	r0, r0, r3
 80068da:	4770      	bx	lr

080068dc <_init>:
 80068dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068de:	bf00      	nop
 80068e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068e2:	bc08      	pop	{r3}
 80068e4:	469e      	mov	lr, r3
 80068e6:	4770      	bx	lr

080068e8 <_fini>:
 80068e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ea:	bf00      	nop
 80068ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ee:	bc08      	pop	{r3}
 80068f0:	469e      	mov	lr, r3
 80068f2:	4770      	bx	lr
