Analysis & Synthesis report for de0nano_embedding
Tue Mar 19 11:03:53 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Controller_Unit:CONTROL
 12. Parameter Settings for User Entity Instance: ALP:DATAPATH|alu:ALU
 13. Parameter Settings for User Entity Instance: ALP:DATAPATH|mux4:inst6
 14. Parameter Settings for User Entity Instance: ALP:DATAPATH|Constant_Value_Generator:inst5
 15. Parameter Settings for User Entity Instance: ALP:DATAPATH|shift_reg:AccReg
 16. Parameter Settings for User Entity Instance: ALP:DATAPATH|shift_reg:QReg
 17. Parameter Settings for User Entity Instance: ALP:DATAPATH|mux2:inst13
 18. Parameter Settings for User Entity Instance: ALP:DATAPATH|register_B:R1reg
 19. Parameter Settings for User Entity Instance: ALP:DATAPATH|mux2:regbmux
 20. Parameter Settings for User Entity Instance: ALP:DATAPATH|register_B:R0reg
 21. Parameter Settings for User Entity Instance: ALP:DATAPATH|mux4:inst8
 22. Parameter Settings for User Entity Instance: ALP:DATAPATH|mux4:Bmux
 23. Parameter Settings for User Entity Instance: ALP:DATAPATH|Constant_Value_Generator:inst7
 24. Parameter Settings for User Entity Instance: ALP:DATAPATH|Constant_Value_Generator:inst9
 25. Parameter Settings for User Entity Instance: ALP:DATAPATH|register_A:Qzero
 26. Parameter Settings for User Entity Instance: ALP:DATAPATH|register_A:ERR_E
 27. Parameter Settings for User Entity Instance: ALP:DATAPATH|mux2:inst17
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 19 11:03:53 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; de0nano_embedding                           ;
; Top-level Entity Name              ; de0nano_embedding                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 342                                         ;
;     Total combinational functions  ; 342                                         ;
;     Dedicated logic registers      ; 27                                          ;
; Total registers                    ; 27                                          ;
; Total pins                         ; 101                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; de0nano_embedding  ; de0nano_embedding  ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------+---------+
; Controller_Unit.v                ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v          ;         ;
; shift_reg.v                      ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/shift_reg.v                ;         ;
; register_B.v                     ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_B.v               ;         ;
; register_A.v                     ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_A.v               ;         ;
; mux4.v                           ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/mux4.v                     ;         ;
; mux2.v                           ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/mux2.v                     ;         ;
; Constant_Value_Generator.v       ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Constant_Value_Generator.v ;         ;
; alu.v                            ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v                      ;         ;
; ALP.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf                    ;         ;
; de0nano_embedding.v              ; yes             ; User Verilog HDL File              ; C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v        ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimated Total logic elements              ; 342                           ;
;                                             ;                               ;
; Total combinational functions               ; 342                           ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 206                           ;
;     -- 3 input functions                    ; 99                            ;
;     -- <=2 input functions                  ; 37                            ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 330                           ;
;     -- arithmetic mode                      ; 12                            ;
;                                             ;                               ;
; Total registers                             ; 27                            ;
;     -- Dedicated logic registers            ; 27                            ;
;     -- I/O registers                        ; 0                             ;
;                                             ;                               ;
; I/O pins                                    ; 101                           ;
;                                             ;                               ;
; Embedded Multiplier 9-bit elements          ; 0                             ;
;                                             ;                               ;
; Maximum fan-out node                        ; Controller_Unit:CONTROL|CS[2] ;
; Maximum fan-out                             ; 87                            ;
; Total fan-out                               ; 1488                          ;
; Average fan-out                             ; 2.46                          ;
+---------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                           ;
+------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                              ; Entity Name       ; Library Name ;
+------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+-------------------+--------------+
; |de0nano_embedding           ; 342 (0)             ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 101  ; 0            ; |de0nano_embedding                               ; de0nano_embedding ; work         ;
;    |ALP:DATAPATH|            ; 86 (0)              ; 19 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|ALP:DATAPATH                  ; ALP               ; work         ;
;       |alu:ALU|              ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|ALP:DATAPATH|alu:ALU          ; alu               ; work         ;
;       |mux4:Bmux|            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|ALP:DATAPATH|mux4:Bmux        ; mux4              ; work         ;
;       |mux4:inst6|           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|ALP:DATAPATH|mux4:inst6       ; mux4              ; work         ;
;       |register_A:ERR_E|     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|ALP:DATAPATH|register_A:ERR_E ; register_A        ; work         ;
;       |register_A:Qzero|     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|ALP:DATAPATH|register_A:Qzero ; register_A        ; work         ;
;       |register_B:R0reg|     ; 10 (10)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|ALP:DATAPATH|register_B:R0reg ; register_B        ; work         ;
;       |register_B:R1reg|     ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|ALP:DATAPATH|register_B:R1reg ; register_B        ; work         ;
;       |shift_reg:AccReg|     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|ALP:DATAPATH|shift_reg:AccReg ; shift_reg         ; work         ;
;       |shift_reg:QReg|       ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|ALP:DATAPATH|shift_reg:QReg   ; shift_reg         ; work         ;
;    |Controller_Unit:CONTROL| ; 256 (256)           ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |de0nano_embedding|Controller_Unit:CONTROL       ; Controller_Unit   ; work         ;
+------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Controller_Unit:CONTROL|R1Src                       ; Controller_Unit:CONTROL|R1Src       ; yes                    ;
; Controller_Unit:CONTROL|R0WE                        ; Controller_Unit:CONTROL|R0WE        ; yes                    ;
; Controller_Unit:CONTROL|R1WE                        ; Controller_Unit:CONTROL|R0WE        ; yes                    ;
; Controller_Unit:CONTROL|R0Src[0]                    ; Controller_Unit:CONTROL|R0Src[1]    ; yes                    ;
; Controller_Unit:CONTROL|R0Src[1]                    ; Controller_Unit:CONTROL|R0Src[1]    ; yes                    ;
; Controller_Unit:CONTROL|ASrc[0]                     ; Controller_Unit:CONTROL|ASrc[1]     ; yes                    ;
; Controller_Unit:CONTROL|ASrc[1]                     ; Controller_Unit:CONTROL|ASrc[1]     ; yes                    ;
; Controller_Unit:CONTROL|BSrc[0]                     ; Controller_Unit:CONTROL|BSrc[1]     ; yes                    ;
; Controller_Unit:CONTROL|BSrc[1]                     ; Controller_Unit:CONTROL|BSrc[1]     ; yes                    ;
; Controller_Unit:CONTROL|ALUCtrl[0]                  ; Controller_Unit:CONTROL|ALUCtrl[0]  ; yes                    ;
; Controller_Unit:CONTROL|ALUCtrl[1]                  ; Controller_Unit:CONTROL|ALUCtrl[2]  ; yes                    ;
; Controller_Unit:CONTROL|ALUCtrl[2]                  ; Controller_Unit:CONTROL|ALUCtrl[2]  ; yes                    ;
; Controller_Unit:CONTROL|AccRight                    ; Controller_Unit:CONTROL|AccRight    ; yes                    ;
; Controller_Unit:CONTROL|AccParallel                 ; Controller_Unit:CONTROL|AccParallel ; yes                    ;
; Controller_Unit:CONTROL|QParallel                   ; Controller_Unit:CONTROL|QParallel   ; yes                    ;
; Controller_Unit:CONTROL|QSrc                        ; Controller_Unit:CONTROL|QSrc        ; yes                    ;
; Controller_Unit:CONTROL|QRight                      ; Controller_Unit:CONTROL|AccRight    ; yes                    ;
; Controller_Unit:CONTROL|QzSrc                       ; Controller_Unit:CONTROL|QzSrc       ; yes                    ;
; Controller_Unit:CONTROL|NS[0]                       ; Controller_Unit:CONTROL|Mux30       ; yes                    ;
; Controller_Unit:CONTROL|NS[1]                       ; Controller_Unit:CONTROL|Mux30       ; yes                    ;
; Controller_Unit:CONTROL|NS[2]                       ; Controller_Unit:CONTROL|Mux30       ; yes                    ;
; Controller_Unit:CONTROL|NS[3]                       ; Controller_Unit:CONTROL|Mux30       ; yes                    ;
; Controller_Unit:CONTROL|NS[4]                       ; Controller_Unit:CONTROL|Mux30       ; yes                    ;
; ALP:DATAPATH|alu:ALU|CO                             ; ALP:DATAPATH|alu:ALU|Mux6           ; yes                    ;
; ALP:DATAPATH|alu:ALU|OVF                            ; ALP:DATAPATH|alu:ALU|Mux6           ; yes                    ;
; Controller_Unit:CONTROL|r[1]                        ; Controller_Unit:CONTROL|r[1]        ; yes                    ;
; Controller_Unit:CONTROL|r[0]                        ; Controller_Unit:CONTROL|r[0]        ; yes                    ;
; Number of user-specified and inferred latches = 27  ;                                     ;                        ;
+-----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 27    ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 11    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |de0nano_embedding|ALP:DATAPATH|register_B:R1reg|A[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |de0nano_embedding|ALP:DATAPATH|shift_reg:AccReg|A[2] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |de0nano_embedding|ALP:DATAPATH|register_B:R0reg|A[0] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |de0nano_embedding|ALP:DATAPATH|shift_reg:QReg|A[1]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de0nano_embedding|Controller_Unit:CONTROL|Mux5       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de0nano_embedding|ALP:DATAPATH|mux4:Bmux|Mux0        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de0nano_embedding|ALP:DATAPATH|mux4:inst6|Mux0       ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |de0nano_embedding|ALP:DATAPATH|alu:ALU|Mux2          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |de0nano_embedding|Controller_Unit:CONTROL|Mux26      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |de0nano_embedding|Controller_Unit:CONTROL|Mux17      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controller_Unit:CONTROL ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; W              ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|alu:ALU ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; W              ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|mux4:inst6 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; W              ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|Constant_Value_Generator:inst5 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; W              ; 4     ; Signed Integer                                                  ;
; V              ; 1111  ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|shift_reg:AccReg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; W              ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|shift_reg:QReg ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; W              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|mux2:inst13 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; W              ; 4     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|register_B:R1reg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; W              ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|mux2:regbmux ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; W              ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|register_B:R0reg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; W              ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|mux4:inst8 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; W              ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|mux4:Bmux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; W              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|Constant_Value_Generator:inst7 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; W              ; 4     ; Signed Integer                                                  ;
; V              ; 0001  ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|Constant_Value_Generator:inst9 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; W              ; 4     ; Signed Integer                                                  ;
; V              ; 0000  ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|register_A:Qzero ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; W              ; 1     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|register_A:ERR_E ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; W              ; 2     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALP:DATAPATH|mux2:inst17 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; W              ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 101                         ;
; cycloneiii_ff         ; 27                          ;
;     CLR               ; 5                           ;
;     ENA SCLR          ; 7                           ;
;     ENA SCLR SLD      ; 4                           ;
;     SCLR              ; 1                           ;
;     SCLR SLD          ; 4                           ;
;     plain             ; 6                           ;
; cycloneiii_io_obuf    ; 34                          ;
; cycloneiii_lcell_comb ; 343                         ;
;     arith             ; 12                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 331                         ;
;         0 data inputs ; 4                           ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 87                          ;
;         4 data inputs ; 206                         ;
;                       ;                             ;
; Max LUT depth         ; 12.30                       ;
; Average LUT depth     ; 6.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Mar 19 11:03:39 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10238): Verilog Module Declaration warning at Controller_Unit.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Controller_Unit" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file controller_unit.v
    Info (12023): Found entity 1: Controller_Unit File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_reg.v
    Info (12023): Found entity 1: shift_reg File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/shift_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_b.v
    Info (12023): Found entity 1: register_B File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_B.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_a.v
    Info (12023): Found entity 1: register_A File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_A.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/mux4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file constant_value_generator.v
    Info (12023): Found entity 1: Constant_Value_Generator File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Constant_Value_Generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alp.bdf
    Info (12023): Found entity 1: ALP
Info (12021): Found 1 design units, including 1 entities, in source file de0nano_embedding.v
    Info (12023): Found entity 1: de0nano_embedding File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 6
Warning (10222): Verilog HDL Parameter Declaration warning at Controller_Unit.v(27): Parameter Declaration in module "Controller_Unit" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 27
Info (12127): Elaborating entity "de0nano_embedding" for the top level hierarchy
Warning (10034): Output port "ERR" at de0nano_embedding.v(97) has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 97
Info (12128): Elaborating entity "Controller_Unit" for hierarchy "Controller_Unit:CONTROL" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 119
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(69): variable "Qz" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 69
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(69): variable "Qn" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 69
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(82): variable "R1m" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(84): variable "R0m" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 84
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(86): variable "NFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 86
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(101): variable "Count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(104): variable "Qz" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 104
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(104): variable "Qn" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 104
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(121): variable "R0m" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 121
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(123): variable "NFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 123
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(134): variable "NFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 134
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(149): variable "NFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 149
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(156): variable "NFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(163): variable "Count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 163
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(165): variable "NFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 165
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(171): variable "NFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 171
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(178): variable "Count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(180): variable "NFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 180
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(186): variable "NFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 186
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(197): variable "r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 197
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(199): variable "r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 199
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(210): variable "r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 210
Warning (10270): Verilog HDL Case Statement warning at Controller_Unit.v(47): incomplete case statement has no default case item File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 47
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(44): inferring latch(es) for variable "NS", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(258): variable "Stat" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 258
Warning (10270): Verilog HDL Case Statement warning at Controller_Unit.v(291): incomplete case statement has no default case item File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 291
Info (10264): Verilog HDL Case Statement information at Controller_Unit.v(291): all case item expressions in this case statement are onehot File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 291
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(341): variable "Qz" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 341
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(341): variable "Qn" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 341
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(380): variable "R1m" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 380
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(390): variable "R0m" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 390
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(432): variable "Count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 432
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(441): variable "Qz" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 441
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(441): variable "Qn" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 441
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(489): variable "R0m" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 489
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(567): variable "Count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 567
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(567): variable "NFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 567
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(581): variable "Count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 581
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(581): variable "NFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 581
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(603): variable "r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 603
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(612): variable "r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 612
Warning (10235): Verilog HDL Always Construct warning at Controller_Unit.v(633): variable "r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 633
Warning (10270): Verilog HDL Case Statement warning at Controller_Unit.v(269): incomplete case statement has no default case item File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 269
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "R0WE", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "R1WE", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "BSrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "ASrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "ALUCtrl", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "R1Src", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "R0Src", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "AccParallel", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "QSrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "QzSrc", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "QParallel", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "AccRight", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "QRight", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Warning (10240): Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable "r", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 256
Info (10041): Inferred latch for "r[0]" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "r[1]" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "QRight" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "AccRight" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "QParallel" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "QzSrc" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "QSrc" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "AccParallel" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "R0Src[0]" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "R0Src[1]" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "R1Src" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "ALUCtrl[0]" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "ALUCtrl[1]" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "ALUCtrl[2]" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "ASrc[0]" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "ASrc[1]" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "BSrc[0]" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "BSrc[1]" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "R1WE" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "R0WE" at Controller_Unit.v(265) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Info (10041): Inferred latch for "NS[0]" at Controller_Unit.v(44) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 44
Info (10041): Inferred latch for "NS[1]" at Controller_Unit.v(44) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 44
Info (10041): Inferred latch for "NS[2]" at Controller_Unit.v(44) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 44
Info (10041): Inferred latch for "NS[3]" at Controller_Unit.v(44) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 44
Info (10041): Inferred latch for "NS[4]" at Controller_Unit.v(44) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 44
Info (12128): Elaborating entity "ALP" for hierarchy "ALP:DATAPATH" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 130
Warning (275012): Pin "OverF" overlaps another pin, block, or symbol
Info (12128): Elaborating entity "alu" for hierarchy "ALP:DATAPATH|alu:ALU"
Warning (10240): Verilog HDL Always Construct warning at alu.v(19): inferring latch(es) for variable "CO", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at alu.v(19): inferring latch(es) for variable "OVF", which holds its previous value in one or more paths through the always construct File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v Line: 19
Info (10041): Inferred latch for "OVF" at alu.v(47) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v Line: 47
Info (10041): Inferred latch for "CO" at alu.v(47) File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v Line: 47
Info (12128): Elaborating entity "mux4" for hierarchy "ALP:DATAPATH|mux4:inst6"
Info (12128): Elaborating entity "Constant_Value_Generator" for hierarchy "ALP:DATAPATH|Constant_Value_Generator:inst5"
Info (12128): Elaborating entity "shift_reg" for hierarchy "ALP:DATAPATH|shift_reg:AccReg"
Info (12128): Elaborating entity "mux2" for hierarchy "ALP:DATAPATH|mux2:inst13"
Info (12128): Elaborating entity "register_B" for hierarchy "ALP:DATAPATH|register_B:R1reg"
Info (12128): Elaborating entity "Constant_Value_Generator" for hierarchy "ALP:DATAPATH|Constant_Value_Generator:inst7"
Info (12128): Elaborating entity "Constant_Value_Generator" for hierarchy "ALP:DATAPATH|Constant_Value_Generator:inst9"
Info (12128): Elaborating entity "register_A" for hierarchy "ALP:DATAPATH|register_A:Qzero"
Info (12128): Elaborating entity "register_A" for hierarchy "ALP:DATAPATH|register_A:ERR_E"
Info (12128): Elaborating entity "mux2" for hierarchy "ALP:DATAPATH|mux2:inst17"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[2]" and its non-tri-state driver. File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[7]" and its non-tri-state driver. File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Controller_Unit:CONTROL|QRight" merged with LATCH primitive "Controller_Unit:CONTROL|AccRight" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 24
Warning (13012): Latch Controller_Unit:CONTROL|R1Src has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[0] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|R0WE has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|R1WE has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|R0Src[0] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|R0Src[1] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|ASrc[0] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|ASrc[1] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|BSrc[0] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|BSrc[1] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[4] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|ALUCtrl[0] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[4] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|ALUCtrl[1] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|ALUCtrl[2] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|AccRight has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[4] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|AccParallel has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[1] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|QParallel has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[0] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|QSrc has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[4] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|QzSrc has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[4] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|NS[0] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|NS[1] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|NS[2] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|NS[3] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch Controller_Unit:CONTROL|NS[4] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|CS[0] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 243
Warning (13012): Latch ALP:DATAPATH|alu:ALU|CO has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|ALUCtrl[0] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Controller_Unit:CONTROL|ALUCtrl[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Warning (13012): Latch ALP:DATAPATH|alu:ALU|OVF has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL|ALUCtrl[0] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Controller_Unit:CONTROL|ALUCtrl[2] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
Warning (13012): Latch Controller_Unit:CONTROL|r[0] has unsafe behavior File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v Line: 265
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALP:DATAPATH|register_B:R0reg|A[3] File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_B.v Line: 16
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[2]~synth" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
    Warning (13010): Node "GPIO_0[7]~synth" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 77
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ERR" is stuck at GND File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 97
Info (286030): Timing-Driven Synthesis is running
Warning (14632): Output pin "RST" driven by bidirectional pin "GPIO_0[1]" cannot be tri-stated File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 98
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v Line: 62
Info (21057): Implemented 452 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 61 output pins
    Info (21060): Implemented 34 bidirectional pins
    Info (21061): Implemented 351 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Tue Mar 19 11:03:53 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:31


