CUDA_VISIBLE_DEVICES=0 python sft_train.py --config_subset  pre_sft

CUDA_VISIBLE_DEVICES=0 python sft_train.py --config_subset  pre_sft --name_suffix _warm_20

CUDA_VISIBLE_DEVICES=0 python sft_train.py --config_subset  pre_sft --debug

CUDA_VISIBLE_DEVICES=0 python rm_train.py --config_subset  rm --debug

CUDA_VISIBLE_DEVICES=0 python sft_train.py --config_subset  pre_sft --name_suffix _4bit_lr_1e6

CUDA_VISIBLE_DEVICES=0 python eval.py --config_subset  sft_eval

CUDA_VISIBLE_DEVICES=0 python sft_train.py --config_subset  pre_sft --name_suffix _4bit_lr_1e5_bs_64_warm_0_linear

CUDA_VISIBLE_DEVICES=0 python sft_train.py --config_subset  pre_sft --name_suffix _4bit_lr_1e5_bs_64_warm_20

CUDA_VISIBLE_DEVICES=0 python sft_train.py --config_subset  pre_sft --name_suffix _4bit_lr_1e5_bs_64_paged_optim

CUDA_VISIBLE_DEVICES=0 python sft_train.py --config_subset  pre_sft --name_suffix _4bit_adam_torch
CUDA_VISIBLE_DEVICES=0 python rm_train.py --config_subset  rm --name_suffix _4bit_lr_1e5_bs_16_adam_torch
CUDA_VISIBLE_DEVICES=0 python sft_train.py --config_subset  pre_sft --name_suffix _4bit_adam_torch
CUDA_VISIBLE_DEVICES=0 python rm_train.py --config_subset  rm --name_suffix _4bit_bs_16_adam_torch
CUDA_VISIBLE_DEVICES=0 python sft_train.py --config_subset  pre_sft --name_suffix _bs64_qlora_default
CUDA_VISIBLE_DEVICES=0 python sft_train.py --config_subset  sft --name_suffix _ep_2_lr_1e4_cosine_bs64_qlora_default

CUDA_VISIBLE_DEVICES=0 python sft_train.py --config_subset  pre_sft --name_suffix only_bs64_qlora_default
CUDA_VISIBLE_DEVICES=0 python rm_train.py --config_subset  rm --name_suffix _bs64_qlora_default

CUDA_VISIBLE_DEVICES=0 python rl_train.py --config_subset  rl --name_suffix _qlora_default_test
CUDA_VISIBLE_DEVICES=0 python rm_train.py --config_subset  rm --name_suffix _sigmoid_bs64

CUDA_VISIBLE_DEVICES=0 python rm_train.py --config_subset  rm --name_suffix _1100_step_bs16

