<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: AArch64InstrInfo.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d8/ddf/AArch64InstrInfo_8h_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AArch64InstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d8/ddf/AArch64InstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AArch64InstrInfo.h - AArch64 Instruction Information -----*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains the AArch64 implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_TARGET_AArch64INSTRINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_TARGET_AArch64INSTRINFO_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d7/d50/AArch64_8h.html">AArch64.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d5/dfa/AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d9/d44/TargetInstrInfo_8h.html">llvm/Target/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="../../d8/ddf/AArch64InstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   21</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>AArch64Subtarget;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>AArch64TargetMachine;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html">   29</a></span>&#160;<span class="keyword">class </span><a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a> : <span class="keyword">public</span> AArch64GenInstrInfo {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="comment">// Reserve bits in the MachineMemOperand target hint flags, starting at 1.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// They will be shifted into MOTargetHintStart when accessed.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#abe7dc9e33618183ef7d0c420cc42f43c">   32</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#abe7dc9e33618183ef7d0c420cc42f43c">TargetMemOperandFlags</a> {</div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#abe7dc9e33618183ef7d0c420cc42f43ca86cbabc70bfed2ab7e209b49c04ef689">   33</a></span>&#160;    <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#abe7dc9e33618183ef7d0c420cc42f43ca86cbabc70bfed2ab7e209b49c04ef689">MOSuppressPair</a> = 1</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  };</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a52589e38d3dade146810fda69b5fe1d7">   36</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d3/da6/structllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a52589e38d3dade146810fda69b5fe1d7">RI</a>;</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#aea559e5b194306537c991ec9b7489366">   37</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d4/d7a/classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;<a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#aea559e5b194306537c991ec9b7489366">Subtarget</a>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a>(<span class="keyword">const</span> <a class="code" href="../../d4/d7a/classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI);</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  /// such, whenever a client has an instance of instruction info, it should</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// always be able to get register info as well (through this method).</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a86cad6dedd8a572fdd884bab185feb28">   45</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="../../d3/da6/structllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;<a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a86cad6dedd8a572fdd884bab185feb28">getRegisterInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a52589e38d3dade146810fda69b5fe1d7">RI</a>; }</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a9aaa0989a6e1fd22d7c7498870d68176">GetInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;DstReg, <span class="keywordtype">unsigned</span> &amp;SubIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a08388b85d6463d866d70824e51e9c1d3">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a05975eb25a44706ef3957fb8ac92016b">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                              <span class="keywordtype">int</span> &amp;<a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">  /// Returns true if there is a shiftable register and that the shift value</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// is non-zero.</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#ab8248563c031922c1b58bdd0ab6cccfe">hasShiftedReg</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  /// Returns true if there is an extendable register and that the extending</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  /// value is non-zero.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a85b0ef42278ef735b4b12b78dbb16a6c">hasExtendedReg</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// \brief Does this instruction set its full destination register to zero?</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a74b7eb96ef5d495c7954686c64000e53">isGPRZero</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">  /// \brief Does this instruction rename a GPR without modifying bits?</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a011ddc6ad000d4923c9af82eb372c851">isGPRCopy</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// \brief Does this instruction rename an FPR without modifying bits?</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a0e99e6ece044389765d7b010b9576239">isFPRCopy</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// Return true if this is load/store scales or extends its register offset.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  /// This refers to scaling a dynamic index as opposed to scaled immediates.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">  /// MI should be a memory op that allows scaled addressing.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a865eb97779d7161c9213ada0450eff2f">isScaledAddr</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">  /// Return true if pairing the given load or store is hinted to be</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// unprofitable.</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a43ff4c809ca5eded566bb5141073bb39">isLdStPairSuppressed</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// Hint that pairing the given load or store is unprofitable.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a8b4f8a56baf7486c49303d0074deee75">suppressLdStPair</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a4541b31896f3918c5aeb046b1f381219">getLdStBaseRegImmOfs</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *LdSt, <span class="keywordtype">unsigned</span> &amp;BaseReg,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                            <span class="keywordtype">unsigned</span> &amp;Offset,</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                            <span class="keyword">const</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#ae45814195b3661c17ca83304175945bc">   90</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#ae45814195b3661c17ca83304175945bc">enableClusterLoads</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#ae5e8ae92ede40eafb2fe777f0157ffd6">shouldClusterLoads</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *FirstLdSt, <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *SecondLdSt,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                          <span class="keywordtype">unsigned</span> NumLoads) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a3641417a6e0f8bd3c1f4113247c2d6e8">shouldScheduleAdjacent</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *First,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                              <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *Second) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a21036a03c5bbf6e00ecba5242a870442">emitFrameIndexDebugValue</a>(<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">int</span> FrameIx,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                         uint64_t Offset, <span class="keyword">const</span> <a class="code" href="../../d0/d82/classllvm_1_1MDNode.html">MDNode</a> *MDPtr,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                         <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a446a9875c3af4bddf2363ad9e8399a74">copyPhysRegTuple</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                        <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                        <span class="keywordtype">bool</span> KillSrc, <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                        <a class="code" href="../../d1/de5/classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt;unsigned&gt;</a> Indices) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#aa5a5c8c61c3951ef17b8523ab807d6b3">copyPhysReg</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                   <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">storeRegToStackSlot</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                           <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                           <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                           <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                           <span class="keyword">const</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">loadRegFromStackSlot</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                            <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keywordtype">unsigned</span> DestReg,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                            <span class="keywordtype">int</span> <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                            <span class="keyword">const</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a1cfca5ec5e284ed930cc52f84f24e04b">foldMemoryOperandImpl</a>(<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                        <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                        <span class="keywordtype">int</span> <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#af9fad16e550d3b46d22d362551acbaba">AnalyzeBranch</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                     <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                     <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                     <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a8879780e1eaa49bb34869c29532f7dcf">RemoveBranch</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a548220c32da884c031d20b057892dd3b">InsertBranch</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                        <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                        <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                        <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a087affff86352a84d4efd0a537f77848">ReverseBranchCondition</a>(<a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a21a60fc00d8c66b002303c117cd20d2f">canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;,</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                       <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond, <span class="keywordtype">unsigned</span>,</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                       <span class="keywordtype">unsigned</span>, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;, <span class="keywordtype">int</span> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a7d98cc1c99e7496d06d2b7e8c36be9fa">insertSelect</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                    <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <span class="keywordtype">unsigned</span> DstReg,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                    <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                    <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#aa63b0c318f4f450c6d1b2afd2baf9b62">getNoopForMachoTarget</a>(<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  /// analyzeCompare - For a comparison instruction, return the source registers</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// in SrcReg and SrcReg2, and the value it compares against in CmpValue.</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  /// Return true if the comparison instruction can be analyzed.</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a0597535945ce9cc3dfc2e5521bac9c7a">analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                      <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;CmpMask,</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                      <span class="keywordtype">int</span> &amp;CmpValue) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">  /// optimizeCompareInstr - Convert the instruction supplying the argument to</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">  /// the comparison into one that sets the zero bit in the flags register.</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a04b2438955e9c4c568f568ef51abff1d">optimizeCompareInstr</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                            <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> CmpMask, <span class="keywordtype">int</span> CmpValue,</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                            <span class="keyword">const</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a1eb00007c5f8de41ad07160c9e89ab07">instantiateCondBranch</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>,</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                             <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                             <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;};</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/// emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/// plus Offset.  This is intended to be used from within the prolog/epilog</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/// insertion (PEI) pass, where a virtual scratch register may be allocated</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/// if necessary, to be replaced by the scavenger at the end of PEI.</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a12720a69ccd519d81e8a28e1d91164fc">emitFrameOffset</a>(MachineBasicBlock &amp;MBB, <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI,</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                     DebugLoc <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">int</span> Offset,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                     <span class="keyword">const</span> TargetInstrInfo *<a class="code" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                     <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> = <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                     <span class="keywordtype">bool</span> SetNZCV = <span class="keyword">false</span>);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/// rewriteAArch64FrameIndex - Rewrite MI to access &#39;Offset&#39; bytes from the</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/// FP. Return false if the offset could not be handled directly in MI, and</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/// return the left-over portion by reference.</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a2552b35163c76442be36c8e766708930">rewriteAArch64FrameIndex</a>(MachineInstr &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> FrameRegIdx,</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                            <span class="keywordtype">unsigned</span> FrameReg, <span class="keywordtype">int</span> &amp;Offset,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                            <span class="keyword">const</span> AArch64InstrInfo *<a class="code" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/// \brief Use to report the frame offset status in isAArch64FrameOffsetLegal.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">  181</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">AArch64FrameOffsetStatus</a> {</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#a3d42df7595bb7da318e52023ffe95226ae85620083002214c6e4db6c759163572">  182</a></span>&#160;  <a class="code" href="../../d9/d4a/namespacellvm.html#a3d42df7595bb7da318e52023ffe95226ae85620083002214c6e4db6c759163572">AArch64FrameOffsetCannotUpdate</a> = 0x0, <span class="comment">///&lt; Offset cannot apply.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a283b21158f5858cc331196701346a71c">  183</a></span>&#160;<span class="comment"></span>  <a class="code" href="../../d9/d4a/namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a283b21158f5858cc331196701346a71c">AArch64FrameOffsetIsLegal</a> = 0x1,      <span class="comment">///&lt; Offset is legal.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afa0b08090b844a3fea7f8761f46e859a">  184</a></span>&#160;<span class="comment"></span>  <a class="code" href="../../d9/d4a/namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afa0b08090b844a3fea7f8761f46e859a">AArch64FrameOffsetCanUpdate</a> = 0x2     <span class="comment">///&lt; Offset can apply, at least partly.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"></span>};</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/// \brief Check if the @p Offset is a valid frame offset for @p MI.</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/// The returned value reports the validity of the frame offset for @p MI.</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/// It uses the values defined by AArch64FrameOffsetStatus for that.</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/// If result == AArch64FrameOffsetCannotUpdate, @p MI cannot be updated to</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/// use an offset.eq</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/// If result &amp; AArch64FrameOffsetIsLegal, @p Offset can completely be</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/// rewriten in @p MI.</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/// If result &amp; AArch64FrameOffsetCanUpdate, @p Offset contains the</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/// amount that is off the limit of the legal offset.</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/// If set, @p OutUseUnscaledOp will contain the whether @p MI should be</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/// turned into an unscaled operator, which opcode is in @p OutUnscaledOp.</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/// If set, @p EmittableOffset contains the amount that can be set in @p MI</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/// (possibly with @p OutUnscaledOp if OutUseUnscaledOp is true) and that</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/// is a legal offset.</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span><span class="keywordtype">int</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a989dae534d07cf5ab1da6f887cc95fab">isAArch64FrameOffsetLegal</a>(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">int</span> &amp;Offset,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                            <span class="keywordtype">bool</span> *OutUseUnscaledOp = <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                            <span class="keywordtype">unsigned</span> *OutUnscaledOp = <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                            <span class="keywordtype">int</span> *EmittableOffset = <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">  206</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="../../d9/d4a/namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) { <span class="keywordflow">return</span> Opc == AArch64::B; }</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">  208</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">case</span> AArch64::Bcc:</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZW:</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordflow">case</span> AArch64::CBZX:</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZW:</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">case</span> AArch64::CBNZX:</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZW:</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordflow">case</span> AArch64::TBZX:</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZW:</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordflow">case</span> AArch64::TBNZX:</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  }</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;}</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">  225</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="../../d9/d4a/namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">isIndirectBranchOpcode</a>(<span class="keywordtype">int</span> Opc) { <span class="keywordflow">return</span> Opc == <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">AArch64::BR</a>; }</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a85b0ef42278ef735b4b12b78dbb16a6c"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a85b0ef42278ef735b4b12b78dbb16a6c">llvm::AArch64InstrInfo::hasExtendedReg</a></div><div class="ttdeci">bool hasExtendedReg(const MachineInstr *MI) const </div><div class="ttdoc">Return true if this is this instruction has a non-zero immediate. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00898">AArch64InstrInfo.cpp:898</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a05975eb25a44706ef3957fb8ac92016b"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a05975eb25a44706ef3957fb8ac92016b">llvm::AArch64InstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01021">AArch64InstrInfo.cpp:1021</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_aea559e5b194306537c991ec9b7489366"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#aea559e5b194306537c991ec9b7489366">llvm::AArch64InstrInfo::Subtarget</a></div><div class="ttdeci">const AArch64Subtarget &amp; Subtarget</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00037">AArch64InstrInfo.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a04b2438955e9c4c568f568ef51abff1d"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a04b2438955e9c4c568f568ef51abff1d">llvm::AArch64InstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr *CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00657">AArch64InstrInfo.cpp:657</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a86cad6dedd8a572fdd884bab185feb28"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a86cad6dedd8a572fdd884bab185feb28">llvm::AArch64InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const AArch64RegisterInfo &amp; getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00045">AArch64InstrInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">llvm::MachineInstr::MIFlag</a></div><div class="ttdeci">MIFlag</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="../../dc/d65/classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d2d/DebugLoc_8h_source.html#l00029">DebugLoc.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MDNode_html"><div class="ttname"><a href="../../d0/d82/classllvm_1_1MDNode.html">llvm::MDNode</a></div><div class="ttdoc">MDNode - a tuple of other values. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/da9/Metadata_8h_source.html#l00074">Metadata.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_aa63b0c318f4f450c6d1b2afd2baf9b62"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#aa63b0c318f4f450c6d1b2afd2baf9b62">llvm::AArch64InstrInfo::getNoopForMachoTarget</a></div><div class="ttdeci">void getNoopForMachoTarget(MCInst &amp;NopInst) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l02086">AArch64InstrInfo.cpp:2086</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a087affff86352a84d4efd0a537f77848"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a087affff86352a84d4efd0a537f77848">llvm::AArch64InstrInfo::ReverseBranchCondition</a></div><div class="ttdeci">bool ReverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00184">AArch64InstrInfo.cpp:184</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a43ff4c809ca5eded566bb5141073bb39"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a43ff4c809ca5eded566bb5141073bb39">llvm::AArch64InstrInfo::isLdStPairSuppressed</a></div><div class="ttdeci">bool isLdStPairSuppressed(const MachineInstr *MI) const </div><div class="ttdoc">Check all MachineMemOperands for a hint to suppress pairing. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01105">AArch64InstrInfo.cpp:1105</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d6a/HexagonCopyToCombine_8cpp_source.html#l00114">HexagonCopyToCombine.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00029">AArch64InstrInfo.h:29</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64RegisterInfo_html"><div class="ttname"><a href="../../d3/da6/structllvm_1_1AArch64RegisterInfo.html">llvm::AArch64RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/dfa/AArch64RegisterInfo_8h_source.html#l00028">AArch64RegisterInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="../../da/d30/classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="../../d4/d7a/classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/dea/AArch64Subtarget_8h_source.html#l00033">AArch64Subtarget.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_a989dae534d07cf5ab1da6f887cc95fab"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a989dae534d07cf5ab1da6f887cc95fab">llvm::isAArch64FrameOffsetLegal</a></div><div class="ttdeci">int isAArch64FrameOffsetLegal(const MachineInstr &amp;MI, int &amp;Offset, bool *OutUseUnscaledOp=nullptr, unsigned *OutUnscaledOp=nullptr, int *EmittableOffset=nullptr)</div><div class="ttdoc">Check if the Offset is a valid frame offset for MI. The returned value reports the validity of the fr...</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01826">AArch64InstrInfo.cpp:1826</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a685d0f817c9260ea16202a9964652fe6"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">llvm::AArch64InstrInfo::AArch64InstrInfo</a></div><div class="ttdeci">AArch64InstrInfo(const AArch64Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00031">AArch64InstrInfo.cpp:31</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a7f7b8906dab43d37c78e10eafe4c424f"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a></div><div class="ttdeci">INITIALIZE_TM_PASS(GlobalMerge,&quot;global-merge&quot;,&quot;Merge global variables&quot;, false, false) bool GlobalMerge const DataLayout * DL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dca/GlobalMerge_8cpp_source.html#l00146">GlobalMerge.cpp:146</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_abe7dc9e33618183ef7d0c420cc42f43c"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#abe7dc9e33618183ef7d0c420cc42f43c">llvm::AArch64InstrInfo::TargetMemOperandFlags</a></div><div class="ttdeci">TargetMemOperandFlags</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00032">AArch64InstrInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="../../d1/de5/classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/da8/ArrayRef_8h_source.html#l00031">ArrayRef.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a548220c32da884c031d20b057892dd3b"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a548220c32da884c031d20b057892dd3b">llvm::AArch64InstrInfo::InsertBranch</a></div><div class="ttdeci">unsigned InsertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, DebugLoc DL) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00271">AArch64InstrInfo.cpp:271</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ae45814195b3661c17ca83304175945bc"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#ae45814195b3661c17ca83304175945bc">llvm::AArch64InstrInfo::enableClusterLoads</a></div><div class="ttdeci">bool enableClusterLoads() const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00090">AArch64InstrInfo.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ab8248563c031922c1b58bdd0ab6cccfe"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#ab8248563c031922c1b58bdd0ab6cccfe">llvm::AArch64InstrInfo::hasShiftedReg</a></div><div class="ttdeci">bool hasShiftedReg(const MachineInstr *MI) const </div><div class="ttdoc">Return true if this is this instruction has a non-zero immediate. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00852">AArch64InstrInfo.cpp:852</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00150">MCInst.h:150</a></div></div>
<div class="ttc" id="namespacellvm_html_a0e6336a1dd23986cd15023ea0aae5269"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">llvm::isCondBranchOpcode</a></div><div class="ttdeci">static bool isCondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00208">AArch64InstrInfo.h:208</a></div></div>
<div class="ttc" id="IndVarSimplify2_8cpp_html_ac4f815981d19a995ed4c02690e805630"><div class="ttname"><a href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a></div><div class="ttdeci">Induction Variable as in old llvm</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/IndVarSimplify2_8cpp_source.html#l00157">IndVarSimplify2.cpp:157</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a8879780e1eaa49bb34869c29532f7dcf"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a8879780e1eaa49bb34869c29532f7dcf">llvm::AArch64InstrInfo::RemoveBranch</a></div><div class="ttdeci">unsigned RemoveBranch(MachineBasicBlock &amp;MBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00225">AArch64InstrInfo.cpp:225</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">llvm::ISD::BR</a></div><div class="ttdoc">Control flow instructions. These all have token chains. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00511">ISDOpcodes.h:511</a></div></div>
<div class="ttc" id="namespacellvm_html_a12720a69ccd519d81e8a28e1d91164fc"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a12720a69ccd519d81e8a28e1d91164fc">llvm::emitFrameOffset</a></div><div class="ttdeci">void emitFrameOffset(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, int Offset, const TargetInstrInfo *TII, MachineInstr::MIFlag=MachineInstr::NoFlags, bool SetNZCV=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01732">AArch64InstrInfo.cpp:1732</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a0e99e6ece044389765d7b010b9576239"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a0e99e6ece044389765d7b010b9576239">llvm::AArch64InstrInfo::isFPRCopy</a></div><div class="ttdeci">bool isFPRCopy(const MachineInstr *MI) const </div><div class="ttdoc">Does this instruction rename an FPR without modifying bits? </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00978">AArch64InstrInfo.cpp:978</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_abe7dc9e33618183ef7d0c420cc42f43ca86cbabc70bfed2ab7e209b49c04ef689"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#abe7dc9e33618183ef7d0c420cc42f43ca86cbabc70bfed2ab7e209b49c04ef689">llvm::AArch64InstrInfo::MOSuppressPair</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00033">AArch64InstrInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="../../d9/d44/TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a2552b35163c76442be36c8e766708930"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a2552b35163c76442be36c8e766708930">llvm::rewriteAArch64FrameIndex</a></div><div class="ttdeci">bool rewriteAArch64FrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, int &amp;Offset, const AArch64InstrInfo *TII)</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l02051">AArch64InstrInfo.cpp:2051</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_af9fad16e550d3b46d22d362551acbaba"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#af9fad16e550d3b46d22d362551acbaba">llvm::AArch64InstrInfo::AnalyzeBranch</a></div><div class="ttdeci">bool AnalyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00092">AArch64InstrInfo.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a1cfca5ec5e284ed930cc52f84f24e04b"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a1cfca5ec5e284ed930cc52f84f24e04b">llvm::AArch64InstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, int FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01791">AArch64InstrInfo.cpp:1791</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a52589e38d3dade146810fda69b5fe1d7"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a52589e38d3dade146810fda69b5fe1d7">llvm::AArch64InstrInfo::RI</a></div><div class="ttdeci">const AArch64RegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00036">AArch64InstrInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="AArch64RegisterInfo_8h_html"><div class="ttname"><a href="../../d5/dfa/AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a74b7eb96ef5d495c7954686c64000e53"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a74b7eb96ef5d495c7954686c64000e53">llvm::AArch64InstrInfo::isGPRZero</a></div><div class="ttdeci">bool isGPRZero(const MachineInstr *MI) const </div><div class="ttdoc">Does this instruction set its full destination register to zero? </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00926">AArch64InstrInfo.cpp:926</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d42df7595bb7da318e52023ffe95226a283b21158f5858cc331196701346a71c"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a3d42df7595bb7da318e52023ffe95226a283b21158f5858cc331196701346a71c">llvm::AArch64FrameOffsetIsLegal</a></div><div class="ttdoc">Offset is legal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00183">AArch64InstrInfo.h:183</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a21036a03c5bbf6e00ecba5242a870442"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a21036a03c5bbf6e00ecba5242a870442">llvm::AArch64InstrInfo::emitFrameIndexDebugValue</a></div><div class="ttdeci">MachineInstr * emitFrameIndexDebugValue(MachineFunction &amp;MF, int FrameIx, uint64_t Offset, const MDNode *MDPtr, DebugLoc DL) const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01197">AArch64InstrInfo.cpp:1197</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a3641417a6e0f8bd3c1f4113247c2d6e8"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a3641417a6e0f8bd3c1f4113247c2d6e8">llvm::AArch64InstrInfo::shouldScheduleAdjacent</a></div><div class="ttdeci">bool shouldScheduleAdjacent(MachineInstr *First, MachineInstr *Second) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01176">AArch64InstrInfo.cpp:1176</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a3f27d3892d89ca416f664d02e209605c"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">llvm::AArch64InstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00544">AArch64InstrInfo.cpp:544</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d42df7595bb7da318e52023ffe95226"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a3d42df7595bb7da318e52023ffe95226">llvm::AArch64FrameOffsetStatus</a></div><div class="ttdeci">AArch64FrameOffsetStatus</div><div class="ttdoc">Use to report the frame offset status in isAArch64FrameOffsetLegal. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00181">AArch64InstrInfo.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a7d98cc1c99e7496d06d2b7e8c36be9fa"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a7d98cc1c99e7496d06d2b7e8c36be9fa">llvm::AArch64InstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DstReg, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned TrueReg, unsigned FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00410">AArch64InstrInfo.cpp:410</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_ae5e8ae92ede40eafb2fe777f0157ffd6"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#ae5e8ae92ede40eafb2fe777f0157ffd6">llvm::AArch64InstrInfo::shouldClusterLoads</a></div><div class="ttdeci">bool shouldClusterLoads(MachineInstr *FirstLdSt, MachineInstr *SecondLdSt, unsigned NumLoads) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01158">AArch64InstrInfo.cpp:1158</a></div></div>
<div class="ttc" id="namespacellvm_html_a25ebb5d5fa4431b1a1835d0a5f4e2796"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">llvm::isIndirectBranchOpcode</a></div><div class="ttdeci">static bool isIndirectBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00225">AArch64InstrInfo.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a8b4f8a56baf7486c49303d0074deee75"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a8b4f8a56baf7486c49303d0074deee75">llvm::AArch64InstrInfo::suppressLdStPair</a></div><div class="ttdeci">void suppressLdStPair(MachineInstr *MI) const </div><div class="ttdoc">Hint that pairing the given load or store is unprofitable. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01118">AArch64InstrInfo.cpp:1118</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a9aaa0989a6e1fd22d7c7498870d68176"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a9aaa0989a6e1fd22d7c7498870d68176">llvm::AArch64InstrInfo::GetInstSizeInBytes</a></div><div class="ttdeci">unsigned GetInstSizeInBytes(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00037">AArch64InstrInfo.cpp:37</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a21a60fc00d8c66b002303c117cd20d2f"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a21a60fc00d8c66b002303c117cd20d2f">llvm::AArch64InstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned, unsigned, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00369">AArch64InstrInfo.cpp:369</a></div></div>
<div class="ttc" id="namespacellvm_html_abbf5784629864b659e702b4861bc3b1e"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">llvm::isUncondBranchOpcode</a></div><div class="ttdeci">static bool isUncondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00206">AArch64InstrInfo.h:206</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a446a9875c3af4bddf2363ad9e8399a74"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a446a9875c3af4bddf2363ad9e8399a74">llvm::AArch64InstrInfo::copyPhysRegTuple</a></div><div class="ttdeci">void copyPhysRegTuple(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, llvm::ArrayRef&lt; unsigned &gt; Indices) const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01229">AArch64InstrInfo.cpp:1229</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a011ddc6ad000d4923c9af82eb372c851"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a011ddc6ad000d4923c9af82eb372c851">llvm::AArch64InstrInfo::isGPRCopy</a></div><div class="ttdeci">bool isGPRCopy(const MachineInstr *MI) const </div><div class="ttdoc">Does this instruction rename a GPR without modifying bits? </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00950">AArch64InstrInfo.cpp:950</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a5345b53b58d2462c6986d22e7d7f4686"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">llvm::AArch64InstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01537">AArch64InstrInfo.cpp:1537</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a783649795e22d8f4318137834040398f"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">llvm::AArch64InstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01635">AArch64InstrInfo.cpp:1635</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d42df7595bb7da318e52023ffe95226ae85620083002214c6e4db6c759163572"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a3d42df7595bb7da318e52023ffe95226ae85620083002214c6e4db6c759163572">llvm::AArch64FrameOffsetCannotUpdate</a></div><div class="ttdoc">Offset cannot apply. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00182">AArch64InstrInfo.h:182</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">llvm::MachineInstr::NoFlags</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00064">MachineInstr.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a4541b31896f3918c5aeb046b1f381219"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a4541b31896f3918c5aeb046b1f381219">llvm::AArch64InstrInfo::getLdStBaseRegImmOfs</a></div><div class="ttdeci">bool getLdStBaseRegImmOfs(MachineInstr *LdSt, unsigned &amp;BaseReg, unsigned &amp;Offset, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01129">AArch64InstrInfo.cpp:1129</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a1eb00007c5f8de41ad07160c9e89ab07"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a1eb00007c5f8de41ad07160c9e89ab07">llvm::AArch64InstrInfo::instantiateCondBranch</a></div><div class="ttdeci">void instantiateCondBranch(MachineBasicBlock &amp;MBB, DebugLoc DL, MachineBasicBlock *TBB, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00255">AArch64InstrInfo.cpp:255</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a08388b85d6463d866d70824e51e9c1d3"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a08388b85d6463d866d70824e51e9c1d3">llvm::AArch64InstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00998">AArch64InstrInfo.cpp:998</a></div></div>
<div class="ttc" id="AArch64_8h_html"><div class="ttname"><a href="../../d7/d50/AArch64_8h.html">AArch64.h</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a0597535945ce9cc3dfc2e5521bac9c7a"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a0597535945ce9cc3dfc2e5521bac9c7a">llvm::AArch64InstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr *MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l00567">AArch64InstrInfo.cpp:567</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_aa5a5c8c61c3951ef17b8523ab807d6b3"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#aa5a5c8c61c3951ef17b8523ab807d6b3">llvm::AArch64InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01255">AArch64InstrInfo.cpp:1255</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d42df7595bb7da318e52023ffe95226afa0b08090b844a3fea7f8761f46e859a"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a3d42df7595bb7da318e52023ffe95226afa0b08090b844a3fea7f8761f46e859a">llvm::AArch64FrameOffsetCanUpdate</a></div><div class="ttdoc">Offset can apply, at least partly. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/ddf/AArch64InstrInfo_8h_source.html#l00184">AArch64InstrInfo.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64InstrInfo_html_a865eb97779d7161c9213ada0450eff2f"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1AArch64InstrInfo.html#a865eb97779d7161c9213ada0450eff2f">llvm::AArch64InstrInfo::isScaledAddr</a></div><div class="ttdeci">bool isScaledAddr(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d9a/AArch64InstrInfo_8cpp_source.html#l01046">AArch64InstrInfo.cpp:1046</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_ba4b566d55a812089e9c749a99726952.html">Target</a></li><li class="navelem"><a class="el" href="../../dir_e4b13da4fca7bdc91dfc17486fecbd04.html">AArch64</a></li><li class="navelem"><a class="el" href="../../d8/ddf/AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:30:52 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
