   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_conv_partial_opt_q15.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.arm_conv_partial_opt_q15,"ax",%progbits
  20              	 .align 2
  21              	 .global arm_conv_partial_opt_q15
  22              	 .thumb
  23              	 .thumb_func
  25              	arm_conv_partial_opt_q15:
  26              	.LFB135:
  27              	 .file 1 "../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c"
   1:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** /* ----------------------------------------------------------------------
   2:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * Project:      CMSIS DSP Library
   3:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * Title:        arm_conv_partial_opt_q15.c
   4:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * Description:  Partial convolution of Q15 sequences
   5:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  *
   6:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * $Date:        27. January 2017
   7:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * $Revision:    V.1.5.1
   8:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  *
   9:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * Target Processor: Cortex-M cores
  10:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * -------------------------------------------------------------------- */
  11:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** /*
  12:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  *
  14:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  *
  16:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * not use this file except in compliance with the License.
  18:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * You may obtain a copy of the License at
  19:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  *
  20:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  *
  22:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * See the License for the specific language governing permissions and
  26:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * limitations under the License.
  27:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  */
  28:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
  29:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  30:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
  31:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** /**
  32:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @ingroup groupFilters
  33:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  */
  34:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
  35:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** /**
  36:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @addtogroup PartialConv
  37:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @{
  38:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  */
  39:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
  40:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** /**
  41:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @brief Partial convolution of Q15 sequences.
  42:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @param[in]       *pSrcA points to the first input sequence.
  43:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @param[in]       srcALen length of the first input sequence.
  44:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @param[in]       *pSrcB points to the second input sequence.
  45:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @param[in]       srcBLen length of the second input sequence.
  46:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @param[out]      *pDst points to the location where the output result is written.
  47:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @param[in]       firstIndex is the first output sample to start with.
  48:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @param[in]       numPoints is the number of output points to be computed.
  49:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @param[in]       *pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcAL
  50:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @param[in]       *pScratch2 points to scratch buffer of size min(srcALen, srcBLen).
  51:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * @return  Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMEN
  52:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  *
  53:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * \par Restrictions
  54:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  *  If the silicon does not support unaligned memory access enable the macro UNALIGNED_SUPPORT_DISA
  55:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  *	In this case input, output, state buffers should be aligned by 32-bit
  56:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  *
  57:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  * Refer to <code>arm_conv_partial_fast_q15()</code> for a faster but less precise version of this 
  58:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  *
  59:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  *
  60:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****  */
  61:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
  62:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
  63:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
  64:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** arm_status arm_conv_partial_opt_q15(
  65:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q15_t * pSrcA,
  66:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   uint32_t srcALen,
  67:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q15_t * pSrcB,
  68:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   uint32_t srcBLen,
  69:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q15_t * pDst,
  70:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   uint32_t firstIndex,
  71:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   uint32_t numPoints,
  72:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q15_t * pScratch1,
  73:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q15_t * pScratch2)
  74:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** {
  28              	 .loc 1 74 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32 0000 2DE9904F 	 push {r4,r7,r8,r9,r10,fp,lr}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 28
  35              	 .cfi_offset 4,-28
  36              	 .cfi_offset 7,-24
  37              	 .cfi_offset 8,-20
  38              	 .cfi_offset 9,-16
  39              	 .cfi_offset 10,-12
  40              	 .cfi_offset 11,-8
  41              	 .cfi_offset 14,-4
  42 0004 E7B0     	 sub sp,sp,#412
  43              	.LCFI1:
  44              	 .cfi_def_cfa_offset 440
  45 0006 00AF     	 add r7,sp,#0
  46              	.LCFI2:
  47              	 .cfi_def_cfa_register 7
  48 0008 07F12404 	 add r4,r7,#36
  49 000c 2060     	 str r0,[r4]
  50 000e 07F12000 	 add r0,r7,#32
  51 0012 0160     	 str r1,[r0]
  52 0014 07F11C01 	 add r1,r7,#28
  53 0018 0A60     	 str r2,[r1]
  54 001a 07F11802 	 add r2,r7,#24
  55 001e 1360     	 str r3,[r2]
  75:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
  76:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q15_t *pOut = pDst;                            /* output pointer */
  56              	 .loc 1 76 0
  57 0020 07F17C03 	 add r3,r7,#124
  58 0024 D7F8B821 	 ldr r2,[r7,#440]
  59 0028 1A60     	 str r2,[r3]
  77:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q15_t *pScr1 = pScratch1;                      /* Temporary pointer for scratch1 */
  60              	 .loc 1 77 0
  61 002a 07F17803 	 add r3,r7,#120
  62 002e D7F8C421 	 ldr r2,[r7,#452]
  63 0032 1A60     	 str r2,[r3]
  78:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q15_t *pScr2 = pScratch2;                      /* Temporary pointer for scratch1 */
  64              	 .loc 1 78 0
  65 0034 D7F8C831 	 ldr r3,[r7,#456]
  66 0038 C7F89431 	 str r3,[r7,#404]
  79:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q63_t acc0, acc1, acc2, acc3;                  /* Accumulator */
  80:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q31_t x1, x2, x3;                              /* Temporary variables to hold state and coefficie
  81:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q31_t y1, y2;                                  /* State variables */
  82:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q15_t *pIn1;                                   /* inputA pointer */
  83:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q15_t *pIn2;                                   /* inputB pointer */
  84:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q15_t *px;                                     /* Intermediate inputA pointer  */
  85:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   q15_t *py;                                     /* Intermediate inputB pointer  */
  86:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   uint32_t j, k, blkCnt;                         /* loop counter */
  87:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   arm_status status;                             /* Status variable */
  88:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   uint32_t tapCnt;                               /* loop count */
  89:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
  90:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   /* Check for range of output samples to be calculated */
  91:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   if ((firstIndex + numPoints) > ((srcALen + (srcBLen - 1u))))
  67              	 .loc 1 91 0
  68 003c D7F8BC21 	 ldr r2,[r7,#444]
  69 0040 D7F8C031 	 ldr r3,[r7,#448]
  70 0044 1A44     	 add r2,r2,r3
  71 0046 07F11801 	 add r1,r7,#24
  72 004a 07F12003 	 add r3,r7,#32
  73 004e 0968     	 ldr r1,[r1]
  74 0050 1B68     	 ldr r3,[r3]
  75 0052 0B44     	 add r3,r3,r1
  76 0054 013B     	 subs r3,r3,#1
  77 0056 9A42     	 cmp r2,r3
  78 0058 04D9     	 bls .L2
  92:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   {
  93:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Set status as ARM_MATH_ARGUMENT_ERROR */
  94:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     status = ARM_MATH_ARGUMENT_ERROR;
  79              	 .loc 1 94 0
  80 005a FF23     	 movs r3,#255
  81 005c 87F85731 	 strb r3,[r7,#343]
  82 0060 00F00ABD 	 b .L3
  83              	.L2:
  95:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   }
  96:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   else
  97:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   {
  98:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
  99:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* The algorithm implementation is based on the lengths of the inputs. */
 100:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* srcB is always made to slide across srcA. */
 101:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* So srcBLen is always considered as shorter or equal to srcALen */
 102:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     if (srcALen >= srcBLen)
  84              	 .loc 1 102 0
  85 0064 07F12002 	 add r2,r7,#32
  86 0068 07F11803 	 add r3,r7,#24
  87 006c 1268     	 ldr r2,[r2]
  88 006e 1B68     	 ldr r3,[r3]
  89 0070 9A42     	 cmp r2,r3
  90 0072 0BD3     	 bcc .L4
 103:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     {
 104:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Initialization of inputA pointer */
 105:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       pIn1 = pSrcA;
  91              	 .loc 1 105 0
  92 0074 07F12403 	 add r3,r7,#36
  93 0078 1B68     	 ldr r3,[r3]
  94 007a C7F86431 	 str r3,[r7,#356]
 106:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 107:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Initialization of inputB pointer */
 108:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       pIn2 = pSrcB;
  95              	 .loc 1 108 0
  96 007e 07F17403 	 add r3,r7,#116
  97 0082 07F11C02 	 add r2,r7,#28
  98 0086 1268     	 ldr r2,[r2]
  99 0088 1A60     	 str r2,[r3]
 100 008a 1AE0     	 b .L5
 101              	.L4:
 109:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     }
 110:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     else
 111:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     {
 112:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Initialization of inputA pointer */
 113:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       pIn1 = pSrcB;
 102              	 .loc 1 113 0
 103 008c 07F11C03 	 add r3,r7,#28
 104 0090 1B68     	 ldr r3,[r3]
 105 0092 C7F86431 	 str r3,[r7,#356]
 114:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 115:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Initialization of inputB pointer */
 116:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       pIn2 = pSrcA;
 106              	 .loc 1 116 0
 107 0096 07F17403 	 add r3,r7,#116
 108 009a 07F12402 	 add r2,r7,#36
 109 009e 1268     	 ldr r2,[r2]
 110 00a0 1A60     	 str r2,[r3]
 117:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 118:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* srcBLen is always considered as shorter or equal to srcALen */
 119:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       j = srcBLen;
 111              	 .loc 1 119 0
 112 00a2 07F11803 	 add r3,r7,#24
 113 00a6 1B68     	 ldr r3,[r3]
 114 00a8 C7F84C31 	 str r3,[r7,#332]
 120:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       srcBLen = srcALen;
 115              	 .loc 1 120 0
 116 00ac 07F11803 	 add r3,r7,#24
 117 00b0 07F12002 	 add r2,r7,#32
 118 00b4 1268     	 ldr r2,[r2]
 119 00b6 1A60     	 str r2,[r3]
 121:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       srcALen = j;
 120              	 .loc 1 121 0
 121 00b8 07F12003 	 add r3,r7,#32
 122 00bc D7F84C21 	 ldr r2,[r7,#332]
 123 00c0 1A60     	 str r2,[r3]
 124              	.L5:
 122:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     }
 123:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 124:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Temporary pointer for scratch2 */
 125:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     py = pScratch2;
 125              	 .loc 1 125 0
 126 00c2 D7F8C831 	 ldr r3,[r7,#456]
 127 00c6 C7F84831 	 str r3,[r7,#328]
 126:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 127:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* pointer to take end of scratch2 buffer */
 128:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     pScr2 = pScratch2 + srcBLen - 1;
 128              	 .loc 1 128 0
 129 00ca 07F11803 	 add r3,r7,#24
 130 00ce 1B68     	 ldr r3,[r3]
 131 00d0 03F10043 	 add r3,r3,#-2147483648
 132 00d4 013B     	 subs r3,r3,#1
 133 00d6 5B00     	 lsls r3,r3,#1
 134 00d8 D7F8C821 	 ldr r2,[r7,#456]
 135 00dc 1344     	 add r3,r3,r2
 136 00de C7F89431 	 str r3,[r7,#404]
 129:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 130:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* points to smaller length sequence */
 131:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     px = pIn2;
 137              	 .loc 1 131 0
 138 00e2 07F17403 	 add r3,r7,#116
 139 00e6 1B68     	 ldr r3,[r3]
 140 00e8 C7F86031 	 str r3,[r7,#352]
 132:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 133:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Apply loop unrolling and do 4 Copies simultaneously. */
 134:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     k = srcBLen >> 2u;
 141              	 .loc 1 134 0
 142 00ec 07F11803 	 add r3,r7,#24
 143 00f0 1B68     	 ldr r3,[r3]
 144 00f2 9B08     	 lsrs r3,r3,#2
 145 00f4 C7F85C31 	 str r3,[r7,#348]
 135:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 136:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* First part of the processing with loop unrolling copies 4 data points at a time.
 137:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****      ** a second loop below copies for the remaining 1 to 3 samples. */
 138:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     while (k > 0u)
 146              	 .loc 1 138 0
 147 00f8 34E0     	 b .L6
 148              	.L7:
 139:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     {
 140:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* copy second buffer in reversal manner */
 141:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       *pScr2-- = *px++;
 149              	 .loc 1 141 0
 150 00fa D7F89431 	 ldr r3,[r7,#404]
 151 00fe 9A1E     	 subs r2,r3,#2
 152 0100 C7F89421 	 str r2,[r7,#404]
 153 0104 D7F86021 	 ldr r2,[r7,#352]
 154 0108 911C     	 adds r1,r2,#2
 155 010a C7F86011 	 str r1,[r7,#352]
 156 010e 1288     	 ldrh r2,[r2]
 157 0110 1A80     	 strh r2,[r3]
 142:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       *pScr2-- = *px++;
 158              	 .loc 1 142 0
 159 0112 D7F89431 	 ldr r3,[r7,#404]
 160 0116 9A1E     	 subs r2,r3,#2
 161 0118 C7F89421 	 str r2,[r7,#404]
 162 011c D7F86021 	 ldr r2,[r7,#352]
 163 0120 911C     	 adds r1,r2,#2
 164 0122 C7F86011 	 str r1,[r7,#352]
 165 0126 1288     	 ldrh r2,[r2]
 166 0128 1A80     	 strh r2,[r3]
 143:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       *pScr2-- = *px++;
 167              	 .loc 1 143 0
 168 012a D7F89431 	 ldr r3,[r7,#404]
 169 012e 9A1E     	 subs r2,r3,#2
 170 0130 C7F89421 	 str r2,[r7,#404]
 171 0134 D7F86021 	 ldr r2,[r7,#352]
 172 0138 911C     	 adds r1,r2,#2
 173 013a C7F86011 	 str r1,[r7,#352]
 174 013e 1288     	 ldrh r2,[r2]
 175 0140 1A80     	 strh r2,[r3]
 144:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       *pScr2-- = *px++;
 176              	 .loc 1 144 0
 177 0142 D7F89431 	 ldr r3,[r7,#404]
 178 0146 9A1E     	 subs r2,r3,#2
 179 0148 C7F89421 	 str r2,[r7,#404]
 180 014c D7F86021 	 ldr r2,[r7,#352]
 181 0150 911C     	 adds r1,r2,#2
 182 0152 C7F86011 	 str r1,[r7,#352]
 183 0156 1288     	 ldrh r2,[r2]
 184 0158 1A80     	 strh r2,[r3]
 145:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 146:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Decrement the loop counter */
 147:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       k--;
 185              	 .loc 1 147 0
 186 015a D7F85C31 	 ldr r3,[r7,#348]
 187 015e 013B     	 subs r3,r3,#1
 188 0160 C7F85C31 	 str r3,[r7,#348]
 189              	.L6:
 138:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     {
 190              	 .loc 1 138 0
 191 0164 D7F85C31 	 ldr r3,[r7,#348]
 192 0168 002B     	 cmp r3,#0
 193 016a C6D1     	 bne .L7
 148:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     }
 149:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 150:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* If the count is not a multiple of 4, copy remaining samples here.
 151:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****      ** No loop unrolling is used. */
 152:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     k = srcBLen % 0x4u;
 194              	 .loc 1 152 0
 195 016c 07F11803 	 add r3,r7,#24
 196 0170 1B68     	 ldr r3,[r3]
 197 0172 03F00303 	 and r3,r3,#3
 198 0176 C7F85C31 	 str r3,[r7,#348]
 153:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 154:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     while (k > 0u)
 199              	 .loc 1 154 0
 200 017a 10E0     	 b .L8
 201              	.L9:
 155:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     {
 156:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* copy second buffer in reversal manner for remaining samples */
 157:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       *pScr2-- = *px++;
 202              	 .loc 1 157 0
 203 017c D7F89431 	 ldr r3,[r7,#404]
 204 0180 9A1E     	 subs r2,r3,#2
 205 0182 C7F89421 	 str r2,[r7,#404]
 206 0186 D7F86021 	 ldr r2,[r7,#352]
 207 018a 911C     	 adds r1,r2,#2
 208 018c C7F86011 	 str r1,[r7,#352]
 209 0190 1288     	 ldrh r2,[r2]
 210 0192 1A80     	 strh r2,[r3]
 158:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 159:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Decrement the loop counter */
 160:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       k--;
 211              	 .loc 1 160 0
 212 0194 D7F85C31 	 ldr r3,[r7,#348]
 213 0198 013B     	 subs r3,r3,#1
 214 019a C7F85C31 	 str r3,[r7,#348]
 215              	.L8:
 154:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     {
 216              	 .loc 1 154 0
 217 019e D7F85C31 	 ldr r3,[r7,#348]
 218 01a2 002B     	 cmp r3,#0
 219 01a4 EAD1     	 bne .L9
 161:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     }
 162:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 163:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Initialze temporary scratch pointer */
 164:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     pScr1 = pScratch1;
 220              	 .loc 1 164 0
 221 01a6 07F17803 	 add r3,r7,#120
 222 01aa D7F8C421 	 ldr r2,[r7,#452]
 223 01ae 1A60     	 str r2,[r3]
 165:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 166:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Fill (srcBLen - 1u) zeros in scratch buffer */
 167:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     arm_fill_q15(0, pScr1, (srcBLen - 1u));
 224              	 .loc 1 167 0
 225 01b0 07F17803 	 add r3,r7,#120
 226 01b4 1A68     	 ldr r2,[r3]
 227 01b6 07F11803 	 add r3,r7,#24
 228 01ba 1B68     	 ldr r3,[r3]
 229 01bc 013B     	 subs r3,r3,#1
 230 01be 0020     	 movs r0,#0
 231 01c0 1146     	 mov r1,r2
 232 01c2 1A46     	 mov r2,r3
 233 01c4 FFF7FEFF 	 bl arm_fill_q15
 168:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 169:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Update temporary scratch pointer */
 170:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     pScr1 += (srcBLen - 1u);
 234              	 .loc 1 170 0
 235 01c8 07F17803 	 add r3,r7,#120
 236 01cc 1A68     	 ldr r2,[r3]
 237 01ce 07F11803 	 add r3,r7,#24
 238 01d2 1B68     	 ldr r3,[r3]
 239 01d4 03F10043 	 add r3,r3,#-2147483648
 240 01d8 013B     	 subs r3,r3,#1
 241 01da 5B00     	 lsls r3,r3,#1
 242 01dc 1A44     	 add r2,r2,r3
 243 01de 07F17803 	 add r3,r7,#120
 244 01e2 1A60     	 str r2,[r3]
 171:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 172:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Copy bigger length sequence(srcALen) samples in scratch1 buffer */
 173:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 174:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Copy (srcALen) samples in scratch buffer */
 175:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     arm_copy_q15(pIn1, pScr1, srcALen);
 245              	 .loc 1 175 0
 246 01e4 07F17803 	 add r3,r7,#120
 247 01e8 1A68     	 ldr r2,[r3]
 248 01ea 07F12003 	 add r3,r7,#32
 249 01ee D7F86401 	 ldr r0,[r7,#356]
 250 01f2 1146     	 mov r1,r2
 251 01f4 1A68     	 ldr r2,[r3]
 252 01f6 FFF7FEFF 	 bl arm_copy_q15
 176:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 177:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Update pointers */
 178:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     pScr1 += srcALen;
 253              	 .loc 1 178 0
 254 01fa 07F17803 	 add r3,r7,#120
 255 01fe 1A68     	 ldr r2,[r3]
 256 0200 07F12003 	 add r3,r7,#32
 257 0204 1B68     	 ldr r3,[r3]
 258 0206 5B00     	 lsls r3,r3,#1
 259 0208 1A44     	 add r2,r2,r3
 260 020a 07F17803 	 add r3,r7,#120
 261 020e 1A60     	 str r2,[r3]
 179:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 180:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Fill (srcBLen - 1u) zeros at end of scratch buffer */
 181:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     arm_fill_q15(0, pScr1, (srcBLen - 1u));
 262              	 .loc 1 181 0
 263 0210 07F17803 	 add r3,r7,#120
 264 0214 1A68     	 ldr r2,[r3]
 265 0216 07F11803 	 add r3,r7,#24
 266 021a 1B68     	 ldr r3,[r3]
 267 021c 013B     	 subs r3,r3,#1
 268 021e 0020     	 movs r0,#0
 269 0220 1146     	 mov r1,r2
 270 0222 1A46     	 mov r2,r3
 271 0224 FFF7FEFF 	 bl arm_fill_q15
 182:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 183:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Update pointer */
 184:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     pScr1 += (srcBLen - 1u);
 272              	 .loc 1 184 0
 273 0228 07F17803 	 add r3,r7,#120
 274 022c 1A68     	 ldr r2,[r3]
 275 022e 07F11803 	 add r3,r7,#24
 276 0232 1B68     	 ldr r3,[r3]
 277 0234 03F10043 	 add r3,r3,#-2147483648
 278 0238 013B     	 subs r3,r3,#1
 279 023a 5B00     	 lsls r3,r3,#1
 280 023c 1A44     	 add r2,r2,r3
 281 023e 07F17803 	 add r3,r7,#120
 282 0242 1A60     	 str r2,[r3]
 185:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 186:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Initialization of pIn2 pointer */
 187:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     pIn2 = py;
 283              	 .loc 1 187 0
 284 0244 07F17403 	 add r3,r7,#116
 285 0248 D7F84821 	 ldr r2,[r7,#328]
 286 024c 1A60     	 str r2,[r3]
 188:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 189:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     pScratch1 += firstIndex;
 287              	 .loc 1 189 0
 288 024e D7F8BC31 	 ldr r3,[r7,#444]
 289 0252 5B00     	 lsls r3,r3,#1
 290 0254 D7F8C421 	 ldr r2,[r7,#452]
 291 0258 1344     	 add r3,r3,r2
 292 025a C7F8C431 	 str r3,[r7,#452]
 190:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 191:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     pOut = pDst + firstIndex;
 293              	 .loc 1 191 0
 294 025e D7F8BC31 	 ldr r3,[r7,#444]
 295 0262 5B00     	 lsls r3,r3,#1
 296 0264 D7F8B821 	 ldr r2,[r7,#440]
 297 0268 1A44     	 add r2,r2,r3
 298 026a 07F17C03 	 add r3,r7,#124
 299 026e 1A60     	 str r2,[r3]
 192:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 193:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Actual convolution process starts here */
 194:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     blkCnt = (numPoints) >> 2;
 300              	 .loc 1 194 0
 301 0270 D7F8C031 	 ldr r3,[r7,#448]
 302 0274 9B08     	 lsrs r3,r3,#2
 303 0276 C7F85831 	 str r3,[r7,#344]
 195:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 196:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     while (blkCnt > 0)
 304              	 .loc 1 196 0
 305 027a 25E3     	 b .L10
 306              	.L23:
 197:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     {
 198:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Initialze temporary scratch pointer as scratch1 */
 199:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       pScr1 = pScratch1;
 307              	 .loc 1 199 0
 308 027c 07F17803 	 add r3,r7,#120
 309 0280 D7F8C421 	 ldr r2,[r7,#452]
 310 0284 1A60     	 str r2,[r3]
 200:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 201:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Clear Accumlators */
 202:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       acc0 = 0;
 311              	 .loc 1 202 0
 312 0286 4FF00002 	 mov r2,#0
 313 028a 4FF00003 	 mov r3,#0
 314 028e 07F5C471 	 add r1,r7,#392
 315 0292 C1E90023 	 strd r2,[r1]
 203:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       acc1 = 0;
 316              	 .loc 1 203 0
 317 0296 4FF00002 	 mov r2,#0
 318 029a 4FF00003 	 mov r3,#0
 319 029e 07F5C071 	 add r1,r7,#384
 320 02a2 C1E90023 	 strd r2,[r1]
 204:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       acc2 = 0;
 321              	 .loc 1 204 0
 322 02a6 4FF00002 	 mov r2,#0
 323 02aa 4FF00003 	 mov r3,#0
 324 02ae 07F5BC71 	 add r1,r7,#376
 325 02b2 C1E90023 	 strd r2,[r1]
 205:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       acc3 = 0;
 326              	 .loc 1 205 0
 327 02b6 4FF00002 	 mov r2,#0
 328 02ba 4FF00003 	 mov r3,#0
 329 02be 07F5B871 	 add r1,r7,#368
 330 02c2 C1E90023 	 strd r2,[r1]
 206:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 207:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Read two samples from scratch1 buffer */
 208:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       x1 = *__SIMD32(pScr1)++;
 331              	 .loc 1 208 0
 332 02c6 07F17802 	 add r2,r7,#120
 333 02ca 1368     	 ldr r3,[r2]
 334 02cc 191D     	 adds r1,r3,#4
 335 02ce 1160     	 str r1,[r2]
 336 02d0 1B68     	 ldr r3,[r3]
 337 02d2 C7F86C31 	 str r3,[r7,#364]
 209:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 210:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Read next two samples from scratch1 buffer */
 211:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       x2 = *__SIMD32(pScr1)++;
 338              	 .loc 1 211 0
 339 02d6 07F17802 	 add r2,r7,#120
 340 02da 1368     	 ldr r3,[r2]
 341 02dc 191D     	 adds r1,r3,#4
 342 02de 1160     	 str r1,[r2]
 343 02e0 1B68     	 ldr r3,[r3]
 344 02e2 C7F86831 	 str r3,[r7,#360]
 212:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 213:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       tapCnt = (srcBLen) >> 2u;
 345              	 .loc 1 213 0
 346 02e6 07F11803 	 add r3,r7,#24
 347 02ea 1B68     	 ldr r3,[r3]
 348 02ec 9B08     	 lsrs r3,r3,#2
 349 02ee C7F85031 	 str r3,[r7,#336]
 214:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 215:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       while (tapCnt > 0u)
 350              	 .loc 1 215 0
 351 02f2 CCE1     	 b .L11
 352              	.L20:
 216:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       {
 217:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 218:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* Read four samples from smaller buffer */
 219:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         y1 = _SIMD32_OFFSET(pIn2);
 353              	 .loc 1 219 0
 354 02f4 07F17403 	 add r3,r7,#116
 355 02f8 1B68     	 ldr r3,[r3]
 356 02fa 1B68     	 ldr r3,[r3]
 357 02fc C7F84431 	 str r3,[r7,#324]
 220:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         y2 = _SIMD32_OFFSET(pIn2 + 2u);
 358              	 .loc 1 220 0
 359 0300 07F17403 	 add r3,r7,#116
 360 0304 1B68     	 ldr r3,[r3]
 361 0306 5B68     	 ldr r3,[r3,#4]
 362 0308 C7F84031 	 str r3,[r7,#320]
 221:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 222:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* multiply and accumlate */
 223:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc0 = __SMLALD(x1, y1, acc0);
 363              	 .loc 1 223 0
 364 030c D7F86C01 	 ldr r0,[r7,#364]
 365 0310 D7F84411 	 ldr r1,[r7,#324]
 366 0314 07F5C473 	 add r3,r7,#392
 367 0318 D3E90023 	 ldrd r2,[r3]
 368 031c C7F81001 	 str r0,[r7,#272]
 369 0320 C7F80C11 	 str r1,[r7,#268]
 370 0324 07F58071 	 add r1,r7,#256
 371 0328 C1E90023 	 strd r2,[r1]
 372              	.LBB25:
 373              	.LBB26:
 374              	 .file 2 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.0.1
   5:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     02. February 2017
   6:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  36:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                     __asm
  37:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  39:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                  inline
  40:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  41:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  44:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  47:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  48:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  50:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  51:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  53:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  55:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
  62:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  65:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  71:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  72:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  76:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  77:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  78:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  79:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  83:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  85:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  87:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  88:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  89:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  90:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  94:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  96:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  98:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  99:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0U);
 644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 734:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 735:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 739:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 740:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 744:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 746:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 747:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 751:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 753:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 754:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 755:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 756:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 757:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 758:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Memory Barrier
 759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 760:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 761:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 763:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 764:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 765:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 766:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 767:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 768:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 769:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 770:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 771:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 772:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 773:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 774:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 775:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 776:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 777:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_bswap32(value);
 778:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 779:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 780:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 781:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 782:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 783:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 784:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 785:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 786:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 787:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 788:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 789:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 790:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 791:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 792:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 793:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 794:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 795:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 796:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 797:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 798:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 799:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 800:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 801:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 802:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 803:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 804:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 805:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 806:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 807:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 808:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 809:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 810:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 811:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 812:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 813:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t result;
 814:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 815:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 816:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 817:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 818:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 819:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 820:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 821:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 822:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 823:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 824:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 825:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 826:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
 827:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 828:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 829:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 830:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 831:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 832:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 833:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 834:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 835:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Breakpoint
 836:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 837:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 838:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 839:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 840:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 841:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 842:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 843:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 844:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 845:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse bit order of value
 846:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 847:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 848:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 849:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 850:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 851:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 852:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 853:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 855:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 856:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 857:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 858:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 859:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t s = (4 /*sizeof(v)*/ * 8) - 1; /* extra shift needed at end */
 860:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 861:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 862:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 863:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   {
 864:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     result <<= 1U;
 865:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     result |= value & 1U;
 866:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     s--;
 867:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 868:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 869:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 870:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 871:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 872:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 873:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 874:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 875:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Count leading zeros
 876:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 877:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 878:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             number of leading zeros in value
 879:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 880:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CLZ             __builtin_clz
 881:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 882:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 883:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 884:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 885:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 886:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 887:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 888:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 889:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 890:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 891:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 892:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 893:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)
 894:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 895:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 896:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 897:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 898:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 899:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 900:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 901:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 902:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 903:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 904:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 905:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 906:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 907:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 908:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 909:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 910:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 911:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 912:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 913:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 914:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 915:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)
 916:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 917:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 918:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 920:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 921:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 922:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 923:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 924:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 925:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 926:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 927:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 928:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 929:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 930:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 931:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 932:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 933:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 934:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 935:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 936:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 937:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
 938:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 939:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 940:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 941:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 942:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 943:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 944:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 945:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 946:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 947:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 948:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 949:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 950:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 951:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 952:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 953:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 954:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *a
 955:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 956:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 957:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 958:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 959:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 960:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 961:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 962:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 963:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 964:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 965:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 966:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 967:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 968:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 969:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 970:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 971:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t 
 972:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 973:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 974:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 975:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 976:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 977:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 978:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 979:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 980:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 981:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 982:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 983:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 984:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 985:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 986:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 987:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 988:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t 
 989:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 990:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 991:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 992:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 993:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 994:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 995:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 996:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 997:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 998:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Remove the exclusive lock
 999:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1000:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1001:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __CLREX(void)
1002:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1003:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1004:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1005:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1006:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1007:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1008:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1009:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1010:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1011:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1012:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1013:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1014:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1015:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1016:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Signed Saturate
1017:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates a signed value.
1018:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1019:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1020:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1021:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1022:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1023:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1024:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1025:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1026:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1027:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1028:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1029:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1030:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1031:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Unsigned Saturate
1032:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates an unsigned value.
1033:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1034:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1035:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1036:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1037:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1038:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1039:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1040:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1041:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1042:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1043:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1044:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1045:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1046:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1047:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1048:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1049:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to rotate
1050:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
1051:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1052:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)
1053:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1054:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1055:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1056:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1057:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1058:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1059:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1060:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1061:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1062:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1063:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1064:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1065:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1066:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1067:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1068:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1069:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1070:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1071:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1072:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1073:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1074:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1075:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1076:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1077:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1078:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1079:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1080:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1081:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1082:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1083:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1084:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1085:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1086:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1087:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1088:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1089:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1090:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1091:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1092:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1093:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1094:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1095:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1096:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1097:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1098:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1099:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *ptr)
1112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAB(volatile uint8_t *ptr)
1169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAH(volatile uint16_t *ptr)
1184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDA(volatile uint32_t *ptr)
1199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *p
1297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t 
1314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *
1331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated SIMD instructions
1347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
1348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** */
1349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__ARM_FEATURE_DSP == 1)                             /* ToDo ARMCLANG: This should be ARCH >= A
1351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32
1651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
1673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
1689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32
1721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint3
1729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1734:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1735:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1736:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint6
1737:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1738:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   union llreg_u{
1739:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t w32[2];
1740:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint64_t w64;
1741:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   } llr;
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   llr.w64 = acc;
 375              	 .loc 2 1742 0
 376 032c 07F12801 	 add r1,r7,#40
 377 0330 07F58073 	 add r3,r7,#256
 378 0334 D3E90023 	 ldrd r2,[r3]
 379 0338 C1E90023 	 strd r2,[r1]
1743:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1744:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
 380              	 .loc 2 1745 0
 381 033c 07F12803 	 add r3,r7,#40
 382 0340 1A68     	 ldr r2,[r3]
 383 0342 07F12803 	 add r3,r7,#40
 384 0346 5B68     	 ldr r3,[r3,#4]
 385 0348 D7F81001 	 ldr r0,[r7,#272]
 386 034c D7F80C41 	 ldr r4,[r7,#268]
 387 0350 1146     	 mov r1,r2
 388              	
 389 0352 C0FBC413 	 smlald r1,r3,r0,r4
 390              	
 391              	 .thumb
 392 0356 07F12802 	 add r2,r7,#40
 393 035a 1160     	 str r1,[r2]
 394 035c 07F12802 	 add r2,r7,#40
 395 0360 5360     	 str r3,[r2,#4]
1746:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
1747:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
1748:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1749:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(llr.w64);
 396              	 .loc 2 1750 0
 397 0362 07F12803 	 add r3,r7,#40
 398 0366 D3E90023 	 ldrd r2,[r3]
 399              	.LBE26:
 400              	.LBE25:
 401              	 .loc 1 223 0
 402 036a 07F5C471 	 add r1,r7,#392
 403 036e C1E90023 	 strd r2,[r1]
 224:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc2 = __SMLALD(x2, y1, acc2);
 404              	 .loc 1 224 0
 405 0372 D7F86801 	 ldr r0,[r7,#360]
 406 0376 D7F84411 	 ldr r1,[r7,#324]
 407 037a 07F5BC73 	 add r3,r7,#376
 408 037e D3E90023 	 ldrd r2,[r3]
 409 0382 C7F8FC00 	 str r0,[r7,#252]
 410 0386 C7F8F810 	 str r1,[r7,#248]
 411 038a C7E93C23 	 strd r2,[r7,#240]
 412              	.LBB27:
 413              	.LBB28:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 414              	 .loc 2 1742 0
 415 038e 07F13001 	 add r1,r7,#48
 416 0392 D7E93C23 	 ldrd r2,[r7,#240]
 417 0396 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 418              	 .loc 2 1745 0
 419 039a 07F13003 	 add r3,r7,#48
 420 039e 1A68     	 ldr r2,[r3]
 421 03a0 07F13003 	 add r3,r7,#48
 422 03a4 5B68     	 ldr r3,[r3,#4]
 423 03a6 D7F8FC00 	 ldr r0,[r7,#252]
 424 03aa D7F8F840 	 ldr r4,[r7,#248]
 425 03ae 1146     	 mov r1,r2
 426              	
 427 03b0 C0FBC413 	 smlald r1,r3,r0,r4
 428              	
 429              	 .thumb
 430 03b4 07F13002 	 add r2,r7,#48
 431 03b8 1160     	 str r1,[r2]
 432 03ba 07F13002 	 add r2,r7,#48
 433 03be 5360     	 str r3,[r2,#4]
 434              	 .loc 2 1750 0
 435 03c0 07F13003 	 add r3,r7,#48
 436 03c4 D3E90023 	 ldrd r2,[r3]
 437              	.LBE28:
 438              	.LBE27:
 439              	 .loc 1 224 0
 440 03c8 07F5BC71 	 add r1,r7,#376
 441 03cc C1E90023 	 strd r2,[r1]
 225:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 226:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* pack input data */
 227:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 228:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         x3 = __PKHBT(x2, x1, 0);
 442              	 .loc 1 228 0
 443 03d0 D7F86831 	 ldr r3,[r7,#360]
 444 03d4 9AB2     	 uxth r2,r3
 445 03d6 D7F86C31 	 ldr r3,[r7,#364]
 446 03da 1B0C     	 lsrs r3,r3,#16
 447 03dc 1B04     	 lsls r3,r3,#16
 448 03de 1343     	 orrs r3,r3,r2
 449 03e0 C7F83C31 	 str r3,[r7,#316]
 229:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #else
 230:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         x3 = __PKHBT(x1, x2, 0);
 231:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #endif
 232:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 233:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* multiply and accumlate */
 234:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc1 = __SMLALDX(x3, y1, acc1);
 450              	 .loc 1 234 0
 451 03e4 D7F83C01 	 ldr r0,[r7,#316]
 452 03e8 D7F84411 	 ldr r1,[r7,#324]
 453 03ec 07F5C073 	 add r3,r7,#384
 454 03f0 D3E90023 	 ldrd r2,[r3]
 455 03f4 C7F8EC00 	 str r0,[r7,#236]
 456 03f8 C7F8E810 	 str r1,[r7,#232]
 457 03fc C7E93823 	 strd r2,[r7,#224]
 458              	.LBB29:
 459              	.LBB30:
1751:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1752:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1753:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint
1754:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1755:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   union llreg_u{
1756:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t w32[2];
1757:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint64_t w64;
1758:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   } llr;
1759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   llr.w64 = acc;
 460              	 .loc 2 1759 0
 461 0400 07F13801 	 add r1,r7,#56
 462 0404 D7E93823 	 ldrd r2,[r7,#224]
 463 0408 C1E90023 	 strd r2,[r1]
1760:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1761:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
 464              	 .loc 2 1762 0
 465 040c 07F13803 	 add r3,r7,#56
 466 0410 1A68     	 ldr r2,[r3]
 467 0412 07F13803 	 add r3,r7,#56
 468 0416 5B68     	 ldr r3,[r3,#4]
 469 0418 D7F8EC00 	 ldr r0,[r7,#236]
 470 041c D7F8E840 	 ldr r4,[r7,#232]
 471 0420 1146     	 mov r1,r2
 472              	
 473 0422 C0FBD413 	 smlaldx r1,r3,r0,r4
 474              	
 475              	 .thumb
 476 0426 07F13802 	 add r2,r7,#56
 477 042a 1160     	 str r1,[r2]
 478 042c 07F13802 	 add r2,r7,#56
 479 0430 5360     	 str r3,[r2,#4]
1763:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
1764:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
1765:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1766:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1767:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(llr.w64);
 480              	 .loc 2 1767 0
 481 0432 07F13803 	 add r3,r7,#56
 482 0436 D3E90023 	 ldrd r2,[r3]
 483              	.LBE30:
 484              	.LBE29:
 485              	 .loc 1 234 0
 486 043a 07F5C071 	 add r1,r7,#384
 487 043e C1E90023 	 strd r2,[r1]
 235:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 236:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* Read next two samples from scratch1 buffer */
 237:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         x1 = _SIMD32_OFFSET(pScr1);
 488              	 .loc 1 237 0
 489 0442 07F17803 	 add r3,r7,#120
 490 0446 1B68     	 ldr r3,[r3]
 491 0448 1B68     	 ldr r3,[r3]
 492 044a C7F86C31 	 str r3,[r7,#364]
 238:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 239:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* multiply and accumlate */
 240:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc0 = __SMLALD(x2, y2, acc0);
 493              	 .loc 1 240 0
 494 044e D7F86801 	 ldr r0,[r7,#360]
 495 0452 D7F84011 	 ldr r1,[r7,#320]
 496 0456 07F5C473 	 add r3,r7,#392
 497 045a D3E90023 	 ldrd r2,[r3]
 498 045e C7F8DC00 	 str r0,[r7,#220]
 499 0462 C7F8D810 	 str r1,[r7,#216]
 500 0466 C7E93423 	 strd r2,[r7,#208]
 501              	.LBB31:
 502              	.LBB32:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 503              	 .loc 2 1742 0
 504 046a 07F14001 	 add r1,r7,#64
 505 046e D7E93423 	 ldrd r2,[r7,#208]
 506 0472 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 507              	 .loc 2 1745 0
 508 0476 07F14003 	 add r3,r7,#64
 509 047a 1A68     	 ldr r2,[r3]
 510 047c 07F14003 	 add r3,r7,#64
 511 0480 5B68     	 ldr r3,[r3,#4]
 512 0482 D7F8DC00 	 ldr r0,[r7,#220]
 513 0486 D7F8D840 	 ldr r4,[r7,#216]
 514 048a 1146     	 mov r1,r2
 515              	
 516 048c C0FBC413 	 smlald r1,r3,r0,r4
 517              	
 518              	 .thumb
 519 0490 07F14002 	 add r2,r7,#64
 520 0494 1160     	 str r1,[r2]
 521 0496 07F14002 	 add r2,r7,#64
 522 049a 5360     	 str r3,[r2,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 523              	 .loc 2 1750 0
 524 049c 07F14003 	 add r3,r7,#64
 525 04a0 D3E90023 	 ldrd r2,[r3]
 526              	.LBE32:
 527              	.LBE31:
 528              	 .loc 1 240 0
 529 04a4 07F5C471 	 add r1,r7,#392
 530 04a8 C1E90023 	 strd r2,[r1]
 241:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc2 = __SMLALD(x1, y2, acc2);
 531              	 .loc 1 241 0
 532 04ac D7F86C01 	 ldr r0,[r7,#364]
 533 04b0 D7F84011 	 ldr r1,[r7,#320]
 534 04b4 07F5BC73 	 add r3,r7,#376
 535 04b8 D3E90023 	 ldrd r2,[r3]
 536 04bc C7F8CC00 	 str r0,[r7,#204]
 537 04c0 C7F8C810 	 str r1,[r7,#200]
 538 04c4 C7E93023 	 strd r2,[r7,#192]
 539              	.LBB33:
 540              	.LBB34:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 541              	 .loc 2 1742 0
 542 04c8 07F14801 	 add r1,r7,#72
 543 04cc D7E93023 	 ldrd r2,[r7,#192]
 544 04d0 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 545              	 .loc 2 1745 0
 546 04d4 07F14803 	 add r3,r7,#72
 547 04d8 1A68     	 ldr r2,[r3]
 548 04da 07F14803 	 add r3,r7,#72
 549 04de 5B68     	 ldr r3,[r3,#4]
 550 04e0 D7F8CC00 	 ldr r0,[r7,#204]
 551 04e4 D7F8C840 	 ldr r4,[r7,#200]
 552 04e8 1146     	 mov r1,r2
 553              	
 554 04ea C0FBC413 	 smlald r1,r3,r0,r4
 555              	
 556              	 .thumb
 557 04ee 07F14802 	 add r2,r7,#72
 558 04f2 1160     	 str r1,[r2]
 559 04f4 07F14802 	 add r2,r7,#72
 560 04f8 5360     	 str r3,[r2,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 561              	 .loc 2 1750 0
 562 04fa 07F14803 	 add r3,r7,#72
 563 04fe D3E90023 	 ldrd r2,[r3]
 564              	.LBE34:
 565              	.LBE33:
 566              	 .loc 1 241 0
 567 0502 07F5BC71 	 add r1,r7,#376
 568 0506 C1E90023 	 strd r2,[r1]
 242:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 243:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* pack input data */
 244:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 245:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         x3 = __PKHBT(x1, x2, 0);
 569              	 .loc 1 245 0
 570 050a D7F86C31 	 ldr r3,[r7,#364]
 571 050e 9AB2     	 uxth r2,r3
 572 0510 D7F86831 	 ldr r3,[r7,#360]
 573 0514 1B0C     	 lsrs r3,r3,#16
 574 0516 1B04     	 lsls r3,r3,#16
 575 0518 1343     	 orrs r3,r3,r2
 576 051a C7F83C31 	 str r3,[r7,#316]
 246:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #else
 247:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         x3 = __PKHBT(x2, x1, 0);
 248:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #endif
 249:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 250:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc3 = __SMLALDX(x3, y1, acc3);
 577              	 .loc 1 250 0
 578 051e D7F83C01 	 ldr r0,[r7,#316]
 579 0522 D7F84411 	 ldr r1,[r7,#324]
 580 0526 07F5B873 	 add r3,r7,#368
 581 052a D3E90023 	 ldrd r2,[r3]
 582 052e C7F8BC00 	 str r0,[r7,#188]
 583 0532 C7F8B810 	 str r1,[r7,#184]
 584 0536 C7E92C23 	 strd r2,[r7,#176]
 585              	.LBB35:
 586              	.LBB36:
1759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 587              	 .loc 2 1759 0
 588 053a 07F15001 	 add r1,r7,#80
 589 053e D7E92C23 	 ldrd r2,[r7,#176]
 590 0542 C1E90023 	 strd r2,[r1]
1762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 591              	 .loc 2 1762 0
 592 0546 07F15003 	 add r3,r7,#80
 593 054a 1A68     	 ldr r2,[r3]
 594 054c 07F15003 	 add r3,r7,#80
 595 0550 5B68     	 ldr r3,[r3,#4]
 596 0552 D7F8BC00 	 ldr r0,[r7,#188]
 597 0556 D7F8B840 	 ldr r4,[r7,#184]
 598 055a 1146     	 mov r1,r2
 599              	
 600 055c C0FBD413 	 smlaldx r1,r3,r0,r4
 601              	
 602              	 .thumb
 603 0560 07F15002 	 add r2,r7,#80
 604 0564 1160     	 str r1,[r2]
 605 0566 07F15002 	 add r2,r7,#80
 606 056a 5360     	 str r3,[r2,#4]
 607              	 .loc 2 1767 0
 608 056c 07F15003 	 add r3,r7,#80
 609 0570 D3E90023 	 ldrd r2,[r3]
 610              	.LBE36:
 611              	.LBE35:
 612              	 .loc 1 250 0
 613 0574 07F5B871 	 add r1,r7,#368
 614 0578 C1E90023 	 strd r2,[r1]
 251:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc1 = __SMLALDX(x3, y2, acc1);
 615              	 .loc 1 251 0
 616 057c D7F83C01 	 ldr r0,[r7,#316]
 617 0580 D7F84011 	 ldr r1,[r7,#320]
 618 0584 07F5C073 	 add r3,r7,#384
 619 0588 D3E90023 	 ldrd r2,[r3]
 620 058c C7F8AC00 	 str r0,[r7,#172]
 621 0590 C7F8A810 	 str r1,[r7,#168]
 622 0594 C7E92823 	 strd r2,[r7,#160]
 623              	.LBB37:
 624              	.LBB38:
1759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 625              	 .loc 2 1759 0
 626 0598 07F15801 	 add r1,r7,#88
 627 059c D7E92823 	 ldrd r2,[r7,#160]
 628 05a0 C1E90023 	 strd r2,[r1]
1762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 629              	 .loc 2 1762 0
 630 05a4 07F15803 	 add r3,r7,#88
 631 05a8 1A68     	 ldr r2,[r3]
 632 05aa 07F15803 	 add r3,r7,#88
 633 05ae 5B68     	 ldr r3,[r3,#4]
 634 05b0 D7F8AC00 	 ldr r0,[r7,#172]
 635 05b4 D7F8A840 	 ldr r4,[r7,#168]
 636 05b8 1146     	 mov r1,r2
 637              	
 638 05ba C0FBD413 	 smlaldx r1,r3,r0,r4
 639              	
 640              	 .thumb
 641 05be 07F15802 	 add r2,r7,#88
 642 05c2 1160     	 str r1,[r2]
 643 05c4 07F15802 	 add r2,r7,#88
 644 05c8 5360     	 str r3,[r2,#4]
 645              	 .loc 2 1767 0
 646 05ca 07F15803 	 add r3,r7,#88
 647 05ce D3E90023 	 ldrd r2,[r3]
 648              	.LBE38:
 649              	.LBE37:
 650              	 .loc 1 251 0
 651 05d2 07F5C071 	 add r1,r7,#384
 652 05d6 C1E90023 	 strd r2,[r1]
 252:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 253:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         x2 = _SIMD32_OFFSET(pScr1 + 2u);
 653              	 .loc 1 253 0
 654 05da 07F17803 	 add r3,r7,#120
 655 05de 1B68     	 ldr r3,[r3]
 656 05e0 5B68     	 ldr r3,[r3,#4]
 657 05e2 C7F86831 	 str r3,[r7,#360]
 254:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 255:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 256:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         x3 = __PKHBT(x2, x1, 0);
 658              	 .loc 1 256 0
 659 05e6 D7F86831 	 ldr r3,[r7,#360]
 660 05ea 9AB2     	 uxth r2,r3
 661 05ec D7F86C31 	 ldr r3,[r7,#364]
 662 05f0 1B0C     	 lsrs r3,r3,#16
 663 05f2 1B04     	 lsls r3,r3,#16
 664 05f4 1343     	 orrs r3,r3,r2
 665 05f6 C7F83C31 	 str r3,[r7,#316]
 257:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #else
 258:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         x3 = __PKHBT(x1, x2, 0);
 259:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #endif
 260:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 261:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc3 = __SMLALDX(x3, y2, acc3);
 666              	 .loc 1 261 0
 667 05fa D7F83C31 	 ldr r3,[r7,#316]
 668 05fe D7F84021 	 ldr r2,[r7,#320]
 669 0602 07F5B871 	 add r1,r7,#368
 670 0606 D1E90001 	 ldrd r0,[r1]
 671 060a C7F89C30 	 str r3,[r7,#156]
 672 060e 07F19803 	 add r3,r7,#152
 673 0612 1A60     	 str r2,[r3]
 674 0614 07F19003 	 add r3,r7,#144
 675 0618 C3E90001 	 strd r0,[r3]
 676              	.LBB39:
 677              	.LBB40:
1759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 678              	 .loc 2 1759 0
 679 061c 07F16001 	 add r1,r7,#96
 680 0620 07F19003 	 add r3,r7,#144
 681 0624 D3E90023 	 ldrd r2,[r3]
 682 0628 C1E90023 	 strd r2,[r1]
1762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 683              	 .loc 2 1762 0
 684 062c 07F16003 	 add r3,r7,#96
 685 0630 1968     	 ldr r1,[r3]
 686 0632 07F16003 	 add r3,r7,#96
 687 0636 5C68     	 ldr r4,[r3,#4]
 688 0638 D7F89C00 	 ldr r0,[r7,#156]
 689 063c 07F19803 	 add r3,r7,#152
 690 0640 1A68     	 ldr r2,[r3]
 691 0642 2346     	 mov r3,r4
 692              	
 693 0644 C0FBD213 	 smlaldx r1,r3,r0,r2
 694              	
 695              	 .thumb
 696 0648 07F16002 	 add r2,r7,#96
 697 064c 1160     	 str r1,[r2]
 698 064e 07F16002 	 add r2,r7,#96
 699 0652 5360     	 str r3,[r2,#4]
 700              	 .loc 2 1767 0
 701 0654 07F16003 	 add r3,r7,#96
 702 0658 D3E90023 	 ldrd r2,[r3]
 703              	.LBE40:
 704              	.LBE39:
 705              	 .loc 1 261 0
 706 065c 07F5B871 	 add r1,r7,#368
 707 0660 C1E90023 	 strd r2,[r1]
 262:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 263:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* update scratch pointers */
 264:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         pIn2 += 4u;
 708              	 .loc 1 264 0
 709 0664 07F17403 	 add r3,r7,#116
 710 0668 1B68     	 ldr r3,[r3]
 711 066a 03F10802 	 add r2,r3,#8
 712 066e 07F17403 	 add r3,r7,#116
 713 0672 1A60     	 str r2,[r3]
 265:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         pScr1 += 4u;
 714              	 .loc 1 265 0
 715 0674 07F17803 	 add r3,r7,#120
 716 0678 1B68     	 ldr r3,[r3]
 717 067a 03F10802 	 add r2,r3,#8
 718 067e 07F17803 	 add r3,r7,#120
 719 0682 1A60     	 str r2,[r3]
 266:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 267:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 268:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* Decrement the loop counter */
 269:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         tapCnt--;
 720              	 .loc 1 269 0
 721 0684 D7F85031 	 ldr r3,[r7,#336]
 722 0688 013B     	 subs r3,r3,#1
 723 068a C7F85031 	 str r3,[r7,#336]
 724              	.L11:
 215:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       {
 725              	 .loc 1 215 0
 726 068e D7F85031 	 ldr r3,[r7,#336]
 727 0692 002B     	 cmp r3,#0
 728 0694 7FF42EAE 	 bne .L20
 270:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       }
 271:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 272:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Update scratch pointer for remaining samples of smaller length sequence */
 273:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       pScr1 -= 4u;
 729              	 .loc 1 273 0
 730 0698 07F17803 	 add r3,r7,#120
 731 069c 1B68     	 ldr r3,[r3]
 732 069e A3F10802 	 sub r2,r3,#8
 733 06a2 07F17803 	 add r3,r7,#120
 734 06a6 1A60     	 str r2,[r3]
 274:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 275:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* apply same above for remaining samples of smaller length sequence */
 276:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       tapCnt = (srcBLen) & 3u;
 735              	 .loc 1 276 0
 736 06a8 07F11803 	 add r3,r7,#24
 737 06ac 1B68     	 ldr r3,[r3]
 738 06ae 03F00303 	 and r3,r3,#3
 739 06b2 C7F85031 	 str r3,[r7,#336]
 277:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 278:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       while (tapCnt > 0u)
 740              	 .loc 1 278 0
 741 06b6 87E0     	 b .L21
 742              	.L22:
 279:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       {
 280:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* accumlate the results */
 281:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc0 += (*pScr1++ * *pIn2);
 743              	 .loc 1 281 0
 744 06b8 07F17803 	 add r3,r7,#120
 745 06bc 1B68     	 ldr r3,[r3]
 746 06be 991C     	 adds r1,r3,#2
 747 06c0 07F17802 	 add r2,r7,#120
 748 06c4 1160     	 str r1,[r2]
 749 06c6 1B88     	 ldrh r3,[r3]
 750 06c8 1BB2     	 sxth r3,r3
 751 06ca 07F17402 	 add r2,r7,#116
 752 06ce 1268     	 ldr r2,[r2]
 753 06d0 1288     	 ldrh r2,[r2]
 754 06d2 12B2     	 sxth r2,r2
 755 06d4 02FB03F3 	 mul r3,r2,r3
 756 06d8 1A46     	 mov r2,r3
 757 06da 4FEAE273 	 asr r3,r2,#31
 758 06de 07F5C471 	 add r1,r7,#392
 759 06e2 D1E90001 	 ldrd r0,[r1]
 760 06e6 1218     	 adds r2,r2,r0
 761 06e8 43EB0103 	 adc r3,r3,r1
 762 06ec 07F5C471 	 add r1,r7,#392
 763 06f0 C1E90023 	 strd r2,[r1]
 282:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc1 += (*pScr1++ * *pIn2);
 764              	 .loc 1 282 0
 765 06f4 07F17803 	 add r3,r7,#120
 766 06f8 1B68     	 ldr r3,[r3]
 767 06fa 991C     	 adds r1,r3,#2
 768 06fc 07F17802 	 add r2,r7,#120
 769 0700 1160     	 str r1,[r2]
 770 0702 1B88     	 ldrh r3,[r3]
 771 0704 1BB2     	 sxth r3,r3
 772 0706 07F17402 	 add r2,r7,#116
 773 070a 1268     	 ldr r2,[r2]
 774 070c 1288     	 ldrh r2,[r2]
 775 070e 12B2     	 sxth r2,r2
 776 0710 02FB03F3 	 mul r3,r2,r3
 777 0714 1A46     	 mov r2,r3
 778 0716 4FEAE273 	 asr r3,r2,#31
 779 071a 07F5C071 	 add r1,r7,#384
 780 071e D1E90001 	 ldrd r0,[r1]
 781 0722 1218     	 adds r2,r2,r0
 782 0724 43EB0103 	 adc r3,r3,r1
 783 0728 07F5C071 	 add r1,r7,#384
 784 072c C1E90023 	 strd r2,[r1]
 283:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc2 += (*pScr1++ * *pIn2);
 785              	 .loc 1 283 0
 786 0730 07F17803 	 add r3,r7,#120
 787 0734 1B68     	 ldr r3,[r3]
 788 0736 991C     	 adds r1,r3,#2
 789 0738 07F17802 	 add r2,r7,#120
 790 073c 1160     	 str r1,[r2]
 791 073e 1B88     	 ldrh r3,[r3]
 792 0740 1BB2     	 sxth r3,r3
 793 0742 07F17402 	 add r2,r7,#116
 794 0746 1268     	 ldr r2,[r2]
 795 0748 1288     	 ldrh r2,[r2]
 796 074a 12B2     	 sxth r2,r2
 797 074c 02FB03F3 	 mul r3,r2,r3
 798 0750 1A46     	 mov r2,r3
 799 0752 4FEAE273 	 asr r3,r2,#31
 800 0756 07F5BC71 	 add r1,r7,#376
 801 075a D1E90001 	 ldrd r0,[r1]
 802 075e 1218     	 adds r2,r2,r0
 803 0760 43EB0103 	 adc r3,r3,r1
 804 0764 07F5BC71 	 add r1,r7,#376
 805 0768 C1E90023 	 strd r2,[r1]
 284:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc3 += (*pScr1++ * *pIn2++);
 806              	 .loc 1 284 0
 807 076c 07F17803 	 add r3,r7,#120
 808 0770 1B68     	 ldr r3,[r3]
 809 0772 991C     	 adds r1,r3,#2
 810 0774 07F17802 	 add r2,r7,#120
 811 0778 1160     	 str r1,[r2]
 812 077a 1B88     	 ldrh r3,[r3]
 813 077c 1AB2     	 sxth r2,r3
 814 077e 07F17403 	 add r3,r7,#116
 815 0782 1B68     	 ldr r3,[r3]
 816 0784 981C     	 adds r0,r3,#2
 817 0786 07F17401 	 add r1,r7,#116
 818 078a 0860     	 str r0,[r1]
 819 078c 1B88     	 ldrh r3,[r3]
 820 078e 1BB2     	 sxth r3,r3
 821 0790 03FB02F3 	 mul r3,r3,r2
 822 0794 1A46     	 mov r2,r3
 823 0796 4FEAE273 	 asr r3,r2,#31
 824 079a 07F5B871 	 add r1,r7,#368
 825 079e D1E90001 	 ldrd r0,[r1]
 826 07a2 1218     	 adds r2,r2,r0
 827 07a4 43EB0103 	 adc r3,r3,r1
 828 07a8 07F5B871 	 add r1,r7,#368
 829 07ac C1E90023 	 strd r2,[r1]
 285:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 286:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         pScr1 -= 3u;
 830              	 .loc 1 286 0
 831 07b0 07F17803 	 add r3,r7,#120
 832 07b4 1B68     	 ldr r3,[r3]
 833 07b6 9A1F     	 subs r2,r3,#6
 834 07b8 07F17803 	 add r3,r7,#120
 835 07bc 1A60     	 str r2,[r3]
 287:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 288:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* Decrement the loop counter */
 289:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         tapCnt--;
 836              	 .loc 1 289 0
 837 07be D7F85031 	 ldr r3,[r7,#336]
 838 07c2 013B     	 subs r3,r3,#1
 839 07c4 C7F85031 	 str r3,[r7,#336]
 840              	.L21:
 278:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       {
 841              	 .loc 1 278 0
 842 07c8 D7F85031 	 ldr r3,[r7,#336]
 843 07cc 002B     	 cmp r3,#0
 844 07ce 7FF473AF 	 bne .L22
 290:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       }
 291:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 292:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       blkCnt--;
 845              	 .loc 1 292 0
 846 07d2 D7F85831 	 ldr r3,[r7,#344]
 847 07d6 013B     	 subs r3,r3,#1
 848 07d8 C7F85831 	 str r3,[r7,#344]
 293:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 294:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 295:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Store the results in the accumulators in the destination buffer. */
 296:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 297:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #ifndef  ARM_MATH_BIG_ENDIAN
 298:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 299:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       *__SIMD32(pOut)++ =
 849              	 .loc 1 299 0
 850 07dc 07F17C03 	 add r3,r7,#124
 851 07e0 1968     	 ldr r1,[r3]
 852 07e2 0A1D     	 adds r2,r1,#4
 853 07e4 1A60     	 str r2,[r3]
 854              	.LBB41:
 300:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16);
 855              	 .loc 1 300 0
 856 07e6 07F5C473 	 add r3,r7,#392
 857 07ea D3E90023 	 ldrd r2,[r3]
 858 07ee 4FEAD23A 	 lsr r10,r2,#15
 859 07f2 4AEA434A 	 orr r10,r10,r3,lsl#17
 860 07f6 4FEAE33B 	 asr fp,r3,#15
 861 07fa 5346     	 mov r3,r10
 862 07fc C7F83831 	 str r3,[r7,#312]
 863 0800 D7F83831 	 ldr r3,[r7,#312]
 864              	
 865 0804 03F30F03 	 ssat r3,#16,r3
 866              	
 867              	 .thumb
 868 0808 C7F83431 	 str r3,[r7,#308]
 869 080c D7F83431 	 ldr r3,[r7,#308]
 870              	.LBE41:
 871 0810 98B2     	 uxth r0,r3
 872              	.LBB42:
 873 0812 07F5C073 	 add r3,r7,#384
 874 0816 D3E90023 	 ldrd r2,[r3]
 875 081a D40B     	 lsrs r4,r2,#15
 876 081c 3C61     	 str r4,[r7,#16]
 877 081e 3C69     	 ldr r4,[r7,#16]
 878 0820 44EA4344 	 orr r4,r4,r3,lsl#17
 879 0824 3C61     	 str r4,[r7,#16]
 880 0826 DB13     	 asrs r3,r3,#15
 881 0828 7B61     	 str r3,[r7,#20]
 882 082a 3B69     	 ldr r3,[r7,#16]
 883 082c C7F83031 	 str r3,[r7,#304]
 884 0830 D7F83031 	 ldr r3,[r7,#304]
 885              	
 886 0834 03F30F03 	 ssat r3,#16,r3
 887              	
 888              	 .thumb
 889 0838 C7F82C31 	 str r3,[r7,#300]
 890 083c D7F82C31 	 ldr r3,[r7,#300]
 891              	.LBE42:
 892 0840 1B04     	 lsls r3,r3,#16
 893 0842 0343     	 orrs r3,r3,r0
 299:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16);
 894              	 .loc 1 299 0
 895 0844 0B60     	 str r3,[r1]
 301:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       *__SIMD32(pOut)++ =
 896              	 .loc 1 301 0
 897 0846 07F17C03 	 add r3,r7,#124
 898 084a 1968     	 ldr r1,[r3]
 899 084c 0A1D     	 adds r2,r1,#4
 900 084e 1A60     	 str r2,[r3]
 901              	.LBB43:
 302:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16);
 902              	 .loc 1 302 0
 903 0850 07F5BC73 	 add r3,r7,#376
 904 0854 D3E90023 	 ldrd r2,[r3]
 905 0858 D00B     	 lsrs r0,r2,#15
 906 085a B860     	 str r0,[r7,#8]
 907 085c B868     	 ldr r0,[r7,#8]
 908 085e 40EA4340 	 orr r0,r0,r3,lsl#17
 909 0862 B860     	 str r0,[r7,#8]
 910 0864 DB13     	 asrs r3,r3,#15
 911 0866 FB60     	 str r3,[r7,#12]
 912 0868 BB68     	 ldr r3,[r7,#8]
 913 086a C7F82831 	 str r3,[r7,#296]
 914 086e D7F82831 	 ldr r3,[r7,#296]
 915              	
 916 0872 03F30F03 	 ssat r3,#16,r3
 917              	
 918              	 .thumb
 919 0876 C7F82431 	 str r3,[r7,#292]
 920 087a D7F82431 	 ldr r3,[r7,#292]
 921              	.LBE43:
 922 087e 98B2     	 uxth r0,r3
 923              	.LBB44:
 924 0880 07F5B873 	 add r3,r7,#368
 925 0884 D3E90023 	 ldrd r2,[r3]
 926 0888 D40B     	 lsrs r4,r2,#15
 927 088a 3C60     	 str r4,[r7]
 928 088c 3C68     	 ldr r4,[r7]
 929 088e 44EA4344 	 orr r4,r4,r3,lsl#17
 930 0892 3C60     	 str r4,[r7]
 931 0894 DB13     	 asrs r3,r3,#15
 932 0896 7B60     	 str r3,[r7,#4]
 933 0898 3B68     	 ldr r3,[r7]
 934 089a C7F82031 	 str r3,[r7,#288]
 935 089e D7F82031 	 ldr r3,[r7,#288]
 936              	
 937 08a2 03F30F03 	 ssat r3,#16,r3
 938              	
 939              	 .thumb
 940 08a6 C7F81C31 	 str r3,[r7,#284]
 941 08aa D7F81C31 	 ldr r3,[r7,#284]
 942              	.LBE44:
 943 08ae 1B04     	 lsls r3,r3,#16
 944 08b0 0343     	 orrs r3,r3,r0
 301:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       *__SIMD32(pOut)++ =
 945              	 .loc 1 301 0
 946 08b2 0B60     	 str r3,[r1]
 303:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 304:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #else
 305:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 306:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       *__SIMD32(pOut)++ =
 307:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16);
 308:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       *__SIMD32(pOut)++ =
 309:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16);
 310:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 311:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** #endif /*      #ifndef  ARM_MATH_BIG_ENDIAN    */
 312:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 313:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Initialization of inputB pointer */
 314:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       pIn2 = py;
 947              	 .loc 1 314 0
 948 08b4 07F17403 	 add r3,r7,#116
 949 08b8 D7F84821 	 ldr r2,[r7,#328]
 950 08bc 1A60     	 str r2,[r3]
 315:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 316:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       pScratch1 += 4u;
 951              	 .loc 1 316 0
 952 08be D7F8C431 	 ldr r3,[r7,#452]
 953 08c2 0833     	 adds r3,r3,#8
 954 08c4 C7F8C431 	 str r3,[r7,#452]
 955              	.L10:
 196:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     {
 956              	 .loc 1 196 0
 957 08c8 D7F85831 	 ldr r3,[r7,#344]
 958 08cc 002B     	 cmp r3,#0
 959 08ce 7FF4D5AC 	 bne .L23
 317:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 318:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     }
 319:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 320:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 321:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     blkCnt = numPoints & 0x3;
 960              	 .loc 1 321 0
 961 08d2 D7F8C031 	 ldr r3,[r7,#448]
 962 08d6 03F00303 	 and r3,r3,#3
 963 08da C7F85831 	 str r3,[r7,#344]
 322:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 323:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* Calculate convolution for remaining samples of Bigger length sequence */
 324:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     while (blkCnt > 0)
 964              	 .loc 1 324 0
 965 08de C3E0     	 b .L24
 966              	.L30:
 325:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     {
 326:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Initialze temporary scratch pointer as scratch1 */
 327:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       pScr1 = pScratch1;
 967              	 .loc 1 327 0
 968 08e0 07F17803 	 add r3,r7,#120
 969 08e4 D7F8C421 	 ldr r2,[r7,#452]
 970 08e8 1A60     	 str r2,[r3]
 328:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 329:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Clear Accumlators */
 330:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       acc0 = 0;
 971              	 .loc 1 330 0
 972 08ea 4FF00002 	 mov r2,#0
 973 08ee 4FF00003 	 mov r3,#0
 974 08f2 07F5C471 	 add r1,r7,#392
 975 08f6 C1E90023 	 strd r2,[r1]
 331:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 332:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       tapCnt = (srcBLen) >> 1u;
 976              	 .loc 1 332 0
 977 08fa 07F11803 	 add r3,r7,#24
 978 08fe 1B68     	 ldr r3,[r3]
 979 0900 5B08     	 lsrs r3,r3,#1
 980 0902 C7F85031 	 str r3,[r7,#336]
 333:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 334:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       while (tapCnt > 0u)
 981              	 .loc 1 334 0
 982 0906 4BE0     	 b .L25
 983              	.L27:
 335:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       {
 336:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 337:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* Read next two samples from scratch1 buffer */
 338:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         x1 = *__SIMD32(pScr1)++;
 984              	 .loc 1 338 0
 985 0908 07F17802 	 add r2,r7,#120
 986 090c 1368     	 ldr r3,[r2]
 987 090e 191D     	 adds r1,r3,#4
 988 0910 1160     	 str r1,[r2]
 989 0912 1B68     	 ldr r3,[r3]
 990 0914 C7F86C31 	 str r3,[r7,#364]
 339:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 340:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* Read two samples from smaller buffer */
 341:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         y1 = *__SIMD32(pIn2)++;
 991              	 .loc 1 341 0
 992 0918 07F17402 	 add r2,r7,#116
 993 091c 1368     	 ldr r3,[r2]
 994 091e 191D     	 adds r1,r3,#4
 995 0920 1160     	 str r1,[r2]
 996 0922 1B68     	 ldr r3,[r3]
 997 0924 C7F84431 	 str r3,[r7,#324]
 342:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 343:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc0 = __SMLALD(x1, y1, acc0);
 998              	 .loc 1 343 0
 999 0928 D7F86C41 	 ldr r4,[r7,#364]
 1000 092c D7F84401 	 ldr r0,[r7,#324]
 1001 0930 07F5C473 	 add r3,r7,#392
 1002 0934 D3E90023 	 ldrd r2,[r3]
 1003 0938 07F18C01 	 add r1,r7,#140
 1004 093c 0C60     	 str r4,[r1]
 1005 093e 07F18801 	 add r1,r7,#136
 1006 0942 0860     	 str r0,[r1]
 1007 0944 07F18001 	 add r1,r7,#128
 1008 0948 C1E90023 	 strd r2,[r1]
 1009              	.LBB45:
 1010              	.LBB46:
1742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 1011              	 .loc 2 1742 0
 1012 094c 07F16801 	 add r1,r7,#104
 1013 0950 07F18003 	 add r3,r7,#128
 1014 0954 D3E90023 	 ldrd r2,[r3]
 1015 0958 C1E90023 	 strd r2,[r1]
1745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else               /* Big endian */
 1016              	 .loc 2 1745 0
 1017 095c 07F16803 	 add r3,r7,#104
 1018 0960 1A68     	 ldr r2,[r3]
 1019 0962 07F16803 	 add r3,r7,#104
 1020 0966 5C68     	 ldr r4,[r3,#4]
 1021 0968 07F18C03 	 add r3,r7,#140
 1022 096c 1968     	 ldr r1,[r3]
 1023 096e 07F18803 	 add r3,r7,#136
 1024 0972 1868     	 ldr r0,[r3]
 1025 0974 2346     	 mov r3,r4
 1026              	
 1027 0976 C1FBC023 	 smlald r2,r3,r1,r0
 1028              	
 1029              	 .thumb
 1030 097a 07F16801 	 add r1,r7,#104
 1031 097e 0A60     	 str r2,[r1]
 1032 0980 07F16802 	 add r2,r7,#104
 1033 0984 5360     	 str r3,[r2,#4]
1750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 1034              	 .loc 2 1750 0
 1035 0986 07F16803 	 add r3,r7,#104
 1036 098a D3E90023 	 ldrd r2,[r3]
 1037              	.LBE46:
 1038              	.LBE45:
 1039              	 .loc 1 343 0
 1040 098e 07F5C471 	 add r1,r7,#392
 1041 0992 C1E90023 	 strd r2,[r1]
 344:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 345:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* Decrement the loop counter */
 346:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         tapCnt--;
 1042              	 .loc 1 346 0
 1043 0996 D7F85031 	 ldr r3,[r7,#336]
 1044 099a 013B     	 subs r3,r3,#1
 1045 099c C7F85031 	 str r3,[r7,#336]
 1046              	.L25:
 334:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       {
 1047              	 .loc 1 334 0
 1048 09a0 D7F85031 	 ldr r3,[r7,#336]
 1049 09a4 002B     	 cmp r3,#0
 1050 09a6 AFD1     	 bne .L27
 347:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       }
 348:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 349:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       tapCnt = (srcBLen) & 1u;
 1051              	 .loc 1 349 0
 1052 09a8 07F11803 	 add r3,r7,#24
 1053 09ac 1B68     	 ldr r3,[r3]
 1054 09ae 03F00103 	 and r3,r3,#1
 1055 09b2 C7F85031 	 str r3,[r7,#336]
 350:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 351:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* apply same above for remaining samples of smaller length sequence */
 352:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       while (tapCnt > 0u)
 1056              	 .loc 1 352 0
 1057 09b6 26E0     	 b .L28
 1058              	.L29:
 353:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       {
 354:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 355:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* accumlate the results */
 356:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         acc0 += (*pScr1++ * *pIn2++);
 1059              	 .loc 1 356 0
 1060 09b8 07F17803 	 add r3,r7,#120
 1061 09bc 1B68     	 ldr r3,[r3]
 1062 09be 991C     	 adds r1,r3,#2
 1063 09c0 07F17802 	 add r2,r7,#120
 1064 09c4 1160     	 str r1,[r2]
 1065 09c6 1B88     	 ldrh r3,[r3]
 1066 09c8 1AB2     	 sxth r2,r3
 1067 09ca 07F17403 	 add r3,r7,#116
 1068 09ce 1B68     	 ldr r3,[r3]
 1069 09d0 981C     	 adds r0,r3,#2
 1070 09d2 07F17401 	 add r1,r7,#116
 1071 09d6 0860     	 str r0,[r1]
 1072 09d8 1B88     	 ldrh r3,[r3]
 1073 09da 1BB2     	 sxth r3,r3
 1074 09dc 03FB02F3 	 mul r3,r3,r2
 1075 09e0 1A46     	 mov r2,r3
 1076 09e2 4FEAE273 	 asr r3,r2,#31
 1077 09e6 07F5C471 	 add r1,r7,#392
 1078 09ea D1E90001 	 ldrd r0,[r1]
 1079 09ee 1218     	 adds r2,r2,r0
 1080 09f0 43EB0103 	 adc r3,r3,r1
 1081 09f4 07F5C471 	 add r1,r7,#392
 1082 09f8 C1E90023 	 strd r2,[r1]
 357:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 358:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         /* Decrement the loop counter */
 359:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****         tapCnt--;
 1083              	 .loc 1 359 0
 1084 09fc D7F85031 	 ldr r3,[r7,#336]
 1085 0a00 013B     	 subs r3,r3,#1
 1086 0a02 C7F85031 	 str r3,[r7,#336]
 1087              	.L28:
 352:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       {
 1088              	 .loc 1 352 0
 1089 0a06 D7F85031 	 ldr r3,[r7,#336]
 1090 0a0a 002B     	 cmp r3,#0
 1091 0a0c D4D1     	 bne .L29
 360:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       }
 361:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 362:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       blkCnt--;
 1092              	 .loc 1 362 0
 1093 0a0e D7F85831 	 ldr r3,[r7,#344]
 1094 0a12 013B     	 subs r3,r3,#1
 1095 0a14 C7F85831 	 str r3,[r7,#344]
 363:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 364:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 365:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       *pOut++ = (q15_t) (__SSAT((acc0 >> 15), 16));
 1096              	 .loc 1 365 0
 1097 0a18 07F17C03 	 add r3,r7,#124
 1098 0a1c 1968     	 ldr r1,[r3]
 1099 0a1e 8A1C     	 adds r2,r1,#2
 1100 0a20 07F17C03 	 add r3,r7,#124
 1101 0a24 1A60     	 str r2,[r3]
 1102              	.LBB47:
 1103 0a26 07F5C473 	 add r3,r7,#392
 1104 0a2a D3E90023 	 ldrd r2,[r3]
 1105 0a2e 4FEAD238 	 lsr r8,r2,#15
 1106 0a32 48EA4348 	 orr r8,r8,r3,lsl#17
 1107 0a36 4FEAE339 	 asr r9,r3,#15
 1108 0a3a 4346     	 mov r3,r8
 1109 0a3c C7F81831 	 str r3,[r7,#280]
 1110 0a40 D7F81831 	 ldr r3,[r7,#280]
 1111              	
 1112 0a44 03F30F03 	 ssat r3,#16,r3
 1113              	
 1114              	 .thumb
 1115 0a48 C7F81431 	 str r3,[r7,#276]
 1116 0a4c D7F81431 	 ldr r3,[r7,#276]
 1117              	.LBE47:
 1118 0a50 9BB2     	 uxth r3,r3
 1119 0a52 0B80     	 strh r3,[r1]
 366:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 367:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       /* Initialization of inputB pointer */
 368:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       pIn2 = py;
 1120              	 .loc 1 368 0
 1121 0a54 07F17403 	 add r3,r7,#116
 1122 0a58 D7F84821 	 ldr r2,[r7,#328]
 1123 0a5c 1A60     	 str r2,[r3]
 369:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 370:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****       pScratch1 += 1u;
 1124              	 .loc 1 370 0
 1125 0a5e D7F8C431 	 ldr r3,[r7,#452]
 1126 0a62 0233     	 adds r3,r3,#2
 1127 0a64 C7F8C431 	 str r3,[r7,#452]
 1128              	.L24:
 324:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     {
 1129              	 .loc 1 324 0
 1130 0a68 D7F85831 	 ldr r3,[r7,#344]
 1131 0a6c 002B     	 cmp r3,#0
 1132 0a6e 7FF437AF 	 bne .L30
 371:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 372:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     }
 373:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 374:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     /* set status as ARM_MATH_SUCCESS */
 375:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****     status = ARM_MATH_SUCCESS;
 1133              	 .loc 1 375 0
 1134 0a72 0023     	 movs r3,#0
 1135 0a74 87F85731 	 strb r3,[r7,#343]
 1136              	.L3:
 376:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 377:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   }
 378:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** 
 379:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   /* Return to application */
 380:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c ****   return (status);
 1137              	 .loc 1 380 0
 1138 0a78 97F85731 	 ldrb r3,[r7,#343]
 1139 0a7c 5BB2     	 sxtb r3,r3
 381:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_conv_partial_opt_q15.c **** }
 1140              	 .loc 1 381 0
 1141 0a7e 1846     	 mov r0,r3
 1142 0a80 07F5CE77 	 add r7,r7,#412
 1143              	.LCFI3:
 1144              	 .cfi_def_cfa_offset 28
 1145 0a84 BD46     	 mov sp,r7
 1146              	.LCFI4:
 1147              	 .cfi_def_cfa_register 13
 1148              	 
 1149 0a86 BDE8908F 	 pop {r4,r7,r8,r9,r10,fp,pc}
 1150              	 .cfi_endproc
 1151              	.LFE135:
 1153 0a8a 00BF     	 .text
 1154              	.Letext0:
 1155              	 .file 3 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 1156              	 .file 4 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 1157              	 .file 5 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Dave/Generated/CMSIS_DSP/arm_math.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_conv_partial_opt_q15.c
    {standard input}:20     .text.arm_conv_partial_opt_q15:00000000 $t
    {standard input}:25     .text.arm_conv_partial_opt_q15:00000000 arm_conv_partial_opt_q15
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
arm_fill_q15
arm_copy_q15
