[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of APM32F103C8T6 production of GEEHY from the text: \nAPM32F103x4x6x8xB  \nARM® Cortex®-M3 based 32 -bit MCU  \n \nVersion: V 1.2  \n\n \n1. Features  \n\uf06e System Architecture  \n- 32-bit ARM® Cortex®-M3 core  \n- Up to 96MHz working frequency  \n\uf06e Clock and Memories  \n- HXT: 4MHz~16MHz external crystal \noscillator supported  \n- LXT: 32.768KHz RTC oscillator \nsupported  \n- HIRC: 8 MHz RC oscillator with \ncalibration  \n- LIRC: 40 KHz RC oscillator  \n- Flash : maximum 128 Kbytes  \n- SRAM : maximum 20 Kbytes  \n\uf06e Power su pply and low -power mode  \n- 2.0 ~ 3.6 V reset supply voltage  \n- Support programmable voltage \nDetector(PVD)  \n- Sleep, Stop and Standby modes  \n- VBat power supply can support RTC \nand backup registers  \n\uf06e FPU \n- Independent FPU module supports \nfloating point operations  \n\uf06e  ADCs an d Temperature Sensor  \n- 2 12-bit ADCs, 16 input channels are \nsupported  \n- ADC voltage conversion range: \n0~V DDA \n- Double -sample and hold capability \nsupported  \n- 1 on-chip temperature sensor  \n\uf06e I/O \n- 80/51/37/26 I/Os selectable, \ndepending on models and packages  \n- All I/O pins  are mappable to 16 \nexternal interrupt  \n\uf06e DMA  - 1 DMA, 7 separate configurable \nchannels are supported  \n\uf06e Timers  \n- 1 16-bit advanced control timer TMR1, \nsupport dead zone control and emergency \nbraking functions  \n- 3 16-bit general -purpose timers \nTMR2/3/4, each with up to 4 independent \nchannels to support input capture, output \ncomparison, PWM, pulse count and other \nfunctions  \n- 2 watchdog timers(Independent IWDT \nand Window WWDT)  \n- 1 24-bit autodecrement SysTick \nTMRer  \n\uf06e Communication Interfaces  \n- 3 USARTs, support ISO7816, LIN and \nIrDA \n- 2 I2C, support SMBus/PMBus  \n- 2 SPIs with a maximum transfer speed \nof 18Mbps  \n- 1 QSPI, support single - and four -wire \naccess to Flash  \n- 1 USB 2.0 FS Device  \n- 1 CAN 2.0B, USB and CAN can work \nindependently at the same time)  \n\uf06e 1 CRC Unit  \n\uf06e 96-bit UID  \n\uf06e Serial wi re debug SWD and JTAG \ninterfaces  \n\uf06e Chip Packaging  \n- LQFP100/LQFP64/LQFP48/QFN36  \n\uf06e Applications  \n- Medical devices, PC peripherals, \nindustrial control, smart meters, household \nappliances  \n \nCONTENTS  \n1. Features  ................................ ................................ ................................ ................................ ................ 2 \n2. Overview  ................................ ................................ ................................ ................................ ............... 9 \n3. Features Descriptio n ................................ ................................ ................................ ........................  10 \n3.1. ARM® Cortex®-M3 Core  ................................ ................................ ................................ ......................  10 \n3.2. Memory  ................................ ................................ ................................ ................................ ................  11 \n3.3. Power Management ................................ ................................ ................................ .............................  11 \n3.3.1.  Power Supply Schemes  ................................ ................................ ................................ ......................  11 \n3.3.2.  Voltage Regulator  ................................ ................................ ................................ ...............................  12 \n3.3.3.  Power Supply monitor ................................ ................................ ................................ .........................  12 \n3.3.4.  Low Power Mode  ................................ ................................ ................................ ................................  12 \n3.4. Clocks and Startup  ................................ ................................ ................................ .............................  13 \n3.5. RTC and Backup Registers  ................................ ................................ ................................ ................  13 \n3.6. Boot Modes  ................................ ................................ ................................ ................................ .........  14 \n3.7. CRC (Cyclic Redundancy Check) Calculation Unit  ................................ ................................ ............  14 \n3.8. General Purpose IO Port  ................................ ................................ ................................ ....................  14 \n3.9. General -purpose urpose Input \\Output Interface  ................................ ................................ .................  14 \n3.10.  Interrupt Controller  ................................ ................................ ................................ ..............................  14 \n3.10.1.  Nested Vectored Interrupt Controller (NVIC)  ................................ ................................ ......................  14 \n3.10.2.  External Interrupt/Event Controller (EXTI)  ................................ ................................ ..........................  15 \n3.11.  Floating Point Unit (FPU)  ................................ ................................ ................................ ....................  15 \n3.12. DMA  ................................ ................................ ................................ ................................ ....................  15 \n3.13.  Tmrer  ................................ ................................ ................................ ................................ ..................  16 \n3.14.  Watchdog\n WDT\n  ................................ ................................ ................................ ............................  16 \n3.15.  Peripheral Interface  ................................ ................................ ................................ ............................  17 \n3.15.1 . I2C Bus  ................................ ................................ ................................ ................................ ...............  17 \n3.15.2.  Universal Synchronous/Asynchronous Receiver Transmitter (USART)  ................................ .............  17 \n3.15.3.  Serial Peripheral Interface (SPI)  ................................ ................................ ................................ .........  18 \n3.15.4.  Quad SPI Controller (QSPI)  ................................ ................................ ................................ ...............  18 \n3.15.5.  Controller Area Network (CAN)  ................................ ................................ ................................ ..........  18 \n3.15.6.  Universe Serial Bus (USB)  ................................ ................................ ................................ .................  18 \n3.15.7.  Simultaneous Use of USB Interface and CAN Interface:  ................................ ................................ ... 18 \n3.15.8.  ADC (Analog/Digital Converter)  ................................ ................................ ................................ ..........  18 \n3.15.9.  Temperature Sensor  ................................ ................................ ................................ ...........................  19 \n \n3.15.10.Debug Interface (SWJ -DP) ................................ ................................ ................................ ...............  19 \n4. Pin Features  ................................ ................................ ................................ ................................ ...... 20 \n4.1. Pinouts and Pin Description  ................................ ................................ ................................ ...............  20 \n4.1.1.  APM32F103x4x6x8xB Series LQFP100  ................................ ................................ ............................  20 \n4.1.2.  APM32F103x4x6x8xB Series LQFP64  ................................ ................................ ..............................  21 \n4.1.3.  APM32F103x4x6x8xB Series LQFP48  ................................ ................................ ..............................  22 \n4.1.4.  APM32F1 03 x4x6x8xb Series QFN36 ................................ ................................ ................................  23 \n4.2. Pin Description  ................................ ................................ ................................ ................................ .... 24 \n4.3. System Diagram  ................................ ................................ ................................ ................................ . 31 \n4.4. Clock Tree  ................................ ................................ ................................ ................................ ...........  32 \n4.5. Address Mapping  ................................ ................................ ................................ ................................  33 \n4.6. Power Supply Scheme  ................................ ................................ ................................ .......................  34 \n5. Electrical Features  ................................ ................................ ................................ ............................  35 \n5.1. Parameter Conditions  ................................ ................................ ................................ .........................  35 \n5.1.1.  Maximum and Minimum Values  ................................ ................................ ................................ ..........  35 \n5.1.2.  Typical Value  ................................ ................................ ................................ ................................ ....... 35 \n5.1.3.  Typical Curve  ................................ ................................ ................................ ................................ ...... 35 \n5.1.4.  Load Capacitance  ................................ ................................ ................................ ...............................  35 \n5.2. Absolute Maximum Ratings  ................................ ................................ ................................ ................  36 \n5.2.1. Maximum Rated Voltage Features  ................................ ................................ ................................ ..... 36 \n5.2.2.  Maximum Rated Current Features  ................................ ................................ ................................ ..... 37 \n5.2.3.  Maximum Temperature Features  ................................ ................................ ................................ ........  38 \n5.2.4.  Maximum Ratings Electrical Sensitivity  ................................ ................................ ..............................  38 \n5.2.5.  Test Under the General Working Conditions  ................................ ................................ ......................  39 \n5.2.6.  Embedded Reset and Power Control Block Features  ................................ ................................ ........  40 \n5.2.7.  Built-in Reference Voltage Features Test  ................................ ................................ ...........................  40 \n5.2.8.  Supply Current Features  ................................ ................................ ................................ ....................  41 \n5.2.9.  External Clock Source Features  ................................ ................................ ................................ .........  49 \n5.2.10.  Internal Clock Source Features  ................................ ................................ ................................ ..........  52 \n5.2.11.  PLL Features  ................................ ................................ ................................ ................................ ...... 54 \n5.2.12.  Memo ry Features  ................................ ................................ ................................ ................................  55 \n5.2.13.  I/O Ports Features  ................................ ................................ ................................ ..............................  55 \n5.2.14.  NRST Pins Features  ................................ ................................ ................................ ...........................  59 \n5.2.15.  Communication Interface  ................................ ................................ ................................ ....................  59 \n \n5.2.16.  12-bit ADC Features  ................................ ................................ ................................ ...........................  64 \n5.2.17.  Temperature Sensor Features  ................................ ................................ ................................ ............  67 \n5.2.18.  EMC Features  ................................ ................................ ................................ ................................ ..... 67 \n6. Packaging Information  ................................ ................................ ................................ .....................  69 \n6.1. LQFP100 Package Diagram  ................................ ................................ ................................ ...............  69 \n6.2. LQFP64 Package Diagram  ................................ ................................ ................................ .................  72 \n6.3. LQFP48 Package Diagram  ................................ ................................ ................................ .................  75 \n6.4. QFN36 Package Diagram  ................................ ................................ ................................ ..................  78 \n7. Ordering  Information  ................................ ................................ ................................ ........................  81 \n8. Package Information  ................................ ................................ ................................ ........................  84 \n9. Commonl y Used Function Module Denomination  ................................ ................................ ........  89 \n10. Reversion History  ................................ ................................ ................................ .............................  90 \n \n  \n \nTABLE CONTENTS  \nTable 1.    APM32F103x4x6x8xB Product Features and Peripheral Configurations  ................................ .. 10 \nTable 2.    Description of Memory  ................................ ................................ ................................ ................  11 \nTable 3.    Power Supply Schemes  ................................ ................................ ................................ ..............  11 \nTable 4.    Operation Modes of Voltage Regulator  ................................ ................................ ......................  12 \nTable 5.    Low Power Mode  ................................ ................................ ................................ .......................  12 \nTable 6.    TMRer Feature Comparison  ................................ ................................ ................................ ...... 16 \nTable 7.    Watchdog  ................................ ................................ ................................ ................................ ... 17 \nTable 8.    APM32F103x4x6x8xB Pin Definitions  ................................ ................................ .......................  24 \nTable 9.    Maximum Rated Voltage Features  ................................ ................................ ............................  36 \nTable 10.    Maximum Rated Current Features  ................................ ................................ ............................  37 \nTable 11.    Temperature Features  ................................ ................................ ................................ ................  38 \nTable 12.    ESD Absolute Maximum Ratings  ................................ ................................ ...............................  38 \nTable 13.    Static Latch  ................................ ................................ ................................ ................................  38 \nTable 14.   General Working Conditions  ................................ ................................ ................................ ...... 39 \nTable 15.    Embedded Reset and Power Control Block Features (T A=25\n )\n-40\n -105\n  ...................  40 \nTable 16.    Built-in Reference Voltage  ................................ ................................ ................................ .........  40 \nTable 17.    Run-mode Current Consumption, Code with Data Processing Running From Internal Flash  .. 42 \nTable 18.    Run-mode Current  Consumption, Code with Data processing Running From Internal RAM  ... 43 \nTable 19.    Maximum Current Consumption in Sleep Mode, Code Runs  from Flash or RAM  ....................  44 \nTable 20.    Maximum Current Consumption in Stop Mode and Standby Mode  ................................ ..........  45 \nTable 21.    Run-mode current consumption, code with data processing running from internal Flash  ........  46 \nTable 22.    Run-mode current consumption, code with data processing running from internal RAM  .........  47 \nTable 23.    Typical current consumption in sleep mode, code running from Flash or RAM  ........................  48 \nTable 24.    Typical current Consumption in Stop Mode and Standby Mode  ................................ ...............  49 \nTable 25.    HSE 4~16MHz Oscillator Features ................................ ................................ ............................  49 \nTable 26.    LSE Oscillator Features (f LSE =32.768KHz)  ................................ ................................ ..............  51 \nTable 27.    HSI Oscillator Features  ................................ ................................ ................................ ..............  52 \nTable 28.    LSI Oscillator Features  ................................ ................................ ................................ ..............  53 \nTable 29.    Wake Up TMRe in Low Power Mode  ................................ ................................ .........................  53 \nTable 30.    PLL Features  ................................ ................................ ................................ .............................  54 \nTable 31 .   FLASH Memory Features (1) ................................ ................................ ................................ ..... 55 \nTable 32.    FLASH Memory Life and Data Retention Period  ................................ ................................ ....... 55 \nTable 33.    I/O Static Features (Test conditions V CC=2.7-3.6V, T A = -40~105°C)  ................................ ........  55 \n \nTable 34.    Voltage Features (test conditions VCC=2.7 -3.6V,T A = -40~105°C) ................................ ...........  56 \nTable 35.    Input and Output AC Features  ................................ ................................ ................................ ... 57 \nTable 36.    NRST NRST Pin Features (Test condition V CC=3.3V,T A = -40~105°C\n  ................................ .. 59 \nTable 37.    I2C Interface Features (Test conditions V DD = 3.3V\n TA = 25°C\n  ................................ ...........  59 \nTable 38.    SPI Features (V DD= 3.3V\n TA =25°C)  ................................ ................................ .......................  61 \nTable 39.    USB DC Characteristics  ................................ ................................ ................................ ............  63 \nTable 40.    ADC Features (V DD= 2.4 -3.6V\n T A =-40~105°C)  ................................ ................................ ..... 64 \nTable 41.    Maximum RAIN at fADC=14MHz\n 1\n ................................ ................................ .....................  66 \nTable 42.    ADC Accuracy  ................................ ................................ ................................ ............................  66 \nTable 43.    Temperature Sensor Features  ................................ ................................ ................................ ... 67 \nTable 44.    EMS Features  ................................ ................................ ................................ ............................  68 \nTable 45.    EMI Features  ................................ ................................ ................................ .............................  68 \nTable 46.    LQFP100 Package Data  ................................ ................................ ................................ ............  70 \nTable 47.    LQFP64 Package Data  ................................ ................................ ................................ ..............  73 \nTable 48.    LQFP Package Data  ................................ ................................ ................................ ..................  76 \nTable 49.    QFN36 Package Data  ................................ ................................ ................................ ................  79 \nTable 50.    Ordering Information Table  ................................ ................................ ................................ ........  82 \nTable 51.    Strip Package Parameters Specification  ................................ ................................ ...................  85 \nTable 52.    Tray Package Diagram  ................................ ................................ ................................ ..............  86 \nTable 53.    Tray Package Parameters Specification  ................................ ................................ ....................  87 \nTable 54.    Commonly Used Function Module Denomination  ................................ ................................ ..... 89 \nTable 55.    Document Reversion History  ................................ ................................ ................................ ..... 90 \n \n  \n \nFigure CONTENTS  \nFigure 1.    LQFP100 Pinout  ................................ ................................ ................................ .........................  20 \nFigure 2.    LQFP64 Pinout  ................................ ................................ ................................ ...........................  21 \nFigure 3.   LQFP48 Pinout  ................................ ................................ ................................ ...........................  22 \nFigure 4.    QFN36 Pinout  ................................ ................................ ................................ ............................  23 \nFigure 5.    APM32F103x4x6x8xB Series System Diagram ................................ ................................ .........  31 \nFigure 6.    APM32F103x4x6x8xB Series Clock Tree  ................................ ................................ ..................  32 \nFigure 7.    APM32F103x4x6x8xB Series Address Mapping Diagram  ................................ .........................  33 \nFigure 8.    Power Supply Scheme  ................................ ................................ ................................ ...............  34 \nFigure 9.    Load Conditions When Measuring Pin Parameters  ................................ ................................ ... 35 \nFigure 10.   Pin Input Voltage Measurement Scheme  ................................ ................................ ..................  36 \nFigure 11.   Current Consumption Measurement Scheme  ................................ ................................ ............  36 \nFigure 12.   Input and Output AC Features Definition  ................................ ................................ ...................  58 \nFigure 13.   Bus AC Waveform and Measurement Circuit  ................................ ................................ ............  60 \nFigure 14.   TMRing Diagram - Slave Mode and CPHA=0  ................................ ................................ ...........  62 \nFigure 15.   SPI TMRing Diagram - Slave Mode and CPHA=0  ................................ ................................ .... 62 \nFigure 16.   SPI TMRing Diagram - Master Mode  ................................ ................................ .........................  63 \nFigure 17.   USB TMRing: Definition of Data Signal Rise and Fall TMRes  ................................ ..................  64 \nFigure 18.   Typical application of ADC  ................................ ................................ ................................ .........  65 \nFigure 19.   ADC Accuracy  Characteristics  ................................ ................................ ................................ .. 67 \nFigure 20.   LQFP100 Package Diagram  ................................ ................................ ................................ ...... 69 \nFigure 21.   LQFP100 -100 pins,14x14mm welding Layout proposal  ................................ ............................  71 \nFigure 22.   LQFP100 -100 pin,14x14mm package identification diagram  ................................ ....................  71 \nFigure 23.   LQFP64 Package Diagram  ................................ ................................ ................................ ........  72 \nFigure 24.   LQFP64 -64 pin,10x10mm welding Layout proposal  ................................ ................................ .. 74 \nFigure 25.   LQFP64 -64 pin,10x10mm package identification diagram  ................................ ........................  74 \nFigure 26.   LQFP48 Package Diagram  ................................ ................................ ................................ ........  75 \nFigure 27.   LQFP48 -48 pin,7x7mm welding Layout proposal  ................................ ................................ ...... 77 \nFigure 28.   LQFP48 -48 pin,7x7mm identification diagram ................................ ................................ ...........  77 \nFigure 29.   QFN36 Package Diagram  ................................ ................................ ................................ ..........  78 \nFigure 30.   QFN36 pin, 6 x 6mm Welding Layout Proposal  ................................ ................................ .........  80 \nFigure 31.   QFP36 pin, 6x6mm identification diagram  ................................ ................................ .................  80 \nFigure 32.   Strip Package Specification Diagram  ................................ ................................ ......................... 84   \n \n2. Overview  \nThe APM32F103x4x6x8xB series chips are ARM® Cortex®-M3 core based 32 -bit \nmicrocontrollers with a maximum operating frequency of 96MHz. Built -in AHB high -performance \nbus, combined with high -speed memory and DMA for fast data processing and storage. The \nbuilt-in APB advanced peripheral bus expands the rich p eripherals and enhanced I/O, ensuring \nfast connection and control flexibility. The chips are equipped with a powerful FPU floating -point \narithmetic processing unit that supports single -precision data processing instructions and data \ntypes.  \nBuilt-in up to 128K bytes of flash memory and 20K bytes of SRAM memory, and all models \ninclude 2 12 -bit ADCs, 3 general -purpose 16 -bit timers, 1 advanced control timer and 1 \ntemperature sensor, as well as standard communication interfaces: 2 I2C  interfaces, 2 SPI \ninterfa ces, 1 QSPI interface, 3 USART interfaces, 1 USB 2.0 FS interface and 1 CAN 2.0B \ninterface(USB and CAN can work independently at the same time).  \nOperating voltage is 2.0V ~ 3.6V, there are two types of operating temperature range selectable:  \n-40°C ~+85°C and -40°C ~+105°C. Available for four different package forms of \nLQFP100/LQFP64/LQFP48/QFN36, with different peripherals and I/O configurations.  \nFor information about the Arm® Cortex®-M3 core, please refer to the Arm®Cortex® -M3 technical \nreference manual, wh ich can be downloaded from ARM ’s website.   \n \n3. Features Description  \nSee the following table for specific APM32F030x6/x8 product functions and peripheral \nconfiguration.  \n Functions and peripherals of APM32F103x4x6x8xB  \nProduct  APM32F103xx  \nT4 T6 T8 TB C4 C6 C8 CB R4 R6 R8 RB V8 VB \nPackaging  QFN36  LQFP48  LQFP 64  LQFP 100  \nFlash(Kbytes)  16 32 64 128 16 32 64 128 16 32 64 128 64 128 \nSRAM(Kbytes)  6 10 20 6 10 20 6 10 20 Timers  General -purpose  \n(16-bit) 2 3 2 3 2 3 \nAdvanced  \n(16-bit) 1 \nSysTick  1 \nWatchdog  2 \nRTC 1 Communication \nInterfaces  SPI 1 2 1 2 \nQSPI  1 \nI2C 1 2 1 2 \nUSART  2 3 2 3 \nCAN2.0B  1 \nUSB2.0 FS  1 12 bit  \nADC  Unit 2 \nChannel  10 16 \nGPIOs  26 37 51 80 \nCPU@Max. frequency  M3@96MHz  \nFPU 1 \nOperating voltage  2.0 V~ 3.6 V  \n \n3.1. ARM® Cortex®-M3 Core  \nAPM32F103x4x6x8xB series with built -in ARM® Cortex®-M3 core, 96MHz working frequency, \nand are compatible with ARM’s tools and softwares.  \nSystem diagram of APM32F103x4x6x8xB series products is shown in Figure 5.  \n \n3.2. Memory  \n Memory Description  \nMemory  The biggest byte  Function  \nEmbedded High -speed \nFlash  128 Kbytes  For storing programs and data  \nEmbedded Static Memory  20 Kbytes  Can be accessed in bytes, halfwords(1 6bits) \nor full words(32bits)  \n3.3. Power Management  \n3.3.1.  Power Supply Schemes  \n Power Supply Schemes  \nName  Voltage Range  Description  \nVDD 2.0\n 3.6V VDD directly supplies power to IO port, and V DD \nsupplies power to core circuit through voltage \nregulator.  \nVDDA 2.4\n 3.6V Connected to V DD, it supplies power to the analog \nparts of ADC, reset module, RC oscillator and PLL. \nWhen ADC is being used, V DDA is greater than or \nequal to 2.4V. V DDA and V SSA must be connected to \nVDD and V SS respectively.  \nVBAT 1.8V\n 3.6V Automatically supply power to RTC, external \n32KHz oscillator and backup registers when V DD is \noff. \nNote: See Figure 8 for more details on how to connect power supply pins.  \n  \n \n3.3.2.  Voltage Regulator  \nThere are three main modes of voltage regulator. The working mode of MCU can be adjusted \nby voltage regulator to reduce power consumption.  \n Operation Modes of Voltage Regulator  \nName  Description  \nMain Mode(MR)  1.6V power supply(core, memory, peripherals) in  normal \nregulation mode  \nLow Power Mode(LPR)  1.6V power supply in low power mode to preserve the \ncontents of register and SRAM  \nPower Down Mode  Used in Standby mode: the regulator output is in high \nimpedance: the kernel circuitry is powered down, inducing \nzero consumption (but the contents of the registers and \nSRAM are lost)  \nThis regulator is always enabled after reset, and outputs with high impedance in power -down \nmode.  \n3.3.3.  Power Supply Monitor  \nTwo circuits of power -on reset (POR) and power -down rese t (PDR), are integrated inside the \nproduct. When V DD reaches the set threshold V POR/PDR , the system works normally. When V DD \nis below the specified threshold V POR/PDR , the system remains in a reset state without the need \nfor an external reset circuit.  \nFor details of V POR/PDR , please refer to the electrical feature in chapter 5.  \n \n3.3.4.  Low Power Mode  \nThe product supports the following three low power consumption modes, which can be \nconfigured by users to meet the best application requirements.  \n Low Power Consumptio n Mode  \nMode Types  Description  \nSleep Mode  In Sleep mode, only the CPU is stopped. All peripherals continue to \noperate and can wake up the CPU when an interrupt/event occurs.  \n \nMode Types  Description  \nStop Mode  The Stop mode achieves the lowest power consumption while retaining \nthe content of SRAM and registers. At this point, part of the 1.6V power \nsupply are stopped, resulting in the HSE, HSI, and PLL clocks are \ndisabled. The voltage regulator is either in normal or in low -power \nmode. Interrupt, event wakeup configured as EINT can  wake up the \nCPU from stop mode.  \nStandby Mode  The Standby mode is used to achieve the lowest power consumption. \nThe internal voltage regulator is switched off so that part of 1.6 V \ndomain is powered off. The HXT, HIRC, and PLL clocks are also \nswitched off. The contents of SRAM and registers are lost, but contents \nof the backup registers will still remain, and the standby circuit will still \nwork. The external reset signal on NRST, IWDT, will reset an ascending \nedge on the WKUP pin or the RTC clock will t hen terminate the chip \nstandby mode.  \nNote: The RTC, the IWDG, and the corresponding clock sources are not stopped by \nentering stop or standby mode. QSPI interrupts cannot wake up low power mode.  \n3.4. Clocks and Startup  \nThe internal 8MHz RC oscillator serves as  the default clock for system startup, and can be \nswitched to the external 4 -16mhz clock with failure monitoring through configuration.  \nWhen an external clock failure is detected, the system will automatically switch to an internal \nRC oscillator, and if an  interrupt is set, the software can receive the related interrupt.  \nThe frequencies of AHB high -speed APB(APB2) and low -speed APB(APB1) can be \nconfigured through the predivider. The maximum frequency of AHB and high -speed APB is \n96MHz and that of low speed APB is 48MHz.  \nSee Figure 6 for details on the clock tree.  \n3.5. RTC and Backup Registers  \nThe RTC has a set of continuously running counters, which can provide calendar alarm \ninterruption and stage interruption functions with softwares. Its clock source can choos e \nexternal 32.768khz crystal oscillator, internal 40KHz low -speed RC oscillator or external \nhigh-speed clock with 128 frequency division. Moreover, the RTC clock can be calibrated for \nerrors through a 512Hz signal.  \nA backup register for 10 16 -bit registers  to hold 20 bytes of user data when VDD is off.  \nRTC and backup registers are powered by V DD when V DD is in effect; otherwise, it will be \npowered by V BAT pins. System or power reset source reset, waking up from standby mode, \n \ndoes not cause the reset of RTC and backup register.  \n3.6. Boot Modes  \nAt startup, you can choose one of three bootstrap modes through the bootstrap pin:  \n\uf06c \nBoot from User Flash  \n\uf06c \nBoot from System Memory  \n\uf06c \nBoot from embedded SRAM  \nThe boot loader is located in System Memory. It is used to reprogram  the Flash memory by \nusing USART1.  \n3.7. CRC (Cyclic Redundancy Check) Calculation Unit  \nThe CRC (Cyclic Redundancy Check) calculation unit is used to get a CRC code from a 32 -bit \ndata word and a fixed generator polynomial.  \nThe CRC calculation unit helps compute a signature of the software during runTMRe, to be \ncompared with a reference signature generated at link -TMRe and stored at a given memory \nlocation.  \n3.8. General Purpose IO Port  \n80/51/37/26 I/O is available for the product, and the specific selection can refer t o the model and \npackage. All I/O can be mapped to 16 external interrupt controllers, and most of I/O support 5V \nlogic level input.  \n3.8.1.  General -purpose urpose Input \\Output Interface  \nThe product can be up to 80 GPIO pins, each of the GPIOs can be configured by s oftware as \noutput (push -pull or open -drain), as input (with or without pull -up or pull -down) or as peripheral \nalternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All \nGPIOs are high current -capable.  \nThe I/Os alte rnate function configuration can be locked if needed following a specific sequence \nin order to avoid spurious writing to the I/Os registers. I/Os on APB2 with up to 18 MHz toggling \nspeed.  \n3.9. Interrupt Controller  \n3.9.1.  Nested Vectored Interrupt Controller (NVIC)  \n\uf06c It can handle 16 priority levels and maskable interrupt channels simultaneously. The closely \ncoupled NVIC gives low -latency interrupt processing.  \n\uf06c Interrupt entry vector table address passed directly to the core  \n\uf06c Allow early processing of interrupts.  \n\uf06c Processing  of late arriving higher priority interrupts  \n \n\uf06c Support for tail -chaining  \n\uf06c Processor state is automatically saved.  \n\uf06c Interrupt entry restored on interrupt exit with no instruction overhead  \n\uf06c This hardware block provides flexible interrupt management features with minimal interrupt \nlatency.  \n3.9.2.  External Interrupt/Event Controller (EXTI)  \nThe external interrupt/event controller consists of 19 edge detector lines used to generate \ninterrupt/event requests. Each line can be independently configured to select the trigger even t \n(rising edge, falling edge, both) and can be masked independently. A pending register \nmaintains the status of the interrupt requests. Up to 80 GPIOs can be connected to the 16 \nexternal interrupt lines. The EXTI can detect an external line with a pulse wi dth shorter than \nthe Internal APB2 clock period.  \n3.10.  Floating Point Unit (FPU)  \nThe product has a embedded independent FPU floating -point arithmetic processing unit that \nsupports the IEEE754 standard and supports single -precision floating -point operations.  \n3.11.  DMA  \nThe flexible 7 -channel general -purpose DMA is able to manage memory -to-memory, \nperipheral -to-memory and memory -to-peripheral transfers.  \nEach channel is connected to dedicated hardware DMA requests, with support for software \ntrigger on each channel. Config uration is made by software and transfer sizes between source \nand destination are independent.  \nThe DMA can be used with the main peripherals: SPI, I2C, USART, general -purpose and \nadvanced -control TMRers TMRx and ADC.   \n \n3.12.  TMRer  \nThe product includes an advanc ed-control TMRer (TMR1), three general -purpose TMRers \n(TMR2/3/4), an independent watchdog TMRer, a window watchdog TMRer, and a \nSysTickTMRer.  \nThe following table compares the features of the advanced -control and general -purpose \nTMRers:  \n TMRer Feature Compar ison \nType of \nTMRer  \n \n  \n  \nTMRer  Sys Tick TMRer  TMR2  TMR3  TRM4  TMR1  \nCounter \nResolution  24-bit 16-bit 16-bit \nCounter Type  Down  Up, down, up/down  Up, down, up/down  \nPrescaler \nFactor   Any integer between 1 and 65536  Any integer between 1 and 65536  \nDMA Request \ngeneration   Yes Yes \nCapture/Com\npare \nChannels   4 4 \nComplement\nary Outputs   No Yes \nFunction \nSpecification  Dedicated for OS  \nAutomatic reload function  \nMaskable system interrupt \ngeneration when the \ncounter reaches 0  \nProgrammable clock source  Synchronization or event chaining function \nprovided.  \nCounters can be frozen in debug mode  \nCan be used to generate PWM outputs  \nEach TMRer has independent DMA \nrequest generation.  \nIt can handle quadrature (incremental) \nencoder signals and the digital o utputs \nfrom 1 to 3 hall -effect sensors  Complementary PWM outputs with \nprogrammable inserted dead -TMRes  \nIf configured as a general -purpose 16 -bit \nTMRer, it has the same features as the \nTMRx TMRer.  \nIf configured as the 16 -bit PWM generator, \nit has full modul ation capability \n(0-100%).  \nIn debug mode, the advanced -control \nTMRer counter can be frozen and the \nPWM outputs disabled.  \nSynchronization or event chaining provided  \n3.13.  Watchdog\n WDT\n  \nThe product includes two watchdogs, providing greater security, TMRe accuracy and flexibility. \n \nThe two watchdogs(independent and window watchdog)can be used for detecting and resolving \nfailures caused by software errors. When the counter reaches a given TM Reout value, an \ninterrupt is triggered (for window watchdogs only) or a system reset is generated.  \n Watchdog  \nWatchdog  Counter \nResolution  Counter \nType  Prescale \nFactor  functional  \nIndepende\nnt \nWatchdog  12-bit down  Any \ninteger \nbetween 1 \nand 256  It is clocked from an independent 40 kHz \ninternal RC oscillator and as it operates \nindependently from the main clock, it can \noperate in stop and standby modes.  \nReset the device when a problem occurs.  \nAs a free -running TMRer for application \nTMReout management.  \nIt is hard ware - or software -configurable \nthrough the option bytes.  \nThe counter can be frozen in debug mode.  \nWindow  \nWatchdog  7-bit down  - It can be set as free -running.  \nReset the device when a problem occurs.  \nIt is clocked from the main clock. It has an \nearly warning interrupt capability.  \nThe counter can be frozen in debug mode.  \n \n3.14.  Peripheral Interface  \n3.14.1.  I2C Bus  \nTwo embedded I²C (I2C1, I2C2) bus interfaces can operate in multimaster or slave mode. They \ncan support standard and fast modes. They support dual slave addressing (7 -bit only) and both \n7/10-bit addressing in master mode. A hardware CRC generation/verification is embedded. They \ncan be served by DMA and they support SM Bus 2.0/PM Bus.  \nI2C3/4 bus extended the function of I2C 1/2. They can operate in standard , fast and high speed \nmode. The fast mode and high speed mode devices are backwards compatible.  \n \n3.14.2.  Universal Synchronous/Asynchronous Receiver Transmitter (USART)  \nThree USART communication interfaces are embedded, providing hardware management of \nthe CTS and  RTS signals, and IrDA SIR ENDEC supported. They are ISO 7816 compliant and \nhave LIN Master/Slave capability. One of the USART interfaces is able to communicate at \n \nspeeds of up to 4.5 Mbit/s. The other available interfaces communicate at up to 2.25 Mbit/s.  All \nUSART interfaces can be served by the DMA controller.  \n3.14.3.  Serial Peripheral Interface (SPI)  \nTwo SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full -duplex \nand simplex communication modes while the frame is configurable to 8 bit s or 16 bits. Both \nSPIs can be served by the DMA controller.  \n3.14.4.  Quad SPI Controller (QSPI)  \nThe product has a embedded QSPI dedicated communication interface that can be connected \nto external flash via single, dual or quad SPI mode, supporting 8 -bit, 16 -bit an d 32-bit access. \nThere are 8 bytes of transmit FIFO and 8 bytes of receive FIFO.  \n3.14.5.  Controller Area Network (CAN)  \nThe CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It \ncan receive and transmit standard frames with 11 -bit identifiers as well as extended frames \nwith 29 -bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 \nscalable filter banks.  \n3.14.6.  Universe Serial Bus (USB)  \nThe product embeds a USB device peripheral compatible with the USB2.0 full -speed 12 Mbs. \nThe USB interface implements a full -speed (12 Mbit/s) function interface. It has \nsoftware -configurable endpoint setting and suspend/resume support. The dedicated 48 MHz \nclock is generated from the internal main PLL (the clock sour ce must use a HSE crystal \noscillator).  \n3.14.7.  Simultaneous Use of USB Interface and CAN Interface:  \nWhen USB and CAN are used together, you need to:  \n\uf06c Write 0x00000001 at the base address offset 0x100 of the USB.  \n\uf06c The PA11 and PA12 pins are for USB and CAN is used to  multiplex other pins.  \n3.14.8.  ADC (Analog/Digital Converter)  \nTwo 12 -bit analog -to-digital converters are embedded into APM32F103x8xb performance line \ndevices and each ADC shares up to 16 external channels, performing conversions in \nsingle -shot or scan modes. In s can mode, automatic conversion is performed on a selected \ngroup of analog inputs.  \nAdditional logic functions embedded in the ADC interface allow:  \n\uf06c Simultaneous sample and hold  \n\uf06c Interleaved sample and hold  \n \n\uf06c Single shunt  \nThe ADC can be served by the DMA control ler. \nAn analog watchdog feature allows very precise monitoring of the converted voltage of one, \nsome or all selected channels. An interrupt is generated when the converted voltage is outside \nthe programmed thresholds.  \nThe events generated by the general -purpose TMRers (TMRx) and the advanced -control TMRer \n(TMR1) can be internally connected to the ADC start trigger, injection trigger, and DMA trigger \nrespectively, to allow the application to synchronize A/D conversion and TMRers.  \n3.14.9.  Temperature Sensor  \nThe temperature sensor has to generate a voltage that varies linearly with temperature. The \nconversion range is between 2 V < VDDA < 3.6 V. The temperature sensor is internally \nconnected to the ADC12_IN16 input channel which is used to convert the sensor outpu t \nvoltage into a digital value.  \n3.14.10.  Debug Interface (SWJ -DP) \nThe product supports serial debug interface (SW -DP) and JTAG (JTAG -DP) debug interface.  \nThe JTAG interface provides a 5 -pin standard JTAG interface for the AHB access port. The \nSW-DP interface provid es a 2 -pin (data + clock) interface to the AHB module.  \nThe two pins of the SW -DP interface and the five pins of the JTAG interface are multiplexed.  \n \n4. Pin Features  \n4.1. Pinouts and Pin Description  \n4.1.1.  APM32F103x4x6x8xB Series LQFP100  \nFigure 1.  LQFP100 Pinout  \nPB6VDD_3VSS_3PE1PE0PB9PB8BOOT0PB7PB5PB4PB3PD7PD6PD5PD4PD3PD2PD1PD0PC12PC11PC10PA15PA14\nLQFP100\n100999897969594939190898887868584838281807978777692\nPC15-OSC32_OUTPE2\nPE3\nPE5\nPE6\nPC14-OSC32_IN\nPC2\nPA1\nPA2PC5PA3VSS_4VDD_4PA4PA5PA6PA7PC4PB0PB1PB2PE7PE8PE9PE10PE11PE12PE13PE14PE15PB10PB11VSS_1VDD_1PE4\nVBAT\nPC13-TAMPER-RTC\nVSS_5\nVDD_5\nOSC_IN\nOSC_OUT\nNRST\nPC0\nPC1\nPC3\nVSSA\nVREF-\nVREF+\nVDDA\nPA0-WKUP 3426272829303132333536373839404142434445464748495091\n2\n3\n4\n5\n6\n7\n8\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n25PA8VDD_2\nVSS_2\nNC\nPA13\nPA12\nPA11\nPA10\nPA9\nPC9\nPC8\nPC7\nPC6\nPD15\nPD14\nPD13\nPD12\nPD11\nPD10\nPD9\nPD8\nPB15\nPB14\nPB13\nPB1275\n74\n69\n68\n6773\n72\n71\n70\n66\n65\n64\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n51\n \n  \n \n4.1.2.  APM32F103x4x6x8xB Series LQFP64  \nFigure 2.  LQFP64 Pinout  \nPC1VBAT\nPC13-TAMPER-RTC\nPC15-OSC32_OUT\nPD0 OSC_IN\nPC0PC14-OSC32_IN\nPD1 OSC_OUT\nNRST\nPC2\nPC3\nVSSA\nVDDA\nPA0-WKUP\nPA1\nPA2\nPB4VDD_3VSS_3PB9PB8BOOT0PB7 PB6PB5PB3PD2PC12PC11PC10PA15PA14\nPC9VDD_2\nVSS_2\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC8\nPC7\nPC6\nPB15\nPB14\nPB13\nPB1291\n2\n3\n4\n5\n6\n 7\n8\n10\n11\n12\n13\n14\n15\n16  293031  32    40    48\n    47\n    46\n    45\n    44\n    43\n     42\n    41\n    39\n    38\n    37\n    36\n    35\n    34\n    33PC5PA3VSS_4VDD_4PA4PA5PA6PA7PC4PB0PB1PB2PB10PB11VSS_1VDD_1LQFP64\n 18 19 17 2021 22 23 24 25 26 27  28  525150  49  63 62 64 6160 59 58 57 56 55 54  53\n \n \n4.1.3.  APM32F103x4x6x8xB Series LQFP48  \nFigure 3.  LQFP48 Pinout  \nLQFP48\nPB15VDD_2\nVSS_2\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPB14\nPB13\nPB12 VDDAVBAT\nPC13-TAMPER-RTC\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPD0 OSC_IN\nPD1 OSC_OUT\nNRST\nVSSA\n PA0-WKUP\nPA1\nPA2\nPB4VDD_3VSS_3PB9PB8BOOT0PB7 PB6PB5PB3PA15PA14\n91\n2\n3\n4\n5\n6\n7\n8\n10\n11\n122836\n35\n34\n33\n32\n31\n30\n29\n27\n26\n   25PB10PA3PA4PA5PA6PA7PB0PB1PB2PB11VSS_1VDD_1 14 15 13 1617 18 19 20 21 22 23  24 47 46 48 4544 4342414039 38  37\n \n \n \n4.1.4.  APM32F103 x4x6x8xB Series QFN36  \nFigure 4.  QFN36 Pinout  \nVSS_3BOOT0PB7PB6PB5PA14PA15PB4\nVDD_2\nVSS_2\nPA13\nPA12\nPA11\nVDD_1PA8PA10\nPA9PA3PA4PA5PA6PA7VSS_1PB2PB0PB1VDD_3\nOCS_IN/PD0\nOCS_OUT/PD1\nNRST\nVSSA\nPA2PA1VDDA\nPA0-WKUP1\n2\n3\n4\n5\n986\n727\n26\n25\n24\n23\n192022\n2128 29 30 31 32 36 35 33 34\n10 11 12 13 14 15 16 17 18QFN36\nPB3\n \n  \n \n4.2. Pin Description  \n APM32F103x4x6x8xB Pin Definitions  \nPin Name  Pins  \nType \n(1) \nI/O level (2)  Main \nFunction (3) Alternate functions  LQFP48  \nLQFP64  \nLQFP100  \nQFN36  \n(after reset)  Default  Remap  \nPE2 - - 1 - I/O FT PE2 TRACECK  - \nPE3 - - 2 - I/O FT PE3 TRACED0  - \nPE4 - - 3 - I/O FT PE4 TRACED1  - \nPE5 - - 4 - I/O FT PE5 TRACED2  - \nPE6 - - 5 - I/O FT PE6 TRACED3  - \nVBAT 1 1 6 - S - VBAT - - \nPC13 - \nTAMPER -RTC(4) 2 2 7 - I/O - PC13(5) TAMPER -RTC - \nPC14 - \nOSC32_IN(4) 3 3 8 - I/O - PC14(5) OSC32_IN  - \nPC15 - \nOSC32_OUT(4) 4 4 9 - I/O - PC15(5) OSC32_OUT  - \nVSS_5 - - 10 - S - VSS_5 - - \nVDD_5 - - 11 - S - VDD_5 - - \nOSC_IN  5 5 12 2 I - OSC_IN  - PD0(7) \nOSC_OUT  6 6 13 3 O - OSC_OUT  - PD1(7) \nNRST  7 7 14 4 I/O - NRST  - - \nPC0 - 8 15 - I/O - PC0 ADC12_IN10  - \nPC1 - 9 16 - I/O - PC1 ADC12_IN11  - \nPC2 - 10 17 - I/O - PC2 ADC12_IN12  - \nPC3 - 11 18 - I/O - PC3 ADC12_IN13  - \nVSSA 8 12 19 5 S - VSSA - - \nVREF- - - 20 - S - VREF- - - \nVREF+ - - 21 - S - VREF+ - - \nVDDA 9 13 22 6 S - VDDA - - \n \nPin Name  Pins  \nType \n(1) \nI/O level (2)  Main \nFunction (3) Alternate functions  LQFP48  \nLQFP64  \nLQFP100  \nQFN36  \n(after reset)  Default  Remap  \nPA0-WKUP  10 14 23 7 I/O - PA0 WKUP/  \nUSART2_CTS(6) / \nADC12_IN0/  \nTMR2_CH1_ETR(6) - \nPA1 11 15 24 8 I/O - PA1 USART2_RTS(6)/  \nADC12_IN1/  \nTMR2_CH2(6) - \nPA2 12 16 25 9 I/O - PA2 USART2_TX(6)/  \nADC12_IN2/  \nTMR2_CH3(6) - \nPA3 13 17 26 10 I/O - PA3 USART2_RX(6)/  \nADC12_IN3/  \nTMR2_CH4(6) - \nVSS_4 - 18 27 - S - VSS_4 - - \nVDD_4 - 19 28 - S - VDD_4 - - \nPA4 14 20 29 11 I/O - PA4 SPI1_NSS(6)/ \nUSART2_CK(6) / \nADC12_IN4  - \nPA5 15 21 30 12 I/O - PA5 SPI1_SCK(6)/ \nADC12_IN5  - \nPA6 16 22 31 13 I/O  PA6 SPI1_MISO(6)/ \nADC12_IN6/  \nTMR3_CH1(6) TMR1_BKIN  \nPA7 17 23 32 14 I/O  PA7 SPI1_MOSI(6)/ \nADC12_IN7/  \nTMR3_CH2(6) TMR1_CH1\nN \nPC4 - 24 33 - I/O - PC4 ADC12_IN14  - \nPC5 - 25 34 - I/O - PC5 ADC12_IN15  - \nPB0 18 26 35 15 I/O - PB0 ADC12_IN8/  \nTMR3_CH3(6) TMR1_CH2\nN \nPB1 19 27 36 16 I/O - PB1 ADC12_IN9/  \nTMR3_CH4(6) TMR1_CH3\nN \n \nPin Name  Pins  \nType \n(1) \nI/O level (2)  Main \nFunction (3) Alternate functions  LQFP48  \nLQFP64  \nLQFP100  \nQFN36  \n(after reset)  Default  Remap  \nPB2 20 28 37 17 I/O FT PB2/BOOT1  - - \nPE7 - - 38 - I/O FT PE7 - TMR1_ETR  \nPE8 - - 39 - I/O FT PE8 - TMR1_CH1\nN \nPE9 - - 40 - I/O FT PE9 - TMR1_CH1  \nPE10  - - 41 - I/O FT PE10  - TMR1_CH2\nN \nPE11  - - 42 - I/O FT PE11  - TMR1_CH2  \nPE12  - - 43 - I/O FT PE12  - TMR1_CH3\nN \nPE13  - - 44 - I/O FT PE13  - TMR1_CH3  \nPE14  - - 45 - I/O FT PE14  - TMR1_CH4  \nPE15  - - 46 - I/O FT PE15  - TMR1_BKIN  \nPB10  21 29 47 - I/O FT PB10  I2C2_SCL/  \nI2C4_SCL/  \nUSART3_TX(6) TMR2_CH3  \nPB11  22 30 48 - I/O FT PB11  I2C2_SDA/  \nI2C4_SDA/  \nUSART3_RX(6) TMR2_CH4  \nVSS_1 23 31 49 18 S - VSS_1 - - \nVDD_1 24 32 50 19 S - VDD_1 - - \nPB12  25 33 51 - I/O FT PB12  SPI2_NSS/  \nI2C2_SMBAI/  \nUSART3_CK(6)/ \nTMR1_BKIN(6)  \nPB13  26 34 52 - I/O FT PB13  SPI2_SCK/  \nUSART3_CTS(6)/  \nTMR1_CH1N(6)/ \nQSPI_IO0   \nPB14  27 35 53 - I/O FT PB14  SPI2_MISO/   \n \nPin Name  Pins  \nType \n(1) \nI/O level (2)  Main \nFunction (3) Alternate functions  LQFP48  \nLQFP64  \nLQFP100  \nQFN36  \n(after reset)  Default  Remap  \nUSART3_RTS(6) / \nTMR1_CH2N(6)/ \nQSPI_IO1  \nPB15  28 36 54 - I/O FT PB15  SPI2_MOSI/  \nTMR1_CH3N(6)/ \nQSPI_IO2  - \nPD8 - - 55 - I/O FT PD8 QSPI_IO3  USART3_TX  \nPD9 - - 56 - I/O FT PD9 - USART3_R\nX \nPD10  - - 57 - I/O FT PD10  QSPI_CMU  USART3_C\nK \nPD11  - - 58 - I/O FT PD11  - USART3_CT\nS \nPD12  - - 59 - I/O FT PD12  QSPI_SS_N  TMR4_CH1/ \nUSART3_RT\nS \nPD13  - - 60 - I/O FT PD13  - TMR4_CH2  \nPD14  - - 61 - I/O FT PD14  - TMR4_CH3  \nPD15  - - 62 - I/O FT PD15  - TMR4_CH4  \nPC6 - 37 63 - I/O FT PC6 - TMR3_CH1  \nPC7 - 38 64 - I/O FT PC7 - TMR3_CH2  \nPC8 - 39 65 - I/O FT PC8 - TMR3_CH3  \nPC9 - 40 66 - I/O FT PC9 - TMR3_CH4  \nPA8 29 41 67 20 I/O FT PA8 USART1_CK/  \nTMR1_CH1(6)/ \nMCO  \n - \nPA9 30 42 68 21 I/O FT PA9 USART1_TX(6) / \nTMR1_CH2(6) - \nPA10  31 43 69 22 I/O FT PA10  USART1_RX(6)/  - \n \nPin Name  Pins  \nType \n(1) \nI/O level (2)  Main \nFunction (3) Alternate functions  LQFP48  \nLQFP64  \nLQFP100  \nQFN36  \n(after reset)  Default  Remap  \nTMR1_CH3(6) \nPA11  32 44 70 23 I/O FT PA11  USART1_CTS/USBDM/  \nUSB2DM/ CAN_RX(6)/ \nTMR1_CH4(6) - \nPA12  33 45 71 24 I/O FT PA12  USART1_RTS/  \nUSBDP/USB2DP/ \nCAN_TX(6)/TMR1_ETR(6\n) - \nPA13  34 46 72 25 I/O FT JTMS/ \nSWDIO  - PA13  \nDisconnected  - - 73 - - - - Disconnected  - \nVSS_2 35 47 74 26 S  VSS_2 - - \nVDD_2 36 48 75 27 S  VDD_2 - - \nPA14  37 49 76 28 I/O FT JTCK/ \nSWCLK  - PA14  \nPA15  38 50 77 29 I/O FT JTDI  - TMR2_CH1\n_ETR/PA15/  \nSPI1_NSS  \nPC10  - 51 78 - I/O FT PC10  - USART3_TX  \nPC11  - 52 79 - I/O FT PC11  - USART3_R\nX \nPC12  - 53 80 - I/O FT PC12  - USART3_C\nK \nPD0 - - 81 2 I/O FT PD0 - CAN_RX  \nPD1 - - 82 3 I/O FT PD1 - CAN_TX  \nPD2 - 54 83 - I/O FT PD2 TMR3_ETR  - \nPD3 - - 84 - I/O FT PD3 - USART2_CT\nS \nPD4 - - 85 - I/O FT PD4 - USART2_RT\n \nPin Name  Pins  \nType \n(1) \nI/O level (2)  Main \nFunction (3) Alternate functions  LQFP48  \nLQFP64  \nLQFP100  \nQFN36  \n(after reset)  Default  Remap  \nS \nPD5 - - 86 - I/O FT PD5 - USART2_TX  \nPD6 - - 87 - I/O FT PD6 - USART2_R\nX \nPD7 - - 88 - I/O FT PD7 - USART2_C\nK \nPB3 39 55 89 30 I/O FT JTDO  - PB3/  \nTRACESWO \nTMR2_CH2/ \nSPI1_SCK  \nPB4 40 56 90 31 I/O FT NJTRST  - PB4/  \nTMR3_CH1/  \nSPI1_MISO  \nPB5 41 57 91 32 I/O - PB5 I2C1_SMBAI  TMR3_CH2/ \nSPI1_MOSI  \nPB6 42 58 92 33 I/O FT PB6 I2C1_SCL(6) /I2C3_SCL/  \nTMR4_CH1(6) USART1_TX  \nPB7 43 59 93 34 I/O FT PB7 I2C1_SDA(6) /I2C3_SDA/  \nTMR4_CH2(6) USART1_R\nX \nBOOT0  44 60 94 35 I - BOOT0  - - \nPB8 45 61 95 - I/O FT PB8 TMR4_CH3(6) I2C1_SCL/  \nI2C3_SCL/ \nCAN_RX  \nPB9 46 62 96 - I/O FT PB9 TMR4_CH4(6) I2C1_SDA  \nI2C3_SDA\n/ CAN_TX  \nPE0 - - 97 - I/O FT PE0 TMR4_ETR  - \nPE1 - - 98 - I/O FT PE1 - - \nVSS_3 47 63 99 36 S - VSS_3 - - \nVDD_3 48 64 100 1 S - VDD_3 - - \n(1) I = input, O = output, S = supply, HiZ = high resistance  \n \n(2) FT = 5V tolerant.  \n(3) Function availability depends on the chosen device. For devices having reduced peripheral \ncounts, it is always the lower number of peripheral that is included. For example, if a device \nhas only one SPI and two USARTs, they will be called SPI1 and USART1 & USART2, \nrespectively.  \n(4) PC13, PC14 and PC15 are supplied through the power switch since the switch only sinks a \nlimited amount of current (3mA). The use of GPIOs from PC13 to PC15 in output mode is \nlimited: only one GPIO can be used at a TMRe, the speed should not exceed 2 MHz wi th a \nmaximum load of 30pF and these IOs must not be used as a current source (e.g. to drive an \nLED).  \n(5) Main function after the first backup domain power -up. Later on, it depends on the contents \nof the Backup registers even after reset (because these registe rs are not reset by the main \nreset). For details on how to manage these IOs, refer to the Battery backup domain and \nBAKR register description sections in the reference manual.  \n(6) This alternate function can be remapped by software to some other port pins (if available on \nthe used package). For more details, refer to the alternate function I/O and debug \nconfiguration section in the reference manual.  \n \n4.3. System Diagram  \nFigure 5.  APM32F103x4x6x8xB Series System D iagram  \nARM® Cortex®-M3\nFMC\nJTAG/SWD BUS MATRIX\nAHB/APB1 BRIDGE AHB/APB2 BRIDGEDMA SRAM\nTMR2/3/4\nRTC\nWWDT\nIWDT\nUSART2/3\nI2C1/I2C3AFIO\nEINT\nGPIO A/B/C/D/E\nADC1/2\nTMR1\nSPI1\nUSART1\nUSBD/USBD2CAN\nBAKR\nPMUI-Code\nD-Code\nSysten Bus\nFLASH\nAHB BUS\nSPI2\nI2C2/I2C4FPU CRCQSPI\n \n(1) The max frequency for APM32F103x8xBx4x6 series AHB and high -speed APB is 96MHz;  \n(2) The max frequency for APM32F103x8xBx4x6 series low -speed APB clock is 48MHz.  \n \n4.4. Clock Tree  \nFigure 6.  APM32F103x4x6x8xB Series Clock Tree  \n8MHz\nHSI  RC\n/2\nPLLSRC\n. . . ,×16\n×2,×3,×4\nPLLPLLMULUSB\nPrescaler\nAHB\nPrescaler\n/1,2. .512\n4-16MHz\nHSE OSC\nLSE OSC\n32.768KHz/128/2CSS\nLSI RC\n40KHz\n/2APB1\nPrescaler\n/1,2,4,8,16/8\nTMR2,3,4\nIf(APB1 prescaler=1)   ×1\nelse                                 \nAPB2\nPrescaler\n/1,2,4,8,16\nTMR1 timer\nIf(APB2 prescaler=1)   ×1\nelse  \nADC\nPrescaler\n/2,4,6,8HSI48 MHz USBCLK\nto USB interface\nHSISW\nHSEPLLCLKSYSCLK\n96MHz\nmax\nOSC_OUT\nOSC_IN\nOSC32_INOSC32_OUT\nMCOPLLXTPRE\nLSE\nLSIRTCCLKTo RTC\nRTCSEL[1:0]\nto independent watchdog(IWDG)\nIWDGCLK\nMain\nClock Output\nMCOPLLCLK\nHSI\nHSE\nSYSCLK 96 MHz max\nClockHCLK\nto AHB bus,core,\nmemory and DMA\nEnable(3bits)to Cortex System timer\nFCLK Cortex\nFree running clock \n48MHz maxPCLK1\nPeripheral Clock\nEnable(13bits)to APB1 \nperipherals\nto TMR2,3\nand 4\nTMRXCLK\nPeripheral Clock\nEnable(3bits)\n96MHz max\nPeripheral Clock\nEnable(11bits)PCLK2\nto APB2 \nperipherals\nPeripheral Clock\nEnable(1bits)to TMR1\nTMR1CLK\nto ADC\nADCCLK\nLegend:\nHSE=high-speed external clock signal\nHSI=high-speed internal clock signal\n  LSE=low-speed external clock signal\nLSI=low-speed internal clock signalFLITFCLK\nto flash programming interface \n2×\n2×FPU1/1.5/2\nPrescaler\n1/2\nQSPI\n \n(1) The max frequency for APM32F103x8xBx4x6 series AHB and high -speed APB is 96MHz;  \n(2) The max frequency for APM32F103x8xBx4x6 series low -speed APB clock is 48MHz.  \n \n4.5. Address Mapping  \nFigure 7.  APM32F103x4x6x8xB Series Address Mapping Diagram  \nARM® Cortex®-M3 \nInternal\nPeripherals0xFFFF  FFFF\n0xE010  0000\nPeripherals\nSRAM0xE000  0000\n0xC000  0000\n0xA000  0000\n0x8000  0000\n0x6000  0000\n0x4000  0000\n0x2000  0000\n0x0000  000001234567\nreserved\nOption Bytes\nSystem memory\nreserved\nFlash memory\nAliased to Flash or \nsystem memory \ndepending on BOOT \npins0x1FFF  FFFF\n  0x1FFF  F80F\n0x1FFF  F800\n0x1FFF  F000\n0x0801  FFFF\n0x0800  0000\n0x0000  0000 APB memory space\nreserved\nCRC\nreserved\nFlash Interface\nreserved\nRCM0xFFFF  FFFF\nreserved\nDMA\nreserved\nUSART1\nreserved\nSPI1\nTMR1\nADC2\nADC1\nreserved\nPort E\nPort D\nPort C\nPort B\nPort A\nEINT\nAFIO\nreserved\nPMU\nBAKP\nreserved\nCAN\nShared 512 byte \nUSB/CAN SRAM \nUSB/USB2 Registers\nI2C2/I2C4\nI2C1/I2C3\nreserved\nUSART3\nUSART2\nreserved\nSPI2\nreserved\nIWDT\nWWDT\nRTC\nTMR4\nTMR3\nTMR2Reserved0x4002  3400\n0x4002  3000\n0x4002  2400\n0x4002  2000\n0x4002  1400\n0x4002  1000\n0x4002  0400\n0x4002  0000\n0x4001  3C00\n0x4001  3800\n0x4001  3400\n0x4001  3000\n0x4001  2C00\n0x4001  2800\n0x4001  2400\n0x4001  1C00\n0x4001  1800\n0x4001  1400\n0x4001  1000\n0x4001  0C00\n0x4001  0800\n0x4001  0400\n0x4001  0000\n0x4000  7400\n0x4000  7000\n0x4000  6C00\n0x4000  6800\n0x4000  6400\n0x4000  6000\n0x4000  5C00\n0x4000  5800\n0x4000  5400\n0x4000  4C00\n0x4000  4800\n0x4000  4400\nreserved0x4000  3C00\n0x4000  3800\n0x4000  3400\n0x4000 3000\n0x4000  2C00\n0x4000  2800\n0x4000  0C00\n0x4000  0800\n0x4000  0400\n0x4000  0000FPU0x4002  40000x4002  4400reservedQSPIreserved0xA000  1FFF\n0xA000  0000\nPeripherals\n \n  \n \n4.6. Power Supply Scheme  \nFigure 8.  Power Supply Scheme  \n \n  \n \n5. Electrical Features  \n5.1. Parameter Conditions  \nAll voltage parameters are referenced to VSS unless otherwise specified  \n5.1.1.  Maximum and Minimum Values  \nUnless otherwise stated, all minimum and maximum values are guaranteed on the production \nline by testing 100% of the product at ambient temperature T A=25°C under worst ambient \ntemperature, supply voltage and clock frequency conditions.  \nTake notes in every table that the da ta got for passing the comphensive evaluation, design \nsimulation or process features will not be tested on production lines. Basing on the \ncomprehensive evaluation and sample tested, the minimum and maximum values come from \nthe average value's plus or subt ract its triple value on the standard distribution (average ±3 ∑). \n5.1.2.  Typical Value  \nTypical data is based on T A =25°C and V DD =3.3V (2 V ≤ VDD ≤ 3.3 V voltage range) unless \notherwise stated. These data are for design guidance only.  \n5.1.3.  Typical Curve  \nTypical curves  are for design guidance only and are not tested unless otherwise stated.  \n5.1.4.  Load Capacitance  \nFigure 9.  Load Conditions When Measuring Pin Parameters  \nC=50 PFAPM32F103XXPIN\n \nA: load capacitance  \n \nFigure 10.  Pin Input Voltage Measurement Scheme  \nVINAPM32F103XXPIN\n \nB: Pin Input Voltage  \nFigure 11.  Current Consumption Measurement Scheme  \nVDD\nVDDAIDDVBATAFM32F103XXPINIDD_VBAT\nVref\n \nC: Current consumption measurement(I DD+Vref) \n5.2. Absolute Maximum Ratings  \nLoads applied to the device may cause permanent damage to the device if the absolute \nmaximum ratings are given in the maximum rated voltage Features and maximum rated current \nFeatures. This is just to give the maximum load that can be tolerated, and does not mean that \nthe functionality of the device is functioning properly under these conditions. The reli ability of \ndevice would be affected if it works under the maximum load conditions for a long TMRe.  \n5.2.1.  Maximum Rated Voltage Features  \n Maximum Rated Voltage Features  \nSymbol  Description  Minimum  Maximum  Unit \nVDD - VSS External main supply voltage (including V DDA and \nVDD) (1) -0.3 4.0 \nV \nVIN Input voltage on 5V tolerant pins (2) VSS-0.3 5.5 \nInput voltage on other pins(2) VSS-0.3 VDD + 0.3  \n| ΔVDDx | Voltage difference between different supply pins   50 mV \n \nSymbol  Description  Minimum  Maximum  Unit \n| VSSx-VSS | Voltage difference between different ground pins   50 \n(1) All power (V DD, VDDA) and ground (V SS, VSSA) pins must always be connected to a power \nsupply within the external allowable range.  \n(2) If V IN does not exceed the maximum value, I INJ(PIN) will not exceed its limit. If V IN exceeds the \nmaximum value, I INJ(PIN ) must be externally limited to not exceed its maximum value. When \nVIN > V DD, there is a forward injection current; when V IN<VSS, there is a reverse injection \ncurrent.  \n5.2.2.  Maximum Rated Current Features  \n Maximum Rated Current  Features  \nSymbol  Description  Maximum  Unit \nIVDD Total current (supply current) (1) went through the VDD/VDDA power \ncord.  150  \n \n \nmA IVSS Total current (outflow current) (1) went through the VSS ground cord.  150 \nIIO Irrigation current on any I/O and control pins  25 \nSource current on any I/O and control pins  -25 \nIINJ(PIN) (2) (3) Injection current of NRST pin  ±5 \nInjection current of HSE's OSC_IN pin and LSE's OSC_IN pin  ±5 \nInjection current of other pins  ±5 \nΣIINJ(PIN)(2) Total injection current on all I/O and control pins (4) ±25 \n(1) All power (V DD\nVDDA) and ground (V SS\nVSSA) pins must always be connected to a power \nsupply within the external allowable range.  \n(2) If V IN does not exceed the maximum value, I INJ(PIN)  will not exceed its limit. If VIN exceeds \nthe maximum value, I INJ(PIN)  must be externally limited to not exceed its maximum value. \nWhen V IN > V DD, there is a forward injection current; when V IN < V SS, there is a reverse \ninjection current.  \n(3) Reverse injection curren t can interfere with the analog performance of the ADC.  \n(4) When several I/O ports have injection current at the same TMRe, the maximum value \nofΣIINJ(PIN)  is the sum of the instantaneous absolute values of the forward injection current \nand the reverse injectio n current. These results are based on the calculation of the \nmaximum value of ΣIINJ(PIN)  on the four I/O port pins of the device.  \n \n5.2.3.  Maximum Temperature Features  \n Temperature Features  \nSymbol  Description  Value  Unit \nTSTG Storage temperature range  -55 ~ + 150  °C \nTJ Maximum junction temperature  150 °C \n \n5.2.4.  Maximum Ratings Electrical Sensitivity  \nElectrostatic Discharge (ESD)  \nElectrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to \nthe pins of each sample according to each pin combination. The sample size is 3parts x(n+1) \nsupply pins. The test is compliant with JS -001-2017/JS -002-2018 standard.  \n ESD Absolute Maximum Ratings\n1\n \nSymbol  Ratings  Conditions  Maximum \nvalue (1) Unit \nVESD(HBM)  Electrostatic discharge \nvoltage (human body model)  TA = +25 °C, compliant with \nstandard JS -001-2017  2000  \nV \nVESD(CDM)  Electrostatic discharge \nvoltage (charging device \nmodel)  TA = +25 °C, compliant with \nstandard JS -002-2018  1000  \n(1) The sample is measured by a third -party testing agency and is not tested in production  \nStatic Latch -up(LU)  \nWhen running a simple application (controlling 2 LED flashes through I/O ports), the test sample \nis subjected to false electromagnetic interference until an error occurs, and the flashing LED \nindicating the error is  for evaluating the latch performance. Two complementary static tests are \nrequired on six parts to assess the latch -up performance:  \n\uf06c A supply overvoltage is applied to each power supply pin   \n\uf06c A current injection is applied to each input, output and configurable I/O pin  The test is \ncompliant with EIA/JESD78E latch -up standard.  \n Static Latch\n1\n \nSymbol  Parameters  Conditions  Type  \nLU Static latch  TA = +25 °C/105°C,compliant \nwith standard EIA/JESD78E  ±200mA  \n(1) The sample is measured by a third -party testing  agency and is not tested in production.  \n \n5.3. Test Under the General Working Conditions  \n General Working Conditions  \nSymbol  Parameters  Conditions  Min value  Max value  Unit \nfHCLK Internal AHB clock frequency   0 96 \n \nMHz fPCLK1  Internal APB1 clock frequency   0 48 \nfPCLK2  Internal APB2 clock frequency   0 96 \nVDD Standard working voltage   2 3.6 V \nVDDA(1) Analog operating voltage  \n(ADC not used)  must be the \nsame with VDD(2) 2 3.6 \nV \nAnalog operating voltage  \n(ADC not used)  2.4 3.6 \nVBAT Backup operating voltage   1.6 3.6 V \nTA Ambient temperature range \n(temperature label 6)  Maximum power \nconsumption  -40 105 °C \nAmbient temperature range \n(temperature label 7)  Maximum power \nconsumption  -40 105 °C \n   TJ Junction temperature range   -40 150 °C \n(1) When the ADC is used, refer to Chapter 5.2.16.  \n(2) It is recommended to power V DD and V DDA from the same source. A maximum difference of \n300mV between V DD and V DDA can be tolerated during power -up and operation.  \n  \n \n5.3.1.  Embedded Reset and Power Control Block Features  \n Embedded Reset and Power Control Block Features (T A=25℃)\n-40℃~+105℃\n \nSymbol  Parameters  Conditions  Minimum \nValue  Typical \nValue  Maximum \nValue  Unit \nVPVD(3) \n Programmable \nvoltage detector \nlevel selection  \n PLS[2:0]=000 (rising edge)  2.18 2.2 2.22 V \nPLS[2:0]=000 (falling edge)  2.08 2.09 2.11 V \nPLS[2:0]=001 (rising edge)  2.28 2.3 2.32 V \nPLS[2:0]=001 (falling edge)  2.17 2.19 2.21 V \nPLS[2:0]=010 (rising edge)  2.38 2.4 2.42 V \nPLS[2:0]=010 (falling edge)  2.27 2.29 2.31 V \nPLS[2:0]=011 (rising edge)  2.48 2.5 2.52 V \nPLS[2:0]=011 (falling edge)  2.37 2.39 2.41 V \nPLS[2:0]=100 (rising edge)  2.58 2.6 2.62 V \nPLS[2:0]=100 (falling edge)  2.47 2.49 2.51 V \nPLS[2:0]=101 (rising edge)  2.67 2.69 2.72 V \nPLS[2:0]=101 (falling edge)  2.57 2.59 2.61 V \nPLS[2:0]=110 (rising edge)  2.77 2.8 2.82 V \nPLS[2:0]=110 (falling edge)  2.66 2.68 2.71 V \nPLS[2:0]=111 (rising edge)  2.86 2.89 2.91 V \nPLS[2:0]=111 (falling edge)  2.76 2.79 2.81 V \nVPVDhyst(2) PVD hysteresis    107  mV \nVPOR/PDR  Power on/power \ndown reset threhold  Falling edge  1.87(1) 1.89 1.91 V \nRising edge  1.92 1.94 1.96 V \nVPDRhyst  (2) PVD hysteresis    50  mV \nTRSTTEMPO  Reset Duration   0.9  2.4 ms \n(1) The product feature is guaranteed from design down to the minimum VPOR/PDR value.  \n(2) It is guaranteed from design, and is not tested in production.  \n(3) It is derived from a comprehensive evaluation and is not tested in production.  \n5.3.2.  Built -in Reference Voltage Features Test  \n Built-in Reference Voltage  \nSymbol  Parameters  Conditions  Minimum \nValue  Typical \nValue  Maximu\nm Value  Unit \nVREFINT(1) Internal reference \nvoltage  -40° C < T A < \n+105° C  \nVDD= 2-3.6 V  1.198  1.210  1.223  V \nTS_vrefint(2) ADC sampling TMRe   5.1 17.1 μs \n \nSymbol  Parameters  Conditions  Minimum \nValue  Typical \nValue  Maximu\nm Value  Unit \nwhen reading the \ninternal reference \nvoltage  \nVREFINT  Variation of the built -in \nreference voltage in full \ntemperature range  VDD=3V±10mV    20 mV \nTCoeff     126 ppm/℃ \n(1) Data was derived from a comprehensive evaluation and is not tested in production.  \n(2) It is guaranteed from design, and is not tested in production.  \n5.3.3.  Supply Current Features  \nThe current values  in the operating modes given in this section are measured by executing \nDhrystone 2.1, the compilation environment is Keil V5, and the compilation optimization level is \nL3. \nMax Current Consumption  \nThe microcontroller is under the following conditions:  \n\uf06c All I/O pins are in input mode and are connected to a static level –VDD or VSS (no load).  \n\uf06c All peripherals are turned off unless otherwise stated.  \n\uf06c The access time of the flash memory is adjusted to the frequency f HCMU  (0~24MHz - 0 wait \ncycles, 24~48MHz - 1 wait cycle, 48~72MHz - 2 wait cycles, 72~96MHz - 3 wait cycles).  \n\uf06c The instruction prefetch function is turned on (hint: this setting must be made before the \nclock setting and bus division).  \n\uf06c When the peripheral is turn ed on: fpCMU1 = fHCMU/2\nfpCMU2 = fHCMU. \n \n \n  Run-mode Current Consumption, Code with Data Processing Running From Internal Flash  \nSymbol  Parameters  Conditions  fHCLK Maximum Value(1) \nUnit  \nTA =105°C , V DD=3.6 V  \nIDD Supply current \nin operating \nmode  External clock \n(2), enabling all \nperipherals  96 MHz  31.05  \nmA 72MHz  25.78  \n48MHz  19.82  \n36MHz  15.19  \n24MHz  11.47  \n16MHz  8.01 \n8MHz  4.41 \nExternal clock \n(2), turn off all \nperipherals  96 MHz  20.03  \n72MHz  17.60  \n48MHz  14.24  \n36MHz  10.89  \n24MHz  8.65 \n16MHz  6.30 \n8MHz  3.54 \n(1) Data was derived from a comprehensive evaluation and is not tested in production.  \n(2) When the external clock is 8MHz and fHCMU >8MHz, it enables PLL.  \n  \n \n Run-mode Current Consumption, Code with Data processing Running From Internal RAM  \nSymbol  Parameters  Conditions  fHCLK Maximum Value(1) \nUnit \nTA =105°C , V DD=3.6 V  \nIDD Supply current \nin operating \nmode  External clock(2), \nenabling all \nperipherals  96 MHz  27.82  \nmA 72MHz  21.82  \n48MHz  14.39  \n36MHz  11.02  \n24MHz  7.69 \n16MHz  5.45 \n8MHz  3.20 \nExternal clock \n(2), turn off all \nperipherals  96 MHz  16.85  \n72MHz  12.74  \n48MHz  8.86 \n36MHz  6.87 \n24MHz  4.92 \n16MHz  3.66 \n8MHz  3.19 \n(1) Data was derived from a comprehensive evaluation and is not tested in production.  \n(2) When the external clock is 8MHz and fHCMU >8MHz, it enables PLL.  \n  \n \n Maximum Current Consumption in Sleep Mode, Code Runs from Flash or RAM  \nSymbol  Parameters  Conditions  fHCLK Maximum Value(1) \nUnit TA =105°C , V DD=3.6 \nV \nIDD Static Current \nduring Sleep \nMode  External clock (2), \nenabling all \nperipherals  96 MHz  17.39  \nmA 72MHz  13.32  \n48MHz  9.14 \n36MHz  7.11 \n24MHz  5.07 \n16MHz  3.69 \n8MHz  2.31 \nExternal clock (2), \nturn off all \nperipherals  96 MHz  5.07 \n72MHz  4.06 \n48MHz  3.02 \n36MHz  2.46 \n24MHz  1.99 \n16MHz  1.62 \n8MHz  1.31 \n(1) Data was derived from a comprehensive evaluation and is not tested in production.  \n(2) When the external clock is 8MHz and fHCMU >8MHz, it enables PLL.  \n  \n \n Maximum Current Consumption in Stop Mode and Standby Mode  \nSymbol  Parameters  Conditions  Maximum Value(1) \nUnit \nTA=105°C\n VDD=3.6 V  \nIDD Supply \ncurrent in \nstop mode  Regulator in run mode, \nlow-speed and high -speed \ninternal RC oscillators and  \nhigh-speed oscillator OFF(no \nindependent watchdog)  94.19  \nμA Regulator in low -power mode, \nlow-speed and high -speed \ninternal RC oscillators and \nhigh-speed oscillator OFF(no \nindependent watchdog)  79.18  \nSupply \ncurrent in \nstandby \nmode  Low-speed internal RC oscillator \nand independent watchdog ON  17 \nLow-speed internal RC oscillator \nis on, independent watchdog \nOFF 16.82  \nLow-speed internal RC oscillator \nand independent watchdog OFF, \nlow-speed oscillator and RTC \nOFF 15.89  \nIDD_VBAT  Supply \ncurrent in the \nbackup area  Low-speed oscillator and RTC \nON 3.0 \n(1) Data was derived from a comprehensive evaluation and is not tested in production.  \n  \n \nTypical Current Consumption  \nThe microcontroller is under the following conditions:  \n\uf06c All I/O pins are in input mode and are connected to a static level –VDD or VSS (no load).  \n\uf06c All peripherals are turned off unless otherwise stated.  \n\uf06c The access time of flash is adjusted to the frequency f HCMU (0~24MHz -0 wait cycles, \n24~48MHz -1 wait cycle, 48~72MHz -2 wait cycles,96MHz -3 wait cycles).  \n\uf06c The instruction prefetch function is turned on (hint: this setting must be made before the \nclock setting and bus division).  \nWhen the peripheral is turned on: f pCMU 1 = fHCMU/2\nfpCMU2  = fHCMU.  \n Run-mode current consumption, code with data processing running from internal Flash  \nSymbol  Parameter  fHCMU Typical Value(1) \nUnit  TA=25°C,V DD=3.3V  \nExternal clock(2), \nenables all \nperipherals   External clock (2), \nturn off all \nperipherals  \nIDD Supply current \nin operation \nmode  96 MHz  30.94  19.37  \nmA 72MHz  25.47  17.22  \n48MHz  19.35  14.08  \n36MHz  14.95  10.67  \n24MHz  11.17  8.32 \n16MHz  7.72 6.01 \n8MHz  4.25 3.28 \n(1) Data was derived from comprehensive evaluation and is not tested in production.  \n(2) When the external clock is 8MHz and fHCMU >8MHz, it enables PLL.  \n  \n \n Run-mode current consumption, code with data processing running from internal RAM  \nSymbol  Parameter  fHCMU Typical Value(1) \nUnit  TA=25°C,VDD=3.3V  \nExternal \nclock(2), \nenables all \nperipherals   External clock (2), \nturn off all \nperipherals  \nIDD Supply current \nin operation \nmode  96 MHz  27.53  16.42  \nmA 72MHz  20.78  12.51  \n48MHz  14.43  8.74 \n36MHz  11.02  6.61 \n24MHz  7.65 4.68 \n16MHz  5.36 3.37 \n8MHz  3.08 3.10 \n(1) Data was derived from comprehensive evaluation and is not tested in production.  \n(2) When the external clock is 8MHz and fHCMU >8MHz, it enables PLL.  \n  \n \n Typical current consumption in sleep mode, code running from Flash or RAM  \nSymbol  Parameter  fHCMU Typical Value(1) \nUnit  TA=25°C,VDD=3.3V  \nExternal \nclock(2), \nenables all \nperipherals   External clock (2), \nturn off all \nperipherals  \nIDD Supply current \nin sleep mode  96 MHz  17.18  5.16 \nmA 72MHz  13.03  3.92 \n48MHz  9.11 2.88 \n36MHz  7.06 2.36 \n24MHz  5.01 1.85 \n16MHz  3.67 1.52 \n8MHz  2.25 1.19 \n(1) Data was derived from comprehensive evaluation and is not tested in production.  \n(2) When the external clock is 8MHz and f HCMU >8MHz, it enables PLL.  \n  \n \n Typical current Consumption in Stop Mode and Standby Mode  \nSymbol  Parameters  Conditions  Typical Value\n TA =25°C\n  \nUnit VDD \n=2.4 V  VDD \n=3.3 V  VDD \n=3.6 V  \nIDD Supply current \nin stop mode  Regulator in run mode, low -speed \nand high -speed internal RC \noscillators and high-speed \noscillator OFF(no independent \nwatchdog)  22.68  24.02  24.22  \nμA Regulator in low -power mode, \nlow-speed and high -speed \ninternal RC oscillators and \nhigh-speed oscillator OFF(no \nindependent watchdog)  10.91  11.88  11.93  \nSupply current \nin standby \nmode  Low-speed internal RC oscillator \nand independent watchdog ON  3.61 5.0 5.49 \nLow-speed internal RC oscillator \nis on, independent watchdog OFF  3.51 4.86 5.32 \nLow-speed internal RC oscillator \nand independent watchdog OFF, \nlow-speed oscillator and RTC \nOFF 2.91 3.95 4.30 \nIDD_VBAT  Supply current \nin the backup \narea Low-speed oscillator and RTC \nON 1.1 1.4 1.4 \n(1) Data was derived from a comprehensive evaluation and is not tested in production  \n5.3.4.  External Clock Source Features  \nHigh -speed External Clock Generated From Crystal/Ceramic Resonator   \nThe high -speed external(HSE) clock can be supplied with a 4 to 6MHz crystal \\ceramic \nresonator oscillator. All the information given in this paragraph are based on characterization \nresults  obtained with typical external components specified in Table 25. In the application, the \nresonator and the load capacitors have to be placed as closed as possible to the oscillator \npins in order to minimize output distortion and startup stabilization time . For detailed \nparameters (frequency, package, accuracy, etc.) of the crystal resonator, please consult the \ncorresponding manufacturer.  \n HSE 4~16MHz Oscillator Features(1)(2)  \n \nSymbol  Parameters  Conditions  Minimum \nValue  Typical \nValue  Maximum \nValue  Unit \nfOSC_IN  Oscillator Frequency:   4 8 16 MHz \nRF Feedback Resistance    300  kΩ \nCL1& \nCL2(3) Recommended load \ncapacitance and \ncorresponding crystal \nserial impedance (RS) \n(4) RS = 30k Ω  30  pF \ni2 HSE drive current  VDD=3.3V\nVIN=VSS \n30pF load    1.1 mA \ntSU(HSE)(5) Startup TMRe  VDD is stable   1.33  ms \n(1) The features parameters of the resonator are given by the crystal/ceramic resonator \nmanufacturer.  \n(2) It is derived from a comprehensive evaluation and is not tested in production.  \n(3) For C L1 and C L2, it is recommended to  use high quality ceramic capacitors (typically) \nbetween 5pF and 25pF for high frequency applications. Select the capacitor value to meet \nthe requirements of the crystal or resonator. Usually C L1 and C L2 have the same parameters. \nCrystal manufacturers typi cally give the parameters of the load capacitance in a serial \ncombination of C L1 and C L2. When selecting C L1 and C L2, the capacitive reactance of the \nPCB and MCU pins should be taken into account (the pin and PCB capacitance can be \nroughly esTMRated at 10p F).  \n(4) Relatively low RF resistance provides protection against problems caused by changes in \nleakage and bias conditions when used in wet conditions. However, if the MCU is used in a \nharsh wet environment, this factor needs to be taken into account when des igning.  \n(5) tSU(HSE)  is the start -up time measured from the moment it is enabled (by software) to a \nstabilized 8 MHz oscillation is reached. This value is measured using a standard crystal \nresonator, which may vary greatly depending on the crystal manufacture r. \n \nFigure 12.  Typical application of 8MHz crystal oscillator  \n \nLow-speed External Clock Generated From the Crystal/Ceramic Resonator  \nThe low -speed external(LSE) clock can be supplied with a 32.768kHz crystal \\ceramic \nresonator oscillator. All the information given in this paragraph are based on characterization \nresults obtained with typical external components specified in table 26.In th e application, the \nresonator and load capacitors have to be placed as close as possible to the oscillator pins in \norder to minimize output distortion and startup stabilization time. For detailed parameters \n(frequency, package, accuracy, etc.) of the crysta l resonator, please consult the \ncorresponding manufacturer.  \n LSE Oscillator Features (fLSE =32.768KHz) (1) \nSymbol  Parameters  Conditions  Minimum \nValue  Typical \nValue  Maximum \nValue  Unit \nfOSC_IN  Oscillator frequency    32.768   KHz \nRF Feedback Resistance    7  MΩ \nCL1 & C L2(2) Recommended load \ncapacitance and \ncorresponding crystal \nserial impedance ( RS) \n(3) RS = 30k Ω   15 pF \ni2 LSE drive current  VDD = 3.3V, \nVIN=VSS   1.4 μA \ntSU(LSE)(4) Start TMRe  VDD is stable   2.75  s \n(1) Data was derived from a comprehensive evaluation and is not tested in production.  \n(2) See the tips and warnings section below this table.  \n(3) Use a high quality oscillator with a small R S value (such as MSIV -TIN32.768kHz) to optimize \n\n \ncurrent consumption. Please consult the crystal manufacturer for details.  \n(4) tSU(HSE)  is the start -up time measured from the moment it is enabled (by software) to a \nstabilized 8 MHz oscillation is reached. This value is measured using a standard crystal \nresonator, which may vary greatly depending on the crystal manufacturer  \nTip: For C L1 and C L2, it is recommended to use a high quality ceramic capacitor between 5pF \nand 15pF and select the capacitance value to meet the requirements of the crystal or resonator. \nUsually C L1 and C L2 have the same parameters. Crystal manufacturers typically give the \nparameters of the load capacitance in a serial combination of C L1 and C L2. Load capacitance CL \nhas the following formula:CL - CL1 x C L2/( C L1 + C L2) + C stray where C stray is the pin capacitance \nand board or trace PCB -related capacitance, Typically, it is between 2 pF and 7 pF.  \nWarning:  To avoid exceeding the maximum value of C L1 and C L2 (15 pF) it is strongly \nrecommended to use a resonator with a load capacitance CL ≤7pF. Never use a resonator with a \nload capacitance of 12.5 pF.  \nExample: if you choose a resonator with a load capacitance of CL=6 pF, and C stray = 2 pF, then C L1= C L2 \n=8 pF  \nFigure 13.  Typical application of 32.768MHz crystal oscillator  \n \n5.3.5.  Internal Clock Source Features  \nHigh Speed Internal (HSI) RC Oscillator Tes  \n HSI Oscillator Features(1)  \nSymbol  Parameters  Conditions  Minimum \nValue  Typical \nValue  Maximu\nm Value  Unit \nfHSI Frequency    8  MHz \nACC HSI HSI oscillator \naccuracy  Factory \ncalibration  TA=-25° C  \nVDD = 3.3V  1  1 % \n\n \nTA=-40~105° C  \nVDD = 2-3.6V -2.63  3.56 % \nTA =25° C  \nVDD = 2-3.6V -0.88  3.28 % \nUser \ncalibration   -1  1  \ntSU(HSI)  HSI oscillator \nstartup TMRe  VDD = 3.3V T A =-40~105° C  1.73  2.12 μs \nIDD(HSI)  HSI oscillator power \nconsumption  VDD = 3.6V T A =-40~105° C     μA \n(1) Data was derived from a comprehensive evaluation and is not tested in production  \n \nLow Speed Internal (LSI) RC Oscillator Test  \n LSI Oscillator Features (1)  \nSymbol  Parameters  Minimum \nValue  Typical \nValue  Maximum \nValue  Unit \nfLSI Frequency (V DD = 2-3.6V\n TA = \n-40~105°C)  41 40 50 KHz \ntSU(LSI)  LSI oscillator startup TMRe  \n (VDD = 3.3V\n TA = -40~105°C)    39 μs \nIDD(LSI)  LSI oscillator power consumption  \n (VDD = 3.6V\n TA = -40~105°C)   1 1.5 μA \n1\nData was derived from a comprehensive evaluation and is not tested in production.  \n \nWake Up TMRe in Low Power Mode  \nThe TMRe values in the table are all a wake -up clock source from an 8MHz HSI RC oscillator \nand measured during its wake -up phase. The wake -up clock source is deteremined by current \nworking mode:  \n\uf06c Stop or standby mode: the clock source is the RC oscillator  \n\uf06c Sleep mode: the clock source is the clock set when entering sleep mode   \n Wake Up TMRe in Low Power Mode  \nSymbol  Parameters  Typical \nValue  Unit \ntWUSLEEP(1) Wake up from sleep mode  1.2 μs \ntWUSTOP(1) Wake up from stop mode (regulator is in running -mode)  3.6 μs \n \nWake -up from stop mode (regulator is low power mode)  6 \ntWUSTDBY(1) Wake -up from standby mode  32 μs \n(1) The wakeup TMRes are measured from the wakeup event to the point in which the user \napplication code  reads the first instruction  \n5.3.6.  PLL Features  \n PLL Features  \nSymbol  Parameters  Value  \nUnit Minimu\nm Value  Typical \nValue  Maximu\nm Value \n(1) \nfPLL_IN  PLL Input clock  (2) 2 8 25 MHz \nInput Clock Duty Cycle  40  60 % \nfPLL_OUT  PLL multiplier output clock  \n(VDD = 3.3V\n TA = -40~105°C\n  16  96 MHz \ntLOCK PLL lock TMRe    130 μs \n(1) Data was derived from a comprehensive evaluation and is not tested in production.  \n(2) Note that the appropriate multiplication factor is used so that the PLL input clock frequency \nis consistent with the range determined by f PLL_OUT . \n  \n \n5.3.7.  Memory Features  \nFLASH Memory  \n FLASH Memory Features (1)  \nSymbol  Parameters  Conditions  Minimum \nValue  Typical \nValue  Maximum \nValue  Unit \ntprog 16-bit \nprogramming \nTMRe  TA = -40~105° C  \nVDD=2.4~3.6V  17.8 18.6 19.5 μs \ntERASE  Page (1K bytes) \nerase TMRe  TA = -40~105° C  \nVDD=2.4~3.6V  1.34 1.42 1.51 ms \ntME Whole erase \nTMRe  TA = 25° C  \n VDD=3.3V    6.5 ms \nVprog Programmable \nvoltage  TA = -40~105° C  2.0 3.3 3.6 V \n(1) Data was  derived from a comprehensive evaluation and is not tested in production  \n FLASH Memory Life and Data Retention Period  \nSymbol  Parameters  Conditions  Minimum \nValue  Typical \nValue  Maximum \nValue  Unit \nNEND Number of \nerase cycles  TA =-40~85℃ 100   Thousand \nTMRes  \ncycle  \ntRET Data Retention \nPeriod  TA = 55° C  20   Years  \n(1) Data was derived from a comprehensive evaluation and is not tested in production  \n5.3.8.  I/O Ports Features  \nInput/Output Static Features  \n I/O Static Features (Test conditions V CC=2.7-3.6V, T A = -40~105° C)  \nSymbol  Parameters  Conditions  Minimum \nValue  Typical  \nValue  Maximum \nValue  Unit \nVIL Low level input voltage  \nTTL port  -0.5  0.8 \nV VIH Standard I/O pin, input high level \nvoltage  2  VDD+0.5 \nFT I/O pin(1), input high level \nvoltage  2  5.5 \nVIL Input low level voltage  CMOS port  -0.5  0.3V DD \n \nSymbol  Parameters  Conditions  Minimum \nValue  Typical  \nValue  Maximum \nValue  Unit \nVIH Input high level voltage  0.7V DD  VDD+0.5 \nVhys Standard I/O Schmitt trigger \nvoltage hysteresis(2)) \n 150   mV \nFT I/O Schmitt trigger voltage \nhysteresis(2) 5%V DD   mV \n \nIlkg Input leakage current(3) VSS ≤ V IN ≤ VDD \nStandard I/O port    ±1 \nμA \nVIN = 5V\n  \nI/O FT    1 \nRPU Weak pull -up equivalent \nresistance(4) VIN = V SS 32 40 49 kΩ \nRPD Weak pull -down equivalent \nresistance (4) VIN = V DD 32 40 49 kΩ \nCIO I/O pin capacitance    5  pF \n(1) FT = 5V tolerant. To withstand voltages above V DD +0.3, the internal pull -up or pull -down \nresistors must be turned off.  \n(2) The hysteresis voltage of the Schmitt trigger switch level is derived from a comprehensive \nevaluation and is not tested in production.  \n(3) If there is reverse current sinking on adjacent pins, the leakage current may be higher than \nthe maximum.  \n(4) The pull -up resistor is designed to be implemented as a true resistor in series with a \ncontrollable PMOS/NMOS switch  \nOutput Drive Current Test  \nThe GPIO (General Purpose Input/Ou tput Port) can sink or output up to ±8mA and can sink up to \n±20mA ( VOL/VOH reduction). In user applications, the number of I/Os capable of driving current \nmust be limited so that the current consumed cannot exceed the absolute maximum rating:  \n\uf06c The sum of t he currents sourced by all the I/O on V DD, plus the maximum Run consumption \nof the MCU sourced on V DD, cannot exceed the absolute maximum rating I VDD. \n\uf06c The sum of the currents sunk by all the I/O on V SS, plus the maximum Run consumption of \nthe MCU sunk on V SS, cannot exceed the absolute maximum rating I VSS. \nOutput Voltage Test  \n Output Voltage Features (test conditions V CC=2.7-3.6V, TA = -40~105° C ) \nSymbol  Parameters  Conditions  Minimum Maximum Unit \n \nValue  Value  \nVOL(1) Output low level, when 8 pins \nsimultaneously  sink current  TTL port,  IIO = +8mA  \n2.7V < VDD < 3.6V   0.4 \nV \nVOH(2) Output high level, when 8 pins \nsimultaneously output current  VDD -0.4  \nVOL(1) Output low level, when 8 pins \nsimultaneously sink current  CMOS port, IIO = +8mA  \n2.7V < VDD < 3.6V   0.4 \nV \nVOH(2) Output high level, when 8 pins \nsimultaneously output current  2.4  \nVOL(1)(3) Output low level, when 8 pins \nsimultaneously sink current  IIO = +20mA  \n2.7V < VDD < 3.6V   1.3 \nV \nVOH(2)(3) Output high level, when 8 pins \nsimultaneously output current  VDD -1.3(4)  \n(1) The current I IO absorbed by I/O must always follow the absolute maximum rating \nrequirements, while the sum of the I IO s (all I/O and control pins) must not exceed I VSS. \n(2) The current I IO of the I/O output must always follow the absolute maximum rating \nrequirements, while the sum of the I IO s (all I/O and control pins) must not exceed I VDD. \n(3) Data was derived from a comprehensive evaluation and is not tested in production.  \n(4) The driving capabi lity of PC13 -15 is not included in this item. The other PC port \nspecifications are in the voltage range of 3.3V < V DD < 3.6V.  \nInput and Output AC Features (T A = 25°C)  \n Input and Output AC Features  \nMODEx[1:0]  \nConfiguratio\nn Symbol  Parameters  Conditions  Minimu m \nvalue  Maximum \nvalue  Unit \n10 \n(2MHz)  fmax(IO)out  Max frequency(2) CL = 50 pF, V DD = \n2~3.6V   2 MHz \ntf(IO)out Output high to low \nfall TMRe  CL = 50 pF, V DD = \n2~3.6V   50(3) \nns \ntr (IO)out Output low to high \nrise TMRe   50(3) \n01 \n(10MHz)  fmax(IO)out  Max frequency(2) CL = 50 pF, V DD = \n2~3.6V   10 MHz \ntf(IO)out  Output high to low \nfall TMRe  CL = 50 pF, V DD = \n2~3.6V   24(3) \nns \ntr (IO)out Output low to high  23 \n \nMODEx[1:0]  \nConfiguratio\nn Symbol  Parameters  Conditions  Minimu m \nvalue  Maximum \nvalue  Unit \nrise TMRe  \n11 \n(50MHz)  fmax(IO)out  Max frequency(2) CL = 30 pF, V DD = \n2.7~3.6V   48 MHz \ntf(IO)out  Output high to low \nfall TMRe  CL = 30 pF, V DD = \n2.7~3.6V   7(3) \nns \ntr (IO)out Output low to high \nrise TMRe   5(3) \n(1) The speed of the I/O port can be configured by MODEx[1:0].  \n(2) The maximum frequency is defined in the figure below.  \n(3) It is guaranteed from design and is not tested n production  \nFigure 14.  Input and Output AC Features Definition  \n \n  \n \n5.3.9.  NRST Pins Features  \nThe NRST pin input driver is implemented in a CMOS process that is connected to a \npermanent pull -up resistor, R PU\n \n NRST NRST Pin Features (Test condition V CC=3.3V,T A = -40~105° C\n  \nSymbol  Parameters  Conditions  Minimum \nValue  Typical \nValue  Maxim\num \nValue  Unit \nVIL(NRST)(1) NRST input low level \nvoltage   -0.5  0.8 \nV \nVIH(NRST)(1) NRST input high level \nvoltage   2  VDD+0.5 \nVhys(NRST)  NRST Schmitt trigger \nvoltage hysteresis    300  mV \nRPU Weak pull -up equivalent \nresistance(2)  VIN = VSS 32 40 49 kΩ \n(1) Data is guaranteed from design, and is not tested in production.  \n(2) The pull -up resistor is implemented by a pure resistor in series  with a turn -off PMOS/NMOS \ntransistor. The PMOS/NMOS switch has a small resistance  \n5.3.10.  Communication Interface  \nI2C Interface Features  \n I2C Interface Features (Test conditions V DD = 3.3V\n TA = 25° C\n  \nSymbol  Parameters  Standard  I2C(1) Fast I2C(1) (2) \nUnit Minimum \nValue  Maximum \nValue  Minimum \nValue  Maximum \nValue  \ntw(SCLL)  SCL clock low TMRe  5.05  1.72  \nμs \ntw(SCLH)  SCL clock high TMRe  4.94  0.77  \ntsu(SDA)  SDA setup TMRe  4532   1216   \n \n \n \nns th(SDA)  SDA hold TMRe  0(3) 503 0(4) 459(3) \ntr(SDA)  \ntr(SCL)  Rise TMRe for SDA and \nSCL  197  190 \ntf(SDA)  \ntf(SCL)  Fall TMRe for SDA and SCL   8  9.8 \nth(STA)  Start condition hold TMRe  4.97  0.82  \nμs \ntsu(STA)  Repeated start condition 4.93  0.81  \n \nSymbol  Parameters  Standard  I2C(1) Fast I2C(1) (2) \nUnit Minimum \nValue  Maximum \nValue  Minimum \nValue  Maximum \nValue  \nsetup TMRe  \ntsu(STO)  Stop condition setup TMRe  4.91  0.82  μs \ntw(STO:STA)  Stop to Start condition \nTMRe (bus free)  5.27  4.02  μs \n(1) It is guaranteed from design, and is not tested in production.  \n(2) For the bit to reach the maximum frequency of the standard mode I2C, fPCMU1 must be \ngreater than 2MHz. To achieve the maximum frequency of fast mode I2C, fPCMU1 must be \ngreater than 4MHz.  \n(3) If you do not want to stretch the low TMRe of the SCL signal, the maximum hold TMRe of \nthe start condition must be met.  \n(4) In order to cross the undefined area of the falling edge of SCL, the SDA signal mus t be \nguaranteed to have a hold TMRe of at least 300 ns inside the MCU.  \nFigure 15.  Bus AC Waveform and Measurement Circuit (1) \n \n(1) Measured points are done at CMOS levels: 0.3 V DD and 0.7 V DD. \n  \n \nSPI Interface Features  \n SPI Features (V DD= 3.3V\n TA =25° C)  \nSymbol  Parameters  Conditions  Minimu\nm Value  Maximum \nValue  Unit \nfSCK \n1/tc(SCK)  SPI Clock Frequency  Master mode   18 \nMHz \nSlave Mode   18 \ntr(SCK)  \ntf(SCK) SPI clock rise and fall \nTMRes  Load capacitance: C=30pF   7.1 ns \ntsu(NSS) (2) NSS setup TMRe  Slave mode f PCMU = 36MHz  111.4   ns \nth(NSS) (2) NSS hold TMRe  Slave mode f PCMU = 36MHz  55.6  ns \ntw(SCKH)(2) \ntw(SCKL)(2) SCK high and low TMRe  Master mode, f PCMU = 36MHz\n  \npresc=4  55.1 55.9 ns \ntsu(MI)(2) \ntsu(SI)(2) Data input setup TMRe  Master mode  10.9  \nns \nSlave mode  21.3  \nth(MI)(2) \nth(SI)(2) Data input hold TMRe  Master Mode  35  \nns \nSlave Mode  25  \nta(SO)(2)(3) Data output access \nTMRe  Slave mode, f PCLK  = 20MHz  6.5 8.7 \nns \ntdis(SO)(2)(4) Data output disable \nTMRe  Slave mode  12  \nns \ntv(SO)(2)(1) Data  output valid TMRe  Slave mode (after enable \nedge)   19.3 ns \ntv(MO)(2)(1) Data output valid TMRe  Master mode (after enable \nedge)   7.6 ns \nth(SO)(2) \nData output hold TMRe  Slave mode (after enable \nedge)  10.7  \nns \nth(MO)(2) Master mode (after enable \nedge)  2  \n(1) The SPI1 feature of the remap needs further determination.  \n(2) It is derived from calculation and is not tested in production.  \n(3) The minimum value represents the minimum TMRe to drive the output, and the maximum \nvalue represents the maximum TMRe at which the data is valid.  \n(4) The minimum value represents the minimum TMRe to turn off the output, and the maximum \nvalue represents the maximum TMRe to place the data line in a high impedance state.  \n \nFigure 16.  TMRing Diagram - Slave Mode and CPHA=0  \nNSS Input\nMOSI InputMISO \nOutputCPHA=0\nCPOL=0\nCPHA=0\nCPOL=1\nMSB OUT BIT 6~1 OUT LSB OUT\nLSB IN MSB IN BIT 6~! IN\nth(SI)th(NSS) tc(SCK)\ntr(SCK)tf(SCK)tdls(SO) th(SO) tV(SO)ta(SO)\ntSU(SI)tSU(NSS)\nth(SCKH)\ntW(SCKL)\nSCK Input\n \nFigure 17.  SPI TMRing Diagram - Slave Mode and CPHA=0  \nNSS Input\nMISO \nOutputCPHA=1\nCPOL=0\nCPHA=1\nMSB out BIT 6~1 OUT LSB OUT\nLSB IN Msb in BIT 6~1 INtc(SCK)\nth(SI) tSU(SI)th(NSS)\nMOSI InputCPOL=1\nSCK InputtSU(NSS)\ntW(SCKH)\ntW(SCKL)\nta(SO)tV(SO)th(SO)tf(SCK)tr(SCK)\ntdls(SO)\n \n(1) The measured points are done at CMOS levels:0.3V DD and 0.7V DD\n \n \nFigure 18.  SPI TMRing Diagram - Master Mode(3)  \nHigh\nNSS input\nMOSI \noutputMISO input MSB IN\nMSB OUTBIT 6~1 IN LSB IN\nLSB OUT BIT 6~1 OUTCPHA=0CPOL=0\nCPHA=0CPOL=1\nCPHA=1CPOL=0\nCPHA=1CPOL=1tc(SCK)\nth(MI)\ntv(MO)th(MO)SCK input\nSCK input tW(SCKH)\ntW(SCKL)tSU(MI)tr(SCK)\ntf(SCK)\n \n(1) The measured points are done at CMOS levels: 0.3V DD and 0 .7V DD\n \nUSBD Interface Features  \n USB DC Characteristics  \nSymbol  Parameter  Conditions  Minimum \nValue\n1\n Maximum \nValue\n1\n Unit \nInput levels  \nVDD USB operating \nvoltage \n2\n  3.0\n3\n 3.6 V \nVDI\n4\n Differential input \nsensitivity  I\nUSBDP\n USBDM\n  0.2  \nV VCM\n4\n Differential \ncommon mode \nthreshold  Include V DI range  0.8 2.5 \nVSE\n4\n Single ended \nreceiver threshold   1.3 2.0 \nOutput levels  \nVOL Static output level \nlow RL of 1.5k Ωto 3.6V\n5\n  0.3 \nV \nVOH Static output level \nhigh RL of 1.5k Ωto V SS\n5\n 2.8 3.6 \n(1) All the voltages are measured from the local ground potential.  \n \n(2) In order to be compatible with USB2.0 full -speed electrical specification, USBDP (D +) pin \nmust pass a 1.5 k Ω resistor connected to the voltage from 3.0 V to 3.6 V.  \n(3) The function of APM32F103xx can be guaranteed at 2.7V without the electrical \ncharacteristics of degradation in 2.7~ 3.0v voltage range.  \n(4) Guaranteed by comprehensive evaluation and is not tested in production.  \n(5) RL is the load connected on the USB drivers.  \nFigure 19.  USB TMRing: Definition of Data Signal Rise and Fall TMRes  \n \n USB Full -speed Electrical Characteristics   \nSymbol  Parameters  Conditions  Minimum \nValue  Maximum \nValue  Unit \ntr Rise TMRe  CL = 50pF  4.6 9.3 ns \ntf Fall TMRe  CL = 50pF  5.2 10.9 ns \ntrfm Rise&fall TMRes \nmatch  tr / tf 71 97 % \nVCRS Crossover voltage of \noutput signal   1.60 2.17 V \n \n5.3.11.  12-bit ADC Features  \n ADC Features (V DD= 2.4 -3.6V\n T A =-40~105° C)  \nSymbol  Parameters  Conditions  Minimum \nValue  Typical \nValue  Maximum \nValue  Unit \nVDDA Power supply   2.4  3.6 V \nVREF+ Positive reference \nvoltage   2.4  VDDA V \nIVREF Current on VREF+ input pin    260 484 μA \n\n \nSymbol  Parameters  Conditions  Minimum \nValue  Typical \nValue  Maximum \nValue  Unit \nfADC ADC clock frequency   0.6  14 MHz \nfS Sampling rate   0.05  1 MHz \nVAIN Conversion voltage range   0  VREF+ V \ntCAL Calibration TMRe  fADC = 14MHz  5.9 μs \n 83 1/fADC \nRADC Sampling resistor   1 kΩ \nCADC Sample and hold \ncapacitor   2 Pf \ntS Sampling TMRe  fADC = \n14MHz  0.107   17.1 μs \n 1.5  239.5  1/fADC \ntCONV Total conversion TMRe \n(includes sampling \nTMRe)  fADC = \n14MHz  1  18 μs \n 14~252(t S for sampling + 12.5 for \nsuccessive approximation)  1/fADC \n(1) Guaranteed by comprehensive evaluation and is not tested in production.  \n(2) Cparasitic  must be added to CAIN. It represents the capacitance of the PCB (dependent on \nsoldering and  PCB layout quality) plus the pad capacitance (3 pF). A high C parasitic  value \nwill downgrade conversion accuracy. To remedy this, f ADC should be reduced.  \nFigure 20.  Typical application of ADC  \n12-bit\nConverterSample and hold \nADC converter\nRADC(1)\nCADC(1)VDD\nVT\nVTIL±1μA\nCparasiticVAINRAIN(1)\n0.6V0.6V\nAINx\nParasitic\nCapacotor\n \nThe formula for calculating the maximum external input impedance is as follows\n  \nFormula 1: formula of maximum R AIN \nRAIN< 𝑇𝑆\n𝑓𝐴𝐷𝐶   \n 𝐶𝐴𝐷𝐶\n ln(2𝑁+2) -RADC  \n \nfADC=14MHZ, C ADC=12PF( Table 41 ), R ADC=1kΩ(Table 41 ). Under the requirement of 0.25LSB \nsampling error accuracy, the relation between T S and R AIN is shown in the following table:  \n Maximum R AIN at f ADC=14MHz\n1\n \nTS\n cycle\n  tS\nμs\n Maximum R AIN\n kΩ\n \n1.5 0.11 4.5 \n7.5 0.54 26.6 \n13.5 0.96 48.7 \n28.5 2.04 103.9  \n41.5 2.96 151.7  \n55.5 3.96 203.2  \n(1) Data is guaranteed from design and is not tested in production.  \n ADC Accuracy  \nSymbol  Parameter  Conditions  Typical \nvalue  Maximum \nvalue(3) Unit  \nET Total error  \nfPCMU2 =56MHz,  \nfADC=14MHz,R AIN<10K Ω, \nVDDA=2.4~3.6V,T A=-40~105℃ \nMeasurement was made after \nthe ADC calibration  ±2.5 ±5.5 \nLSB Eo Offset error  ±2.1 ±3.5 \nEG Gain error  ±2.0 ±4 \nED Differential \nlinearity error  ±1.5 ±2.5 \nEL Integral \nlinearity error  ±1.8 ±3 \n(1) DC accuracy value of ADC is measured after internal calibration  \n(2) ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the \nstandard analog input pins should be avoided as this significantly reduces the accuracy of \nthe conversion  being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to standard analog pins which may potentially inject negative \ncurrent.   \nAny positive injection current within the limits specified for I INJ(PIN)  and I INJ(P IN) in Section \n5.3.3 2 does not affect the ADC accuracy.  \n(3) Guaranteed by comprehensive evaluation and is not tested in production.  \n \n  \n \nFigure 21.  ADC Accuracy  Characteristics  \n4093 1 2 3 4 5 6 7 4094409540967\n123456409340944095\n(2)\n(1)(3)EG\nET\nEL\nEDEO\n1 LSB IDEAL\nVDDA\n0\nVSSA[1LSBIDEAL=          (Or           ，Depending on)]VREF+\n4096 4096VDDA\n \n5.3.12.  Temperature Sensor Features  \n Temperature Sensor Features  \nSymbol  Parameters  Minimum \nValue  Typical \nValue  Maximum \nValue  Unit \nAvg_Slope(1) Average slope   \n(VDD = 3.3V,  TA = -40~105°C)  4.1 4.2 4.5 mV/º C  \nV25 Voltage at 25ºC (V DD =2.4-3.6V)  1.38 1.41 1.44 V \ntSTART(2) Setup TMRe  4  10 μs \nTS_temp(2) (3) ADC sampling TMRe when reading the \ntemperature    17.1 μs \n(1) Data is guaranteed by analysis on features, and is not tested in production.  \n(2) Data is guaranteed from design, and is not tested in production.  \n(3) The shortest sampling TMRe can be determined by the application through multiple \niterations.  \n5.3.13.  EMC Features  \nSensitivity tests are sampled for testing during a comprehensive evaluation on the product.  \nElectromagnetic Sensitivity (EMS)  \nWhen running a simple application (controlling 2 LEDs flashing through the I/O port), the test \nsample is spurious electromagnetic interference until an error occurs, and LED flashing indicates \n \nan error. The test complies with IEC61000 -4-4 standard.  \n EMS Features  \nSymbol  Parameters  Conditions  Level  \nVFESD Voltage limits to be applied on any I/O \npin to induce a functional disturbance.  VDD = 3.3V\n TA = +25 °C\n  \nfHCMU = 72MHz, complies with \nIEC 61000 -4-2  2B \nVEFTB Fast transit voltage burst limits to be \napplied through 100 pF on  VDD and VSS \npins to induce a functional disturbance.  VDD = 3.3V\n TA = +25 °C\n  \nfHCMU = 72MHz, complies with \nIEC 61000 -4-4  2B \nElectromagnetic Interference (EMI)  \nMonitor the electromagnetic field emitted by the chip while running a simple application (flashing \n2 LEDs through the I/O port). This emission test complies with the SAE J1752/3 standard, which \nspecifies the load on the test board and pins.  \n EMI Features  \nSymbol  Parameters  Conditions  Detection \nfrequency band  Maximum value  \n(fHSE/fHCMU ) Unit \n8/36MHz  8/96MHz  \nSEMI  Peak  VDD = 3.3V\n TA = \n+25 °C, LQFP100 \npackage  30-230MHz  PASS  PASS \ndBμV \n130MHz -1GHz  PASS  PASS \n \n  \n \n6. Packaging Information  \n6.1. LQFP100 Package Diagram  \nFigure 22.  LQFP100 Package Diagram  \n \n(1) Drawing is not to scale.  \n(2) The inside of the pad on the back is not connected to V SS or V DD. \n(3) There is a pad on the bottom of the QPN package that should be soldered to the PCB.  \n(4) All pins should be soldered to the PCB.   \n\n \n LQFP100 Package Data  \nDIMENSION LIST(FOOTPRINT: 2.00)  \nS/N SYM  DIMENDIONS  REMARKS  \n1 A MAX. 1.60  OVERALL HEIGHT  \n2 A1 0.1±0.05  STANDOFF  \n3 A2 1.40±0.05  PKG THICKNESS  \n4 D 16.00±0.20  LEAD TIP TO TIP  \n5 D1 14.00±0.10  PKG LENGTH  \n6 E 16.00±0.20  LEAD TIP TO TIP  \n7 E1 14.00±0.10  PKG WDTH  \n8 L 0.60±0.15  FOOT LENGTH  \n9 L1 1.00 REF  LEAD LENGTH  \n10 T 0.15 LEAD THICKNESS  \n11 T1 0.127±0.03  LEAD BASE METAL THICKNESS  \n12 a 0°~7°  FOOT ANGLE  \n13 b 0.22±0.02  LEAD WIDTH  \n14 b1 0.20±0.03  LEAD BASE METAL WIDTH  \n15 e 0.50 BASE  LEAD PITCH  \n16 H(REF.)  (12.00)  CUM. LEAD PITCH  \n17 aaa 0.2 PROFILE OF LEAD TIPS  \n18 bbb 0.2 PROFILE OF MOLD SURFACE  \n19 ccc 0.08 FOOT COPLANARITY  \n20 ddd 0.08 FOOT POSITION  \n(1) Dimensions in millimeters  \n \nFigure 23.  LQFP100 -100 pins,14x14mm welding Layout proposal  \n \n1.Dimensions in millimeters\n  \nFigure 24.  LQFP100 -100 pin,14x14mm package identification diagram  \n \n  \n\n \n6.2. LQFP64 Package Diagram  \nFigure 25.  LQFP64 Package Diagram  \n \n(1) Drawing is not to scale.  \n(2) The inside of the pad on the back is not connected to VSS or VDD.  \n(3) There is a pad on the bottom of the QPN package that should be soldered to the PCB.  \n(4) All pins should be soldered to the PCB.   \n\n \n LQFP64 Package Data  \nDIMENSION LIST(FOOTPRINT: 2.00)  \nS/N SYM  DIMENDIONS  REMARKS  \n1 A MAX. 1.600  OVERALL HEIGHT  \n2 A1 0.100±0.050  STANDOFF  \n3 A2 1.400±0.050  PKG THICKNESS  \n4 D 12.000±0.200  LEAD TIP TO TIP  \n5 D1 10.000±0.100  PKG LENGTH  \n6 E 12.000±0.200  LEAD TIP TO TIP  \n7 E1 10.000±0.100  PKG WDTH  \n8 L 0.600±0.150  FOOT LENGTH  \n9 L1 1.000 REF  LEAD LENGTH  \n10 T 0.150  LEAD THICKNESS  \n11 T1 0.127±0.030  LEAD BASE METAL THICKNESS  \n12 a 0°~7°  FOOT ANGLE  \n13 b 0.220±0.050  LEAD WIDTH  \n14 b1 0.200±0.030  LEAD BASE METAL WIDTH  \n15 e 0.500 BASE  LEAD PITCH  \n16 H(REF.)  (7.500)  CUM. LEAD PITCH  \n17 aaa 0.2 PROFILE OF LEAD TIPS  \n18 bbb 0.2 PROFILE OF MOLD SURFACE  \n19 ccc 0.08 FOOT COPLANARITY  \n20 ddd 0.08 FOOT POSITION  \n(1) Dimensions in millimeters\n  \n  \n\n \nFigure 26.  LQFP64 -64 pin,10x10mm welding Layout proposal  \n \n(1) Dimensions in millimeters\n  \n \nFigure 27.  LQFP64 -64 pin,10x10mm package identification diagram  \n \n \n\n6.3. LQFP48 Package Diagram  \nFigure 28.  LQFP48 Package Diagram  \n \n \n(1) Drawing is not to scale.  \n(2) The inside of the pad on the back is not connected to VSS or VDD.  \n(3) There is a pad on the bottom of the QPN package that should be soldered to the PCB.  \n(4) All pins should be soldered to the PCB.   \n\n LQFP Package Data  \nDIMENSION LIST(FOOTPRINT: 2.00)  \nS/N SYM  DIMENDIONS  REMARKS  \n1 A MAX. 1.60  OVERALL HEIGHT  \n2 A1 0.1±0.05  STANDOFF  \n3 A2 1.40±0.05  PKG THICKNESS  \n4 D 9.00±0.20  LEAD TIP TO TIP  \n5 D1 7.00±0.10  PKG LENGTH  \n6 E 9.00±0.20  LEAD TIP TO TIP  \n7 E1 7.00±0.10  PKG WDTH  \n8 L 0.60±0.15  FOOT LENGTH  \n9 L1 1.00 REF  LEAD LENGTH  \n10 T 0.15 LEAD THICKNESS  \n11 T1 0.127±0.03  LEAD BASE METAL THICKNESS  \n12 a 0°~7°  FOOT ANGLE  \n13 b 0.22±0.02  LEAD WIDTH  \n14 b1 0.20±0.03  LEAD BASE METAL WIDTH  \n15 e 0.50 BASE  LEAD PITCH  \n16 H(REF.)  (5.50)  CUM. LEAD PITCH  \n17 aaa 0.2 PROFILE OF LEAD TIPS  \n18 bbb 0.2 PROFILE OF MOLD SURFACE  \n19 ccc 0.08 FOOT COPLANARITY  \n20 ddd 0.08 FOOT POSITION  \n(1) dimensions in millimeters\n  \nFigure 29.   LQFP48 -48 pin,7x7mm welding Layout proposal  \n \n(1) Dimensions in millimeters\n  \n \nFigure 30.  LQFP48 -48 pin,7x7mm identification diagram  \n \n  \n\n6.4. QFN36 Package Diagram  \nFigure 31.  QFN36 Package Diagram  \n \n(1) Drawing is not to scale.  \n(2) The inside of the pad on the back is not connected to V SS or V DD. \n(3) There is a pad on the bottom of the QPN package that should be soldered to the PCB.  \n(4) All pins should be soldered to the PCB.   \n\n QFN36 Package Data  \n SYMBOL  MIN NOD  MAX  \nTOTAL THCKNESS  A 0.8 0.85 0.9 \nSTANO OFF  A1 0 0.02 0.05 \nMOLO THCKNESS  A2 --- 0.65 --- \nL/F THCKNESS  A3 0.203REF  \nLEAD WIDTH  b 0.2 0.25 0.3 \nBOOY SIZE  X D 6 BSC  \nY E 6 BSC  \nLEAD PITCH  e 0.5 BSC \nEP SIZE  X D2 4.05 4.15 4.25 \nY E2 4.05 4.15 4.25 \nLEAD LENGTH  L 0.45 0.55 0.65 \nLEAD TIP TO EXPOSE PAD \nEDGE  k 0.375 REF  \nPACKAGE EOGE TOLERANCE  aaa 0.1 \nMOLD FLATNESS  ccc 0.1 \nCOPLANARITY  eee 0.08 \nLEAD OFFSET  bbb 0.1 \nEXPOSED PAD OFFSET  fff 0.1 \n(1) dimensions in millimeters\n  \nFigure 32.   QFN36 pin, 6 x 6mm Welding Layout Proposal  \n \n(1) Dimensions in millimeters\n  \nFigure 33.  QFP36 pin, 6x6mm identification diagram  \n \n  \n\n7. Ordering Information  \n \n  \n Ordering Information Table  \nOder No.  FLASH(KB)  SRAM(KB)  Package  Temperature range  \nAPM32F103T4U6  16 6 QFN36  industrial level -40℃~85℃ \nAPM32F103T6U6  32 10 QFN36  industrial level -40℃~85℃ \nAPM32F103T8U6  64 20 QFN36  industrial level -40℃~85℃ \nAPM32F103TBU6  128 20 QFN36  industrial level -40℃~85℃ \nAPM32F103C4T6  16 6 LQFP48  industrial level -40℃~85℃ \nAPM32F103C6T6  32 10 LQFP48  industrial level -40℃~85℃ \nAPM32F103C8T6  64 20 LQFP48  industrial level -40℃~85℃ \nAPM32F103CBT6  128 20 LQFP48  industrial level -40℃~85℃ \nAPM32F103R4T6  16 6 LQFP64  industrial level -40℃~85℃ \nAPM32F103R6T6  32 10 LQFP64  industrial level -40℃~85℃ \nAPM32F103R8T6  64 20 LQFP64  industrial level -40℃~85℃ \nAPM32F103RBT6  128 20 LQFP64  industrial level -40℃~85℃ \nAPM32F103V8T6  64 20 LQFP100  industrial level -40℃~85℃ \nAPM32F103VBT6  128 20 LQFP100  industrial level -40℃~85℃ \nAPM32F102C4T6  16 6 LQFP48  industrial level -40℃~85℃ \nAPM32F102C6T6  32 10 LQFP48  industrial level -40℃~85℃ \nAPM32F102C8T6  64 20 LQFP48  industrial level -40℃~85℃ \nAPM32F102CBT6  128 20 LQFP48  industrial level -40℃~85℃ \nAPM32F102R4T6  16 6 LQFP64  industrial level -40℃~85℃ \nAPM32F102R6T6  32 10 LQFP64  industrial level -40℃~85℃ \nAPM32F102R8T6  64 20 LQFP64  industrial level -40℃~85℃ \nAPM32F102RBT6  128 20 LQFP64  industrial level -40℃~85℃ \nAPM32F101T4U6  16 6 QFN36  industrial level -40℃~85℃ \nAPM32F101T6U6  32 10 QFN36  industrial level -40℃~85℃ \nAPM32F101T8U6  64 20 QFN36  industrial level -40℃~85℃ \nAPM32F101TBU6  128 20 QFN36  industrial level -40℃~85℃ \nAPM32F101C4T6  16 6 LQFP48  industrial level -40℃~85℃ \nAPM32F101C6T6  32 10 LQFP48  industrial level  -40℃~85℃ \nAPM32F101C8T6  64 20 LQFP48  industrial level -40℃~85℃ \nAPM32F101CBT6  128 20 LQFP48  industrial level -40℃~85℃ \nAPM32F101R4T6  16 6 LQFP64  industrial level -40℃~85℃ \nAPM32F101R6T6  32 10 LQFP64  industrial level -40℃~85℃ \nAPM32F101R8T6  64 20 LQFP64  industrial level -40℃~85℃ \nAPM32F101RBT6  128 20 LQFP64  industrial level -40℃~85℃ \nAPM32F101V8T6  64 20 LQFP100  industrial level -40℃~85℃ \nOder No.  FLASH(KB)  SRAM(KB)  Package  Temperature range  \nAPM32F101VBT6  128 20 LQFP100  industrial level -40℃~85℃ \n \n8. Package Information  \nFigure 34.  Strip Package Specification Diagram  \n \n\n \nAll pictures are only for reference, appearance depends on products  \n Strip Package Parameters Specification  \nDevice  Package  \nPins  SPQ  Reel \nDiameter  A0 B0 K0 P1 W Pin1  \nType  (mm)  (mm)  (mm)  (mm)  (mm)  (mm)  Quadrant  \nAPM32F103RBT6  LQFP  64 1000  330 12.35  12.35  2.2 16 24 Q1 \nAPM32F102RBT6  LQFP  64 1000  330 12.35  12.35  2.2 16 24 Q1 \nAPM32F101RBT6  LQFP  64 1000  330 12.35  12.35  2.2 16 24 Q1 \nAPM32F103R8T6  LQFP  64 1000  330 12.35  12.35  2.2 16 24 Q1 \nAPM32F102R8T6  LQFP  64 1000  330 12.35  12.35  2.2 16 24 Q1 \nAPM32F101R8T6  LQFP  64 1000  330 12.35  12.35  2.2 16 24 Q1 \nAPM32F103R6T6  LQFP  64 1000  330 12.35  12.35  2.2 16 24 Q1 \nAPM32F102R6T6  LQFP  64 1000  330 12.35  12.35  2.2 16 24 Q1 \nAPM32F101R6T6  LQFP  64 1000  330 12.35  12.35  2.2 16 24 Q1 \nAPM32F103R4T6  LQFP  64 1000  330 12.35  12.35  2.2 16 24 Q1 \nAPM32F102R4T6  LQFP  64 1000  330 12.35  12.35  2.2 16 24 Q1 \nAPM32F101R4T6  LQFP  64 1000  330 12.35  12.35  2.2 16 24 Q1 \nAPM32F103CBT6  LQFP  48 2000  330 9.3 9.3 2.2 12 16 Q1 \nAPM32F102CBT6  LQFP  48 2000  330 9.3 9.3 2.2 12 16 Q1 \nAPM32F101CBT6  LQFP  48 2000  330 9.3 9.3 2.2 12 16 Q1 \nAPM32F103C8T6  LQFP  48 2000  330 9.3 9.3 2.2 12 16 Q1 \nAPM32F102C8T6  LQFP  48 2000  330 9.3 9.3 2.2 12 16 Q1 \nFigure 35.  Tray Package Diagram  \n \nAPM32F101C8T6  LQFP  48 2000  330 9.3 9.3 2.2 12 16 Q1 \nAPM32F103C6T6  LQFP  48 2000  330 9.3 9.3 2.2 12 16 Q1 \nAPM32F102C6T6  LQFP  48 2000  330 9.3 9.3 2.2 12 16 Q1 \nAPM32F101C6T6  LQFP  48 2000  330 9.3 9.3 2.2 12 16 Q1 \nAPM32F103C4T6  LQFP  48 2000  330 9.3 9.3 2.2 12 16 Q1 \nAPM32F102C4T6  LQFP  48 2000  330 9.3 9.3 2.2 12 16 Q1 \nAPM32F101C4T6  LQFP  48 2000  330 9.3 9.3 2.2 12 16 Q1 \nAPM32F103TBU6  UFQFPN  36 2500  330 6.4 6.4 1.4 8 16 Q1 \nAPM32F101TBU6  UFQFPN  36 2500  330 6.4 6.4 1.4 8 16 Q1 \nAPM32F103T8U6  UFQFPN  36 2500  330 6.4 6.4 1.4 8 16 Q1 \nAPM32F101T8U6  UFQFPN  36 2500  330 6.4 6.4 1.4 8 16 Q1 \nAPM32F103T6U6  UFQFPN  36 2500  330 6.4 6.4 1.4 8 16 Q1 \nAPM32F101T6U6  UFQFPN  36 2500  330 6.4 6.4 1.4 8 16 Q1 \nAPM32F103T4U6  UFQFPN  36 2500  330 6.4 6.4 1.4 8 16 Q1 \nAPM32F101T4U6  UFQFPN  36 2500  330 6.4 6.4 1.4 8 16 Q1 \n \nAll the pictures are only for reference, appearance depends on products  \n Tray Package Parameters Specification  \nDevice  Package \nType  Pins  SPQ  X-Dimension  Y-Dimension  X-Pitch  Y-Pitch  Tray \nLength  Tray \nWidth  \n(mm)  (mm)  (mm)  (mm)  (mm)  (mm)  \nAPM32F103VBT6  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F101VBT6  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F103V8T6  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F101V8T6  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F103RBT6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F102RBT6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F101RBT6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F103R8T6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F102R8T6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F101R8T6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F103R6T6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F102R6T6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F101R6T6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F103R4T6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F102R4T6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F101R4T6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F103CBT6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F102CBT6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F101CBT6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F103C8T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F102C8T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F101C8T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F103C6T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F102C6T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F101C6T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F103C4T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F102C4T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \n\nDevice  Package \nType  Pins  SPQ  X-Dimension  Y-Dimension  X-Pitch  Y-Pitch  Tray \nLength  Tray \nWidth  \n(mm)  (mm)  (mm)  (mm)  (mm)  (mm)  \nAPM32F101C4T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F103TBU6  UFQFPN  36 4900  6.2 6.2 8.8 9.2 322.6  135.9  \nAPM32F101TBU6  UFQFPN  36 4900  6.2 6.2 8.8 9.2 322.6  135.9  \nAPM32F103T8U6  UFQFPN  36 4900  6.2 6.2 8.8 9.2 322.6  135.9  \nAPM32F101T8U6  UFQFPN  36 4900  6.2 6.2 8.8 9.2 322.6  135.9  \nAPM32F103T6U6  UFQFPN  36 4900  6.2 6.2 8.8 9.2 322.6  135.9  \nAPM32F101T6U6  UFQFPN  36 4900  6.2 6.2 8.8 9.2 322.6  135.9  \nAPM32F103T4U6  UFQFPN  36 4900  6.2 6.2 8.8 9.2 322.6  135.9  \nAPM32F101T4U6  UFQFPN  36 4900  6.2 6.2 8.8 9.2 322.6  135.9  \n \n  \n9. Commonly Used Function Module Denomination  \n Commonly Used Function Module Denomination  \nCommonly Used Function Module Denomination  \nModule Function  short title  \nReset management unit  RMU  \nClock management unit  CMU  \nReset and Clock management unit RCM  \nExternal Interrupt  EINT  \nGeneral Purpose IO  GPIO  \nAlternate Function IO  AFIO  \nWakeup controller  WAKEUP  \nBuzzer  BUZZER  \nIndependent watchdog timer  IWDT  \nWindow watchdog timer  WWDT  \nTimer  TMR  \nCRC Controller  CRC  \nPower management unit  PMU  \nThe banked register  BAKR  \nDMA Controller  DMA  \nanalog -digital converter  ADC  \ndigital -analog converter  DAC  \nReal-time clock  RTC \nExternal storage controller  EMMC  \nSDIO Interface  SDIO  \nUSB Device Controller  USBD  \nController Local Area Network  CAN  \nUSB OTG  OTG  \nEthernet  ETH \nI2C Interface  I2C \nSerial Peripheral Interface  SPI \nUniversal Asynchronous Receiver\n Transmitter  UART  \nUniversal Asynchronous/Synchronous Receiver\n Transmitter  USART  \nFlash memory interface control unit  FMC  \n \n10. Reversion History  \n Document Reversion History  \nDate  Version  Changes  \n2/14/2019  1.0.0  Initial release  \n2/26/2019  1.0.1  Add the notes in Table 8  \n5/6/2019  1.0.2  Voltage was changed from 1.8V to 1.6V  \n1/3/2020  1.0.3  Added electrical characteristics and commonly used function module \ndenomination, and modified the cover  \n1/24/2020  1.0.4  Extracted section 5.3 from section 5.2  \n3/4/2020  1.0.5  Generated section 3.14.2  \n \n \n"}]
!==============================================================================!
### Component Summary: APM32F103C8T6

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 2.0V to 3.6V
  - VBat (Backup Voltage): 1.8V to 3.6V
- **Current Ratings**: 
  - Supply Current (Run Mode): Up to 31.05 mA at 96 MHz
  - Maximum Current Consumption in Sleep Mode: 17.39 mA
  - Maximum Current Consumption in Stop Mode: 94.19 µA
- **Power Consumption**: 
  - Varies with operating mode and frequency; typical values range from 3.54 mA (8 MHz, all peripherals off) to 31.05 mA (96 MHz, all peripherals on).
- **Operating Temperature Range**: 
  - -40°C to +105°C
- **Package Type**: 
  - LQFP48 (48 pins)
- **Special Features**: 
  - ARM® Cortex®-M3 core, up to 96 MHz
  - 128 Kbytes Flash memory, 20 Kbytes SRAM
  - 2 x 12-bit ADCs, 16 input channels
  - Integrated temperature sensor
  - Independent FPU for floating-point operations
  - Multiple communication interfaces (USART, I2C, SPI, USB, CAN)
- **Moisture Sensitive Level**: 
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The APM32F103C8T6 is a 32-bit microcontroller based on the ARM® Cortex®-M3 architecture. It operates at a maximum frequency of 96 MHz and is designed for high-performance applications requiring efficient processing and low power consumption. The microcontroller features a rich set of peripherals, including multiple timers, ADCs, and communication interfaces, making it suitable for a wide range of applications.

#### Typical Applications:
- **Medical Devices**: Used in monitoring and diagnostic equipment.
- **PC Peripherals**: Suitable for devices like keyboards, mice, and other input/output devices.
- **Industrial Control**: Employed in automation systems and control panels.
- **Smart Meters**: Utilized in energy and water metering applications.
- **Household Appliances**: Integrated into smart home devices for enhanced functionality.

This microcontroller is ideal for applications that require a balance of performance, power efficiency, and versatility in interfacing with various sensors and communication protocols.