{"vcs1":{"timestamp_begin":1750455159.274432486, "rt":0.98, "ut":0.44, "st":0.09}}
{"vcselab":{"timestamp_begin":1750455160.356446810, "rt":0.76, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1750455161.191111478, "rt":0.20, "ut":0.13, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750455158.887994897}
{"VCS_COMP_START_TIME": 1750455158.887994897}
{"VCS_COMP_END_TIME": 1750455163.741417255}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2555037}}
{"stitch_vcselab": {"peak_mem": 2555096}}
