# woset-workshop.github.io
<p class=MsoNormalCxSpFirst><b style='mso-bidi-font-weight:normal'><u><span
lang=EN style='font-size:12.0pt;line-height:115%'>Proceedings of Workshop on
Open-Source EDA Technology (WOSET) 2018<o:p></o:p></span></u></b></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;mso-bidi-font-weight:bold'>For inquires, please contact Sherief Reda
(sherief_reda&lt;AT&gt;brown.edu)<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 1: <a href="PDFs/a1.pdf"><span
style='text-decoration:none;text-underline:none'>LGraph: A multilanguage
open-source database</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Rafael Trapani Possignolo, Sheng Hong Wang, Haven
Skinner and Jose Renau<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 2: <a href="PDFs/a2.pdf"><span
style='text-decoration:none;text-underline:none'>OpenPiton: An Emerging
Standard for Open-Source EDA Tool Development</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Jonathan Balkind, Alexey Lavrov, Michael McKeown,
Yaosheng Fu, Tri Nguyen, Mohammad Shahrad, Ang Li, Katie Lim, Yanqi Zhou,
Ting-Jung Chang, Paul Jackson, Adi Fuchs, Samuel Payne, Xiaohua Liang, Matthew
Matl and David Wentzlaff<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 3: <a href="PDFs/a3.pdf"><span
style='text-decoration:none;text-underline:none'>Cpp-Taskflow: Fast Parallel
Programming with Task Dependency Graphs</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Chun-Xun Lin, Tsung-Wei Huang, Guannan Guo and
Martin Wong<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 4: <a href="PDFs/a4.pdf"><span
style='text-decoration:none;text-underline:none'>DATC RDF: An Open Design Flow
from Logic Synthesis to Detailed Routing</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Jinwook Jung, Iris Hui-Ru Jiang, Jianli Chen,
Shih-Ting Lin, Yih-Lang Li, Victor N. Kravets and Gi-Joon Nam<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 5: <a href="PDFs/a5.pdf"><span
style='text-decoration:none;text-underline:none'>Rsyn - A Physical Synthesis
Framework for Research and Education</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Mateus Fogaça, Jucemar Monteiro, Marcelo Johann
and Ricardo Reis<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 6: <a href="PDFs/a6.pdf"><span
style='text-decoration:none;text-underline:none'>An Almost-There, Open-Source
Netlist Through Detailed Routing Tool Chain for FinFET Nodes</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Bangqi Xu, Andrew B. Kahng, Mingyu Woo, Uday
Mallappa, Minsoo Kim, Mateus Fogaça and Ricardo Reis<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 7: <a href="PDFs/a7.pdf"><span
style='text-decoration:none;text-underline:none'>Parallel Tools for
Asynchronous VLSI Systems</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Yi-Shan Lu, Samira Ataei, Jiayuan He, Wenmian
Hua, Sepideh Maleki, Yihang Yang, Martin Burtscher, Keshav Pingali and Rajit
Manohar<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 8: <a href="PDFs/a8.pdf"><span class=GramE><span
style='text-decoration:none;text-underline:none'>ARL:UT’s</span></span><span
style='text-decoration:none;text-underline:none'> Experiences in the Free
Open-Source VLSI EDA Landscape</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Russell Friesenhahn and Johnathan York<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 9: <a href="PDFs/a9.pdf"><span
style='text-decoration:none;text-underline:none'>How to Make Open-Source EDA
Project Sustainable: A Perspective from Industry</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Frank Liu<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 10: <a href="PDFs/a10.pdf"><span
style='text-decoration:none;text-underline:none'>SystemVerilog Productivity
Tools</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>David Fang<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 11: <a href="PDFs/a11.pdf"><span
style='text-decoration:none;text-underline:none'>Invoking and Linking
Generators from Multiple Hardware Languages using CoreIR</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Ross Daly, Leonard Truong and Pat Hanrahan<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 12: <a href="PDFs/a12.pdf"><span
style='text-decoration:none;text-underline:none'>Open-source SoC Workflow in
Cloud V</span></a><span style='mso-tab-count:1'> </span><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Sherief Reda and Mohamed Shalan<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 13: <a href="PDFs/a13.pdf"><span
style='text-decoration:none;text-underline:none'>An Open-Source Python-based
Hardware Generation, Simulation, and Verification Framework</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Shunning Jiang, Christopher Torng and Christopher
Batten<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 14: <a href="PDFs/a14.pdf"><span
style='text-decoration:none;text-underline:none'>An Open Source Code Base for
Digital Circuit Analysis, Simulation, and Modification</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Spencer Millican<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 15: <a href="PDFs/a15.pdf"><span
style='text-decoration:none;text-underline:none'>Xyce: Open Source Simulation
for Large-Scale Circuits</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Jason Verley, Eric Keiter and Heidi Thornquist<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 16: <a href="PDFs/a16.pdf"><span
style='text-decoration:none;text-underline:none'>System-on-chip Scheduling
Benchmarks for New Technologies</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Spencer Millican and Kewal Saluja<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 17: <a href="PDFs/a17.pdf"><span
style='text-decoration:none;text-underline:none'>The EPFL Logic Synthesis
Libraries</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Mathias Soeken, Heinz Riener, Winston Haaswijk,
Eleonora Testa and Giovanni De Micheli<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 18: <a href="PDFs/a18.pdf"><span
style='text-decoration:none;text-underline:none'>Hierarchical Asynchronous
Circuit Kompiler Toolkit</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>David Fang<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 19: <a href="PDFs/a19.pdf"><span
style='text-decoration:none;text-underline:none'>RISC: Recoding Infrastructure
for SystemC, Open Source Framework for Parallel Simulation</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Rainer Doemer, Zhongqi Cheng, Daniel Mendoza and
Ajit Dingankar<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 20: <a href="PDFs/a20.pdf"><span
style='text-decoration:none;text-underline:none'>An EDA Tool for Co-designing
High-Performance Processors and Emerging Cooling Technologies</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Zihao Yuan, Geoffrey Vaartstra, Prachi Shukla,
Mostafa Said, Sherief Reda, Evelyn Wang and Ayse Kivilcim Coskun<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 21: <a href="PDFs/a21.pdf"><span
style='text-decoration:none;text-underline:none'>METRICS 2.0: A
Machine-Learning Based Optimization System for IC Design</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Soheil Hashemi, Andrew Kahng, Sherief Reda and
Mingyu Woo<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 22: <a href="PDFs/a22.pdf"><span
style='text-decoration:none;text-underline:none'>TESTCAD: A Verified Education
Toolset for a Course in Digital Testing</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Spencer Millican and Kewal Saluja<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 23: <a href="PDFs/a23.pdf"><span
style='text-decoration:none;text-underline:none'>OpenTimer 2.0: A
High-performance Timing Analysis Tool for VLSI Systems</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Tsung-Wei Huang, Chun-Xun Lin and Martin Wong<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 24: <a href="PDFs/a24.pdf"><span
style='text-decoration:none;text-underline:none'>Low-Power Design with
Open-Source Hardware: Opportunities and Challenges</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Vaibhav Verma, Xinfei Guo and Mircea Stan<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 25: <a href="PDFs/a25.pdf"><span
style='text-decoration:none;text-underline:none'>Ophidian: <span class=GramE>an</span>
Open-Source Library for Physical Design Research and Teaching</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Renan Netto, Tiago Augusto Fontana, Sheiny Fabre,
Bernardo Ferrari, Vinicius Livramento, Thiago Barbato, João Souto, Chrystian
Guth, Laércio Pilla and José Luís Güntzel<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 26: <a href="PDFs/a26.pdf"><span
style='text-decoration:none;text-underline:none'>OpenMPL: An Open Source Layout
Decomposer</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Qi Sun, Yibo Lin, Iris Hui-Ru Jiang, Bei Yu and
David Z. Pan<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Article 27: <a href="PDFs/a27.pdf"><span
style='text-decoration:none;text-underline:none'>Hammer: Enabling Reusable Physical
Design</span></a><o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><span lang=EN style='font-size:10.0pt;line-height:
115%;font-family:"Verdana",sans-serif;mso-fareast-font-family:Verdana;
mso-bidi-font-family:Verdana'>Edward Wang, Adam Izraelevitz, Colin Schmidt,
Borivoje Nikolić, Elad Alon and Jonathan Bachrach<o:p></o:p></span></p>

<p class=MsoNormalCxSpMiddle><b style='mso-bidi-font-weight:normal'><span
lang=EN style='font-size:12.0pt;line-height:115%;font-family:"Verdana",sans-serif;
mso-fareast-font-family:Verdana;mso-bidi-font-family:Verdana'><o:p>&nbsp;</o:p></span></b></p>

