# ğŸš€ Day 27 â€“ T Flip-Flop

## ğŸ“Œ Objective

To design and simulate a **T (Toggle) Flip-Flop** in Verilog and verify its functionality using a testbench.

---

## ğŸ“ Design Description

* **Inputs:**

  * `T` â†’ Toggle input
  * `clk` â†’ Clock signal
  * `reset` â†’ Active-high reset

* **Output:**

  * `q` â†’ Flip-flop output

### Behavior:

* If `reset = 1` â†’ Output `q = 0`
* If `T = 0` â†’ Output holds its value (`q = q`)
* If `T = 1` â†’ Output toggles (`q = ~q`)

This makes the T Flip-Flop suitable for **counters** and **frequency division**.

---

## ğŸ“‚ Files

* `design.sv` â†’ Verilog code for T Flip-Flop
* `testbench.sv` â†’ Testbench to verify the design
* `TFF.vcd` â†’ Generated waveform file

---

## ğŸ§ª Simulation Steps

1. Compile the design and testbench in **Cadence Xcelium** (EDA Playground).
2. Run the simulation to generate results.
3. Observe toggle behavior in waveform (`TFF.vcd`).

---

## ğŸ“Š Output Observation

* Reset initializes output `q=0`.
* For `T=0` â†’ `q` remains unchanged.
* For `T=1` â†’ `q` toggles at every positive clock edge.
* Continuous toggle produces a **divide-by-2 counter**.

---

## ğŸ”— Resources

* [EDA Playground Link](https://www.edaplayground.com/x/ZgHC)
* [GitHub Repository](https://github.com/mitanshigaur09/verilog)

---

âœ… **Day 27 completed â€“ T Flip-Flop implemented successfully!**
