{
  "design": {
    "design_info": {
      "boundary_crc": "0x9E4BDF8C13FEC615",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../ethernet_io_test.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "Main_0": ""
    },
    "ports": {
      "value_in_0": {
        "direction": "I"
      },
      "value_out_0": {
        "direction": "O"
      },
      "last_val_out_0": {
        "direction": "O"
      },
      "clock_out_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_Main_0_0_clock_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "latch_out_0": {
        "direction": "O"
      },
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "124.615"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "Main_0": {
        "vlnv": "xilinx.com:module_ref:Main:1.0",
        "xci_name": "design_1_Main_0_0",
        "xci_path": "ip\\design_1_Main_0_0\\design_1_Main_0_0.xci",
        "inst_hier_path": "Main_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Main",
          "boundary_crc": "0x0"
        },
        "ports": {
          "value_in": {
            "direction": "I"
          },
          "clock_100_in": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "value_out": {
            "direction": "O"
          },
          "last_val_out": {
            "direction": "O"
          },
          "latch_out": {
            "direction": "O"
          },
          "clock_out": {
            "type": "clk",
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "Main_0_clock_out": {
        "ports": [
          "Main_0/clock_out",
          "clock_out_0"
        ]
      },
      "Main_0_last_val_out": {
        "ports": [
          "Main_0/last_val_out",
          "last_val_out_0"
        ]
      },
      "Main_0_latch_out": {
        "ports": [
          "Main_0/latch_out",
          "latch_out_0"
        ]
      },
      "Main_0_value_out": {
        "ports": [
          "Main_0/value_out",
          "value_out_0"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "Main_0/clock_100_in"
        ]
      },
      "value_in_0_1": {
        "ports": [
          "value_in_0",
          "Main_0/value_in"
        ]
      }
    }
  }
}