<?xml version="1.0" encoding="UTF-8"?>
<entity name="fir_vhdl_import"><interface bustype="wire" clock="simulink_clock" direction="end" name="data_in" reset="simulink_sclr"><port direction="Input" name="data_in" role="wire" vhdl-type="STD_LOGIC_VECTOR" width="16"/></interface><interface bustype="wire" clock="simulink_clock" direction="end" name="simulink_sclr" reset="simulink_sclr"><port direction="Input" name="simulink_sclr" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="simulink_clock" direction="start" name="data_out" reset="simulink_sclr"><port direction="Output" name="data_out" role="wire" vhdl-type="STD_LOGIC_VECTOR" width="33"/></interface><hdl><native hdl-name="fir_vhdl" language="VHDL"/></hdl></entity>