// alu_operation
module alu_operation(
    input [7:0] a,
    input [7:0] b,
    input [7:0] c,
    output reg [8:0] z,z1,z2,z3,z4,z5,z6,z7
    );
	 always@(a or b)
	 begin
		case(c)
			3'd0: z=a+b;
			3'd1: z1=a-b;
			3'd2: z2=a*b;
			3'd3: z3=a<<1;
			3'd4: z4=b<<1;
			3'd5: z5=a&b;
			3'd6: z6=a|b;
			3'd7: z7=a^b;
	   endcase
	 end
endmodule