{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689870429247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689870429256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 11:27:08 2023 " "Processing started: Thu Jul 20 11:27:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689870429256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1689870429256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPI_Choque -c SPI_Choque " "Command: quartus_sta SPI_Choque -c SPI_Choque" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1689870429256 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1689870429442 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SPI_Master 24 " "Ignored 24 assignments for entity \"SPI_Master\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SPI_Master -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SPI_Master -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SPI_Master -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689870429481 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1689870429481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1689870429703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1689870429703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689870429752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689870429752 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1689870430036 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPI_Choque.sdc " "Synopsys Design Constraints File file not found: 'SPI_Choque.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1689870430091 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1689870430091 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689870430092 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.fintx SPI_FSM:FSM\|pr_state.fintx " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.fintx SPI_FSM:FSM\|pr_state.fintx" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689870430092 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_frecuencia:DIVF\|clk_out divisor_frecuencia:DIVF\|clk_out " "create_clock -period 1.000 -name divisor_frecuencia:DIVF\|clk_out divisor_frecuencia:DIVF\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689870430092 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b3 SPI_FSM:FSM\|pr_state.b3 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b3 SPI_FSM:FSM\|pr_state.b3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689870430092 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b2 SPI_FSM:FSM\|pr_state.b2 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b2 SPI_FSM:FSM\|pr_state.b2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689870430092 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b4 SPI_FSM:FSM\|pr_state.b4 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b4 SPI_FSM:FSM\|pr_state.b4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689870430092 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b5 SPI_FSM:FSM\|pr_state.b5 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b5 SPI_FSM:FSM\|pr_state.b5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689870430092 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b0 SPI_FSM:FSM\|pr_state.b0 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b0 SPI_FSM:FSM\|pr_state.b0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689870430092 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b6 SPI_FSM:FSM\|pr_state.b6 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b6 SPI_FSM:FSM\|pr_state.b6" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689870430092 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name muestreador:REQUESTREAD\|clk_out muestreador:REQUESTREAD\|clk_out " "create_clock -period 1.000 -name muestreador:REQUESTREAD\|clk_out muestreador:REQUESTREAD\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689870430092 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b1 SPI_FSM:FSM\|pr_state.b1 " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.b1 SPI_FSM:FSM\|pr_state.b1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689870430092 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.idle SPI_FSM:FSM\|pr_state.idle " "create_clock -period 1.000 -name SPI_FSM:FSM\|pr_state.idle SPI_FSM:FSM\|pr_state.idle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1689870430092 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689870430092 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1689870430094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689870430096 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1689870430097 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1689870430110 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1689870430128 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689870430130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.339 " "Worst-case setup slack is -4.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.339             -65.628 clk  " "   -4.339             -65.628 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.886             -23.140 SPI_FSM:FSM\|pr_state.fintx  " "   -2.886             -23.140 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.556              -9.451 divisor_frecuencia:DIVF\|clk_out  " "   -1.556              -9.451 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.126              -1.126 SPI_FSM:FSM\|pr_state.idle  " "   -1.126              -1.126 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689870430251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk  " "    0.356               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 SPI_FSM:FSM\|pr_state.idle  " "    0.638               0.000 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 divisor_frecuencia:DIVF\|clk_out  " "    0.697               0.000 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.437               0.000 SPI_FSM:FSM\|pr_state.fintx  " "    1.437               0.000 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689870430262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689870430388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689870430489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.896 clk  " "   -3.000             -47.896 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 divisor_frecuencia:DIVF\|clk_out  " "   -1.403             -12.627 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 SPI_FSM:FSM\|pr_state.fintx  " "    0.353               0.000 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 muestreador:REQUESTREAD\|clk_out  " "    0.382               0.000 muestreador:REQUESTREAD\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 SPI_FSM:FSM\|pr_state.idle  " "    0.409               0.000 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 SPI_FSM:FSM\|pr_state.b2  " "    0.416               0.000 SPI_FSM:FSM\|pr_state.b2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 SPI_FSM:FSM\|pr_state.b5  " "    0.426               0.000 SPI_FSM:FSM\|pr_state.b5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 SPI_FSM:FSM\|pr_state.b6  " "    0.426               0.000 SPI_FSM:FSM\|pr_state.b6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 SPI_FSM:FSM\|pr_state.b0  " "    0.479               0.000 SPI_FSM:FSM\|pr_state.b0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 SPI_FSM:FSM\|pr_state.b1  " "    0.479               0.000 SPI_FSM:FSM\|pr_state.b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 SPI_FSM:FSM\|pr_state.b3  " "    0.479               0.000 SPI_FSM:FSM\|pr_state.b3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 SPI_FSM:FSM\|pr_state.b4  " "    0.479               0.000 SPI_FSM:FSM\|pr_state.b4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870430509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689870430509 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689870430527 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1689870430552 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1689870432310 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689870432392 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689870432473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.990 " "Worst-case setup slack is -3.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.990             -57.646 clk  " "   -3.990             -57.646 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.592             -21.237 SPI_FSM:FSM\|pr_state.fintx  " "   -2.592             -21.237 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.538              -9.624 divisor_frecuencia:DIVF\|clk_out  " "   -1.538              -9.624 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.938              -0.938 SPI_FSM:FSM\|pr_state.idle  " "   -0.938              -0.938 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689870432486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clk  " "    0.321               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 divisor_frecuencia:DIVF\|clk_out  " "    0.594               0.000 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 SPI_FSM:FSM\|pr_state.idle  " "    0.597               0.000 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.264               0.000 SPI_FSM:FSM\|pr_state.fintx  " "    1.264               0.000 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689870432499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689870432510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689870432526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.896 clk  " "   -3.000             -47.896 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 divisor_frecuencia:DIVF\|clk_out  " "   -1.403             -12.627 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 SPI_FSM:FSM\|pr_state.fintx  " "    0.396               0.000 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 muestreador:REQUESTREAD\|clk_out  " "    0.401               0.000 muestreador:REQUESTREAD\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 SPI_FSM:FSM\|pr_state.b2  " "    0.421               0.000 SPI_FSM:FSM\|pr_state.b2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 SPI_FSM:FSM\|pr_state.idle  " "    0.423               0.000 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 SPI_FSM:FSM\|pr_state.b5  " "    0.435               0.000 SPI_FSM:FSM\|pr_state.b5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 SPI_FSM:FSM\|pr_state.b6  " "    0.435               0.000 SPI_FSM:FSM\|pr_state.b6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 SPI_FSM:FSM\|pr_state.b0  " "    0.475               0.000 SPI_FSM:FSM\|pr_state.b0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 SPI_FSM:FSM\|pr_state.b1  " "    0.475               0.000 SPI_FSM:FSM\|pr_state.b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 SPI_FSM:FSM\|pr_state.b3  " "    0.475               0.000 SPI_FSM:FSM\|pr_state.b3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 SPI_FSM:FSM\|pr_state.b4  " "    0.475               0.000 SPI_FSM:FSM\|pr_state.b4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689870432537 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689870432556 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689870432757 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1689870432761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.436 " "Worst-case setup slack is -1.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.436             -10.616 clk  " "   -1.436             -10.616 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.091              -6.243 SPI_FSM:FSM\|pr_state.fintx  " "   -1.091              -6.243 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.385              -0.500 divisor_frecuencia:DIVF\|clk_out  " "   -0.385              -0.500 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236              -0.236 SPI_FSM:FSM\|pr_state.idle  " "   -0.236              -0.236 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689870432794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk  " "    0.152               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 SPI_FSM:FSM\|pr_state.idle  " "    0.263               0.000 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 divisor_frecuencia:DIVF\|clk_out  " "    0.281               0.000 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 SPI_FSM:FSM\|pr_state.fintx  " "    0.397               0.000 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689870432807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689870432813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1689870432836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.011 clk  " "   -3.000             -36.011 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 divisor_frecuencia:DIVF\|clk_out  " "   -1.000              -9.000 divisor_frecuencia:DIVF\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 SPI_FSM:FSM\|pr_state.fintx  " "    0.361               0.000 SPI_FSM:FSM\|pr_state.fintx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 muestreador:REQUESTREAD\|clk_out  " "    0.439               0.000 muestreador:REQUESTREAD\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 SPI_FSM:FSM\|pr_state.idle  " "    0.442               0.000 SPI_FSM:FSM\|pr_state.idle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 SPI_FSM:FSM\|pr_state.b2  " "    0.461               0.000 SPI_FSM:FSM\|pr_state.b2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 SPI_FSM:FSM\|pr_state.b5  " "    0.466               0.000 SPI_FSM:FSM\|pr_state.b5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 SPI_FSM:FSM\|pr_state.b6  " "    0.466               0.000 SPI_FSM:FSM\|pr_state.b6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 SPI_FSM:FSM\|pr_state.b0  " "    0.497               0.000 SPI_FSM:FSM\|pr_state.b0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 SPI_FSM:FSM\|pr_state.b1  " "    0.497               0.000 SPI_FSM:FSM\|pr_state.b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 SPI_FSM:FSM\|pr_state.b3  " "    0.497               0.000 SPI_FSM:FSM\|pr_state.b3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 SPI_FSM:FSM\|pr_state.b4  " "    0.497               0.000 SPI_FSM:FSM\|pr_state.b4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689870432848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689870432848 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689870433899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689870433899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689870434109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 11:27:14 2023 " "Processing ended: Thu Jul 20 11:27:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689870434109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689870434109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689870434109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1689870434109 ""}
