Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 14 18:58:46 2024
| Host         : DESKTOP-JBTK6O5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           42 |
| No           | No                    | Yes                    |              99 |           33 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |             117 |           35 |
| Yes          | Yes                   | No                     |             112 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                                                                                                             Enable Signal                                                                                                             |                                                                        Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~clk_wiz_0_inst/inst/clk_150MHz |                                                                                                                                                                                                                                       | rst_IBUF                                                                                                                                                      |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_100MHz | hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/hold                                                                                                                                                                        |                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_100MHz | hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/hold                                                                                                                                                                        | hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/bit_stream_inst/hold[6]_i_1_n_0                                                                                  |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_100MHz | hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/E[0]                                                                                                                                                                        | rst_IBUF                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_wiz_0_inst/inst/clk_100MHz | hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/lst0                                                                                                                                                                        | rst_IBUF                                                                                                                                                      |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_100MHz | hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/E[0]                                                                                                                                                                                     | rst_IBUF                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_100MHz | hdmi_ctrl_inst/i2c_stream_inst/dev_reg[7]_i_1_n_0                                                                                                                                                                                     | rst_IBUF                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_100MHz | t[0]_i_1_n_0                                                                                                                                                                                                                          | rst_IBUF                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_174  | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_and_n   |                3 |              9 |         3.00 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_132 | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8_psbram_and_n_2  |                3 |              9 |         3.00 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_139 | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_and_n_1  |                3 |              9 |         3.00 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_135 | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8_psbram_and_n    |                2 |              9 |         4.50 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_136 | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8_psbram_and_n_1  |                3 |              9 |         3.00 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_144 | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_and_n    |                3 |              9 |         3.00 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_151 | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_7_psbram_and_n    |                4 |              9 |         2.25 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_152 | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_7_psbram_and_n_1  |                6 |              9 |         1.50 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_120 | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_and_n_1 |                5 |              9 |         1.80 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_119 | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_and_n_2 |                3 |              9 |         3.00 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_121 | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_10_psbram_and_n  |                7 |              9 |         1.29 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_127 | hdmi_ctrl_inst/hdmi_stream_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11_psbram_and_n   |                5 |              9 |         1.80 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/hm_cnt                                                                                                                                                                                                | rst_IBUF                                                                                                                                                      |                2 |             10 |         5.00 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/vm_cnt[9]_i_1_n_0                                                                                                                                                                                     | rst_IBUF                                                                                                                                                      |                3 |             10 |         3.33 |
|  clk_wiz_0_inst/inst/clk_100MHz | hdmi_ctrl_inst/i2c_stream_inst/i2c_base_inst/i2c_bus_inst/bus_idle                                                                                                                                                                    | rst_IBUF                                                                                                                                                      |                6 |             13 |         2.17 |
|  clk_wiz_0_inst/inst/clk_150MHz | hdmi_ctrl_inst/hdmi_stream_inst/v_cnt[15]_i_1_n_0                                                                                                                                                                                     | rst_IBUF                                                                                                                                                      |                6 |             16 |         2.67 |
|  clk_wiz_0_inst/inst/clk_150MHz |                                                                                                                                                                                                                                       | rst_IBUF                                                                                                                                                      |                7 |             22 |         3.14 |
|  clk_wiz_0_inst/inst/clk_100MHz | y[0]_i_1_n_0                                                                                                                                                                                                                          | rst_IBUF                                                                                                                                                      |                8 |             32 |         4.00 |
|  clk_wiz_0_inst/inst/clk_150MHz |                                                                                                                                                                                                                                       |                                                                                                                                                               |               21 |             37 |         1.76 |
|  clk_wiz_0_inst/inst/clk_100MHz |                                                                                                                                                                                                                                       |                                                                                                                                                               |               21 |             45 |         2.14 |
|  clk_wiz_0_inst/inst/clk_100MHz |                                                                                                                                                                                                                                       | rst_IBUF                                                                                                                                                      |               25 |             76 |         3.04 |
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


