
@article{asanovicInstructionSetsShould2014,
  title = {Instruction Sets Should Be Free: {{The}} Case for Risc-v},
  shorttitle = {Instruction Sets Should Be Free},
  author = {Asanovi{\'c}, Krste and Patterson, David A.},
  year = {2014},
  journal = {EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2014-146}
}

@article{chenDiannaoSmallfootprintHighthroughput2014,
  title = {Diannao: {{A}} Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning},
  shorttitle = {Diannao},
  author = {Chen, Tianshi and Du, Zidong and Sun, Ninghui and Wang, Jia and Wu, Chengyong and Chen, Yunji and Temam, Olivier},
  year = {2014},
  volume = {42},
  pages = {269--284},
  file = {/Users/zhouyugan/Zotero/storage/IFFNE2IW/2654822.html},
  journal = {ACM SIGARCH Computer Architecture News},
  number = {1}
}

@article{chenEyerissEnergyefficientReconfigurable2016,
  title = {Eyeriss: {{An}} Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks},
  shorttitle = {Eyeriss},
  author = {Chen, Yu-Hsin and Krishna, Tushar and Emer, Joel S. and Sze, Vivienne},
  year = {2016},
  volume = {52},
  pages = {127--138},
  file = {/Users/zhouyugan/Zotero/storage/3FEUXKB7/7738524.html},
  journal = {IEEE journal of solid-state circuits},
  number = {1}
}

@article{dengYiChongChaoDiGongHaoDeRISCVChuLiQiLiuShuiXianJieGou2019,
  title = {{一种超低功耗的RISC-V处理器流水线结构}},
  author = {邓, 天传 and 胡, 振波},
  year = {2019},
  volume = {45},
  pages = {50--53},
  issn = {0258-7998},
  abstract = {随着通信、芯片技术的高速发展,物联网将会是未来新一代信息技术的重要组成部分,也是促进生活智能化过程的强大动力。在IoT的终端设备应用中,超低功耗的微控制器扮演着不可或缺的角色。基于超低功耗嵌入式应用的设计目标,提出了一种基于RISC-V指令集架构的处理器流水线结构,考虑到功耗和性能的折中要求,采用了以两级按序流水线为主体,辅以其他组件流水线长度可变的流水线结构。并在VCS环境下验证了微控制器的逻辑功能,同时通过SMIC180工艺库在DC环境下完成了综合仿真,得到了微控制器的面积占比报告。最后通过运行跑分程序测试,并与ARM Cortex-M微控制器比较,比较结果表明本作品同样可应用于IoT的低...},
  journal = {电子技术应用},
  language = {中文;},
  number = {06}
}

@article{fangJuanJiShenJingWangLuoDeFPGABingXingJiaSuFangAnSheJi2015,
  title = {{卷积神经网络的FPGA并行加速方案设计}},
  author = {方, 睿 and 刘, 加贺 and 薛, 志辉 and 杨, 广文},
  year = {2015},
  volume = {51},
  pages = {32--36},
  issn = {1002-8331},
  abstract = {根据卷积神经网络的特点,提出了深度流水的FPGA加速方案,设计了卷积层的通用卷积电路。该卷积电路可以在一个时钟周期内获得一个计算结果。理论上,该方案对于MNIST数据集,在28\texttimes{}28个时钟周期内可以获得一幅图片的运算结果。针对网络训练过程的前向传播阶段,在网络结构和数据集相同的情况下,对GPU,FPGA,CPU进行了在计算效率和能耗之间的比较。其中在计算效率方面,50 MHz频率的FPGA就可以相较于GPU实现近5倍的加速,相较于12核的CPU实现8倍的加速。而在功耗方面,该FPGA的实现方案只有GPU版本的26.7\%。},
  journal = {计算机工程与应用},
  language = {中文;},
  number = {08}
}

@inproceedings{farabetCnpFpgabasedProcessor2009,
  title = {Cnp: {{An}} Fpga-Based Processor for Convolutional Networks},
  shorttitle = {Cnp},
  booktitle = {2009 {{International Conference}} on {{Field Programmable Logic}} and {{Applications}}},
  author = {Farabet, Cl{\'e}ment and Poulet, Cyril and Han, Jefferson Y. and LeCun, Yann},
  year = {2009},
  pages = {32--37},
  publisher = {{IEEE}},
  file = {/Users/zhouyugan/Zotero/storage/QXU32UMR/5272559.html}
}

@phdthesis{gaoJiYuShenDuJuanJiShenJingWangLuoDeTuXiangFenLeiFangFaYanJiuJiYingYong2018,
  title = {{基于深度卷积神经网络的图像分类方法研究及应用}},
  author = {高, 震宇},
  year = {2018},
  abstract = {图像分类是计算机视觉技术重要的研究方向,是指通过获取图像的显著特征以实现不同类别划分的图像处理方法。传统的图像分类方法通过特征描述符加分类器的方法来实现,这种方法的准确度很大程度上取决于特征提取的有效性。随着计算机硬件性能、大数据及学习算法的发展,深度学习的方法被广泛应用到图像处理的各个领域。卷积神经网络运用了深度学习的思想,是一种深层前馈神经网络模型,在语音识别、人脸识别、运动分析、医学诊断等多个图像分类领域都表现出很好的性能。卷积神经网络相较于传统的人工神经网络,具有稀疏连接、权值共享等特点。卷积神经网络更好地模拟了视觉神经元响应图像局部信息的特点,使用稀疏连接构建图像的局部感知野,大大降...},
  language = {中文;},
  school = {中国科学技术大学},
  type = {{博士}}
}

@inproceedings{garofaloPULPNNComputingLibrary2019,
  title = {{{PULP}}-{{NN}}: {{A Computing Library}} for {{Quantized Neural Network}} Inference at the Edge on {{RISC}}-{{V Based Parallel Ultra Low Power Clusters}}},
  shorttitle = {{{PULP}}-{{NN}}},
  booktitle = {2019 26th {{IEEE International Conference}} on {{Electronics}}, {{Circuits}} and {{Systems}} ({{ICECS}})},
  author = {Garofalo, Angelo and Rusci, Manuele and Conti, Francesco and Rossi, Davide and Benini, Luca},
  year = {2019},
  month = nov,
  pages = {33--36},
  issn = {null},
  doi = {10.1109/ICECS46596.2019.8965067},
  abstract = {We present PULP-NN, a multicore computing library for a parallel ultra-low-power cluster of RISC-V based processors. The library consists of a set of kernels for Quantized Neural Network (QNN) inference on edge devices, targeting byte and sub-byte data types, down to INT-1. Our software solution exploits the digital signal processing (DSP) extensions available in the PULP RISC-V processors and the cluster's parallelism, improving performance by up to 63\texttimes{} with respect to a baseline implementation on a single RISC-V core implementing the RV32IMC ISA. Using the PULP-NN routines, the inference of a CIFAR-10 QNN model runs in 30\texttimes{} and 19.6\texttimes{} less clock cycles than the current state-of-the-art ARM CMSIS-NN library, running on an STM32L4 and an STM32H7 MCUs, respectively. By running the library kernels on the GAP-8 processor at the maximum efficiency operating point, the energy efficiency on GAP-8 is 14.1\texttimes{} higher than STM32L4 and 39.5\texttimes{} than STM32H7.},
  file = {/Users/zhouyugan/Zotero/storage/Y3ZW4ACA/8965067.html}
}

@inproceedings{liDesignImplementationCNN2019,
  title = {Design and {{Implementation}} of {{CNN Custom Processor Based}} on {{RISC}}-{{V Architecture}}},
  booktitle = {2019 {{IEEE}} 21st {{International Conference}} on {{High Performance Computing}} and {{Communications}}; {{IEEE}} 17th {{International Conference}} on {{Smart City}}; {{IEEE}} 5th {{International Conference}} on {{Data Science}} and {{Systems}} ({{HPCC}}/{{SmartCity}}/{{DSS}})},
  author = {Li, Zhenhao and Hu, Wei and Chen, Shuang},
  year = {2019},
  month = aug,
  pages = {1945--1950},
  issn = {null},
  doi = {10.1109/HPCC/SmartCity/DSS.2019.00268},
  abstract = {With the rapid development of CNN(convolutional neural networks), the traditional CPU platform can not make full use of the parallelism of CNN. We decide to adopt a new and popular processor architecture: the risc-v architecture for experimental design. In this paper, a new convolutional neural network processor is designed based on risc-v architecture. The processor can take advantage of the parallelism of CNN and is more flexible. This paper completely designed a CNN processor based on the risc-v architecture. The processor uses a classic five-stage pipeline structure, and implements instruction buffer memory and data buffer memory, and adds peripherals such as FLASH, SRAM, and SDRAM. And, this paper designed custom instructions. Given the convolution operation frequently occurring in CNN, vector store instruction, vector load instruction, vector addition instruction, and convolution operation instruction are designed to accelerate the execution of the convolution process. The design has passed the simulation experiment. It can not only complete the general instructions but also run the custom instructions. The final simulation test verified the correctness of the design.},
  file = {/Users/zhouyugan/Zotero/storage/A6YHN3PC/8855445.html}
}

@phdthesis{luJiYuFPGADeJuanJiShenJingWangLuoBingXingJieGouYanJiu2013,
  title = {{基于FPGA的卷积神经网络并行结构研究}},
  author = {陆, 志坚},
  year = {2013},
  abstract = {随着集成电路设计和制造工艺的进步，具有高速、高密度可编程逻辑资源的现场可编程门阵列（Field Programmable Gate Array，FPGA）得到了快速发展，单芯片的集成度越来越高。当前主流的FPGA芯片中包含了大量的可编程逻辑资源、可编程互联资源、存储资源，并通过集成DSP硬核支持高性能乘法部件的实现，这些特点使得FPGA成为实现计算密集型应用加速的一种非常重要的选择。在众多的计算密集型应用中，卷积神经网络（Convolutional Neural Network, CNN）作为典型的多层神经网络始终处于研究的核心地位，对其进行深入的研究，在模式识别、科学计算等领域具有重要的理论...},
  language = {中文;},
  school = {哈尔滨工程大学},
  type = {{博士}}
}

@phdthesis{luzhijianJiYuFPGADeJuanJiShenJingWangLuoBingXingJieGouYanJiu2013,
  title = {基于 {{FPGA}} 的卷积神经网络并行结构研究},
  author = {{陆志坚}},
  year = {2013},
  file = {/Users/zhouyugan/Zotero/storage/MM7XQ8SF/CDMD-10217-1014133927.html},
  school = {博士学位论文]. 哈尔滨: 哈尔滨工程大学},
  type = {{{PhD Thesis}}}
}

@phdthesis{maJuYouJuanJiShenJingWangLuoKuoZhanZhiLingDeWeiChuLiQiDeSheJiYuShiXian2018,
  title = {{具有卷积神经网络扩展指令的微处理器的设计与实现}},
  author = {马, 珂},
  year = {2018},
  abstract = {卷积神经网络在计算机视觉、语音识别、图像处理等多个领域有广泛应用。随着卷积神经网络算法的卷积核数和层数不断增加,采用通用处理器进行处理,已经不能满足实时运算的需求。研究卷积神经网络算法特点,设计具有卷积神经网络扩展指令的微处理器,对提高卷积神经网络的运算速度至关重要。论文根据卷积神经网络数据统计结果中60\%的零值神经元数据,使用C语言编写卷积神经网络,并利用MXnet平台测试网络中零值神经元在不同压缩比例下的精确度。同时根据RISC-V指令集扩展规则,将卷积神经网络算法中执行次数较多的操作设计为四条128-bit的自定义指令分别为:卷积操作指令、池化操作指令、数据存储指令和数据加载指令。最后在...},
  language = {中文;},
  school = {西安理工大学},
  type = {{硕士}}
}

@inproceedings{peemenMemorycentricAcceleratorDesign2013,
  title = {Memory-Centric Accelerator Design for Convolutional Neural Networks},
  booktitle = {2013 {{IEEE}} 31st {{International Conference}} on {{Computer Design}} ({{ICCD}})},
  author = {Peemen, Maurice and Setio, Arnaud AA and Mesman, Bart and Corporaal, Henk},
  year = {2013},
  pages = {13--19},
  publisher = {{IEEE}},
  file = {/Users/zhouyugan/Zotero/storage/C5KHDH37/6657019.html}
}

@phdthesis{shengJiYuRISCVJiaGouDeShuangFaSheWeiChuLiQiSheJiYuShiXian2019,
  title = {{基于RISC-V架构的双发射微处理器设计与实现}},
  author = {盛, 启隆},
  year = {2019},
  abstract = {随着嵌入式应用的不断发展,嵌入式微处理器的性能已经受到广泛关注,对于某些特定高效的应用场景,单发射微处理器已经逐渐不能胜任。同时RISC-V作为开源指令集并以其独特的优势已逐渐被广泛采用。因此针对嵌入式应用的特点及问题,开发一款面向嵌入式应用、基于RISC-V架构的双发射微处理器具有重要的价值和意义。通过对嵌入式微处理器性能需求的分析,基于RISC-V架构、采用六级流水结构设计了一款按序发射的双发射微处理器,该微处理器带有分支预测和缓存(Cache),支持RV32IMF指令集。其分支预测采用Gshare预测方案,每个时钟周期都对两条指令进行预测,从而降低分支预测失误率;指令Cache和数据Ca...},
  language = {中文;},
  school = {西安理工大学},
  type = {{硕士}}
}

@article{watermanRISCVInstructionSet2014,
  title = {The {{RISC}}-{{V}} Instruction Set Manual},
  author = {Waterman, Andrew and Lee, Yunsup and Patterson, David and Asanovic, Krste},
  year = {2014},
  volume = {2},
  journal = {Volume I: User-Level ISA', version}
}

@article{yangJiYuARMCortexM3DeSoCXiTongSheJi2019,
  title = {{基于ARM Cortex-M3的SoC系统设计}},
  author = {杨, 斌 and 韩, 瑞欣 and 董, 苏惠},
  year = {2019},
  volume = {26},
  pages = {55--58},
  issn = {1005-5517},
  abstract = {本项目实现了一种基于CM3内核的SoC,并且利用该SoC实现网络数据获取、温度传感器数据获取及数据显示等功能。在Keil上进行软件开发,通过ST-LINK/V2调试器进行调试,调试过程系统运行正常。在Quartus-II上进行Verilog HDL的硬件开发设计,并进行IP核的集成,最后将生成的二进制文件下载到FPGA开发平台。该系统使用AHB总线将CM3内核与片内存储器和GPIO进行连接,使用APB总线连接UART、定时器、看门狗等外设。},
  journal = {电子产品世界},
  language = {中文;},
  number = {02}
}

@phdthesis{yangJiYuRISCVKaiYuanChuLiQiDeJuanJiShenJingWangLuoJiaSuQiSheJiFangFaYanJiu2018,
  title = {{基于RISC-V开源处理器的卷积神经网络加速器设计方法研究}},
  author = {杨, 维科},
  year = {2018},
  abstract = {近年来,随着深度学习的发展,卷积神经网络(Convolutional Neural Network,CNN)的硬件加速逐渐成为了研究的热门问题。可重构的加速器与通用CPU相结合的模式,既有通用性,又有针对具体问题情景的优化,成为一种高效地解决卷积神经网络加速问题的方案。但是,一方面商用CPU的专利授权费日益高昂,另一方面商用CPU与加速器各自的开发流程不兼容,有着开发流程复杂等问题,因此以RISC-V为代表的开源处理器+加速器的模式并结合全自动化设计方法,有助于更高效地进行CNN加速平台设计。为此,本文提出了一种基于RISC-V开源处理器的卷积神经网络加速结构及其硬件设计。本文首先通过对现有加...},
  language = {中文;},
  school = {上海交通大学},
  type = {{硕士}}
}

@article{yuanJiYuPicoRV32KaiYuanChuLiQiDeSOCPingTaiDaJian2019,
  title = {{基于PicoRV32开源处理器的SOC平台搭建}},
  author = {贠, 晨阳 and 苗, 瑞霞},
  year = {2019},
  volume = {42},
  pages = {90--93},
  issn = {1004-373X},
  abstract = {由于现有的处理器架构及IP核存在授权费用高、兼容性差等问题,近两年出现的新型RISC-V架构有着开源、免费等优势,文中基于RISC-V指令集的PicoRV32开源处理器,搭建一个精简SOC硬件平台。通过运行呼吸灯测试程序,验证了该平台的正确性。在Xilinx XCVU440的FPGA开发板下资源显示最高频率为381.2 MHz,LUTs为1 137。可见PicoRV32开源微处理器具有逻辑门数少、跑频高的优点,可被用作FPGA设计和ASIC设计的辅助处理器,具有较高的研究价值和应用前景,并且所设计的平台可适用于其他处理器的SOC搭建及FPGA综合验证。},
  journal = {现代电子技术},
  language = {中文;},
  number = {21}
}

@phdthesis{zhangJiYuRISCVJiaGouDeWuLianWangJieDianSoCYanJiuYuSheJi2019,
  title = {{{基于RISC}}-{{V架构的物联网节点SoC研究与设计}}},
  author = {张, 园园},
  year = {2019},
  school = {南京航空航天大学},
  type = {硕士}
}


