Project Informationc:\users\admin\documents\github\_project-max-pluss\bustest.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 01/28/2023 05:44:52

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

bustest   EP1K50TC144-1    23     16     0    32768     80 %    274      9  %

User Pins:                 23     16     0  



Project Informationc:\users\admin\documents\github\_project-max-pluss\bustest.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|ar:2|4bitregister:41|D:53|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|pc:4|4bitregister:32|D:53|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|ar:2|4bitregister:41|D:52|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|pc:4|4bitregister:32|D:52|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|ar:2|4bitregister:41|D:51|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|pc:4|4bitregister:32|D:51|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|ar:2|4bitregister:41|D:50|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|pc:4|4bitregister:32|D:50|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|ar:2|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|pc:4|4bitregister:31|D:53|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:38|D:53|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|ar:2|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|pc:4|4bitregister:31|D:52|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:38|D:52|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|ar:2|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|pc:4|4bitregister:31|D:51|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:38|D:51|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|ar:2|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|pc:4|4bitregister:31|D:50|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:38|D:50|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|ar:2|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|pc:4|4bitregister:30|D:53|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:37|D:53|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|ar:2|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|pc:4|4bitregister:30|D:52|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:37|D:52|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|ar:2|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|pc:4|4bitregister:30|D:51|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:37|D:51|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|ar:2|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|pc:4|4bitregister:30|D:50|lpm_ff:lpm_ff_component|dffs0' stuck at GND
Warning: Flipflop '|moris_computer:1|tr:12|4bitregister:37|D:50|lpm_ff:lpm_ff_component|dffs0' stuck at GND


Project Informationc:\users\admin\documents\github\_project-max-pluss\bustest.rpt

** EMBEDDED ARRAYS **


|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content: MEMORY (
               width        =   16;
               depth        = 4096;
               segmentsize  = 2048;
               mode         = MEM_FIFO;
         )
         OF SEGMENTS (
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_15,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_14,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_13,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_12,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_11,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_10,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_9,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_8,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_7,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_6,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_5,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_4,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_3,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_2,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_1,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment1_0,		/* This segment is removed by logic synthesis */
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_15,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_14,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_13,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_12,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_11,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_10,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_9,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_8,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_7,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_6,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_5,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_4,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_3,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_2,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_1,
               |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_0
);




Project Informationc:\users\admin\documents\github\_project-max-pluss\bustest.rpt

** FILE HIERARCHY **



|moris_computer:1|
|moris_computer:1|alu:1|
|moris_computer:1|alu:1|alulayer:80|
|moris_computer:1|alu:1|alulayer:80|logiclayer:2|
|moris_computer:1|alu:1|alulayer:80|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:80|mux4x1:3|
|moris_computer:1|alu:1|alulayer:80|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:80|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:80|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:80|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:80|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:1|
|moris_computer:1|alu:1|alulayer:1|logiclayer:2|
|moris_computer:1|alu:1|alulayer:1|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:1|mux4x1:3|
|moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:100|
|moris_computer:1|alu:1|alulayer:100|logiclayer:2|
|moris_computer:1|alu:1|alulayer:100|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:100|mux4x1:3|
|moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:84|
|moris_computer:1|alu:1|alulayer:84|logiclayer:2|
|moris_computer:1|alu:1|alulayer:84|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:84|mux4x1:3|
|moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:88|
|moris_computer:1|alu:1|alulayer:88|logiclayer:2|
|moris_computer:1|alu:1|alulayer:88|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:88|mux4x1:3|
|moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:92|
|moris_computer:1|alu:1|alulayer:92|logiclayer:2|
|moris_computer:1|alu:1|alulayer:92|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:92|mux4x1:3|
|moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:96|
|moris_computer:1|alu:1|alulayer:96|logiclayer:2|
|moris_computer:1|alu:1|alulayer:96|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:96|mux4x1:3|
|moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:104|
|moris_computer:1|alu:1|alulayer:104|logiclayer:2|
|moris_computer:1|alu:1|alulayer:104|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:104|mux4x1:3|
|moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:108|
|moris_computer:1|alu:1|alulayer:108|logiclayer:2|
|moris_computer:1|alu:1|alulayer:108|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:108|mux4x1:3|
|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:64|
|moris_computer:1|alu:1|alulayer:64|logiclayer:2|
|moris_computer:1|alu:1|alulayer:64|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:64|mux4x1:3|
|moris_computer:1|alu:1|alulayer:64|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:64|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:64|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:64|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:69|
|moris_computer:1|alu:1|alulayer:69|logiclayer:2|
|moris_computer:1|alu:1|alulayer:69|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:69|mux4x1:3|
|moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:73|
|moris_computer:1|alu:1|alulayer:73|logiclayer:2|
|moris_computer:1|alu:1|alulayer:73|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:73|mux4x1:3|
|moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:77|
|moris_computer:1|alu:1|alulayer:77|logiclayer:2|
|moris_computer:1|alu:1|alulayer:77|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:77|mux4x1:3|
|moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:23|
|moris_computer:1|alu:1|alulayer:23|logiclayer:2|
|moris_computer:1|alu:1|alulayer:23|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:23|mux4x1:3|
|moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:20|
|moris_computer:1|alu:1|alulayer:20|logiclayer:2|
|moris_computer:1|alu:1|alulayer:20|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:20|mux4x1:3|
|moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|alulayer:15|
|moris_computer:1|alu:1|alulayer:15|logiclayer:2|
|moris_computer:1|alu:1|alulayer:15|logiclayer:2|mux4x1:2|
|moris_computer:1|alu:1|alulayer:15|mux4x1:3|
|moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|
|moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|
|moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|mux4x1:6|
|moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|zero:3|
|moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|zero:3|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|zero:113|
|moris_computer:1|alu:1|zero:113|lpm_constant:lpm_constant_component|
|moris_computer:1|alu:1|zero:114|
|moris_computer:1|alu:1|zero:114|lpm_constant:lpm_constant_component|
|moris_computer:1|ar:2|
|moris_computer:1|ar:2|4bitregister:39|
|moris_computer:1|ar:2|4bitregister:39|ha:58|
|moris_computer:1|ar:2|4bitregister:39|ha:59|
|moris_computer:1|ar:2|4bitregister:39|ha:60|
|moris_computer:1|ar:2|4bitregister:39|ha:61|
|moris_computer:1|ar:2|4bitregister:39|mux2x1:54|
|moris_computer:1|ar:2|4bitregister:39|mux2x1:55|
|moris_computer:1|ar:2|4bitregister:39|mux2x1:56|
|moris_computer:1|ar:2|4bitregister:39|mux2x1:57|
|moris_computer:1|ar:2|4bitregister:39|d:50|
|moris_computer:1|ar:2|4bitregister:39|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|ar:2|4bitregister:39|d:51|
|moris_computer:1|ar:2|4bitregister:39|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|ar:2|4bitregister:39|d:52|
|moris_computer:1|ar:2|4bitregister:39|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|ar:2|4bitregister:39|d:53|
|moris_computer:1|ar:2|4bitregister:39|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|ar:2|4bitregister:40|
|moris_computer:1|ar:2|4bitregister:40|ha:58|
|moris_computer:1|ar:2|4bitregister:40|ha:59|
|moris_computer:1|ar:2|4bitregister:40|ha:60|
|moris_computer:1|ar:2|4bitregister:40|ha:61|
|moris_computer:1|ar:2|4bitregister:40|mux2x1:54|
|moris_computer:1|ar:2|4bitregister:40|mux2x1:55|
|moris_computer:1|ar:2|4bitregister:40|mux2x1:56|
|moris_computer:1|ar:2|4bitregister:40|mux2x1:57|
|moris_computer:1|ar:2|4bitregister:40|d:50|
|moris_computer:1|ar:2|4bitregister:40|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|ar:2|4bitregister:40|d:51|
|moris_computer:1|ar:2|4bitregister:40|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|ar:2|4bitregister:40|d:52|
|moris_computer:1|ar:2|4bitregister:40|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|ar:2|4bitregister:40|d:53|
|moris_computer:1|ar:2|4bitregister:40|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|ar:2|4bitregister:41|
|moris_computer:1|ar:2|4bitregister:41|ha:58|
|moris_computer:1|ar:2|4bitregister:41|ha:59|
|moris_computer:1|ar:2|4bitregister:41|ha:60|
|moris_computer:1|ar:2|4bitregister:41|ha:61|
|moris_computer:1|ar:2|4bitregister:41|mux2x1:54|
|moris_computer:1|ar:2|4bitregister:41|mux2x1:55|
|moris_computer:1|ar:2|4bitregister:41|mux2x1:56|
|moris_computer:1|ar:2|4bitregister:41|mux2x1:57|
|moris_computer:1|ar:2|4bitregister:41|d:50|
|moris_computer:1|ar:2|4bitregister:41|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|ar:2|4bitregister:41|d:51|
|moris_computer:1|ar:2|4bitregister:41|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|ar:2|4bitregister:41|d:52|
|moris_computer:1|ar:2|4bitregister:41|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|ar:2|4bitregister:41|d:53|
|moris_computer:1|ar:2|4bitregister:41|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|pc:4|
|moris_computer:1|pc:4|4bitregister:30|
|moris_computer:1|pc:4|4bitregister:30|ha:58|
|moris_computer:1|pc:4|4bitregister:30|ha:59|
|moris_computer:1|pc:4|4bitregister:30|ha:60|
|moris_computer:1|pc:4|4bitregister:30|ha:61|
|moris_computer:1|pc:4|4bitregister:30|mux2x1:54|
|moris_computer:1|pc:4|4bitregister:30|mux2x1:55|
|moris_computer:1|pc:4|4bitregister:30|mux2x1:56|
|moris_computer:1|pc:4|4bitregister:30|mux2x1:57|
|moris_computer:1|pc:4|4bitregister:30|d:50|
|moris_computer:1|pc:4|4bitregister:30|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|pc:4|4bitregister:30|d:51|
|moris_computer:1|pc:4|4bitregister:30|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|pc:4|4bitregister:30|d:52|
|moris_computer:1|pc:4|4bitregister:30|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|pc:4|4bitregister:30|d:53|
|moris_computer:1|pc:4|4bitregister:30|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|pc:4|4bitregister:31|
|moris_computer:1|pc:4|4bitregister:31|ha:58|
|moris_computer:1|pc:4|4bitregister:31|ha:59|
|moris_computer:1|pc:4|4bitregister:31|ha:60|
|moris_computer:1|pc:4|4bitregister:31|ha:61|
|moris_computer:1|pc:4|4bitregister:31|mux2x1:54|
|moris_computer:1|pc:4|4bitregister:31|mux2x1:55|
|moris_computer:1|pc:4|4bitregister:31|mux2x1:56|
|moris_computer:1|pc:4|4bitregister:31|mux2x1:57|
|moris_computer:1|pc:4|4bitregister:31|d:50|
|moris_computer:1|pc:4|4bitregister:31|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|pc:4|4bitregister:31|d:51|
|moris_computer:1|pc:4|4bitregister:31|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|pc:4|4bitregister:31|d:52|
|moris_computer:1|pc:4|4bitregister:31|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|pc:4|4bitregister:31|d:53|
|moris_computer:1|pc:4|4bitregister:31|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|pc:4|4bitregister:32|
|moris_computer:1|pc:4|4bitregister:32|ha:58|
|moris_computer:1|pc:4|4bitregister:32|ha:59|
|moris_computer:1|pc:4|4bitregister:32|ha:60|
|moris_computer:1|pc:4|4bitregister:32|ha:61|
|moris_computer:1|pc:4|4bitregister:32|mux2x1:54|
|moris_computer:1|pc:4|4bitregister:32|mux2x1:55|
|moris_computer:1|pc:4|4bitregister:32|mux2x1:56|
|moris_computer:1|pc:4|4bitregister:32|mux2x1:57|
|moris_computer:1|pc:4|4bitregister:32|d:50|
|moris_computer:1|pc:4|4bitregister:32|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|pc:4|4bitregister:32|d:51|
|moris_computer:1|pc:4|4bitregister:32|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|pc:4|4bitregister:32|d:52|
|moris_computer:1|pc:4|4bitregister:32|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|pc:4|4bitregister:32|d:53|
|moris_computer:1|pc:4|4bitregister:32|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|
|moris_computer:1|dr:5|4bitregister:1|
|moris_computer:1|dr:5|4bitregister:1|ha:58|
|moris_computer:1|dr:5|4bitregister:1|ha:59|
|moris_computer:1|dr:5|4bitregister:1|ha:60|
|moris_computer:1|dr:5|4bitregister:1|ha:61|
|moris_computer:1|dr:5|4bitregister:1|mux2x1:54|
|moris_computer:1|dr:5|4bitregister:1|mux2x1:55|
|moris_computer:1|dr:5|4bitregister:1|mux2x1:56|
|moris_computer:1|dr:5|4bitregister:1|mux2x1:57|
|moris_computer:1|dr:5|4bitregister:1|d:50|
|moris_computer:1|dr:5|4bitregister:1|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:1|d:51|
|moris_computer:1|dr:5|4bitregister:1|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:1|d:52|
|moris_computer:1|dr:5|4bitregister:1|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:1|d:53|
|moris_computer:1|dr:5|4bitregister:1|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:4|
|moris_computer:1|dr:5|4bitregister:4|ha:58|
|moris_computer:1|dr:5|4bitregister:4|ha:59|
|moris_computer:1|dr:5|4bitregister:4|ha:60|
|moris_computer:1|dr:5|4bitregister:4|ha:61|
|moris_computer:1|dr:5|4bitregister:4|mux2x1:54|
|moris_computer:1|dr:5|4bitregister:4|mux2x1:55|
|moris_computer:1|dr:5|4bitregister:4|mux2x1:56|
|moris_computer:1|dr:5|4bitregister:4|mux2x1:57|
|moris_computer:1|dr:5|4bitregister:4|d:50|
|moris_computer:1|dr:5|4bitregister:4|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:4|d:51|
|moris_computer:1|dr:5|4bitregister:4|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:4|d:52|
|moris_computer:1|dr:5|4bitregister:4|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:4|d:53|
|moris_computer:1|dr:5|4bitregister:4|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:3|
|moris_computer:1|dr:5|4bitregister:3|ha:58|
|moris_computer:1|dr:5|4bitregister:3|ha:59|
|moris_computer:1|dr:5|4bitregister:3|ha:60|
|moris_computer:1|dr:5|4bitregister:3|ha:61|
|moris_computer:1|dr:5|4bitregister:3|mux2x1:54|
|moris_computer:1|dr:5|4bitregister:3|mux2x1:55|
|moris_computer:1|dr:5|4bitregister:3|mux2x1:56|
|moris_computer:1|dr:5|4bitregister:3|mux2x1:57|
|moris_computer:1|dr:5|4bitregister:3|d:50|
|moris_computer:1|dr:5|4bitregister:3|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:3|d:51|
|moris_computer:1|dr:5|4bitregister:3|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:3|d:52|
|moris_computer:1|dr:5|4bitregister:3|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:3|d:53|
|moris_computer:1|dr:5|4bitregister:3|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:2|
|moris_computer:1|dr:5|4bitregister:2|ha:58|
|moris_computer:1|dr:5|4bitregister:2|ha:59|
|moris_computer:1|dr:5|4bitregister:2|ha:60|
|moris_computer:1|dr:5|4bitregister:2|ha:61|
|moris_computer:1|dr:5|4bitregister:2|mux2x1:54|
|moris_computer:1|dr:5|4bitregister:2|mux2x1:55|
|moris_computer:1|dr:5|4bitregister:2|mux2x1:56|
|moris_computer:1|dr:5|4bitregister:2|mux2x1:57|
|moris_computer:1|dr:5|4bitregister:2|d:50|
|moris_computer:1|dr:5|4bitregister:2|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:2|d:51|
|moris_computer:1|dr:5|4bitregister:2|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:2|d:52|
|moris_computer:1|dr:5|4bitregister:2|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|dr:5|4bitregister:2|d:53|
|moris_computer:1|dr:5|4bitregister:2|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|
|moris_computer:1|ac:9|4bitregister:38|
|moris_computer:1|ac:9|4bitregister:38|ha:58|
|moris_computer:1|ac:9|4bitregister:38|ha:59|
|moris_computer:1|ac:9|4bitregister:38|ha:60|
|moris_computer:1|ac:9|4bitregister:38|ha:61|
|moris_computer:1|ac:9|4bitregister:38|mux2x1:54|
|moris_computer:1|ac:9|4bitregister:38|mux2x1:55|
|moris_computer:1|ac:9|4bitregister:38|mux2x1:56|
|moris_computer:1|ac:9|4bitregister:38|mux2x1:57|
|moris_computer:1|ac:9|4bitregister:38|d:50|
|moris_computer:1|ac:9|4bitregister:38|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:38|d:51|
|moris_computer:1|ac:9|4bitregister:38|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:38|d:52|
|moris_computer:1|ac:9|4bitregister:38|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:38|d:53|
|moris_computer:1|ac:9|4bitregister:38|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:39|
|moris_computer:1|ac:9|4bitregister:39|ha:58|
|moris_computer:1|ac:9|4bitregister:39|ha:59|
|moris_computer:1|ac:9|4bitregister:39|ha:60|
|moris_computer:1|ac:9|4bitregister:39|ha:61|
|moris_computer:1|ac:9|4bitregister:39|mux2x1:54|
|moris_computer:1|ac:9|4bitregister:39|mux2x1:55|
|moris_computer:1|ac:9|4bitregister:39|mux2x1:56|
|moris_computer:1|ac:9|4bitregister:39|mux2x1:57|
|moris_computer:1|ac:9|4bitregister:39|d:50|
|moris_computer:1|ac:9|4bitregister:39|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:39|d:51|
|moris_computer:1|ac:9|4bitregister:39|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:39|d:52|
|moris_computer:1|ac:9|4bitregister:39|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:39|d:53|
|moris_computer:1|ac:9|4bitregister:39|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:40|
|moris_computer:1|ac:9|4bitregister:40|ha:58|
|moris_computer:1|ac:9|4bitregister:40|ha:59|
|moris_computer:1|ac:9|4bitregister:40|ha:60|
|moris_computer:1|ac:9|4bitregister:40|ha:61|
|moris_computer:1|ac:9|4bitregister:40|mux2x1:54|
|moris_computer:1|ac:9|4bitregister:40|mux2x1:55|
|moris_computer:1|ac:9|4bitregister:40|mux2x1:56|
|moris_computer:1|ac:9|4bitregister:40|mux2x1:57|
|moris_computer:1|ac:9|4bitregister:40|d:50|
|moris_computer:1|ac:9|4bitregister:40|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:40|d:51|
|moris_computer:1|ac:9|4bitregister:40|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:40|d:52|
|moris_computer:1|ac:9|4bitregister:40|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:40|d:53|
|moris_computer:1|ac:9|4bitregister:40|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:41|
|moris_computer:1|ac:9|4bitregister:41|ha:58|
|moris_computer:1|ac:9|4bitregister:41|ha:59|
|moris_computer:1|ac:9|4bitregister:41|ha:60|
|moris_computer:1|ac:9|4bitregister:41|ha:61|
|moris_computer:1|ac:9|4bitregister:41|mux2x1:54|
|moris_computer:1|ac:9|4bitregister:41|mux2x1:55|
|moris_computer:1|ac:9|4bitregister:41|mux2x1:56|
|moris_computer:1|ac:9|4bitregister:41|mux2x1:57|
|moris_computer:1|ac:9|4bitregister:41|d:50|
|moris_computer:1|ac:9|4bitregister:41|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:41|d:51|
|moris_computer:1|ac:9|4bitregister:41|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:41|d:52|
|moris_computer:1|ac:9|4bitregister:41|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|ac:9|4bitregister:41|d:53|
|moris_computer:1|ac:9|4bitregister:41|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|
|moris_computer:1|ir:10|4bitregister:37|
|moris_computer:1|ir:10|4bitregister:37|ha:58|
|moris_computer:1|ir:10|4bitregister:37|ha:59|
|moris_computer:1|ir:10|4bitregister:37|ha:60|
|moris_computer:1|ir:10|4bitregister:37|ha:61|
|moris_computer:1|ir:10|4bitregister:37|mux2x1:54|
|moris_computer:1|ir:10|4bitregister:37|mux2x1:55|
|moris_computer:1|ir:10|4bitregister:37|mux2x1:56|
|moris_computer:1|ir:10|4bitregister:37|mux2x1:57|
|moris_computer:1|ir:10|4bitregister:37|d:50|
|moris_computer:1|ir:10|4bitregister:37|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:37|d:51|
|moris_computer:1|ir:10|4bitregister:37|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:37|d:52|
|moris_computer:1|ir:10|4bitregister:37|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:37|d:53|
|moris_computer:1|ir:10|4bitregister:37|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:38|
|moris_computer:1|ir:10|4bitregister:38|ha:58|
|moris_computer:1|ir:10|4bitregister:38|ha:59|
|moris_computer:1|ir:10|4bitregister:38|ha:60|
|moris_computer:1|ir:10|4bitregister:38|ha:61|
|moris_computer:1|ir:10|4bitregister:38|mux2x1:54|
|moris_computer:1|ir:10|4bitregister:38|mux2x1:55|
|moris_computer:1|ir:10|4bitregister:38|mux2x1:56|
|moris_computer:1|ir:10|4bitregister:38|mux2x1:57|
|moris_computer:1|ir:10|4bitregister:38|d:50|
|moris_computer:1|ir:10|4bitregister:38|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:38|d:51|
|moris_computer:1|ir:10|4bitregister:38|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:38|d:52|
|moris_computer:1|ir:10|4bitregister:38|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:38|d:53|
|moris_computer:1|ir:10|4bitregister:38|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:39|
|moris_computer:1|ir:10|4bitregister:39|ha:58|
|moris_computer:1|ir:10|4bitregister:39|ha:59|
|moris_computer:1|ir:10|4bitregister:39|ha:60|
|moris_computer:1|ir:10|4bitregister:39|ha:61|
|moris_computer:1|ir:10|4bitregister:39|mux2x1:54|
|moris_computer:1|ir:10|4bitregister:39|mux2x1:55|
|moris_computer:1|ir:10|4bitregister:39|mux2x1:56|
|moris_computer:1|ir:10|4bitregister:39|mux2x1:57|
|moris_computer:1|ir:10|4bitregister:39|d:50|
|moris_computer:1|ir:10|4bitregister:39|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:39|d:51|
|moris_computer:1|ir:10|4bitregister:39|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:39|d:52|
|moris_computer:1|ir:10|4bitregister:39|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:39|d:53|
|moris_computer:1|ir:10|4bitregister:39|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:40|
|moris_computer:1|ir:10|4bitregister:40|ha:58|
|moris_computer:1|ir:10|4bitregister:40|ha:59|
|moris_computer:1|ir:10|4bitregister:40|ha:60|
|moris_computer:1|ir:10|4bitregister:40|ha:61|
|moris_computer:1|ir:10|4bitregister:40|mux2x1:54|
|moris_computer:1|ir:10|4bitregister:40|mux2x1:55|
|moris_computer:1|ir:10|4bitregister:40|mux2x1:56|
|moris_computer:1|ir:10|4bitregister:40|mux2x1:57|
|moris_computer:1|ir:10|4bitregister:40|d:50|
|moris_computer:1|ir:10|4bitregister:40|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:40|d:51|
|moris_computer:1|ir:10|4bitregister:40|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:40|d:52|
|moris_computer:1|ir:10|4bitregister:40|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|4bitregister:40|d:53|
|moris_computer:1|ir:10|4bitregister:40|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|ir:10|zero:41|
|moris_computer:1|ir:10|zero:41|lpm_constant:lpm_constant_component|
|moris_computer:1|tr:12|
|moris_computer:1|tr:12|4bitregister:37|
|moris_computer:1|tr:12|4bitregister:37|ha:58|
|moris_computer:1|tr:12|4bitregister:37|ha:59|
|moris_computer:1|tr:12|4bitregister:37|ha:60|
|moris_computer:1|tr:12|4bitregister:37|ha:61|
|moris_computer:1|tr:12|4bitregister:37|mux2x1:54|
|moris_computer:1|tr:12|4bitregister:37|mux2x1:55|
|moris_computer:1|tr:12|4bitregister:37|mux2x1:56|
|moris_computer:1|tr:12|4bitregister:37|mux2x1:57|
|moris_computer:1|tr:12|4bitregister:37|d:50|
|moris_computer:1|tr:12|4bitregister:37|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:37|d:51|
|moris_computer:1|tr:12|4bitregister:37|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:37|d:52|
|moris_computer:1|tr:12|4bitregister:37|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:37|d:53|
|moris_computer:1|tr:12|4bitregister:37|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:38|
|moris_computer:1|tr:12|4bitregister:38|ha:58|
|moris_computer:1|tr:12|4bitregister:38|ha:59|
|moris_computer:1|tr:12|4bitregister:38|ha:60|
|moris_computer:1|tr:12|4bitregister:38|ha:61|
|moris_computer:1|tr:12|4bitregister:38|mux2x1:54|
|moris_computer:1|tr:12|4bitregister:38|mux2x1:55|
|moris_computer:1|tr:12|4bitregister:38|mux2x1:56|
|moris_computer:1|tr:12|4bitregister:38|mux2x1:57|
|moris_computer:1|tr:12|4bitregister:38|d:50|
|moris_computer:1|tr:12|4bitregister:38|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:38|d:51|
|moris_computer:1|tr:12|4bitregister:38|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:38|d:52|
|moris_computer:1|tr:12|4bitregister:38|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:38|d:53|
|moris_computer:1|tr:12|4bitregister:38|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:39|
|moris_computer:1|tr:12|4bitregister:39|ha:58|
|moris_computer:1|tr:12|4bitregister:39|ha:59|
|moris_computer:1|tr:12|4bitregister:39|ha:60|
|moris_computer:1|tr:12|4bitregister:39|ha:61|
|moris_computer:1|tr:12|4bitregister:39|mux2x1:54|
|moris_computer:1|tr:12|4bitregister:39|mux2x1:55|
|moris_computer:1|tr:12|4bitregister:39|mux2x1:56|
|moris_computer:1|tr:12|4bitregister:39|mux2x1:57|
|moris_computer:1|tr:12|4bitregister:39|d:50|
|moris_computer:1|tr:12|4bitregister:39|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:39|d:51|
|moris_computer:1|tr:12|4bitregister:39|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:39|d:52|
|moris_computer:1|tr:12|4bitregister:39|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:39|d:53|
|moris_computer:1|tr:12|4bitregister:39|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:40|
|moris_computer:1|tr:12|4bitregister:40|ha:58|
|moris_computer:1|tr:12|4bitregister:40|ha:59|
|moris_computer:1|tr:12|4bitregister:40|ha:60|
|moris_computer:1|tr:12|4bitregister:40|ha:61|
|moris_computer:1|tr:12|4bitregister:40|mux2x1:54|
|moris_computer:1|tr:12|4bitregister:40|mux2x1:55|
|moris_computer:1|tr:12|4bitregister:40|mux2x1:56|
|moris_computer:1|tr:12|4bitregister:40|mux2x1:57|
|moris_computer:1|tr:12|4bitregister:40|d:50|
|moris_computer:1|tr:12|4bitregister:40|d:50|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:40|d:51|
|moris_computer:1|tr:12|4bitregister:40|d:51|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:40|d:52|
|moris_computer:1|tr:12|4bitregister:40|d:52|lpm_ff:lpm_ff_component|
|moris_computer:1|tr:12|4bitregister:40|d:53|
|moris_computer:1|tr:12|4bitregister:40|d:53|lpm_ff:lpm_ff_component|
|moris_computer:1|mux8x1:21|
|moris_computer:1|mux8x1:21|mux4x1:13|
|moris_computer:1|mux8x1:21|mux4x1:12|
|moris_computer:1|mux8x1:21|mux2x1:14|
|moris_computer:1|mux8x1:80|
|moris_computer:1|mux8x1:80|mux4x1:13|
|moris_computer:1|mux8x1:80|mux4x1:12|
|moris_computer:1|mux8x1:80|mux2x1:14|
|moris_computer:1|mux8x1:82|
|moris_computer:1|mux8x1:82|mux4x1:13|
|moris_computer:1|mux8x1:82|mux4x1:12|
|moris_computer:1|mux8x1:82|mux2x1:14|
|moris_computer:1|mux8x1:84|
|moris_computer:1|mux8x1:84|mux4x1:13|
|moris_computer:1|mux8x1:84|mux4x1:12|
|moris_computer:1|mux8x1:84|mux2x1:14|
|moris_computer:1|mux8x1:86|
|moris_computer:1|mux8x1:86|mux4x1:13|
|moris_computer:1|mux8x1:86|mux4x1:12|
|moris_computer:1|mux8x1:86|mux2x1:14|
|moris_computer:1|mux8x1:88|
|moris_computer:1|mux8x1:88|mux4x1:13|
|moris_computer:1|mux8x1:88|mux4x1:12|
|moris_computer:1|mux8x1:88|mux2x1:14|
|moris_computer:1|mux8x1:90|
|moris_computer:1|mux8x1:90|mux4x1:13|
|moris_computer:1|mux8x1:90|mux4x1:12|
|moris_computer:1|mux8x1:90|mux2x1:14|
|moris_computer:1|mux8x1:92|
|moris_computer:1|mux8x1:92|mux4x1:13|
|moris_computer:1|mux8x1:92|mux4x1:12|
|moris_computer:1|mux8x1:92|mux2x1:14|
|moris_computer:1|mux8x1:94|
|moris_computer:1|mux8x1:94|mux4x1:13|
|moris_computer:1|mux8x1:94|mux4x1:12|
|moris_computer:1|mux8x1:94|mux2x1:14|
|moris_computer:1|mux8x1:38|
|moris_computer:1|mux8x1:38|mux4x1:13|
|moris_computer:1|mux8x1:38|mux4x1:12|
|moris_computer:1|mux8x1:38|mux2x1:14|
|moris_computer:1|mux8x1:40|
|moris_computer:1|mux8x1:40|mux4x1:13|
|moris_computer:1|mux8x1:40|mux4x1:12|
|moris_computer:1|mux8x1:40|mux2x1:14|
|moris_computer:1|mux8x1:42|
|moris_computer:1|mux8x1:42|mux4x1:13|
|moris_computer:1|mux8x1:42|mux4x1:12|
|moris_computer:1|mux8x1:42|mux2x1:14|
|moris_computer:1|mux8x1:44|
|moris_computer:1|mux8x1:44|mux4x1:13|
|moris_computer:1|mux8x1:44|mux4x1:12|
|moris_computer:1|mux8x1:44|mux2x1:14|
|moris_computer:1|mux8x1:34|
|moris_computer:1|mux8x1:34|mux4x1:13|
|moris_computer:1|mux8x1:34|mux4x1:12|
|moris_computer:1|mux8x1:34|mux2x1:14|
|moris_computer:1|mux8x1:36|
|moris_computer:1|mux8x1:36|mux4x1:13|
|moris_computer:1|mux8x1:36|mux4x1:12|
|moris_computer:1|mux8x1:36|mux2x1:14|
|moris_computer:1|mux8x1:24|
|moris_computer:1|mux8x1:24|mux4x1:13|
|moris_computer:1|mux8x1:24|mux4x1:12|
|moris_computer:1|mux8x1:24|mux2x1:14|
|moris_computer:1|compressor16:22|
|moris_computer:1|compressor16:184|
|moris_computer:1|extractor3:23|
|moris_computer:1|extractor3:81|
|moris_computer:1|extractor3:83|
|moris_computer:1|extractor3:85|
|moris_computer:1|extractor3:87|
|moris_computer:1|extractor3:89|
|moris_computer:1|extractor3:91|
|moris_computer:1|extractor3:93|
|moris_computer:1|extractor3:95|
|moris_computer:1|extractor3:39|
|moris_computer:1|extractor3:41|
|moris_computer:1|extractor3:43|
|moris_computer:1|extractor3:47|
|moris_computer:1|extractor3:35|
|moris_computer:1|extractor3:37|
|moris_computer:1|extractor3:25|
|moris_computer:1|compressor12:96|
|moris_computer:1|extractor16:98|
|moris_computer:1|extractor16:189|
|moris_computer:1|extractor16:188|
|moris_computer:1|extractor16:187|
|moris_computer:1|extractor16:120|
|moris_computer:1|extractor16:108|
|moris_computer:1|extractor16:107|
|moris_computer:1|extractor16:106|
|moris_computer:1|zero:109|
|moris_computer:1|zero:109|lpm_constant:lpm_constant_component|
|moris_computer:1|basic_ram:191|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_decode:wdecoder|altshift:external_latency_ffs|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|altshift:external_latency_ffs|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:117|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:132|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:147|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:162|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:177|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:192|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:207|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:222|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:237|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:252|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:267|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:282|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:297|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:312|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:327|
|moris_computer:1|basic_ram:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|lpm_mux:mux|muxlut:342|
|zero:2|
|zero:2|lpm_constant:lpm_constant_component|
|compressor16:4|
|extractor8:10|


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\bustest.rpt
bustest

***** Logic for device 'bustest' compiled without errors.




Device: EP1K50TC144-1

ACEX 1K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF
    Enable Lock Output                         = OFF

                                              B                                            
                      B                       U   B                           B     B   B  
                      U                       S   U                           U     U   U  
                      S                       _   S                           S     S   S  
                  R R _ R R   R R R R   R R R R   _     A     R R R R R       _ R   _ R _  
                  E E R E E   E E E E   E E E e   R     C     E E E E E   D   R E   S E R  
                  S S e S S   S S S S   S S S s   e V A _ A   S S S S S A R   e S i e S e  
                  E E s E E   E E E E V E E E u   s C L C L   E E E E E C _ V s E n l E s  
                  R R u R R   R R R R C R R R l   u C U l U   R R R R R _ L C u R p e R u  
                  V V l V V G V V V V C V V V t G l I _ e _ G V V V V V I o C l V u c V l  
                  E E t E E N E E E E I E E E 1 N t N S a S N E E E E E N a I t E t t E t  
                  D D 6 D D D D D D D O D D D 2 D 9 T 2 r 3 D D D D D D R d O 4 D 1 1 D 7  
                --------------------------------------------------------------------------_ 
               / 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110   |_ 
              /    143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109    | 
        #TCK |  1                                                                         108 | ^DATA0 
  ^CONF_DONE |  2                                                                         107 | ^DCLK 
       ^nCEO |  3                                                                         106 | ^nCE 
        #TDO |  4                                                                         105 | #TDI 
       VCCIO |  5                                                                         104 | GND 
         GND |  6                                                                         103 | VCCINT 
     ALU_Cin |  7                                                                         102 | input6 
      input2 |  8                                                                         101 | AC_Load 
    RESERVED |  9                                                                         100 | BUS_Result5 
BUS_Result15 | 10                                                                          99 | input7 
    RESERVED | 11                                                                          98 | BUS_Result2 
    RESERVED | 12                                                                          97 | BUS_Result1 
    RESERVED | 13                                                                          96 | RESERVED 
    RESERVED | 14                                                                          95 | BUS_Result14 
         GND | 15                                                                          94 | VCCIO 
      VCCINT | 16                                                                          93 | GND 
    RESERVED | 17                                                                          92 | RESERVED 
    RESERVED | 18                                                                          91 | RESERVED 
    RESERVED | 19                              EP1K50TC144-1                               90 | RESERVED 
    RESERVED | 20                                                                          89 | BUS_Result8 
    RESERVED | 21                                                                          88 | RESERVED 
    RESERVED | 22                                                                          87 | BUS_Result3 
      input3 | 23                                                                          86 | RESERVED 
       VCCIO | 24                                                                          85 | VCCINT 
         GND | 25                                                                          84 | GND 
    RESERVED | 26                                                                          83 | RESERVED 
    RESERVED | 27                                                                          82 | RESERVED 
    RESERVED | 28                                                                          81 | input0 
    RESERVED | 29                                                                          80 | input4 
    RESERVED | 30                                                                          79 | RESERVED 
    RESERVED | 31                                                                          78 | RESERVED 
    RESERVED | 32                                                                          77 | ^MSEL0 
    RESERVED | 33                                                                          76 | ^MSEL1 
        #TMS | 34                                                                          75 | VCCINT 
    ^nSTATUS | 35                                                                          74 | ^nCONFIG 
BUS_Result11 | 36                                                                          73 | BUS_Select0 
             |      38  40  42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  _| 
              \   37  39  41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71   | 
               \--------------------------------------------------------------------------- 
                  i R R G R R R R V R R R R V R G V A c A G G R B V R R D B G D R B B V R  
                  n E E N E E E E C E E E E C E N C L l L N N E U C E E R U N R E U U C E  
                  p S S D S S S S C S S S S C S D C U k U D D S S C S S _ S D _ S S S C S  
                  u E E   E E E E I E E E E I E   _ _   _ _   E _ I E E I _   C E _ _ I E  
                  t R R   R R R R O R R R R N R   C S   S C   R S O R R N R   l R R R O R  
                  5 V V   V V V V   V V V V T V   K 0   1 K   V e   V V R e   e V e e   V  
                    E E   E E E E   E E E E   E   L       L   E l   E E   s   a E s s   E  
                    D D   D D D D   D D D D   D   K       K   D e   D D   u   r D u u   D  
                                                                c         l       l l      
                                                                t         t       t t      
                                                                2         1       0 1      
                                                                          3         0      


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\bustest.rpt
bustest

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A1       8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      12/22( 54%)   
A7       8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
A10      7/ 8( 87%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2       8/22( 36%)   
A11      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/22( 54%)   
A13      4/ 8( 50%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       6/22( 27%)   
A14      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       8/22( 36%)   
A16      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      11/22( 50%)   
A18      6/ 8( 75%)   3/ 8( 37%)   2/ 8( 25%)    1/2    0/2       8/22( 36%)   
A19      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      10/22( 45%)   
A20      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2       6/22( 27%)   
A21      2/ 8( 25%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       5/22( 22%)   
A23      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      14/22( 63%)   
A25      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      11/22( 50%)   
A27      7/ 8( 87%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
A30      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/22( 59%)   
A32      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      14/22( 63%)   
A34      7/ 8( 87%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      11/22( 50%)   
A35      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/22( 59%)   
A36      8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2      12/22( 54%)   
B2       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
B3       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      13/22( 59%)   
B6       7/ 8( 87%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/22( 54%)   
B7       8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2       6/22( 27%)   
B8       5/ 8( 62%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       7/22( 31%)   
B14      5/ 8( 62%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2      10/22( 45%)   
B15      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       3/22( 13%)   
B18      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      14/22( 63%)   
C3       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/22(  4%)   
C5       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      10/22( 45%)   
C6       7/ 8( 87%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      11/22( 50%)   
C7       2/ 8( 25%)   1/ 8( 12%)   2/ 8( 25%)    0/2    0/2       4/22( 18%)   
C8       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/22( 54%)   
C9       8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2      12/22( 54%)   
C12      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/22( 63%)   
C14      7/ 8( 87%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2       8/22( 36%)   
C17      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2       8/22( 36%)   
C18      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/22( 59%)   
C20      2/ 8( 25%)   0/ 8(  0%)   1/ 8( 12%)    0/2    0/2       5/22( 22%)   
D11      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       0/22(  0%)   
G1       8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      12/22( 54%)   
G14      1/ 8( 12%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       2/22(  9%)   
I5       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      11/22( 50%)   
I15      2/ 8( 25%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       3/22( 13%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect
A37      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    1/6       3/88(  3%)   
B37      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    1/6       3/88(  3%)   
C37      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    1/6       3/88(  3%)   
D37      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    1/6       3/88(  3%)   
F37      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    1/6       3/88(  3%)   
G37      2/16( 12%)   1/16(  6%)   1/16(  6%)    0/2    1/6       3/88(  3%)   
H37      2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    1/6       3/88(  3%)   
I37      2/16( 12%)   0/16(  0%)   2/16( 12%)    0/2    1/6       3/88(  3%)   


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            33/96     ( 34%)
Total logic cells used:                        274/2880   (  9%)
Total embedded cells used:                      16/160    ( 10%)
Total EABs used:                                 8/10     ( 80%)
Average fan-in:                                 3.30/4    ( 82%)
Total fan-in:                                 906/11520   (  7%)

Total input pins required:                      23
Total input I/O cell registers required:         0
Total output pins required:                     16
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    274
Total flipflops required:                       48
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                        51/2880   (  1%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  EA  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  Total(LC/EC)
 A:      8   0   0   0   0   0   8   0   0   7   8   0   4   8   0   8   0   6   2   8   8   2   0   8   0   8   0   7   0   0   8   0   8   0   7   8   8    137/2  
 B:      0   8   8   0   0   7   8   5   0   0   0   0   0   5   1   0   0   8   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     50/2  
 C:      0   0   1   0   8   7   2   8   8   0   0   8   0   7   0   0   8   8   2   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     67/2  
 D:      0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      1/2  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 G:      8   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      9/2  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/2  
 I:      0   0   0   0   8   0   0   0   0   0   0   0   0   0   2   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     10/2  
 J:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:  16   8   9   0  16  14  18  13   8   7   9   8   4  21   3   8   8  22  16   8  10   2   0   8   0   8   0   7   0   0   8   0   8   0   7   8   8    274/16 



Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\bustest.rpt
bustest

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 125      -     -    -    --      INPUT             ^    0    0    0   16  AC_Clear
 117      -     -    -    08      INPUT             ^    0    0    0    7  AC_INR
 101      -     -    A    --      INPUT             ^    0    0    0    4  AC_Load
   7      -     -    B    --      INPUT             ^    0    0    0    2  ALU_Cin
  54      -     -    -    --      INPUT             ^    0    0    0   46  ALU_S0
  56      -     -    -    --      INPUT             ^    0    0    0   46  ALU_S1
 126      -     -    -    --      INPUT             ^    0    0    0   18  ALU_S2
 124      -     -    -    --      INPUT             ^    0    0    0   32  ALU_S3
  73      -     -    -    01      INPUT             ^    0    0    0   25  BUS_Select0
 111      -     -    -    03      INPUT             ^    0    0    0   41  BUS_Select1
  60      -     -    -    13      INPUT             ^    0    0    0   16  BUS_Select2
  55      -     -    -    --      INPUT  G          ^    0    0    0    0  clk
  67      -     -    -    08      INPUT             ^    0    0    0   16  DR_Clear
  64      -     -    -    10      INPUT             ^    0    0    0    7  DR_INR
 116      -     -    -    07      INPUT             ^    0    0    0    4  DR_Load
  81      -     -    I    --      INPUT             ^    0    0    0    1  input0
 112      -     -    -    04      INPUT             ^    0    0    0    1  input1
   8      -     -    B    --      INPUT             ^    0    0    0    1  input2
  23      -     -    G    --      INPUT             ^    0    0    0    1  input3
  80      -     -    I    --      INPUT             ^    0    0    0    1  input4
  37      -     -    -    35      INPUT             ^    0    0    0    1  input5
 102      -     -    A    --      INPUT             ^    0    0    0    1  input6
  99      -     -    A    --      INPUT             ^    0    0    0    1  input7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\bustest.rpt
bustest

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  69      -     -    -    06     OUTPUT                 0    1    0    0  BUS_Result0
  97      -     -    B    --     OUTPUT                 0    1    0    0  BUS_Result1
  98      -     -    B    --     OUTPUT                 0    1    0    0  BUS_Result2
  87      -     -    G    --     OUTPUT                 0    1    0    0  BUS_Result3
 114      -     -    -    06     OUTPUT                 0    1    0    0  BUS_Result4
 100      -     -    A    --     OUTPUT                 0    1    0    0  BUS_Result5
 142      -     -    -    34     OUTPUT                 0    1    0    0  BUS_Result6
 109      -     -    -    01     OUTPUT                 0    1    0    0  BUS_Result7
  89      -     -    F    --     OUTPUT                 0    1    0    0  BUS_Result8
 128      -     -    -    19     OUTPUT                 0    1    0    0  BUS_Result9
  70      -     -    -    05     OUTPUT                 0    1    0    0  BUS_Result10
  36      -     -    -    36     OUTPUT                 0    1    0    0  BUS_Result11
 130      -     -    -    20     OUTPUT                 0    1    0    0  BUS_Result12
  65      -     -    -    09     OUTPUT                 0    1    0    0  BUS_Result13
  95      -     -    C    --     OUTPUT                 0    1    0    0  BUS_Result14
  10      -     -    C    --     OUTPUT                 0    1    0    0  BUS_Result15


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\bustest.rpt
bustest

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      1     -    D    11        GND    s           0    0    0   16  ~GND~
   -      1     -    A    18       DFFE   +            1    2    0    9  |moris_computer:1|ac:9|4bitregister:38|D:50|lpm_ff:lpm_ff_component|dffs0
   -      1     -    B    02       DFFE   +            1    2    0    9  |moris_computer:1|ac:9|4bitregister:38|D:51|lpm_ff:lpm_ff_component|dffs0
   -      6     -    B    03       DFFE   +            1    3    0    8  |moris_computer:1|ac:9|4bitregister:38|D:52|lpm_ff:lpm_ff_component|dffs0
   -      4     -    B    18       DFFE   +            1    2    0    8  |moris_computer:1|ac:9|4bitregister:38|D:53|lpm_ff:lpm_ff_component|dffs0
   -      2     -    B    03       AND2                1    3    0    2  |moris_computer:1|ac:9|4bitregister:38|ha:60|c (|moris_computer:1|ac:9|4bitregister:38|ha:60|:4)
   -      7     -    A    01       AND2                0    2    0    7  |moris_computer:1|ac:9|4bitregister:38|ha:61|c (|moris_computer:1|ac:9|4bitregister:38|ha:61|:4)
   -      5     -    A    18        OR2                1    3    0    1  |moris_computer:1|ac:9|4bitregister:38|mux2x1:54|O (|moris_computer:1|ac:9|4bitregister:38|mux2x1:54|:8)
   -      8     -    B    02        OR2                1    3    0    1  |moris_computer:1|ac:9|4bitregister:38|mux2x1:55|O (|moris_computer:1|ac:9|4bitregister:38|mux2x1:55|:8)
   -      7     -    B    03        OR2                2    2    0    1  |moris_computer:1|ac:9|4bitregister:38|mux2x1:56|:5
   -      8     -    B    03        OR2                1    3    0    1  |moris_computer:1|ac:9|4bitregister:38|mux2x1:56|:6
   -      8     -    B    18        OR2                1    3    0    1  |moris_computer:1|ac:9|4bitregister:38|mux2x1:57|O (|moris_computer:1|ac:9|4bitregister:38|mux2x1:57|:8)
   -      2     -    A    18        OR2                2    0    0    4  |moris_computer:1|ac:9|4bitregister:38|:49
   -      1     -    A    07       DFFE   +            1    2    0    9  |moris_computer:1|ac:9|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0
   -      1     -    A    11       DFFE   +            1    2    0    8  |moris_computer:1|ac:9|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0
   -      1     -    A    34       DFFE   +            1    2    0    9  |moris_computer:1|ac:9|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0
   -      1     -    A    30       DFFE   +            1    3    0    8  |moris_computer:1|ac:9|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0
   -      8     -    A    01       AND2                0    3    0    3  |moris_computer:1|ac:9|4bitregister:39|ha:59|c (|moris_computer:1|ac:9|4bitregister:39|ha:59|:4)
   -      2     -    A    01       AND2                0    3    0    7  |moris_computer:1|ac:9|4bitregister:39|ha:61|c (|moris_computer:1|ac:9|4bitregister:39|ha:61|:4)
   -      8     -    A    07        OR2                0    3    0    1  |moris_computer:1|ac:9|4bitregister:39|mux2x1:54|O (|moris_computer:1|ac:9|4bitregister:39|mux2x1:54|:8)
   -      8     -    A    11        OR2                0    4    0    1  |moris_computer:1|ac:9|4bitregister:39|mux2x1:55|O (|moris_computer:1|ac:9|4bitregister:39|mux2x1:55|:8)
   -      7     -    A    34        OR2                0    4    0    1  |moris_computer:1|ac:9|4bitregister:39|mux2x1:56|O (|moris_computer:1|ac:9|4bitregister:39|mux2x1:56|:8)
   -      7     -    A    30        OR2                1    3    0    1  |moris_computer:1|ac:9|4bitregister:39|mux2x1:57|:5
   -      8     -    A    30        OR2                0    4    0    1  |moris_computer:1|ac:9|4bitregister:39|mux2x1:57|:6
   -      3     -    A    18        OR2                1    1    0    4  |moris_computer:1|ac:9|4bitregister:39|:49
   -      5     -    A    35       DFFE   +            1    2    0   10  |moris_computer:1|ac:9|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0
   -      2     -    A    25       DFFE   +            1    2    0    9  |moris_computer:1|ac:9|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0
   -      1     -    A    27       DFFE   +            1    3    0    8  |moris_computer:1|ac:9|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0
   -      4     -    A    32       DFFE   +            1    2    0    9  |moris_computer:1|ac:9|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0
   -      1     -    A    25       AND2                0    4    0    3  |moris_computer:1|ac:9|4bitregister:40|ha:60|c (|moris_computer:1|ac:9|4bitregister:40|ha:60|:4)
   -      1     -    C    07       AND2                0    2    0    5  |moris_computer:1|ac:9|4bitregister:40|ha:61|c (|moris_computer:1|ac:9|4bitregister:40|ha:61|:4)
   -      8     -    A    35        OR2                0    4    0    1  |moris_computer:1|ac:9|4bitregister:40|mux2x1:54|O (|moris_computer:1|ac:9|4bitregister:40|mux2x1:54|:8)
   -      8     -    A    25        OR2                0    4    0    1  |moris_computer:1|ac:9|4bitregister:40|mux2x1:55|O (|moris_computer:1|ac:9|4bitregister:40|mux2x1:55|:8)
   -      6     -    A    27        OR2                1    3    0    1  |moris_computer:1|ac:9|4bitregister:40|mux2x1:56|:5
   -      7     -    A    27        OR2                0    4    0    1  |moris_computer:1|ac:9|4bitregister:40|mux2x1:56|:6
   -      8     -    A    32        OR2                0    4    0    1  |moris_computer:1|ac:9|4bitregister:40|mux2x1:57|O (|moris_computer:1|ac:9|4bitregister:40|mux2x1:57|:8)
   -      6     -    A    18        OR2                1    1    0    4  |moris_computer:1|ac:9|4bitregister:40|:49
   -      1     -    C    06       DFFE   +            1    2    0    9  |moris_computer:1|ac:9|4bitregister:41|D:50|lpm_ff:lpm_ff_component|dffs0
   -      1     -    C    08       DFFE   +            1    2    0    8  |moris_computer:1|ac:9|4bitregister:41|D:51|lpm_ff:lpm_ff_component|dffs0
   -      1     -    C    12       DFFE   +            1    2    0    8  |moris_computer:1|ac:9|4bitregister:41|D:52|lpm_ff:lpm_ff_component|dffs0
   -      5     -    C    18       DFFE   +            1    2    0    5  |moris_computer:1|ac:9|4bitregister:41|D:53|lpm_ff:lpm_ff_component|dffs0
   -      4     -    C    07       AND2                0    3    0    2  |moris_computer:1|ac:9|4bitregister:41|ha:59|c (|moris_computer:1|ac:9|4bitregister:41|ha:59|:4)
   -      7     -    C    18        OR2                0    3    0    1  |moris_computer:1|ac:9|4bitregister:41|ha:61|S (|moris_computer:1|ac:9|4bitregister:41|ha:61|:3)
   -      7     -    C    06        OR2                0    3    0    1  |moris_computer:1|ac:9|4bitregister:41|mux2x1:54|O (|moris_computer:1|ac:9|4bitregister:41|mux2x1:54|:8)
   -      8     -    C    08        OR2                0    4    0    1  |moris_computer:1|ac:9|4bitregister:41|mux2x1:55|O (|moris_computer:1|ac:9|4bitregister:41|mux2x1:55|:8)
   -      8     -    C    12        OR2                0    4    0    1  |moris_computer:1|ac:9|4bitregister:41|mux2x1:56|O (|moris_computer:1|ac:9|4bitregister:41|mux2x1:56|:8)
   -      8     -    C    18        OR2                0    4    0    1  |moris_computer:1|ac:9|4bitregister:41|mux2x1:57|O (|moris_computer:1|ac:9|4bitregister:41|mux2x1:57|:8)
   -      4     -    A    18        OR2                1    1    0    4  |moris_computer:1|ac:9|4bitregister:41|:49
   -      1     -    B    14        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|:6
   -      1     -    B    06        OR2                2    2    0    2  |moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|:10)
   -      6     -    B    06        OR2    s           1    1    0    1  |moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|mux4x1:6|Q~1 (|moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|mux4x1:6|~42~1)
   -      2     -    B    14        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:1|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:1|logiclayer:2|mux4x1:2|:42)
   -      4     -    B    02        OR2    s           2    2    0    1  |moris_computer:1|alu:1|alulayer:1|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:1|mux4x1:3|~42~1)
   -      4     -    B    14        OR2                3    1    0    1  |moris_computer:1|alu:1|alulayer:1|mux4x1:3|:59
   -      2     -    B    02        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|:6
   -      1     -    B    03        OR2                0    3    0    2  |moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|:10)
   -      4     -    B    03        OR2                2    1    0    1  |moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|mux4x1:6|Q (|moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|mux4x1:6|:42)
   -      5     -    B    02        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:15|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:15|logiclayer:2|mux4x1:2|:42)
   -      3     -    B    02        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:15|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:15|mux4x1:3|~42~1)
   -      6     -    B    02        OR2    s           1    2    0    1  |moris_computer:1|alu:1|alulayer:15|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:15|mux4x1:3|~42~2)
   -      7     -    B    02        OR2                1    2    0    1  |moris_computer:1|alu:1|alulayer:15|mux4x1:3|Q (|moris_computer:1|alu:1|alulayer:15|mux4x1:3|:42)
   -      3     -    B    03        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|:6
   -      5     -    B    18        OR2                0    3    0    2  |moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|:10)
   -      3     -    B    18        OR2                2    1    0    1  |moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|mux4x1:6|Q (|moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|mux4x1:6|:42)
   -      3     -    B    14        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:20|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:20|logiclayer:2|mux4x1:2|:42)
   -      5     -    B    03        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:20|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:20|mux4x1:3|~42~1)
   -      6     -    B    14        OR2    s           1    2    0    1  |moris_computer:1|alu:1|alulayer:20|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:20|mux4x1:3|~42~2)
   -      2     -    B    18        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|:6
   -      1     -    B    18        OR2                0    3    0    2  |moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|:10)
   -      1     -    B    15        OR2                2    1    0    1  |moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|mux4x1:6|Q (|moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|mux4x1:6|:42)
   -      2     -    G    01        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:23|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:23|logiclayer:2|mux4x1:2|:42)
   -      6     -    B    18        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:23|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:23|mux4x1:3|~42~1)
   -      4     -    A    07        OR2    s           1    2    0    1  |moris_computer:1|alu:1|alulayer:23|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:23|mux4x1:3|~42~2)
   -      7     -    B    18        OR2                1    2    0    1  |moris_computer:1|alu:1|alulayer:23|mux4x1:3|Q (|moris_computer:1|alu:1|alulayer:23|mux4x1:3|:42)
   -      3     -    A    30        OR2                2    2    0    2  |moris_computer:1|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|:6
   -      2     -    A    30       AND2                0    2    0    2  |moris_computer:1|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|:8
   -      2     -    A    35        OR2    s           2    2    0    2  |moris_computer:1|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|cout~1 (|moris_computer:1|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|~10~1)
   -      8     -    A    23        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:64|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:64|logiclayer:2|mux4x1:2|:42)
   -      6     -    A    30        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:64|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:64|mux4x1:3|~42~1)
   -      6     -    A    23        OR2    s           1    2    0    1  |moris_computer:1|alu:1|alulayer:64|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:64|mux4x1:3|~42~2)
   -      4     -    A    16        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|:6
   -      5     -    A    30        OR2                0    3    0    2  |moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|:10)
   -      4     -    A    30        OR2                2    1    0    1  |moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|mux4x1:6|Q (|moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|mux4x1:6|:42)
   -      7     -    A    16        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:69|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:69|logiclayer:2|mux4x1:2|:42)
   -      6     -    A    16        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:69|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:69|mux4x1:3|~42~1)
   -      8     -    A    16        OR2    s           1    2    0    1  |moris_computer:1|alu:1|alulayer:69|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:69|mux4x1:3|~42~2)
   -      1     -    A    16        OR2                1    2    0    1  |moris_computer:1|alu:1|alulayer:69|mux4x1:3|Q (|moris_computer:1|alu:1|alulayer:69|mux4x1:3|:42)
   -      3     -    A    11        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|:6
   -      2     -    A    16        OR2                0    3    0    2  |moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|:10)
   -      5     -    A    16        OR2                2    1    0    1  |moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|mux4x1:6|Q (|moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|mux4x1:6|:42)
   -      5     -    A    11        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:73|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:73|logiclayer:2|mux4x1:2|:42)
   -      4     -    A    11        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:73|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:73|mux4x1:3|~42~1)
   -      6     -    A    11        OR2    s           1    2    0    1  |moris_computer:1|alu:1|alulayer:73|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:73|mux4x1:3|~42~2)
   -      7     -    A    11        OR2                1    2    0    1  |moris_computer:1|alu:1|alulayer:73|mux4x1:3|Q (|moris_computer:1|alu:1|alulayer:73|mux4x1:3|:42)
   -      2     -    A    07        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|:6
   -      2     -    A    11        OR2                0    3    0    2  |moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|:10)
   -      2     -    A    10        OR2                2    1    0    1  |moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|mux4x1:6|Q (|moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|mux4x1:6|:42)
   -      5     -    A    07        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:77|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:77|logiclayer:2|mux4x1:2|:42)
   -      3     -    A    07        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:77|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:77|mux4x1:3|~42~1)
   -      6     -    A    07        OR2    s           1    2    0    1  |moris_computer:1|alu:1|alulayer:77|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:77|mux4x1:3|~42~2)
   -      7     -    A    07        OR2                1    2    0    1  |moris_computer:1|alu:1|alulayer:77|mux4x1:3|Q (|moris_computer:1|alu:1|alulayer:77|mux4x1:3|:42)
   -      1     -    C    18        OR2    s           2    2    0    1  |moris_computer:1|alu:1|alulayer:80|arithmeticlayer:8|fulladder:12|S~1 (|moris_computer:1|alu:1|alulayer:80|arithmeticlayer:8|fulladder:12|~7~1)
   -      3     -    C    18        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:80|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:80|logiclayer:2|mux4x1:2|:42)
   -      2     -    C    18        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:80|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:80|mux4x1:3|~42~1)
   -      6     -    C    18        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:80|mux4x1:3|Q (|moris_computer:1|alu:1|alulayer:80|mux4x1:3|:42)
   -      3     -    C    12        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|:6
   -      2     -    C    12        OR2                0    3    0    1  |moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|:10)
   -      1     -    C    14        OR2                2    1    0    1  |moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|mux4x1:6|Q (|moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|mux4x1:6|:42)
   -      6     -    C    14        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:84|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:84|logiclayer:2|mux4x1:2|:42)
   -      6     -    C    12        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:84|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:84|mux4x1:3|~42~1)
   -      4     -    C    18        OR2    s           1    2    0    1  |moris_computer:1|alu:1|alulayer:84|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:84|mux4x1:3|~42~2)
   -      7     -    C    12        OR2                1    2    0    1  |moris_computer:1|alu:1|alulayer:84|mux4x1:3|Q (|moris_computer:1|alu:1|alulayer:84|mux4x1:3|:42)
   -      3     -    C    08        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|:6
   -      5     -    C    12        OR2                0    3    0    2  |moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|:10)
   -      4     -    C    12        OR2                2    1    0    1  |moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|mux4x1:6|Q (|moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|mux4x1:6|:42)
   -      5     -    C    08        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:88|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:88|logiclayer:2|mux4x1:2|:42)
   -      4     -    C    08        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:88|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:88|mux4x1:3|~42~1)
   -      6     -    C    08        OR2    s           1    2    0    1  |moris_computer:1|alu:1|alulayer:88|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:88|mux4x1:3|~42~2)
   -      7     -    C    08        OR2                1    2    0    1  |moris_computer:1|alu:1|alulayer:88|mux4x1:3|Q (|moris_computer:1|alu:1|alulayer:88|mux4x1:3|:42)
   -      2     -    C    06        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|:6
   -      2     -    C    08        OR2                0    3    0    2  |moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|:10)
   -      3     -    A    16        OR2                2    1    0    1  |moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|mux4x1:6|Q (|moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|mux4x1:6|:42)
   -      4     -    C    06        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:92|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:92|logiclayer:2|mux4x1:2|:42)
   -      3     -    C    06        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:92|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:92|mux4x1:3|~42~1)
   -      5     -    C    06        OR2    s           1    2    0    1  |moris_computer:1|alu:1|alulayer:92|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:92|mux4x1:3|~42~2)
   -      6     -    C    06        OR2                1    2    0    1  |moris_computer:1|alu:1|alulayer:92|mux4x1:3|Q (|moris_computer:1|alu:1|alulayer:92|mux4x1:3|:42)
   -      2     -    A    32        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|:6
   -      5     -    C    20        OR2                0    3    0    2  |moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|:10)
   -      1     -    C    20        OR2                2    1    0    1  |moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|mux4x1:6|Q (|moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|mux4x1:6|:42)
   -      1     -    A    23        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:96|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:96|logiclayer:2|mux4x1:2|:42)
   -      5     -    A    32        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:96|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:96|mux4x1:3|~42~1)
   -      6     -    A    32        OR2    s           1    2    0    1  |moris_computer:1|alu:1|alulayer:96|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:96|mux4x1:3|~42~2)
   -      7     -    A    32        OR2                1    2    0    1  |moris_computer:1|alu:1|alulayer:96|mux4x1:3|Q (|moris_computer:1|alu:1|alulayer:96|mux4x1:3|:42)
   -      2     -    A    27        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|:6
   -      1     -    A    32        OR2                0    3    0    2  |moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|:10)
   -      3     -    A    32        OR2                2    1    0    1  |moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|mux4x1:6|Q (|moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|mux4x1:6|:42)
   -      4     -    A    27        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:100|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:100|logiclayer:2|mux4x1:2|:42)
   -      3     -    A    27        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:100|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:100|mux4x1:3|~42~1)
   -      5     -    A    27        OR2    s           1    2    0    1  |moris_computer:1|alu:1|alulayer:100|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:100|mux4x1:3|~42~2)
   -      3     -    A    25        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|:6
   -      1     -    A    21        OR2                0    3    0    2  |moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|:10)
   -      2     -    A    21        OR2                2    1    0    1  |moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|mux4x1:6|Q (|moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|mux4x1:6|:42)
   -      5     -    A    25        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:104|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:104|logiclayer:2|mux4x1:2|:42)
   -      4     -    A    25        OR2    s           1    3    0    1  |moris_computer:1|alu:1|alulayer:104|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:104|mux4x1:3|~42~1)
   -      6     -    A    25        OR2    s           1    2    0    1  |moris_computer:1|alu:1|alulayer:104|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:104|mux4x1:3|~42~2)
   -      7     -    A    25        OR2                1    2    0    1  |moris_computer:1|alu:1|alulayer:104|mux4x1:3|Q (|moris_computer:1|alu:1|alulayer:104|mux4x1:3|:42)
   -      3     -    A    35        OR2                0    4    0    1  |moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|S (|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|:7)
   -      4     -    A    35        OR2                0    4    0    2  |moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|cout (|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|:10)
   -      1     -    A    35        OR2                2    1    0    2  |moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|mux4x1:6|Q (|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|mux4x1:6|:42)
   -      3     -    A    23        OR2                2    2    0    1  |moris_computer:1|alu:1|alulayer:108|logiclayer:2|mux4x1:2|Q (|moris_computer:1|alu:1|alulayer:108|logiclayer:2|mux4x1:2|:42)
   -      6     -    A    35        OR2    s           2    2    0    1  |moris_computer:1|alu:1|alulayer:108|mux4x1:3|Q~1 (|moris_computer:1|alu:1|alulayer:108|mux4x1:3|~42~1)
   -      7     -    A    35        OR2    s           2    2    0    1  |moris_computer:1|alu:1|alulayer:108|mux4x1:3|Q~2 (|moris_computer:1|alu:1|alulayer:108|mux4x1:3|~42~2)
   -      -     1    I    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_0
   -      -     1    B    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_1
   -      -     9    B    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_2
   -      -     1    G    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_3
   -      -     9    I    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_4
   -      -     1    A    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_5
   -      -     9    A    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_6
   -      -     1    F    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_7
   -      -     9    F    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_8
   -      -     1    H    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_9
   -      -     1    C    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_10
   -      -     1    D    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_11
   -      -     9    H    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_12
   -      -     9    D    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_13
   -      -     9    G    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_14
   -      -     9    C    --   MEM_SGMT                0    2    0    1  |moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_15
   -      1     -    B    07       DFFE   +            1    2    0    8  |moris_computer:1|dr:5|4bitregister:1|D:50|lpm_ff:lpm_ff_component|dffs0
   -      2     -    B    07       DFFE   +            1    2    0    7  |moris_computer:1|dr:5|4bitregister:1|D:51|lpm_ff:lpm_ff_component|dffs0
   -      8     -    B    07       DFFE   +            1    2    0    6  |moris_computer:1|dr:5|4bitregister:1|D:52|lpm_ff:lpm_ff_component|dffs0
   -      4     -    G    01       DFFE   +            1    2    0   13  |moris_computer:1|dr:5|4bitregister:1|D:53|lpm_ff:lpm_ff_component|dffs0
   -      6     -    B    07       AND2                1    2    0    1  |moris_computer:1|dr:5|4bitregister:1|ha:59|c (|moris_computer:1|dr:5|4bitregister:1|ha:59|:4)
   -      3     -    B    07       AND2                1    3    0    9  |moris_computer:1|dr:5|4bitregister:1|ha:60|c (|moris_computer:1|dr:5|4bitregister:1|ha:60|:4)
   -      4     -    B    07        OR2                1    2    0    1  |moris_computer:1|dr:5|4bitregister:1|mux2x1:54|O (|moris_computer:1|dr:5|4bitregister:1|mux2x1:54|:8)
   -      5     -    B    07        OR2                1    3    0    1  |moris_computer:1|dr:5|4bitregister:1|mux2x1:55|O (|moris_computer:1|dr:5|4bitregister:1|mux2x1:55|:8)
   -      7     -    B    07        OR2                1    3    0    1  |moris_computer:1|dr:5|4bitregister:1|mux2x1:56|O (|moris_computer:1|dr:5|4bitregister:1|mux2x1:56|:8)
   -      8     -    G    01        OR2                1    3    0    1  |moris_computer:1|dr:5|4bitregister:1|mux2x1:57|O (|moris_computer:1|dr:5|4bitregister:1|mux2x1:57|:8)
   -      4     -    G    14        OR2                2    0    0    4  |moris_computer:1|dr:5|4bitregister:1|:49
   -      3     -    A    10       DFFE   +            1    2    0    7  |moris_computer:1|dr:5|4bitregister:2|D:50|lpm_ff:lpm_ff_component|dffs0
   -      1     -    A    10       DFFE   +            1    3    0    6  |moris_computer:1|dr:5|4bitregister:2|D:51|lpm_ff:lpm_ff_component|dffs0
   -      1     -    A    14       DFFE   +            1    3    0    7  |moris_computer:1|dr:5|4bitregister:2|D:52|lpm_ff:lpm_ff_component|dffs0
   -      2     -    A    14       DFFE   +            1    2    0    6  |moris_computer:1|dr:5|4bitregister:2|D:53|lpm_ff:lpm_ff_component|dffs0
   -      5     -    A    14       AND2                0    4    0    3  |moris_computer:1|dr:5|4bitregister:2|ha:59|c (|moris_computer:1|dr:5|4bitregister:2|ha:59|:4)
   -      7     -    A    14        OR2                0    3    0    1  |moris_computer:1|dr:5|4bitregister:2|ha:61|S (|moris_computer:1|dr:5|4bitregister:2|ha:61|:3)
   -      3     -    A    14       AND2                0    3    0    7  |moris_computer:1|dr:5|4bitregister:2|ha:61|c (|moris_computer:1|dr:5|4bitregister:2|ha:61|:4)
   -      4     -    A    10        OR2                0    4    0    1  |moris_computer:1|dr:5|4bitregister:2|mux2x1:54|O (|moris_computer:1|dr:5|4bitregister:2|mux2x1:54|:8)
   -      5     -    A    10        OR2                0    3    0    1  |moris_computer:1|dr:5|4bitregister:2|mux2x1:55|:5
   -      7     -    A    10        OR2                0    4    0    1  |moris_computer:1|dr:5|4bitregister:2|mux2x1:55|:6
   -      4     -    A    14        OR2                0    3    0    1  |moris_computer:1|dr:5|4bitregister:2|mux2x1:56|:5
   -      6     -    A    14        OR2                0    4    0    1  |moris_computer:1|dr:5|4bitregister:2|mux2x1:56|:6
   -      8     -    A    14        OR2                0    4    0    1  |moris_computer:1|dr:5|4bitregister:2|mux2x1:57|O (|moris_computer:1|dr:5|4bitregister:2|mux2x1:57|:8)
   -      6     -    A    10        OR2                1    2    0    4  |moris_computer:1|dr:5|4bitregister:2|:49
   -      5     -    A    20       DFFE   +            1    2    0    7  |moris_computer:1|dr:5|4bitregister:3|D:50|lpm_ff:lpm_ff_component|dffs0
   -      2     -    A    20       DFFE   +            1    2    0    7  |moris_computer:1|dr:5|4bitregister:3|D:51|lpm_ff:lpm_ff_component|dffs0
   -      1     -    A    20       DFFE   +            1    2    0    6  |moris_computer:1|dr:5|4bitregister:3|D:52|lpm_ff:lpm_ff_component|dffs0
   -      2     -    A    36       DFFE   +            1    2    0   13  |moris_computer:1|dr:5|4bitregister:3|D:53|lpm_ff:lpm_ff_component|dffs0
   -      7     -    A    20       AND2                0    3    0    1  |moris_computer:1|dr:5|4bitregister:3|ha:59|c (|moris_computer:1|dr:5|4bitregister:3|ha:59|:4)
   -      3     -    A    20       AND2                0    4    0    9  |moris_computer:1|dr:5|4bitregister:3|ha:60|c (|moris_computer:1|dr:5|4bitregister:3|ha:60|:4)
   -      4     -    A    20        OR2                0    3    0    1  |moris_computer:1|dr:5|4bitregister:3|mux2x1:54|O (|moris_computer:1|dr:5|4bitregister:3|mux2x1:54|:8)
   -      6     -    A    20        OR2                0    4    0    1  |moris_computer:1|dr:5|4bitregister:3|mux2x1:55|O (|moris_computer:1|dr:5|4bitregister:3|mux2x1:55|:8)
   -      8     -    A    20        OR2                0    4    0    1  |moris_computer:1|dr:5|4bitregister:3|mux2x1:56|O (|moris_computer:1|dr:5|4bitregister:3|mux2x1:56|:8)
   -      8     -    A    36        OR2                0    4    0    1  |moris_computer:1|dr:5|4bitregister:3|mux2x1:57|O (|moris_computer:1|dr:5|4bitregister:3|mux2x1:57|:8)
   -      5     -    A    36        OR2                1    1    0    4  |moris_computer:1|dr:5|4bitregister:3|:49
   -      4     -    C    09       DFFE   +            1    2    0    7  |moris_computer:1|dr:5|4bitregister:4|D:50|lpm_ff:lpm_ff_component|dffs0
   -      1     -    C    09       DFFE   +            1    3    0    6  |moris_computer:1|dr:5|4bitregister:4|D:51|lpm_ff:lpm_ff_component|dffs0
   -      1     -    C    17       DFFE   +            1    3    0    6  |moris_computer:1|dr:5|4bitregister:4|D:52|lpm_ff:lpm_ff_component|dffs0
   -      5     -    C    17       DFFE   +            1    2    0    4  |moris_computer:1|dr:5|4bitregister:4|D:53|lpm_ff:lpm_ff_component|dffs0
   -      4     -    C    17       AND2                0    4    0    2  |moris_computer:1|dr:5|4bitregister:4|ha:59|c (|moris_computer:1|dr:5|4bitregister:4|ha:59|:4)
   -      7     -    C    17        OR2                0    3    0    1  |moris_computer:1|dr:5|4bitregister:4|ha:61|S (|moris_computer:1|dr:5|4bitregister:4|ha:61|:3)
   -      6     -    C    09        OR2                0    4    0    1  |moris_computer:1|dr:5|4bitregister:4|mux2x1:54|O (|moris_computer:1|dr:5|4bitregister:4|mux2x1:54|:8)
   -      7     -    C    09        OR2                0    3    0    1  |moris_computer:1|dr:5|4bitregister:4|mux2x1:55|:5
   -      8     -    C    09        OR2                0    4    0    1  |moris_computer:1|dr:5|4bitregister:4|mux2x1:55|:6
   -      3     -    C    17        OR2                0    3    0    1  |moris_computer:1|dr:5|4bitregister:4|mux2x1:56|:5
   -      6     -    C    17        OR2                0    4    0    1  |moris_computer:1|dr:5|4bitregister:4|mux2x1:56|:6
   -      8     -    C    17        OR2                0    4    0    1  |moris_computer:1|dr:5|4bitregister:4|mux2x1:57|O (|moris_computer:1|dr:5|4bitregister:4|mux2x1:57|:8)
   -      2     -    C    17        OR2                1    2    0    4  |moris_computer:1|dr:5|4bitregister:4|:49
   -      2     -    I    15       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:37|D:50|lpm_ff:lpm_ff_component|dffs0
   -      5     -    B    06       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:37|D:51|lpm_ff:lpm_ff_component|dffs0
   -      5     -    B    08       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:37|D:52|lpm_ff:lpm_ff_component|dffs0
   -      7     -    G    01       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:37|D:53|lpm_ff:lpm_ff_component|dffs0
   -      8     -    I    05       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:38|D:50|lpm_ff:lpm_ff_component|dffs0
   -      3     -    A    13       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:38|D:51|lpm_ff:lpm_ff_component|dffs0
   -      6     -    A    34       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:38|D:52|lpm_ff:lpm_ff_component|dffs0
   -      6     -    A    01       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:38|D:53|lpm_ff:lpm_ff_component|dffs0
   -      7     -    A    23       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0
   -      4     -    A    19       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0
   -      4     -    C    05       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0
   -      7     -    A    36       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0
   -      8     -    A    19       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0
   -      1     -    C    03       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0
   -      5     -    C    14       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0
   -      7     -    C    05       DFFE   +            0    1    0    1  |moris_computer:1|ir:10|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0
   -      1     -    I    05        OR2                1    2    1    3  |moris_computer:1|mux8x1:21|mux2x1:14|O (|moris_computer:1|mux8x1:21|mux2x1:14|:8)
   -      4     -    I    05        OR2                3    1    0    1  |moris_computer:1|mux8x1:21|mux4x1:12|Q (|moris_computer:1|mux8x1:21|mux4x1:12|:42)
   -      3     -    C    14       AND2    s           2    0    0    8  |moris_computer:1|mux8x1:21|mux4x1:12|~62~1
   -      1     -    I    15        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:21|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:21|mux4x1:13|~42~1)
   -      3     -    I    05        OR2                2    2    0    1  |moris_computer:1|mux8x1:21|mux4x1:13|Q (|moris_computer:1|mux8x1:21|mux4x1:13|:42)
   -      8     -    B    06        OR2                1    2    1    3  |moris_computer:1|mux8x1:24|mux2x1:14|O (|moris_computer:1|mux8x1:24|mux2x1:14|:8)
   -      4     -    B    06        OR2                3    1    0    1  |moris_computer:1|mux8x1:24|mux4x1:12|Q (|moris_computer:1|mux8x1:24|mux4x1:12|:42)
   -      2     -    B    06        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:24|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:24|mux4x1:13|~42~1)
   -      3     -    B    06        OR2                2    2    0    1  |moris_computer:1|mux8x1:24|mux4x1:13|Q (|moris_computer:1|mux8x1:24|mux4x1:13|:42)
   -      1     -    G    01        OR2                1    2    1    3  |moris_computer:1|mux8x1:34|mux2x1:14|O (|moris_computer:1|mux8x1:34|mux2x1:14|:8)
   -      6     -    G    01        OR2                3    1    0    1  |moris_computer:1|mux8x1:34|mux4x1:12|Q (|moris_computer:1|mux8x1:34|mux4x1:12|:42)
   -      3     -    G    01        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:34|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:34|mux4x1:13|~42~1)
   -      5     -    G    01        OR2                2    2    0    1  |moris_computer:1|mux8x1:34|mux4x1:13|Q (|moris_computer:1|mux8x1:34|mux4x1:13|:42)
   -      4     -    B    08        OR2                1    2    1    3  |moris_computer:1|mux8x1:36|mux2x1:14|O (|moris_computer:1|mux8x1:36|mux2x1:14|:8)
   -      3     -    B    08        OR2                3    1    0    1  |moris_computer:1|mux8x1:36|mux4x1:12|Q (|moris_computer:1|mux8x1:36|mux4x1:12|:42)
   -      1     -    B    08        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:36|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:36|mux4x1:13|~42~1)
   -      2     -    B    08        OR2                2    2    0    1  |moris_computer:1|mux8x1:36|mux4x1:13|Q (|moris_computer:1|mux8x1:36|mux4x1:13|:42)
   -      1     -    A    01        OR2                1    2    1    3  |moris_computer:1|mux8x1:38|mux2x1:14|O (|moris_computer:1|mux8x1:38|mux2x1:14|:8)
   -      5     -    A    01        OR2                3    1    0    1  |moris_computer:1|mux8x1:38|mux4x1:12|Q (|moris_computer:1|mux8x1:38|mux4x1:12|:42)
   -      3     -    A    01        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:38|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:38|mux4x1:13|~42~1)
   -      4     -    A    01        OR2                2    2    0    1  |moris_computer:1|mux8x1:38|mux4x1:13|Q (|moris_computer:1|mux8x1:38|mux4x1:13|:42)
   -      2     -    A    34        OR2                1    2    1    3  |moris_computer:1|mux8x1:40|mux2x1:14|O (|moris_computer:1|mux8x1:40|mux2x1:14|:8)
   -      5     -    A    34        OR2                3    1    0    1  |moris_computer:1|mux8x1:40|mux4x1:12|Q (|moris_computer:1|mux8x1:40|mux4x1:12|:42)
   -      3     -    A    34        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:40|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:40|mux4x1:13|~42~1)
   -      4     -    A    34        OR2                2    2    0    1  |moris_computer:1|mux8x1:40|mux4x1:13|Q (|moris_computer:1|mux8x1:40|mux4x1:13|:42)
   -      6     -    A    13        OR2                1    2    1    3  |moris_computer:1|mux8x1:42|mux2x1:14|O (|moris_computer:1|mux8x1:42|mux2x1:14|:8)
   -      6     -    A    36        OR2                3    1    0    1  |moris_computer:1|mux8x1:42|mux4x1:12|Q (|moris_computer:1|mux8x1:42|mux4x1:12|:42)
   -      1     -    A    13        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:42|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:42|mux4x1:13|~42~1)
   -      2     -    A    13        OR2                2    2    0    1  |moris_computer:1|mux8x1:42|mux4x1:13|Q (|moris_computer:1|mux8x1:42|mux4x1:13|:42)
   -      2     -    I    05        OR2                1    2    1    3  |moris_computer:1|mux8x1:44|mux2x1:14|O (|moris_computer:1|mux8x1:44|mux2x1:14|:8)
   -      7     -    I    05        OR2                3    1    0    1  |moris_computer:1|mux8x1:44|mux4x1:12|Q (|moris_computer:1|mux8x1:44|mux4x1:12|:42)
   -      5     -    I    05        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:44|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:44|mux4x1:13|~42~1)
   -      6     -    I    05        OR2                2    2    0    1  |moris_computer:1|mux8x1:44|mux4x1:13|Q (|moris_computer:1|mux8x1:44|mux4x1:13|:42)
   -      8     -    C    05        OR2                1    3    1    3  |moris_computer:1|mux8x1:80|mux2x1:14|O (|moris_computer:1|mux8x1:80|mux2x1:14|:8)
   -      5     -    C    05        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:80|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:80|mux4x1:13|~42~1)
   -      6     -    C    05        OR2                2    2    0    1  |moris_computer:1|mux8x1:80|mux4x1:13|Q (|moris_computer:1|mux8x1:80|mux4x1:13|:42)
   -      8     -    C    14        OR2                1    3    1    3  |moris_computer:1|mux8x1:82|mux2x1:14|O (|moris_computer:1|mux8x1:82|mux2x1:14|:8)
   -      2     -    C    14        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:82|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:82|mux4x1:13|~42~1)
   -      4     -    C    14        OR2                2    2    0    1  |moris_computer:1|mux8x1:82|mux4x1:13|Q (|moris_computer:1|mux8x1:82|mux4x1:13|:42)
   -      2     -    C    09        OR2                1    3    1    3  |moris_computer:1|mux8x1:84|mux2x1:14|O (|moris_computer:1|mux8x1:84|mux2x1:14|:8)
   -      3     -    C    09        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:84|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:84|mux4x1:13|~42~1)
   -      5     -    C    09        OR2                2    2    0    1  |moris_computer:1|mux8x1:84|mux4x1:13|Q (|moris_computer:1|mux8x1:84|mux4x1:13|:42)
   -      2     -    A    19        OR2                1    3    1    3  |moris_computer:1|mux8x1:86|mux2x1:14|O (|moris_computer:1|mux8x1:86|mux2x1:14|:8)
   -      6     -    A    19        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:86|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:86|mux4x1:13|~42~1)
   -      7     -    A    19        OR2                2    2    0    1  |moris_computer:1|mux8x1:86|mux4x1:13|Q (|moris_computer:1|mux8x1:86|mux4x1:13|:42)
   -      1     -    A    36        OR2                1    3    1    3  |moris_computer:1|mux8x1:88|mux2x1:14|O (|moris_computer:1|mux8x1:88|mux2x1:14|:8)
   -      3     -    A    36        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:88|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:88|mux4x1:13|~42~1)
   -      4     -    A    36        OR2                2    2    0    1  |moris_computer:1|mux8x1:88|mux4x1:13|Q (|moris_computer:1|mux8x1:88|mux4x1:13|:42)
   -      1     -    C    05        OR2                1    3    1    3  |moris_computer:1|mux8x1:90|mux2x1:14|O (|moris_computer:1|mux8x1:90|mux2x1:14|:8)
   -      2     -    C    05        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:90|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:90|mux4x1:13|~42~1)
   -      3     -    C    05        OR2                2    2    0    1  |moris_computer:1|mux8x1:90|mux4x1:13|Q (|moris_computer:1|mux8x1:90|mux4x1:13|:42)
   -      5     -    A    19        OR2                1    3    1    3  |moris_computer:1|mux8x1:92|mux2x1:14|O (|moris_computer:1|mux8x1:92|mux2x1:14|:8)
   -      1     -    A    19        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:92|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:92|mux4x1:13|~42~1)
   -      3     -    A    19        OR2                2    2    0    1  |moris_computer:1|mux8x1:92|mux4x1:13|Q (|moris_computer:1|mux8x1:92|mux4x1:13|:42)
   -      4     -    A    23        OR2                1    3    1    3  |moris_computer:1|mux8x1:94|mux2x1:14|O (|moris_computer:1|mux8x1:94|mux2x1:14|:8)
   -      2     -    A    23        OR2    s           1    2    0    1  |moris_computer:1|mux8x1:94|mux4x1:13|Q~1 (|moris_computer:1|mux8x1:94|mux4x1:13|~42~1)
   -      5     -    A    23        OR2                2    2    0    1  |moris_computer:1|mux8x1:94|mux4x1:13|Q (|moris_computer:1|mux8x1:94|mux4x1:13|:42)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\bustest.rpt
bustest

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      62/144( 43%)     8/ 72( 11%)     4/ 72(  5%)    3/16( 18%)      1/16(  6%)     0/16(  0%)
B:      20/144( 13%)    15/ 72( 20%)     0/ 72(  0%)    2/16( 12%)      2/16( 12%)     0/16(  0%)
C:      33/144( 22%)    11/ 72( 15%)     0/ 72(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
D:       1/144(  0%)     2/ 72(  2%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
E:       0/144(  0%)     0/ 72(  0%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
F:       2/144(  1%)     1/ 72(  1%)     0/ 72(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
G:       5/144(  3%)     9/ 72( 12%)     0/ 72(  0%)    1/16(  6%)      1/16(  6%)     0/16(  0%)
H:       2/144(  1%)     1/ 72(  1%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
I:       6/144(  4%)     9/ 72( 12%)     0/ 72(  0%)    2/16( 12%)      0/16(  0%)     0/16(  0%)
J:       0/144(  0%)     0/ 72(  0%)     0/ 72(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      4/24( 16%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
02:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
04:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
05:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
06:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
07:      4/24( 16%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
08:      4/24( 16%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
09:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
10:      3/24( 12%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
11:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      2/24(  8%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
14:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
20:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
35:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
36:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
EA:      7/24( 29%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\bustest.rpt
bustest

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       48         clk


Device-Specific Information:c:\users\admin\documents\github\_project-max-pluss\bustest.rpt
bustest

** EQUATIONS **

AC_Clear : INPUT;
AC_INR   : INPUT;
AC_Load  : INPUT;
ALU_Cin  : INPUT;
ALU_S0   : INPUT;
ALU_S1   : INPUT;
ALU_S2   : INPUT;
ALU_S3   : INPUT;
BUS_Select0 : INPUT;
BUS_Select1 : INPUT;
BUS_Select2 : INPUT;
clk      : INPUT;
DR_Clear : INPUT;
DR_INR   : INPUT;
DR_Load  : INPUT;
input0   : INPUT;
input1   : INPUT;
input2   : INPUT;
input3   : INPUT;
input4   : INPUT;
input5   : INPUT;
input6   : INPUT;
input7   : INPUT;

-- Node name is 'BUS_Result0' 
-- Equation name is 'BUS_Result0', type is output 
BUS_Result0 =  _LC1_I5;

-- Node name is 'BUS_Result1' 
-- Equation name is 'BUS_Result1', type is output 
BUS_Result1 =  _LC8_B6;

-- Node name is 'BUS_Result2' 
-- Equation name is 'BUS_Result2', type is output 
BUS_Result2 =  _LC4_B8;

-- Node name is 'BUS_Result3' 
-- Equation name is 'BUS_Result3', type is output 
BUS_Result3 =  _LC1_G1;

-- Node name is 'BUS_Result4' 
-- Equation name is 'BUS_Result4', type is output 
BUS_Result4 =  _LC2_I5;

-- Node name is 'BUS_Result5' 
-- Equation name is 'BUS_Result5', type is output 
BUS_Result5 =  _LC6_A13;

-- Node name is 'BUS_Result6' 
-- Equation name is 'BUS_Result6', type is output 
BUS_Result6 =  _LC2_A34;

-- Node name is 'BUS_Result7' 
-- Equation name is 'BUS_Result7', type is output 
BUS_Result7 =  _LC1_A1;

-- Node name is 'BUS_Result8' 
-- Equation name is 'BUS_Result8', type is output 
BUS_Result8 =  _LC4_A23;

-- Node name is 'BUS_Result9' 
-- Equation name is 'BUS_Result9', type is output 
BUS_Result9 =  _LC5_A19;

-- Node name is 'BUS_Result10' 
-- Equation name is 'BUS_Result10', type is output 
BUS_Result10 =  _LC1_C5;

-- Node name is 'BUS_Result11' 
-- Equation name is 'BUS_Result11', type is output 
BUS_Result11 =  _LC1_A36;

-- Node name is 'BUS_Result12' 
-- Equation name is 'BUS_Result12', type is output 
BUS_Result12 =  _LC2_A19;

-- Node name is 'BUS_Result13' 
-- Equation name is 'BUS_Result13', type is output 
BUS_Result13 =  _LC2_C9;

-- Node name is 'BUS_Result14' 
-- Equation name is 'BUS_Result14', type is output 
BUS_Result14 =  _LC8_C14;

-- Node name is 'BUS_Result15' 
-- Equation name is 'BUS_Result15', type is output 
BUS_Result15 =  _LC8_C5;

-- Node name is '|moris_computer:1|ac:9|4bitregister:38|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A18', type is buried 
_LC1_A18 = DFFE( _EQ001, GLOBAL( clk),  VCC,  VCC,  _LC2_A18);
  _EQ001 = !AC_Clear &  _LC5_A18;

-- Node name is '|moris_computer:1|ac:9|4bitregister:38|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = DFFE( _EQ002, GLOBAL( clk),  VCC,  VCC,  _LC2_A18);
  _EQ002 = !AC_Clear &  _LC8_B2;

-- Node name is '|moris_computer:1|ac:9|4bitregister:38|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC6_B3', type is buried 
_LC6_B3  = DFFE( _EQ003, GLOBAL( clk),  VCC,  VCC,  _LC2_A18);
  _EQ003 = !AC_Clear &  _LC7_B3
         # !AC_Clear &  _LC8_B3;

-- Node name is '|moris_computer:1|ac:9|4bitregister:38|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_B18', type is buried 
_LC4_B18 = DFFE( _EQ004, GLOBAL( clk),  VCC,  VCC,  _LC2_A18);
  _EQ004 = !AC_Clear &  _LC8_B18;

-- Node name is '|moris_computer:1|ac:9|4bitregister:38|ha:60|:4' = '|moris_computer:1|ac:9|4bitregister:38|ha:60|c' 
-- Equation name is '_LC2_B3', type is buried 
_LC2_B3  = LCELL( _EQ005);
  _EQ005 =  AC_INR &  _LC1_A18 &  _LC1_B2 &  _LC6_B3;

-- Node name is '|moris_computer:1|ac:9|4bitregister:38|ha:61|:4' = '|moris_computer:1|ac:9|4bitregister:38|ha:61|c' 
-- Equation name is '_LC7_A1', type is buried 
_LC7_A1  = LCELL( _EQ006);
  _EQ006 =  _LC2_B3 &  _LC4_B18;

-- Node name is '|moris_computer:1|ac:9|4bitregister:38|mux2x1:54|:8' = '|moris_computer:1|ac:9|4bitregister:38|mux2x1:54|O' 
-- Equation name is '_LC5_A18', type is buried 
_LC5_A18 = LCELL( _EQ007);
  _EQ007 = !AC_INR &  _LC4_B2
         # !AC_INR &  _LC4_B14
         #  AC_INR & !_LC1_A18;

-- Node name is '|moris_computer:1|ac:9|4bitregister:38|mux2x1:55|:8' = '|moris_computer:1|ac:9|4bitregister:38|mux2x1:55|O' 
-- Equation name is '_LC8_B2', type is buried 
_LC8_B2  = LCELL( _EQ008);
  _EQ008 = !AC_INR &  _LC7_B2
         #  AC_INR & !_LC1_A18 &  _LC1_B2
         #  AC_INR &  _LC1_A18 & !_LC1_B2;

-- Node name is '|moris_computer:1|ac:9|4bitregister:38|mux2x1:56|:5' 
-- Equation name is '_LC7_B3', type is buried 
_LC7_B3  = LCELL( _EQ009);
  _EQ009 = !AC_INR & !ALU_S2 &  _LC5_B3
         # !AC_INR &  ALU_S2 &  _LC6_B14;

-- Node name is '|moris_computer:1|ac:9|4bitregister:38|mux2x1:56|:6' 
-- Equation name is '_LC8_B3', type is buried 
_LC8_B3  = LCELL( _EQ010);
  _EQ010 =  AC_INR &  _LC1_A18 &  _LC1_B2 & !_LC6_B3
         #  AC_INR & !_LC1_B2 &  _LC6_B3
         #  AC_INR & !_LC1_A18 &  _LC6_B3;

-- Node name is '|moris_computer:1|ac:9|4bitregister:38|mux2x1:57|:8' = '|moris_computer:1|ac:9|4bitregister:38|mux2x1:57|O' 
-- Equation name is '_LC8_B18', type is buried 
_LC8_B18 = LCELL( _EQ011);
  _EQ011 = !AC_INR &  _LC7_B18
         #  AC_INR & !_LC2_B3 &  _LC4_B18
         #  AC_INR &  _LC2_B3 & !_LC4_B18;

-- Node name is '|moris_computer:1|ac:9|4bitregister:38|:49' 
-- Equation name is '_LC2_A18', type is buried 
_LC2_A18 = LCELL( _EQ012);
  _EQ012 =  AC_INR
         #  AC_Load;

-- Node name is '|moris_computer:1|ac:9|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A7', type is buried 
_LC1_A7  = DFFE( _EQ013, GLOBAL( clk),  VCC,  VCC,  _LC3_A18);
  _EQ013 = !AC_Clear &  _LC8_A7;

-- Node name is '|moris_computer:1|ac:9|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A11', type is buried 
_LC1_A11 = DFFE( _EQ014, GLOBAL( clk),  VCC,  VCC,  _LC3_A18);
  _EQ014 = !AC_Clear &  _LC8_A11;

-- Node name is '|moris_computer:1|ac:9|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A34', type is buried 
_LC1_A34 = DFFE( _EQ015, GLOBAL( clk),  VCC,  VCC,  _LC3_A18);
  _EQ015 = !AC_Clear &  _LC7_A34;

-- Node name is '|moris_computer:1|ac:9|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A30', type is buried 
_LC1_A30 = DFFE( _EQ016, GLOBAL( clk),  VCC,  VCC,  _LC3_A18);
  _EQ016 = !AC_Clear &  _LC7_A30
         # !AC_Clear &  _LC8_A30;

-- Node name is '|moris_computer:1|ac:9|4bitregister:39|ha:59|:4' = '|moris_computer:1|ac:9|4bitregister:39|ha:59|c' 
-- Equation name is '_LC8_A1', type is buried 
_LC8_A1  = LCELL( _EQ017);
  _EQ017 =  _LC1_A7 &  _LC1_A11 &  _LC7_A1;

-- Node name is '|moris_computer:1|ac:9|4bitregister:39|ha:61|:4' = '|moris_computer:1|ac:9|4bitregister:39|ha:61|c' 
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = LCELL( _EQ018);
  _EQ018 =  _LC1_A30 &  _LC1_A34 &  _LC8_A1;

-- Node name is '|moris_computer:1|ac:9|4bitregister:39|mux2x1:54|:8' = '|moris_computer:1|ac:9|4bitregister:39|mux2x1:54|O' 
-- Equation name is '_LC8_A7', type is buried 
_LC8_A7  = LCELL( _EQ019);
  _EQ019 = !_LC7_A1 &  _LC7_A7
         # !_LC1_A7 &  _LC7_A1;

-- Node name is '|moris_computer:1|ac:9|4bitregister:39|mux2x1:55|:8' = '|moris_computer:1|ac:9|4bitregister:39|mux2x1:55|O' 
-- Equation name is '_LC8_A11', type is buried 
_LC8_A11 = LCELL( _EQ020);
  _EQ020 = !_LC7_A1 &  _LC7_A11
         # !_LC1_A7 &  _LC1_A11 &  _LC7_A1
         #  _LC1_A7 & !_LC1_A11 &  _LC7_A1;

-- Node name is '|moris_computer:1|ac:9|4bitregister:39|mux2x1:56|:8' = '|moris_computer:1|ac:9|4bitregister:39|mux2x1:56|O' 
-- Equation name is '_LC7_A34', type is buried 
_LC7_A34 = LCELL( _EQ021);
  _EQ021 =  _LC1_A16 & !_LC7_A1
         #  _LC1_A34 &  _LC7_A1 & !_LC8_A1
         # !_LC1_A34 &  _LC7_A1 &  _LC8_A1;

-- Node name is '|moris_computer:1|ac:9|4bitregister:39|mux2x1:57|:5' 
-- Equation name is '_LC7_A30', type is buried 
_LC7_A30 = LCELL( _EQ022);
  _EQ022 = !ALU_S2 &  _LC6_A30 & !_LC7_A1
         #  ALU_S2 &  _LC6_A23 & !_LC7_A1;

-- Node name is '|moris_computer:1|ac:9|4bitregister:39|mux2x1:57|:6' 
-- Equation name is '_LC8_A30', type is buried 
_LC8_A30 = LCELL( _EQ023);
  _EQ023 =  _LC1_A30 & !_LC1_A34 &  _LC7_A1
         #  _LC1_A30 &  _LC7_A1 & !_LC8_A1
         # !_LC1_A30 &  _LC1_A34 &  _LC7_A1 &  _LC8_A1;

-- Node name is '|moris_computer:1|ac:9|4bitregister:39|:49' 
-- Equation name is '_LC3_A18', type is buried 
_LC3_A18 = LCELL( _EQ024);
  _EQ024 =  _LC7_A1
         #  AC_Load;

-- Node name is '|moris_computer:1|ac:9|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_A35', type is buried 
_LC5_A35 = DFFE( _EQ025, GLOBAL( clk),  VCC,  VCC,  _LC6_A18);
  _EQ025 = !AC_Clear &  _LC8_A35;

-- Node name is '|moris_computer:1|ac:9|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC2_A25', type is buried 
_LC2_A25 = DFFE( _EQ026, GLOBAL( clk),  VCC,  VCC,  _LC6_A18);
  _EQ026 = !AC_Clear &  _LC8_A25;

-- Node name is '|moris_computer:1|ac:9|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A27', type is buried 
_LC1_A27 = DFFE( _EQ027, GLOBAL( clk),  VCC,  VCC,  _LC6_A18);
  _EQ027 = !AC_Clear &  _LC6_A27
         # !AC_Clear &  _LC7_A27;

-- Node name is '|moris_computer:1|ac:9|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_A32', type is buried 
_LC4_A32 = DFFE( _EQ028, GLOBAL( clk),  VCC,  VCC,  _LC6_A18);
  _EQ028 = !AC_Clear &  _LC8_A32;

-- Node name is '|moris_computer:1|ac:9|4bitregister:40|ha:60|:4' = '|moris_computer:1|ac:9|4bitregister:40|ha:60|c' 
-- Equation name is '_LC1_A25', type is buried 
_LC1_A25 = LCELL( _EQ029);
  _EQ029 =  _LC1_A27 &  _LC2_A1 &  _LC2_A25 &  _LC5_A35;

-- Node name is '|moris_computer:1|ac:9|4bitregister:40|ha:61|:4' = '|moris_computer:1|ac:9|4bitregister:40|ha:61|c' 
-- Equation name is '_LC1_C7', type is buried 
_LC1_C7  = LCELL( _EQ030);
  _EQ030 =  _LC1_A25 &  _LC4_A32;

-- Node name is '|moris_computer:1|ac:9|4bitregister:40|mux2x1:54|:8' = '|moris_computer:1|ac:9|4bitregister:40|mux2x1:54|O' 
-- Equation name is '_LC8_A35', type is buried 
_LC8_A35 = LCELL( _EQ031);
  _EQ031 = !_LC2_A1 &  _LC6_A35
         # !_LC2_A1 &  _LC7_A35
         #  _LC2_A1 & !_LC5_A35;

-- Node name is '|moris_computer:1|ac:9|4bitregister:40|mux2x1:55|:8' = '|moris_computer:1|ac:9|4bitregister:40|mux2x1:55|O' 
-- Equation name is '_LC8_A25', type is buried 
_LC8_A25 = LCELL( _EQ032);
  _EQ032 = !_LC2_A1 &  _LC7_A25
         #  _LC2_A1 &  _LC2_A25 & !_LC5_A35
         #  _LC2_A1 & !_LC2_A25 &  _LC5_A35;

-- Node name is '|moris_computer:1|ac:9|4bitregister:40|mux2x1:56|:5' 
-- Equation name is '_LC6_A27', type is buried 
_LC6_A27 = LCELL( _EQ033);
  _EQ033 = !ALU_S2 & !_LC2_A1 &  _LC3_A27
         #  ALU_S2 & !_LC2_A1 &  _LC5_A27;

-- Node name is '|moris_computer:1|ac:9|4bitregister:40|mux2x1:56|:6' 
-- Equation name is '_LC7_A27', type is buried 
_LC7_A27 = LCELL( _EQ034);
  _EQ034 = !_LC1_A27 &  _LC2_A1 &  _LC2_A25 &  _LC5_A35
         #  _LC1_A27 &  _LC2_A1 & !_LC2_A25
         #  _LC1_A27 &  _LC2_A1 & !_LC5_A35;

-- Node name is '|moris_computer:1|ac:9|4bitregister:40|mux2x1:57|:8' = '|moris_computer:1|ac:9|4bitregister:40|mux2x1:57|O' 
-- Equation name is '_LC8_A32', type is buried 
_LC8_A32 = LCELL( _EQ035);
  _EQ035 = !_LC2_A1 &  _LC7_A32
         # !_LC1_A25 &  _LC2_A1 &  _LC4_A32
         #  _LC1_A25 &  _LC2_A1 & !_LC4_A32;

-- Node name is '|moris_computer:1|ac:9|4bitregister:40|:49' 
-- Equation name is '_LC6_A18', type is buried 
_LC6_A18 = LCELL( _EQ036);
  _EQ036 =  _LC2_A1
         #  AC_Load;

-- Node name is '|moris_computer:1|ac:9|4bitregister:41|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_C6', type is buried 
_LC1_C6  = DFFE( _EQ037, GLOBAL( clk),  VCC,  VCC,  _LC4_A18);
  _EQ037 = !AC_Clear &  _LC7_C6;

-- Node name is '|moris_computer:1|ac:9|4bitregister:41|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_C8', type is buried 
_LC1_C8  = DFFE( _EQ038, GLOBAL( clk),  VCC,  VCC,  _LC4_A18);
  _EQ038 = !AC_Clear &  _LC8_C8;

-- Node name is '|moris_computer:1|ac:9|4bitregister:41|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_C12', type is buried 
_LC1_C12 = DFFE( _EQ039, GLOBAL( clk),  VCC,  VCC,  _LC4_A18);
  _EQ039 = !AC_Clear &  _LC8_C12;

-- Node name is '|moris_computer:1|ac:9|4bitregister:41|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_C18', type is buried 
_LC5_C18 = DFFE( _EQ040, GLOBAL( clk),  VCC,  VCC,  _LC4_A18);
  _EQ040 = !AC_Clear &  _LC8_C18;

-- Node name is '|moris_computer:1|ac:9|4bitregister:41|ha:59|:4' = '|moris_computer:1|ac:9|4bitregister:41|ha:59|c' 
-- Equation name is '_LC4_C7', type is buried 
_LC4_C7  = LCELL( _EQ041);
  _EQ041 =  _LC1_C6 &  _LC1_C7 &  _LC1_C8;

-- Node name is '|moris_computer:1|ac:9|4bitregister:41|ha:61|:3' = '|moris_computer:1|ac:9|4bitregister:41|ha:61|S' 
-- Equation name is '_LC7_C18', type is buried 
_LC7_C18 = LCELL( _EQ042);
  _EQ042 = !_LC1_C12 &  _LC5_C18
         # !_LC4_C7 &  _LC5_C18
         #  _LC1_C12 &  _LC4_C7 & !_LC5_C18;

-- Node name is '|moris_computer:1|ac:9|4bitregister:41|mux2x1:54|:8' = '|moris_computer:1|ac:9|4bitregister:41|mux2x1:54|O' 
-- Equation name is '_LC7_C6', type is buried 
_LC7_C6  = LCELL( _EQ043);
  _EQ043 = !_LC1_C7 &  _LC6_C6
         # !_LC1_C6 &  _LC1_C7;

-- Node name is '|moris_computer:1|ac:9|4bitregister:41|mux2x1:55|:8' = '|moris_computer:1|ac:9|4bitregister:41|mux2x1:55|O' 
-- Equation name is '_LC8_C8', type is buried 
_LC8_C8  = LCELL( _EQ044);
  _EQ044 = !_LC1_C7 &  _LC7_C8
         # !_LC1_C6 &  _LC1_C7 &  _LC1_C8
         #  _LC1_C6 &  _LC1_C7 & !_LC1_C8;

-- Node name is '|moris_computer:1|ac:9|4bitregister:41|mux2x1:56|:8' = '|moris_computer:1|ac:9|4bitregister:41|mux2x1:56|O' 
-- Equation name is '_LC8_C12', type is buried 
_LC8_C12 = LCELL( _EQ045);
  _EQ045 = !_LC1_C7 &  _LC7_C12
         #  _LC1_C7 &  _LC1_C12 & !_LC4_C7
         #  _LC1_C7 & !_LC1_C12 &  _LC4_C7;

-- Node name is '|moris_computer:1|ac:9|4bitregister:41|mux2x1:57|:8' = '|moris_computer:1|ac:9|4bitregister:41|mux2x1:57|O' 
-- Equation name is '_LC8_C18', type is buried 
_LC8_C18 = LCELL( _EQ046);
  _EQ046 = !_LC4_A32 &  _LC6_C18
         # !_LC1_A25 &  _LC6_C18
         #  _LC1_A25 &  _LC4_A32 &  _LC7_C18;

-- Node name is '|moris_computer:1|ac:9|4bitregister:41|:49' 
-- Equation name is '_LC4_A18', type is buried 
_LC4_A18 = LCELL( _EQ047);
  _EQ047 =  _LC1_C7
         #  AC_Load;

-- Node name is '|moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC1_B6', type is buried 
_LC1_B6  = LCELL( _EQ048);
  _EQ048 =  ALU_S0 &  _LC1_A18 &  _LC6_B6
         # !ALU_S0 &  _LC1_A18 & !_LC6_B6
         #  ALU_Cin &  ALU_S0 &  _LC6_B6
         #  ALU_Cin & !ALU_S0 & !_LC6_B6
         #  ALU_Cin &  _LC1_A18 &  _LC6_B6
         #  ALU_Cin &  ALU_S0 &  _LC1_A18;

-- Node name is '|moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC1_B14', type is buried 
_LC1_B14 = LCELL( _EQ049);
  _EQ049 = !ALU_S0 &  ALU_S1 &  _LC1_A18
         # !ALU_S0 &  _LC1_A18 & !_LC1_B7
         #  ALU_S0 & !ALU_S1 &  _LC1_A18 &  _LC1_B7
         # !ALU_S0 & !ALU_S1 & !_LC1_A18 &  _LC1_B7
         #  ALU_S0 &  ALU_S1 & !_LC1_A18
         #  ALU_S0 & !_LC1_A18 & !_LC1_B7;

-- Node name is '|moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|mux4x1:6|~42~1' = '|moris_computer:1|alu:1|alulayer:1|arithmeticlayer:8|mux4x1:6|Q~1' 
-- Equation name is '_LC6_B6', type is buried 
-- synthesized logic cell 
_LC6_B6  = LCELL( _EQ050);
  _EQ050 =  ALU_S1
         # !_LC1_B7;

-- Node name is '|moris_computer:1|alu:1|alulayer:1|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:1|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC2_B14', type is buried 
_LC2_B14 = LCELL( _EQ051);
  _EQ051 =  ALU_S0 &  ALU_S1 & !_LC1_A18
         #  ALU_S0 & !ALU_S1 &  _LC1_A18
         #  ALU_S0 & !ALU_S1 &  _LC1_B7
         # !ALU_S0 &  ALU_S1 &  _LC1_A18 & !_LC1_B7
         #  ALU_S1 & !_LC1_A18 &  _LC1_B7
         # !ALU_S1 &  _LC1_A18 &  _LC1_B7;

-- Node name is '|moris_computer:1|alu:1|alulayer:1|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:1|mux4x1:3|Q~1' 
-- Equation name is '_LC4_B2', type is buried 
-- synthesized logic cell 
_LC4_B2  = LCELL( _EQ052);
  _EQ052 =  ALU_S2 &  ALU_S3 &  _LC1_B2
         #  ALU_S2 & !ALU_S3 &  _LC2_B14;

-- Node name is '|moris_computer:1|alu:1|alulayer:1|mux4x1:3|:59' 
-- Equation name is '_LC4_B14', type is buried 
_LC4_B14 = LCELL( _EQ053);
  _EQ053 =  ALU_Cin & !ALU_S2 & !ALU_S3 & !_LC1_B14
         # !ALU_Cin & !ALU_S2 & !ALU_S3 &  _LC1_B14;

-- Node name is '|moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = LCELL( _EQ054);
  _EQ054 =  _LC1_B6 &  _LC4_B3
         #  _LC1_B2 &  _LC1_B6
         #  _LC1_B2 &  _LC4_B3;

-- Node name is '|moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = LCELL( _EQ055);
  _EQ055 =  ALU_S0 & !ALU_S1 &  _LC1_B2 &  _LC2_B7
         # !ALU_S0 &  _LC1_B2 & !_LC2_B7
         # !ALU_S0 &  ALU_S1 &  _LC1_B2
         # !ALU_S0 & !ALU_S1 & !_LC1_B2 &  _LC2_B7
         #  ALU_S0 & !_LC1_B2 & !_LC2_B7
         #  ALU_S0 &  ALU_S1 & !_LC1_B2;

-- Node name is '|moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|mux4x1:6|:42' = '|moris_computer:1|alu:1|alulayer:15|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC4_B3', type is buried 
_LC4_B3  = LCELL( _EQ056);
  _EQ056 = !ALU_S0 & !ALU_S1 &  _LC2_B7
         #  ALU_S0 & !_LC2_B7
         #  ALU_S0 &  ALU_S1;

-- Node name is '|moris_computer:1|alu:1|alulayer:15|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:15|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC5_B2', type is buried 
_LC5_B2  = LCELL( _EQ057);
  _EQ057 =  ALU_S0 &  ALU_S1 & !_LC1_B2
         #  ALU_S0 & !ALU_S1 &  _LC1_B2
         #  ALU_S0 & !ALU_S1 &  _LC2_B7
         # !ALU_S0 &  ALU_S1 &  _LC1_B2 & !_LC2_B7
         #  ALU_S1 & !_LC1_B2 &  _LC2_B7
         # !ALU_S1 &  _LC1_B2 &  _LC2_B7;

-- Node name is '|moris_computer:1|alu:1|alulayer:15|mux4x1:3|:42' = '|moris_computer:1|alu:1|alulayer:15|mux4x1:3|Q' 
-- Equation name is '_LC7_B2', type is buried 
_LC7_B2  = LCELL( _EQ058);
  _EQ058 = !ALU_S2 &  _LC3_B2
         #  ALU_S2 &  _LC6_B2;

-- Node name is '|moris_computer:1|alu:1|alulayer:15|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:15|mux4x1:3|Q~1' 
-- Equation name is '_LC3_B2', type is buried 
-- synthesized logic cell 
_LC3_B2  = LCELL( _EQ059);
  _EQ059 = !ALU_S3 &  _LC1_B6 & !_LC2_B2
         # !ALU_S3 & !_LC1_B6 &  _LC2_B2
         #  ALU_S3 &  _LC1_A18;

-- Node name is '|moris_computer:1|alu:1|alulayer:15|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:15|mux4x1:3|Q~2' 
-- Equation name is '_LC6_B2', type is buried 
-- synthesized logic cell 
_LC6_B2  = LCELL( _EQ060);
  _EQ060 =  ALU_S3 &  _LC6_B3
         # !ALU_S3 &  _LC5_B2;

-- Node name is '|moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC5_B18', type is buried 
_LC5_B18 = LCELL( _EQ061);
  _EQ061 =  _LC1_B3 &  _LC3_B18
         #  _LC1_B3 &  _LC6_B3
         #  _LC3_B18 &  _LC6_B3;

-- Node name is '|moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC3_B3', type is buried 
_LC3_B3  = LCELL( _EQ062);
  _EQ062 =  ALU_S0 & !ALU_S1 &  _LC6_B3 &  _LC8_B7
         # !ALU_S0 &  _LC6_B3 & !_LC8_B7
         # !ALU_S0 &  ALU_S1 &  _LC6_B3
         # !ALU_S0 & !ALU_S1 & !_LC6_B3 &  _LC8_B7
         #  ALU_S0 & !_LC6_B3 & !_LC8_B7
         #  ALU_S0 &  ALU_S1 & !_LC6_B3;

-- Node name is '|moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|mux4x1:6|:42' = '|moris_computer:1|alu:1|alulayer:20|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC3_B18', type is buried 
_LC3_B18 = LCELL( _EQ063);
  _EQ063 = !ALU_S0 & !ALU_S1 &  _LC8_B7
         #  ALU_S0 & !_LC8_B7
         #  ALU_S0 &  ALU_S1;

-- Node name is '|moris_computer:1|alu:1|alulayer:20|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:20|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC3_B14', type is buried 
_LC3_B14 = LCELL( _EQ064);
  _EQ064 =  ALU_S0 &  ALU_S1 & !_LC6_B3
         #  ALU_S0 & !ALU_S1 &  _LC6_B3
         #  ALU_S0 & !ALU_S1 &  _LC8_B7
         # !ALU_S0 &  ALU_S1 &  _LC6_B3 & !_LC8_B7
         #  ALU_S1 & !_LC6_B3 &  _LC8_B7
         # !ALU_S1 &  _LC6_B3 &  _LC8_B7;

-- Node name is '|moris_computer:1|alu:1|alulayer:20|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:20|mux4x1:3|Q~1' 
-- Equation name is '_LC5_B3', type is buried 
-- synthesized logic cell 
_LC5_B3  = LCELL( _EQ065);
  _EQ065 = !ALU_S3 &  _LC1_B3 & !_LC3_B3
         # !ALU_S3 & !_LC1_B3 &  _LC3_B3
         #  ALU_S3 &  _LC1_B2;

-- Node name is '|moris_computer:1|alu:1|alulayer:20|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:20|mux4x1:3|Q~2' 
-- Equation name is '_LC6_B14', type is buried 
-- synthesized logic cell 
_LC6_B14 = LCELL( _EQ066);
  _EQ066 =  ALU_S3 &  _LC4_B18
         # !ALU_S3 &  _LC3_B14;

-- Node name is '|moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC1_B18', type is buried 
_LC1_B18 = LCELL( _EQ067);
  _EQ067 =  _LC1_B15 &  _LC5_B18
         #  _LC4_B18 &  _LC5_B18
         #  _LC1_B15 &  _LC4_B18;

-- Node name is '|moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC2_B18', type is buried 
_LC2_B18 = LCELL( _EQ068);
  _EQ068 =  ALU_S0 & !ALU_S1 &  _LC4_B18 &  _LC4_G1
         # !ALU_S0 &  _LC4_B18 & !_LC4_G1
         # !ALU_S0 &  ALU_S1 &  _LC4_B18
         # !ALU_S0 & !ALU_S1 & !_LC4_B18 &  _LC4_G1
         #  ALU_S0 & !_LC4_B18 & !_LC4_G1
         #  ALU_S0 &  ALU_S1 & !_LC4_B18;

-- Node name is '|moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|mux4x1:6|:42' = '|moris_computer:1|alu:1|alulayer:23|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC1_B15', type is buried 
_LC1_B15 = LCELL( _EQ069);
  _EQ069 = !ALU_S0 & !ALU_S1 &  _LC4_G1
         #  ALU_S0 & !_LC4_G1
         #  ALU_S0 &  ALU_S1;

-- Node name is '|moris_computer:1|alu:1|alulayer:23|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:23|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC2_G1', type is buried 
_LC2_G1  = LCELL( _EQ070);
  _EQ070 =  ALU_S0 &  ALU_S1 & !_LC4_B18
         #  ALU_S0 & !ALU_S1 &  _LC4_B18
         #  ALU_S0 & !ALU_S1 &  _LC4_G1
         # !ALU_S0 &  ALU_S1 &  _LC4_B18 & !_LC4_G1
         #  ALU_S1 & !_LC4_B18 &  _LC4_G1
         # !ALU_S1 &  _LC4_B18 &  _LC4_G1;

-- Node name is '|moris_computer:1|alu:1|alulayer:23|mux4x1:3|:42' = '|moris_computer:1|alu:1|alulayer:23|mux4x1:3|Q' 
-- Equation name is '_LC7_B18', type is buried 
_LC7_B18 = LCELL( _EQ071);
  _EQ071 = !ALU_S2 &  _LC6_B18
         #  ALU_S2 &  _LC4_A7;

-- Node name is '|moris_computer:1|alu:1|alulayer:23|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:23|mux4x1:3|Q~1' 
-- Equation name is '_LC6_B18', type is buried 
-- synthesized logic cell 
_LC6_B18 = LCELL( _EQ072);
  _EQ072 = !ALU_S3 & !_LC2_B18 &  _LC5_B18
         # !ALU_S3 &  _LC2_B18 & !_LC5_B18
         #  ALU_S3 &  _LC6_B3;

-- Node name is '|moris_computer:1|alu:1|alulayer:23|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:23|mux4x1:3|Q~2' 
-- Equation name is '_LC4_A7', type is buried 
-- synthesized logic cell 
_LC4_A7  = LCELL( _EQ073);
  _EQ073 =  ALU_S3 &  _LC1_A7
         # !ALU_S3 &  _LC2_G1;

-- Node name is '|moris_computer:1|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|~10~1' = '|moris_computer:1|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|cout~1' 
-- Equation name is '_LC2_A35', type is buried 
-- synthesized logic cell 
_LC2_A35 = LCELL( _EQ074);
  _EQ074 = !ALU_S0 & !ALU_S1 &  _LC1_A30 &  _LC2_A14
         #  ALU_S0 &  _LC1_A30 & !_LC2_A14
         #  ALU_S0 &  ALU_S1 &  _LC1_A30;

-- Node name is '|moris_computer:1|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC3_A30', type is buried 
_LC3_A30 = LCELL( _EQ075);
  _EQ075 =  ALU_S0 & !ALU_S1 &  _LC1_A30 &  _LC2_A14
         # !ALU_S0 &  _LC1_A30 & !_LC2_A14
         # !ALU_S0 &  ALU_S1 &  _LC1_A30
         # !ALU_S0 & !ALU_S1 & !_LC1_A30 &  _LC2_A14
         #  ALU_S0 & !_LC1_A30 & !_LC2_A14
         #  ALU_S0 &  ALU_S1 & !_LC1_A30;

-- Node name is '|moris_computer:1|alu:1|alulayer:64|arithmeticlayer:8|fulladder:12|:8' 
-- Equation name is '_LC2_A30', type is buried 
_LC2_A30 = LCELL( _EQ076);
  _EQ076 =  _LC3_A30 &  _LC5_A30;

-- Node name is '|moris_computer:1|alu:1|alulayer:64|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:64|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC8_A23', type is buried 
_LC8_A23 = LCELL( _EQ077);
  _EQ077 =  ALU_S0 &  ALU_S1 & !_LC1_A30
         #  ALU_S0 & !ALU_S1 &  _LC1_A30
         #  ALU_S0 & !ALU_S1 &  _LC2_A14
         # !ALU_S0 &  ALU_S1 &  _LC1_A30 & !_LC2_A14
         #  ALU_S1 & !_LC1_A30 &  _LC2_A14
         # !ALU_S1 &  _LC1_A30 &  _LC2_A14;

-- Node name is '|moris_computer:1|alu:1|alulayer:64|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:64|mux4x1:3|Q~1' 
-- Equation name is '_LC6_A30', type is buried 
-- synthesized logic cell 
_LC6_A30 = LCELL( _EQ078);
  _EQ078 = !ALU_S3 & !_LC3_A30 &  _LC5_A30
         # !ALU_S3 &  _LC3_A30 & !_LC5_A30
         #  ALU_S3 &  _LC1_A34;

-- Node name is '|moris_computer:1|alu:1|alulayer:64|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:64|mux4x1:3|Q~2' 
-- Equation name is '_LC6_A23', type is buried 
-- synthesized logic cell 
_LC6_A23 = LCELL( _EQ079);
  _EQ079 =  ALU_S3 &  _LC5_A35
         # !ALU_S3 &  _LC8_A23;

-- Node name is '|moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC5_A30', type is buried 
_LC5_A30 = LCELL( _EQ080);
  _EQ080 =  _LC2_A16 &  _LC4_A30
         #  _LC1_A34 &  _LC2_A16
         #  _LC1_A34 &  _LC4_A30;

-- Node name is '|moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC4_A16', type is buried 
_LC4_A16 = LCELL( _EQ081);
  _EQ081 =  ALU_S0 & !ALU_S1 &  _LC1_A14 &  _LC1_A34
         # !ALU_S0 & !_LC1_A14 &  _LC1_A34
         # !ALU_S0 &  ALU_S1 &  _LC1_A34
         # !ALU_S0 & !ALU_S1 &  _LC1_A14 & !_LC1_A34
         #  ALU_S0 & !_LC1_A14 & !_LC1_A34
         #  ALU_S0 &  ALU_S1 & !_LC1_A34;

-- Node name is '|moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|mux4x1:6|:42' = '|moris_computer:1|alu:1|alulayer:69|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC4_A30', type is buried 
_LC4_A30 = LCELL( _EQ082);
  _EQ082 = !ALU_S0 & !ALU_S1 &  _LC1_A14
         #  ALU_S0 & !_LC1_A14
         #  ALU_S0 &  ALU_S1;

-- Node name is '|moris_computer:1|alu:1|alulayer:69|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:69|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC7_A16', type is buried 
_LC7_A16 = LCELL( _EQ083);
  _EQ083 =  ALU_S0 &  ALU_S1 & !_LC1_A34
         #  ALU_S0 & !ALU_S1 &  _LC1_A34
         #  ALU_S0 & !ALU_S1 &  _LC1_A14
         # !ALU_S0 &  ALU_S1 & !_LC1_A14 &  _LC1_A34
         #  ALU_S1 &  _LC1_A14 & !_LC1_A34
         # !ALU_S1 &  _LC1_A14 &  _LC1_A34;

-- Node name is '|moris_computer:1|alu:1|alulayer:69|mux4x1:3|:42' = '|moris_computer:1|alu:1|alulayer:69|mux4x1:3|Q' 
-- Equation name is '_LC1_A16', type is buried 
_LC1_A16 = LCELL( _EQ084);
  _EQ084 = !ALU_S2 &  _LC6_A16
         #  ALU_S2 &  _LC8_A16;

-- Node name is '|moris_computer:1|alu:1|alulayer:69|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:69|mux4x1:3|Q~1' 
-- Equation name is '_LC6_A16', type is buried 
-- synthesized logic cell 
_LC6_A16 = LCELL( _EQ085);
  _EQ085 = !ALU_S3 &  _LC2_A16 & !_LC4_A16
         # !ALU_S3 & !_LC2_A16 &  _LC4_A16
         #  ALU_S3 &  _LC1_A11;

-- Node name is '|moris_computer:1|alu:1|alulayer:69|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:69|mux4x1:3|Q~2' 
-- Equation name is '_LC8_A16', type is buried 
-- synthesized logic cell 
_LC8_A16 = LCELL( _EQ086);
  _EQ086 =  ALU_S3 &  _LC1_A30
         # !ALU_S3 &  _LC7_A16;

-- Node name is '|moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC2_A16', type is buried 
_LC2_A16 = LCELL( _EQ087);
  _EQ087 =  _LC2_A11 &  _LC5_A16
         #  _LC1_A11 &  _LC2_A11
         #  _LC1_A11 &  _LC5_A16;

-- Node name is '|moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC3_A11', type is buried 
_LC3_A11 = LCELL( _EQ088);
  _EQ088 =  ALU_S0 & !ALU_S1 &  _LC1_A10 &  _LC1_A11
         # !ALU_S0 & !_LC1_A10 &  _LC1_A11
         # !ALU_S0 &  ALU_S1 &  _LC1_A11
         # !ALU_S0 & !ALU_S1 &  _LC1_A10 & !_LC1_A11
         #  ALU_S0 & !_LC1_A10 & !_LC1_A11
         #  ALU_S0 &  ALU_S1 & !_LC1_A11;

-- Node name is '|moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|mux4x1:6|:42' = '|moris_computer:1|alu:1|alulayer:73|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC5_A16', type is buried 
_LC5_A16 = LCELL( _EQ089);
  _EQ089 = !ALU_S0 & !ALU_S1 &  _LC1_A10
         #  ALU_S0 & !_LC1_A10
         #  ALU_S0 &  ALU_S1;

-- Node name is '|moris_computer:1|alu:1|alulayer:73|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:73|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC5_A11', type is buried 
_LC5_A11 = LCELL( _EQ090);
  _EQ090 =  ALU_S0 &  ALU_S1 & !_LC1_A11
         #  ALU_S0 & !ALU_S1 &  _LC1_A11
         #  ALU_S0 & !ALU_S1 &  _LC1_A10
         # !ALU_S0 &  ALU_S1 & !_LC1_A10 &  _LC1_A11
         #  ALU_S1 &  _LC1_A10 & !_LC1_A11
         # !ALU_S1 &  _LC1_A10 &  _LC1_A11;

-- Node name is '|moris_computer:1|alu:1|alulayer:73|mux4x1:3|:42' = '|moris_computer:1|alu:1|alulayer:73|mux4x1:3|Q' 
-- Equation name is '_LC7_A11', type is buried 
_LC7_A11 = LCELL( _EQ091);
  _EQ091 = !ALU_S2 &  _LC4_A11
         #  ALU_S2 &  _LC6_A11;

-- Node name is '|moris_computer:1|alu:1|alulayer:73|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:73|mux4x1:3|Q~1' 
-- Equation name is '_LC4_A11', type is buried 
-- synthesized logic cell 
_LC4_A11 = LCELL( _EQ092);
  _EQ092 = !ALU_S3 &  _LC2_A11 & !_LC3_A11
         # !ALU_S3 & !_LC2_A11 &  _LC3_A11
         #  ALU_S3 &  _LC1_A7;

-- Node name is '|moris_computer:1|alu:1|alulayer:73|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:73|mux4x1:3|Q~2' 
-- Equation name is '_LC6_A11', type is buried 
-- synthesized logic cell 
_LC6_A11 = LCELL( _EQ093);
  _EQ093 =  ALU_S3 &  _LC1_A34
         # !ALU_S3 &  _LC5_A11;

-- Node name is '|moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC2_A11', type is buried 
_LC2_A11 = LCELL( _EQ094);
  _EQ094 =  _LC1_B18 &  _LC2_A10
         #  _LC1_A7 &  _LC1_B18
         #  _LC1_A7 &  _LC2_A10;

-- Node name is '|moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC2_A7', type is buried 
_LC2_A7  = LCELL( _EQ095);
  _EQ095 =  ALU_S0 & !ALU_S1 &  _LC1_A7 &  _LC3_A10
         # !ALU_S0 &  _LC1_A7 & !_LC3_A10
         # !ALU_S0 &  ALU_S1 &  _LC1_A7
         # !ALU_S0 & !ALU_S1 & !_LC1_A7 &  _LC3_A10
         #  ALU_S0 & !_LC1_A7 & !_LC3_A10
         #  ALU_S0 &  ALU_S1 & !_LC1_A7;

-- Node name is '|moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|mux4x1:6|:42' = '|moris_computer:1|alu:1|alulayer:77|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC2_A10', type is buried 
_LC2_A10 = LCELL( _EQ096);
  _EQ096 = !ALU_S0 & !ALU_S1 &  _LC3_A10
         #  ALU_S0 & !_LC3_A10
         #  ALU_S0 &  ALU_S1;

-- Node name is '|moris_computer:1|alu:1|alulayer:77|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:77|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC5_A7', type is buried 
_LC5_A7  = LCELL( _EQ097);
  _EQ097 =  ALU_S0 &  ALU_S1 & !_LC1_A7
         #  ALU_S0 & !ALU_S1 &  _LC1_A7
         #  ALU_S0 & !ALU_S1 &  _LC3_A10
         # !ALU_S0 &  ALU_S1 &  _LC1_A7 & !_LC3_A10
         #  ALU_S1 & !_LC1_A7 &  _LC3_A10
         # !ALU_S1 &  _LC1_A7 &  _LC3_A10;

-- Node name is '|moris_computer:1|alu:1|alulayer:77|mux4x1:3|:42' = '|moris_computer:1|alu:1|alulayer:77|mux4x1:3|Q' 
-- Equation name is '_LC7_A7', type is buried 
_LC7_A7  = LCELL( _EQ098);
  _EQ098 = !ALU_S2 &  _LC3_A7
         #  ALU_S2 &  _LC6_A7;

-- Node name is '|moris_computer:1|alu:1|alulayer:77|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:77|mux4x1:3|Q~1' 
-- Equation name is '_LC3_A7', type is buried 
-- synthesized logic cell 
_LC3_A7  = LCELL( _EQ099);
  _EQ099 = !ALU_S3 &  _LC1_B18 & !_LC2_A7
         # !ALU_S3 & !_LC1_B18 &  _LC2_A7
         #  ALU_S3 &  _LC4_B18;

-- Node name is '|moris_computer:1|alu:1|alulayer:77|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:77|mux4x1:3|Q~2' 
-- Equation name is '_LC6_A7', type is buried 
-- synthesized logic cell 
_LC6_A7  = LCELL( _EQ100);
  _EQ100 =  ALU_S3 &  _LC1_A11
         # !ALU_S3 &  _LC5_A7;

-- Node name is '|moris_computer:1|alu:1|alulayer:80|arithmeticlayer:8|fulladder:12|~7~1' = '|moris_computer:1|alu:1|alulayer:80|arithmeticlayer:8|fulladder:12|S~1' 
-- Equation name is '_LC1_C18', type is buried 
-- synthesized logic cell 
_LC1_C18 = LCELL( _EQ101);
  _EQ101 = !ALU_S0 & !_LC5_C17 &  _LC5_C18
         # !ALU_S0 &  ALU_S1 &  _LC5_C18
         # !ALU_S0 & !ALU_S1 &  _LC5_C17 & !_LC5_C18
         #  ALU_S0 & !ALU_S1 &  _LC5_C17 &  _LC5_C18
         #  ALU_S0 & !_LC5_C17 & !_LC5_C18
         #  ALU_S0 &  ALU_S1 & !_LC5_C18;

-- Node name is '|moris_computer:1|alu:1|alulayer:80|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:80|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC3_C18', type is buried 
_LC3_C18 = LCELL( _EQ102);
  _EQ102 =  ALU_S0 &  ALU_S1 & !_LC5_C18
         #  ALU_S0 & !ALU_S1 &  _LC5_C17
         #  ALU_S0 & !ALU_S1 &  _LC5_C18
         #  ALU_S1 &  _LC5_C17 & !_LC5_C18
         # !ALU_S0 &  ALU_S1 & !_LC5_C17 &  _LC5_C18
         # !ALU_S1 &  _LC5_C17 &  _LC5_C18;

-- Node name is '|moris_computer:1|alu:1|alulayer:80|mux4x1:3|:42' = '|moris_computer:1|alu:1|alulayer:80|mux4x1:3|Q' 
-- Equation name is '_LC6_C18', type is buried 
_LC6_C18 = LCELL( _EQ103);
  _EQ103 = !ALU_S2 &  _LC2_C18
         #  ALU_S2 & !ALU_S3 &  _LC3_C18;

-- Node name is '|moris_computer:1|alu:1|alulayer:80|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:80|mux4x1:3|Q~1' 
-- Equation name is '_LC2_C18', type is buried 
-- synthesized logic cell 
_LC2_C18 = LCELL( _EQ104);
  _EQ104 = !ALU_S3 & !_LC1_C18 &  _LC2_C12
         # !ALU_S3 &  _LC1_C18 & !_LC2_C12
         #  ALU_S3 &  _LC1_C12;

-- Node name is '|moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC2_C12', type is buried 
_LC2_C12 = LCELL( _EQ105);
  _EQ105 =  _LC1_C14 &  _LC5_C12
         #  _LC1_C12 &  _LC5_C12
         #  _LC1_C12 &  _LC1_C14;

-- Node name is '|moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC3_C12', type is buried 
_LC3_C12 = LCELL( _EQ106);
  _EQ106 =  ALU_S0 & !ALU_S1 &  _LC1_C12 &  _LC1_C17
         # !ALU_S0 &  _LC1_C12 & !_LC1_C17
         # !ALU_S0 &  ALU_S1 &  _LC1_C12
         # !ALU_S0 & !ALU_S1 & !_LC1_C12 &  _LC1_C17
         #  ALU_S0 & !_LC1_C12 & !_LC1_C17
         #  ALU_S0 &  ALU_S1 & !_LC1_C12;

-- Node name is '|moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|mux4x1:6|:42' = '|moris_computer:1|alu:1|alulayer:84|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC1_C14', type is buried 
_LC1_C14 = LCELL( _EQ107);
  _EQ107 = !ALU_S0 & !ALU_S1 &  _LC1_C17
         #  ALU_S0 & !_LC1_C17
         #  ALU_S0 &  ALU_S1;

-- Node name is '|moris_computer:1|alu:1|alulayer:84|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:84|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC6_C14', type is buried 
_LC6_C14 = LCELL( _EQ108);
  _EQ108 =  ALU_S0 &  ALU_S1 & !_LC1_C12
         #  ALU_S0 & !ALU_S1 &  _LC1_C17
         #  ALU_S0 & !ALU_S1 &  _LC1_C12
         #  ALU_S1 & !_LC1_C12 &  _LC1_C17
         # !ALU_S0 &  ALU_S1 &  _LC1_C12 & !_LC1_C17
         # !ALU_S1 &  _LC1_C12 &  _LC1_C17;

-- Node name is '|moris_computer:1|alu:1|alulayer:84|mux4x1:3|:42' = '|moris_computer:1|alu:1|alulayer:84|mux4x1:3|Q' 
-- Equation name is '_LC7_C12', type is buried 
_LC7_C12 = LCELL( _EQ109);
  _EQ109 = !ALU_S2 &  _LC6_C12
         #  ALU_S2 &  _LC4_C18;

-- Node name is '|moris_computer:1|alu:1|alulayer:84|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:84|mux4x1:3|Q~1' 
-- Equation name is '_LC6_C12', type is buried 
-- synthesized logic cell 
_LC6_C12 = LCELL( _EQ110);
  _EQ110 = !ALU_S3 & !_LC3_C12 &  _LC5_C12
         # !ALU_S3 &  _LC3_C12 & !_LC5_C12
         #  ALU_S3 &  _LC1_C8;

-- Node name is '|moris_computer:1|alu:1|alulayer:84|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:84|mux4x1:3|Q~2' 
-- Equation name is '_LC4_C18', type is buried 
-- synthesized logic cell 
_LC4_C18 = LCELL( _EQ111);
  _EQ111 = !ALU_S3 &  _LC6_C14
         #  ALU_S3 &  _LC5_C18;

-- Node name is '|moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC5_C12', type is buried 
_LC5_C12 = LCELL( _EQ112);
  _EQ112 =  _LC2_C8 &  _LC4_C12
         #  _LC1_C8 &  _LC2_C8
         #  _LC1_C8 &  _LC4_C12;

-- Node name is '|moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC3_C8', type is buried 
_LC3_C8  = LCELL( _EQ113);
  _EQ113 =  ALU_S0 & !ALU_S1 &  _LC1_C8 &  _LC1_C9
         # !ALU_S0 &  _LC1_C8 & !_LC1_C9
         # !ALU_S0 &  ALU_S1 &  _LC1_C8
         # !ALU_S0 & !ALU_S1 & !_LC1_C8 &  _LC1_C9
         #  ALU_S0 & !_LC1_C8 & !_LC1_C9
         #  ALU_S0 &  ALU_S1 & !_LC1_C8;

-- Node name is '|moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|mux4x1:6|:42' = '|moris_computer:1|alu:1|alulayer:88|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC4_C12', type is buried 
_LC4_C12 = LCELL( _EQ114);
  _EQ114 = !ALU_S0 & !ALU_S1 &  _LC1_C9
         #  ALU_S0 & !_LC1_C9
         #  ALU_S0 &  ALU_S1;

-- Node name is '|moris_computer:1|alu:1|alulayer:88|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:88|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC5_C8', type is buried 
_LC5_C8  = LCELL( _EQ115);
  _EQ115 =  ALU_S0 &  ALU_S1 & !_LC1_C8
         #  ALU_S0 & !ALU_S1 &  _LC1_C9
         #  ALU_S0 & !ALU_S1 &  _LC1_C8
         #  ALU_S1 & !_LC1_C8 &  _LC1_C9
         # !ALU_S0 &  ALU_S1 &  _LC1_C8 & !_LC1_C9
         # !ALU_S1 &  _LC1_C8 &  _LC1_C9;

-- Node name is '|moris_computer:1|alu:1|alulayer:88|mux4x1:3|:42' = '|moris_computer:1|alu:1|alulayer:88|mux4x1:3|Q' 
-- Equation name is '_LC7_C8', type is buried 
_LC7_C8  = LCELL( _EQ116);
  _EQ116 = !ALU_S2 &  _LC4_C8
         #  ALU_S2 &  _LC6_C8;

-- Node name is '|moris_computer:1|alu:1|alulayer:88|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:88|mux4x1:3|Q~1' 
-- Equation name is '_LC4_C8', type is buried 
-- synthesized logic cell 
_LC4_C8  = LCELL( _EQ117);
  _EQ117 = !ALU_S3 &  _LC2_C8 & !_LC3_C8
         # !ALU_S3 & !_LC2_C8 &  _LC3_C8
         #  ALU_S3 &  _LC1_C6;

-- Node name is '|moris_computer:1|alu:1|alulayer:88|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:88|mux4x1:3|Q~2' 
-- Equation name is '_LC6_C8', type is buried 
-- synthesized logic cell 
_LC6_C8  = LCELL( _EQ118);
  _EQ118 =  ALU_S3 &  _LC1_C12
         # !ALU_S3 &  _LC5_C8;

-- Node name is '|moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC2_C8', type is buried 
_LC2_C8  = LCELL( _EQ119);
  _EQ119 =  _LC3_A16 &  _LC5_C20
         #  _LC1_C6 &  _LC5_C20
         #  _LC1_C6 &  _LC3_A16;

-- Node name is '|moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC2_C6', type is buried 
_LC2_C6  = LCELL( _EQ120);
  _EQ120 =  ALU_S0 & !ALU_S1 &  _LC1_C6 &  _LC4_C9
         # !ALU_S0 &  _LC1_C6 & !_LC4_C9
         # !ALU_S0 &  ALU_S1 &  _LC1_C6
         # !ALU_S0 & !ALU_S1 & !_LC1_C6 &  _LC4_C9
         #  ALU_S0 & !_LC1_C6 & !_LC4_C9
         #  ALU_S0 &  ALU_S1 & !_LC1_C6;

-- Node name is '|moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|mux4x1:6|:42' = '|moris_computer:1|alu:1|alulayer:92|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC3_A16', type is buried 
_LC3_A16 = LCELL( _EQ121);
  _EQ121 = !ALU_S0 & !ALU_S1 &  _LC4_C9
         #  ALU_S0 & !_LC4_C9
         #  ALU_S0 &  ALU_S1;

-- Node name is '|moris_computer:1|alu:1|alulayer:92|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:92|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC4_C6', type is buried 
_LC4_C6  = LCELL( _EQ122);
  _EQ122 =  ALU_S0 &  ALU_S1 & !_LC1_C6
         #  ALU_S0 & !ALU_S1 &  _LC4_C9
         #  ALU_S0 & !ALU_S1 &  _LC1_C6
         #  ALU_S1 & !_LC1_C6 &  _LC4_C9
         # !ALU_S0 &  ALU_S1 &  _LC1_C6 & !_LC4_C9
         # !ALU_S1 &  _LC1_C6 &  _LC4_C9;

-- Node name is '|moris_computer:1|alu:1|alulayer:92|mux4x1:3|:42' = '|moris_computer:1|alu:1|alulayer:92|mux4x1:3|Q' 
-- Equation name is '_LC6_C6', type is buried 
_LC6_C6  = LCELL( _EQ123);
  _EQ123 = !ALU_S2 &  _LC3_C6
         #  ALU_S2 &  _LC5_C6;

-- Node name is '|moris_computer:1|alu:1|alulayer:92|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:92|mux4x1:3|Q~1' 
-- Equation name is '_LC3_C6', type is buried 
-- synthesized logic cell 
_LC3_C6  = LCELL( _EQ124);
  _EQ124 = !ALU_S3 & !_LC2_C6 &  _LC5_C20
         # !ALU_S3 &  _LC2_C6 & !_LC5_C20
         #  ALU_S3 &  _LC4_A32;

-- Node name is '|moris_computer:1|alu:1|alulayer:92|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:92|mux4x1:3|Q~2' 
-- Equation name is '_LC5_C6', type is buried 
-- synthesized logic cell 
_LC5_C6  = LCELL( _EQ125);
  _EQ125 =  ALU_S3 &  _LC1_C8
         # !ALU_S3 &  _LC4_C6;

-- Node name is '|moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC5_C20', type is buried 
_LC5_C20 = LCELL( _EQ126);
  _EQ126 =  _LC1_A32 &  _LC1_C20
         #  _LC1_A32 &  _LC4_A32
         #  _LC1_C20 &  _LC4_A32;

-- Node name is '|moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC2_A32', type is buried 
_LC2_A32 = LCELL( _EQ127);
  _EQ127 =  ALU_S0 & !ALU_S1 &  _LC2_A36 &  _LC4_A32
         # !ALU_S0 & !_LC2_A36 &  _LC4_A32
         # !ALU_S0 &  ALU_S1 &  _LC4_A32
         # !ALU_S0 & !ALU_S1 &  _LC2_A36 & !_LC4_A32
         #  ALU_S0 & !_LC2_A36 & !_LC4_A32
         #  ALU_S0 &  ALU_S1 & !_LC4_A32;

-- Node name is '|moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|mux4x1:6|:42' = '|moris_computer:1|alu:1|alulayer:96|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC1_C20', type is buried 
_LC1_C20 = LCELL( _EQ128);
  _EQ128 = !ALU_S0 & !ALU_S1 &  _LC2_A36
         #  ALU_S0 & !_LC2_A36
         #  ALU_S0 &  ALU_S1;

-- Node name is '|moris_computer:1|alu:1|alulayer:96|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:96|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC1_A23', type is buried 
_LC1_A23 = LCELL( _EQ129);
  _EQ129 =  ALU_S0 &  ALU_S1 & !_LC4_A32
         #  ALU_S0 & !ALU_S1 &  _LC2_A36
         #  ALU_S0 & !ALU_S1 &  _LC4_A32
         #  ALU_S1 &  _LC2_A36 & !_LC4_A32
         # !ALU_S0 &  ALU_S1 & !_LC2_A36 &  _LC4_A32
         # !ALU_S1 &  _LC2_A36 &  _LC4_A32;

-- Node name is '|moris_computer:1|alu:1|alulayer:96|mux4x1:3|:42' = '|moris_computer:1|alu:1|alulayer:96|mux4x1:3|Q' 
-- Equation name is '_LC7_A32', type is buried 
_LC7_A32 = LCELL( _EQ130);
  _EQ130 = !ALU_S2 &  _LC5_A32
         #  ALU_S2 &  _LC6_A32;

-- Node name is '|moris_computer:1|alu:1|alulayer:96|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:96|mux4x1:3|Q~1' 
-- Equation name is '_LC5_A32', type is buried 
-- synthesized logic cell 
_LC5_A32 = LCELL( _EQ131);
  _EQ131 = !ALU_S3 &  _LC1_A32 & !_LC2_A32
         # !ALU_S3 & !_LC1_A32 &  _LC2_A32
         #  ALU_S3 &  _LC1_A27;

-- Node name is '|moris_computer:1|alu:1|alulayer:96|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:96|mux4x1:3|Q~2' 
-- Equation name is '_LC6_A32', type is buried 
-- synthesized logic cell 
_LC6_A32 = LCELL( _EQ132);
  _EQ132 =  ALU_S3 &  _LC1_C6
         # !ALU_S3 &  _LC1_A23;

-- Node name is '|moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC1_A32', type is buried 
_LC1_A32 = LCELL( _EQ133);
  _EQ133 =  _LC1_A21 &  _LC3_A32
         #  _LC1_A21 &  _LC1_A27
         #  _LC1_A27 &  _LC3_A32;

-- Node name is '|moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC2_A27', type is buried 
_LC2_A27 = LCELL( _EQ134);
  _EQ134 =  ALU_S0 & !ALU_S1 &  _LC1_A20 &  _LC1_A27
         # !ALU_S0 & !_LC1_A20 &  _LC1_A27
         # !ALU_S0 &  ALU_S1 &  _LC1_A27
         # !ALU_S0 & !ALU_S1 &  _LC1_A20 & !_LC1_A27
         #  ALU_S0 & !_LC1_A20 & !_LC1_A27
         #  ALU_S0 &  ALU_S1 & !_LC1_A27;

-- Node name is '|moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|mux4x1:6|:42' = '|moris_computer:1|alu:1|alulayer:100|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC3_A32', type is buried 
_LC3_A32 = LCELL( _EQ135);
  _EQ135 = !ALU_S0 & !ALU_S1 &  _LC1_A20
         #  ALU_S0 & !_LC1_A20
         #  ALU_S0 &  ALU_S1;

-- Node name is '|moris_computer:1|alu:1|alulayer:100|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:100|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC4_A27', type is buried 
_LC4_A27 = LCELL( _EQ136);
  _EQ136 =  ALU_S0 &  ALU_S1 & !_LC1_A27
         #  ALU_S0 & !ALU_S1 &  _LC1_A20
         #  ALU_S0 & !ALU_S1 &  _LC1_A27
         #  ALU_S1 &  _LC1_A20 & !_LC1_A27
         # !ALU_S0 &  ALU_S1 & !_LC1_A20 &  _LC1_A27
         # !ALU_S1 &  _LC1_A20 &  _LC1_A27;

-- Node name is '|moris_computer:1|alu:1|alulayer:100|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:100|mux4x1:3|Q~1' 
-- Equation name is '_LC3_A27', type is buried 
-- synthesized logic cell 
_LC3_A27 = LCELL( _EQ137);
  _EQ137 = !ALU_S3 &  _LC1_A21 & !_LC2_A27
         # !ALU_S3 & !_LC1_A21 &  _LC2_A27
         #  ALU_S3 &  _LC2_A25;

-- Node name is '|moris_computer:1|alu:1|alulayer:100|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:100|mux4x1:3|Q~2' 
-- Equation name is '_LC5_A27', type is buried 
-- synthesized logic cell 
_LC5_A27 = LCELL( _EQ138);
  _EQ138 =  ALU_S3 &  _LC4_A32
         # !ALU_S3 &  _LC4_A27;

-- Node name is '|moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC1_A21', type is buried 
_LC1_A21 = LCELL( _EQ139);
  _EQ139 =  _LC2_A21 &  _LC4_A35
         #  _LC2_A25 &  _LC4_A35
         #  _LC2_A21 &  _LC2_A25;

-- Node name is '|moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|fulladder:12|:6' 
-- Equation name is '_LC3_A25', type is buried 
_LC3_A25 = LCELL( _EQ140);
  _EQ140 =  ALU_S0 & !ALU_S1 &  _LC2_A20 &  _LC2_A25
         # !ALU_S0 & !_LC2_A20 &  _LC2_A25
         # !ALU_S0 &  ALU_S1 &  _LC2_A25
         # !ALU_S0 & !ALU_S1 &  _LC2_A20 & !_LC2_A25
         #  ALU_S0 & !_LC2_A20 & !_LC2_A25
         #  ALU_S0 &  ALU_S1 & !_LC2_A25;

-- Node name is '|moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|mux4x1:6|:42' = '|moris_computer:1|alu:1|alulayer:104|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC2_A21', type is buried 
_LC2_A21 = LCELL( _EQ141);
  _EQ141 = !ALU_S0 & !ALU_S1 &  _LC2_A20
         #  ALU_S0 & !_LC2_A20
         #  ALU_S0 &  ALU_S1;

-- Node name is '|moris_computer:1|alu:1|alulayer:104|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:104|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC5_A25', type is buried 
_LC5_A25 = LCELL( _EQ142);
  _EQ142 =  ALU_S0 &  ALU_S1 & !_LC2_A25
         #  ALU_S0 & !ALU_S1 &  _LC2_A20
         #  ALU_S0 & !ALU_S1 &  _LC2_A25
         #  ALU_S1 &  _LC2_A20 & !_LC2_A25
         # !ALU_S0 &  ALU_S1 & !_LC2_A20 &  _LC2_A25
         # !ALU_S1 &  _LC2_A20 &  _LC2_A25;

-- Node name is '|moris_computer:1|alu:1|alulayer:104|mux4x1:3|:42' = '|moris_computer:1|alu:1|alulayer:104|mux4x1:3|Q' 
-- Equation name is '_LC7_A25', type is buried 
_LC7_A25 = LCELL( _EQ143);
  _EQ143 = !ALU_S2 &  _LC4_A25
         #  ALU_S2 &  _LC6_A25;

-- Node name is '|moris_computer:1|alu:1|alulayer:104|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:104|mux4x1:3|Q~1' 
-- Equation name is '_LC4_A25', type is buried 
-- synthesized logic cell 
_LC4_A25 = LCELL( _EQ144);
  _EQ144 = !ALU_S3 & !_LC3_A25 &  _LC4_A35
         # !ALU_S3 &  _LC3_A25 & !_LC4_A35
         #  ALU_S3 &  _LC5_A35;

-- Node name is '|moris_computer:1|alu:1|alulayer:104|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:104|mux4x1:3|Q~2' 
-- Equation name is '_LC6_A25', type is buried 
-- synthesized logic cell 
_LC6_A25 = LCELL( _EQ145);
  _EQ145 =  ALU_S3 &  _LC1_A27
         # !ALU_S3 &  _LC5_A25;

-- Node name is '|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|:10' = '|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|cout' 
-- Equation name is '_LC4_A35', type is buried 
_LC4_A35 = LCELL( _EQ146);
  _EQ146 =  _LC2_A30 &  _LC5_A35
         #  _LC2_A35 &  _LC5_A35
         #  _LC1_A35 &  _LC2_A30
         #  _LC1_A35 &  _LC2_A35
         #  _LC1_A35 &  _LC5_A35;

-- Node name is '|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|:7' = '|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|fulladder:12|S' 
-- Equation name is '_LC3_A35', type is buried 
_LC3_A35 = LCELL( _EQ147);
  _EQ147 =  _LC1_A35 &  _LC2_A30 &  _LC5_A35
         #  _LC1_A35 &  _LC2_A35 &  _LC5_A35
         # !_LC1_A35 &  _LC2_A30 & !_LC5_A35
         # !_LC1_A35 &  _LC2_A35 & !_LC5_A35
         # !_LC1_A35 & !_LC2_A30 & !_LC2_A35 &  _LC5_A35
         #  _LC1_A35 & !_LC2_A30 & !_LC2_A35 & !_LC5_A35;

-- Node name is '|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|mux4x1:6|:42' = '|moris_computer:1|alu:1|alulayer:108|arithmeticlayer:8|mux4x1:6|Q' 
-- Equation name is '_LC1_A35', type is buried 
_LC1_A35 = LCELL( _EQ148);
  _EQ148 = !ALU_S0 & !ALU_S1 &  _LC5_A20
         #  ALU_S0 & !_LC5_A20
         #  ALU_S0 &  ALU_S1;

-- Node name is '|moris_computer:1|alu:1|alulayer:108|logiclayer:2|mux4x1:2|:42' = '|moris_computer:1|alu:1|alulayer:108|logiclayer:2|mux4x1:2|Q' 
-- Equation name is '_LC3_A23', type is buried 
_LC3_A23 = LCELL( _EQ149);
  _EQ149 =  ALU_S0 &  ALU_S1 & !_LC5_A35
         #  ALU_S0 & !ALU_S1 &  _LC5_A20
         #  ALU_S0 & !ALU_S1 &  _LC5_A35
         #  ALU_S1 &  _LC5_A20 & !_LC5_A35
         # !ALU_S0 &  ALU_S1 & !_LC5_A20 &  _LC5_A35
         # !ALU_S1 &  _LC5_A20 &  _LC5_A35;

-- Node name is '|moris_computer:1|alu:1|alulayer:108|mux4x1:3|~42~1' = '|moris_computer:1|alu:1|alulayer:108|mux4x1:3|Q~1' 
-- Equation name is '_LC6_A35', type is buried 
-- synthesized logic cell 
_LC6_A35 = LCELL( _EQ150);
  _EQ150 = !ALU_S2 & !ALU_S3 &  _LC3_A35
         # !ALU_S2 &  ALU_S3 &  _LC1_A30;

-- Node name is '|moris_computer:1|alu:1|alulayer:108|mux4x1:3|~42~2' = '|moris_computer:1|alu:1|alulayer:108|mux4x1:3|Q~2' 
-- Equation name is '_LC7_A35', type is buried 
-- synthesized logic cell 
_LC7_A35 = LCELL( _EQ151);
  _EQ151 =  ALU_S2 &  ALU_S3 &  _LC2_A25
         #  ALU_S2 & !ALU_S3 &  _LC3_A23;

-- Node name is '|moris_computer:1|dr:5|4bitregister:1|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_B7', type is buried 
_LC1_B7  = DFFE( _EQ152, GLOBAL( clk),  VCC,  VCC,  _LC4_G14);
  _EQ152 = !DR_Clear &  _LC4_B7;

-- Node name is '|moris_computer:1|dr:5|4bitregister:1|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC2_B7', type is buried 
_LC2_B7  = DFFE( _EQ153, GLOBAL( clk),  VCC,  VCC,  _LC4_G14);
  _EQ153 = !DR_Clear &  _LC5_B7;

-- Node name is '|moris_computer:1|dr:5|4bitregister:1|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC8_B7', type is buried 
_LC8_B7  = DFFE( _EQ154, GLOBAL( clk),  VCC,  VCC,  _LC4_G14);
  _EQ154 = !DR_Clear &  _LC7_B7;

-- Node name is '|moris_computer:1|dr:5|4bitregister:1|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_G1', type is buried 
_LC4_G1  = DFFE( _EQ155, GLOBAL( clk),  VCC,  VCC,  _LC4_G14);
  _EQ155 = !DR_Clear &  _LC8_G1;

-- Node name is '|moris_computer:1|dr:5|4bitregister:1|ha:59|:4' = '|moris_computer:1|dr:5|4bitregister:1|ha:59|c' 
-- Equation name is '_LC6_B7', type is buried 
_LC6_B7  = LCELL( _EQ156);
  _EQ156 =  DR_INR &  _LC1_B7 &  _LC2_B7;

-- Node name is '|moris_computer:1|dr:5|4bitregister:1|ha:60|:4' = '|moris_computer:1|dr:5|4bitregister:1|ha:60|c' 
-- Equation name is '_LC3_B7', type is buried 
_LC3_B7  = LCELL( _EQ157);
  _EQ157 =  DR_INR &  _LC1_B7 &  _LC2_B7 &  _LC8_B7;

-- Node name is '|moris_computer:1|dr:5|4bitregister:1|mux2x1:54|:8' = '|moris_computer:1|dr:5|4bitregister:1|mux2x1:54|O' 
-- Equation name is '_LC4_B7', type is buried 
_LC4_B7  = LCELL( _EQ158);
  _EQ158 = !DR_INR &  _LC1_I5
         #  DR_INR & !_LC1_B7;

-- Node name is '|moris_computer:1|dr:5|4bitregister:1|mux2x1:55|:8' = '|moris_computer:1|dr:5|4bitregister:1|mux2x1:55|O' 
-- Equation name is '_LC5_B7', type is buried 
_LC5_B7  = LCELL( _EQ159);
  _EQ159 = !DR_INR &  _LC8_B6
         #  DR_INR & !_LC1_B7 &  _LC2_B7
         #  DR_INR &  _LC1_B7 & !_LC2_B7;

-- Node name is '|moris_computer:1|dr:5|4bitregister:1|mux2x1:56|:8' = '|moris_computer:1|dr:5|4bitregister:1|mux2x1:56|O' 
-- Equation name is '_LC7_B7', type is buried 
_LC7_B7  = LCELL( _EQ160);
  _EQ160 = !DR_INR &  _LC4_B8
         #  DR_INR & !_LC6_B7 &  _LC8_B7
         #  DR_INR &  _LC6_B7 & !_LC8_B7;

-- Node name is '|moris_computer:1|dr:5|4bitregister:1|mux2x1:57|:8' = '|moris_computer:1|dr:5|4bitregister:1|mux2x1:57|O' 
-- Equation name is '_LC8_G1', type is buried 
_LC8_G1  = LCELL( _EQ161);
  _EQ161 = !DR_INR &  _LC1_G1
         #  DR_INR & !_LC3_B7 &  _LC4_G1
         #  DR_INR &  _LC3_B7 & !_LC4_G1;

-- Node name is '|moris_computer:1|dr:5|4bitregister:1|:49' 
-- Equation name is '_LC4_G14', type is buried 
_LC4_G14 = LCELL( _EQ162);
  _EQ162 =  DR_Load
         #  DR_INR;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_A10', type is buried 
_LC3_A10 = DFFE( _EQ163, GLOBAL( clk),  VCC,  VCC,  _LC6_A10);
  _EQ163 = !DR_Clear &  _LC4_A10;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A10', type is buried 
_LC1_A10 = DFFE( _EQ164, GLOBAL( clk),  VCC,  VCC,  _LC6_A10);
  _EQ164 = !DR_Clear &  _LC5_A10
         # !DR_Clear &  _LC7_A10;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A14', type is buried 
_LC1_A14 = DFFE( _EQ165, GLOBAL( clk),  VCC,  VCC,  _LC6_A10);
  _EQ165 = !DR_Clear &  _LC4_A14
         # !DR_Clear &  _LC6_A14;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC2_A14', type is buried 
_LC2_A14 = DFFE( _EQ166, GLOBAL( clk),  VCC,  VCC,  _LC6_A10);
  _EQ166 = !DR_Clear &  _LC8_A14;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|ha:59|:4' = '|moris_computer:1|dr:5|4bitregister:2|ha:59|c' 
-- Equation name is '_LC5_A14', type is buried 
_LC5_A14 = LCELL( _EQ167);
  _EQ167 =  _LC1_A10 &  _LC3_A10 &  _LC3_B7 &  _LC4_G1;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|ha:61|:4' = '|moris_computer:1|dr:5|4bitregister:2|ha:61|c' 
-- Equation name is '_LC3_A14', type is buried 
_LC3_A14 = LCELL( _EQ168);
  _EQ168 =  _LC1_A14 &  _LC2_A14 &  _LC5_A14;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|ha:61|:3' = '|moris_computer:1|dr:5|4bitregister:2|ha:61|S' 
-- Equation name is '_LC7_A14', type is buried 
_LC7_A14 = LCELL( _EQ169);
  _EQ169 = !_LC1_A14 &  _LC2_A14
         #  _LC2_A14 & !_LC5_A14
         #  _LC1_A14 & !_LC2_A14 &  _LC5_A14;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|mux2x1:54|:8' = '|moris_computer:1|dr:5|4bitregister:2|mux2x1:54|O' 
-- Equation name is '_LC4_A10', type is buried 
_LC4_A10 = LCELL( _EQ170);
  _EQ170 =  _LC2_I5 & !_LC4_G1
         #  _LC2_I5 & !_LC3_B7
         # !_LC3_A10 &  _LC3_B7 &  _LC4_G1;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|mux2x1:55|:5' 
-- Equation name is '_LC5_A10', type is buried 
_LC5_A10 = LCELL( _EQ171);
  _EQ171 = !_LC4_G1 &  _LC6_A13
         # !_LC3_B7 &  _LC6_A13;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|mux2x1:55|:6' 
-- Equation name is '_LC7_A10', type is buried 
_LC7_A10 = LCELL( _EQ172);
  _EQ172 =  _LC1_A10 & !_LC3_A10 &  _LC3_B7 &  _LC4_G1
         # !_LC1_A10 &  _LC3_A10 &  _LC3_B7 &  _LC4_G1;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|mux2x1:56|:5' 
-- Equation name is '_LC4_A14', type is buried 
_LC4_A14 = LCELL( _EQ173);
  _EQ173 =  _LC2_A34 & !_LC4_G1
         #  _LC2_A34 & !_LC3_B7;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|mux2x1:56|:6' 
-- Equation name is '_LC6_A14', type is buried 
_LC6_A14 = LCELL( _EQ174);
  _EQ174 =  _LC1_A14 &  _LC3_B7 &  _LC4_G1 & !_LC5_A14
         # !_LC1_A14 &  _LC3_B7 &  _LC4_G1 &  _LC5_A14;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|mux2x1:57|:8' = '|moris_computer:1|dr:5|4bitregister:2|mux2x1:57|O' 
-- Equation name is '_LC8_A14', type is buried 
_LC8_A14 = LCELL( _EQ175);
  _EQ175 =  _LC1_A1 & !_LC4_G1
         #  _LC1_A1 & !_LC3_B7
         #  _LC3_B7 &  _LC4_G1 &  _LC7_A14;

-- Node name is '|moris_computer:1|dr:5|4bitregister:2|:49' 
-- Equation name is '_LC6_A10', type is buried 
_LC6_A10 = LCELL( _EQ176);
  _EQ176 =  DR_Load
         #  _LC3_B7 &  _LC4_G1;

-- Node name is '|moris_computer:1|dr:5|4bitregister:3|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_A20', type is buried 
_LC5_A20 = DFFE( _EQ177, GLOBAL( clk),  VCC,  VCC,  _LC5_A36);
  _EQ177 = !DR_Clear &  _LC4_A20;

-- Node name is '|moris_computer:1|dr:5|4bitregister:3|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC2_A20', type is buried 
_LC2_A20 = DFFE( _EQ178, GLOBAL( clk),  VCC,  VCC,  _LC5_A36);
  _EQ178 = !DR_Clear &  _LC6_A20;

-- Node name is '|moris_computer:1|dr:5|4bitregister:3|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_A20', type is buried 
_LC1_A20 = DFFE( _EQ179, GLOBAL( clk),  VCC,  VCC,  _LC5_A36);
  _EQ179 = !DR_Clear &  _LC8_A20;

-- Node name is '|moris_computer:1|dr:5|4bitregister:3|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC2_A36', type is buried 
_LC2_A36 = DFFE( _EQ180, GLOBAL( clk),  VCC,  VCC,  _LC5_A36);
  _EQ180 = !DR_Clear &  _LC8_A36;

-- Node name is '|moris_computer:1|dr:5|4bitregister:3|ha:59|:4' = '|moris_computer:1|dr:5|4bitregister:3|ha:59|c' 
-- Equation name is '_LC7_A20', type is buried 
_LC7_A20 = LCELL( _EQ181);
  _EQ181 =  _LC2_A20 &  _LC3_A14 &  _LC5_A20;

-- Node name is '|moris_computer:1|dr:5|4bitregister:3|ha:60|:4' = '|moris_computer:1|dr:5|4bitregister:3|ha:60|c' 
-- Equation name is '_LC3_A20', type is buried 
_LC3_A20 = LCELL( _EQ182);
  _EQ182 =  _LC1_A20 &  _LC2_A20 &  _LC3_A14 &  _LC5_A20;

-- Node name is '|moris_computer:1|dr:5|4bitregister:3|mux2x1:54|:8' = '|moris_computer:1|dr:5|4bitregister:3|mux2x1:54|O' 
-- Equation name is '_LC4_A20', type is buried 
_LC4_A20 = LCELL( _EQ183);
  _EQ183 = !_LC3_A14 &  _LC4_A23
         #  _LC3_A14 & !_LC5_A20;

-- Node name is '|moris_computer:1|dr:5|4bitregister:3|mux2x1:55|:8' = '|moris_computer:1|dr:5|4bitregister:3|mux2x1:55|O' 
-- Equation name is '_LC6_A20', type is buried 
_LC6_A20 = LCELL( _EQ184);
  _EQ184 = !_LC3_A14 &  _LC5_A19
         #  _LC2_A20 &  _LC3_A14 & !_LC5_A20
         # !_LC2_A20 &  _LC3_A14 &  _LC5_A20;

-- Node name is '|moris_computer:1|dr:5|4bitregister:3|mux2x1:56|:8' = '|moris_computer:1|dr:5|4bitregister:3|mux2x1:56|O' 
-- Equation name is '_LC8_A20', type is buried 
_LC8_A20 = LCELL( _EQ185);
  _EQ185 =  _LC1_C5 & !_LC3_A14
         #  _LC1_A20 &  _LC3_A14 & !_LC7_A20
         # !_LC1_A20 &  _LC3_A14 &  _LC7_A20;

-- Node name is '|moris_computer:1|dr:5|4bitregister:3|mux2x1:57|:8' = '|moris_computer:1|dr:5|4bitregister:3|mux2x1:57|O' 
-- Equation name is '_LC8_A36', type is buried 
_LC8_A36 = LCELL( _EQ186);
  _EQ186 =  _LC1_A36 & !_LC3_A14
         #  _LC2_A36 &  _LC3_A14 & !_LC3_A20
         # !_LC2_A36 &  _LC3_A14 &  _LC3_A20;

-- Node name is '|moris_computer:1|dr:5|4bitregister:3|:49' 
-- Equation name is '_LC5_A36', type is buried 
_LC5_A36 = LCELL( _EQ187);
  _EQ187 =  _LC3_A14
         #  DR_Load;

-- Node name is '|moris_computer:1|dr:5|4bitregister:4|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_C9', type is buried 
_LC4_C9  = DFFE( _EQ188, GLOBAL( clk),  VCC,  VCC,  _LC2_C17);
  _EQ188 = !DR_Clear &  _LC6_C9;

-- Node name is '|moris_computer:1|dr:5|4bitregister:4|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_C9', type is buried 
_LC1_C9  = DFFE( _EQ189, GLOBAL( clk),  VCC,  VCC,  _LC2_C17);
  _EQ189 = !DR_Clear &  _LC7_C9
         # !DR_Clear &  _LC8_C9;

-- Node name is '|moris_computer:1|dr:5|4bitregister:4|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_C17', type is buried 
_LC1_C17 = DFFE( _EQ190, GLOBAL( clk),  VCC,  VCC,  _LC2_C17);
  _EQ190 = !DR_Clear &  _LC3_C17
         # !DR_Clear &  _LC6_C17;

-- Node name is '|moris_computer:1|dr:5|4bitregister:4|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_C17', type is buried 
_LC5_C17 = DFFE( _EQ191, GLOBAL( clk),  VCC,  VCC,  _LC2_C17);
  _EQ191 = !DR_Clear &  _LC8_C17;

-- Node name is '|moris_computer:1|dr:5|4bitregister:4|ha:59|:4' = '|moris_computer:1|dr:5|4bitregister:4|ha:59|c' 
-- Equation name is '_LC4_C17', type is buried 
_LC4_C17 = LCELL( _EQ192);
  _EQ192 =  _LC1_C9 &  _LC2_A36 &  _LC3_A20 &  _LC4_C9;

-- Node name is '|moris_computer:1|dr:5|4bitregister:4|ha:61|:3' = '|moris_computer:1|dr:5|4bitregister:4|ha:61|S' 
-- Equation name is '_LC7_C17', type is buried 
_LC7_C17 = LCELL( _EQ193);
  _EQ193 = !_LC1_C17 &  _LC5_C17
         # !_LC4_C17 &  _LC5_C17
         #  _LC1_C17 &  _LC4_C17 & !_LC5_C17;

-- Node name is '|moris_computer:1|dr:5|4bitregister:4|mux2x1:54|:8' = '|moris_computer:1|dr:5|4bitregister:4|mux2x1:54|O' 
-- Equation name is '_LC6_C9', type is buried 
_LC6_C9  = LCELL( _EQ194);
  _EQ194 =  _LC2_A19 & !_LC2_A36
         #  _LC2_A19 & !_LC3_A20
         #  _LC2_A36 &  _LC3_A20 & !_LC4_C9;

-- Node name is '|moris_computer:1|dr:5|4bitregister:4|mux2x1:55|:5' 
-- Equation name is '_LC7_C9', type is buried 
_LC7_C9  = LCELL( _EQ195);
  _EQ195 = !_LC2_A36 &  _LC2_C9
         #  _LC2_C9 & !_LC3_A20;

-- Node name is '|moris_computer:1|dr:5|4bitregister:4|mux2x1:55|:6' 
-- Equation name is '_LC8_C9', type is buried 
_LC8_C9  = LCELL( _EQ196);
  _EQ196 =  _LC1_C9 &  _LC2_A36 &  _LC3_A20 & !_LC4_C9
         # !_LC1_C9 &  _LC2_A36 &  _LC3_A20 &  _LC4_C9;

-- Node name is '|moris_computer:1|dr:5|4bitregister:4|mux2x1:56|:5' 
-- Equation name is '_LC3_C17', type is buried 
_LC3_C17 = LCELL( _EQ197);
  _EQ197 = !_LC2_A36 &  _LC8_C14
         # !_LC3_A20 &  _LC8_C14;

-- Node name is '|moris_computer:1|dr:5|4bitregister:4|mux2x1:56|:6' 
-- Equation name is '_LC6_C17', type is buried 
_LC6_C17 = LCELL( _EQ198);
  _EQ198 =  _LC1_C17 &  _LC2_A36 &  _LC3_A20 & !_LC4_C17
         # !_LC1_C17 &  _LC2_A36 &  _LC3_A20 &  _LC4_C17;

-- Node name is '|moris_computer:1|dr:5|4bitregister:4|mux2x1:57|:8' = '|moris_computer:1|dr:5|4bitregister:4|mux2x1:57|O' 
-- Equation name is '_LC8_C17', type is buried 
_LC8_C17 = LCELL( _EQ199);
  _EQ199 = !_LC2_A36 &  _LC8_C5
         # !_LC3_A20 &  _LC8_C5
         #  _LC2_A36 &  _LC3_A20 &  _LC7_C17;

-- Node name is '|moris_computer:1|dr:5|4bitregister:4|:49' 
-- Equation name is '_LC2_C17', type is buried 
_LC2_C17 = LCELL( _EQ200);
  _EQ200 =  _LC2_A36 &  _LC3_A20
         #  DR_Load;

-- Node name is '|moris_computer:1|ir:10|4bitregister:37|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC2_I15', type is buried 
_LC2_I15 = DFFE( _LC1_I5, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:37|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_B6', type is buried 
_LC5_B6  = DFFE( _LC8_B6, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:37|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_B8', type is buried 
_LC5_B8  = DFFE( _LC4_B8, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:37|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC7_G1', type is buried 
_LC7_G1  = DFFE( _LC1_G1, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:38|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC8_I5', type is buried 
_LC8_I5  = DFFE( _LC2_I5, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:38|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC3_A13', type is buried 
_LC3_A13 = DFFE( _LC6_A13, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:38|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC6_A34', type is buried 
_LC6_A34 = DFFE( _LC2_A34, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:38|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = DFFE( _LC1_A1, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:39|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC7_A23', type is buried 
_LC7_A23 = DFFE( _LC4_A23, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:39|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_A19', type is buried 
_LC4_A19 = DFFE( _LC5_A19, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:39|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC4_C5', type is buried 
_LC4_C5  = DFFE( _LC1_C5, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:39|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC7_A36', type is buried 
_LC7_A36 = DFFE( _LC1_A36, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:40|D:50|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC8_A19', type is buried 
_LC8_A19 = DFFE( _LC2_A19, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:40|D:51|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC1_C3', type is buried 
_LC1_C3  = DFFE( _LC2_C9, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:40|D:52|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC5_C14', type is buried 
_LC5_C14 = DFFE( _LC8_C14, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|ir:10|4bitregister:40|D:53|lpm_ff:lpm_ff_component|dffs0' from file "lpm_ff.tdf" line 58, column 6
-- Equation name is '_LC7_C5', type is buried 
_LC7_C5  = DFFE( _LC8_C5, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is '|moris_computer:1|mux8x1:21|mux2x1:14|:8' = '|moris_computer:1|mux8x1:21|mux2x1:14|O' 
-- Equation name is '_LC1_I5', type is buried 
_LC1_I5  = LCELL( _EQ201);
  _EQ201 =  BUS_Select2 &  _LC3_I5
         # !BUS_Select2 &  _LC4_I5;

-- Node name is '|moris_computer:1|mux8x1:21|mux4x1:12|:42' = '|moris_computer:1|mux8x1:21|mux4x1:12|Q' 
-- Equation name is '_LC4_I5', type is buried 
_LC4_I5  = LCELL( _EQ202);
  _EQ202 =  BUS_Select0 &  BUS_Select1 &  _LC1_B7
         # !BUS_Select0 & !BUS_Select1 &  input0;

-- Node name is '|moris_computer:1|mux8x1:21|mux4x1:12|~62~1' 
-- Equation name is '_LC3_C14', type is buried 
-- synthesized logic cell 
_LC3_C14 = LCELL( _EQ203);
  _EQ203 =  BUS_Select0 &  BUS_Select1;

-- Node name is '|moris_computer:1|mux8x1:21|mux4x1:13|:42' = '|moris_computer:1|mux8x1:21|mux4x1:13|Q' 
-- Equation name is '_LC3_I5', type is buried 
_LC3_I5  = LCELL( _EQ204);
  _EQ204 =  BUS_Select0 &  _LC1_I15
         # !BUS_Select0 & !BUS_Select1 &  _LC1_A18;

-- Node name is '|moris_computer:1|mux8x1:21|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:21|mux4x1:13|Q~1' 
-- Equation name is '_LC1_I15', type is buried 
-- synthesized logic cell 
_LC1_I15 = LCELL( _EQ205);
  _EQ205 =  BUS_Select1 &  _EC1_I
         # !BUS_Select1 &  _LC2_I15;

-- Node name is '|moris_computer:1|mux8x1:24|mux2x1:14|:8' = '|moris_computer:1|mux8x1:24|mux2x1:14|O' 
-- Equation name is '_LC8_B6', type is buried 
_LC8_B6  = LCELL( _EQ206);
  _EQ206 =  BUS_Select2 &  _LC3_B6
         # !BUS_Select2 &  _LC4_B6;

-- Node name is '|moris_computer:1|mux8x1:24|mux4x1:12|:42' = '|moris_computer:1|mux8x1:24|mux4x1:12|Q' 
-- Equation name is '_LC4_B6', type is buried 
_LC4_B6  = LCELL( _EQ207);
  _EQ207 =  BUS_Select0 &  BUS_Select1 &  _LC2_B7
         # !BUS_Select0 & !BUS_Select1 &  input1;

-- Node name is '|moris_computer:1|mux8x1:24|mux4x1:13|:42' = '|moris_computer:1|mux8x1:24|mux4x1:13|Q' 
-- Equation name is '_LC3_B6', type is buried 
_LC3_B6  = LCELL( _EQ208);
  _EQ208 =  BUS_Select0 &  _LC2_B6
         # !BUS_Select0 & !BUS_Select1 &  _LC1_B2;

-- Node name is '|moris_computer:1|mux8x1:24|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:24|mux4x1:13|Q~1' 
-- Equation name is '_LC2_B6', type is buried 
-- synthesized logic cell 
_LC2_B6  = LCELL( _EQ209);
  _EQ209 =  BUS_Select1 &  _EC1_B
         # !BUS_Select1 &  _LC5_B6;

-- Node name is '|moris_computer:1|mux8x1:34|mux2x1:14|:8' = '|moris_computer:1|mux8x1:34|mux2x1:14|O' 
-- Equation name is '_LC1_G1', type is buried 
_LC1_G1  = LCELL( _EQ210);
  _EQ210 =  BUS_Select2 &  _LC5_G1
         # !BUS_Select2 &  _LC6_G1;

-- Node name is '|moris_computer:1|mux8x1:34|mux4x1:12|:42' = '|moris_computer:1|mux8x1:34|mux4x1:12|Q' 
-- Equation name is '_LC6_G1', type is buried 
_LC6_G1  = LCELL( _EQ211);
  _EQ211 =  BUS_Select0 &  BUS_Select1 &  _LC4_G1
         # !BUS_Select0 & !BUS_Select1 &  input3;

-- Node name is '|moris_computer:1|mux8x1:34|mux4x1:13|:42' = '|moris_computer:1|mux8x1:34|mux4x1:13|Q' 
-- Equation name is '_LC5_G1', type is buried 
_LC5_G1  = LCELL( _EQ212);
  _EQ212 =  BUS_Select0 &  _LC3_G1
         # !BUS_Select0 & !BUS_Select1 &  _LC4_B18;

-- Node name is '|moris_computer:1|mux8x1:34|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:34|mux4x1:13|Q~1' 
-- Equation name is '_LC3_G1', type is buried 
-- synthesized logic cell 
_LC3_G1  = LCELL( _EQ213);
  _EQ213 =  BUS_Select1 &  _EC1_G
         # !BUS_Select1 &  _LC7_G1;

-- Node name is '|moris_computer:1|mux8x1:36|mux2x1:14|:8' = '|moris_computer:1|mux8x1:36|mux2x1:14|O' 
-- Equation name is '_LC4_B8', type is buried 
_LC4_B8  = LCELL( _EQ214);
  _EQ214 =  BUS_Select2 &  _LC2_B8
         # !BUS_Select2 &  _LC3_B8;

-- Node name is '|moris_computer:1|mux8x1:36|mux4x1:12|:42' = '|moris_computer:1|mux8x1:36|mux4x1:12|Q' 
-- Equation name is '_LC3_B8', type is buried 
_LC3_B8  = LCELL( _EQ215);
  _EQ215 =  BUS_Select0 &  BUS_Select1 &  _LC8_B7
         # !BUS_Select0 & !BUS_Select1 &  input2;

-- Node name is '|moris_computer:1|mux8x1:36|mux4x1:13|:42' = '|moris_computer:1|mux8x1:36|mux4x1:13|Q' 
-- Equation name is '_LC2_B8', type is buried 
_LC2_B8  = LCELL( _EQ216);
  _EQ216 =  BUS_Select0 &  _LC1_B8
         # !BUS_Select0 & !BUS_Select1 &  _LC6_B3;

-- Node name is '|moris_computer:1|mux8x1:36|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:36|mux4x1:13|Q~1' 
-- Equation name is '_LC1_B8', type is buried 
-- synthesized logic cell 
_LC1_B8  = LCELL( _EQ217);
  _EQ217 =  BUS_Select1 &  _EC9_B
         # !BUS_Select1 &  _LC5_B8;

-- Node name is '|moris_computer:1|mux8x1:38|mux2x1:14|:8' = '|moris_computer:1|mux8x1:38|mux2x1:14|O' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = LCELL( _EQ218);
  _EQ218 =  BUS_Select2 &  _LC4_A1
         # !BUS_Select2 &  _LC5_A1;

-- Node name is '|moris_computer:1|mux8x1:38|mux4x1:12|:42' = '|moris_computer:1|mux8x1:38|mux4x1:12|Q' 
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = LCELL( _EQ219);
  _EQ219 =  BUS_Select0 &  BUS_Select1 &  _LC2_A14
         # !BUS_Select0 & !BUS_Select1 &  input7;

-- Node name is '|moris_computer:1|mux8x1:38|mux4x1:13|:42' = '|moris_computer:1|mux8x1:38|mux4x1:13|Q' 
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = LCELL( _EQ220);
  _EQ220 =  BUS_Select0 &  _LC3_A1
         # !BUS_Select0 & !BUS_Select1 &  _LC1_A30;

-- Node name is '|moris_computer:1|mux8x1:38|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:38|mux4x1:13|Q~1' 
-- Equation name is '_LC3_A1', type is buried 
-- synthesized logic cell 
_LC3_A1  = LCELL( _EQ221);
  _EQ221 =  BUS_Select1 &  _EC1_F
         # !BUS_Select1 &  _LC6_A1;

-- Node name is '|moris_computer:1|mux8x1:40|mux2x1:14|:8' = '|moris_computer:1|mux8x1:40|mux2x1:14|O' 
-- Equation name is '_LC2_A34', type is buried 
_LC2_A34 = LCELL( _EQ222);
  _EQ222 =  BUS_Select2 &  _LC4_A34
         # !BUS_Select2 &  _LC5_A34;

-- Node name is '|moris_computer:1|mux8x1:40|mux4x1:12|:42' = '|moris_computer:1|mux8x1:40|mux4x1:12|Q' 
-- Equation name is '_LC5_A34', type is buried 
_LC5_A34 = LCELL( _EQ223);
  _EQ223 =  BUS_Select0 &  BUS_Select1 &  _LC1_A14
         # !BUS_Select0 & !BUS_Select1 &  input6;

-- Node name is '|moris_computer:1|mux8x1:40|mux4x1:13|:42' = '|moris_computer:1|mux8x1:40|mux4x1:13|Q' 
-- Equation name is '_LC4_A34', type is buried 
_LC4_A34 = LCELL( _EQ224);
  _EQ224 =  BUS_Select0 &  _LC3_A34
         # !BUS_Select0 & !BUS_Select1 &  _LC1_A34;

-- Node name is '|moris_computer:1|mux8x1:40|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:40|mux4x1:13|Q~1' 
-- Equation name is '_LC3_A34', type is buried 
-- synthesized logic cell 
_LC3_A34 = LCELL( _EQ225);
  _EQ225 =  BUS_Select1 &  _EC9_A
         # !BUS_Select1 &  _LC6_A34;

-- Node name is '|moris_computer:1|mux8x1:42|mux2x1:14|:8' = '|moris_computer:1|mux8x1:42|mux2x1:14|O' 
-- Equation name is '_LC6_A13', type is buried 
_LC6_A13 = LCELL( _EQ226);
  _EQ226 =  BUS_Select2 &  _LC2_A13
         # !BUS_Select2 &  _LC6_A36;

-- Node name is '|moris_computer:1|mux8x1:42|mux4x1:12|:42' = '|moris_computer:1|mux8x1:42|mux4x1:12|Q' 
-- Equation name is '_LC6_A36', type is buried 
_LC6_A36 = LCELL( _EQ227);
  _EQ227 =  BUS_Select0 &  BUS_Select1 &  _LC1_A10
         # !BUS_Select0 & !BUS_Select1 &  input5;

-- Node name is '|moris_computer:1|mux8x1:42|mux4x1:13|:42' = '|moris_computer:1|mux8x1:42|mux4x1:13|Q' 
-- Equation name is '_LC2_A13', type is buried 
_LC2_A13 = LCELL( _EQ228);
  _EQ228 =  BUS_Select0 &  _LC1_A13
         # !BUS_Select0 & !BUS_Select1 &  _LC1_A11;

-- Node name is '|moris_computer:1|mux8x1:42|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:42|mux4x1:13|Q~1' 
-- Equation name is '_LC1_A13', type is buried 
-- synthesized logic cell 
_LC1_A13 = LCELL( _EQ229);
  _EQ229 =  BUS_Select1 &  _EC1_A
         # !BUS_Select1 &  _LC3_A13;

-- Node name is '|moris_computer:1|mux8x1:44|mux2x1:14|:8' = '|moris_computer:1|mux8x1:44|mux2x1:14|O' 
-- Equation name is '_LC2_I5', type is buried 
_LC2_I5  = LCELL( _EQ230);
  _EQ230 =  BUS_Select2 &  _LC6_I5
         # !BUS_Select2 &  _LC7_I5;

-- Node name is '|moris_computer:1|mux8x1:44|mux4x1:12|:42' = '|moris_computer:1|mux8x1:44|mux4x1:12|Q' 
-- Equation name is '_LC7_I5', type is buried 
_LC7_I5  = LCELL( _EQ231);
  _EQ231 =  BUS_Select0 &  BUS_Select1 &  _LC3_A10
         # !BUS_Select0 & !BUS_Select1 &  input4;

-- Node name is '|moris_computer:1|mux8x1:44|mux4x1:13|:42' = '|moris_computer:1|mux8x1:44|mux4x1:13|Q' 
-- Equation name is '_LC6_I5', type is buried 
_LC6_I5  = LCELL( _EQ232);
  _EQ232 =  BUS_Select0 &  _LC5_I5
         # !BUS_Select0 & !BUS_Select1 &  _LC1_A7;

-- Node name is '|moris_computer:1|mux8x1:44|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:44|mux4x1:13|Q~1' 
-- Equation name is '_LC5_I5', type is buried 
-- synthesized logic cell 
_LC5_I5  = LCELL( _EQ233);
  _EQ233 =  BUS_Select1 &  _EC9_I
         # !BUS_Select1 &  _LC8_I5;

-- Node name is '|moris_computer:1|mux8x1:80|mux2x1:14|:8' = '|moris_computer:1|mux8x1:80|mux2x1:14|O' 
-- Equation name is '_LC8_C5', type is buried 
_LC8_C5  = LCELL( _EQ234);
  _EQ234 =  BUS_Select2 &  _LC6_C5
         # !BUS_Select2 &  _LC3_C14 &  _LC5_C17;

-- Node name is '|moris_computer:1|mux8x1:80|mux4x1:13|:42' = '|moris_computer:1|mux8x1:80|mux4x1:13|Q' 
-- Equation name is '_LC6_C5', type is buried 
_LC6_C5  = LCELL( _EQ235);
  _EQ235 =  BUS_Select0 &  _LC5_C5
         # !BUS_Select0 & !BUS_Select1 &  _LC5_C18;

-- Node name is '|moris_computer:1|mux8x1:80|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:80|mux4x1:13|Q~1' 
-- Equation name is '_LC5_C5', type is buried 
-- synthesized logic cell 
_LC5_C5  = LCELL( _EQ236);
  _EQ236 =  BUS_Select1 &  _EC9_C
         # !BUS_Select1 &  _LC7_C5;

-- Node name is '|moris_computer:1|mux8x1:82|mux2x1:14|:8' = '|moris_computer:1|mux8x1:82|mux2x1:14|O' 
-- Equation name is '_LC8_C14', type is buried 
_LC8_C14 = LCELL( _EQ237);
  _EQ237 =  BUS_Select2 &  _LC4_C14
         # !BUS_Select2 &  _LC1_C17 &  _LC3_C14;

-- Node name is '|moris_computer:1|mux8x1:82|mux4x1:13|:42' = '|moris_computer:1|mux8x1:82|mux4x1:13|Q' 
-- Equation name is '_LC4_C14', type is buried 
_LC4_C14 = LCELL( _EQ238);
  _EQ238 =  BUS_Select0 &  _LC2_C14
         # !BUS_Select0 & !BUS_Select1 &  _LC1_C12;

-- Node name is '|moris_computer:1|mux8x1:82|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:82|mux4x1:13|Q~1' 
-- Equation name is '_LC2_C14', type is buried 
-- synthesized logic cell 
_LC2_C14 = LCELL( _EQ239);
  _EQ239 =  BUS_Select1 &  _EC9_G
         # !BUS_Select1 &  _LC5_C14;

-- Node name is '|moris_computer:1|mux8x1:84|mux2x1:14|:8' = '|moris_computer:1|mux8x1:84|mux2x1:14|O' 
-- Equation name is '_LC2_C9', type is buried 
_LC2_C9  = LCELL( _EQ240);
  _EQ240 =  BUS_Select2 &  _LC5_C9
         # !BUS_Select2 &  _LC1_C9 &  _LC3_C14;

-- Node name is '|moris_computer:1|mux8x1:84|mux4x1:13|:42' = '|moris_computer:1|mux8x1:84|mux4x1:13|Q' 
-- Equation name is '_LC5_C9', type is buried 
_LC5_C9  = LCELL( _EQ241);
  _EQ241 =  BUS_Select0 &  _LC3_C9
         # !BUS_Select0 & !BUS_Select1 &  _LC1_C8;

-- Node name is '|moris_computer:1|mux8x1:84|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:84|mux4x1:13|Q~1' 
-- Equation name is '_LC3_C9', type is buried 
-- synthesized logic cell 
_LC3_C9  = LCELL( _EQ242);
  _EQ242 =  BUS_Select1 &  _EC9_D
         # !BUS_Select1 &  _LC1_C3;

-- Node name is '|moris_computer:1|mux8x1:86|mux2x1:14|:8' = '|moris_computer:1|mux8x1:86|mux2x1:14|O' 
-- Equation name is '_LC2_A19', type is buried 
_LC2_A19 = LCELL( _EQ243);
  _EQ243 =  BUS_Select2 &  _LC7_A19
         # !BUS_Select2 &  _LC3_C14 &  _LC4_C9;

-- Node name is '|moris_computer:1|mux8x1:86|mux4x1:13|:42' = '|moris_computer:1|mux8x1:86|mux4x1:13|Q' 
-- Equation name is '_LC7_A19', type is buried 
_LC7_A19 = LCELL( _EQ244);
  _EQ244 =  BUS_Select0 &  _LC6_A19
         # !BUS_Select0 & !BUS_Select1 &  _LC1_C6;

-- Node name is '|moris_computer:1|mux8x1:86|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:86|mux4x1:13|Q~1' 
-- Equation name is '_LC6_A19', type is buried 
-- synthesized logic cell 
_LC6_A19 = LCELL( _EQ245);
  _EQ245 =  BUS_Select1 &  _EC9_H
         # !BUS_Select1 &  _LC8_A19;

-- Node name is '|moris_computer:1|mux8x1:88|mux2x1:14|:8' = '|moris_computer:1|mux8x1:88|mux2x1:14|O' 
-- Equation name is '_LC1_A36', type is buried 
_LC1_A36 = LCELL( _EQ246);
  _EQ246 =  BUS_Select2 &  _LC4_A36
         # !BUS_Select2 &  _LC2_A36 &  _LC3_C14;

-- Node name is '|moris_computer:1|mux8x1:88|mux4x1:13|:42' = '|moris_computer:1|mux8x1:88|mux4x1:13|Q' 
-- Equation name is '_LC4_A36', type is buried 
_LC4_A36 = LCELL( _EQ247);
  _EQ247 =  BUS_Select0 &  _LC3_A36
         # !BUS_Select0 & !BUS_Select1 &  _LC4_A32;

-- Node name is '|moris_computer:1|mux8x1:88|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:88|mux4x1:13|Q~1' 
-- Equation name is '_LC3_A36', type is buried 
-- synthesized logic cell 
_LC3_A36 = LCELL( _EQ248);
  _EQ248 =  BUS_Select1 &  _EC1_D
         # !BUS_Select1 &  _LC7_A36;

-- Node name is '|moris_computer:1|mux8x1:90|mux2x1:14|:8' = '|moris_computer:1|mux8x1:90|mux2x1:14|O' 
-- Equation name is '_LC1_C5', type is buried 
_LC1_C5  = LCELL( _EQ249);
  _EQ249 =  BUS_Select2 &  _LC3_C5
         # !BUS_Select2 &  _LC1_A20 &  _LC3_C14;

-- Node name is '|moris_computer:1|mux8x1:90|mux4x1:13|:42' = '|moris_computer:1|mux8x1:90|mux4x1:13|Q' 
-- Equation name is '_LC3_C5', type is buried 
_LC3_C5  = LCELL( _EQ250);
  _EQ250 =  BUS_Select0 &  _LC2_C5
         # !BUS_Select0 & !BUS_Select1 &  _LC1_A27;

-- Node name is '|moris_computer:1|mux8x1:90|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:90|mux4x1:13|Q~1' 
-- Equation name is '_LC2_C5', type is buried 
-- synthesized logic cell 
_LC2_C5  = LCELL( _EQ251);
  _EQ251 =  BUS_Select1 &  _EC1_C
         # !BUS_Select1 &  _LC4_C5;

-- Node name is '|moris_computer:1|mux8x1:92|mux2x1:14|:8' = '|moris_computer:1|mux8x1:92|mux2x1:14|O' 
-- Equation name is '_LC5_A19', type is buried 
_LC5_A19 = LCELL( _EQ252);
  _EQ252 =  BUS_Select2 &  _LC3_A19
         # !BUS_Select2 &  _LC2_A20 &  _LC3_C14;

-- Node name is '|moris_computer:1|mux8x1:92|mux4x1:13|:42' = '|moris_computer:1|mux8x1:92|mux4x1:13|Q' 
-- Equation name is '_LC3_A19', type is buried 
_LC3_A19 = LCELL( _EQ253);
  _EQ253 =  BUS_Select0 &  _LC1_A19
         # !BUS_Select0 & !BUS_Select1 &  _LC2_A25;

-- Node name is '|moris_computer:1|mux8x1:92|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:92|mux4x1:13|Q~1' 
-- Equation name is '_LC1_A19', type is buried 
-- synthesized logic cell 
_LC1_A19 = LCELL( _EQ254);
  _EQ254 =  BUS_Select1 &  _EC1_H
         # !BUS_Select1 &  _LC4_A19;

-- Node name is '|moris_computer:1|mux8x1:94|mux2x1:14|:8' = '|moris_computer:1|mux8x1:94|mux2x1:14|O' 
-- Equation name is '_LC4_A23', type is buried 
_LC4_A23 = LCELL( _EQ255);
  _EQ255 =  BUS_Select2 &  _LC5_A23
         # !BUS_Select2 &  _LC3_C14 &  _LC5_A20;

-- Node name is '|moris_computer:1|mux8x1:94|mux4x1:13|:42' = '|moris_computer:1|mux8x1:94|mux4x1:13|Q' 
-- Equation name is '_LC5_A23', type is buried 
_LC5_A23 = LCELL( _EQ256);
  _EQ256 =  BUS_Select0 &  _LC2_A23
         # !BUS_Select0 & !BUS_Select1 &  _LC5_A35;

-- Node name is '|moris_computer:1|mux8x1:94|mux4x1:13|~42~1' = '|moris_computer:1|mux8x1:94|mux4x1:13|Q~1' 
-- Equation name is '_LC2_A23', type is buried 
-- synthesized logic cell 
_LC2_A23 = LCELL( _EQ257);
  _EQ257 =  BUS_Select1 &  _EC9_F
         # !BUS_Select1 &  _LC7_A23;

-- Node name is '~GND~' 
-- Equation name is '~GND~', location is LC1_D11, type is buried.
-- synthesized logic cell 
_LC1_D11 = LCELL( GND);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_0' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_I', type is memory 
_EC1_I   = MEMORY_SEGMENT( _LC1_I5, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_1' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_B', type is memory 
_EC1_B   = MEMORY_SEGMENT( _LC8_B6, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_2' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_B', type is memory 
_EC9_B   = MEMORY_SEGMENT( _LC4_B8, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_3' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_G', type is memory 
_EC1_G   = MEMORY_SEGMENT( _LC1_G1, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_4' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_I', type is memory 
_EC9_I   = MEMORY_SEGMENT( _LC2_I5, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_5' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_A', type is memory 
_EC1_A   = MEMORY_SEGMENT( _LC6_A13, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_6' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_A', type is memory 
_EC9_A   = MEMORY_SEGMENT( _LC2_A34, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_7' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_F', type is memory 
_EC1_F   = MEMORY_SEGMENT( _LC1_A1, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_8' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_F', type is memory 
_EC9_F   = MEMORY_SEGMENT( _LC4_A23, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_9' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_H', type is memory 
_EC1_H   = MEMORY_SEGMENT( _LC5_A19, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_10' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_C', type is memory 
_EC1_C   = MEMORY_SEGMENT( _LC1_C5, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_11' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC1_D', type is memory 
_EC1_D   = MEMORY_SEGMENT( _LC1_A36, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_12' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_H', type is memory 
_EC9_H   = MEMORY_SEGMENT( _LC2_A19, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_13' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_D', type is memory 
_EC9_D   = MEMORY_SEGMENT( _LC2_C9, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_14' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_G', type is memory 
_EC9_G   = MEMORY_SEGMENT( _LC8_C14, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);

-- Node name is '|moris_computer:1|Basic_RAM:191|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|segment0_15' from file "altdpram.tdf" line 163, column 13
-- Equation name is '_EC9_C', type is memory 
_EC9_C   = MEMORY_SEGMENT( _LC8_C5, VCC, VCC, VCC, VCC, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, _LC1_D11, VCC, VCC, VCC);



Project Informationc:\users\admin\documents\github\_project-max-pluss\bustest.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'ACEX1K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 34,110K
