Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  1 14:43:27 2018
| Host         : WK142 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      8 |            1 |
|     10 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              72 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------+-------------------------------+------------------+----------------+
|      Clock Signal     |           Enable Signal           |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------------+-------------------------------+------------------+----------------+
|  CLK50MHZ             | keyboard/debounce/Iv0_i_1_n_0     |                               |                1 |              2 |
|  CLK50MHZ             | keyboard/debounce/O01_out         |                               |                1 |              2 |
|  CLK50MHZ             | keyboard/debounce/O10_out         |                               |                1 |              2 |
|  CLK50MHZ             | keyboard/debounce/Iv1_i_1_n_0     |                               |                1 |              2 |
| ~keyboard/debounce/O0 | keyboard/cnt                      | keyboard/cnt[3]_i_1_n_0       |                1 |              8 |
|  CLK50MHZ             | keyboard/debounce/cnt1[4]_i_1_n_0 | keyboard/debounce/Iv1_i_1_n_0 |                1 |             10 |
|  CLK50MHZ             | keyboard/debounce/cnt0[4]_i_1_n_0 | keyboard/debounce/Iv0_i_1_n_0 |                1 |             10 |
| ~keyboard/debounce/O0 |                                   |                               |                3 |             18 |
|  CLK100MHZ_IBUF_BUFG  |                                   |                               |                8 |             50 |
|  keyboard/flag_BUFG   | keyboard/keycode[31]_i_1_n_0      |                               |                6 |             64 |
+-----------------------+-----------------------------------+-------------------------------+------------------+----------------+


