//testbench
module tb_alu;

reg [3:0] A, B;
reg [2:0] sel;
wire [3:0] result;
wire carry;

alu_4bit uut (
    .A(A),
    .B(B),
    .sel(sel),
    .result(result),
    .carry(carry)
);

initial begin
    $monitor("A=%b B=%b sel=%b | result=%b carry=%b", A, B, sel, result, carry);

    A = 4'b0101; B = 4'b0011;

    sel = 3'b000; #10; // Add
    sel = 3'b001; #10; // Sub
    sel = 3'b010; #10; // AND
    sel = 3'b011; #10; // OR
    sel = 3'b100; #10; // XOR
    sel = 3'b101; #10; // NOT

    $finish;
end

endmodule
