{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1437803780445 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_Nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1437803780641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1437803780787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1437803780788 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[0\] port" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5662 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1437803781177 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[1\] 2 1 -60 -1667 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[1\] port" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5663 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1437803781177 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[2\] port" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5664 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1437803781177 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[4\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[4\] port" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5666 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1437803781177 ""}  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5662 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1437803781177 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1437803782721 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1437803782798 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1437803783924 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1437803783924 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1437803783924 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1437803783924 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1437803783994 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1437803783994 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1437803783994 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1437803783994 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1437803784035 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1437803784188 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2j1 " "Entity dcfifo_v2j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe8\|dffe9a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1437803791058 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1437803791058 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.sdc " "Reading SDC File: 'DE0_Nano.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1437803791405 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[0\]\} \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[0\]\} \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791440 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[1\]\} \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[1\]\} \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791440 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[2\]\} \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[2\]\} \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791440 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[4\]\} \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[4\]\} " "create_generated_clock -source \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[4\]\} \{DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791440 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1437803791440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1437803791441 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Node: DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1437803791504 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1437803791749 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1437803791760 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791760 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791760 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791760 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791760 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[0\] " "  10.000 DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791760 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[1\] " "  10.000 DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791760 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[2\] " " 100.000 DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791760 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[4\] " " 500.000 DE0_Nano_SOPC_inst\|altpll_sys_inst\|sd1\|pll7\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437803791760 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1437803791760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1437803794028 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk" {  } { { "SPI_3WIRE.v" "" { Text "SPI_3WIRE.v" 53 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5159 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794028 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1437803794028 ""}  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 102 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 18953 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1437803794028 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1437803794029 ""}  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 192 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5662 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1437803794029 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[1\] (placed in counter C3 of PLL_4) " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[1\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1437803794030 ""}  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 192 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5662 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1437803794030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1437803794030 ""}  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 192 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5662 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1437803794030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[4\] (placed in counter C2 of PLL_4) " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|wire_pll7_clk\[4\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1437803794030 ""}  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 192 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5662 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1437803794030 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk  " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1437803794031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_SCLK~0 " "Destination node I2C_SCLK~0" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 134 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 10016 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk~0 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk~0" {  } { { "SPI_3WIRE.v" "" { Text "SPI_3WIRE.v" 53 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 10132 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1437803794031 ""}  } { { "SPI_3WIRE.v" "" { Text "SPI_3WIRE.v" 53 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5159 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1437803794031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1437803794032 ""}  } { { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 18418 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1437803794032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1437803794032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|active_rnw~4 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|active_rnw~4" {  } { { "DE0_Nano_SOPC_sdram.v" "" { Text "DE0_Nano_SOPC_sdram.v" 213 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|active_rnw~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 10211 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|active_cs_n~1 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|active_cs_n~1" {  } { { "DE0_Nano_SOPC_sdram.v" "" { Text "DE0_Nano_SOPC_sdram.v" 210 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 10225 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "altera_reset_controller.v" "" { Text "altera_reset_controller.v" 290 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 10308 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|i_refs\[0\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|i_refs\[0\]" {  } { { "DE0_Nano_SOPC_sdram.v" "" { Text "DE0_Nano_SOPC_sdram.v" 354 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5877 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|i_refs\[2\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|i_refs\[2\]" {  } { { "DE0_Nano_SOPC_sdram.v" "" { Text "DE0_Nano_SOPC_sdram.v" 354 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5875 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|i_refs\[1\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|i_refs\[1\]" {  } { { "DE0_Nano_SOPC_sdram.v" "" { Text "DE0_Nano_SOPC_sdram.v" 354 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5876 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|W_rf_wren " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|W_rf_wren" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "DE0_Nano_SOPC_cpu.v" 3740 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 3689 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794032 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_cpu:cpu|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci|DE0_Nano_SOPC_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 2800 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794032 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1437803794032 ""}  } { { "altera_reset_controller.v" "" { Text "altera_reset_controller.v" 288 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_002|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 6236 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1437803794032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1437803794036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/cntr_0ab.tdf" 68 17 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|Altera_UP_Avalon_RS232:rs232_0|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer|Altera_UP_SYNC_FIFO:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_s741:auto_generated|a_dpfifo_fv31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 8608 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/cntr_0ab.tdf" 68 17 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|Altera_UP_Avalon_RS232:rs232_0|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer|Altera_UP_SYNC_FIFO:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_s741:auto_generated|a_dpfifo_fv31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 8609 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/cntr_0ab.tdf" 68 17 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|Altera_UP_Avalon_RS232:rs232_0|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer|Altera_UP_SYNC_FIFO:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_s741:auto_generated|a_dpfifo_fv31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 8610 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/cntr_0ab.tdf" 68 17 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|Altera_UP_Avalon_RS232:rs232_0|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer|Altera_UP_SYNC_FIFO:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_s741:auto_generated|a_dpfifo_fv31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 8611 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/cntr_0ab.tdf" 68 17 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|Altera_UP_Avalon_RS232:rs232_0|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer|Altera_UP_SYNC_FIFO:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_s741:auto_generated|a_dpfifo_fv31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 8612 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/cntr_0ab.tdf" 68 17 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|Altera_UP_Avalon_RS232:rs232_0|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer|Altera_UP_SYNC_FIFO:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_s741:auto_generated|a_dpfifo_fv31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 8613 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/cntr_0ab.tdf" 68 17 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|Altera_UP_Avalon_RS232:rs232_0|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer|Altera_UP_SYNC_FIFO:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_s741:auto_generated|a_dpfifo_fv31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 8614 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/cntr_ca7.tdf" 69 17 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|Altera_UP_Avalon_RS232:rs232_0|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer|Altera_UP_SYNC_FIFO:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_s741:auto_generated|a_dpfifo_fv31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 8631 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/cntr_ca7.tdf" 69 17 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|Altera_UP_Avalon_RS232:rs232_0|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer|Altera_UP_SYNC_FIFO:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_s741:auto_generated|a_dpfifo_fv31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 8632 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\|Altera_UP_SYNC_FIFO:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/cntr_ca7.tdf" 69 17 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|Altera_UP_Avalon_RS232:rs232_0|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer|Altera_UP_SYNC_FIFO:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_s741:auto_generated|a_dpfifo_fv31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 8633 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1437803794036 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1437803794036 ""}  } { { "altera_reset_controller.v" "" { Text "altera_reset_controller.v" 288 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 772 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1437803794036 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1437803794039 ""}  } { { "altera_reset_synchronizer.v" "" { Text "altera_reset_synchronizer.v" 62 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 782 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1437803794039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|FIFO_CLEAR  " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|FIFO_CLEAR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1437803794039 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated\|w_anode3w\[1\]~0 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated\|w_anode3w\[1\]~0" {  } { { "db/decode_51g.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/decode_51g.tdf" 45 11 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_51g:auto_generated|w_anode3w[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 12333 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794039 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated\|w_anode101w\[1\]~0 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated\|w_anode101w\[1\]~0" {  } { { "db/decode_51g.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/decode_51g.tdf" 33 13 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_51g:auto_generated|w_anode101w[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 12337 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794039 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_rx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated\|w_anode3w\[1\]~0 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_rx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated\|w_anode3w\[1\]~0" {  } { { "db/decode_51g.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/decode_51g.tdf" 45 11 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_51g:auto_generated|w_anode3w[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 13890 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794039 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_rx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated\|w_anode101w\[1\]~0 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_rx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated\|w_anode101w\[1\]~0" {  } { { "db/decode_51g.tdf" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/db/decode_51g.tdf" 33 13 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_51g:auto_generated|w_anode101w[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 13896 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794039 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1437803794039 ""}  } { { "TERASIC_SPI_3WIRE.v" "" { Text "TERASIC_SPI_3WIRE.v" 89 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5220 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1437803794039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|prev_reset  " "Automatically promoted node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1437803794041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|readdata\[0\]~2 " "Destination node DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|readdata\[0\]~2" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 257 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst|readdata[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 13555 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1437803794041 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1437803794041 ""}  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 268 -1 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 5693 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1437803794041 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1437803799104 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1437803799184 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1437803799187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437803799273 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1437803803200 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1437803803201 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1437803803201 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437803803204 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1437803803283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1437803803283 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1437803803360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1437803808484 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "102 EC " "Packed 102 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1437803808566 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1437803808566 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1437803808566 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1437803808566 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1437803808566 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 150 -1 0 } } { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 288 0 0 } } { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 326 0 0 } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 282 0 0 } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 118 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1437803809179 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|pll7 clk\[4\] ADC_SCLK~output " "PLL \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|pll7\" output port clk\[4\] feeds output pin \"ADC_SCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 150 -1 0 } } { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "DE0_Nano_SOPC_altpll_sys.v" 288 0 0 } } { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 326 0 0 } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 282 0 0 } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 140 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1437803809179 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437803810590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1437803818010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437803830285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1437803830496 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1437803872627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:42 " "Fitter placement operations ending: elapsed time is 00:00:42" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437803872628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1437803878586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1437803900433 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1437803900433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437803910942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1437803910951 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1437803910951 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1437803910951 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "27.52 " "Total time spent on timing analysis during the Fitter is 27.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1437803911812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1437803912008 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1437803917269 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1437803917431 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1437803922221 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437803928069 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1437803930897 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 127 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EPCS_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 701 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931314 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1437803931314 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "114 Cyclone IV E " "114 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 145 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 621 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 145 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 622 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 145 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 623 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 149 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 658 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 149 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 659 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 153 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 690 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 153 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 691 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 660 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 661 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 662 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 663 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 664 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 665 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 666 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 667 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 668 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 669 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 670 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 671 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 672 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 673 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 674 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 675 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 676 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 677 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 678 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 679 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 680 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 681 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 682 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 683 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 684 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 685 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 687 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 688 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 689 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 591 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 592 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 593 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 594 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 595 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 596 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 597 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 598 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 599 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 600 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 601 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 602 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 603 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 604 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 605 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 120 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 606 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 135 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 706 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 609 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 610 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 611 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 612 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 613 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 557 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 614 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 615 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 616 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 617 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 618 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 619 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 620 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 624 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 625 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 626 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 627 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 628 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 629 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 630 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 631 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 632 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 633 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 634 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 635 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 636 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 637 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 638 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 639 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 640 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 641 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 642 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 643 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 644 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 645 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 646 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 647 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 648 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 649 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 650 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 651 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 652 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 653 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 654 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 655 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 656 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 657 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 561 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 686 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 559 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 560 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 558 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 102 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 693 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 108 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 570 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 108 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 571 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 111 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 573 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 111 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 572 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 111 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 575 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 111 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 574 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { G_SENSOR_INT } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 133 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { G_SENSOR_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 705 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_SDAT } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 141 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 710 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931315 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1437803931315 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 127 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EPCS_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 701 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1437803931337 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1437803931337 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "81 " "Following 81 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 660 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 661 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 662 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 663 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 664 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 665 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 666 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 667 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 668 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 669 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 670 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 671 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 672 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 673 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 674 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 675 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 676 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 677 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 678 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 679 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 680 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 681 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 682 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 683 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 684 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 685 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 687 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 688 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 689 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently enabled " "Pin GPIO_2\[0\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 609 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently enabled " "Pin GPIO_2\[1\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 610 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently enabled " "Pin GPIO_2\[2\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 611 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently enabled " "Pin GPIO_2\[3\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 612 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently enabled " "Pin GPIO_2\[4\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 613 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 557 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently enabled " "Pin GPIO_2\[6\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 614 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently enabled " "Pin GPIO_2\[7\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 615 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently enabled " "Pin GPIO_2\[8\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 616 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently enabled " "Pin GPIO_2\[9\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 617 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently enabled " "Pin GPIO_2\[10\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 618 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently enabled " "Pin GPIO_2\[11\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 619 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently enabled " "Pin GPIO_2\[12\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 144 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 620 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 624 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 625 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 626 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 627 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 628 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 629 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 630 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 631 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 632 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 633 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 634 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 635 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 636 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 637 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 638 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 639 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 640 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 641 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 642 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 643 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 644 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 645 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 646 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 647 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 648 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 649 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 650 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 651 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 652 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 653 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 654 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 655 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently enabled " "Pin GPIO_0\[32\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 656 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently enabled " "Pin GPIO_0\[33\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 148 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 657 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 561 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 686 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 559 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 560 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently enabled " "Pin GPIO_1\[33\] has a permanently enabled output enable" {  } { { "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/uoftmda/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/uoftmda/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.v" 152 0 0 } } { "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/uoftmda/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/" { { 0 { 0 ""} 0 558 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1437803931337 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1437803931337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.fit.smsg " "Generated suppressed messages file /home/uoftmda/git/SubZero/SubZero/fpga/fpga_hw/top_level/DE0_Nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1437803933993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "986 " "Peak virtual memory: 986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437803938987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 25 01:58:58 2015 " "Processing ended: Sat Jul 25 01:58:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437803938987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:43 " "Elapsed time: 00:02:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437803938987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:40 " "Total CPU time (on all processors): 00:02:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437803938987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1437803938987 ""}
