

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_112_1'
================================================================
* Date:           Tue Nov 12 11:52:55 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dataflow
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      191|      191|  1.910 us|  1.910 us|   87|   87|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |               |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |readDram_U0    |readDram    |       86|       86|  0.860 us|  0.860 us|   86|   86|       no|
        |weightDram_U0  |weightDram  |       86|       86|  0.860 us|  0.860 us|   86|   86|       no|
        |run_PE_U0      |run_PE      |       28|       28|  0.280 us|  0.280 us|   28|   28|       no|
        |entry_proc_U0  |entry_proc  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |writeDram_U0   |writeDram   |       75|       75|  0.750 us|  0.750 us|   75|   75|       no|
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     42|    -|
|FIFO             |        -|    -|     198|    134|    -|
|Instance         |        0|    0|     571|   1836|    0|
|Memory           |        0|    -|      64|     12|    0|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     841|   2096|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+----+-----+-----+-----+
    |    Instance   |   Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------+------------+---------+----+-----+-----+-----+
    |entry_proc_U0  |entry_proc  |        0|   0|    2|   20|    0|
    |readDram_U0    |readDram    |        0|   0|  102|  501|    0|
    |run_PE_U0      |run_PE      |        0|   0|  102|  352|    0|
    |weightDram_U0  |weightDram  |        0|   0|  100|  492|    0|
    |writeDram_U0   |writeDram   |        0|   0|  265|  471|    0|
    +---------------+------------+---------+----+-----+-----+-----+
    |Total          |            |        0|   0|  571| 1836|    0|
    +---------------+------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                           Module                           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |input_buf_U     |dataflow_in_loop_VITIS_LOOP_112_1_input_buf_RAM_AUTO_1R1W   |        0|   8|   2|    0|     8|    8|     1|           64|
    |input_buf_1_U   |dataflow_in_loop_VITIS_LOOP_112_1_input_buf_RAM_AUTO_1R1W   |        0|   8|   2|    0|     8|    8|     1|           64|
    |weight_buf_U    |dataflow_in_loop_VITIS_LOOP_112_1_input_buf_RAM_AUTO_1R1W   |        0|   8|   2|    0|     8|    8|     1|           64|
    |weight_buf_1_U  |dataflow_in_loop_VITIS_LOOP_112_1_input_buf_RAM_AUTO_1R1W   |        0|   8|   2|    0|     8|    8|     1|           64|
    |output_buf_U    |dataflow_in_loop_VITIS_LOOP_112_1_output_buf_RAM_AUTO_1R1W  |        0|  32|   4|    0|     4|   32|     1|          128|
    +----------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                            |        0|  64|  12|    0|    36|   64|     5|          384|
    +----------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |output_r_c_U  |        0|  99|   0|    -|     4|   64|      256|
    |tmp_U         |        0|  99|   0|    -|     2|    2|        4|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 198|   0|    0|     6|   66|      260|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_input_buf           |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_input_buf_1         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_weight_buf          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_weight_buf_1        |       and|   0|  0|   2|           1|           1|
    |ap_idle                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                       |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start              |       and|   0|  0|   2|           1|           1|
    |readDram_U0_ap_continue             |       and|   0|  0|   2|           1|           1|
    |readDram_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |run_PE_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |weightDram_U0_ap_continue           |       and|   0|  0|   2|           1|           1|
    |weightDram_U0_ap_start              |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_input_buf     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_input_buf_1   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_buf    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_buf_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready      |        or|   0|  0|   2|           1|           1|
    |ap_sync_readDram_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    |ap_sync_weightDram_U0_ap_ready      |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  42|          21|          21|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_input_buf     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_input_buf_1   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_buf    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_buf_1  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_readDram_U0_ap_ready        |   9|          2|    1|          2|
    |ap_sync_reg_weightDram_U0_ap_ready      |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_input_buf     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_input_buf_1   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_buf    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_buf_1  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_readDram_U0_ap_ready        |  1|   0|    1|          0|
    |ap_sync_reg_weightDram_U0_ap_ready      |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  8|   0|    8|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_112_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|    8|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|    8|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|   11|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|channel_i             |   in|    3|     ap_none|                          channel_i|        scalar|
|channel_i_ap_vld      |   in|    1|     ap_none|                          channel_i|        scalar|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|    8|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|    8|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|   11|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                              gmem2|       pointer|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    8|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                              gmem1|       pointer|
|output_r              |   in|   64|     ap_none|                           output_r|        scalar|
|output_r_ap_vld       |   in|    1|     ap_none|                           output_r|        scalar|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.95>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%channel_i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %channel_i"   --->   Operation 7 'read' 'channel_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = trunc i3 %channel_i_read"   --->   Operation 8 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_r_c = alloca i64 1"   --->   Operation 9 'alloca' 'output_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (0.79ns)   --->   "%input_buf = alloca i64 1" [dataflow_ex_5.cpp:104]   --->   Operation 10 'alloca' 'input_buf' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%input_buf_1 = alloca i64 1" [dataflow_ex_5.cpp:104]   --->   Operation 11 'alloca' 'input_buf_1' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 12 [1/1] (0.79ns)   --->   "%weight_buf = alloca i64 1" [dataflow_ex_5.cpp:105]   --->   Operation 12 'alloca' 'weight_buf' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%weight_buf_1 = alloca i64 1" [dataflow_ex_5.cpp:105]   --->   Operation 13 'alloca' 'weight_buf_1' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%output_buf = alloca i64 1" [dataflow_ex_5.cpp:106]   --->   Operation 14 'alloca' 'output_buf' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 15 [2/2] (2.16ns)   --->   "%tmp = call i2 @readDram, i8 %gmem0, i8 %input_buf, i8 %input_buf_1, i2 %empty" [dataflow_ex_5.cpp:121]   --->   Operation 15 'call' 'tmp' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 16 [2/2] (2.16ns)   --->   "%call_ln122 = call void @weightDram, i8 %gmem2, i8 %weight_buf, i8 %weight_buf_1, i2 %empty" [dataflow_ex_5.cpp:122]   --->   Operation 16 'call' 'call_ln122' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%tmp = call i2 @readDram, i8 %gmem0, i8 %input_buf, i8 %input_buf_1, i2 %empty" [dataflow_ex_5.cpp:121]   --->   Operation 17 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln122 = call void @weightDram, i8 %gmem2, i8 %weight_buf, i8 %weight_buf_1, i2 %empty" [dataflow_ex_5.cpp:122]   --->   Operation 18 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 19 [2/2] (2.16ns)   --->   "%call_ln125 = call void @run_PE, i8 %input_buf, i8 %input_buf_1, i8 %weight_buf, i8 %weight_buf_1, i32 %output_buf, i2 %tmp" [dataflow_ex_5.cpp:125]   --->   Operation 19 'call' 'call_ln125' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.16>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 20 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (2.16ns)   --->   "%call_ln0 = call void @entry_proc, i64 %output_r_read, i64 %output_r_c"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln125 = call void @run_PE, i8 %input_buf, i8 %input_buf_1, i8 %weight_buf, i8 %weight_buf_1, i32 %output_buf, i2 %tmp" [dataflow_ex_5.cpp:125]   --->   Operation 22 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln128 = call void @writeDram, i32 %output_buf, i64 %gmem1, i64 %output_r_c" [dataflow_ex_5.cpp:128]   --->   Operation 23 'call' 'call_ln128' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @output_r_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %output_r_c, i64 %output_r_c"   --->   Operation 24 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 64, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 64, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 64, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln114 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [dataflow_ex_5.cpp:114]   --->   Operation 29 'specdataflowpipeline' 'specdataflowpipeline_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specstablecontent_ln115 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_buf, void " [dataflow_ex_5.cpp:115]   --->   Operation 30 'specstablecontent' 'specstablecontent_ln115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specstablecontent_ln115 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_buf_1, void " [dataflow_ex_5.cpp:115]   --->   Operation 31 'specstablecontent' 'specstablecontent_ln115' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specstablecontent_ln116 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %weight_buf, void " [dataflow_ex_5.cpp:116]   --->   Operation 32 'specstablecontent' 'specstablecontent_ln116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln116 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %weight_buf_1, void " [dataflow_ex_5.cpp:116]   --->   Operation 33 'specstablecontent' 'specstablecontent_ln116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specstablecontent_ln117 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %output_buf, void " [dataflow_ex_5.cpp:117]   --->   Operation 34 'specstablecontent' 'specstablecontent_ln117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln128 = call void @writeDram, i32 %output_buf, i64 %gmem1, i64 %output_r_c" [dataflow_ex_5.cpp:128]   --->   Operation 35 'call' 'call_ln128' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln128 = ret" [dataflow_ex_5.cpp:128]   --->   Operation 36 'ret' 'ret_ln128' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ channel_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
channel_i_read             (read                ) [ 0000000]
empty                      (trunc               ) [ 0010000]
output_r_c                 (alloca              ) [ 0011111]
input_buf                  (alloca              ) [ 0011111]
input_buf_1                (alloca              ) [ 0011111]
weight_buf                 (alloca              ) [ 0011111]
weight_buf_1               (alloca              ) [ 0011111]
output_buf                 (alloca              ) [ 0011111]
tmp                        (call                ) [ 0001100]
call_ln122                 (call                ) [ 0000000]
output_r_read              (read                ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
call_ln125                 (call                ) [ 0000000]
empty_39                   (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specdataflowpipeline_ln114 (specdataflowpipeline) [ 0000000]
specstablecontent_ln115    (specstablecontent   ) [ 0000000]
specstablecontent_ln115    (specstablecontent   ) [ 0000000]
specstablecontent_ln116    (specstablecontent   ) [ 0000000]
specstablecontent_ln116    (specstablecontent   ) [ 0000000]
specstablecontent_ln117    (specstablecontent   ) [ 0000000]
call_ln128                 (call                ) [ 0000000]
ret_ln128                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="channel_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channel_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readDram"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightDram"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_PE"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeDram"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_c_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="output_r_c_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_r_c/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="input_buf_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_buf/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_buf_1_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_buf_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="weight_buf_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buf/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="weight_buf_1_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buf_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="output_buf_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buf/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="channel_i_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="channel_i_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="output_r_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_readDram_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="0" index="3" bw="8" slack="0"/>
<pin id="109" dir="0" index="4" bw="2" slack="0"/>
<pin id="110" dir="1" index="5" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_weightDram_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="0" index="3" bw="8" slack="0"/>
<pin id="120" dir="0" index="4" bw="2" slack="0"/>
<pin id="121" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_run_PE_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="131" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="2" slack="1"/>
<pin id="134" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln125/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="call_ln0_entry_proc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="3"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_writeDram_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="64" slack="0"/>
<pin id="147" dir="0" index="3" bw="64" slack="4"/>
<pin id="148" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln128/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="empty_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="157" class="1005" name="empty_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="163" class="1005" name="output_r_c_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="3"/>
<pin id="165" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_r_c "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="1"/>
<pin id="171" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="72" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="114"><net_src comp="76" pin="1"/><net_sink comp="104" pin=3"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="80" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="84" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="98" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="92" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="115" pin=4"/></net>

<net id="160"><net_src comp="151" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="115" pin=4"/></net>

<net id="166"><net_src comp="68" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="143" pin=3"/></net>

<net id="172"><net_src comp="104" pin="5"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="126" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: gmem2 | {}
	Port: gmem1 | {5 6 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : gmem0 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : channel_i | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : gmem2 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : gmem1 | {}
	Port: dataflow_in_loop_VITIS_LOOP_112_1 : output_r | {4 }
  - Chain level:
	State 1
		tmp : 1
		call_ln122 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |     grp_readDram_fu_104    |    0    |    0    |  0.489  |    36   |    53   |    0    |
|          |    grp_weightDram_fu_115   |    0    |    0    |  0.489  |    34   |    53   |    0    |
|   call   |      grp_run_PE_fu_126     |    0    |    0    |  3.481  |   190   |   287   |    0    |
|          | call_ln0_entry_proc_fu_136 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    grp_writeDram_fu_143    |    0    |    0    |  1.467  |   257   |    35   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   read   |  channel_i_read_read_fu_92 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  output_r_read_read_fu_98  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |        empty_fu_151        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                            |    0    |    0    |  5.926  |   517   |   428   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|  input_buf |    0   |    8   |    2   |    0   |
| input_buf_1|    0   |    8   |    2   |    0   |
| output_buf |    0   |   32   |    4   |    0   |
| weight_buf |    0   |    8   |    2   |    0   |
|weight_buf_1|    0   |    8   |    2   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    0   |   64   |   12   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   empty_reg_157  |    2   |
|output_r_c_reg_163|   64   |
|    tmp_reg_169   |    2   |
+------------------+--------+
|       Total      |   68   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|  grp_readDram_fu_104  |  p4  |   2  |   2  |    4   ||    9    |
| grp_weightDram_fu_115 |  p4  |   2  |   2  |    4   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |    8   ||  0.978  ||    18   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    0   |    5   |   517  |   428  |    0   |
|   Memory  |    0   |    -   |    -   |   64   |   12   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   68   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    0   |    6   |   649  |   458  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
