{
    "line_num": [
        [
            1320,
            1433
        ],
        [
            1164,
            1318
        ],
        [
            1063,
            1161
        ],
        [
            956,
            1061
        ],
        [
            761,
            954
        ],
        [
            669,
            696
        ],
        [
            661,
            668
        ],
        [
            625,
            655
        ],
        [
            412,
            623
        ],
        [
            363,
            411
        ],
        [
            339,
            357
        ],
        [
            289,
            290
        ],
        [
            231,
            272
        ],
        [
            221,
            230
        ],
        [
            176,
            216
        ],
        [
            167,
            175
        ],
        [
            123,
            162
        ]
    ],
    "blocks": [
        "always @ (posedge Sclk or posedge Start or posedge done_R )\nbegin\n\tif(Start)\n\tbegin\n\t\t RJ_enR = 1'b0;\n\t\t  H_enR = 1'b0;\n\t   X_wr_enR = 1'b0;\n\t\trw_ptr_R = 4'h0;\n\t\thw_ptr_R = 9'h000;\n\t\txw_ptr_R = 8'h00;\n\t\t\n\tend\n\t\n\telse if (done_R)\n\tbegin\n\t\tRJ_enR = 1'b0;\n\t\t H_enR = 1'b0;\n\t\t X_wr_enR = 1'b0;\n\tend\n\n\telse\n\tbegin\n\t\tcase (next_state)\n\t\t\tstate0:\n\t\t\tbegin   \n\t\t\t\tif(R_clr_stop_R == 1'b0)\n\t\t\t\tbegin\n\t\t\t\t\trw_ptr_R = rw_ptr_buff_R;\n\t\t\t\t\tRJ_enR = 1'b1;\n\t\t\t\tend\n\t\t\t\tif(X_clr_stop_R == 1'b0)\n\t\t\t\tbegin\n\t\t\t\t\txw_ptr_R = xw_ptr_buff_R[7:0];\n\t\t\t\t\tX_wr_enR = 1'b1;\n\t\t\t\tend\n\t\t\t\thw_ptr_R = hw_ptr_buff_R;\n\t\t\t\tH_enR = 1'b1;\t\n\t\t\tend\n\t\t\t\n\t\t\tstate1:\n\t\t\tbegin\t\n\t\t\t\trw_ptr_R      = 4'h0;\n\t\t\tend\n\t\t\t\n\t\t\tstate2:\n\t\t\tbegin\n\t\t\t\tif(word_ready)\n\t\t\t\tbegin\n\t\t\t\t\trw_ptr_R = rw_ptr_buff_R;\n\t\t\t\t\t\n\t\t\t\t\tRJ_wrR = 1'b1;\n\t\t\t\t\tRJ_enR = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tstate3:\n\t\t\tbegin\t\n\t\t\t\tRJ_wrR \t\t= 1'b0;\n\t\t\t\thw_ptr_R      = 9'h000;\n\t\t\tend\n\t\t\t\n\t\t\tstate4:\n\t\t\tbegin\n\t\t\t\tif(word_ready)\n\t\t\t\tbegin\n\t\t\t\t\thw_ptr_R = hw_ptr_buff_R;\n\t\t\t\t\tH_wrR = 1'b1;\n\t\t\t\t\tH_enR = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tstate5:\n\t\t\tbegin\n\t\t\t\tH_wrR \t\t= 1'b0;\n\t\t\t\txw_ptr_R\t\t= 8'h00;\n\t\t\tend\n\t\t\t\n\t\t\tstate6:\n\t\t\tbegin\n\t\t\t\tif(word_ready)\n\t\t\t\tbegin\n\t\t\t\t\t xw_ptr_R = xw_ptr_buff_L[7:0];\n\t\t\t\t\tX_wr_enR = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tstate7:\n\t\t\tbegin\n\t\t\t\trw_ptr_R = 4'h0;\n\t\t\t\thw_ptr_R = 9'h000;\n\t\t\t\txw_ptr_R = 8'h00;\n\t\t\tend\n\t\t\t\n\t\t\tstate8:\n\t\t\tbegin\n\t\t\t\tif(word_ready)\n\t\t\t\tbegin\n\t\t\t\t\txw_ptr_R = 8'h00;\n\t\t\t\t\tX_wr_enR = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tdefault:\n\t\t\tbegin\n\t\t\t\tif (Start == 1'b1)\n\t\t\t\tbegin\n\t\t\t\t\trw_ptr_R = 4'h0;\n\t\t\t\t\thw_ptr_R = 9'h000;\n\t\t\t\t\txw_ptr_R = 8'h00;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend",
        "always @ (posedge Sclk or negedge Reset or posedge Start or posedge done_L )\nbegin\n\tif(Reset == 1'b0)\n\tbegin\n\t\tstate <= state7;\n\t\tInReady = 1'b0;\n\t\t\t n = 8'h00;\n\tend\n\telse if(Start== 1'b1)\n\tbegin\n\t\t RJ_enL = 1'b0;\n\t\t  H_enL = 1'b0;\n\t   X_wr_enL = 1'b0;\n\t\tRJ_rst = 1'b1;\n\t\t H_rst = 1'b1;\n\t\t X_rst = 1'b1;\n\t\trw_ptr_L = 4'h0;\n\t\thw_ptr_L = 9'h000;\n\t\txw_ptr_L = 8'h00;\n\t  SIPO_rst = 1'b1;\n\t\t\t n = 8'h00; \n\t\tstate <= state0;\n\tend\n\t\n\telse if (done_L== 1'b1)\n\tbegin\n\t\tRJ_enL = 1'b0;\n\t\t H_enL = 1'b0;\n\t\t X_wr_enL = 1'b0;\n\tend\n\n\telse\n\tbegin\n\t\tstate <= next_state;\n\t\tcase (next_state)\n\t\t\tstate0:\n\t\t\tbegin   \n\t\t\t\tSIPO_rst = 1'b0;\n\t\t\t\tif(R_clr_stop_L == 1'b0)\n\t\t\t\tbegin\n\t\t\t\t\trw_ptr_L = rw_ptr_buff_L;\n\t\t\t\t\tRJ_enL = 1'b1;\n\t\t\t\tend\n\t\t\t\tif(X_clr_stop_L == 1'b0)\n\t\t\t\tbegin\n\t\t\t\t\txw_ptr_L = xw_ptr_buff_L[7:0];\n\t\t\t\t\tX_wr_enL = 1'b1;\n\t\t\t\tend\n\t\t\t\thw_ptr_L = hw_ptr_buff_L;\n\t\t\t\tH_enL = 1'b1;\t\t\t\n\t\t\t\tif(hw_ptr_L == 9'h1FF)\n\t\t\t\tbegin\n\t\t\t\t\tstate <= state1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tstate1:\n\t\t\tbegin\t\n\t\t\t\trw_ptr_L      = 4'h0;\n\t\t\t\tInReady     = 1'b1;\n\t\t\t\tRJ_rst      = 1'b0;\n\t\t\tend\n\t\t\t\n\t\t\tstate2:\n\t\t\tbegin\n\t\t\t\tif(word_ready)\n\t\t\t\tbegin\n\t\t\t\t\trw_ptr_L = rw_ptr_buff_L;\n\t\t\t\t\tif(rw_ptr_L == 4'hF)\n\t\t\t\t\tbegin\n\t\t\t\t\t\tstate <= state3;\n\t\t\t\t\tend\n\t\t\t\t\tRJ_wrL = 1'b1;\n\t\t\t\t\tRJ_enL = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tstate3:\n\t\t\tbegin\t\n\t\t\t\tRJ_wrL \t\t= 1'b0;\n\t\t\t\thw_ptr_L    = 9'h000;\n\t\t\t\tInReady     = 1'b1;\n\t\t\t\t H_rst      = 1'b0;\n\t\t\tend\n\t\t\t\n\t\t\tstate4:\n\t\t\tbegin\n\t\t\t\tif(word_ready)\n\t\t\t\tbegin\n\t\t\t\t\thw_ptr_L = hw_ptr_buff_L;\n\t\t\t\t\tif(hw_ptr_L == 9'h1FF)\n\t\t\t\t\tbegin\n\t\t\t\t\t\tstate <= state5;\n\t\t\t\t\tend\n\t\t\t\t\tH_wrL = 1'b1;\n\t\t\t\t\tH_enL = 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tstate5:\n\t\t\tbegin\n\t\t\t\tH_wrL \t\t= 1'b0;\n\t\t\t\txw_ptr_L\t= 8'h00;\n\t\t\t\tInReady\t\t= 1'b1;\n\t\t\t\tX_rst\t\t= 1'b0;\n\t\t\tend\n\t\t\t\n\t\t\tstate6:\n\t\t\tbegin\n\t\t\t\tif(word_ready)\n\t\t\t\tbegin\n\t\t\t\t\t xw_ptr_L = xw_ptr_buff_L[7:0];\n\t\t\t\t\t\t  n = xw_ptr_L;\n\t\t\t\t\tX_wr_enL = 1'b1;\n\t\t\t\tend\n\t\t\t\t\n\t\t\t\tif(sleep)\n\t\t\t\tbegin\n\t\t\t\t\tstate <= state8;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tstate7:\n\t\t\tbegin\n\t\t\t\tInReady = 1'b0;\n\t\t\t\t\t n = 8'h00;\n\t\t\tend\n\t\t\t\n\t\t\tstate8:\n\t\t\tbegin\n\t\t\t\tif(word_ready)\n\t\t\t\tbegin\n\t\t\t\t\txw_ptr_L = 8'h0;\n\t\t\t\t\tX_wr_enL = 1'b1;\n\t\t\t\t\tn = xw_ptr_L; \n\t\t\t\tend\n\t\t\t\tif(sleep == 1'b0)\n\t\t\t\tbegin\n\t\t\t\t\tstate <= state6;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tdefault:\n\t\t\tbegin\n\t\t\t\tif (Start == 1'b1)\n\t\t\t\tbegin\n\t\t\t\t\trw_ptr_L = 4'h0;\n\t\t\t\t\thw_ptr_L = 9'h000;\n\t\t\t\t\txw_ptr_L = 8'h00;\n\t\t\t\t\tstate <= state0;\n\t\t\t\tend\n\t\t\tend\n\t\tendcase\n\tend\nend",
        "always @ (posedge Start or posedge done_R or negedge Reset )\nbegin\n\tif(Reset == 1'b0)\n\tbegin\n\t\txw_ptr_buff_R = 9'h000;\n\tend\n\t\n\telse if(Start)\n\tbegin\n\t\t{R_clr_stop_R,rw_ptr_buff_R} = 5'h0;\n\t\thw_ptr_buff_R = 9'h000;\n\t\t{X_clr_stop_R,xw_ptr_buff_R} = 9'h000;\n\tend\n\telse\n\tbegin\n\t\tcase (next_state)\n\t\tstate0:\n\t\t\tbegin\n\t\t\t\tif(R_clr_stop_R == 1'b0)\n\t\t\t\tbegin\n\t\t\t\t\t{R_clr_stop_R,rw_ptr_buff_R} =  rw_ptr_R + 1'b1;\n\t\t\t\tend\t\t\n\t\t\t\tif(X_clr_stop_R == 1'b0)\n\t\t\t\tbegin\n\t\t\t\t\t{X_clr_stop_R,xw_ptr_buff_R[7:0]} =  xw_ptr_R + 1'b1;\n\t\t\t\tend\n\t\t\t\t\n\t\t\t\thw_ptr_buff_R  =  hw_ptr_R + 1'b1;\n\t\t\tend\n\t\t\t\n\t\tstate1:\n\t\t\tbegin\n\t\t\t\trw_ptr_buff_R = 4'h0;\n\t\t\t\txw_ptr_buff_R = 9'h000;\n\t\t\t\thw_ptr_buff_R = 9'h000;\n\t\t\tend\n\t\t\t\n\t\tstate2:\n\t\t\tbegin\n\t\t\t\trw_ptr_buff_R = rw_ptr_R + 1'b1;\n\t\t\tend\n\t\t\t\n\t\tstate3:\n\t\t\tbegin\n\t\t\t\trw_ptr_buff_R = 4'h0;\n\t\t\tend\n\t\t\t\n\t\tstate4:\n\t\t\tbegin\n\t\t\t\thw_ptr_buff_R = hw_ptr_R + 1'b1;\n\t\t\tend\n\t\t\t\n\t\tstate5:\n\t\t\tbegin\n\t\t\t\thw_ptr_buff_R = 9'h000;\n\t\t\tend\n\t\t\t\n\t\tstate6:\n\t\t\tbegin\n\t\t\t\tif(sleep== 1'b1)\n\t\t\t\tbegin\n\t\t\t\t\txw_ptr_buff_R = 9'h000;\n\t\t\t\tend\n\t\t\t\telse\n\t\t\t\tbegin\n\t\t\t\t\txw_ptr_buff_R = xw_ptr_R + 1'b1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\tstate7:\n\t\t\tbegin\n\t\t\t\trw_ptr_buff_R = 4'h0;\n\t\t\t\txw_ptr_buff_R = 9'h000;\n\t\t\t\thw_ptr_buff_R = 9'h000;\n\t\t\tend\n\t\t\t\n\t\tstate8:\n\t\t\tbegin\n\t\t\t\tif(sleep == 1'b1)\n\t\t\t\tbegin\n\t\t\t\t\txw_ptr_buff_R = 9'h000;\n\t\t\t\tend\n\t\t\t\telse\n\t\t\t\tbegin\n\t\t\t\t\txw_ptr_buff_R = 9'h001;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\tdefault:\n\t\tbegin\n\t\t\trw_ptr_buff_R = 4'h0;\n\t\t\txw_ptr_buff_R = 9'h000;\n\t\t\thw_ptr_buff_R = 9'h000;\n\t\t\tR_clr_stop_R = 1'b0;\n\t\t\tX_clr_stop_R = 1'b0;\n\t\tend\n\t\tendcase\n\tend\nend",
        "always @ (posedge Start or posedge done_L or negedge Reset )\nbegin\n\tif(Reset == 1'b0)\n\tbegin\n\t\txw_ptr_buff_L = 9'h000;\n\t\tx_flagbit = 1'b0;\n\tend\n\t\n\telse if(Start== 1'b1)\n\tbegin\n\t\t{R_clr_stop_L,rw_ptr_buff_L} = 5'h00;\n\t\thw_ptr_buff_L = 9'h000;\n\t\t{X_clr_stop_L,xw_ptr_buff_L} = 9'h000;\n\t\tx_flagbit = 1'b0;\n\tend\n\telse\n\tbegin\n\t\tcase (next_state)\n\t\tstate0:\n\t\t\tbegin\n\t\t\t\tif(R_clr_stop_L == 1'b0)\n\t\t\t\tbegin\n\t\t\t\t\t{R_clr_stop_L,rw_ptr_buff_L} =  rw_ptr_L + 1'b1;\n\t\t\t\tend\t\t\n\t\t\t\tif(X_clr_stop_L == 1'b0)\n\t\t\t\tbegin\n\t\t\t\t\t{X_clr_stop_L,xw_ptr_buff_L[7:0]} =  xw_ptr_L + 1'b1;\n\t\t\t\tend\n\t\t\t\t\n\t\t\t\thw_ptr_buff_L  =  hw_ptr_L + 1'b1;\n\t\t\tend\n\t\t\t\n\t\tstate1:\n\t\t\tbegin\n\t\t\t\trw_ptr_buff_L = 4'h0;\n\t\t\t\txw_ptr_buff_L = 9'h000;\n\t\t\t\thw_ptr_buff_L = 9'h000;\n\t\t\tend\n\t\t\t\n\t\tstate2:\n\t\t\tbegin\n\t\t\t\trw_ptr_buff_L = rw_ptr_L + 1'b1;\n\t\t\tend\n\t\t\t\n\t\tstate3:\n\t\t\tbegin\n\t\t\t\trw_ptr_buff_L = 4'h0;\n\t\t\tend\n\t\t\t\n\t\tstate4:\n\t\t\tbegin\n\t\t\t\thw_ptr_buff_L = hw_ptr_L + 1'b1;\n\t\t\tend\n\t\t\t\n\t\tstate5:\n\t\t\tbegin\n\t\t\t\thw_ptr_buff_L = 9'h000;\n\t\t\tend\n\t\t\t\n\t\tstate6:\n\t\t\tbegin\n\t\t\t\tif(sleep== 1'b1)\n\t\t\t\tbegin\n\t\t\t\t\txw_ptr_buff_L = 9'h0;\n\t\t\t\t\tx_flagbit = 1'b0;\n\t\t\t\tend\n\t\t\t\telse\n\t\t\t\tbegin\n\t\t\t\t\txw_ptr_buff_L = xw_ptr_L + 1'b1;\n\t\t\t\t\tif(xw_ptr_buff_L == 9'h100)\n\t\t\t\t\tbegin\n\t\t\t\t\t\tx_flagbit = 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\tstate7:\n\t\t\tbegin\n\t\t\t\trw_ptr_buff_L = 4'h0;\n\t\t\t\txw_ptr_buff_L = 9'h000;\n\t\t\t\thw_ptr_buff_L = 9'h000;\n\t\t\tend\n\t\t\t\n\t\tstate8:\n\t\t\tbegin\n\t\t\t\tif(sleep == 1'b1)\n\t\t\t\tbegin\n\t\t\t\t\txw_ptr_buff_L = 9'h0;\n\t\t\t\tend\n\t\t\t\telse\n\t\t\t\tbegin\n\t\t\t\t\txw_ptr_buff_L = 9'h001;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\tdefault:\n\t\tbegin\n\t\t\trw_ptr_buff_L = 4'h0;\n\t\t\txw_ptr_buff_L = 9'h000;\n\t\t\thw_ptr_buff_L = 9'h000;\n\t\t\t R_clr_stop_L = 1'b0;\n\t\t\t X_clr_stop_L = 1'b0;\n\t\tend\n\t\tendcase\n\tend\nend",
        "always @ (state or Frame or word_ready or Reset or Start or prev_OutReady or word_sent or sleep)\nbegin\n\tif(Reset == 1'b0)\n\tbegin\n\t\tnext_state <= state7;\n\t\tFrame_edg <= 1'b0;\n\t\tOutReady = 1'b0;\n\t\tALU_en = 1'b0;\n\t\tPISO_en = 1'b0;\n\tend\n\telse if (Start== 1'b1)\n\tbegin\n\t\tALU_en = 1'b0;\n\t\tPISO_en = 1'b0;\n\t\tOutReady = 1'b0;\n\t\t\n\tend\n\telse\n\tbegin\n\t\tcase ( state )\n\t\t\tstate0:\n\t\t\tbegin\n\t\t\t\tif (R_clr_stop_L && R_clr_stop_R)\n\t\t\t\tbegin\n\t\t\t\t\tnext_state <= state1;\n\t\t\t\tend\n\t\t\t\telse\n\t\t\t\tbegin\n\t\t\t\t\tnext_state <= state0;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\t\n\t\t\tstate1:\n\t\t\tbegin\n\t\t\t\tif (Frame)\n\t\t\t\tbegin\n\t\t\t\t\tnext_state <= state2;\n\t\t\t\t\tFrame_edg  <= 1'b1;\n\t\t\t\tend\n\t\t\t\telse\n\t\t\t\tbegin\n\t\t\t\t\tnext_state <= state1;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tstate2:\n\t\t\tbegin\n\t\t\t\tif (Frame)\n\t\t\t\tbegin\n\t\t\t\t\tFrame_edg  <= 1'b1;\n\t\t\t\tend\n\t\t\t\telse if (word_ready)\n\t\t\t\tbegin\n\t\t\t\t\tFrame_edg  <= 1'b0;\n\t\t\t\tend\n\t\t\t\telse\n\t\t\t\tbegin\n\t\t\t\t\tnext_state <= state2;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tstate3:\n\t\t\tbegin\n\t\t\t\tif (Frame)\n\t\t\t\tbegin\n\t\t\t\t\tnext_state <= state4;\n\t\t\t\t\tFrame_edg  <= 1'b1;\n\t\t\t\tend\n\t\t\t\telse\n\t\t\t\tbegin\n\t\t\t\t\tnext_state <= state3;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tstate4:\n\t\t\tbegin\n\t\t\t\tif (Frame)\n\t\t\t\tbegin\n\t\t\t\t\tFrame_edg  <= 1'b1;\n\t\t\t\tend\n\t\t\t\telse if (word_ready)\n\t\t\t\tbegin\n\t\t\t\t\tFrame_edg  <= 1'b0;\n\t\t\t\tend\n\t\t\t\telse\n\t\t\t\tbegin\n\t\t\t\t\tnext_state <= state4;\n\t\t\t\tend\n\t\t\t\t\n\t\t\tend\n\t\t\t\n\t\t\tstate5:\n\t\t\tbegin\n\t\t\t\tif (Frame)\n\t\t\t\tbegin\n\t\t\t\t\tnext_state <= state6;\n\t\t\t\t\tFrame_edg  <= 1'b1;\n\t\t\t\tend\n\t\t\t\telse\n\t\t\t\tbegin\n\t\t\t\t\tnext_state <= state5;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tstate6:\n\t\t\tbegin\n\t\t\t\tif (Frame)\n\t\t\t\tbegin\n\t\t\t\t\tFrame_edg  <= 1'b1;\n\t\t\t\t\tif (prev_OutReady)\n\t\t\t\t\tbegin\n\t\t\t\t\t\tPISO_en = 1'b1;\n\t\t\t\t\t\tOutReady = 1'b1;\n\t\t\t\t\tend\n\t\t\t\t\tif( (|{x_flagbit,xw_ptr_buff_L}) )\n\t\t\t\t\tbegin\n\t\t\t\t\t\tALU_en = 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\t\n\t\t\t\telse if (word_ready)\n\t\t\t\tbegin\n\t\t\t\t\tFrame_edg  <= 1'b0;\n\t\t\t\tend\n\t\t\t\telse if (prev_OutReady)\n\t\t\t\tbegin\n\t\t\t\t\tALU_en = 1'b0;\n\t\t\t\tend\n\t\t\t\t\n\t\t\t\telse if (word_sent)\n\t\t\t\tbegin\n\t\t\t\t\tPISO_en = 1'b0;\n\t\t\t\t\tOutReady = 1'b0;\n\t\t\t\tend\n\t\t\t\telse\n\t\t\t\tbegin\n\t\t\t\t\tnext_state <= state6;\n\t\t\t\tend\n\t\t\t\t\n\t\t\tend\n\t\t\t\n\t\t\tstate7:\n\t\t\tbegin\n\t\t\t\tif(Reset)\n\t\t\t\tbegin\n\t\t\t\t\tnext_state <= state5;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tstate8:\n\t\t\tbegin\n\t\t\t\tif (Frame)\n\t\t\t\tbegin\n\t\t\t\t\tFrame_edg  <= 1'b1;\n\t\t\t\t\tif (prev_OutReady)\n\t\t\t\t\tbegin\n\t\t\t\t\t\tPISO_en = 1'b1;\n\t\t\t\t\t\tOutReady = 1'b1;\n\t\t\t\t\tend\n\t\t\t\t\tALU_en = 1'b1;\n\t\t\t\tend\n\t\t\t\t\n\t\t\t\telse if (!sleep)\n\t\t\t\tbegin\n\t\t\t\t\tALU_en = 1'b0;\n\t\t\t\tend\n\t\t\t\t\n\t\t\t\telse if (word_ready)\n\t\t\t\tbegin\n\t\t\t\t\tFrame_edg  <= 1'b0;\n\t\t\t\tend\n\t\t\t\t\n\t\t\t\telse if (word_sent)\n\t\t\t\tbegin\n\t\t\t\t\tPISO_en = 1'b0;\n\t\t\t\t\tOutReady = 1'b0;\n\t\t\t\tend\n\t\t\t\t\n\t\t\t\telse\n\t\t\t\tbegin\n\t\t\t\t\tnext_state <= state8;\n\t\t\t\tend\n\t\t\tend\n\t\t\t\n\t\t\tdefault:\n\t\t\tbegin\n\t\t\t\tFrame_edg <= 1'b0;\n\t\t\t\tOutReady = 1'b0;\n\t\t\t\tALU_en = 1'b0;\n\t\t\t\tPISO_en = 1'b0;\n\t\t\tend\n\t\tendcase\n\tend\nend",
        "always @ (posedge Sclk or posedge Start)\nbegin\n\tif(Start)\n\tbegin\n\t\tdata = 40'h0000000000;\n\t\tdata_out = 1'b0;\n\t\tybt = 6'h00;\n\t\tword_sent = 1'b0;\n\tend\n\telse \n\tbegin\n\t\tif(en)\n\t\tbegin\n\t\t\tdata = data_in;\n\t\t\tdata_out = data[ybt];\n\t\t\tybt = ybt + 1'b1;\n\t\t\tif(ybt == 6'h28)\n\t\t\tbegin\n\t\t\t\tword_sent = 1'b1;\n\t\t\t\tybt = 6'h00;\n\t\t\tend\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tword_sent = 1'b0;\n\t\tend\n\tend\nend\t",
        "module PISO (en, Sclk, Start, data_in, word_sent, data_out);\n\ninput en, Sclk, Start;\ninput [39:0] data_in;\noutput reg word_sent, data_out;\nreg [5:0] ybt;\nreg [39:0] data;\n",
        "always @ (negedge Reset or posedge valid or posedge Start)\nbegin\n\tif (Reset == 1'b0)\n\tbegin\n\t\trr_ptr_buff = 4'h0;\n\t\thr_ptr_buff = 9'h000;\n\t\t\n\tend\n\telse if(Start== 1'b1)\n\tbegin\n\t\trr_ptr_buff = 4'h0;\n\t\thr_ptr_buff = 9'h000;\n\t\t\n\tend\n\telse\n\tbegin\n\t\tif (r_valid)\n\t\tbegin\n\t\t\trr_ptr_buff = rr_ptr + 1'b1;\n\t\tend\n\t\t\n\n\n\n\t\tif (h_valid)\n\t\tbegin\n\t\t\thr_ptr_buff = hr_ptr + 1'b1;\n\t\tend\n\t\t\n\tend\nend",
        "always @ (posedge Sclk or negedge Reset or posedge Start or posedge valid)\nbegin\n\tif(Reset == 1'b0)\n\tbegin\n\t\tRJ_en = 1'b0;\n\t\trr_ptr = 4'h0;\n\t\trj_data = 16'h0000;\n\t\trj_read = 1'b0;\n\t\t\n\t\tH_en = 1'b0;\n\t\thr_ptr = 9'h000;\n\t\th_cntr = 8'h00;\n\t\th_data = 16'h0000;\n\t\th_read = 1'b0;\n\t\tcalc = 1'b0;\n\t\th_finish = 1'b0;\n\t\tlast_h = 1'b0;\n\t\t\n\t\tX_rd_en = 1'b0;\n\t\txr_ptr = 8'h00;\n\t\tx_read = 1'b0;\n\t\tx_data = 16'h0000;\n\t\tx_finish = 1'b0;\n\t\tlast_x = 1'b0;\n\t\t\n\t\tU = 40'h0000000000;\n\t\tU_curr = 40'h0000000000;\n\t\ty = 40'h0000000000;\n\t\tneg = 2'h0;\n\t\tprev_OutReady = 1'b0;\n\tend\n\telse if(Start== 1'b1)\n\tbegin\n\t\tRJ_en = 1'b0;\n\t\trr_ptr = 4'h0;\n\t\trj_data = 16'h0000;\n\t\trj_read = 1'b0;\n\t\t\n\t\tH_en = 1'b0;\n\t\thr_ptr = 9'h000;\n\t\th_cntr = 8'h00;\n\t\th_data = 16'h0000;\n\t\th_read = 1'b0;\n\t\tcalc = 1'b0;\n\t\th_finish = 1'b0;\n\t\tlast_h = 1'b0;\n\t\t\n\t\tX_rd_en = 1'b0;\n\t\txr_ptr = 8'h00;\n\t\tx_read = 1'b0;\n\t\tx_data = 16'h0000;\n\t\tx_finish = 1'b0;\n\t\tlast_x = 1'b0;\n\t\t\n\t\tU = 40'h0000000000;\n\t\tU_curr = 40'h0000000000;\n\t\ty = 40'h0000000000;\n\t\tneg = 2'h0;\n\t\tprev_OutReady = 1'b0;\n\tend\n\telse if(valid== 1'b1)\n\tbegin\n\t    RJ_en = 1'b0;\n\t\tH_en = 1'b0;\n\t\tX_rd_en = 1'b0; \n\tend\n\t\n\telse\n\tbegin\n\t\tif(en== 1'b1)\n\t\tbegin\n\t\t\tprev_OutReady = 1'b0;\n\t\t\tif(sleep== 1'b0)\n\t\t\tbegin\n\t\t\t\tif(x_read== 1'b1)\n\t\t\t\tbegin\n\t\t\t\t\tif(neg[1]== 1'b0)\n\t\t\t\t\tbegin\n\t\t\t\t\t\tx_data = x_data_in;\n\t\t\t\t\tend\n\t\t\t\t\telse\n\t\t\t\t\tbegin\n\t\t\t\t\t\tx_data = 16'h0000; \n\t\t\t\t\tend\n\t\t\t\t\tx_read = 1'b0;\n\t\t\t\t\t\n\t\t\t\t\tif ( h_sign== 1'b0 )\n\t\t\t\t\tbegin\n\t\t\t\t\t\tU = U + {{8{x_data[15]}},x_data,{16{1'b0}}};\n\t\t\t\t\t\tU_curr = U_curr + {{8{x_data[15]}},x_data,{16{1'b0}}};\n\t\t\t\t\tend\n\t\t\t\t\t\n\t\t\t\t\telse\n\t\t\t\t\tbegin\n\t\t\t\t\t\tU = U - {{8{x_data[15]}},x_data,{16{1'b0}}};\n\t\t\t\t\t\tU_curr = U_curr - {{8{x_data[15]}},x_data,{16{1'b0}}};\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\t\n\t\t\t\tif(x_finish== 1'b1)\n\t\t\t\tbegin\n\t\t\t\t\t\n\t\t\t\t\t\n\t\t\t\t\tU = {U[39],U[39:1]};\n\t\t\t\t\tU_curr = {40{1'b0}};\n\t\t\t\t\tif(last_x == 1'b1)\n\t\t\t\t\tbegin\n\t\t\t\t\t\tlast_x = 1'b0;\n\t\t\t\t\t\ty = U;\n\t\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\tprev_OutReady = 1'b1;\n\t\t\t\t\t\tcalc = 1'b0;\n\t\t\t\t\tend\n\t\t\t\t\tx_finish = 1'b0;\n\t\t\t\tend\n\t\t\n\t\t\t\tif(h_finish== 1'b1)\n\t\t\t\tbegin\n\t\t\t\t\tx_finish = 1'b1;\n\t\t\t\t\tif(last_h== 1'b1)\n\t\t\t\t\tbegin\n\t\t\t\t\t\tlast_x = 1'b1;\n\t\t\t\t\tend\n\t\t\t\t\th_finish = 1'b0;\n\t\t\t\tend\n\t\t\t\n\t\t\t\tif(h_read== 1'b1)\n\t\t\t\tbegin\n\t\t\t\t\th_data = h_data_in;\n\t\t\t\t\t\n\t\t\t\t\th_read = 1'b0;\n\t\t\t\t\tcalc = 1'b1;\n\t\t\t\tend\n\t\t\t\n\t\t\t\tif(calc== 1'b1)\n\t\t\t\tbegin\n\t\t\t\t\t{neg,xr_ptr} = {x_flagbit, n} - h_data[7:0];\n\t\t\t\t\tif( neg[1]== 1'b0 )\n\t\t\t\t\tbegin\n\t\t\t\t\t\tX_rd_en = 1'b1;\n\t\t\t\t\t\t\n\t\t\t\t\tend\n\t\t\t\t\th_sign = h_data[8];\n\t\t\t\t\tx_read = 1'b1;\n\t\t\t\tend\n\t\t\t\n\t\t\t\tif(rj_read== 1'b1)\n\t\t\t\tbegin\n\t\t\t\t\trj_data = rj_data_in;\n\t\t\t\t\trj_read = 1'b0;\n\t\t\t\tend\n\t\t\t\t\n\t\t\t\tif(h_cntr != rj_data)\n\t\t\t\tbegin\n\t\t\t\t\thr_ptr = hr_ptr_buff;\n\t\t\t\t\tH_en = 1'b1;\n\t\t\t\t\th_read = 1'b1;\n\t\t\t\t\th_cntr = h_cntr + 1'b1;\n\t\t\t\tend\n\t\n\t\t\t\tif(((h_cntr == rj_data) || (rr_ptr_buff == 4'h0)) && (last_h == 1'b0))\n\t\t\t\tbegin\n\t\t\t\t\tif(rr_ptr == 4'hf)\n\t\t\t\t\tbegin\n\t\t\t\t\t\tlast_h = 1'b1;\n\t\t\t\t\t\th_finish = 1'b1;\n\t\t\t\t\t\trr_ptr = rr_ptr_buff;\n\t\t\t\t\tend\n\t\t\t\t\telse\n\t\t\t\t\tbegin\n\t\t\t\t\t\trr_ptr = rr_ptr_buff;\n\t\t\t\t\t\tif(rr_ptr != 1'b0)  \n\t\t\t\t\t\tbegin\n\t\t\t\t\t\t\th_finish = 1'b1;\n\t\t\t\t\t\tend\n\t\t\t\t\t\th_cntr = 8'h00;\n\t\t\t\t\t\tRJ_en = 1'b1;\n\t\t\t\t\t\trj_read = 1'b1;\n\t\t\t\t\tend\n\t\t\t\tend\n\t\t\tend\n\t\tend\n\t\t\n\t\telse\n\t\tbegin\n\t\t\tRJ_en = 1'b0;\n\t\t\trr_ptr = 4'h0;\n\t\t\trj_data = 16'h0000;\n\t\t\trj_read = 1'b0;\n\t\t\t\n\t\t\tH_en = 1'b0;\n\t\t\thr_ptr = 9'h000;\n\t\t\th_cntr = 8'h00;\n\t\t\th_data = 16'h0000;\n\t\t\th_read = 1'b0;\n\t\t\tcalc = 1'b0;\n\t\t\th_finish = 1'b0;\n\t\t\tlast_h = 1'b0;\n\t\t\t\n\t\t\tX_rd_en = 1'b0;\n\t\t\tx_read = 1'b0;\n\t\t\tx_data = 16'h0000;\n\t\t\tx_finish = 1'b0;\n\t\t\tlast_x = 1'b0;\n\t\t\t\n\t\t\tU = 40'h0000000000;\n\t\t\tU_curr = 40'h0000000000;\n\t\t\tneg = 2'h0;\n\t\tend\n\tend\nend",
        "module ALU \n(\nSclk, Reset, en, Start, sleep,\nRJ_en, rr_ptr, r_valid, rj_data_in,\nH_en, hr_ptr, h_valid, h_data_in, \nX_rd_en, xr_ptr, x_data_in, n, x_flagbit,\nvalid, prev_OutReady, y\n);\n\ninput Sclk, Reset, en, valid, Start, x_flagbit, sleep;\noutput reg prev_OutReady;\noutput reg [39:0] y;\n \ninput r_valid;\ninput [15:0] rj_data_in;\noutput reg RJ_en;\noutput reg [3:0] rr_ptr;\nreg [15:0] rj_data;\nreg [4:0] rr_ptr_buff;\nreg rj_read;\n\ninput h_valid;\ninput [15:0] h_data_in;\noutput reg H_en;\noutput reg [8:0] hr_ptr;\nreg [15:0] h_data;\nreg [8:0] hr_ptr_buff;\nreg [7:0] h_cntr;\nreg h_read, calc, h_finish, last_h, last_x;\n\n\ninput [15:0] x_data_in;\ninput [7:0] n;\noutput reg X_rd_en;\noutput reg [7:0] xr_ptr;\nreg [15:0] x_data;\n\nreg x_read, x_finish;\n\nreg [1:0] neg;\nreg h_sign ;\nreg [39:0] U ;\nreg [39:0] U_curr ;\n\n\n\n\n\n",
        "always @ (rd_en or Start)\nbegin\n\tif(Start== 1'b1)\n\tbegin\n\t\tdata_out   = 16'h0000;\n\t\tdata_valid = 1'b0;\n\tend\n\telse if(rd_en== 1'b1)\n\tbegin\n\t\tdata_out = MEM [rd_addr];\n\t\t\n\t\tdata_valid = 1'b1;\t\n\tend\n\telse\n\tbegin\n\t\tdata_valid = 1'b0;\n\t\t\n\tend\nend",
        "always @ (wr_en or Reset or Start)\nbegin",
        "always @ (Start or en)\nbegin\n\tif(Start== 1'b1)\n\tbegin\n\t\tw_done = 1'b0;\n\t\tdata_valid = 1'b0;\n\t\tdata_out = 16'h0000;\n\tend\n\t\n\telse if(en== 1'b1)\n\tbegin\n\t\tif (rst== 1'b1)\n\t\tbegin\n\t\t\tMEM [wr_addr] = 16'h0000;\n\t\t\t\n\t\t\tw_done = 1'b1;\n\t\tend\n\t\t\n\t\telse\n\t\tbegin\n\t\t\tif (wr== 1'b1)\n\t\t\tbegin\n\t\t\t\tMEM [wr_addr] = data_in[15:0];\n\t\t\t\t\n\t\t\t\tw_done = 1'b1;\n\t\t\tend\n\t\t\t\n\t\t\telse\n\t\t\tbegin\n\t\t\t\tdata_out = MEM [rd_addr];\n\t\t\t\t\n\t\t\t\tdata_valid = 1'b1;\n\t\t\tend\n\t\tend\n\tend\n\telse\n\tbegin\n\t\tw_done = 1'b0;\n\t\tdata_valid = 1'b0;\n\t\t\n\tend\nend",
        "module Hmem (en, Start, rd_addr, wr_addr, wr, rst, data_in, data_out, w_done, data_valid );\n\ninput en, rst, wr, Start;\ninput [8:0] wr_addr, rd_addr;\ninput [15:0] data_in;\noutput reg w_done;\noutput reg data_valid;\noutput reg [15:0] data_out;\nreg [15:0] MEM [511:0];\n",
        "always @ (en or Start)\nbegin\n\tif (Start== 1'b1)\n\tbegin\n\t\tdata_out   = 16'h0000;\n\t\tw_done     = 1'b0;\n\t\tdata_valid = 1'b0;\n\tend\n\t\n\telse if(en== 1'b1)\n\tbegin\n\t\tif (rst== 1'b1)\n\t\tbegin\n\t\t\tMEM [wr_addr] = 16'h0000;\n\t\t\t\n\t\t\tw_done = 1'b1;\n\t\tend\n\t\telse\n\t\tbegin\n\t\t\tif (wr== 1'b1)\n\t\t\tbegin\n\t\t\t\tMEM [wr_addr] = data_in[15:0];\n\t\t\t\t\n\t\t\t\tw_done = 1'b1;\n\t\t\tend\n\t\t\t\n\t\t\telse\n\t\t\tbegin\n\t\t\t\tdata_out = MEM [rd_addr];\n\t\t\t\t\n\t\t\t\tdata_valid = 1'b1;\n\t\t\tend\n\t\tend\n\tend\n\telse\n\tbegin\n\t\tw_done = 1'b0;\n\t\tdata_valid = 1'b0;\n\t\t\n\tend\nend",
        "module RJmem (en, Start, rd_addr, wr_addr, wr, rst, data_in, data_out, w_done, data_valid );\ninput en, rst, wr, Start;\ninput [3:0] wr_addr, rd_addr;\ninput [15:0] data_in;\noutput reg w_done;\noutput reg data_valid;\noutput reg [15:0] data_out;\nreg [15:0] MEM [15:0];\n",
        "always @ (negedge Dclk or posedge rst or posedge received or negedge Reset)\nbegin\n\tif( Reset == 1'b0 )\n\tbegin\n\t\tbt         <= 4'h0;\n\t\tdata_out   <= 16'h0000;\n\t\tword_ready <= 1'b0;\n\tend\n\telse if( rst )\n\tbegin\n\t\tbt         <= 4'h0;\n\t\tdata_out   <= 16'h0000;\n\t\tword_ready <= 1'b0;\n\tend\n\telse if(received == 1'b1)\n\tbegin\n\t\tif(word_ready== 1'b1)\n\t\tbegin\n\t\t\tword_ready <= 1'b0;\n\t\tend\n\tend\n\telse\n\tbegin\n\t\tif (Frame_edg == 1'b1)\n\t\tbegin\n\t\t\tif (bt == 4'h0)\n\t\t\tbegin\n\t\t\t\tword_ready <= 1'b0;\n\t\t\tend\n\t\t\tdata_out [bt]   <= data_in;\n\t\t\t{word_ready,bt} <= bt + 1'b1;\n\t\tend\n\t\t\n\t\telse\n\t\tbegin\n\t\t\tword_ready <= 1'b0;\n\t\t\tbt \t\t   <= 4'h0;\n\t\tend\n\tend\nend"
    ]
}