// Seed: 4294400519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd39,
    parameter id_15 = 32'd19
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  inout reg id_17;
  input wire id_16;
  input wire _id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire _id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_18,
      id_19,
      id_4,
      id_20,
      id_20,
      id_3,
      id_18,
      id_10,
      id_6,
      id_20,
      id_20
  );
  input wire id_7;
  output wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    if (-1) id_17 = -1;
  end
  wire [id_15  -  1 : -1 'b0] id_21;
  parameter id_22 = -1;
  wire [id_11 : -1] id_23;
  assign id_5[1] = -1'b0;
endmodule
