OPT_DESIGN_PATH=D:/RTL_FPGA/VHDL/reverse_bits/sim_reverse_bits/work/@_opt
