Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 29 10:46:55 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.320        0.000                      0                 2555        0.106        0.000                      0                 2555        3.750        0.000                       0                  1158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.320        0.000                      0                 2555        0.106        0.000                      0                 2555        3.750        0.000                       0                  1158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 3.133ns (33.557%)  route 6.203ns (66.443%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=175, routed)         1.453     7.056    U_ROM/Q[2]
    SLICE_X10Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.180 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           0.000     7.180    U_ROM/RegFile_reg_r1_0_31_0_5_i_83_n_0
    SLICE_X10Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     7.394 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.594     7.988    U_ROM/RegFile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I3_O)        0.297     8.285 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.243     9.528    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRB1
    SLICE_X8Y16          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.652 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.077    10.728    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[3]
    SLICE_X7Y17          LUT5 (Prop_lut5_I2_O)        0.124    10.852 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    10.852    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.253 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.253    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.367    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.481    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.595 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.595    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.709 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.709    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.823 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.823    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.157 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[1]
                         net (fo=2, routed)           0.658    12.816    U_Core/U_ControlUnit/PC_Imm_AdderResult[25]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.303    13.119 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.546    13.665    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I3_O)        0.124    13.789 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.633    14.422    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X10Y25         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.434    14.775    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y25         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y25         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.742    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 3.229ns (34.696%)  route 6.078ns (65.304%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=175, routed)         1.453     7.056    U_ROM/Q[2]
    SLICE_X10Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.180 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           0.000     7.180    U_ROM/RegFile_reg_r1_0_31_0_5_i_83_n_0
    SLICE_X10Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     7.394 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.594     7.988    U_ROM/RegFile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I3_O)        0.297     8.285 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.243     9.528    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRB1
    SLICE_X8Y16          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.652 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.077    10.728    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[3]
    SLICE_X7Y17          LUT5 (Prop_lut5_I2_O)        0.124    10.852 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    10.852    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.253 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.253    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.367    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.481    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.595 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.595    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.709 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.709    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.823 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.823    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.937 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.937    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.250 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[3]
                         net (fo=2, routed)           0.783    13.033    U_Core/U_ControlUnit/PC_Imm_AdderResult[31]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.306    13.339 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.161    13.500    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.124    13.624 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.768    14.392    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA1
    SLICE_X10Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.437    14.778    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X10Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.745    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 3.017ns (32.095%)  route 6.383ns (67.905%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=175, routed)         1.453     7.056    U_ROM/Q[2]
    SLICE_X10Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.180 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           0.000     7.180    U_ROM/RegFile_reg_r1_0_31_0_5_i_83_n_0
    SLICE_X10Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     7.394 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.594     7.988    U_ROM/RegFile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I3_O)        0.297     8.285 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.243     9.528    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRB1
    SLICE_X8Y16          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.652 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.077    10.728    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[3]
    SLICE_X7Y17          LUT5 (Prop_lut5_I2_O)        0.124    10.852 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    10.852    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.253 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.253    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.367    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.481    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.595 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.595    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.709 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.709    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.823 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.823    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.045 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[0]
                         net (fo=2, routed)           0.623    12.668    U_Core/U_ControlUnit/PC_Imm_AdderResult[24]
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.299    12.967 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.674    13.641    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.124    13.765 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.720    14.485    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA0
    SLICE_X10Y25         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.434    14.775    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y25         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y25         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.839    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.316ns  (logic 2.905ns (31.183%)  route 6.411ns (68.817%))
  Logic Levels:           12  (CARRY4=5 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=175, routed)         1.453     7.056    U_ROM/Q[2]
    SLICE_X10Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.180 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           0.000     7.180    U_ROM/RegFile_reg_r1_0_31_0_5_i_83_n_0
    SLICE_X10Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     7.394 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.594     7.988    U_ROM/RegFile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I3_O)        0.297     8.285 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.243     9.528    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRB1
    SLICE_X8Y16          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.652 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.077    10.728    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[3]
    SLICE_X7Y17          LUT5 (Prop_lut5_I2_O)        0.124    10.852 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    10.852    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.253 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.253    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.367    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.481    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.595 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.595    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.929 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/O[1]
                         net (fo=2, routed)           0.584    12.513    U_Core/U_ControlUnit/PC_Imm_AdderResult[17]
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.303    12.816 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_11/O
                         net (fo=1, routed)           0.803    13.619    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_11_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.743 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.659    14.401    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIC1
    SLICE_X8Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.438    14.779    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X8Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.755    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 3.133ns (33.996%)  route 6.083ns (66.004%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=175, routed)         1.453     7.056    U_ROM/Q[2]
    SLICE_X10Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.180 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           0.000     7.180    U_ROM/RegFile_reg_r1_0_31_0_5_i_83_n_0
    SLICE_X10Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     7.394 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.594     7.988    U_ROM/RegFile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I3_O)        0.297     8.285 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.243     9.528    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRB1
    SLICE_X8Y16          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.652 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.077    10.728    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[3]
    SLICE_X7Y17          LUT5 (Prop_lut5_I2_O)        0.124    10.852 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    10.852    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.253 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.253    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.367    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.481    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.595 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.595    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.709 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.709    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.823 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.823    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.157 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[1]
                         net (fo=2, routed)           0.658    12.816    U_Core/U_ControlUnit/PC_Imm_AdderResult[25]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.303    13.119 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.546    13.665    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I3_O)        0.124    13.789 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.512    14.301    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X8Y27          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.436    14.777    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X8Y27          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y27          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.744    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 3.229ns (34.843%)  route 6.038ns (65.157%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=175, routed)         1.453     7.056    U_ROM/Q[2]
    SLICE_X10Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.180 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           0.000     7.180    U_ROM/RegFile_reg_r1_0_31_0_5_i_83_n_0
    SLICE_X10Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     7.394 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.594     7.988    U_ROM/RegFile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I3_O)        0.297     8.285 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.243     9.528    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRB1
    SLICE_X8Y16          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.652 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.077    10.728    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[3]
    SLICE_X7Y17          LUT5 (Prop_lut5_I2_O)        0.124    10.852 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    10.852    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.253 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.253    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.367    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.481    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.595 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.595    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.709 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.709    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.823 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.823    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.937 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.937    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.250 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[3]
                         net (fo=2, routed)           0.783    13.033    U_Core/U_ControlUnit/PC_Imm_AdderResult[31]
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.306    13.339 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.161    13.500    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.124    13.624 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.729    14.353    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/DIA1
    SLICE_X6Y27          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.503    14.844    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X6Y27          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y27          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.811    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -14.353    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 1.773ns (19.125%)  route 7.497ns (80.875%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.561     5.082    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=123, routed)         0.967     6.567    U_Core/U_ControlUnit/Q[2]
    SLICE_X10Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.691 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.430     8.121    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.245 r  U_Core/U_ControlUnit/q[31]_i_33/O
                         net (fo=1, routed)           0.501     8.745    U_Core/U_ControlUnit/q[31]_i_33_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124     8.869 r  U_Core/U_ControlUnit/q[31]_i_32__0/O
                         net (fo=1, routed)           0.465     9.335    U_Core/U_ControlUnit/q[31]_i_32__0_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     9.459 r  U_Core/U_ControlUnit/q[31]_i_22/O
                         net (fo=68, routed)          1.760    11.219    U_Core/U_ControlUnit/q_reg[11]
    SLICE_X28Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.343 r  U_Core/U_ControlUnit/q[23]_i_5/O
                         net (fo=1, routed)           0.843    12.186    U_Core/U_ControlUnit/q[23]_i_5_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.124    12.310 r  U_Core/U_ControlUnit/q[23]_i_2/O
                         net (fo=1, routed)           0.000    12.310    U_Core/U_ControlUnit/q[23]_i_2_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    12.522 r  U_Core/U_ControlUnit/q_reg[23]_i_1/O
                         net (fo=2, routed)           1.058    13.580    U_Core/U_ControlUnit/q_reg[31][21]
    SLICE_X4Y23          LUT6 (Prop_lut6_I4_O)        0.299    13.879 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.474    14.353    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIC1
    SLICE_X6Y22          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.503    14.844    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y22          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y22          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.820    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -14.353    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 1.773ns (19.125%)  route 7.498ns (80.875%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.561     5.082    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=123, routed)         0.967     6.567    U_Core/U_ControlUnit/Q[2]
    SLICE_X10Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.691 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.430     8.121    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.245 r  U_Core/U_ControlUnit/q[31]_i_33/O
                         net (fo=1, routed)           0.501     8.745    U_Core/U_ControlUnit/q[31]_i_33_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124     8.869 r  U_Core/U_ControlUnit/q[31]_i_32__0/O
                         net (fo=1, routed)           0.465     9.335    U_Core/U_ControlUnit/q[31]_i_32__0_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     9.459 r  U_Core/U_ControlUnit/q[31]_i_22/O
                         net (fo=68, routed)          1.760    11.219    U_Core/U_ControlUnit/q_reg[11]
    SLICE_X28Y25         LUT6 (Prop_lut6_I3_O)        0.124    11.343 r  U_Core/U_ControlUnit/q[23]_i_5/O
                         net (fo=1, routed)           0.843    12.186    U_Core/U_ControlUnit/q[23]_i_5_n_0
    SLICE_X13Y25         LUT5 (Prop_lut5_I1_O)        0.124    12.310 r  U_Core/U_ControlUnit/q[23]_i_2/O
                         net (fo=1, routed)           0.000    12.310    U_Core/U_ControlUnit/q[23]_i_2_n_0
    SLICE_X13Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    12.522 r  U_Core/U_ControlUnit/q_reg[23]_i_1/O
                         net (fo=2, routed)           1.058    13.580    U_Core/U_ControlUnit/q_reg[31][21]
    SLICE_X4Y23          LUT6 (Prop_lut6_I4_O)        0.299    13.879 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.474    14.353    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X6Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.505    14.846    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X6Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X6Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.822    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -14.353    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 1.773ns (18.957%)  route 7.580ns (81.043%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.561     5.082    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X12Y16         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=123, routed)         0.967     6.567    U_Core/U_ControlUnit/Q[2]
    SLICE_X10Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.691 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.430     8.121    U_Core/U_ControlUnit/aluSrcMuxSel
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.245 r  U_Core/U_ControlUnit/q[31]_i_33/O
                         net (fo=1, routed)           0.501     8.745    U_Core/U_ControlUnit/q[31]_i_33_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124     8.869 r  U_Core/U_ControlUnit/q[31]_i_32__0/O
                         net (fo=1, routed)           0.465     9.335    U_Core/U_ControlUnit/q[31]_i_32__0_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I5_O)        0.124     9.459 r  U_Core/U_ControlUnit/q[31]_i_22/O
                         net (fo=68, routed)          1.586    11.045    U_Core/U_ControlUnit/q_reg[11]
    SLICE_X28Y18         LUT6 (Prop_lut6_I3_O)        0.124    11.169 r  U_Core/U_ControlUnit/q[6]_i_5/O
                         net (fo=1, routed)           0.984    12.153    U_Core/U_ControlUnit/q[6]_i_5_n_0
    SLICE_X13Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.277 r  U_Core/U_ControlUnit/q[6]_i_2/O
                         net (fo=1, routed)           0.000    12.277    U_Core/U_ControlUnit/q[6]_i_2_n_0
    SLICE_X13Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    12.489 r  U_Core/U_ControlUnit/q_reg[6]_i_1/O
                         net (fo=2, routed)           0.977    13.466    U_Core/U_ControlUnit/q_reg[31][4]
    SLICE_X7Y15          LUT6 (Prop_lut6_I4_O)        0.299    13.765 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.670    14.435    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIA0
    SLICE_X6Y17          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.509    14.850    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y17          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X6Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.914    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -14.435    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 3.017ns (32.690%)  route 6.212ns (67.310%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X10Y13         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_DataPath/U_PC/q_reg[4]/Q
                         net (fo=175, routed)         1.453     7.056    U_ROM/Q[2]
    SLICE_X10Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.180 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_83/O
                         net (fo=1, routed)           0.000     7.180    U_ROM/RegFile_reg_r1_0_31_0_5_i_83_n_0
    SLICE_X10Y18         MUXF7 (Prop_muxf7_I1_O)      0.214     7.394 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.594     7.988    U_ROM/RegFile_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I3_O)        0.297     8.285 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.243     9.528    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRB1
    SLICE_X8Y16          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.652 r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.077    10.728    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[3]
    SLICE_X7Y17          LUT5 (Prop_lut5_I2_O)        0.124    10.852 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_1/O
                         net (fo=1, routed)           0.000    10.852    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][3]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.253 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.253    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.367 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.367    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.481 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.481    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.595 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.595    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.709 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.709    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.823 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.823    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.045 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[0]
                         net (fo=2, routed)           0.623    12.668    U_Core/U_ControlUnit/PC_Imm_AdderResult[24]
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.299    12.967 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_8/O
                         net (fo=1, routed)           0.674    13.641    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_8_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.124    13.765 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.549    14.314    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA0
    SLICE_X8Y27          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        1.436    14.777    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X8Y27          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y27          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.841    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                  0.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.564     1.447    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[26]/Q
                         net (fo=1, routed)           0.054     1.642    U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[26]
    SLICE_X8Y11          LUT4 (Prop_lut4_I2_O)        0.045     1.687 r  U_GPOA/U_APB_Intf_GPIO/PRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000     1.687    U_GPOA/U_APB_Intf_GPIO/p_0_in[26]
    SLICE_X8Y11          FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.834     1.961    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[26]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.121     1.581    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.565     1.448    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg2_reg[16]/Q
                         net (fo=1, routed)           0.056     1.645    u_fnd_pp/U_APB_Intf_GPIO/slv_reg2[16]
    SLICE_X10Y9          LUT5 (Prop_lut5_I4_O)        0.045     1.690 r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA[16]_i_1__3/O
                         net (fo=1, routed)           0.000     1.690    u_fnd_pp/U_APB_Intf_GPIO/p_0_in[16]
    SLICE_X10Y9          FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.835     1.962    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[16]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.120     1.581    u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_fnd_pp/U_APB_Intf_GPIO/slv_reg0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.586     1.469    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg0_reg[23]/Q
                         net (fo=1, routed)           0.056     1.666    u_fnd_pp/U_APB_Intf_GPIO/slv_reg0[23]
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.045     1.711 r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA[23]_i_1__3/O
                         net (fo=1, routed)           0.000     1.711    u_fnd_pp/U_APB_Intf_GPIO/p_0_in[23]
    SLICE_X2Y29          FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.855     1.982    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[23]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.120     1.602    u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.577%)  route 0.352ns (71.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X13Y13         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_APB_Master/temp_wdata_reg_reg[0]/Q
                         net (fo=14, routed)          0.352     1.939    U_RAM/Q[0]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.823    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_GP_Timer/U_APB_GP_TimerIntf/slv_reg_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_Timer/U_APB_GP_TimerIntf/PRDATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.590     1.473    u_GP_Timer/U_APB_GP_TimerIntf/clk_IBUF_BUFG
    SLICE_X7Y12          FDCE                                         r  u_GP_Timer/U_APB_GP_TimerIntf/slv_reg_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_GP_Timer/U_APB_GP_TimerIntf/slv_reg_reg[3][1]/Q
                         net (fo=2, routed)           0.066     1.680    u_GP_Timer/U_APB_GP_TimerIntf/slv_reg_reg[3][31]_0[1]
    SLICE_X6Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.725 r  u_GP_Timer/U_APB_GP_TimerIntf/PRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000     1.725    u_GP_Timer/U_APB_GP_TimerIntf/p_0_in[1]
    SLICE_X6Y12          FDRE                                         r  u_GP_Timer/U_APB_GP_TimerIntf/PRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.860     1.987    u_GP_Timer/U_APB_GP_TimerIntf/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  u_GP_Timer/U_APB_GP_TimerIntf/PRDATA_reg[1]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.121     1.607    u_GP_Timer/U_APB_GP_TimerIntf/PRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.148ns (34.084%)  route 0.286ns (65.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y13          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_APB_Master/temp_wdata_reg_reg[2]/Q
                         net (fo=14, routed)          0.286     1.879    U_RAM/Q[2]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243     1.750    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.585     1.468    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[25]/Q
                         net (fo=1, routed)           0.080     1.689    U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[25]
    SLICE_X2Y21          LUT4 (Prop_lut4_I2_O)        0.045     1.734 r  U_GPOA/U_APB_Intf_GPIO/PRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     1.734    U_GPOA/U_APB_Intf_GPIO/p_0_in[25]
    SLICE_X2Y21          FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.854     1.981    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[25]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.121     1.602    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.785%)  route 0.253ns (64.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X13Y8          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_APB_Master/temp_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.253     1.842    U_RAM/ADDRARDADDR[2]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.710    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.023%)  route 0.109ns (36.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.565     1.448    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X9Y8           FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg[22]/Q
                         net (fo=1, routed)           0.109     1.698    U_GPIOC/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[22]
    SLICE_X10Y8          LUT4 (Prop_lut4_I2_O)        0.045     1.743 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[22]_i_1__1/O
                         net (fo=1, routed)           0.000     1.743    U_GPIOC/U_APB_Intf_GPIO/p_0_in[22]
    SLICE_X10Y8          FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.835     1.962    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[22]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.121     1.605    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.585     1.468    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg[15]/Q
                         net (fo=1, routed)           0.087     1.696    U_GPOA/U_APB_Intf_GPIO/slv_reg0_reg_n_0_[15]
    SLICE_X2Y21          LUT4 (Prop_lut4_I2_O)        0.045     1.741 r  U_GPOA/U_APB_Intf_GPIO/PRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     1.741    U_GPOA/U_APB_Intf_GPIO/p_0_in[15]
    SLICE_X2Y21          FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1157, routed)        0.854     1.981    U_GPOA/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[15]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.120     1.601    U_GPOA/U_APB_Intf_GPIO/PRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y25    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y15    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y28    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y17    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y25    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y25    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y30    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y14    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y21    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y21    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y22    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y16    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y16    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y27    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK



