{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 23:05:52 2015 " "Info: Processing started: Wed Apr 15 23:05:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Receive_Port EP2C15AF256C7 " "Info: Selected device EP2C15AF256C7 for design \"Receive_Port\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a0 " "Info: Atom \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a1 " "Info: Atom \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a2 " "Info: Atom \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a3 " "Info: Atom \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a4 " "Info: Atom \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a5 " "Info: Atom \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a6 " "Info: Atom \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a7 " "Info: Atom \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a8 " "Info: Atom \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a9 " "Info: Atom \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a10 " "Info: Atom \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a0 " "Info: Atom \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a1 " "Info: Atom \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a2 " "Info: Atom \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a3 " "Info: Atom \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_po61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_po61.tdf" 37 2 0 } } { "db/dcfifo_psh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_psh1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 118 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_po61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_po61.tdf" 37 2 0 } } { "db/dcfifo_psh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_psh1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 118 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_po61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_po61.tdf" 37 2 0 } } { "db/dcfifo_psh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_psh1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 118 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_po61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_po61.tdf" 37 2 0 } } { "db/dcfifo_psh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_psh1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 118 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_po61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_po61.tdf" 37 2 0 } } { "db/dcfifo_psh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_psh1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 118 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_po61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_po61.tdf" 37 2 0 } } { "db/dcfifo_psh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_psh1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 118 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_po61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_po61.tdf" 37 2 0 } } { "db/dcfifo_psh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_psh1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 118 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_po61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_po61.tdf" 37 2 0 } } { "db/dcfifo_psh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_psh1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 118 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_po61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_po61.tdf" 37 2 0 } } { "db/dcfifo_psh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_psh1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 118 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_po61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_po61.tdf" 37 2 0 } } { "db/dcfifo_psh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_psh1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 118 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Length_DCFF:length_buffer_inst\|dcfifo:dcfifo_component\|dcfifo_psh1:auto_generated\|altsyncram_po61:fifo_ram\|ram_block14a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_po61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_po61.tdf" 37 2 0 } } { "db/dcfifo_psh1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_psh1.tdf" 56 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Length_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Length_DCFF.vhd" 99 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 118 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a0 clk0 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } } { "db/altsyncram_qo61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_qo61.tdf" 40 2 0 } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 55 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 73 3 0 } } { "Data_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_DCFF.vhd" 101 0 0 } } { "Data_Buffer.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_Buffer.vhd" 35 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 106 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a1 clk0 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } } { "db/altsyncram_qo61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_qo61.tdf" 40 2 0 } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 55 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 73 3 0 } } { "Data_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_DCFF.vhd" 101 0 0 } } { "Data_Buffer.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_Buffer.vhd" 35 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 106 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a2 clk0 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } } { "db/altsyncram_qo61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_qo61.tdf" 40 2 0 } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 55 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 73 3 0 } } { "Data_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_DCFF.vhd" 101 0 0 } } { "Data_Buffer.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_Buffer.vhd" 35 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 106 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a3 clk0 GND " "Warning (15400): WYSIWYG primitive \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } } { "db/altsyncram_qo61.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_qo61.tdf" 40 2 0 } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 55 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 73 3 0 } } { "Data_DCFF.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_DCFF.vhd" 101 0 0 } } { "Data_Buffer.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Data_Buffer.vhd" 35 0 0 } } { "test_bench1.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/test_bench1.vhd" 106 0 0 } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 47 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C7 " "Info: Device EP2C8F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C7 " "Info: Device EP2C20F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ N14 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location N14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "Critical Warning: No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock50 " "Info: Pin clock50 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock50 } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[0\] " "Info: Pin length_buffer_out_11bit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[0] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[1\] " "Info: Pin length_buffer_out_11bit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[1] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[2\] " "Info: Pin length_buffer_out_11bit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[2] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[3\] " "Info: Pin length_buffer_out_11bit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[3] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[4\] " "Info: Pin length_buffer_out_11bit\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[4] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[5\] " "Info: Pin length_buffer_out_11bit\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[5] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[6\] " "Info: Pin length_buffer_out_11bit\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[6] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[7\] " "Info: Pin length_buffer_out_11bit\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[7] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[8\] " "Info: Pin length_buffer_out_11bit\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[8] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[9\] " "Info: Pin length_buffer_out_11bit\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[9] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_buffer_out_11bit\[10\] " "Info: Pin length_buffer_out_11bit\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_buffer_out_11bit[10] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_buffer_out_11bit[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "length_valid_out " "Info: Pin length_valid_out not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { length_valid_out } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { length_valid_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[0\] " "Info: Pin data_buffer_out_8bit\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[0] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[1\] " "Info: Pin data_buffer_out_8bit\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[1] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[2\] " "Info: Pin data_buffer_out_8bit\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[2] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[3\] " "Info: Pin data_buffer_out_8bit\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[3] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[4\] " "Info: Pin data_buffer_out_8bit\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[4] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[5\] " "Info: Pin data_buffer_out_8bit\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[5] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[6\] " "Info: Pin data_buffer_out_8bit\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[6] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_buffer_out_8bit\[7\] " "Info: Pin data_buffer_out_8bit\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_buffer_out_8bit[7] } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_buffer_out_8bit[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock25 " "Info: Pin clock25 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock25 } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock25 (placed in PIN J2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock25 (placed in PIN J2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|ram_block1a0 " "Info: Destination node MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_8081.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_8081.tdf" 35 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|ram_block1a1 " "Info: Destination node MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_8081.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_8081.tdf" 55 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|ram_block1a2 " "Info: Destination node MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_8081.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_8081.tdf" 75 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|ram_block1a3 " "Info: Destination node MII_to_RCV:phy_inst\|framemem:frame_test_mem\|altsyncram:altsyncram_component\|altsyncram_8081:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_8081.tdf" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/db/altsyncram_8081.tdf" 95 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_8081:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A " "Info: Destination node test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.A" {  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clock25 } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector0~0  " "Info: Automatically promoted node test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|Selector0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 377 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN J1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN J1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reset } } } { "Receive_Port.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/Receive_Port.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 1 20 0 " "Info: Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 1 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 20 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 18 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 24 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 20 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.096 ns register register " "Info: Estimated most critical path is register to register delay of 0.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.C_64 1 REG LAB_X40_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X40_Y12; Fanout = 1; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_next.C_64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.096 ns test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C 2 REG LAB_X40_Y12 5 " "Info: 2: + IC(0.000 ns) + CELL(0.096 ns) = 0.096 ns; Loc. = LAB_X40_Y12; Fanout = 5; REG Node = 'test_bench1:test_bench_inst\|SFD_FSM:sfd_fsm_inst\|y_current.C'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } } { "sfd_fsm.vhd" "" { Text "C:/Users/Negatu/Desktop/Spring 2015 - Dawning/ECE-559/Receive_Port/sfd_fsm.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.096 ns ( 100.00 % ) " "Info: Total cell delay = 0.096 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_next.C_64 test_bench1:test_bench_inst|SFD_FSM:sfd_fsm_inst|y_current.C } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "20 " "Warning: Found 20 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[0\] 0 " "Info: Pin \"length_buffer_out_11bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[1\] 0 " "Info: Pin \"length_buffer_out_11bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[2\] 0 " "Info: Pin \"length_buffer_out_11bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[3\] 0 " "Info: Pin \"length_buffer_out_11bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[4\] 0 " "Info: Pin \"length_buffer_out_11bit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[5\] 0 " "Info: Pin \"length_buffer_out_11bit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[6\] 0 " "Info: Pin \"length_buffer_out_11bit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[7\] 0 " "Info: Pin \"length_buffer_out_11bit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[8\] 0 " "Info: Pin \"length_buffer_out_11bit\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[9\] 0 " "Info: Pin \"length_buffer_out_11bit\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_buffer_out_11bit\[10\] 0 " "Info: Pin \"length_buffer_out_11bit\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "length_valid_out 0 " "Info: Pin \"length_valid_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[0\] 0 " "Info: Pin \"data_buffer_out_8bit\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[1\] 0 " "Info: Pin \"data_buffer_out_8bit\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[2\] 0 " "Info: Pin \"data_buffer_out_8bit\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[3\] 0 " "Info: Pin \"data_buffer_out_8bit\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[4\] 0 " "Info: Pin \"data_buffer_out_8bit\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[5\] 0 " "Info: Pin \"data_buffer_out_8bit\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[6\] 0 " "Info: Pin \"data_buffer_out_8bit\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_buffer_out_8bit\[7\] 0 " "Info: Pin \"data_buffer_out_8bit\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 23:05:56 2015 " "Info: Processing ended: Wed Apr 15 23:05:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
