<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>PMU</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMU</h1><p>The PMU characteristics are:</p><h2>Configuration</h2><p><a href="pmu.pmccfiltr_el0.html">PMCCFILTR_EL0</a>[31:0] and <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, <a href="pmu.pmccfiltr_el0.html">PMCCFILTR_EL0</a>[63:32] and <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmccfiltr_el0.html">PMCCFILTR_EL0</a>[31:0] and <a href="AArch32-pmccfiltr.html">PMCCFILTR</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmccntr_el0.html">PMCCNTR_EL0</a>[63:0] and <a href="AArch64-pmccntr_el0.html">PMCCNTR_EL0</a>[63:0] are mapped to each other.</p><p><a href="pmu.pmccntr_el0.html">PMCCNTR_EL0</a>[63:0] and <a href="AArch32-pmccntr.html">PMCCNTR</a>[63:0] are mapped to each other.</p><p>When FEAT_PMUv3_SS is implemented, <a href="pmu.pmccntsvr_el1.html">PMCCNTSVR_EL1</a>[63:0] and <a href="AArch64-pmccntsvr_el1.html">PMCCNTSVR_EL1</a>[63:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT32 is implemented, <a href="pmu.pmceid0.html">PMCEID0</a>[31:0] and <a href="AArch64-pmceid0_el0.html">PMCEID0_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT32 is implemented, <a href="pmu.pmceid0.html">PMCEID0</a>[31:0] and <a href="AArch32-pmceid0.html">PMCEID0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT32 is implemented, <a href="pmu.pmceid1.html">PMCEID1</a>[31:0] and <a href="AArch64-pmceid1_el0.html">PMCEID1_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT32 is implemented, <a href="pmu.pmceid1.html">PMCEID1</a>[31:0] and <a href="AArch32-pmceid1.html">PMCEID1</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT32 is implemented, <a href="pmu.pmceid2.html">PMCEID2</a>[31:0] and <a href="AArch64-pmceid0_el0.html">PMCEID0_EL0</a>[63:32] are mapped to each other.</p><p>When FEAT_PMUv3_EXT32 is implemented, <a href="pmu.pmceid2.html">PMCEID2</a>[31:0] and <a href="AArch32-pmceid2.html">PMCEID2</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT32 is implemented, <a href="pmu.pmceid3.html">PMCEID3</a>[31:0] and <a href="AArch32-pmceid3.html">PMCEID3</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmcnten.html">PMCNTEN</a>[31:0] and <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmcnten.html">PMCNTEN</a>[63:32] and <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmcnten.html">PMCNTEN</a>[31:0] and <a href="AArch32-pmcntenset.html">PMCNTENSET</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmcnten.html">PMCNTEN</a>[31:0] and <a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmcnten.html">PMCNTEN</a>[63:32] and <a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmcnten.html">PMCNTEN</a>[31:0] and <a href="AArch32-pmcntenclr.html">PMCNTENCLR</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmcntenclr_el0.html">PMCNTENCLR_EL0</a>[31:0] and <a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmcntenclr_el0.html">PMCNTENCLR_EL0</a>[63:32] and <a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmcntenclr_el0.html">PMCNTENCLR_EL0</a>[31:0] and <a href="AArch32-pmcntenclr.html">PMCNTENCLR</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmcntenclr_el0.html">PMCNTENCLR_EL0</a>[31:0] and <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmcntenclr_el0.html">PMCNTENCLR_EL0</a>[63:32] and <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmcntenclr_el0.html">PMCNTENCLR_EL0</a>[31:0] and <a href="AArch32-pmcntenset.html">PMCNTENSET</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmcntenset_el0.html">PMCNTENSET_EL0</a>[31:0] and <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmcntenset_el0.html">PMCNTENSET_EL0</a>[63:32] and <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmcntenset_el0.html">PMCNTENSET_EL0</a>[31:0] and <a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmcntenset_el0.html">PMCNTENSET_EL0</a>[63:32] and <a href="AArch64-pmcntenclr_el0.html">PMCNTENCLR_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmcntenset_el0.html">PMCNTENSET_EL0</a>[31:0] and <a href="AArch32-pmcntenclr.html">PMCNTENCLR</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmcntenset_el0.html">PMCNTENSET_EL0</a>[31:0] and <a href="AArch32-pmcntenset.html">PMCNTENSET</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmcr_el0.html">PMCR_EL0</a>[7:0] and <a href="AArch64-pmcr_el0.html">PMCR_EL0</a>[7:0] are mapped to each other.</p><p><a href="pmu.pmcr_el0.html">PMCR_EL0</a>[7:0] and <a href="AArch32-pmcr.html">PMCR</a>[7:0] are mapped to each other.</p><p><a href="pmu.pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>[31:0] and <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3p5 is implemented, <a href="pmu.pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>[63:32] and <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>[31:0] and <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_SS is implemented, <a href="pmu.pmevcntsvrn_el1.html">PMEVCNTSVR&lt;n&gt;_EL1</a>[63:0] and <a href="AArch64-pmevcntsvrn_el1.html">PMEVCNTSVR&lt;n&gt;_EL1</a>[63:0] are mapped to each other.</p><p><a href="pmu.pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>[63:0] and <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>[63:0] are mapped to each other.</p><p><a href="pmu.pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>[31:0] and <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n&gt;</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmicfiltr_el0.html">PMICFILTR_EL0</a>[63:0] and <a href="AArch64-pmicfiltr_el0.html">PMICFILTR_EL0</a>[63:0] are mapped to each other.</p><p>When FEAT_PMUv3_ICNTR is implemented and FEAT_PMUv3_SS is implemented, <a href="pmu.pmicntsvr_el1.html">PMICNTSVR_EL1</a>[63:0] and <a href="AArch64-pmicntsvr_el1.html">PMICNTSVR_EL1</a>[63:0] are mapped to each other.</p><p>When FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmicntr_el0.html">PMICNTR_EL0</a>[63:0] and <a href="AArch64-pmicntr_el0.html">PMICNTR_EL0</a>[63:0] are mapped to each other.</p><p><a href="pmu.pminten.html">PMINTEN</a>[31:0] and <a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pminten.html">PMINTEN</a>[63:32] and <a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1</a>[63:32] are mapped to each other.</p><p><a href="pmu.pminten.html">PMINTEN</a>[31:0] and <a href="AArch32-pmintenset.html">PMINTENSET</a>[31:0] are mapped to each other.</p><p><a href="pmu.pminten.html">PMINTEN</a>[31:0] and <a href="AArch64-pmintenclr_el1.html">PMINTENCLR_EL1</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pminten.html">PMINTEN</a>[63:32] and <a href="AArch64-pmintenclr_el1.html">PMINTENCLR_EL1</a>[63:32] are mapped to each other.</p><p><a href="pmu.pminten.html">PMINTEN</a>[31:0] and <a href="AArch32-pmintenclr.html">PMINTENCLR</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmintenclr_el1.html">PMINTENCLR_EL1</a>[31:0] and <a href="AArch64-pmintenclr_el1.html">PMINTENCLR_EL1</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmintenclr_el1.html">PMINTENCLR_EL1</a>[63:32] and <a href="AArch64-pmintenclr_el1.html">PMINTENCLR_EL1</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmintenclr_el1.html">PMINTENCLR_EL1</a>[31:0] and <a href="AArch32-pmintenclr.html">PMINTENCLR</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmintenclr_el1.html">PMINTENCLR_EL1</a>[31:0] and <a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmintenclr_el1.html">PMINTENCLR_EL1</a>[63:32] and <a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmintenclr_el1.html">PMINTENCLR_EL1</a>[31:0] and <a href="AArch32-pmintenset.html">PMINTENSET</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmintenset_el1.html">PMINTENSET_EL1</a>[31:0] and <a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmintenset_el1.html">PMINTENSET_EL1</a>[63:32] and <a href="AArch64-pmintenset_el1.html">PMINTENSET_EL1</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmintenset_el1.html">PMINTENSET_EL1</a>[31:0] and <a href="AArch32-pmintenset.html">PMINTENSET</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmintenset_el1.html">PMINTENSET_EL1</a>[31:0] and <a href="AArch64-pmintenclr_el1.html">PMINTENCLR_EL1</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmintenset_el1.html">PMINTENSET_EL1</a>[63:32] and <a href="AArch64-pmintenclr_el1.html">PMINTENCLR_EL1</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmintenset_el1.html">PMINTENSET_EL1</a>[31:0] and <a href="AArch32-pmintenclr.html">PMINTENCLR</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmovs.html">PMOVS</a>[31:0] and <a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmovs.html">PMOVS</a>[63:32] and <a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmovs.html">PMOVS</a>[31:0] and <a href="AArch32-pmovsset.html">PMOVSSET</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmovs.html">PMOVS</a>[31:0] and <a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmovs.html">PMOVS</a>[63:32] and <a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmovs.html">PMOVS</a>[31:0] and <a href="AArch32-pmovsr.html">PMOVSR</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a>[31:0] and <a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a>[63:32] and <a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a>[31:0] and <a href="AArch32-pmovsr.html">PMOVSR</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a>[31:0] and <a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a>[63:32] and <a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a>[31:0] and <a href="AArch32-pmovsset.html">PMOVSSET</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a>[31:0] and <a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a>[63:32] and <a href="AArch64-pmovsset_el0.html">PMOVSSET_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a>[31:0] and <a href="AArch32-pmovsset.html">PMOVSSET</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a>[31:0] and <a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a>[31:0] are mapped to each other.</p><p>When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented, <a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a>[63:32] and <a href="AArch64-pmovsclr_el0.html">PMOVSCLR_EL0</a>[63:32] are mapped to each other.</p><p><a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a>[31:0] and <a href="AArch32-pmovsr.html">PMOVSR</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmswinc_el0.html">PMSWINC_EL0</a>[31:0] and <a href="AArch64-pmswinc_el0.html">PMSWINC_EL0</a>[31:0] are mapped to each other.</p><p><a href="pmu.pmswinc_el0.html">PMSWINC_EL0</a>[31:0] and <a href="AArch32-pmswinc.html">PMSWINC</a>[31:0] are mapped to each other.</p><h2>Attributes</h2>
          <p>PMU is a block of size: 4096 bytes</p>
        <h2>Contents</h2><table class="info"><tr><th>Offset</th><th>Name</th><th>Accessor condition</th><th>Register condition</th><th>Most permissive access</th><th>Size</th></tr><tr><td><span class="hexnumber">0x000 + (8 * n) for n in 30:0</span></td><td><a href="pmu.pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3p5 is implemented

32 bit Register, otherwise</td></tr><tr><td><span class="hexnumber">0x0F8</span></td><td><a href="pmu.pmccntr_el0.html">PMCCNTR_EL0</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0x100</span></td><td><a href="pmu.pmicntr_el0.html">PMICNTR_EL0</a></td><td>When FEAT_PMUv3_ICNTR is implemented</td><td>When FEAT_PMUv3_ICNTR is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0x200</span></td><td><a href="pmu.pmpcsr.html">PMPCSR</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0x208</span></td><td><a href="pmu.pmcid1sr.html">PMCID1SR</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented and FEAT_PCSRv8p2 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0x208</span></td><td><a href="pmu.pmvcidsr.html">PMVCIDSR</a></td><td>When FEAT_PMUv3_EXT64 is implemented</td><td>When FEAT_PMUv3_EXT64 is implemented and FEAT_PCSRv8p2 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0x20C</span></td><td><a href="pmu.pmvidsr.html">PMVIDSR</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented, FEAT_PCSRv8p2 is implemented and EL2 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0x220</span></td><td><a href="pmu.pmpcsr.html">PMPCSR</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0x228</span></td><td><a href="pmu.pmcid1sr.html">PMCID1SR</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented and FEAT_PCSRv8p2 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0x228</span></td><td><a href="pmu.pmccidsr.html">PMCCIDSR</a></td><td>When FEAT_PMUv3_EXT64 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0x22C</span></td><td><a href="pmu.pmcid2sr.html">PMCID2SR</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0x230</span></td><td><a href="pmu.pmpcsctl.html">PMPCSCTL</a></td><td>When FEAT_PCSRv8p9 is implemented</td><td>When FEAT_PCSRv8p9 is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0x400 + (4 * n) for n in 30:0</span></td><td><a href="pmu.pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0[31:0]</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0x400 + (8 * n) for n in 30:0</span></td><td><a href="pmu.pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0[63:0]</a></td><td>When FEAT_PMUv3_EXT64 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0x47C</span></td><td><a href="pmu.pmccfiltr_el0.html">PMCCFILTR_EL0</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3_EXT64 is implemented

32 bit Register, otherwise</td></tr><tr><td><span class="hexnumber">0x480</span></td><td><a href="pmu.pmicfiltr_el0.html">PMICFILTR_EL0</a></td><td>When FEAT_PMUv3_ICNTR is implemented</td><td>When FEAT_PMUv3_ICNTR is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0x4F8</span></td><td><a href="pmu.pmccfiltr_el0.html">PMCCFILTR_EL0</a></td><td>When FEAT_PMUv3_EXT64 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3_EXT64 is implemented</td></tr><tr><td><span class="hexnumber">0x600 + (8 * n) for n in 30:0</span></td><td><a href="pmu.pmevcntsvrn_el1.html">PMEVCNTSVR&lt;n&gt;_EL1</a></td><td>When FEAT_PMUv3_SS is implemented</td><td>When FEAT_PMUv3_SS is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0x6F8</span></td><td><a href="pmu.pmccntsvr_el1.html">PMCCNTSVR_EL1</a></td><td>When FEAT_PMUv3_SS is implemented</td><td>When FEAT_PMUv3_SS is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0x700</span></td><td><a href="pmu.pmicntsvr_el1.html">PMICNTSVR_EL1</a></td><td>When FEAT_PMUv3_SS is implemented and FEAT_PMUv3_ICNTR is implemented</td><td>When FEAT_PMUv3_ICNTR is implemented and FEAT_PMUv3_SS is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0xA00 + (4 * n) for n in 30:0</span></td><td><a href="pmu.pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0[63:32]</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0xC00</span></td><td><a href="pmu.pmcntenset_el0.html">PMCNTENSET_EL0</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0xC04</span></td><td><a href="pmu.pmcntenset_el0.html">PMCNTENSET_EL0[63:32]</a></td><td>When FEAT_PMUv3_EXT32 is implemented and (FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented)</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented

32 bit Register, otherwise</td></tr><tr><td><span class="hexnumber">0xC10</span></td><td><a href="pmu.pmcnten.html">PMCNTEN</a></td><td>When FEAT_PMUv3_EXT64 is implemented</td><td>When FEAT_PMUv3_EXT64 is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0xC20</span></td><td><a href="pmu.pmcntenclr_el0.html">PMCNTENCLR_EL0</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0xC24</span></td><td><a href="pmu.pmcntenclr_el0.html">PMCNTENCLR_EL0[63:32]</a></td><td>When FEAT_PMUv3_EXT32 is implemented and (FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented)</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented

32 bit Register, otherwise</td></tr><tr><td><span class="hexnumber">0xC40</span></td><td><a href="pmu.pmintenset_el1.html">PMINTENSET_EL1</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0xC44</span></td><td><a href="pmu.pmintenset_el1.html">PMINTENSET_EL1[63:32]</a></td><td>When FEAT_PMUv3_EXT32 is implemented and (FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented)</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented

32 bit Register, otherwise</td></tr><tr><td><span class="hexnumber">0xC50</span></td><td><a href="pmu.pminten.html">PMINTEN</a></td><td>When FEAT_PMUv3_EXT64 is implemented</td><td>When FEAT_PMUv3_EXT64 is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0xC60</span></td><td><a href="pmu.pmintenclr_el1.html">PMINTENCLR_EL1</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0xC64</span></td><td><a href="pmu.pmintenclr_el1.html">PMINTENCLR_EL1[63:32]</a></td><td>When FEAT_PMUv3_EXT32 is implemented and (FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented)</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented

32 bit Register, otherwise</td></tr><tr><td><span class="hexnumber">0xC80</span></td><td><a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0xC84</span></td><td><a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0[63:32]</a></td><td>When FEAT_PMUv3_EXT32 is implemented and (FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented)</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented

32 bit Register, otherwise</td></tr><tr><td><span class="hexnumber">0xC90</span></td><td><a href="pmu.pmovs.html">PMOVS</a></td><td>When FEAT_PMUv3_EXT64 is implemented</td><td>When FEAT_PMUv3_EXT64 is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0xCA0</span></td><td><a href="pmu.pmswinc_el0.html">PMSWINC_EL0</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented and an implementation implements PMSWINC_EL0</td><td class="pseudocode">WO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xCC0</span></td><td><a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0xCC4</span></td><td><a href="pmu.pmovsset_el0.html">PMOVSSET_EL0[63:32]</a></td><td>When FEAT_PMUv3_EXT32 is implemented and (FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented)</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3p9 is implemented or FEAT_PMUv3_ICNTR is implemented

32 bit Register, otherwise</td></tr><tr><td><span class="hexnumber">0xCE0</span></td><td><a href="pmu.pmcgcr0.html">PMCGCR0</a></td><td>When FEAT_PMUv3_ICNTR is implemented</td><td>When FEAT_PMUv3_ICNTR is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xE00</span></td><td><a href="pmu.pmcfgr.html">PMCFGR</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3_EXT64 is implemented

32 bit Register, otherwise</td></tr><tr><td><span class="hexnumber">0xE04</span></td><td><a href="pmu.pmcr_el0.html">PMCR_EL0</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3_EXT64 is implemented

32 bit Register, otherwise</td></tr><tr><td><span class="hexnumber">0xE08</span></td><td><a href="pmu.pmiidr.html">PMIIDR</a></td><td>When FEAT_PMUv3_EXT64 is implemented</td><td>When (FEAT_PMUv3_EXT32 is implemented and an implementation implements PMIIDR) or FEAT_PMUv3_EXT64 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3_EXT64 is implemented</td></tr><tr><td><span class="hexnumber">0xE10</span></td><td><a href="pmu.pmcr_el0.html">PMCR_EL0</a></td><td>When FEAT_PMUv3_EXT64 is implemented</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3_EXT64 is implemented</td></tr><tr><td><span class="hexnumber">0xE20</span></td><td><a href="pmu.pmceid0.html">PMCEID0</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xE24</span></td><td><a href="pmu.pmceid1.html">PMCEID1</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xE28</span></td><td><a href="pmu.pmceid2.html">PMCEID2</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p1 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xE2C</span></td><td><a href="pmu.pmceid3.html">PMCEID3</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p1 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xE30</span></td><td><a href="pmu.pmsscr_el1.html">PMSSCR_EL1</a></td><td>When FEAT_PMUv3_SS is implemented</td><td>When FEAT_PMUv3_SS is implemented</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0xE40</span></td><td><a href="pmu.pmmir.html">PMMIR</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PMUv3p4 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">64 bit Register, when FEAT_PMUv3_EXT64 is implemented

32 bit Register, otherwise</td></tr><tr><td><span class="hexnumber">0xF00</span></td><td><a href="pmu.pmitctrl.html">PMITCTRL</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented and an implementation implements PMITCTRL</td><td class="pseudocode">RW</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFA8</span></td><td><a href="pmu.pmdevaff.html">PMDEVAFF</a></td><td>When FEAT_PMUv3_EXT64 is implemented</td><td>When FEAT_PMUv3_EXT64 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">64 bit Register</td></tr><tr><td><span class="hexnumber">0xFA8</span></td><td><a href="pmu.pmdevaff0.html">PMDEVAFF0</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFAC</span></td><td><a href="pmu.pmdevaff1.html">PMDEVAFF1</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFB0</span></td><td><a href="pmu.pmlar.html">PMLAR</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented</td><td class="pseudocode">WO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFB4</span></td><td><a href="pmu.pmlsr.html">PMLSR</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFB8</span></td><td><a href="pmu.pmauthstatus.html">PMAUTHSTATUS</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFBC</span></td><td><a href="pmu.pmdevarch.html">PMDEVARCH</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFC8</span></td><td><a href="pmu.pmdevid.html">PMDEVID</a></td><td>When FEAT_PMUv3_EXT32 is implemented</td><td>When FEAT_PMUv3_EXT32 is implemented</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFCC</span></td><td><a href="pmu.pmdevtype.html">PMDEVTYPE</a></td><td>-</td><td>When an implementation implements PMDEVTYPE</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFD0</span></td><td><a href="pmu.pmpidr4.html">PMPIDR4</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR4</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFE0</span></td><td><a href="pmu.pmpidr0.html">PMPIDR0</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR0</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFE4</span></td><td><a href="pmu.pmpidr1.html">PMPIDR1</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR1</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFE8</span></td><td><a href="pmu.pmpidr2.html">PMPIDR2</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR2</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFEC</span></td><td><a href="pmu.pmpidr3.html">PMPIDR3</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR3</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFF0</span></td><td><a href="pmu.pmcidr0.html">PMCIDR0</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMCIDR0</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFF4</span></td><td><a href="pmu.pmcidr1.html">PMCIDR1</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMCIDR1</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFF8</span></td><td><a href="pmu.pmcidr2.html">PMCIDR2</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMCIDR2</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr><tr><td><span class="hexnumber">0xFFC</span></td><td><a href="pmu.pmcidr3.html">PMCIDR3</a></td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMCIDR3</td><td class="pseudocode">RO</td><td style="white-space:pre-line;">32 bit Register</td></tr></table><p>Direct accesses to other offsets in this block are <span class="arm-defined-word">RES0</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/09/2022 15:57; 21c5a6dd0fdaf10a712e2f2d6fffbdbd66d4d96f</p><p class="copyconf">Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
