timestamp 1699766282
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use hgu_sarlogic_retimer x5 1 0 12207 0 1 -3283
use hgu_sarlogic_sw_ctrl x4 1 0 8575 0 1 -1565
use hgu_sarlogic_8bit_logic x3 1 0 10463 0 1 906
use hgu_clk_sample x2 1 0 9205 0 1 5836
use hgu_clk_async x1 1 0 9186 0 -1 9828
port "VDD" 10 12826 2361 13488 7539 m4
port "VSS" 9 10055 2503 10580 7673 m4
port "vdd_sw_b[1]" 77 24974 -1908 25016 -650 m2
port "vss_sw_b[1]" 76 23228 -1908 23270 -1331 m2
port "vdd_sw_b[2]" 78 22581 -1908 22623 -652 m2
port "vss_sw_b[2]" 75 20835 -1908 20877 -1330 m2
port "vdd_sw_b[3]" 79 20188 -1908 20230 -651 m2
port "vss_sw_b[3]" 74 18444 -1908 18486 -1331 m2
port "vdd_sw_b[4]" 80 17797 -1908 17839 -650 m2
port "vss_sw_b[4]" 73 16052 -1908 16094 -1331 m2
port "vdd_sw_b[5]" 81 15404 -1908 15446 -651 m2
port "vss_sw_b[5]" 72 13659 -1908 13701 -1331 m2
port "vdd_sw_b[6]" 82 13013 -1908 13055 -651 m2
port "vss_sw_b[6]" 71 11268 -1908 11310 -1331 m2
port "vdd_sw_b[7]" 83 10621 -1908 10663 -652 m2
port "vss_sw_b[7]" 70 8876 -1908 8918 -1331 m2
port "vss_sw[7]" 56 8716 -1261 8758 2925 m2
port "async_delay_offset" 48 2737 9041 2790 11605 m2
port "vss_sw[6]" 57 8798 1577 8840 2925 m2
port "vss_sw[5]" 58 8882 1647 8924 2925 m2
port "vss_sw[4]" 59 8970 1716 9012 2925 m2
port "vss_sw[3]" 60 9057 1786 9099 2925 m2
port "vss_sw[2]" 61 9143 1855 9185 2925 m2
port "sar_result[7]" 19 30451 1893 30760 1941 m1
port "vss_sw[1]" 62 9229 1925 9271 2925 m2
port "sar_result[6]" 18 30453 2237 30762 2285 m1
port "sar_result[4]" 17 30456 2533 30765 2581 m1
port "vdd_sw[7]" 63 9316 1995 9358 2925 m2
port "vdd_sw[6]" 64 9402 2065 9444 2925 m2
port "vdd_sw[5]" 65 9488 2134 9530 2925 m2
port "vdd_sw[4]" 66 9575 2204 9617 2925 m2
port "vdd_sw[3]" 67 9660 2274 9702 2925 m2
port "vdd_sw[2]" 68 9747 2343 9789 2925 m2
port "vdd_sw[1]" 69 9834 2412 9876 2925 m2
port "sar_result[5]" 16 30450 2864 30759 2912 m1
port "sar_result[3]" 15 30461 3174 30770 3222 m1
port "sar_result[2]" 14 30447 3516 30756 3564 m1
port "sar_result[0]" 20 30455 3815 30764 3863 m1
port "sar_result[1]" 13 30445 4145 30754 4193 m1
port "comp_result" 55 10933 3942 10967 3977 m1
port "retimer_delay_code[0]" 54 25545 4523 29767 4551 m1
port "retimer_delay_code[1]" 52 25545 4579 28910 4607 m1
port "retimer_delay_code[2]" 51 25545 4635 26484 4663 m1
port "retimer_eob_delay_offset" 49 24237 5786 24349 5834 m1
port "retimer_delay_code[3]" 50 23937 6371 24075 6405 m1
port "sel_bit[1]" 12 10927 6687 10962 6722 m1
port "sel_bit[0]" 11 10922 6824 10956 6858 m1
port "sar_clk" 8 10001 2976 10029 6744 m2
port "sample_clk_b" 7 11750 7806 11802 7855 m2
port "sample_delay_cap_ctrl_code[11]" 38 26659 8407 26685 8441 m1
port "sample_delay_cap_ctrl_code[15]" 39 19956 8407 19982 8441 m1
port "async_resetb_delay_cap_ctrl_code[3]" 47 2324 8419 2366 8453 m1
port "sample_clk" 6 11827 8983 11873 9018 m1
port "sample_delay_cap_ctrl_code[12]" 92 13484 10158 13510 10184 m1
port "async_resetb_delay_cap_ctrl_code[2]" 45 2930 10169 4871 10197 m1
port "sample_delay_cap_ctrl_code[13]" 91 13486 10214 13512 10240 m1
port "async_resetb_delay_cap_ctrl_code[1]" 44 2932 10225 7297 10253 m1
port "sample_delay_cap_ctrl_code[14]" 90 13482 10270 13508 10296 m1
port "async_resetb_delay_cap_ctrl_code[0]" 43 2928 10281 8154 10309 m1
port "sample_delay_cap_ctrl_code[8]" 89 13486 10326 13512 10352 m1
port "async_setb_delay_cap_ctrl_code[0]" 42 2929 10337 8154 10365 m1
port "sample_delay_cap_ctrl_code[9]" 88 13484 10382 13510 10408 m1
port "async_setb_delay_cap_ctrl_code[1]" 41 2931 10393 7297 10421 m1
port "sample_delay_cap_ctrl_code[10]" 93 13482 10438 13506 10464 m1
port "async_setb_delay_cap_ctrl_code[2]" 40 2930 10449 4871 10477 m1
port "sample_delay_offset" 35 13473 10493 13505 10605 m1
port "sample_delay_cap_ctrl_code[4]" 26 13485 10633 13510 10661 m1
port "sample_delay_cap_ctrl_code[5]" 25 13486 10689 13511 10717 m1
port "sample_delay_cap_ctrl_code[6]" 24 13484 10745 13509 10773 m1
port "sample_delay_cap_ctrl_code[0]" 23 13483 10801 13508 10829 m1
port "sample_delay_cap_ctrl_code[1]" 22 13481 10857 13506 10885 m1
port "sample_delay_cap_ctrl_code[2]" 21 13479 10913 13504 10941 m1
port "ready" 1 2330 11810 2393 11857 m1
port "ext_clk" 4 10869 12169 10912 12233 m1
port "async_setb_delay_cap_ctrl_code[3]" 46 2324 12193 2356 12227 m1
port "sample_delay_cap_ctrl_code[7]" 37 19914 12668 19940 12702 m1
port "sample_delay_cap_ctrl_code[3]" 36 13198 12668 13224 12702 m1
node "m4_24342_1532#" 0 1188.84 24342 1532 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1683140 6654 0 0 0 0
node "m4_23794_3120#" 0 1308.31 23794 3120 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1780800 7984 0 0 0 0
node "m4_24043_7330#" 1 1216.74 24043 7330 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 317016 6442 0 0 0 0
node "VDD" 0 4961.86 12826 2361 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9934479 19002 0 0 0 0
node "VSS" 2 5443.23 10055 2503 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4811576 26314 0 0 0 0
node "m4_9023_12571#" 0 1052.6 9023 12571 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1003128 4588 0 0 0 0
node "vdd_sw_b[1]" 4 513.996 24974 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52836 2600 0 0 0 0 0 0 0 0
node "vss_sw_b[1]" 2 191.845 23228 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24234 1238 0 0 0 0 0 0 0 0
node "vdd_sw_b[2]" 4 460.712 22581 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52752 2596 0 0 0 0 0 0 0 0
node "vss_sw_b[2]" 2 192.15 20835 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24276 1240 0 0 0 0 0 0 0 0
node "vdd_sw_b[3]" 4 461.017 20188 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52794 2598 0 0 0 0 0 0 0 0
node "vss_sw_b[3]" 2 191.845 18444 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24234 1238 0 0 0 0 0 0 0 0
node "vdd_sw_b[4]" 4 461.504 17797 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52836 2600 0 0 0 0 0 0 0 0
node "vss_sw_b[4]" 2 191.902 16052 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24234 1238 0 0 0 0 0 0 0 0
node "vdd_sw_b[5]" 4 461.165 15404 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52794 2598 0 0 0 0 0 0 0 0
node "vss_sw_b[5]" 2 191.787 13659 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24234 1238 0 0 0 0 0 0 0 0
node "vdd_sw_b[6]" 4 461.05 13013 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52794 2598 0 0 0 0 0 0 0 0
node "vss_sw_b[6]" 2 191.845 11268 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24234 1238 0 0 0 0 0 0 0 0
node "vdd_sw_b[7]" 4 460.712 10621 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52752 2596 0 0 0 0 0 0 0 0
node "vss_sw_b[7]" 2 244.337 8876 -1908 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24234 1238 0 0 0 0 0 0 0 0
node "vss_sw[7]" 12 1169.69 8716 -1261 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 175812 8456 0 0 0 0 0 0 0 0
node "async_delay_offset" 6 1027.69 2737 9041 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 135892 5234 0 0 0 0 0 0 0 0
node "vss_sw[6]" 15 718.746 8798 1577 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 74148 4902 63324 3162 0 0 0 0 0 0 0 0
node "vss_sw[5]" 24 819.875 8882 1647 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 143268 9510 60384 3022 0 0 0 0 0 0 0 0
node "vss_sw[4]" 33 925.681 8970 1716 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 212418 14120 57486 2884 0 0 0 0 0 0 0 0
node "vss_sw[3]" 43 1023.44 9057 1786 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 281628 18734 54546 2744 0 0 0 0 0 0 0 0
node "vss_sw[2]" 52 1138.27 9143 1855 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 350808 23346 54672 2750 0 0 0 0 0 0 0 0
node "sar_result[7]" 1 117.858 30451 1893 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14832 714 0 0 0 0 0 0 0 0 0 0
node "vss_sw[1]" 62 1964.08 9229 1925 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 419898 27952 54672 2750 0 0 0 0 0 0 0 0
node "sar_result[6]" 1 78.1376 30453 2237 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14832 714 0 0 0 0 0 0 0 0 0 0
node "sar_result[4]" 1 77.5499 30456 2533 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14832 714 0 0 0 0 0 0 0 0 0 0
node "vdd_sw[7]" 11 235.125 9316 1995 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52458 3456 54756 2754 0 0 0 0 0 0 0 0
node "vdd_sw[6]" 21 412.03 9402 2065 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 121638 8068 54798 2756 0 0 0 0 0 0 0 0
node "vdd_sw[5]" 30 577.213 9488 2134 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 190848 12682 54798 2756 0 0 0 0 0 0 0 0
node "vdd_sw[4]" 40 734.296 9575 2204 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 259998 17292 54756 2754 0 0 0 0 0 0 0 0
node "vdd_sw[3]" 49 888.678 9660 2274 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 329178 21904 54672 2750 0 0 0 0 0 0 0 0
node "vdd_sw[2]" 59 1031.22 9747 2343 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 398298 26512 54630 2748 0 0 0 0 0 0 0 0
node "vdd_sw[1]" 69 1922.77 9834 2412 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 467508 31126 54798 2756 0 0 0 0 0 0 0 0
node "m1_18857_2429#" 19 525.937 18857 2429 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 95216 6732 53358 2756 0 0 0 0 0 0 0 0
node "m1_17301_2496#" 31 665.881 17301 2496 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 170732 12126 51288 2630 0 0 0 0 0 0 0 0
node "m1_16434_2561#" 39 730.787 16434 2561 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 230064 16364 43502 2236 0 0 0 0 0 0 0 0
node "m1_10126_2568#" 30 735.082 10126 2568 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 170284 12094 48912 2494 0 0 0 0 0 0 0 0
node "m1_10529_2637#" 73 1351.82 10529 2637 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 446090 31612 47122 2390 0 0 0 0 0 0 0 0
node "m1_12922_2700#" 62 1089.68 12922 2700 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 375815 26624 48988 2488 0 0 0 0 0 0 0 0
node "m1_17701_2756#" 39 647.191 17701 2756 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 225502 15966 51768 2620 0 0 0 0 0 0 0 0
node "sar_result[5]" 1 78.8612 30450 2864 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14832 714 0 0 0 0 0 0 0 0 0 0
node "m1_15309_2824#" 50 863.873 15309 2824 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 290806 20676 52908 2666 0 0 0 0 0 0 0 0
node "m1_12518_2904#" 22 1305.52 12518 2904 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 252292 12076 58202 2872 0 0 0 0 0 0 0 0
node "sar_result[3]" 1 80.6235 30461 3174 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14832 714 0 0 0 0 0 0 0 0 0 0
node "m1_20092_2892#" 29 633.414 20092 2892 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 165564 11604 56632 2844 0 0 0 0 0 0 0 0
node "m1_19695_2961#" 12 406.298 19695 2961 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48264 3380 59450 2978 0 0 0 0 0 0 0 0
node "m1_22486_2961#" 19 532.733 22486 2961 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 101396 6942 58746 2944 0 0 0 0 0 0 0 0
node "sar_result[2]" 1 79.1063 30447 3516 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14832 714 0 0 0 0 0 0 0 0 0 0
node "sar_result[0]" 1 78.6806 30455 3815 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14832 714 0 0 0 0 0 0 0 0 0 0
node "m1_18599_3018#" 34 683.692 18599 3018 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 226828 15848 4352 264 0 0 0 0 0 0 0 0
node "sar_result[1]" 1 117.405 30445 4145 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14832 714 0 0 0 0 0 0 0 0 0 0
node "m1_14907_3096#" 31 1946.05 14907 3096 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 170844 12134 64668 3226 0 0 0 0 0 0 0 0
node "comp_result" 0 25.351 10933 3942 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1190 138 0 0 0 0 0 0 0 0 0 0
node "m1_20996_3097#" 29 1738.93 20996 3097 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 164364 11304 64752 3230 0 0 0 0 0 0 0 0
node "retimer_delay_code[0]" 19 1149.14 25545 4523 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 118216 8500 0 0 0 0 0 0 0 0 0 0
node "retimer_delay_code[1]" 15 604.248 25545 4579 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94220 6786 0 0 0 0 0 0 0 0 0 0
node "retimer_delay_code[2]" 4 227.519 25545 4635 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26292 1934 0 0 0 0 0 0 0 0 0 0
node "retimer_eob_delay_offset" 0 68.3768 24237 5786 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5376 320 0 0 0 0 0 0 0 0 0 0
node "retimer_delay_code[3]" 1 65.7661 23937 6371 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4692 344 0 0 0 0 0 0 0 0 0 0
node "sel_bit[1]" 0 22.5035 10927 6687 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1225 140 0 0 0 0 0 0 0 0 0 0
node "sel_bit[0]" 0 18.7396 10922 6824 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 0 0 0 0 0 0 0 0 0 0
node "m1_10623_4311#" 84 7296.12 10623 4311 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 392914 27862 161164 10950 0 0 0 0 0 0 0 0
node "sar_clk" 43 2785.3 10001 2976 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99468 6632 192316 13506 0 0 0 0 0 0 0 0
node "m1_11859_7831#" 0 9.69692 11859 7831 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224 72 0 0 0 0 0 0 0 0 0 0
node "sample_clk_b" 48 2835.27 11750 7806 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 132300 8994 216828 14216 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[11]" 0 24.9117 26659 8407 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 884 120 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[15]" 0 23.7578 19956 8407 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 884 120 0 0 0 0 0 0 0 0 0 0
node "m1_11563_8066#" 2 193.225 11563 8066 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25230 1410 0 0 0 0 0 0 0 0 0 0
node "async_resetb_delay_cap_ctrl_code[3]" 0 31.7535 2324 8419 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1428 152 0 0 0 0 0 0 0 0 0 0
node "sample_clk" 0 29.9668 11827 8983 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1610 162 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[12]" 0 16.5535 13484 10158 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 676 104 0 0 0 0 0 0 0 0 0 0
node "async_resetb_delay_cap_ctrl_code[2]" 9 458.217 2930 10169 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54348 3938 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[13]" 0 11.9608 13486 10214 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 676 104 0 0 0 0 0 0 0 0 0 0
node "async_resetb_delay_cap_ctrl_code[1]" 19 640.905 2932 10225 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 122220 8786 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[14]" 0 12.0315 13482 10270 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 676 104 0 0 0 0 0 0 0 0 0 0
node "async_resetb_delay_cap_ctrl_code[0]" 23 369.412 2928 10281 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 146328 10508 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[8]" 0 11.8503 13486 10326 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 676 104 0 0 0 0 0 0 0 0 0 0
node "async_setb_delay_cap_ctrl_code[0]" 23 368.97 2929 10337 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 146300 10506 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[9]" 0 11.7702 13484 10382 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 676 104 0 0 0 0 0 0 0 0 0 0
node "async_setb_delay_cap_ctrl_code[1]" 19 640.942 2931 10393 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 122248 8788 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[10]" 0 11.4916 13482 10438 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 624 100 0 0 0 0 0 0 0 0 0 0
node "async_setb_delay_cap_ctrl_code[2]" 9 458.199 2930 10449 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54348 3938 0 0 0 0 0 0 0 0 0 0
node "sample_delay_offset" 0 51.7172 13473 10493 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3696 290 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[4]" 0 12.5285 13485 10633 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 700 106 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[5]" 0 12.7462 13486 10689 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 700 106 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[6]" 0 12.5232 13484 10745 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 700 106 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[0]" 0 12.7142 13483 10801 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 700 106 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[1]" 0 12.7933 13481 10857 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 700 106 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[2]" 0 17.2693 13479 10913 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 700 106 0 0 0 0 0 0 0 0 0 0
node "m1_10914_11288#" 0 276.79 10914 11288 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76956 1120 0 0 0 0 0 0 0 0 0 0
node "ready" 0 43.6579 2330 11810 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2961 220 0 0 0 0 0 0 0 0 0 0
node "ext_clk" 0 45.1836 10869 12169 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2752 214 0 0 0 0 0 0 0 0 0 0
node "async_setb_delay_cap_ctrl_code[3]" 0 24.6 2324 12193 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 132 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[7]" 0 24.9117 19914 12668 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 884 120 0 0 0 0 0 0 0 0 0 0
node "sample_delay_cap_ctrl_code[3]" 0 24.9117 13198 12668 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 884 120 0 0 0 0 0 0 0 0 0 0
node "w_24490_7367#" 13608 558.486 24490 7367 nw 0 0 0 0 186162 3494 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_11513_8048#" 3951 676.182 11513 8048 nw 0 0 0 0 225394 2402 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "vdd_sw[2]" "vdd_sw[1]" 6758.93
cap "m1_15309_2824#" "m1_17701_2756#" 3890.55
cap "sel_bit[0]" "sel_bit[1]" 1.15789
cap "sample_delay_cap_ctrl_code[4]" "sample_delay_offset" 11.8462
cap "m1_12518_2904#" "m1_17301_2496#" 0.0971445
cap "m1_19695_2961#" "vss_sw[2]" 32.1119
cap "m1_22486_2961#" "m1_20996_3097#" 30.8082
cap "m1_10529_2637#" "sar_clk" 260.815
cap "m1_12518_2904#" "m1_16434_2561#" 0.429457
cap "vss_sw[2]" "vss_sw[1]" 6213.17
cap "vdd_sw[5]" "vdd_sw[1]" 0.41411
cap "m1_22486_2961#" "m4_24342_1532#" 4.68
cap "VSS" "vdd_sw[7]" 26.1925
cap "sample_clk_b" "VDD" 23.9052
cap "sel_bit[1]" "m1_10623_4311#" 0.808344
cap "m1_17701_2756#" "vdd_sw[1]" 32.3004
cap "vdd_sw[1]" "vss_sw[5]" 0.0510141
cap "sar_clk" "vdd_sw[7]" 12.9083
cap "m1_18599_3018#" "vdd_sw[2]" 0.0228503
cap "m1_10126_2568#" "VSS" 35.5378
cap "sample_delay_cap_ctrl_code[10]" "sample_delay_offset" 13.3671
cap "m1_19695_2961#" "vss_sw[3]" 1.83496
cap "vss_sw[2]" "vss_sw[4]" 1.64725
cap "vdd_sw[2]" "VDD" 60.7462
cap "sar_result[5]" "sar_result[4]" 40.036
cap "vss_sw[1]" "vss_sw[3]" 1.65875
cap "vdd_sw[3]" "m1_18857_2429#" 13.1109
cap "m1_15309_2824#" "m1_12922_2700#" 698.966
cap "m1_10126_2568#" "sar_clk" 46.0279
cap "async_setb_delay_cap_ctrl_code[1]" "async_delay_offset" 3.14656
cap "sample_delay_cap_ctrl_code[1]" "sample_delay_cap_ctrl_code[2]" 12.9744
cap "vdd_sw[5]" "VDD" 66.2136
cap "sample_clk_b" "comp_result" 0.0832503
cap "m1_18599_3018#" "m1_17701_2756#" 0.175731
cap "vdd_sw[4]" "m1_17301_2496#" 34.2623
cap "m1_15309_2824#" "m1_10529_2637#" 26.7192
cap "m1_16434_2561#" "vdd_sw[4]" 0.074774
cap "VDD" "vss_sw[5]" 99.9129
cap "m1_11859_7831#" "m1_11563_8066#" 1.03611
cap "vss_sw[3]" "vss_sw[4]" 3994.2
cap "m1_12922_2700#" "vdd_sw[1]" 39.5459
cap "vdd_sw[4]" "vss_sw[6]" 0.0773096
cap "VSS" "vss_sw_b[7]" 56.3414
cap "m4_24043_7330#" "sample_delay_cap_ctrl_code[11]" 0.117836
cap "m1_12518_2904#" "vss_sw[2]" 28.725
cap "m1_10529_2637#" "vdd_sw[1]" 252.29
cap "sample_clk_b" "vss_sw[7]" 381.495
cap "m1_12922_2700#" "m1_18599_3018#" 0.0547665
cap "m1_15309_2824#" "m1_20092_2892#" 2630.72
cap "m1_15309_2824#" "m1_10126_2568#" 38.8274
cap "m1_12922_2700#" "VDD" 177.108
cap "vdd_sw[2]" "vss_sw[7]" 0.0249478
cap "vdd_sw[1]" "vdd_sw[7]" 0.178884
cap "sample_delay_cap_ctrl_code[0]" "sample_delay_cap_ctrl_code[6]" 13.5385
cap "m1_11859_7831#" "w_11513_8048#" 0.00766803
cap "m1_11859_7831#" "sample_clk_b" 4.68458
cap "m1_18599_3018#" "m1_10529_2637#" 0.039683
cap "vss_sw[6]" "VSS" 33.0928
cap "m1_12518_2904#" "vss_sw[3]" 28.7256
cap "vdd_sw[5]" "vss_sw[7]" 0.0452762
cap "async_setb_delay_cap_ctrl_code[2]" "async_delay_offset" 3.1694
cap "m1_20092_2892#" "vdd_sw[1]" 29.1047
cap "m1_19695_2961#" "m1_18857_2429#" 40.8323
cap "m1_10529_2637#" "VDD" 168.399
cap "sar_clk" "vss_sw[6]" 3.20872
cap "vss_sw[1]" "m1_18857_2429#" 40.6625
cap "vdd_sw[2]" "m1_14907_3096#" 29.0119
cap "m1_10126_2568#" "vdd_sw[1]" 1237.42
cap "vss_sw[5]" "vss_sw[7]" 1.06474
cap "m4_24043_7330#" "retimer_eob_delay_offset" 0.318813
cap "m1_11563_8066#" "w_11513_8048#" 78.5217
cap "vdd_sw[5]" "m1_14907_3096#" 33.4419
cap "vdd_sw[4]" "vss_sw[2]" 29.1062
cap "sel_bit[0]" "VSS" 0.924567
cap "m1_11563_8066#" "sample_clk_b" 26.369
cap "VDD" "vdd_sw[7]" 47.5696
cap "sel_bit[0]" "sar_clk" 15.362
cap "m1_17701_2756#" "m1_14907_3096#" 0.158548
cap "m1_20092_2892#" "m1_18599_3018#" 328.4
cap "m1_10623_4311#" "VSS" 138.794
cap "retimer_delay_code[1]" "retimer_delay_code[2]" 529.692
cap "m1_22486_2961#" "m1_18857_2429#" 90.0539
cap "m1_10126_2568#" "VDD" 92.8186
cap "m1_10623_4311#" "sar_clk" 68.6355
cap "m1_15309_2824#" "m1_17301_2496#" 0.471605
cap "vdd_sw[4]" "vss_sw[3]" 37.3151
cap "m1_15309_2824#" "m1_16434_2561#" 0.593671
cap "m4_23794_3120#" "m1_15309_2824#" 6.47076
cap "vss_sw[2]" "VSS" 27.7454
cap "sample_clk_b" "w_11513_8048#" 6.90071
cap "sample_delay_cap_ctrl_code[6]" "sample_delay_cap_ctrl_code[4]" 0.328358
cap "vdd_sw[3]" "vdd_sw[6]" 0.750832
cap "async_setb_delay_cap_ctrl_code[0]" "async_delay_offset" 3.19252
cap "vdd_sw[1]" "m1_17301_2496#" 786.477
cap "m1_12922_2700#" "m1_14907_3096#" 34.7137
cap "sar_clk" "vss_sw[2]" 25.8095
cap "sar_result[3]" "sar_result[2]" 37.7326
cap "m4_23794_3120#" "retimer_eob_delay_offset" 0.813441
cap "m1_16434_2561#" "vdd_sw[1]" 454.07
cap "m4_23794_3120#" "vdd_sw[1]" 1.51822
cap "sample_clk_b" "vdd_sw[2]" 35.2148
cap "vdd_sw[1]" "vss_sw[6]" 0.0427559
cap "m1_10529_2637#" "m1_14907_3096#" 26.677
cap "m1_15309_2824#" "m1_20996_3097#" 28.2731
cap "VSS" "vss_sw[3]" 28.798
cap "vdd_sw[7]" "vss_sw[7]" 0.0766174
cap "vdd_sw[5]" "sample_clk_b" 32.7185
cap "m1_15309_2824#" "m4_24342_1532#" 4.52454
cap "m1_18599_3018#" "m1_17301_2496#" 0.134549
cap "sar_clk" "vss_sw[3]" 25.81
cap "m1_16434_2561#" "m1_18599_3018#" 0.0578307
cap "sample_clk_b" "vss_sw[5]" 30.7884
cap "m4_23794_3120#" "m1_18599_3018#" 14.0857
cap "vdd_sw[1]" "m1_20996_3097#" 128.771
cap "m1_10126_2568#" "vss_sw[7]" 0.012937
cap "vdd_sw[3]" "m1_19695_2961#" 34.5649
cap "vdd_sw[5]" "vdd_sw[2]" 0.747169
cap "sar_result[3]" "sar_result[5]" 42.0256
cap "vss_sw[6]" "VDD" 27.5119
cap "vdd_sw[3]" "vss_sw[1]" 320.028
cap "m4_24342_1532#" "vdd_sw[1]" 130.085
cap "m1_20092_2892#" "m1_14907_3096#" 0.290742
cap "m1_15309_2824#" "vss_sw[2]" 27.8623
cap "vdd_sw[2]" "m1_17701_2756#" 29.1718
cap "vdd_sw[2]" "vss_sw[5]" 0.0620471
cap "m1_10126_2568#" "m1_14907_3096#" 31.9635
cap "vdd_sw[5]" "vss_sw[5]" 0.129438
cap "m1_18599_3018#" "m1_20996_3097#" 2561.87
cap "vdd_sw[3]" "vss_sw[4]" 0.0985871
cap "m1_18599_3018#" "m4_24342_1532#" 4.74613
cap "vss_sw_b[4]" "vdd_sw_b[5]" 43.3183
cap "vss_sw[1]" "vdd_sw[6]" 692.403
cap "vdd_sw[1]" "vss_sw[2]" 0.0984895
cap "m1_15309_2824#" "vss_sw[3]" 26.4457
cap "m1_10623_4311#" "VDD" 93.1013
cap "m1_12922_2700#" "vdd_sw[2]" 29.2321
cap "vss_sw[4]" "vdd_sw[6]" 4.39968
cap "m1_12922_2700#" "vdd_sw[5]" 29.0903
cap "m1_18599_3018#" "vss_sw[2]" 0.00805314
cap "sar_result[3]" "sar_result[4]" 0.410575
cap "sar_result[7]" "sar_result[6]" 39.0405
cap "vdd_sw[1]" "vss_sw[3]" 0.0772972
cap "vdd_sw[2]" "m1_10529_2637#" 29.1638
cap "vss_sw[6]" "vss_sw[7]" 706.69
cap "vss_sw[2]" "VDD" 59.9199
cap "m1_12518_2904#" "vdd_sw[3]" 28.8118
cap "sample_clk_b" "vdd_sw[7]" 31.8557
cap "m1_10623_4311#" "comp_result" 1.79135
cap "m1_12922_2700#" "vss_sw[5]" 1.4143
cap "m1_12922_2700#" "m1_17701_2756#" 3817.31
cap "m1_14907_3096#" "m1_17301_2496#" 0.0329197
cap "m1_19695_2961#" "vss_sw[1]" 34.4626
cap "vdd_sw[5]" "m1_10529_2637#" 29.0299
cap "m1_16434_2561#" "m1_14907_3096#" 0.107781
cap "m1_10126_2568#" "sample_clk_b" 60.0326
cap "m1_10529_2637#" "vss_sw[5]" 2.33057
cap "vdd_sw[2]" "vdd_sw[7]" 0.261267
cap "m1_17701_2756#" "m1_10529_2637#" 29.5713
cap "sample_delay_cap_ctrl_code[4]" "sample_delay_cap_ctrl_code[9]" 0.64
cap "VDD" "vss_sw[3]" 59.483
cap "vdd_sw[5]" "vdd_sw[7]" 1.65457
cap "async_resetb_delay_cap_ctrl_code[0]" "async_delay_offset" 3.21591
cap "m1_12518_2904#" "vdd_sw[6]" 32.0061
cap "m1_20092_2892#" "vdd_sw[2]" 29.078
cap "vss_sw[1]" "vss_sw[4]" 0.748662
cap "m1_10126_2568#" "vdd_sw[2]" 36.9691
cap "vdd_sw_b[3]" "vss_sw_b[2]" 43.4586
cap "m1_19695_2961#" "m1_22486_2961#" 3.96657
cap "m1_22486_2961#" "vss_sw[1]" 37.9307
cap "vss_sw[5]" "vdd_sw[7]" 1.4337
cap "m1_10126_2568#" "vdd_sw[5]" 33.9499
cap "m1_14907_3096#" "m1_20996_3097#" 31.9152
cap "sample_delay_cap_ctrl_code[13]" "sample_delay_cap_ctrl_code[8]" 1.29412
cap "sample_delay_cap_ctrl_code[10]" "sample_delay_cap_ctrl_code[9]" 12.1
cap "m1_15309_2824#" "m1_18857_2429#" 0.447771
cap "vdd_sw[3]" "vdd_sw[4]" 4505.91
cap "m1_20092_2892#" "m1_17701_2756#" 28.9162
cap "m1_10126_2568#" "vss_sw[5]" 29.5469
cap "m1_12922_2700#" "m1_10529_2637#" 7423.99
cap "m1_11859_7831#" "m1_10623_4311#" 2.20789
cap "sample_delay_cap_ctrl_code[10]" "sample_delay_cap_ctrl_code[14]" 0.458333
cap "vss_sw[2]" "vss_sw[7]" 0.155264
cap "vdd_sw[1]" "m1_18857_2429#" 1647.9
cap "m1_12518_2904#" "m1_19695_2961#" 2.06207
cap "m1_12518_2904#" "vss_sw[1]" 31.9097
cap "m1_14907_3096#" "vss_sw[2]" 28.996
cap "vdd_sw[4]" "vdd_sw[6]" 1.65875
cap "m1_11563_8066#" "m1_10623_4311#" 1.2521
cap "sample_delay_cap_ctrl_code[14]" "sample_delay_cap_ctrl_code[13]" 12.1
cap "sample_clk_b" "vss_sw[6]" 30.4185
cap "vss_sw[3]" "vss_sw[7]" 0.250171
cap "vdd_sw[3]" "VSS" 23.1137
cap "m1_20092_2892#" "m1_12922_2700#" 27.3888
cap "m1_12922_2700#" "m1_10126_2568#" 35.8847
cap "m1_10529_2637#" "vdd_sw[7]" 62.847
cap "m1_18599_3018#" "m1_18857_2429#" 0.12782
cap "vdd_sw[2]" "m1_17301_2496#" 29.3069
cap "vdd_sw[3]" "sar_clk" 26.0023
cap "m1_12518_2904#" "vss_sw[4]" 8.02842
cap "m1_16434_2561#" "vdd_sw[2]" 12.9204
cap "VSS" "vdd_sw_b[7]" 4.21232
cap "vdd_sw[5]" "m1_17301_2496#" 12.383
cap "vdd_sw[2]" "vss_sw[6]" 0.0511179
cap "m1_20092_2892#" "m1_10529_2637#" 27.0088
cap "async_resetb_delay_cap_ctrl_code[1]" "async_resetb_delay_cap_ctrl_code[0]" 2462.31
cap "m1_14907_3096#" "vss_sw[3]" 28.2059
cap "m1_10126_2568#" "m1_10529_2637#" 2925.19
cap "sel_bit[0]" "sample_clk_b" 0.0313821
cap "sar_result[2]" "sar_result[0]" 44
cap "sample_delay_cap_ctrl_code[9]" "sample_delay_cap_ctrl_code[8]" 13.2
cap "VSS" "vdd_sw[6]" 25.4418
cap "vdd_sw[5]" "vss_sw[6]" 0.0985078
cap "m1_17701_2756#" "m1_17301_2496#" 132.581
cap "async_setb_delay_cap_ctrl_code[2]" "async_setb_delay_cap_ctrl_code[1]" 1094.36
cap "m1_16434_2561#" "m1_17701_2756#" 33.1932
cap "m1_10623_4311#" "w_11513_8048#" 0.58647
cap "m4_23794_3120#" "m1_17701_2756#" 5.99786
cap "m1_19695_2961#" "vdd_sw[4]" 12.8994
cap "vdd_sw[4]" "vss_sw[1]" 386.47
cap "m1_10623_4311#" "sample_clk_b" 800.57
cap "sample_delay_cap_ctrl_code[14]" "sample_delay_cap_ctrl_code[8]" 12.1
cap "sample_delay_cap_ctrl_code[2]" "sample_delay_offset" 0.24581
cap "vss_sw[6]" "vss_sw[5]" 1787.23
cap "sar_clk" "vdd_sw[6]" 28.067
cap "vdd_sw[2]" "m1_20996_3097#" 0.0186643
cap "m1_10126_2568#" "vdd_sw[7]" 33.0531
cap "sar_result[2]" "sar_result[1]" 0.557845
cap "vdd_sw[2]" "m4_24342_1532#" 1.86715
cap "sample_clk_b" "vss_sw[2]" 31.213
cap "sample_delay_cap_ctrl_code[1]" "sample_delay_offset" 0.291391
cap "vdd_sw_b[4]" "vss_sw_b[3]" 43.3835
cap "vdd_sw[4]" "vss_sw[4]" 0.129954
cap "m1_15309_2824#" "vdd_sw[3]" 29.1121
cap "m1_17701_2756#" "m1_20996_3097#" 28.3154
cap "sample_delay_cap_ctrl_code[14]" "sample_delay_cap_ctrl_code[9]" 0.647059
cap "m1_12922_2700#" "m1_17301_2496#" 2.06476
cap "m1_12922_2700#" "m1_16434_2561#" 2.5176
cap "m1_17701_2756#" "m4_24342_1532#" 4.9196
cap "m4_23794_3120#" "m1_12922_2700#" 5.49188
cap "VSS" "vss_sw[1]" 26.9468
cap "vdd_sw[2]" "vss_sw[2]" 0.129834
cap "vdd_sw[3]" "vdd_sw[1]" 1.63212
cap "m1_10529_2637#" "m1_17301_2496#" 14.3563
cap "sar_clk" "vss_sw[1]" 27.8825
cap "m4_23794_3120#" "m1_10529_2637#" 5.08512
cap "vdd_sw[5]" "vss_sw[2]" 29.2645
cap "m1_16434_2561#" "m1_10529_2637#" 4034.39
cap "sample_clk_b" "vss_sw[3]" 31.1043
cap "m1_10529_2637#" "vss_sw[6]" 0.95284
cap "async_resetb_delay_cap_ctrl_code[2]" "async_resetb_delay_cap_ctrl_code[0]" 0.656716
cap "async_setb_delay_cap_ctrl_code[0]" "async_setb_delay_cap_ctrl_code[1]" 2462.87
cap "m1_14907_3096#" "m1_18857_2429#" 0.09411
cap "VSS" "vss_sw[4]" 30.1134
cap "m1_17701_2756#" "vss_sw[2]" 27.8775
cap "m1_12922_2700#" "m1_20996_3097#" 27.7388
cap "vss_sw[2]" "vss_sw[5]" 0.741689
cap "m1_12518_2904#" "vdd_sw[4]" 28.7423
cap "vdd_sw[2]" "vss_sw[3]" 0.0985871
cap "sel_bit[1]" "VSS" 0.950503
cap "m4_24342_1532#" "vdd_sw_b[1]" 0.0795808
cap "vdd_sw[3]" "m1_18599_3018#" 0.0189291
cap "vdd_sw[1]" "vdd_sw[6]" 0.261175
cap "m1_12922_2700#" "m4_24342_1532#" 10.3114
cap "sar_clk" "vss_sw[4]" 26.4357
cap "vss_sw[6]" "vdd_sw[7]" 0.720823
cap "vdd_sw[5]" "vss_sw[3]" 27.4524
cap "vdd_sw[3]" "VDD" 61.1697
cap "m1_20092_2892#" "m1_17301_2496#" 27.9484
cap "m1_20092_2892#" "m1_16434_2561#" 27.7777
cap "m1_10529_2637#" "m1_20996_3097#" 33.9873
cap "sel_bit[1]" "sar_clk" 13.428
cap "m4_23794_3120#" "m1_20092_2892#" 8.26676
cap "sample_delay_cap_ctrl_code[6]" "sample_delay_cap_ctrl_code[5]" 12.9744
cap "m1_10126_2568#" "m1_16434_2561#" 17.7448
cap "m1_10529_2637#" "m4_24342_1532#" 49.3853
cap "m1_17701_2756#" "vss_sw[3]" 28.0188
cap "vss_sw[3]" "vss_sw[5]" 1.63655
cap "m1_10126_2568#" "vss_sw[6]" 2.66164
cap "m1_15309_2824#" "m1_19695_2961#" 140.96
cap "m1_12922_2700#" "vss_sw[2]" 27.8833
cap "m1_15309_2824#" "vss_sw[1]" 32.2833
cap "sample_delay_cap_ctrl_code[4]" "sample_delay_cap_ctrl_code[5]" 13.5385
cap "VDD" "vdd_sw[6]" 106.674
cap "m1_20092_2892#" "m1_20996_3097#" 28.9941
cap "sar_result[5]" "sar_result[7]" 0.0904419
cap "m1_12518_2904#" "sar_clk" 100.536
cap "m1_19695_2961#" "vdd_sw[1]" 29.0195
cap "m1_10529_2637#" "vss_sw[2]" 27.8836
cap "m1_20092_2892#" "m4_24342_1532#" 5.04079
cap "m1_15309_2824#" "vss_sw[4]" 4.47561
cap "vdd_sw[1]" "vss_sw[1]" 17.7504
cap "async_setb_delay_cap_ctrl_code[2]" "async_setb_delay_cap_ctrl_code[0]" 0.328358
cap "sample_delay_cap_ctrl_code[1]" "sample_delay_cap_ctrl_code[0]" 12.9744
cap "m1_12922_2700#" "vss_sw[3]" 27.237
cap "m1_15309_2824#" "m1_22486_2961#" 29.112
cap "vss_sw[2]" "vdd_sw[7]" 30.3159
cap "vdd_sw[3]" "vss_sw[7]" 0.0299039
cap "m4_24043_7330#" "m1_10623_4311#" 0.276052
cap "m1_18599_3018#" "vss_sw[1]" 0.00907407
cap "vdd_sw[2]" "m1_18857_2429#" 35.4135
cap "vdd_sw[1]" "vss_sw[4]" 0.0621698
cap "m1_10529_2637#" "vss_sw[3]" 27.8772
cap "m1_19695_2961#" "m1_18599_3018#" 816.663
cap "m1_20092_2892#" "vss_sw[2]" 30.993
cap "m1_16434_2561#" "m1_17301_2496#" 2967.79
cap "vss_sw_b[6]" "vdd_sw_b[7]" 43.3835
cap "m4_23794_3120#" "m1_16434_2561#" 3.81153
cap "VDD" "vss_sw[1]" 77.1618
cap "m1_22486_2961#" "vdd_sw[1]" 32.1062
cap "vdd_sw[4]" "VSS" 23.9524
cap "m1_10126_2568#" "vss_sw[2]" 32.3272
cap "vdd_sw[3]" "m1_14907_3096#" 29.0762
cap "vss_sw[3]" "vdd_sw[7]" 27.6676
cap "m1_15309_2824#" "m1_12518_2904#" 1520.85
cap "sar_clk" "vdd_sw[4]" 25.9516
cap "vss_sw[7]" "vdd_sw[6]" 0.0579906
cap "m1_17701_2756#" "m1_18857_2429#" 10.8021
cap "m1_17301_2496#" "m1_20996_3097#" 0.0985206
cap "VDD" "vss_sw[4]" 67.3565
cap "m1_18599_3018#" "m1_22486_2961#" 1613.47
cap "m1_16434_2561#" "m1_20996_3097#" 106.051
cap "m1_10126_2568#" "vss_sw[3]" 32.0375
cap "m1_14907_3096#" "vdd_sw[6]" 10.2924
cap "m1_12518_2904#" "vdd_sw[1]" 33.2303
cap "m4_23794_3120#" "m1_20996_3097#" 158.402
cap "m1_16434_2561#" "m4_24342_1532#" 70.9743
cap "m4_23794_3120#" "m4_24342_1532#" 98.846
cap "sample_delay_cap_ctrl_code[8]" "sample_delay_cap_ctrl_code[5]" 0.113695
cap "m4_23794_3120#" "m1_10623_4311#" 0.476965
cap "sar_clk" "VSS" 311.255
cap "m1_12922_2700#" "m1_18857_2429#" 2.00061
cap "vss_sw[2]" "m1_17301_2496#" 29.0121
cap "vss_sw[1]" "vss_sw[7]" 0.105813
cap "m1_15309_2824#" "vdd_sw[4]" 29.0342
cap "m1_16434_2561#" "vss_sw[2]" 0.0211853
cap "m4_24342_1532#" "m1_20996_3097#" 92.3596
cap "m1_10529_2637#" "m1_18857_2429#" 16.6258
cap "m1_12518_2904#" "VDD" 287.152
cap "sel_bit[0]" "m1_10623_4311#" 3.45237
cap "vss_sw[2]" "vss_sw[6]" 0.41432
cap "vdd_sw[3]" "sample_clk_b" 34.0931
cap "m1_19695_2961#" "m1_14907_3096#" 0.595825
cap "m1_14907_3096#" "vss_sw[1]" 33.4151
cap "vdd_sw[4]" "vdd_sw[1]" 0.748662
cap "vss_sw[4]" "vss_sw[7]" 0.459331
cap "vss_sw[3]" "m1_17301_2496#" 33.948
cap "m1_16434_2561#" "vss_sw[3]" 0.0177097
cap "vdd_sw[3]" "vdd_sw[2]" 5592.79
cap "vss_sw[6]" "vss_sw[3]" 0.749338
cap "vdd_sw[3]" "vdd_sw[5]" 1.65457
cap "m1_20092_2892#" "m1_18857_2429#" 27.694
cap "sample_clk_b" "vdd_sw[6]" 32.2458
cap "m1_14907_3096#" "vss_sw[4]" 5.3526
cap "sar_result[3]" "sar_result[0]" 0.547434
cap "vdd_sw_b[2]" "vss_sw_b[1]" 43.3835
cap "vss_sw_b[5]" "vdd_sw_b[6]" 43.4488
cap "vdd_sw[4]" "VDD" 61.0956
cap "vdd_sw[3]" "m1_17701_2756#" 29.1923
cap "vdd_sw[3]" "vss_sw[5]" 0.0771274
cap "vdd_sw[2]" "vdd_sw[6]" 0.41497
cap "vdd_sw[1]" "VSS" 44.5461
cap "vdd_sw[5]" "vdd_sw[6]" 2315.05
cap "sar_result[5]" "sar_result[6]" 0.209857
cap "sar_clk" "vdd_sw[1]" 29.1984
cap "vss_sw[5]" "vdd_sw[6]" 1.3667
cap "m1_12518_2904#" "m1_14907_3096#" 780.587
cap "m4_24043_7330#" "retimer_delay_code[3]" 0.158878
cap "sample_clk_b" "vss_sw[1]" 31.5349
cap "VDD" "VSS" 234.028
cap "vdd_sw[3]" "m1_12922_2700#" 29.23
cap "vss_sw[2]" "vss_sw[3]" 5056.43
cap "m1_19695_2961#" "vdd_sw[2]" 29.0126
cap "m1_18857_2429#" "m1_17301_2496#" 1645.12
cap "sar_clk" "VDD" 332.332
cap "vdd_sw[2]" "vss_sw[1]" 320.643
cap "m1_16434_2561#" "m1_18857_2429#" 26.7117
cap "vdd_sw[3]" "m1_10529_2637#" 29.1648
cap "async_setb_delay_cap_ctrl_code[0]" "async_resetb_delay_cap_ctrl_code[0]" 2947.44
cap "sample_clk_b" "vss_sw[4]" 31.0187
cap "retimer_delay_code[1]" "retimer_delay_code[0]" 1898.21
cap "vdd_sw[5]" "vss_sw[1]" 492.52
cap "m1_12922_2700#" "vdd_sw[6]" 75.1769
cap "vdd_sw[4]" "vss_sw[7]" 0.036406
cap "comp_result" "VSS" 0.937231
cap "sel_bit[1]" "sample_clk_b" 0.674531
cap "m1_15309_2824#" "vdd_sw[1]" 33.449
cap "vdd_sw[3]" "vdd_sw[7]" 0.415849
cap "m1_19695_2961#" "m1_17701_2756#" 31.3286
cap "m1_17701_2756#" "vss_sw[1]" 32.9592
cap "vss_sw[1]" "vss_sw[5]" 0.412708
cap "sar_clk" "comp_result" 1.46991
cap "sar_result[6]" "sar_result[4]" 45.1812
cap "vdd_sw[2]" "vss_sw[4]" 0.0772417
cap "m1_14907_3096#" "vdd_sw[4]" 29.0064
cap "m1_10529_2637#" "vdd_sw[6]" 29.0782
cap "m1_18857_2429#" "m1_20996_3097#" 0.0254642
cap "vdd_sw[5]" "vss_sw[4]" 4.31715
cap "m1_20092_2892#" "vdd_sw[3]" 104.163
cap "vdd_sw[2]" "m1_22486_2961#" 113.419
cap "m4_24043_7330#" "w_24490_7367#" 31.1225
cap "vdd_sw[3]" "m1_10126_2568#" 35.6149
cap "m1_15309_2824#" "m1_18599_3018#" 213.998
cap "m1_15309_2824#" "VDD" 1.52413
cap "VSS" "vss_sw[7]" 108.566
cap "vss_sw[5]" "vss_sw[4]" 2856.87
cap "vdd_sw[7]" "vdd_sw[6]" 1221.22
cap "m1_17701_2756#" "m1_22486_2961#" 28.7853
cap "m1_12922_2700#" "m1_19695_2961#" 26.9093
cap "sar_clk" "vss_sw[7]" 0.000308973
cap "m1_18599_3018#" "vdd_sw[1]" 0.0973394
cap "m1_12922_2700#" "vss_sw[1]" 31.0009
cap "m1_12518_2904#" "vdd_sw[2]" 28.7499
cap "async_resetb_delay_cap_ctrl_code[1]" "async_delay_offset" 3.12398
cap "vss_sw[2]" "m1_18857_2429#" 4.38172
cap "vdd_sw[1]" "VDD" 91.8268
cap "m1_10126_2568#" "vdd_sw[6]" 33.3991
cap "m1_10623_4311#" "retimer_delay_code[3]" 28.6392
cap "m1_19695_2961#" "m1_10529_2637#" 26.5565
cap "sample_delay_cap_ctrl_code[13]" "sample_delay_cap_ctrl_code[12]" 13.2
cap "m1_12518_2904#" "vdd_sw[5]" 28.7376
cap "m1_10529_2637#" "vss_sw[1]" 27.8917
cap "m1_12922_2700#" "vss_sw[4]" 5.59978
cap "m1_12518_2904#" "m1_17701_2756#" 0.737527
cap "m1_11563_8066#" "sample_clk" 3.53229
cap "m1_12518_2904#" "vss_sw[5]" 1.67031
cap "m1_12922_2700#" "m1_22486_2961#" 27.8632
cap "sample_delay_cap_ctrl_code[15]" "m1_10623_4311#" 1.00882
cap "vss_sw[1]" "vdd_sw[7]" 1320.19
cap "vdd_sw[3]" "m1_17301_2496#" 29.2327
cap "sample_clk_b" "vdd_sw[4]" 33.2511
cap "vdd_sw[3]" "m1_16434_2561#" 0.109042
cap "m1_10529_2637#" "vss_sw[4]" 25.1618
cap "m1_20092_2892#" "m1_19695_2961#" 746.479
cap "m1_20092_2892#" "vss_sw[1]" 33.3394
cap "vdd_sw[3]" "vss_sw[6]" 0.0622273
cap "m1_10529_2637#" "m1_22486_2961#" 27.5096
cap "m1_10126_2568#" "vss_sw[1]" 32.6157
cap "vdd_sw[2]" "vdd_sw[4]" 1.65457
cap "vss_sw[4]" "vdd_sw[7]" 4.44495
cap "vdd_sw[5]" "vdd_sw[4]" 3439.69
cap "m1_12518_2904#" "m1_12922_2700#" 586.067
cap "w_11513_8048#" "sample_clk" 0.141499
cap "m1_15309_2824#" "m1_14907_3096#" 152.818
cap "comp_result" "VDD" 0.358082
cap "vdd_sw[1]" "vss_sw[7]" 0.0211274
cap "vss_sw[6]" "vdd_sw[6]" 0.129984
cap "sample_clk_b" "VSS" 582.386
cap "async_resetb_delay_cap_ctrl_code[2]" "async_delay_offset" 3.1694
cap "m1_17701_2756#" "vdd_sw[4]" 95.1043
cap "vdd_sw[4]" "vss_sw[5]" 0.0983252
cap "m1_10126_2568#" "vss_sw[4]" 31.9098
cap "m1_20092_2892#" "m1_22486_2961#" 1605.09
cap "m1_12518_2904#" "m1_10529_2637#" 94.8267
cap "sample_clk_b" "sar_clk" 825.47
cap "m1_14907_3096#" "vdd_sw[1]" 33.3824
cap "sample_delay_cap_ctrl_code[14]" "sample_delay_cap_ctrl_code[12]" 0.647059
cap "vdd_sw[2]" "VSS" 22.2338
cap "m4_23794_3120#" "retimer_delay_code[0]" 2.80613
cap "m1_12518_2904#" "vdd_sw[7]" 0.00710042
cap "vdd_sw[5]" "VSS" 24.7728
cap "vdd_sw[2]" "sar_clk" 25.9673
cap "vdd_sw[3]" "vss_sw[2]" 57.5764
cap "sample_delay_cap_ctrl_code[0]" "sample_delay_offset" 0.178862
cap "vss_sw[1]" "m1_17301_2496#" 34.0933
cap "m1_19695_2961#" "m1_17301_2496#" 27.3162
cap "m1_20092_2892#" "m1_12518_2904#" 1.12136
cap "vdd_sw[5]" "sar_clk" 25.9479
cap "sar_result[2]" "sar_result[5]" 0.740061
cap "VSS" "vss_sw[5]" 31.5441
cap "m1_16434_2561#" "vss_sw[1]" 6.79214
cap "m1_12922_2700#" "vdd_sw[4]" 29.1192
cap "m1_19695_2961#" "m1_16434_2561#" 27.2698
cap "sar_result[1]" "sar_result[0]" 39.6265
cap "m1_18599_3018#" "m1_14907_3096#" 1068.24
cap "m1_12518_2904#" "m1_10126_2568#" 32.1316
cap "m1_14907_3096#" "VDD" 15.7275
cap "vss_sw[6]" "vss_sw[1]" 0.261267
cap "sar_clk" "vss_sw[5]" 36.7095
cap "async_setb_delay_cap_ctrl_code[3]" "ready" 2.96373
cap "m1_10529_2637#" "vdd_sw[4]" 29.057
cap "vss_sw[4]" "m1_17301_2496#" 1.83367
cap "vss_sw[2]" "vdd_sw[6]" 29.5951
cap "vdd_sw[3]" "vss_sw[3]" 0.130103
cap "vss_sw[1]" "m1_20996_3097#" 0.00796633
cap "m1_19695_2961#" "m1_20996_3097#" 0.599311
cap "m1_22486_2961#" "m1_17301_2496#" 42.0012
cap "m4_23794_3120#" "m1_22486_2961#" 9.82447
cap "vss_sw[6]" "vss_sw[4]" 1.65046
cap "vdd_sw[4]" "vdd_sw[7]" 0.750832
cap "m1_16434_2561#" "m1_22486_2961#" 28.1782
cap "m4_24342_1532#" "vss_sw[1]" 1.43484
cap "m1_15309_2824#" "vdd_sw[2]" 29.0599
cap "sample_clk_b" "vdd_sw[1]" 85.1638
cap "async_resetb_delay_cap_ctrl_code[1]" "async_resetb_delay_cap_ctrl_code[2]" 1093.79
cap "m1_12922_2700#" "sar_clk" 0.0170667
cap "vss_sw[3]" "vdd_sw[6]" 27.6019
cap "m1_15309_2824#" "vdd_sw[5]" 85.2386
cap "sample_delay_cap_ctrl_code[6]" "sample_delay_offset" 0.231579
cap "m1_10126_2568#" "vdd_sw[4]" 34.6705
cap "m1_10529_2637#" "VSS" 24.9357
cap "x4/x7.A0" "x4/x7.VPWR" 589.709
cap "x4/a_1028_212#" "x4/x7.A0" 0.163563
cap "x4/a_27_627#" "x4/x7.A0" 1.70793
cap "x4/x5.RESET_B" "x4/x7.A0" 0.632756
cap "x4/a_720_106#" "x4/x7.A0" 0.734089
cap "x4/a_78_90#" "x4/x7.VPWR" -0.893236
cap "x4/x7.A0" "x4/x6.X" 8.27426
cap "x4/a_487_n62#" "x4/x7.A0" 0.84316
cap "x4/VSS_SW_b[7]" "x4/x7.A0" -36.3435
cap "x4/a_174_n88#" "x4/x7.VPWR" -0.329381
cap "x4/a_193_627#" "x4/x7.A0" 0.535381
cap "x4/VSS_SW[7]" "x4/x7.A0" -5.23755
cap "x4/D[7]" "x4/x7.A0" 0.322679
cap "x4/a_78_90#" "x4/x7.A0" 5.22381
cap "x4/a_1029_n88#" "x4/x7.A0" 0.0606069
cap "x4/VSS_SW[7]" "x4/x7.VPWR" -1.35054
cap "x4/a_174_n88#" "x4/x7.A0" 2.03186
cap "x4/a_1028_212#" "x4/x19.VGND" 0.0197185
cap "x4/a_941_601#" "x4/x19.VGND" 0.0466097
cap "x4/x19.VPWR" "x4/x19.VGND" 0.913063
cap "x4/x21.RESET_B" "x4/x19.VGND" 1.04395
cap "x4/VDD_SW_b[7]" "x4/x19.VGND" -0.741051
cap "x4/a_27_627#" "x4/x19.VGND" 0.235196
cap "x4/a_1029_n88#" "x4/x19.VGND" 0.0621567
cap "x4/ready" "x4/VDD_SW_b[7]" 8.67362e-19
cap "x4/ready" "x4/a_3039_601#" -2.1684e-19
cap "x4/x27.VGND" "x4/VDD_SW_b[7]" -3.47127
cap "x4/VDD_SW_b[7]" "x4/VSS_SW_b[6]" -43.3835
cap "x4/VSS_SW_b[5]" "x4/VDD_SW_b[6]" -21.7244
cap "x4/a_2419_627#" "x4/ready" 8.67362e-19
cap "x4/a_2585_627#" "x4/ready" 4.33681e-19
cap "x4/VDD_SW_b[6]" "x4/VSS_SW_b[5]" -21.7244
cap "x4/VDD_SW_b[5]" "x4/VSS_SW_b[4]" -43.3183
cap "x4/VDD_SW_b[4]" "x4/VSS_SW_b[3]" -43.3835
cap "x4/VSS_SW_b[2]" "x4/VDD_SW_b[3]" -21.7293
cap "x4/VSS_SW_b[2]" "x4/VDD_SW_b[3]" -21.7293
cap "x4/VSS_SW_b[1]" "x4/VDD_SW_b[2]" -21.6917
cap "x4/VDD_SW_b[2]" "x4/VSS_SW_b[1]" -21.6917
cap "x4/VSS" "x4/VDD_SW[1]" 0.00100278
cap "x4/VDD_SW_b[1]" "x4/VSS" -0.0258629
cap "vss_sw[6]" "x4/x7.VPWR" 0.00475833
cap "vss_sw[5]" "x4/x7.VPWR" 0.0810047
cap "x4/x5.RESET_B" "x4/x7.A0" 0.429883
cap "x4/x7.A0" "x4/x7.VPWR" 687.255
cap "x4/x7.A1" "x4/x7.A0" 0.942823
cap "x4/a_76_1467#" "x4/x7.A0" 0.677934
cap "x4/x7.A0" "x4/x6.X" 12.0896
cap "x4/x7.A0" "x4/VSS_SW[7]" -18.4023
cap "vss_sw[6]" "x4/check[6]" 0.00386476
cap "x4/D[7]" "x4/x7.A0" 0.298645
cap "x4/x7.A0" "x4/reset" 0.102252
cap "x4/m1_95_2154#" "x4/x7.A0" 0.429883
cap "x4/check[6]" "x4/x7.A0" 0.540028
cap "x4/a_27_627#" "x4/x7.A0" 0.115761
cap "x4/x7.A0" "x4/m1_95_1942#" 0.429883
cap "vss_sw[6]" "x4/x7.A0" 0.010967
cap "vss_sw[5]" "x4/x7.A0" 0.0101018
cap "x4/x21.RESET_B" "vdd_sw[5]" 0.00152468
cap "x4/x21.RESET_B" "x4/VSS_SW[6]" 0.00431748
cap "x4/a_473_993#" "x4/ready" -1.0842e-19
cap "vss_sw[4]" "x4/x19.VGND" 0.237075
cap "x4/x19.VPWR" "x4/VSS_SW[6]" 0.145668
cap "x4/x21.RESET_B" "vss_sw[5]" 0.00366386
cap "x4/x21.RESET_B" "vdd_sw[4]" 0.576662
cap "x4/x8.A1" "x4/VDD_SW[7]" 0.00321208
cap "x4/a_505_1289#" "x4/ready" 3.46945e-18
cap "x4/x19.VPWR" "vss_sw[5]" 0.131367
cap "x4/x21.RESET_B" "vdd_sw[6]" 0.00169276
cap "x4/x19.VGND" "x4/a_939_2457#" -1.42109e-14
cap "x4/x19.VGND" "x4/VDD_SW[7]" 0.135358
cap "x4/a_941_601#" "x4/ready" -5.4286e-19
cap "x4/x8.A1" "x4/VSS_SW[6]" 0.0099557
cap "x4/x8.A1" "vdd_sw[5]" 0.00266988
cap "x4/x19.VPWR" "x4/m1_95_2154#" 7.10543e-15
cap "x4/VSS_SW[6]" "x4/check[6]" 0.0027135
cap "x4/x8.A1" "vss_sw[5]" 0.00874332
cap "x4/check[6]" "vss_sw[5]" 0.00247918
cap "x4/x19.VPWR" "x4/x8.A1" 5.68434e-14
cap "x4/ready" "x4/a_1503_1642#" 1.73472e-18
cap "x4/x8.A1" "vdd_sw[6]" 0.00292223
cap "x4/x19.VGND" "x4/VSS_SW[6]" 0.33635
cap "x4/x19.VGND" "vdd_sw[5]" 0.107103
cap "x4/x8.A1" "x4/x3.X" -5.55112e-17
cap "x4/x21.RESET_B" "vss_sw[1]" 0.0021243
cap "x4/x21.RESET_B" "vss_sw[2]" 0.00240025
cap "x4/ready" "x4/check[6]" -6.93889e-18
cap "x4/x21.RESET_B" "vss_sw[3]" 0.00273892
cap "x4/x21.RESET_B" "x4/x19.VGND" 0.0700657
cap "x4/x19.VGND" "vss_sw[5]" 0.280403
cap "x4/x19.VPWR" "vss_sw[2]" 0.759914
cap "x4/x19.VPWR" "x4/a_305_2457#" -8.88178e-16
cap "x4/x19.VPWR" "vss_sw[3]" 0.108518
cap "x4/x19.VPWR" "x4/x19.VGND" 0.0168267
cap "x4/x21.RESET_B" "vss_sw[4]" 0.00314792
cap "x4/x19.VGND" "vdd_sw[1]" 0.0144403
cap "vdd_sw[4]" "x4/x19.VGND" 0.0962983
cap "vdd_sw[6]" "x4/x19.VGND" 0.120008
cap "x4/x19.VPWR" "vss_sw[4]" 0.119052
cap "x4/x19.VGND" "x4/ready" -5.32907e-15
cap "x4/a_647_601#" "x4/ready" -5.42101e-20
cap "x4/x8.A1" "vss_sw[1]" 0.00354725
cap "vdd_sw[3]" "x4/x19.VGND" 0.0869116
cap "x4/x8.A1" "vss_sw[2]" 0.00393167
cap "x4/x8.A1" "vss_sw[3]" 0.260698
cap "x4/x21.RESET_B" "x4/VDD_SW[7]" 0.00189022
cap "x4/x8.A1" "x4/a_305_2457#" 2.22045e-16
cap "x4/x8.A1" "x4/x19.VGND" 5.68434e-14
cap "x4/x19.VGND" "x4/check[6]" 0.131336
cap "x4/x8.A1" "vss_sw[4]" 0.00738423
cap "vdd_sw[2]" "x4/x19.VGND" 1.08112
cap "x4/x19.VGND" "vss_sw[1]" 0.153798
cap "x4/x19.VGND" "vss_sw[2]" 0.17585
cap "x4/x19.VGND" "vss_sw[3]" 0.203333
cap "x4/a_2897_1289#" "vss_sw[4]" 0.00462182
cap "vss_sw[2]" "x4/x27.VPWR" 0.179665
cap "x4/VDD_SW[6]" "x4/x27.VGND" 0.00287964
cap "vss_sw[1]" "x4/x27.VGND" 0.00370621
cap "vdd_sw[1]" "x4/x27.VGND" 0.00171475
cap "x4/check[5]" "x4/x27.VPWR" 0.0652831
cap "x4/x27.VPWR" "vss_sw[1]" 0.0226591
cap "x4/a_2897_1289#" "vss_sw[5]" 0.00507348
cap "x4/x27.VPWR" "x4/x27.VGND" 0.176947
cap "x4/a_2897_1289#" "x4/ready" -6.93889e-18
cap "vss_sw[4]" "x4/check[5]" 0.00462182
cap "vss_sw[4]" "x4/x27.VGND" 0.00669772
cap "x4/x9.A1" "vss_sw[3]" 0.0042328
cap "x4/a_2419_627#" "x4/ready" -4.33681e-19
cap "vss_sw[4]" "x4/x27.VPWR" 0.215892
cap "vss_sw[5]" "x4/check[5]" 0.00844709
cap "vss_sw[5]" "x4/x27.VGND" 0.0248242
cap "x4/check[5]" "x4/ready" 6.93889e-18
cap "x4/ready" "x4/x27.VGND" -1.77636e-15
cap "vdd_sw[4]" "x4/x27.VGND" 0.00230379
cap "vss_sw[5]" "x4/x27.VPWR" 0.238382
cap "x4/a_2897_1289#" "vss_sw[3]" 0.0042328
cap "x4/a_2865_993#" "x4/ready" 8.67362e-19
cap "x4/D[6]" "x4/x27.VPWR" 0.00082872
cap "x4/check[5]" "vss_sw[3]" 0.0042328
cap "vdd_sw[3]" "x4/x27.VGND" 0.00207676
cap "x4/x9.A1" "x4/x27.VPWR" 0.0652831
cap "vss_sw[3]" "x4/x27.VGND" 0.00577715
cap "x4/VDD_SW[7]" "x4/x27.VGND" 0.00325425
cap "x4/x9.A1" "vss_sw[4]" 0.00462182
cap "x4/VSS_SW[6]" "x4/x27.VGND" 0.00829439
cap "x4/a_3039_601#" "x4/ready" -5.42101e-20
cap "vss_sw[3]" "x4/x27.VPWR" 0.196674
cap "vdd_sw[2]" "x4/x27.VGND" 0.00188155
cap "vss_sw[2]" "x4/x27.VGND" 0.00424941
cap "x4/x9.A1" "vss_sw[5]" 0.00844709
cap "vdd_sw[5]" "x4/x27.VGND" 0.00256578
cap "x4/a_2897_1289#" "x4/x27.VPWR" 0.0595014
cap "x4/x9.A1" "x4/ready" -6.93889e-18
cap "x4/D[6]" "x4/x30.VPB" 0.00195992
cap "x4/a_3039_601#" "x4/ready" 8.67362e-19
cap "x4/a_4149_1642#" "x4/x30.VPB" 0.00381154
cap "x4/a_2585_627#" "x4/ready" 8.67362e-19
cap "vss_sw[4]" "x4/check[5]" 0.00462182
cap "vdd_sw[5]" "x4/x24.RESET_B" 0.00307617
cap "x4/a_3333_601#" "x4/ready" 0.017483
cap "vdd_sw[3]" "x4/x24.RESET_B" 0.00253478
cap "x4/x30.VPB" "x4/VSS_SW[5]" 0.421118
cap "vdd_sw[2]" "x4/x24.RESET_B" 0.00231468
cap "vdd_sw[4]" "x4/x24.RESET_B" 0.00278781
cap "x4/VDD_SW[6]" "x4/x24.RESET_B" 0.00341689
cap "vss_sw[1]" "x4/x24.RESET_B" 0.00429271
cap "vss_sw[3]" "x4/x30.VPB" 0.347228
cap "vdd_sw[5]" "x4/x30.VNB" 0.156048
cap "vdd_sw[3]" "x4/x30.VNB" 0.126825
cap "vss_sw[2]" "x4/x24.RESET_B" 0.00485351
cap "x4/x24.RESET_B" "vss_sw[4]" 0.00637547
cap "x4/a_3895_1642#" "x4/VSS_SW[5]" 0.00507348
cap "x4/a_3807_895#" "x4/ready" 1.38778e-17
cap "vdd_sw[2]" "x4/x30.VNB" 0.115092
cap "vdd_sw[4]" "x4/x30.VNB" 0.140422
cap "x4/VDD_SW[6]" "x4/x30.VNB" 0.174677
cap "x4/a_3333_601#" "x4/x30.VPB" -0.018871
cap "x4/x30.VNB" "vss_sw[1]" 0.22327
cap "vss_sw[3]" "x4/a_3895_1642#" 0.0042328
cap "vss_sw[2]" "x4/x30.VNB" 0.254839
cap "x4/x30.VPB" "x4/check[5]" 0.044752
cap "x4/x10.A1" "x4/VSS_SW[5]" 0.0142113
cap "x4/x30.VNB" "vss_sw[4]" 0.346501
cap "x4/x30.VNB" "x4/ready" -3.55271e-15
cap "vss_sw[3]" "x4/x10.A1" 0.00862195
cap "x4/x30.VPB" "x4/x24.RESET_B" 0.250254
cap "x4/a_2419_627#" "x4/ready" 8.67362e-19
cap "x4/x30.VPB" "x4/x30.VNB" 5.1406
cap "x4/x30.VPB" "vss_sw[1]" 0.0396055
cap "x4/x30.VPB" "vss_sw[2]" 0.317122
cap "x4/x30.VPB" "vss_sw[4]" 0.381264
cap "vdd_sw[1]" "x4/x30.VNB" 0.105036
cap "vdd_sw[5]" "x4/x10.A1" 0.00266988
cap "x4/x30.VPB" "x4/ready" 1.03886
cap "x4/a_3895_1642#" "vss_sw[4]" 0.00462182
cap "x4/VDD_SW[6]" "x4/x10.A1" 0.00292223
cap "x4/D[6]" "x4/x30.VNB" -0.00178646
cap "x4/x10.A1" "vss_sw[1]" 0.00354725
cap "x4/a_3895_1642#" "x4/ready" -6.93889e-18
cap "x4/VSS_SW[5]" "x4/check[5]" 0.0109231
cap "vss_sw[2]" "x4/x10.A1" 0.00393167
cap "x4/x10.A1" "vss_sw[4]" 0.00954464
cap "vss_sw[3]" "x4/check[5]" 0.0042328
cap "x4/x24.RESET_B" "x4/VSS_SW[5]" 0.00742775
cap "x4/a_3895_1642#" "x4/x30.VPB" 0.0595014
cap "vss_sw[3]" "x4/x24.RESET_B" 0.00554246
cap "x4/x30.VNB" "x4/VSS_SW[5]" 0.424946
cap "x4/x30.VPB" "x4/x10.A1" 0.246346
cap "vss_sw[3]" "x4/x30.VNB" 0.298253
cap "vdd_sw[3]" "x4/x24.RESET_B" 0.00253478
cap "x4/x30.VNB" "vdd_sw[1]" 0.0949267
cap "vss_sw[3]" "x4/x24.RESET_B" 0.00554246
cap "vdd_sw[2]" "x4/x24.RESET_B" 0.00231468
cap "x4/VSS_SW[5]" "x4/x30.VNB" 0.0226524
cap "vdd_sw[4]" "x4/x30.VNB" 0.126824
cap "vss_sw[2]" "x4/x24.RESET_B" 0.00485351
cap "x4/VDD_SW[5]" "x4/x24.RESET_B" 0.00307617
cap "x4/x30.VPB" "x4/VSS_SW[4]" 0.129409
cap "vss_sw[1]" "x4/x24.RESET_B" 0.00429271
cap "x4/VSS_SW[4]" "x4/x30.VNB" 0.308272
cap "x4/VSS_SW[4]" "x4/x30.X" 0.000616243
cap "x4/x30.VPB" "vss_sw[3]" 0.117901
cap "vdd_sw[3]" "x4/x30.VNB" 0.11457
cap "vdd_sw[4]" "x4/x24.RESET_B" 0.00278781
cap "x4/x30.VNB" "vss_sw[3]" 0.265165
cap "vss_sw[3]" "x4/x30.X" 0.000564373
cap "vdd_sw[2]" "x4/x30.VNB" 0.103993
cap "x4/x30.VPB" "vss_sw[2]" 0.107714
cap "x4/x30.VPB" "x4/x30.VNB" 2.54401
cap "x4/x30.VNB" "vss_sw[2]" 0.229881
cap "x4/VDD_SW[5]" "x4/x30.VNB" 0.140904
cap "vss_sw[1]" "x4/x30.VPB" 0.0203348
cap "x4/VSS_SW[4]" "x4/x24.RESET_B" 0.00637547
cap "x4/x30.VPB" "x4/D[5]" 0.00195992
cap "vss_sw[1]" "x4/x30.VNB" 0.201452
cap "x4/x30.VNB" "vdd_sw[3]" 0.0795798
cap "x4/VSS_SW[4]" "x4/a_7252_1467#" 0.0048657
cap "x4/x30.X" "x4/VSS_SW[4]" 0.00246563
cap "x4/x30.X" "x4/VDD_SW[5]" 0.00133663
cap "x4/x30.X" "vss_sw[1]" 0.0017762
cap "x4/VSS_SW[4]" "x4/x30.VPB" 0.123599
cap "x4/check[3]" "vss_sw[3]" 0.0042328
cap "x4/x30.VNB" "vdd_sw[2]" 0.0722184
cap "vss_sw[2]" "x4/a_7252_1467#" 0.00164748
cap "x4/x30.X" "vss_sw[2]" 0.00196885
cap "x4/x30.VPB" "vss_sw[1]" 0.0228782
cap "x4/VSS_SW[4]" "x4/x30.VNB" 0.212214
cap "x4/x30.VNB" "x4/VDD_SW[5]" 0.0895022
cap "x4/x30.VPB" "vss_sw[2]" 0.120218
cap "x4/x30.VNB" "vss_sw[1]" 0.140085
cap "x4/a_7252_1467#" "vss_sw[3]" 0.0044464
cap "x4/x30.VNB" "vdd_sw[1]" 0.0659093
cap "x4/x30.X" "vss_sw[3]" 0.00219813
cap "x4/x30.VNB" "vss_sw[2]" 0.159888
cap "x4/VSS_SW[4]" "x4/check[3]" 0.00160462
cap "x4/x30.VPB" "vss_sw[3]" 0.131618
cap "vdd_sw[4]" "x4/x30.VNB" 0.0881106
cap "x4/x30.VNB" "vss_sw[3]" 0.187568
cap "x4/VSS_SW[3]" "x4/check[3]" 0.0084656
cap "x4/x26.RESET_B" "x4/VSS_SW[3]" 0.00554246
cap "x4/x26.RESET_B" "vdd_sw[3]" 0.00253478
cap "x4/x30.VGND" "vdd_sw[2]" 0.105074
cap "x4/x30.VPWR" "vss_sw[2]" 0.272229
cap "vss_sw[2]" "x4/x30.VGND" 0.231849
cap "x4/x30.VPWR" "x4/VSS_SW[3]" 0.298147
cap "vss_sw[2]" "x4/x30.X" 0.00393167
cap "x4/VSS_SW[3]" "x4/x30.VGND" 0.268351
cap "x4/x30.VPWR" "x4/check[3]" 0.0114365
cap "x4/x30.VGND" "vdd_sw[3]" 0.115753
cap "x4/x26.RESET_B" "vss_sw[1]" 0.00429271
cap "x4/x30.X" "x4/VSS_SW[3]" 0.00862195
cap "x4/VSS_SW[3]" "x4/a_8679_1642#" 0.0042328
cap "x4/VDD_SW[4]" "x4/x26.RESET_B" 0.00278781
cap "vdd_sw[1]" "x4/x30.VGND" 0.0959169
cap "x4/x30.VPWR" "vss_sw[1]" 0.0217492
cap "x4/a_7681_1289#" "x4/VSS_SW[3]" 0.0042328
cap "x4/x30.VGND" "vss_sw[1]" 0.203293
cap "x4/x30.X" "vss_sw[1]" 0.00354725
cap "x4/x26.RESET_B" "vdd_sw[2]" 0.00231468
cap "x4/VDD_SW[4]" "x4/x30.VGND" 0.128121
cap "x4/x26.RESET_B" "vss_sw[2]" 0.00485351
cap "vss_sw[2]" "x4/VDD" 0.396404
cap "x4/x15.A1" "x4/VSS_SW[3]" 0.00862905
cap "vss_sw[1]" "x4/VDD" 0.0418885
cap "x4/D[4]" "x4/VDD" 0.028255
cap "x4/a_8933_1642#" "x4/VSS_SW[3]" 0.0044464
cap "x4/check[3]" "x4/VSS_SW[3]" 0.0042328
cap "x4/x15.A1" "vss_sw[2]" 0.00786335
cap "x4/VSS_SW[3]" "x4/x29.VGND" 0.0042328
cap "x4/check[2]" "x4/VSS_SW[3]" 0.00171223
cap "x4/a_8933_1642#" "vss_sw[2]" 0.00164748
cap "vss_sw[1]" "x4/x15.A1" 0.00709451
cap "x4/a_9644_1467#" "x4/VSS_SW[3]" 0.0044464
cap "x4/VDD_SW[4]" "x4/VDD" 0.028255
cap "x4/VSS_SW[3]" "x4/VDD" 0.391427
cap "x4/a_9644_1467#" "vss_sw[2]" 0.00164748
cap "x4/D[4]" "x4/x29.VGND" 0.000842851
cap "x4/VDD" "x4/check[2]" 0.0156415
cap "x4/D[3]" "x4/x32.VGND" 0.00228373
cap "vss_sw[1]" "x4/VDD" 0.0306837
cap "x4/VSS_SW[2]" "x4/x32.RESET_B" 0.00485351
cap "x4/x16.A1" "x4/VSS_SW[2]" 0.00393769
cap "vdd_sw[2]" "x4/x32.RESET_B" 0.00231468
cap "x4/VDD" "x4/VSS_SW[2]" 0.247026
cap "x4/VDD" "x4/D[3]" 0.0453251
cap "vss_sw[1]" "x4/x32.RESET_B" 0.00429271
cap "vss_sw[1]" "x4/x16.A1" 0.00355241
cap "x4/VDD_SW[3]" "x4/x32.RESET_B" 0.00253478
cap "x4/VDD" "x4/VSS_SW[2]" 0.173563
cap "x4/VSS_SW[1]" "x4/x32.RESET_B" 0.00429271
cap "x4/VSS_SW[2]" "x4/a_12036_1467#" 0.00164748
cap "x4/VDD_SW[2]" "x4/x32.RESET_B" 0.00231468
cap "x4/VSS_SW[2]" "x4/a_11325_1642#" 0.00164748
cap "x4/VSS_SW[1]" "x4/x17.A1" 0.00353696
cap "x4/VDD" "x4/VDD_SW[3]" 0.0386436
cap "x4/VDD" "x4/VSS_SW[1]" 0.0422311
cap "x4/x35.SET_B" "x4/D[2]" 0.0217761
cap "x4/check[1]" "x4/x35.SET_B" 0.0481366
cap "x4/x35.SET_B" "x4/VSS_SW[1]" 0.0175251
cap "x4/x35.SET_B" "x4/VDD_SW[2]" 0.0240683
cap "x4/x18.A1" "x4/VSS_SW[1]" 0.00355241
cap "x4/VSS" "x4/D[2]" 0.00142733
cap "x4/x35.RESET_B" "x5/x1[6].VGND" 0.000367912
cap "x4/a_15767_895#" "x5/x1[6].VGND" 0.00956571
cap "x5/x1[6].VGND" "x4/x35.SET_B" 0.577245
cap "x4/VSS_SW[1]" "x4/x35.SET_B" 0.0098839
cap "x5/x1[6].VGND" "x4/check[0]" 0.403921
cap "x5/x1[6].VGND" "x4/a_15767_895#" 0.0166361
cap "x4/check[0]" "x4/x35.SET_B" 0.0496116
cap "x4/a_16109_1642#" "x5/x1[6].VGND" 0.272286
cap "x4/D[1]" "x5/x1[6].VGND" 0.0893933
cap "x4/x35.CLK_N" "x5/x1[6].VGND" 0.0834435
cap "x4/D[1]" "x4/x35.SET_B" 0.0212621
cap "x4/a_15855_1642#" "x5/x1[6].VGND" 0.377368
cap "x5/sar_logic[7]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" 0.311027
cap "x5/x1[6].VGND" "x4/x35.SET_B" 4.47893
cap "x4/x20.A1" "x5/x1[6].VGND" 0.718024
cap "x5/x1[6].VGND" "x4/x35.RESET_B" 0.00809406
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" "x5/x1[6].VGND" 0.554901
cap "x5/x1[6].VGND" "x4/a_16488_627#" 0.0110374
cap "x4/x7.VPWR" "x4/reset" 132.242
cap "x4/ready" "vss_sw[4]" 0.013669
cap "x4/x7.A1" "vss_sw[4]" 0.00478239
cap "VSS" "x4/reset" -0.497572
cap "vss_sw[6]" "x4/x7.A0" 0.0197191
cap "vss_sw[3]" "x4/a_305_2457#" 0.0982331
cap "VSS" "x4/x3.A" 0.0881093
cap "x4/a_305_2457#" "vss_sw[4]" 0.379939
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" "vss_sw[4]" 0.00713578
cap "vss_sw[3]" "x4/x7.VPWR" 4.31797
cap "vss_sw[4]" "x4/x7.VPWR" 8.6075
cap "vss_sw[4]" "x4/m1_95_1942#" 0.00401989
cap "x4/m1_95_2154#" "vss_sw[4]" 0.00578395
cap "x4/ready" "vss_sw[5]" 0.00842641
cap "x4/x7.A1" "vss_sw[5]" 0.00686973
cap "x4/a_305_2457#" "vss_sw[5]" 0.386867
cap "x4/VSS_SW[7]" "x4/reset" -16.9305
cap "x4/check[6]" "x4/VSS_SW[7]" -3.64837
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" "vss_sw[5]" 0.00414337
cap "vss_sw[5]" "x4/x7.VPWR" 17.4717
cap "vss_sw[5]" "x4/m1_95_1942#" 0.00224666
cap "x4/m1_95_2154#" "vss_sw[5]" 0.00330733
cap "VSS" "x4/x7.A0" 0.0433723
cap "vss_sw[6]" "x4/ready" 0.0106811
cap "x4/check[6]" "x4/reset" 0.00374443
cap "x4/x3.A" "x4/reset" 0.508734
cap "vss_sw[6]" "x4/x7.A1" 0.00308024
cap "vss_sw[6]" "x4/a_305_2457#" 0.155924
cap "vss_sw[6]" "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.00488167
cap "vss_sw[6]" "x4/x7.VPWR" 117.997
cap "vss_sw[6]" "x4/m1_95_1942#" 0.00253219
cap "vss_sw[6]" "x4/m1_95_2154#" 0.0038271
cap "vss_sw[4]" "x4/x3.A" 0.130609
cap "x4/check[6]" "vss_sw[4]" 0.00703112
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" "x4/reset" 0.0129296
cap "x4/x7.A0" "x4/reset" 0.213711
cap "VSS" "x4/ready" 0.551879
cap "vss_sw[5]" "x4/x3.A" 0.893258
cap "x4/check[6]" "vss_sw[5]" 0.144882
cap "x4/a_76_1467#" "vss_sw[4]" 0.0204138
cap "VSS" "x4/a_305_2457#" 0.0917435
cap "x4/a_29_2457#" "x4/x7.VPWR" -0.243956
cap "VSS" "x4/a_29_2457#" 2.41349
cap "VSS" "x4/x7.VPWR" 317.891
cap "vss_sw[4]" "x4/D[7]" 0.00223611
cap "x4/x7.A0" "vss_sw[4]" 0.0528527
cap "x4/a_939_2457#" "x4/reset" 0.0839159
cap "vss_sw[6]" "x4/check[6]" 1.3319
cap "vss_sw[6]" "x4/x3.A" 0.538921
cap "x4/a_76_1467#" "vss_sw[5]" 0.0111105
cap "x4/x7.A0" "vss_sw[5]" 0.0164858
cap "x4/ready" "x4/reset" 0.190005
cap "x4/VSS_SW[7]" "x4/a_29_2457#" 0.551727
cap "x4/VSS_SW[7]" "x4/x7.VPWR" 2.25395
cap "x4/a_305_2457#" "x4/reset" 0.489681
cap "VSS" "x4/VSS_SW[7]" -4.55681
cap "x4/x3.X" "x4/reset" 0.275644
cap "x4/a_29_2457#" "x4/reset" 8.94637
cap "x4/VDD_SW[7]" "x4/m1_95_2154#" 0.00362826
cap "x4/x19.VPWR" "vss_sw[3]" 27.5047
cap "vss_sw[4]" "vss_sw[3]" 1.13687e-13
cap "x4/x3.X" "x4/reset" 0.0301092
cap "x4/ready" "vss_sw[3]" 0.00563853
cap "vdd_sw[3]" "x4/x8.VGND" 0.109392
cap "x4/a_939_2457#" "x4/VSS_SW[6]" 1.19598
cap "vdd_sw[6]" "x4/m1_95_2154#" 0.00163858
cap "x4/x8.VGND" "vdd_sw[4]" 0.0893366
cap "x4/a_305_2457#" "x4/VSS_SW[6]" 0.592264
cap "x4/x3.X" "vdd_sw[3]" 0.308398
cap "x4/x3.X" "vdd_sw[4]" 0.412938
cap "x4/x19.VPWR" "vdd_sw[2]" 3.70442
cap "x4/ready" "vdd_sw[2]" 0.0037617
cap "x4/x19.VPWR" "vss_sw[2]" 18.9564
cap "x4/check[6]" "vss_sw[3]" 0.000535825
cap "x4/x19.VPWR" "vdd_sw[5]" 9.43439
cap "x4/ready" "vss_sw[2]" 0.00948356
cap "x4/ready" "vdd_sw[5]" 0.00265702
cap "x4/a_939_2457#" "x4/reset" 0.0553149
cap "x4/a_305_2457#" "x4/reset" 0.0150546
cap "x4/a_939_2457#" "vdd_sw[3]" 0.217134
cap "x4/m1_95_1942#" "vss_sw[3]" 0.000301006
cap "x4/x8.VGND" "vss_sw[3]" 0.15336
cap "x4/a_939_2457#" "vdd_sw[4]" 0.261277
cap "x4/x19.VPWR" "vss_sw[4]" 22.1845
cap "x4/x3.X" "vss_sw[3]" 0.548493
cap "x4/x2.X" "vdd_sw[3]" 0.00142316
cap "x4/x2.X" "vdd_sw[4]" 0.578227
cap "x4/x19.VPWR" "x4/ready" 0.478448
cap "x4/x19.VPWR" "vss_sw[1]" 21.0527
cap "vdd_sw[2]" "x4/x8.VGND" 1.07632
cap "x4/ready" "vss_sw[1]" 0.00403374
cap "x4/x3.X" "vdd_sw[2]" 0.249833
cap "x4/VDD_SW[7]" "x4/x19.VPWR" 12.1143
cap "x4/x19.VPWR" "vss_sw[5]" 29.1206
cap "x4/x19.VPWR" "VSS" 65.2589
cap "vss_sw[2]" "x4/x8.VGND" 0.16246
cap "vss_sw[2]" "x4/m1_95_1942#" 0.00326788
cap "x4/VDD_SW[7]" "x4/ready" 0.00694589
cap "x4/x19.VPWR" "x4/check[6]" -0.432256
cap "vdd_sw[5]" "x4/x8.VGND" 0.0817611
cap "vss_sw[4]" "x4/check[6]" -0.0337104
cap "x4/x3.X" "vss_sw[2]" 0.507293
cap "x4/D[7]" "x4/check[6]" -3.5119
cap "x4/x8.A1" "vss_sw[3]" 0.257223
cap "x4/m1_95_2154#" "vdd_sw[3]" 3.73096e-05
cap "x4/ready" "x4/check[6]" -7.10543e-15
cap "x4/x3.X" "vdd_sw[5]" 0.513403
cap "x4/m1_95_2154#" "vdd_sw[4]" 0.0013578
cap "x4/x19.VPWR" "vdd_sw[6]" 11.7786
cap "x4/a_939_2457#" "vss_sw[3]" 0.536047
cap "x4/x19.VPWR" "vdd_sw[1]" 4.27114
cap "vdd_sw[6]" "x4/ready" 0.0030213
cap "x4/x2.X" "vss_sw[3]" 0.00309826
cap "x4/a_305_2457#" "vss_sw[3]" 0.883049
cap "vss_sw[5]" "x4/check[6]" 2.03592
cap "vss_sw[4]" "x4/x8.VGND" 0.164421
cap "x4/a_939_2457#" "vdd_sw[2]" 0.199664
cap "vss_sw[2]" "x4/x8.A1" 0.00381948
cap "x4/x3.X" "vss_sw[4]" 0.66179
cap "x4/m1_95_1942#" "vss_sw[1]" 0.0014833
cap "vss_sw[1]" "x4/x8.VGND" 0.116735
cap "x4/x2.X" "vdd_sw[2]" 0.00130176
cap "vdd_sw[5]" "x4/x8.A1" 0.00129683
cap "x4/x3.X" "vss_sw[1]" 0.518732
cap "x4/a_939_2457#" "vss_sw[2]" 0.427221
cap "x4/VDD_SW[7]" "x4/m1_95_1942#" 0.00270511
cap "x4/VDD_SW[7]" "x4/x8.VGND" 0.131818
cap "vss_sw[5]" "x4/x8.VGND" 0.193072
cap "x4/a_939_2457#" "vdd_sw[5]" 0.287512
cap "x4/x19.VPWR" "x4/VSS_SW[6]" 475.196
cap "VSS" "x4/x8.VGND" 0.000146408
cap "x4/x2.X" "vss_sw[2]" 0.00544087
cap "x4/a_305_2457#" "vss_sw[2]" 0.727987
cap "x4/VDD_SW[7]" "x4/x3.X" 0.298853
cap "x4/x3.X" "vss_sw[5]" 0.86948
cap "x4/m1_95_2154#" "vss_sw[3]" 0.00254562
cap "x4/x2.X" "vdd_sw[5]" 0.00172803
cap "x4/x3.X" "VSS" 0.397132
cap "vdd_sw[6]" "x4/x8.VGND" 0.0914632
cap "vdd_sw[1]" "x4/x8.VGND" 0.0511068
cap "vss_sw[1]" "x4/x8.A1" 0.00172051
cap "vdd_sw[6]" "x4/x3.X" 0.242083
cap "x4/a_939_2457#" "vss_sw[4]" 0.68532
cap "x4/x3.X" "vdd_sw[1]" 0.153996
cap "x4/VSS_SW[6]" "x4/check[6]" 30.4015
cap "x4/a_305_2457#" "vss_sw[4]" 0.33904
cap "x4/a_939_2457#" "x4/ready" 0.0256471
cap "x4/m1_95_2154#" "vss_sw[2]" 0.0045233
cap "x4/VDD_SW[7]" "x4/x8.A1" 0.00311609
cap "x4/a_939_2457#" "vss_sw[1]" 0.348502
cap "x4/x2.X" "vss_sw[1]" 0.00240352
cap "x4/m1_95_2154#" "vdd_sw[5]" 0.00148932
cap "x4/a_305_2457#" "vss_sw[1]" 0.421447
cap "x4/x19.VPWR" "x4/reset" 0.67878
cap "x4/VDD_SW[7]" "x4/a_939_2457#" 0.288534
cap "x4/a_939_2457#" "vss_sw[5]" 0.898755
cap "x4/a_939_2457#" "VSS" 0.766757
cap "x4/x19.VPWR" "vdd_sw[3]" 7.92226
cap "x4/VDD_SW[7]" "x4/x2.X" 0.00427774
cap "x4/x19.VPWR" "vdd_sw[4]" 6.37022
cap "x4/a_305_2457#" "vss_sw[5]" 0.444874
cap "vdd_sw[6]" "x4/x8.A1" 0.00141754
cap "x4/ready" "vdd_sw[3]" 0.00209455
cap "x4/a_305_2457#" "VSS" 0.256235
cap "x4/a_939_2457#" "x4/check[6]" 0.248832
cap "x4/VSS_SW[6]" "x4/x8.VGND" 0.229369
cap "x4/ready" "vdd_sw[4]" 0.00470158
cap "x4/x3.X" "x4/VSS_SW[6]" 1.15877
cap "x4/a_939_2457#" "vdd_sw[6]" 0.242611
cap "x4/check[6]" "x4/VSS_SW[7]" -3.64837
cap "x4/a_939_2457#" "vdd_sw[1]" 0.121134
cap "x4/x2.X" "vdd_sw[6]" 0.0019156
cap "x4/m1_95_2154#" "vss_sw[1]" 0.00201944
cap "VSS" "x4/a_939_2457#" 0.142677
cap "vss_sw[3]" "x4/x27.VPWR" 8.33
cap "x4/x2.X" "x4/ready" 7.32735
cap "vss_sw[4]" "x4/VSS_SW[6]" 26.5589
cap "x4/x27.VPWR" "vdd_sw[5]" 3.07408
cap "x4/check[6]" "x4/x27.VPWR" 1.69278
cap "x4/check[5]" "x4/VSS_SW[6]" -9.5255
cap "x4/x27.VGND" "x4/ready" 1.13687e-13
cap "x4/a_939_2457#" "x4/VSS_SW[6]" 2.03566
cap "x4/x2.X" "x4/D[7]" 0.00789833
cap "vdd_sw[1]" "x4/x2.X" 0.0124082
cap "x4/x27.VGND" "x4/D[7]" 0.0574013
cap "x4/VDD_SW[7]" "x4/VSS_SW[6]" 29.3491
cap "x4/VSS_SW[6]" "vss_sw[5]" 26.5589
cap "vss_sw[2]" "x4/VSS_SW[6]" 1.40393
cap "VSS" "x4/x27.VPWR" 5.93543
cap "x4/D[7]" "x4/ready" -0.927909
cap "vss_sw[4]" "x4/a_939_2457#" 1.16452
cap "x4/VDD_SW[7]" "x4/x9.A1" 0.00338043
cap "vss_sw[1]" "x4/VSS_SW[6]" 0.628224
cap "x4/VSS_SW[6]" "vdd_sw[4]" 0.10008
cap "x4/x2.X" "vss_sw[3]" 0.0467752
cap "vss_sw[4]" "x4/VDD_SW[7]" 22.3358
cap "x4/x27.VPWR" "x4/VSS_SW[6]" 245.975
cap "x4/x2.X" "vdd_sw[5]" 0.0201528
cap "x4/x2.X" "x4/check[6]" 0.00862242
cap "x4/a_939_2457#" "x4/VDD_SW[7]" 0.314837
cap "x4/a_939_2457#" "vss_sw[5]" 1.5257
cap "vss_sw[2]" "x4/a_939_2457#" 0.727286
cap "x4/m1_95_1942#" "x4/VSS_SW[6]" 0.00550578
cap "x4/VDD_SW[7]" "vss_sw[5]" 25.259
cap "x4/a_939_2457#" "vdd_sw[4]" 0.304955
cap "vss_sw[4]" "x4/x27.VPWR" 9.85176
cap "vss_sw[1]" "x4/a_939_2457#" 0.593737
cap "x4/x27.VPWR" "x4/check[5]" -1.73844
cap "x4/a_939_2457#" "x4/x27.VPWR" 4.92924
cap "x4/check[6]" "x4/D[7]" -3.5119
cap "x4/m1_95_2154#" "x4/VSS_SW[6]" 0.00832803
cap "x4/x27.VPWR" "x4/VDD_SW[7]" 11.1664
cap "x4/x2.X" "x4/VSS_SW[6]" 0.14094
cap "x4/x27.VPWR" "vss_sw[5]" 154.207
cap "vss_sw[2]" "x4/x27.VPWR" 6.63983
cap "x4/VDD_SW[6]" "x4/VSS_SW[6]" 0.206714
cap "x4/x27.VGND" "x4/VSS_SW[6]" 0.121054
cap "vdd_sw[2]" "x4/VSS_SW[6]" 0.0583835
cap "vdd_sw[3]" "x4/VSS_SW[6]" 0.0750968
cap "x4/x27.VPWR" "vdd_sw[4]" 2.63349
cap "vss_sw[1]" "x4/x27.VPWR" 5.33994
cap "x4/VDD_SW[7]" "x4/m1_95_1942#" 0.00293432
cap "x4/ready" "x4/VSS_SW[6]" 15.0299
cap "vss_sw[4]" "x4/x2.X" 0.0581484
cap "x4/x2.X" "x4/check[5]" -3.24558
cap "vdd_sw[1]" "x4/VSS_SW[6]" 0.0468096
cap "x4/D[7]" "x4/VSS_SW[6]" 29.7757
cap "x4/VDD_SW[6]" "x4/a_939_2457#" 0.413868
cap "x4/VDD_SW[7]" "x4/m1_95_2154#" 0.00393648
cap "vdd_sw[2]" "x4/a_939_2457#" 0.233422
cap "vdd_sw[3]" "x4/a_939_2457#" 0.265629
cap "x4/x2.X" "x4/VDD_SW[7]" 0.137178
cap "x4/a_2468_1467#" "x4/VSS_SW[6]" 0.00413823
cap "x4/x2.X" "vss_sw[5]" 0.0744693
cap "x4/x2.X" "vss_sw[2]" 0.038323
cap "x4/x27.VGND" "x4/VDD_SW[7]" 0.248878
cap "x4/a_939_2457#" "x4/ready" 0.120635
cap "vss_sw[4]" "x4/D[7]" 2.70794
cap "x4/x2.X" "vdd_sw[4]" 0.0176657
cap "vss_sw[1]" "x4/x2.X" 0.0320431
cap "vss_sw[3]" "x4/VSS_SW[6]" 5.56523
cap "x4/VDD_SW[7]" "x4/ready" -0.161542
cap "vdd_sw[1]" "x4/a_939_2457#" 0.207071
cap "x4/D[7]" "x4/a_939_2457#" 0.287254
cap "x4/x2.X" "x4/x27.VPWR" -3.38732
cap "x4/VSS_SW[6]" "vdd_sw[5]" 0.139027
cap "x4/check[6]" "x4/VSS_SW[6]" 0.0373152
cap "x4/VDD_SW[6]" "x4/x27.VPWR" 3.63974
cap "vdd_sw[2]" "x4/x27.VPWR" 1.98204
cap "x4/D[7]" "x4/VDD_SW[7]" -0.911458
cap "x4/D[7]" "vss_sw[5]" 25.5911
cap "vdd_sw[3]" "x4/x27.VPWR" 2.27432
cap "x4/x27.VPWR" "x4/ready" 5.00537
cap "vss_sw[3]" "x4/a_939_2457#" 0.911741
cap "x4/a_939_2457#" "vdd_sw[5]" 0.352863
cap "x4/D[7]" "x4/x27.VPWR" 6.20636
cap "vdd_sw[1]" "x4/x27.VPWR" 1.74435
cap "x4/check[6]" "x4/a_939_2457#" 0.140501
cap "vss_sw[3]" "x4/VDD_SW[7]" 1.74037
cap "x4/VDD_SW[6]" "x4/x2.X" 0.0232521
cap "vdd_sw[2]" "x4/x2.X" 0.0138497
cap "x4/x2.X" "vdd_sw[3]" 0.0155843
cap "x4/VSS_SW[6]" "x4/x9.A1" 0.00669984
cap "x4/ready" "x4/VSS_SW[6]" 15.0128
cap "x4/ready" "x4/a_2585_627#" 0.00107335
cap "x4/check[5]" "x4/x2.X" -3.99988
cap "x4/check[5]" "x4/x10.A1" 0.000373204
cap "x4/a_5323_2457#" "x4/ready" 1.66533e-16
cap "x4/x30.VPB" "vss_sw[3]" 1.69218
cap "x4/check[5]" "x4/VSS_SW[5]" 31.1678
cap "x4/check[5]" "x4/ready" 57.4242
cap "x4/ready" "vss_sw[1]" 0.0603535
cap "x4/check[5]" "x4/a_4413_2457#" 0.00601612
cap "vss_sw[1]" "x4/a_4413_2457#" 0.0454096
cap "x4/x30.VPB" "vss_sw[2]" 1.2927
cap "x4/x30.VPB" "x4/VSS_SW[5]" 278.976
cap "x4/check[5]" "x4/x30.VNB" 0.00206985
cap "x4/x30.VPB" "x4/ready" 126.466
cap "x4/x30.VPB" "x4/a_4413_2457#" 0.480824
cap "x4/ready" "vdd_sw[2]" 0.0236501
cap "vdd_sw[2]" "x4/a_4413_2457#" 0.0170154
cap "x4/ready" "x4/a_939_2457#" 0.805771
cap "m1_10126_2568#" "x4/ready" 0.0142135
cap "m1_10126_2568#" "x4/a_4413_2457#" 0.0100579
cap "x4/D[6]" "vss_sw[3]" 0.639511
cap "x4/ready" "x4/m1_95_1942#" 0.0194977
cap "x4/ready" "x4/VDD_SW[6]" 0.0420187
cap "x4/ready" "x4/D[7]" -0.908656
cap "x4/VDD_SW[6]" "x4/a_4413_2457#" 0.031029
cap "x4/D[7]" "x4/a_4413_2457#" 0.00912258
cap "x4/ready" "vdd_sw[1]" 0.0209713
cap "x4/ready" "vdd_sw[3]" 0.0269258
cap "vdd_sw[1]" "x4/a_4413_2457#" 0.0150155
cap "vdd_sw[3]" "x4/a_4413_2457#" 0.0194779
cap "x4/D[6]" "x4/VSS_SW[5]" 30.7571
cap "x4/x30.VPB" "vdd_sw[4]" 0.449634
cap "x4/D[6]" "x4/ready" 0.0115469
cap "x4/D[6]" "x4/a_4413_2457#" 0.00789366
cap "x4/check[5]" "x4/VSS_SW[6]" -9.57262
cap "x4/ready" "vss_sw[4]" -0.632621
cap "vss_sw[4]" "x4/a_4413_2457#" 0.092576
cap "x4/ready" "vdd_sw[5]" 0.0358049
cap "vdd_sw[5]" "x4/a_4413_2457#" 0.0262365
cap "x4/check[5]" "x4/x30.VPB" 6.80334
cap "x4/x30.VPB" "vss_sw[1]" 1.00504
cap "x4/check[5]" "x4/a_939_2457#" -0.281479
cap "x4/check[5]" "x4/m1_95_1942#" 0.000315388
cap "x4/x30.VPB" "vdd_sw[2]" 0.328211
cap "x4/ready" "x4/m1_95_2154#" 0.0479616
cap "m1_10126_2568#" "x4/x30.VPB" 0.184468
cap "x4/x30.VPB" "x4/VDD_SW[6]" 0.647713
cap "x4/x30.VPB" "x4/D[7]" 0.165691
cap "x4/D[6]" "x4/check[5]" -2.5
cap "x4/x30.VPB" "vdd_sw[1]" 0.285435
cap "x4/x30.VPB" "vdd_sw[3]" 0.381958
cap "x4/x2.X" "x4/ready" 10.6693
cap "x4/ready" "vss_sw[3]" 0.0927978
cap "x4/x10.A1" "x4/ready" 0.0291192
cap "vss_sw[3]" "x4/a_4413_2457#" 0.0714797
cap "x4/D[6]" "x4/x30.VPB" 19.5196
cap "x4/check[5]" "vss_sw[4]" 20.6046
cap "x4/ready" "vss_sw[2]" 0.0739755
cap "x4/ready" "x4/VSS_SW[5]" -7.16787
cap "vss_sw[2]" "x4/a_4413_2457#" 0.056276
cap "x4/VSS_SW[5]" "x4/a_4413_2457#" 0.123022
cap "x4/ready" "x4/a_4413_2457#" 0.114265
cap "x4/x30.VPB" "vss_sw[4]" 1.17077
cap "x4/D[6]" "x4/VDD_SW[6]" -0.520833
cap "x4/ready" "x4/x30.VNB" 1.46364
cap "x4/ready" "x4/VDD_SW[7]" -0.157216
cap "x4/ready" "vdd_sw[4]" 0.0309275
cap "vdd_sw[4]" "x4/a_4413_2457#" 0.0225097
cap "x4/D[6]" "vss_sw[4]" 22.2715
cap "x4/x30.VPB" "vdd_sw[5]" 0.534919
cap "x4/check[5]" "x4/m1_95_2154#" 0.000448481
cap "x4/x22.A" "x4/x30.VPB" 0.000350932
cap "x4/VSS_SW[5]" "vdd_sw[3]" 0.0750968
cap "x4/VSS_SW[5]" "x4/x30.A" 0.195965
cap "vss_sw[1]" "x4/x27.A" 0.0590803
cap "x4/VSS_SW[4]" "x4/a_5323_2457#" 0.433954
cap "x4/x27.A" "vdd_sw[1]" 0.0205716
cap "x4/x27.A" "vss_sw[2]" 0.0723935
cap "x4/D[5]" "x4/x30.VPB" 0.296385
cap "vss_sw[1]" "x4/x30.VPB" 9.43587
cap "vdd_sw[3]" "x4/x30.A" 0.148676
cap "x4/VSS_SW[5]" "vdd_sw[4]" 0.10008
cap "x4/VDD_SW[6]" "x4/m1_95_2154#" 0.00355529
cap "vdd_sw[1]" "x4/x30.VPB" 3.44617
cap "x4/x27.A" "vss_sw[3]" 0.0907879
cap "vss_sw[2]" "x4/x30.VPB" 11.3979
cap "x4/VSS_SW[5]" "x4/VSS_SW[4]" 26.0629
cap "vss_sw[3]" "x4/x30.VPB" 13.9473
cap "x4/x27.A" "vdd_sw[2]" 0.0231933
cap "vdd_sw[4]" "x4/x30.A" 0.170889
cap "x4/VSS_SW[5]" "x4/x30.VNB" 0.563989
cap "x4/VSS_SW[4]" "x4/x30.A" 0.66179
cap "m1_10529_2637#" "x4/x27.A" 0.0126978
cap "vdd_sw[2]" "x4/x30.VPB" 3.88146
cap "x4/VSS_SW[5]" "x4/a_4689_2457#" 0.58088
cap "m1_10529_2637#" "x4/x30.VPB" 2.08677
cap "vdd_sw[3]" "x4/a_4689_2457#" 0.0946586
cap "x4/a_5323_2457#" "x4/check[5]" 0.0240645
cap "x4/VSS_SW[5]" "x3/a_2979_2366#" 0.00836123
cap "x4/VSS_SW[5]" "x4/VDD_SW[6]" 30.3458
cap "x3/a_2061_2340#" "x4/VDD_SW[6]" 0.0149151
cap "vdd_sw[4]" "x4/a_4689_2457#" 0.108892
cap "x4/VSS_SW[5]" "x4/check[5]" 0.0316536
cap "x4/VSS_SW[4]" "x4/a_4689_2457#" 0.425809
cap "x4/x30.A" "x4/check[5]" 0.0360967
cap "x3/a_2060_2640#" "x4/VDD_SW[6]" 0.0147048
cap "x4/VSS_SW[4]" "x4/VDD_SW[6]" 22.2422
cap "x3/check[6]" "x4/a_5323_2457#" 0.0510319
cap "x4/x30.VNB" "x4/VDD_SW[6]" 0.220954
cap "x4/a_5323_2457#" "x4/VDD_SW[5]" 0.129308
cap "x4/VSS_SW[5]" "x4/x27.A" 0.152046
cap "x3/check[6]" "x4/VSS_SW[5]" 0.0254017
cap "x4/VSS_SW[5]" "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.00899754
cap "x3/a_2777_2732#" "x4/VDD_SW[6]" 0.00171649
cap "x4/VDD_SW[6]" "x4/a_4689_2457#" 0.11883
cap "x4/VSS_SW[5]" "x3/x51.D" 0.0323514
cap "x4/VSS_SW[5]" "x4/x30.VPB" 75.4063
cap "vdd_sw[3]" "x4/x27.A" 0.0263983
cap "x4/a_5323_2457#" "x4/D[6]" 0.024534
cap "x4/VSS_SW[5]" "x4/VDD_SW[5]" 0.139027
cap "x3/check[6]" "x4/x30.A" 0.0783098
cap "vdd_sw[3]" "x4/x30.VPB" 4.40688
cap "x4/a_4689_2457#" "x4/check[5]" 0.0240645
cap "x4/x30.A" "x4/VDD_SW[5]" 0.197997
cap "vdd_sw[4]" "x4/x27.A" 0.0303127
cap "x4/VSS_SW[5]" "x4/D[6]" 0.0556582
cap "x4/VSS_SW[4]" "x4/x27.A" 0.116005
cap "vdd_sw[4]" "x4/x30.VPB" 5.03873
cap "x4/VSS_SW[5]" "x4/check[4]" 0.0433497
cap "vss_sw[1]" "x4/a_5323_2457#" 0.219085
cap "x4/VSS_SW[4]" "x4/x30.VPB" 195.248
cap "x4/x30.A" "x4/D[6]" 0.0438155
cap "x4/a_5323_2457#" "vdd_sw[1]" 0.0754341
cap "x4/VSS_SW[5]" "x4/x22.A" -0.813517
cap "x4/a_5323_2457#" "vss_sw[2]" 0.26915
cap "x3/check[6]" "x4/a_4689_2457#" 0.0497104
cap "x4/a_5323_2457#" "vss_sw[3]" 0.33854
cap "vss_sw[1]" "x4/VSS_SW[5]" 0.628224
cap "x4/a_4689_2457#" "x4/x30.VPB" 3.02294
cap "x4/VSS_SW[5]" "vdd_sw[1]" 0.0468096
cap "x4/a_4689_2457#" "x4/VDD_SW[5]" 0.126281
cap "x4/VDD_SW[6]" "x4/x27.A" 0.234287
cap "x4/a_5323_2457#" "vdd_sw[2]" 0.0851376
cap "x4/VSS_SW[5]" "vss_sw[2]" 1.40393
cap "x4/VDD_SW[6]" "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.00415683
cap "vss_sw[1]" "x4/x30.A" 0.334904
cap "x4/VSS_SW[5]" "vss_sw[3]" 5.56523
cap "x4/VDD_SW[6]" "x4/x30.VPB" 15.5186
cap "x4/x30.A" "vdd_sw[1]" 0.115672
cap "m1_10529_2637#" "x4/a_5323_2457#" 0.0464115
cap "x4/VSS_SW[5]" "x4/x30.X" 0.00586213
cap "x3/x54.VPWR" "x4/VDD_SW[6]" 0.0171141
cap "x4/x27.A" "x4/check[5]" 0.00601612
cap "x4/a_4689_2457#" "x4/D[6]" 0.0243701
cap "x4/x30.A" "vss_sw[2]" 0.411145
cap "x4/VSS_SW[5]" "vdd_sw[2]" 0.0583835
cap "x4/x30.A" "vss_sw[3]" 0.516727
cap "x4/x30.VPB" "x4/check[5]" 2.19124
cap "x4/VSS_SW[5]" "m1_10529_2637#" 0.0218701
cap "x4/VDD_SW[6]" "x4/D[6]" -0.520833
cap "x4/x30.A" "vdd_sw[2]" 0.130512
cap "x4/check[4]" "x4/VDD_SW[6]" -0.121951
cap "m1_10529_2637#" "x4/x30.A" 0.0712335
cap "x4/VDD_SW[6]" "x4/x22.A" 1.24466e-16
cap "vss_sw[1]" "x4/a_4689_2457#" 0.214378
cap "x3/check[6]" "x4/x27.A" 0.0139524
cap "x4/a_4689_2457#" "vdd_sw[1]" 0.0735435
cap "x4/VSS_SW[5]" "x4/m1_95_2154#" 0.00718032
cap "x4/a_4689_2457#" "vss_sw[2]" 0.263586
cap "x4/VSS_SW[5]" "x4/m1_95_1942#" 0.00487586
cap "x4/x27.A" "x4/x30.VPB" 0.567113
cap "x4/x27.A" "x4/VDD_SW[5]" 0.0350826
cap "x3/check[6]" "x4/x30.VPB" 2.33067
cap "x4/a_4689_2457#" "vss_sw[3]" 0.331852
cap "x4/VDD_SW[5]" "x4/x30.VPB" 5.79494
cap "x4/VDD_SW[6]" "x3/a_2777_2366#" 0.00813755
cap "x4/a_4689_2457#" "vdd_sw[2]" 0.083033
cap "x4/VDD_SW[6]" "vss_sw[3]" 1.65815
cap "x4/x27.A" "x4/D[6]" 0.00674544
cap "x4/VDD_SW[6]" "x4/x30.X" 0.00307538
cap "m1_10529_2637#" "x4/a_4689_2457#" 0.0451993
cap "x4/D[6]" "x4/x30.VPB" 2.37382
cap "x4/a_5323_2457#" "vdd_sw[3]" 0.0970192
cap "x4/VDD_SW[6]" "x3/a_2533_2550#" 0.0281213
cap "x4/check[4]" "x4/x30.VPB" 0.491485
cap "vdd_sw[4]" "x4/a_5323_2457#" 0.111557
cap "x4/VDD_SW[5]" "x3/a_5169_2732#" 0.00598008
cap "x4/x30.X" "x4/VDD_SW[5]" 0.0869429
cap "x4/VSS_SW[4]" "x4/check[4]" 28.612
cap "vss_sw[1]" "x4/a_5323_2457#" 0.723154
cap "x4/VSS_SW[4]" "vdd_sw[3]" 0.0750968
cap "x4/m1_95_2154#" "x4/VSS_SW[4]" 0.00627775
cap "x4/VDD_SW[5]" "vss_sw[3]" 1.65815
cap "x4/a_5323_2457#" "x4/D[5]" 0.333175
cap "x4/x30.VPB" "x4/check[4]" 5.95371
cap "vdd_sw[4]" "x4/VSS_SW[4]" 0.10008
cap "x4/x30.X" "vdd_sw[1]" 0.00350817
cap "x3/x54.SET_B" "x4/VSS_SW[4]" 0.340069
cap "vdd_sw[3]" "x4/x30.VPB" 5.1397
cap "x4/VSS_SW[4]" "x4/check[3]" -0.888306
cap "x4/x30.VNB" "x4/VSS_SW[4]" 0.435523
cap "x4/VSS_SW[4]" "vss_sw[2]" 1.40393
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" "x4/VDD_SW[5]" 0.00374952
cap "vdd_sw[4]" "x4/x30.VPB" 5.8205
cap "x4/x30.X" "vdd_sw[2]" 0.00391888
cap "x4/x30.X" "x4/VSS_SW[4]" 0.0305908
cap "x4/x30.VPB" "vss_sw[2]" 11.8294
cap "x4/VSS_SW[4]" "x3/a_5371_2366#" 0.0112421
cap "x4/VSS_SW[4]" "x3/D[6]" 0.0194533
cap "x4/VSS_SW[4]" "vss_sw[3]" 4.85112
cap "x4/x30.X" "m1_10529_2637#" 0.00111383
cap "x4/x30.VPB" "x3/D[6]" 2.348
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" "x4/VSS_SW[4]" 0.0077466
cap "x4/x30.VPB" "vss_sw[3]" 29.0201
cap "x4/x30.X" "x3/check[6]" 0.44735
cap "x4/check[4]" "x4/a_5323_2457#" 0.29628
cap "x4/VDD_SW[5]" "x3/a_4452_2640#" 0.0162504
cap "x4/VSS_SW[4]" "x4/VDD_SW[5]" 28.0162
cap "vdd_sw[3]" "x4/a_5323_2457#" 0.324105
cap "vdd_sw[4]" "x4/a_5323_2457#" 0.371987
cap "x4/x30.VPB" "x4/VDD_SW[5]" 8.3248
cap "vss_sw[2]" "x4/a_5323_2457#" 0.885357
cap "x4/VSS_SW[4]" "vdd_sw[1]" 0.0468096
cap "x4/VSS_SW[4]" "x3/x54.D" 0.0212708
cap "x4/check[4]" "x4/D[5]" -1.30641
cap "x4/VSS_SW[4]" "vdd_sw[2]" 0.0583835
cap "x4/x30.VPB" "vdd_sw[1]" 4.07761
cap "x3/D[6]" "x4/a_5323_2457#" 0.0758972
cap "vss_sw[3]" "x4/a_5323_2457#" 1.10925
cap "x4/x30.VPB" "vdd_sw[2]" 4.56291
cap "x3/a_5169_2366#" "x4/VDD_SW[5]" 0.00259702
cap "x4/VSS_SW[4]" "x4/x30.VPB" 224.826
cap "x4/VSS_SW[4]" "x4/m1_95_1942#" 0.00436173
cap "x4/x30.X" "vss_sw[1]" 0.00914136
cap "x4/VSS_SW[4]" "m1_10529_2637#" 0.0218701
cap "x4/VDD_SW[5]" "x3/x57.VPWR" 0.0268469
cap "x4/x30.VPB" "m1_10529_2637#" 2.52753
cap "x3/check[6]" "x4/VSS_SW[4]" 0.0254017
cap "x4/VDD_SW[5]" "x4/a_5323_2457#" 0.430296
cap "vss_sw[3]" "x4/D[5]" 1.41441
cap "x4/VDD_SW[6]" "x4/check[4]" -0.121951
cap "x3/check[6]" "x4/x30.VPB" 3.01886
cap "x4/VSS_SW[5]" "x4/check[4]" 0.00634847
cap "vdd_sw[1]" "x4/a_5323_2457#" 0.252771
cap "x4/VSS_SW[4]" "m1_12518_2904#" 0.0196896
cap "vdd_sw[2]" "x4/a_5323_2457#" 0.284877
cap "x4/VSS_SW[4]" "x4/a_5323_2457#" 1.41589
cap "x4/VDD_SW[5]" "x4/D[5]" -1.03896
cap "x4/x30.VPB" "m1_12518_2904#" 2.75948
cap "m1_10529_2637#" "x4/a_5323_2457#" 0.156206
cap "x4/x30.X" "vdd_sw[3]" 0.00441377
cap "vss_sw[1]" "x4/VSS_SW[4]" 0.628224
cap "x4/check[4]" "vss_sw[3]" 0.789394
cap "vdd_sw[4]" "x4/x30.X" 0.00500852
cap "x3/check[6]" "x4/a_5323_2457#" 0.171596
cap "x4/VSS_SW[4]" "x4/D[5]" 28.4225
cap "vss_sw[1]" "x4/x30.VPB" 10.0342
cap "x4/x30.X" "vss_sw[2]" 0.0109586
cap "x3/a_4925_2550#" "x4/VDD_SW[5]" 0.025029
cap "x4/VDD_SW[5]" "x3/a_4453_2340#" 0.0196014
cap "x4/x30.VPB" "x4/D[5]" 6.222
cap "x4/x30.X" "x3/D[6]" 0.000337471
cap "x4/x30.X" "vss_sw[3]" 0.0134148
cap "m1_12518_2904#" "x4/a_5323_2457#" 0.0721934
cap "x4/m1_95_2154#" "x4/VDD_SW[5]" 0.00323123
cap "x3/x54.SET_B" "x4/VDD_SW[5]" 0.00403523
cap "x4/check[3]" "x4/VDD_SW[5]" -0.121803
cap "x4/x30.VNB" "x4/VDD_SW[5]" 0.188919
cap "x4/x30.VPWR" "vdd_sw[2]" 3.08815
cap "vss_sw[2]" "x4/x30.VPWR" 6.28709
cap "x4/x30.VPWR" "x3/check[0]" 2.00495
cap "x4/VDD_SW[5]" "x4/check[3]" -0.121803
cap "x4/VSS_SW[3]" "x4/check[3]" 0.553437
cap "m1_10529_2637#" "x4/x30.VPWR" 1.76537
cap "x4/x30.VPWR" "x3/check[5]" 1.92028
cap "vss_sw[1]" "x4/x30.VPWR" 5.73139
cap "x4/x30.VPWR" "m1_12922_2700#" 1.64882
cap "x4/VSS_SW[4]" "x4/check[3]" -0.903405
cap "x4/x30.VPWR" "x4/check[3]" 4.15724
cap "vdd_sw[3]" "x4/x30.VPWR" 3.42214
cap "vdd_sw[1]" "x4/x30.VPWR" 2.79655
cap "x4/D[4]" "x4/check[3]" -1.90476
cap "x4/x30.VPWR" "x4/VDD_SW[4]" 3.79823
cap "x4/D[5]" "x4/x30.VPWR" 1.80636
cap "x4/x30.VPWR" "x3/check[6]" 0.333164
cap "x4/VSS_SW[3]" "x4/x30.VPWR" 180.816
cap "x4/VDD" "x3/check[5]" 1.83569
cap "x4/VDD_SW[4]" "x3/x60.VPWR" 0.0312315
cap "x4/VSS_SW[3]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 108.128
cap "x4/VSS_SW[3]" "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.00672598
cap "x4/VSS_SW[3]" "x3/x57.SET_B" 0.365967
cap "x4/check[2]" "x4/VDD_SW[4]" -0.0761267
cap "m1_10529_2637#" "x4/VDD" 1.73295
cap "x4/VDD" "vdd_sw[3]" 3.42214
cap "x4/check[3]" "x4/VDD" 2.15892
cap "x4/VDD" "x3/check[0]" 1.97238
cap "x4/VSS_SW[3]" "x4/x15.VGND" 0.0380125
cap "x4/VDD" "m1_12922_2700#" 1.57861
cap "x3/a_6844_2640#" "x4/VDD_SW[4]" 0.0180791
cap "x4/m1_95_2154#" "x4/VDD_SW[4]" 0.0029457
cap "x4/D[4]" "x4/VDD_SW[4]" -0.911458
cap "x4/VDD" "x4/D[4]" 5.95713
cap "vss_sw[2]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 54.2014
cap "x4/VSS_SW[3]" "x4/x15.A1" 0.00461925
cap "x3/a_7561_2366#" "x4/VDD_SW[4]" 0.00327295
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/VDD_SW[4]" 0.0786968
cap "x4/VDD" "x3/D[0]" 0.47731
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" "x4/VDD_SW[4]" 0.00339451
cap "x4/VDD" "x3/D[5]" 1.38722
cap "x3/x57.SET_B" "x4/VDD_SW[4]" 0.00454988
cap "x4/VSS_SW[3]" "x4/VDD_SW[4]" 6.77006
cap "x4/x15.VGND" "x4/VDD_SW[4]" 0.0306335
cap "x4/VSS_SW[3]" "x4/VDD" 5.86124
cap "x4/VDD" "vdd_sw[2]" 3.08815
cap "x4/VDD" "vdd_sw[1]" 2.79655
cap "x4/check[3]" "x4/D[4]" -1.90476
cap "x4/VSS_SW[3]" "x4/m1_95_1942#" 0.00391891
cap "x3/a_7317_2550#" "x4/VDD_SW[4]" 0.0312881
cap "x4/VSS_SW[3]" "x4/check[2]" -0.0279104
cap "x3/a_7763_2366#" "x4/VSS_SW[3]" 0.00829733
cap "x4/VDD_SW[4]" "x3/a_7561_2732#" 0.00555193
cap "vss_sw[2]" "x4/VDD" 6.59824
cap "x4/VDD" "x4/VDD_SW[4]" 4.89521
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/D[4]" 0.0446228
cap "x4/VDD" "vss_sw[1]" 5.55413
cap "x3/check[1]" "x4/VDD" 0.0212229
cap "x4/VSS_SW[3]" "x3/a_6844_2640#" 0.000149518
cap "x4/VSS_SW[3]" "x4/m1_95_2154#" 0.00552526
cap "x4/VDD_SW[4]" "x3/a_6845_2340#" 0.0214866
cap "x4/VSS_SW[3]" "x4/D[4]" 5.34814
cap "x4/VDD" "x4/D[3]" 4.67661
cap "x4/VDD" "m1_10529_2637#" 1.70772
cap "x4/check[2]" "x4/VDD_SW[4]" -0.0761267
cap "m1_16434_2561#" "x4/VDD" 1.862
cap "x4/VSS_SW[3]" "x4/check[2]" -0.0347464
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/VSS_SW[2]" 144.262
cap "x4/check[2]" "x4/VDD" 5.10487
cap "x4/VSS_SW[2]" "x4/D[3]" 2.58314
cap "x4/VDD_SW[3]" "x4/D[3]" -0.454545
cap "x4/check[3]" "x4/VDD" 2.0381
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/D[3]" 0.32214
cap "m1_12922_2700#" "x4/VDD" 1.59915
cap "m1_15309_2824#" "x4/VDD" 1.3577
cap "vss_sw[1]" "x4/VDD" 5.55413
cap "vdd_sw[2]" "x4/VDD" 2.99264
cap "vdd_sw[1]" "x4/VDD" 2.71006
cap "x4/VDD" "x3/D[0]" 0.497384
cap "x4/VDD" "x3/check[1]" 3.04132
cap "x4/check[2]" "x4/VSS_SW[2]" 2.58314
cap "x4/VDD_SW[3]" "x4/VDD" 3.3163
cap "x4/D[4]" "x4/VDD" 1.46987
cap "x4/check[2]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 0.32214
cap "x4/VDD" "x4/VSS_SW[2]" 7.3576
cap "x4/check[2]" "x4/D[3]" -3.69928
cap "x3/a_9709_2550#" "x4/VDD_SW[3]" 0.0348554
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/VSS_SW[2]" 48.7117
cap "x4/VSS_SW[2]" "x3/x60.D" 0.00254783
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/VSS_SW[1]" 82.7661
cap "x4/D[3]" "x4/VDD_SW[3]" -0.454545
cap "x4/VSS_SW[2]" "x4/VDD_SW[3]" 2.22135
cap "m1_18599_3018#" "x4/VDD" 0.466932
cap "x4/check[1]" "x4/VDD_SW[3]" -0.0305064
cap "x4/VDD" "x3/check[3]" 2.22569
cap "x4/x18.VGND" "x4/VDD_SW[3]" 0.0217838
cap "x3/a_9236_2640#" "x4/VDD_SW[3]" 0.0201649
cap "m1_16434_2561#" "x4/VDD" 2.03338
cap "x3/x60.SET_B" "x4/VSS_SW[2]" 0.399368
cap "x4/VDD" "x4/VDD_SW[3]" 4.00579
cap "x4/VDD" "x4/VDD_SW[2]" 3.18366
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" "x4/VSS_SW[2]" 0.00590504
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" "x4/VDD_SW[3]" 0.0105213
cap "x4/m1_95_2154#" "x4/VSS_SW[2]" 0.0049084
cap "m1_15309_2824#" "x4/VDD" 1.3577
cap "x3/a_9953_2366#" "x4/VDD_SW[3]" 0.00363524
cap "x3/a_9237_2340#" "x4/VDD_SW[3]" 0.0235865
cap "x3/x63.VPWR" "x4/VDD_SW[3]" 0.0443799
cap "x4/VDD" "x4/check[2]" 1.24289
cap "x3/a_9953_2732#" "x4/VDD_SW[3]" 0.00604516
cap "x4/VDD" "x4/D[3]" 1.65765
cap "x3/a_9236_2640#" "x4/VSS_SW[2]" 0.00112539
cap "x4/x18.VGND" "x4/VSS_SW[2]" 0.0141862
cap "x3/a_10155_2366#" "x4/VSS_SW[2]" 0.00905808
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/VDD_SW[3]" 0.350885
cap "x4/check[1]" "x4/VSS_SW[2]" -0.087108
cap "x4/VDD" "vdd_sw[1]" 2.88305
cap "x4/VDD" "m1_12922_2700#" 1.59915
cap "x4/VSS_SW[2]" "x4/x17.A1" 0.00414411
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x4/VDD_SW[3]" 0.00213508
cap "x4/VDD" "x4/VSS_SW[2]" 3.88704
cap "x4/VDD" "x4/check[1]" 2.44247
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" "x4/VSS_SW[2]" 0.0216479
cap "x4/VDD" "x4/VSS_SW[1]" 6.5495
cap "x4/VDD" "m1_10529_2637#" 1.75451
cap "x4/VDD" "x3/D[4]" 1.46641
cap "x4/VDD" "x3/D[1]" 0.381551
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" "x4/VDD_SW[3]" 0.00309578
cap "x3/x60.SET_B" "x4/VDD_SW[3]" 0.00515007
cap "x4/m1_95_1942#" "x4/VSS_SW[2]" 0.00354522
cap "x4/m1_95_2154#" "x4/VDD_SW[3]" 0.000323957
cap "x4/VDD" "x3/check[4]" 0.386196
cap "x3/check[3]" "x4/x34.VPWR" 2.15892
cap "x3/a_11628_2640#" "x4/VSS_SW[1]" 0.00123478
cap "x3/x63.D" "x4/VSS_SW[1]" 0.144641
cap "x4/x34.VPWR" "m1_12922_2700#" 1.68606
cap "x4/m1_95_2154#" "x4/VSS_SW[1]" 0.00202263
cap "x3/a_12547_2366#" "x4/VSS_SW[1]" 0.00993992
cap "x4/VDD_SW[3]" "x4/check[1]" -0.0305064
cap "m1_15309_2824#" "x4/x34.VPWR" 1.43149
cap "x4/D[3]" "x4/x34.VPWR" 1.32238
cap "x4/x34.VPWR" "m1_17701_2756#" 1.54976
cap "x4/x34.VPWR" "x4/check[1]" 4.54238
cap "x4/x34.VPWR" "m1_10529_2637#" 1.80896
cap "x4/x18.A1" "x4/VSS_SW[1]" 0.00172301
cap "x4/VDD_SW[2]" "x4/x34.VPWR" 6.14721
cap "x4/x34.VPWR" "x4/D[2]" 5.11353
cap "x4/VDD_SW[2]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" 0.00951439
cap "x4/x34.VPWR" "x4/check[0]" 1.97238
cap "x4/VSS_SW[1]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" 0.00867985
cap "x4/x34.VPWR" "x4/VSS_SW[1]" 6.77766
cap "x4/VSS_SW[2]" "x4/check[1]" -0.087108
cap "x4/VDD_SW[2]" "x4/x18.VGND" 1.11022e-16
cap "x4/x18.VGND" "x4/VSS_SW[1]" 0.00541514
cap "x4/x34.VPWR" "m1_18599_3018#" 0.507534
cap "x4/D[2]" "x4/check[1]" -1.53664
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/check[1]" 0.513238
cap "x4/VSS_SW[1]" "x4/check[1]" 0.0675167
cap "x4/VDD_SW[2]" "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.00282404
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" "x4/VSS_SW[1]" 0.00240765
cap "x4/VSS_SW[1]" "x3/x63.SET_B" 0.00135127
cap "x4/VDD_SW[2]" "x4/D[2]" -0.520833
cap "x4/m1_95_1942#" "x4/VSS_SW[1]" 0.0014853
cap "x4/VDD_SW[2]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 0.537649
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/D[2]" 0.513238
cap "x4/D[2]" "x4/VSS_SW[1]" 1.68705
cap "x4/VDD_SW[2]" "x4/VSS_SW[1]" 1.42126
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/VSS_SW[1]" 124.25
cap "vdd_sw[1]" "x4/x34.VPWR" 2.71006
cap "x5/sar_logic[4]" "x4/x34.VPWR" 1.30668
cap "x4/m1_95_2154#" "x5/x1[2].VGND" 0.00707195
cap "x4/x34.VPWR" "x5/sar_logic[7]" 1.53071
cap "x4/x20.A1" "x5/x1[2].VGND" 0.00609841
cap "x4/x34.VPWR" "x4/VDD_SW[1]" 1.56391
cap "x5/x1[2].VGND" "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" 4.56327
cap "x4/x34.VPWR" "x4/VSS_SW[1]" 1.92239
cap "x5/x1[2].VGND" "x4/m1_95_1942#" 0.00529113
cap "x4/VSS_SW[1]" "x4/VDD_SW[2]" -0.452489
cap "x5/x1[2].VGND" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 3.6205
cap "x4/check[0]" "x5/x1[2].VGND" 0.990979
cap "x5/sar_logic[3]" "x4/x34.VPWR" 1.11497
cap "x4/VSS_SW[1]" "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.00280893
cap "x3/check[3]" "x4/x34.VPWR" 0.976779
cap "x5/x1[2].VGND" "x4/VSS_SW[1]" 1.75524
cap "x4/x34.VPWR" "x5/sar_logic[6]" 1.42108
cap "x4/m1_95_2154#" "x4/VSS_SW[1]" 0.00235973
cap "x4/x20.A1" "x4/VSS_SW[1]" 0.00201018
cap "x3/x63.D" "x4/VSS_SW[1]" 0.291054
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" "x4/VDD_SW[1]" 2.86518
cap "x4/x34.VPWR" "x5/x1[2].VGND" 182.256
cap "x4/VSS_SW[1]" "x5/sar_logic[2]" -0.0425894
cap "x4/VSS_SW[1]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" 0.0101265
cap "x5/x1[2].VGND" "x4/VDD_SW[2]" 0.358532
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/VDD_SW[1]" 25.5996
cap "x4/VSS_SW[1]" "x4/m1_95_1942#" 0.00173285
cap "x4/VSS_SW[1]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 5.6124
cap "x4/check[0]" "x4/VSS_SW[1]" -0.0868659
cap "x4/x34.VPWR" "x5/sar_logic[2]" 1.43303
cap "x4/x34.VPWR" "m1_18599_3018#" 0.415091
cap "x4/VSS_SW[1]" "x3/x63.SET_B" 0.382742
cap "x4/x34.VPWR" "x4/D[1]" -1.74244
cap "x5/x1[2].VGND" "x4/sky130_fd_sc_hd__dfbbn_1_0.SET_B" 0.00824574
cap "x4/x34.VPWR" "x5/sar_logic[5]" 1.20696
cap "x4/check[0]" "x4/x34.VPWR" -2.12234
cap "x5/a_13751_5147#" "x4/VDD_SW[1]" 0.606773
cap "x4/VDD_SW[1]" "x5/a_14625_5147#" 0.0512004
cap "x4/D[1]" "x4/VDD_SW[1]" -0.78329
cap "x5/a_14799_5121#" "x5/sar_logic[6]" 0.0501043
cap "x5/a_14262_5429#" "x5/sar_logic[6]" 0.151955
cap "x5/x1[2].VGND" "x5/sar_logic[4]" 0.391534
cap "x5/x1[2].VGND" "x5/x1[4].SET_B" -0.05052
cap "x5/sar_logic[6]" "x5/sar_logic[7]" -3.27724
cap "x5/x1[2].VGND" "x5/sar_logic[5]" 0.216457
cap "x5/x1[2].VGND" "x5/a_13563_5147#" -0.700334
cap "x5/a_14158_5147#" "x5/sar_logic[7]" 0.0698066
cap "x5/x1[2].VGND" "x4/VDD_SW[1]" 78.1243
cap "x4/D[1]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" 0.244743
cap "x5/a_13844_5513#" "x5/sar_logic[7]" 0.154751
cap "x4/D[1]" "x5/a_13397_5147#" 0.375437
cap "x4/D[1]" "x4/check[0]" -1.06888
cap "x5/x1[2].CLK" "x4/D[1]" 0.422731
cap "x5/x1[4].SET_B" "x5/sar_logic[7]" 0.635196
cap "x5/a_14018_5121#" "x5/sar_logic[7]" 0.0624419
cap "x5/sar_logic[7]" "x5/a_14312_5121#" 0.0434907
cap "x5/a_13844_5513#" "x5/sar_logic[6]" 0.524496
cap "x5/sar_logic[4]" "x5/sar_logic[6]" -1.58603
cap "x5/x1[4].SET_B" "x5/sar_logic[6]" 7.26203
cap "x5/a_13563_5147#" "x5/sar_logic[7]" 4.5312
cap "x5/a_14018_5121#" "x5/sar_logic[6]" 0.547703
cap "x5/x1[2].VGND" "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" 38.1289
cap "x4/VDD_SW[1]" "x5/sar_logic[7]" 1.90864
cap "x5/sar_logic[6]" "x5/a_14312_5121#" 0.189527
cap "x5/a_13928_5513#" "x5/sar_logic[6]" 0.171097
cap "x5/x1[2].VGND" "x5/a_13397_5147#" 0.323087
cap "x5/x1[2].VGND" "x4/check[0]" 45.6315
cap "x5/sar_logic[6]" "x5/sar_logic[5]" -0.0280971
cap "x5/x1[2].VGND" "x5/x1[2].CLK" -4.02436
cap "x5/a_13563_5147#" "x5/sar_logic[6]" 1.18956
cap "x4/VDD_SW[1]" "x5/sar_logic[6]" 0.533661
cap "x5/a_13952_5147#" "x5/sar_logic[7]" 0.0154606
cap "x5/a_14158_5147#" "x4/VDD_SW[1]" 0.403771
cap "x5/x1[2].VGND" "x4/x34.Q_N" -0.0537179
cap "x4/VSS_SW[1]" "x4/check[0]" -0.0868659
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" "x5/sar_logic[7]" 2.19495
cap "x5/x1[2].VGND" "x5/sar_logic[2]" -0.00205898
cap "x5/sar_logic[7]" "x5/a_13397_5147#" 5.05535
cap "x5/a_13844_5513#" "x4/VDD_SW[1]" 0.527528
cap "x5/x1[2].CLK" "x5/sar_logic[7]" 16.916
cap "x5/a_14018_5121#" "x4/VDD_SW[1]" 0.133618
cap "x5/x1[4].SET_B" "x4/VDD_SW[1]" 2.77007
cap "x5/a_14530_5147#" "x5/sar_logic[7]" 0.0205341
cap "x5/sar_logic[6]" "x5/a_13397_5147#" 15.0512
cap "x4/VDD_SW[1]" "x5/a_14312_5121#" 0.0365353
cap "x5/x1[2].CLK" "x5/sar_logic[6]" 8.39403
cap "x5/a_13563_5147#" "x4/VDD_SW[1]" 1.02829
cap "x5/x1[2].VGND" "x4/D[1]" 61.2762
cap "x5/a_14711_5513#" "x5/sar_logic[6]" 0.0411235
cap "x5/a_13751_5147#" "x5/sar_logic[7]" 0.267645
cap "x5/x1[2].CLK" "x5/x1[4].SET_B" -0.0492563
cap "x5/a_13952_5147#" "x4/VDD_SW[1]" 0.0669418
cap "x5/a_14625_5147#" "x5/sar_logic[7]" 0.00843154
cap "x4/D[1]" "x5/sar_logic[7]" -1.11022e-16
cap "x5/a_13751_5147#" "x5/sar_logic[6]" 0.471123
cap "x4/VDD_SW[1]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" 12.4581
cap "x4/VDD_SW[1]" "x5/a_13397_5147#" 4.55437
cap "x5/sar_logic[6]" "x5/a_14625_5147#" 0.0929096
cap "x5/x1[2].CLK" "x4/VDD_SW[1]" 39.9592
cap "x5/a_14734_5147#" "x5/sar_logic[7]" 0.00153656
cap "x5/a_14530_5147#" "x4/VDD_SW[1]" 0.102585
cap "x5/x1[2].VGND" "x5/sar_logic[7]" 4.0329
cap "x5/x1[2].VGND" "x5/sar_logic[6]" 3.29935
cap "x4/check[0]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" 0.244743
cap "x5/a_14483_5429#" "x5/sar_logic[6]" 0.217001
cap "x4/check[0]" "x5/a_13397_5147#" 0.163629
cap "x5/x1[2].VGND" "x5/sar_logic[3]" -0.00243874
cap "x5/x1[2].CLK" "x4/check[0]" 0.192628
cap "x5/a_14799_5121#" "x5/sar_logic[7]" 0.00341179
cap "x5/a_13397_5147#" "x5/x1[2].VGND" 0.0240259
cap "x5/x1[2].VGND" "x5/a_14262_5429#" -2.22045e-16
cap "x5/a_14312_5121#" "x5/sar_logic[6]" 0.0869022
cap "x5/a_13563_5147#" "x5/sar_logic[7]" 0.306005
cap "x5/a_13397_5147#" "x4/D[1]" 0.00523053
cap "x5/x1[2].VGND" "x5/a_14018_5121#" -5.68434e-14
cap "x5/x1[4].RESET_B" "x5/sar_logic[6]" -0.0360388
cap "x5/x1[2].VGND" "x4/VDD_SW[1]" 0.0876327
cap "x5/a_13397_5147#" "x4/check[0]" 0.00297878
cap "x5/x1[2].VGND" "x5/a_14483_5429#" 2.22045e-16
cap "x5/a_13563_5147#" "x5/x1[2].VGND" -0.0958358
cap "x5/sar_logic[7]" "x5/sar_logic[6]" 0.24901
cap "x5/a_14312_5121#" "x5/x1[4].RESET_B" -0.000811107
cap "x4/D[1]" "x5/x1[2].VGND" 0.00220235
cap "x5/sar_logic[6]" "x4/VDD_SW[1]" 0.0517557
cap "x5/x1[2].VGND" "x5/sar_logic[6]" 0.0329727
cap "x4/check[0]" "x5/x1[2].VGND" 0.000482578
cap "x5/sar_logic[7]" "x5/x1[4].RESET_B" 0.0599167
cap "x4/D[1]" "x5/sar_logic[6]" 0.0254709
cap "x5/a_13397_5147#" "x5/sar_logic[7]" 0.0227673
cap "x5/x1[2].VGND" "x5/a_14799_5121#" 3.55271e-15
cap "x5/a_14312_5121#" "x5/x1[2].VGND" -0.0278568
cap "x5/x1[4].RESET_B" "x4/VDD_SW[1]" 0.634278
cap "x4/check[0]" "x5/sar_logic[6]" 0.0139991
cap "x5/a_13397_5147#" "x4/VDD_SW[1]" 0.0101398
cap "x5/x1[2].VGND" "x5/x1[4].RESET_B" -0.118624
cap "x5/sar_retimer[6]" "x5/x1[1].VPWR" 0.637773
cap "x5/sar_retimer[7]" "x5/a_15789_5147#" 0.0108547
cap "x5/sar_retimer[6]" "x5/x1[1].VPWR" 5.02303
cap "x5/sar_retimer[6]" "x5/sar_retimer[4]" -0.147651
cap "x5/sar_retimer[7]" "x5/x1[3].VGND" 2.67358
cap "x5/sar_retimer[7]" "x5/sar_retimer[5]" -0.045221
cap "x5/sar_retimer[6]" "x5/x1[3].VGND" 0.276033
cap "x5/sar_retimer[6]" "x5/sar_retimer[5]" -0.104928
cap "x5/sar_retimer[6]" "x5/sar_retimer[3]" -0.0702875
cap "x5/sar_retimer[6]" "x5/sar_retimer[7]" 1.80278
cap "x4/reset" "VSS" -0.57255
cap "x4/x3.VPWR" "VSS" 26.0745
cap "vss_sw[7]" "VSS" -0.920202
cap "x4/x3.VPWR" "x4/reset" 5.26367
cap "vss_sw[7]" "x4/reset" -0.0669692
cap "x4/D[7]" "x4/ready" 0.00344623
cap "x4/a_939_2457#" "x4/reset" 0.0979675
cap "x4/check[6]" "x4/x3.VPWR" 0.144955
cap "x4/x3.VPWR" "x4/ready" 0.248216
cap "x4/a_939_2457#" "vdd_sw[1]" 0.0090775
cap "VSS" "x4/x3.VPWR" 57.6687
cap "x4/x3.VGND" "x4/reset" 1.81764
cap "x4/a_939_2457#" "x4/check[6]" 0.015599
cap "x4/a_939_2457#" "x4/ready" 0.000337256
cap "x4/x3.VGND" "vdd_sw[1]" 0.0292583
cap "x4/x3.X" "vdd_sw[1]" 0.0676945
cap "x4/reset" "x3/x51.RESET_B" 0.000686159
cap "x4/check[6]" "x4/x3.VGND" 0.0184832
cap "x4/reset" "x4/ready" -3.91067
cap "x4/x2.X" "x4/reset" 0.0943652
cap "vdd_sw[1]" "x4/ready" 0.00169823
cap "VSS" "x4/reset" -1.42109e-14
cap "x3/x51.Q_N" "x4/reset" 0.279802
cap "x4/reset" "x3/a_1207_2340#" 0.435257
cap "VSS" "vss_sw[6]" -0.0840763
cap "x4/D[7]" "x4/reset" 13.3632
cap "x4/check[6]" "x4/ready" 0.00221861
cap "x4/check[6]" "x4/x2.X" 0.0412189
cap "x4/reset" "x3/a_1112_2340#" 0.704613
cap "x4/reset" "x4/x3.VPWR" 24.7469
cap "x4/check[6]" "VSS" 0.328903
cap "x4/x3.VPWR" "vdd_sw[1]" 1.31819
cap "vdd_sw[5]" "x3/a_1112_2340#" 0.013725
cap "x4/x27.VPWR" "vdd_sw[4]" 0.31107
cap "vss_sw[2]" "x4/x27.VGND" 0.0365152
cap "x4/x27.VPWR" "vdd_sw[2]" 0.377956
cap "x3/a_1207_2340#" "x4/check[6]" 0.0962312
cap "x3/a_929_3238#" "x4/D[7]" 0.0032126
cap "x4/check[6]" "x3/a_1112_2340#" 0.0337527
cap "x3/a_1207_2340#" "vdd_sw[4]" 0.045994
cap "vdd_sw[4]" "x3/a_1112_2340#" 0.0153766
cap "x3/a_1207_2340#" "vdd_sw[2]" 0.0584377
cap "vdd_sw[2]" "x3/a_1112_2340#" 0.0197807
cap "x3/x7.X" "x4/D[7]" 0.0160981
cap "x4/x27.VPWR" "x3/comparator_out" -0.107118
cap "vdd_sw[1]" "x4/x27.VGND" 0.104485
cap "vss_sw[2]" "x3/a_1207_2340#" 0.0185002
cap "vss_sw[4]" "VSS" -0.00335768
cap "vss_sw[2]" "x3/a_1112_2340#" 0.00785337
cap "vss_sw[3]" "x4/x27.VGND" 0.0330286
cap "x4/x2.X" "x4/D[7]" 0.0283856
cap "x4/x27.VGND" "VSS" 2.89075
cap "x4/D[7]" "VSS" 7.34677
cap "x4/ready" "x4/x27.VGND" 170.867
cap "vdd_sw[1]" "x4/x27.VPWR" 0.419035
cap "x4/D[7]" "x4/ready" 47.91
cap "x4/D[7]" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00401335
cap "x4/x27.VPWR" "VSS" 173.542
cap "x4/x27.VPWR" "x4/ready" 8.30934
cap "vdd_sw[1]" "x3/a_1207_2340#" 0.0664907
cap "vdd_sw[1]" "x3/a_1112_2340#" 0.0226716
cap "vss_sw[1]" "x4/x27.VGND" 0.0405207
cap "x4/D[7]" "vss_sw[1]" -6.93889e-18
cap "x3/a_1207_2340#" "vss_sw[3]" 0.00601853
cap "x4/ready" "x3/eob" -2.81851
cap "x3/a_1207_2340#" "VSS" 0.355416
cap "vss_sw[3]" "x3/a_1112_2340#" 0.00471962
cap "vss_sw[4]" "x4/x27.VGND" 0.0300581
cap "x3/a_1112_2340#" "VSS" 0.575156
cap "x3/a_1207_2340#" "x4/ready" 0.282581
cap "x4/ready" "x3/a_1112_2340#" 0.130866
cap "vss_sw[5]" "VSS" -0.0929163
cap "x4/D[7]" "x4/x27.VGND" -0.520737
cap "vdd_sw[3]" "x4/x27.VGND" 0.0760261
cap "x3/a_1207_2340#" "vss_sw[1]" 0.030615
cap "x4/x27.VPWR" "x4/x27.VGND" 21.1186
cap "vss_sw[1]" "x3/a_1112_2340#" 0.0100528
cap "x4/x27.VPWR" "x4/D[7]" 70.4376
cap "x3/reset" "x4/x27.VGND" 0.145093
cap "vdd_sw[6]" "x4/x27.VGND" 0.0509665
cap "x4/D[7]" "x3/reset" 13.0939
cap "x4/x27.VPWR" "vdd_sw[3]" 0.3421
cap "vss_sw[4]" "x3/a_1207_2340#" 0.00518225
cap "x4/a_939_2457#" "x4/D[7]" 0.0495505
cap "vss_sw[4]" "x3/a_1112_2340#" 0.00431854
cap "x3/a_1207_2340#" "x4/D[7]" 0.113562
cap "x4/D[7]" "x3/a_1112_2340#" 0.0403142
cap "x4/x27.VPWR" "x3/reset" 3.01783
cap "vdd_sw[6]" "x4/x27.VPWR" 0.114219
cap "x3/a_1207_2340#" "vdd_sw[3]" 0.0516635
cap "vss_sw[5]" "x4/x27.VGND" 0.0274357
cap "vdd_sw[3]" "x3/a_1112_2340#" 0.0173732
cap "x4/x27.VPWR" "x3/eob" -0.351641
cap "x4/x27.VPWR" "x3/a_1207_2340#" 2.50635
cap "vdd_sw[5]" "x4/x27.VGND" 0.0577698
cap "x4/x27.VPWR" "x3/a_1112_2340#" 0.806802
cap "x3/a_1207_2340#" "x3/reset" 0.0212475
cap "x3/reset" "x3/a_1112_2340#" 0.0349159
cap "vdd_sw[6]" "x3/a_1207_2340#" 0.0371732
cap "vdd_sw[6]" "x3/a_1112_2340#" 0.0123057
cap "x3/comparator_out" "x4/ready" -0.728335
cap "x4/check[6]" "x4/x27.VGND" 0.174944
cap "x4/x27.VPWR" "vdd_sw[5]" 0.284405
cap "vdd_sw[4]" "x4/x27.VGND" 0.0658982
cap "vss_sw[6]" "VSS" -0.0840763
cap "vdd_sw[2]" "x4/x27.VGND" 0.0886728
cap "x4/x27.VPWR" "x4/check[6]" 0.549785
cap "x3/a_1207_2340#" "vdd_sw[5]" 0.0412661
cap "vdd_sw[6]" "x3/a_2061_2340#" 0.0175392
cap "vss_sw[3]" "x3/a_2060_2640#" 0.00607088
cap "x4/D[7]" "x4/x30.VNB" 44.3725
cap "vdd_sw[3]" "x3/x54.RESET_B" 0.0374959
cap "x4/check[5]" "x4/D[6]" 3.63703
cap "x3/a_1762_2340#" "vss_sw[2]" 0.00562309
cap "x3/a_2060_2640#" "x4/x30.VPB" 0.931531
cap "x3/x51.SET_B" "vss_sw[3]" 0.00996322
cap "x3/a_1207_2340#" "vss_sw[3]" 0.00849532
cap "vss_sw[3]" "x3/a_2533_2550#" 0.00471962
cap "vss_sw[4]" "x3/a_2265_2340#" 0.00863708
cap "x3/x54.RESET_B" "vdd_sw[2]" 0.0424859
cap "x3/x51.SET_B" "x4/x30.VPB" 2.6654
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x4/D[6]" 0.00487911
cap "x3/a_2533_2550#" "x4/x30.VPB" 0.837428
cap "x3/a_1207_2340#" "x4/x30.VPB" 1.49679
cap "x3/a_1520_2366#" "x4/D[6]" 0.320435
cap "x3/a_1207_2340#" "x4/ready" 0.228862
cap "vdd_sw[3]" "x4/x30.VNB" 0.291652
cap "vss_sw[3]" "x3/a_2265_2340#" 0.00943925
cap "x3/a_1762_2340#" "vss_sw[4]" 0.00431854
cap "vdd_sw[1]" "x3/a_2061_2340#" 0.0312964
cap "vdd_sw[5]" "x3/a_2061_2340#" 0.0194591
cap "x3/a_2265_2340#" "x4/x30.VPB" 1.77945
cap "x4/x30.VNB" "vdd_sw[2]" 0.340167
cap "x4/D[7]" "x3/a_2060_2640#" 0.0478783
cap "x3/x51.D" "x4/D[6]" 0.00397545
cap "vdd_sw[6]" "x3/a_1520_2366#" 0.035795
cap "x4/ready" "x4/x30.VPB" -10.6775
cap "x3/x51.SET_B" "x4/D[7]" 0.102531
cap "x3/a_1762_2340#" "vss_sw[3]" 0.00471962
cap "x4/D[7]" "x3/a_1207_2340#" 0.0712532
cap "x4/D[7]" "x3/a_2533_2550#" 0.0425965
cap "VSS" "x3/x54.RESET_B" 0.652263
cap "x3/a_1762_2340#" "x4/x30.VPB" 0.767441
cap "vdd_sw[3]" "x3/a_2060_2640#" 0.020499
cap "x3/eob" "x4/D[6]" 0.00231096
cap "x4/D[7]" "x4/x30.VPB" -0.933697
cap "x4/D[7]" "x3/a_2265_2340#" 0.0876632
cap "x3/x51.SET_B" "vdd_sw[3]" 0.0440982
cap "x3/a_1207_2340#" "vdd_sw[3]" 0.0312242
cap "vdd_sw[3]" "x3/a_2533_2550#" 0.0186574
cap "vdd_sw[2]" "x3/a_2060_2640#" 0.0233625
cap "x4/D[7]" "x4/ready" 17.1838
cap "vdd_sw[6]" "x3/x54.RESET_B" 0.0268803
cap "vdd_sw[1]" "x3/a_1520_2366#" 0.064337
cap "x4/x30.VNB" "x4/D[6]" 0.959968
cap "vdd_sw[5]" "x3/a_1520_2366#" 0.0397629
cap "x3/reset" "x4/ready" -3.8183
cap "x3/x51.SET_B" "vdd_sw[2]" 0.050221
cap "x3/a_1207_2340#" "vdd_sw[2]" 0.0354667
cap "x3/a_2533_2550#" "vdd_sw[2]" 0.0211974
cap "x3/a_1762_2340#" "x4/D[7]" 0.0372372
cap "vdd_sw[3]" "x3/a_2265_2340#" 0.0387589
cap "vss_sw[1]" "x3/a_2061_2340#" 0.0116124
cap "vdd_sw[6]" "x4/x30.VNB" 0.195518
cap "x3/a_2265_2340#" "vdd_sw[2]" 0.0439788
cap "x3/a_1762_2340#" "vdd_sw[3]" 0.0159807
cap "vdd_sw[1]" "x3/x54.RESET_B" 0.0484402
cap "vdd_sw[5]" "x3/x54.RESET_B" 0.0298708
cap "x4/D[6]" "x3/a_2060_2640#" 0.0113591
cap "x4/check[5]" "x3/a_2061_2340#" 0.860107
cap "x3/a_1762_2340#" "vdd_sw[2]" 0.0182037
cap "x3/x51.SET_B" "x4/D[6]" 0.0806195
cap "x3/a_2533_2550#" "x4/D[6]" 0.0498461
cap "vdd_sw[1]" "x4/x30.VNB" 0.400827
cap "vdd_sw[5]" "x4/x30.VNB" 0.221617
cap "x4/check[5]" "x3/a_1996_2732#" 0.0240112
cap "vdd_sw[6]" "x3/a_2060_2640#" 0.0144824
cap "vss_sw[1]" "x3/a_1520_2366#" 0.0289608
cap "x3/x51.SET_B" "vdd_sw[6]" 0.031216
cap "x3/a_2061_2340#" "m1_10126_2568#" 0.0453023
cap "x4/D[6]" "x4/x30.VPB" 0.170248
cap "VSS" "x4/ready" -0.990863
cap "vdd_sw[6]" "x3/a_1207_2340#" 0.0222529
cap "x3/a_2265_2340#" "x4/D[6]" 0.153341
cap "vdd_sw[6]" "x3/a_2533_2550#" 0.0132861
cap "vdd_sw[4]" "x3/a_2061_2340#" 0.0216766
cap "x4/ready" "x4/D[6]" 0.00120431
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x4/check[5]" 0.00731511
cap "x4/check[5]" "x3/a_1520_2366#" 0.207427
cap "vdd_sw[6]" "x3/a_2265_2340#" 0.0276914
cap "vdd_sw[1]" "x3/a_2060_2640#" 0.0268042
cap "vss_sw[1]" "x3/x54.RESET_B" 0.0221019
cap "vdd_sw[5]" "x3/a_2060_2640#" 0.0161659
cap "x4/D[7]" "x4/D[6]" -0.116573
cap "x3/x51.SET_B" "vdd_sw[1]" 0.0575756
cap "x3/a_1207_2340#" "vdd_sw[1]" 0.040548
cap "x3/x51.SET_B" "vdd_sw[5]" 0.0348232
cap "vdd_sw[1]" "x3/a_2533_2550#" 0.0242391
cap "x4/check[5]" "x3/x51.D" 0.00574946
cap "x3/a_1207_2340#" "vdd_sw[5]" 0.0247721
cap "vdd_sw[5]" "x3/a_2533_2550#" 0.0147943
cap "x3/a_1762_2340#" "vdd_sw[6]" 0.0113073
cap "x3/a_1520_2366#" "m1_10126_2568#" 0.0936655
cap "x3/a_1520_2366#" "vdd_sw[4]" 0.0443532
cap "vss_sw[1]" "x4/x30.VNB" 0.155446
cap "vdd_sw[1]" "x3/a_2265_2340#" 0.05022
cap "x3/a_2265_2340#" "vdd_sw[5]" 0.0308035
cap "x3/eob" "x4/check[5]" 0.409729
cap "x3/a_2061_2340#" "vss_sw[2]" 0.00518593
cap "x4/check[5]" "x4/x30.VNB" 121.59
cap "x3/a_1762_2340#" "vdd_sw[1]" 0.0208753
cap "x3/x54.RESET_B" "m1_10126_2568#" 0.0707635
cap "x3/a_1762_2340#" "vdd_sw[5]" 0.0126155
cap "x3/x54.RESET_B" "vdd_sw[4]" 0.033333
cap "x3/a_2479_2648#" "x4/D[6]" 0.0404287
cap "vss_sw[4]" "x3/a_2061_2340#" 0.00431854
cap "vss_sw[1]" "x3/a_2060_2640#" 0.0116851
cap "x3/x51.SET_B" "vss_sw[1]" 0.0254922
cap "x3/a_1207_2340#" "vss_sw[1]" 0.0135788
cap "vss_sw[1]" "x3/a_2533_2550#" 0.0108852
cap "x4/x30.VNB" "m1_10126_2568#" 0.671121
cap "x4/x30.VNB" "vdd_sw[4]" 0.252799
cap "vss_sw[3]" "x3/a_2061_2340#" 0.00471962
cap "x3/a_1520_2366#" "vss_sw[2]" 0.0103719
cap "x3/a_2061_2340#" "x4/x30.VPB" 0.747047
cap "x4/check[5]" "x3/a_2060_2640#" 0.268744
cap "vss_sw[1]" "x3/a_2265_2340#" 0.0183245
cap "x3/a_1996_2366#" "x4/check[5]" 0.0308398
cap "x3/x51.SET_B" "x4/check[5]" 0.240443
cap "x4/check[5]" "x3/a_2533_2550#" 0.153748
cap "vss_sw[4]" "x3/a_1520_2366#" 0.00863708
cap "x3/a_1762_2340#" "vss_sw[1]" 0.00923252
cap "x3/a_2060_2640#" "m1_10126_2568#" 0.0400388
cap "x4/check[5]" "x4/x30.VPB" -19.138
cap "vdd_sw[4]" "x3/a_2060_2640#" 0.0181265
cap "x3/a_2265_2340#" "x4/check[5]" 0.313588
cap "x3/x54.RESET_B" "vss_sw[2]" 0.0111835
cap "x3/x51.SET_B" "m1_10126_2568#" 0.0858013
cap "x4/D[7]" "x3/a_2061_2340#" 0.0534982
cap "x3/a_1207_2340#" "m1_10126_2568#" 0.0598479
cap "x3/a_2533_2550#" "m1_10126_2568#" 0.0357833
cap "vss_sw[3]" "x3/a_1520_2366#" 0.00943925
cap "x3/x51.SET_B" "vdd_sw[4]" 0.0390215
cap "x3/a_1207_2340#" "vdd_sw[4]" 0.0276968
cap "x3/a_2533_2550#" "vdd_sw[4]" 0.0165454
cap "x3/a_1520_2366#" "x4/x30.VPB" 2.29909
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x4/ready" 0.00354566
cap "x4/x30.VNB" "vss_sw[2]" 0.14008
cap "x4/D[6]" "x3/a_2401_2366#" 0.047709
cap "x3/a_1762_2340#" "x4/check[5]" 0.196983
cap "x3/a_2265_2340#" "m1_10126_2568#" 0.0737794
cap "vss_sw[4]" "x3/x54.RESET_B" 0.00431854
cap "vdd_sw[3]" "x3/a_2061_2340#" 0.0243362
cap "x3/a_2265_2340#" "vdd_sw[4]" 0.0344123
cap "x4/D[7]" "x4/check[5]" 0.00733849
cap "x3/a_2061_2340#" "vdd_sw[2]" 0.0275151
cap "x3/x51.D" "x4/ready" 0.0027734
cap "vss_sw[3]" "x3/x54.RESET_B" 0.00471962
cap "vss_sw[4]" "x4/x30.VNB" 0.115309
cap "x3/a_1762_2340#" "m1_10126_2568#" 0.0311461
cap "vss_sw[5]" "x4/x30.VNB" 0.105249
cap "x4/D[7]" "x3/a_1520_2366#" 0.11085
cap "x3/a_1762_2340#" "vdd_sw[4]" 0.0141384
cap "x3/x54.RESET_B" "x4/x30.VPB" 4.26336
cap "x4/ready" "x3/x54.RESET_B" 1.98815
cap "vss_sw[2]" "x3/a_2060_2640#" 0.0106419
cap "vss_sw[3]" "x4/x30.VNB" 0.126705
cap "x3/eob" "x4/ready" 0.00131557
cap "x3/x51.SET_B" "vss_sw[2]" 0.0232313
cap "x3/a_1207_2340#" "vss_sw[2]" 0.0113582
cap "x3/a_2533_2550#" "vss_sw[2]" 0.00518593
cap "vdd_sw[3]" "x3/a_1520_2366#" 0.0498673
cap "x4/x30.VNB" "x4/x30.VPB" 54.629
cap "x4/ready" "x4/x30.VNB" 19.9551
cap "x3/a_2061_2340#" "x4/D[6]" 0.00802916
cap "x3/a_1520_2366#" "vdd_sw[2]" 0.0564695
cap "x4/D[7]" "x3/x54.RESET_B" 0.0838999
cap "vss_sw[4]" "x3/a_2060_2640#" 0.00431854
cap "x3/a_2265_2340#" "vss_sw[2]" 0.0128032
cap "vss_sw[4]" "x3/x51.SET_B" 0.00863708
cap "vss_sw[4]" "x3/a_1207_2340#" 0.00777337
cap "vss_sw[4]" "x3/a_2533_2550#" 0.00431854
cap "x3/a_3504_2340#" "x3/check[6]" 0.0337527
cap "x4/x30.VPB" "x4/x30.VNB" 18.2296
cap "x3/a_3504_2340#" "vss_sw[3]" 0.00471962
cap "x4/D[6]" "x3/a_4154_2340#" 0.0397206
cap "x3/a_4154_2340#" "vss_sw[2]" 0.00549559
cap "vdd_sw[5]" "x3/x54.D" 0.0161888
cap "x3/a_2060_2640#" "x3/check[6]" 0.050326
cap "x3/a_2060_2640#" "vss_sw[3]" 0.00471962
cap "x3/a_3452_3239#" "x4/D[6]" 0.0133717
cap "x4/D[6]" "x3/x75.RESET_B" 0.0951577
cap "vdd_sw[5]" "x3/a_2061_2340#" 0.0319911
cap "vdd_sw[1]" "x3/a_3912_2366#" 0.0329518
cap "vdd_sw[4]" "x3/a_3912_2366#" 0.0227432
cap "x3/x75.RESET_B" "vss_sw[2]" 0.0106626
cap "x4/x30.VNB" "vss_sw[5]" 0.0494996
cap "m1_10529_2637#" "x4/x30.VNB" 0.837707
cap "vdd_sw[2]" "x3/a_3599_2340#" 0.0739275
cap "x4/check[5]" "x3/a_3912_2366#" 0.197311
cap "x4/D[6]" "vdd_sw[1]" 0.0610879
cap "vdd_sw[4]" "x4/D[6]" 0.028113
cap "x4/D[6]" "x4/check[5]" 45.0562
cap "x4/x30.VNB" "vdd_sw[6]" 0.10521
cap "x3/a_4154_2340#" "vss_sw[4]" 0.00431854
cap "x3/a_3504_2340#" "vdd_sw[1]" 0.0226716
cap "x3/a_3504_2340#" "vdd_sw[4]" 0.0153766
cap "vdd_sw[2]" "x3/a_3912_2366#" 0.0289346
cap "vss_sw[2]" "x3/x54.D" 0.00717025
cap "x4/D[6]" "x3/x54.D" 0.0577958
cap "x4/x30.VPB" "m1_10529_2637#" 1.74272
cap "x3/a_3504_2340#" "x4/check[5]" 0.148007
cap "x3/x75.RESET_B" "vss_sw[4]" 0.00431854
cap "x4/x30.VNB" "x3/check[6]" 0.662826
cap "x4/D[6]" "x3/a_2061_2340#" 0.109224
cap "vss_sw[2]" "x3/a_2061_2340#" 0.0153854
cap "vss_sw[3]" "x4/x30.VNB" 0.125139
cap "x3/a_2060_2640#" "vdd_sw[4]" 0.0237062
cap "x3/a_2060_2640#" "vdd_sw[1]" 0.0344665
cap "vdd_sw[5]" "x3/a_3599_2340#" 0.0520065
cap "vdd_sw[2]" "x4/D[6]" 0.0439223
cap "x3/a_2060_2640#" "x4/check[5]" 0.209598
cap "vss_sw[1]" "x3/a_4154_2340#" 0.00820685
cap "vdd_sw[3]" "x3/a_4154_2340#" 0.0142904
cap "vdd_sw[2]" "x3/a_3504_2340#" 0.0197807
cap "vss_sw[1]" "x3/x75.RESET_B" 0.0214811
cap "vdd_sw[3]" "x3/x75.RESET_B" 0.0364513
cap "vdd_sw[5]" "x3/a_3912_2366#" 0.0203958
cap "x4/x30.VPB" "x3/check[6]" 1.75785
cap "x4/x30.VPB" "vss_sw[3]" 0.599755
cap "x3/x54.D" "vss_sw[4]" 0.00431854
cap "vdd_sw[2]" "x3/a_2060_2640#" 0.0302267
cap "vss_sw[4]" "x3/a_2061_2340#" 0.00863708
cap "x4/D[6]" "vdd_sw[5]" 0.02389
cap "x4/D[6]" "x3/a_3599_2340#" 0.16892
cap "x3/a_3599_2340#" "vss_sw[2]" 0.0246726
cap "vdd_sw[1]" "x4/x30.VNB" 0.395873
cap "vdd_sw[4]" "x4/x30.VNB" 0.249675
cap "x4/D[6]" "x4/a_5323_2457#" 0.166654
cap "x4/check[5]" "x4/x30.VNB" 226.486
cap "x3/a_3504_2340#" "vdd_sw[5]" 0.013725
cap "vss_sw[1]" "x3/x54.D" 0.0109688
cap "vdd_sw[3]" "x3/x54.D" 0.0204059
cap "vss_sw[1]" "x3/a_2061_2340#" 0.0234689
cap "vdd_sw[3]" "x3/a_2061_2340#" 0.040439
cap "x4/D[6]" "x3/a_3912_2366#" 0.0658839
cap "x3/a_3912_2366#" "vss_sw[2]" 0.00518593
cap "x3/a_2060_2640#" "vdd_sw[5]" 0.0212392
cap "m1_10529_2637#" "x3/a_4154_2340#" 0.0337226
cap "x4/x30.VPB" "vdd_sw[1]" 1.38313
cap "x4/x30.VPB" "vdd_sw[4]" 1.02302
cap "vdd_sw[2]" "x4/x30.VNB" 0.335963
cap "x3/x54.VPWR" "x4/D[6]" 0.136126
cap "x4/D[6]" "vss_sw[2]" 0.0117772
cap "x3/x75.RESET_B" "m1_10529_2637#" 0.0815963
cap "x3/a_3599_2340#" "vss_sw[4]" 0.00863708
cap "x4/x30.VPB" "x4/check[5]" -20.5888
cap "x4/x30.VPB" "x3/x54.D" 1.38951
cap "x3/a_3504_2340#" "x4/D[6]" 0.0473204
cap "x3/a_3504_2340#" "vss_sw[2]" 0.00785337
cap "x4/x30.VPB" "x3/a_2061_2340#" 1.83457
cap "x3/a_4154_2340#" "x3/check[6]" 0.02813
cap "x4/D[6]" "x4/check[4]" 10.1221
cap "x3/a_4154_2340#" "vss_sw[3]" 0.00471962
cap "vss_sw[1]" "x3/a_3599_2340#" 0.0384779
cap "x3/a_3912_2366#" "vss_sw[4]" 0.00431854
cap "x4/x30.VPB" "vdd_sw[2]" 1.24945
cap "x3/a_2060_2640#" "vss_sw[2]" 0.00867142
cap "x3/a_2060_2640#" "x4/D[6]" 0.0694632
cap "vdd_sw[3]" "x3/a_3599_2340#" 0.0652646
cap "vdd_sw[5]" "x4/x30.VNB" 0.218878
cap "x3/x54.D" "vss_sw[5]" 0.00994517
cap "x3/x75.RESET_B" "x3/check[6]" 0.0688155
cap "x3/x75.RESET_B" "vss_sw[3]" 0.00471962
cap "m1_10529_2637#" "x3/x54.D" 0.0465201
cap "x4/D[6]" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00412848
cap "x4/D[6]" "vss_sw[4]" 0.00506949
cap "m1_10529_2637#" "x3/a_2061_2340#" 0.0931905
cap "vss_sw[1]" "x3/a_3912_2366#" 0.0146295
cap "vdd_sw[3]" "x3/a_3912_2366#" 0.0255617
cap "x3/a_3504_2340#" "vss_sw[4]" 0.00431854
cap "x4/x30.VPB" "vdd_sw[5]" 0.930444
cap "vss_sw[1]" "x4/D[6]" 0.0162042
cap "x4/D[6]" "vdd_sw[3]" 0.0342461
cap "vdd_sw[1]" "x3/a_4154_2340#" 0.01873
cap "vdd_sw[4]" "x3/a_4154_2340#" 0.0126247
cap "x3/a_2060_2640#" "vss_sw[4]" 0.00431854
cap "x3/x54.D" "x3/check[6]" 0.0390869
cap "x3/x54.D" "vss_sw[3]" 0.00471962
cap "x4/D[6]" "x4/x30.VNB" 0.399089
cap "vss_sw[2]" "x4/x30.VNB" 0.138348
cap "x3/a_2061_2340#" "x3/check[6]" 0.0781445
cap "vss_sw[3]" "x3/a_2061_2340#" 0.0106809
cap "x4/check[5]" "x3/a_4154_2340#" 0.126302
cap "vdd_sw[1]" "x3/x75.RESET_B" 0.0470965
cap "vdd_sw[4]" "x3/x75.RESET_B" 0.0324026
cap "vss_sw[1]" "x3/a_3504_2340#" 0.0100528
cap "x3/a_3504_2340#" "vdd_sw[3]" 0.0173732
cap "x3/a_3599_2340#" "m1_10529_2637#" 0.145188
cap "x4/check[5]" "x3/x75.RESET_B" 0.291026
cap "vss_sw[1]" "x3/a_2060_2640#" 0.0157039
cap "x3/a_2060_2640#" "vdd_sw[3]" 0.0266722
cap "x4/x30.VPB" "x4/D[6]" 39.4067
cap "vdd_sw[2]" "x3/a_4154_2340#" 0.0163043
cap "x4/x30.VPB" "vss_sw[2]" 0.65146
cap "m1_10529_2637#" "x3/a_3912_2366#" 0.0566468
cap "vss_sw[4]" "x4/x30.VNB" 0.113884
cap "vdd_sw[2]" "x3/x75.RESET_B" 0.0413047
cap "vdd_sw[4]" "x3/x54.D" 0.0181006
cap "vdd_sw[1]" "x3/x54.D" 0.0264967
cap "x3/a_3599_2340#" "x3/check[6]" 0.122698
cap "x3/a_3599_2340#" "vss_sw[3]" 0.00979423
cap "vdd_sw[1]" "x3/a_2061_2340#" 0.0526797
cap "vdd_sw[4]" "x3/a_2061_2340#" 0.0358176
cap "x4/D[6]" "x4/x30.A" 0.0535308
cap "x4/check[5]" "x3/x54.D" 0.168111
cap "x4/D[6]" "m1_10529_2637#" 12.2644
cap "x4/check[5]" "x3/a_2061_2340#" 0.339166
cap "x4/x30.VPB" "x3/a_2060_2640#" 1.14784
cap "vss_sw[1]" "x4/x30.VNB" 0.153525
cap "vdd_sw[5]" "x3/a_4154_2340#" 0.0112504
cap "vdd_sw[3]" "x4/x30.VNB" 0.288047
cap "x3/a_3504_2340#" "m1_10529_2637#" 0.0403142
cap "x4/x30.VPB" "vss_sw[4]" 0.554198
cap "x3/a_3912_2366#" "x3/check[6]" 0.0478967
cap "x3/a_3912_2366#" "vss_sw[3]" 0.00471962
cap "vdd_sw[5]" "x3/x75.RESET_B" 0.0290356
cap "vdd_sw[2]" "x3/x54.D" 0.0231779
cap "x3/a_2060_2640#" "m1_10529_2637#" 0.0596267
cap "vdd_sw[2]" "x3/a_2061_2340#" 0.0460048
cap "x4/D[6]" "x3/check[6]" 0.444564
cap "x4/D[6]" "vss_sw[3]" 0.00610443
cap "vdd_sw[1]" "x3/a_3599_2340#" 0.0842493
cap "vdd_sw[4]" "x3/a_3599_2340#" 0.0580292
cap "x4/x30.VPB" "vss_sw[1]" 0.708623
cap "x4/x30.VPB" "vdd_sw[3]" 1.12925
cap "x3/a_2060_2640#" "vdd_sw[6]" 0.0868162
cap "x4/check[5]" "x3/a_3599_2340#" 0.506057
cap "x3/a_4452_2640#" "vss_sw[1]" 0.027389
cap "x3/check[0]" "x4/D[5]" 0.000268343
cap "vss_sw[2]" "x3/a_4453_2340#" 0.0153854
cap "x3/a_4793_2366#" "x4/D[5]" 0.0708725
cap "m1_10529_2637#" "x4/D[5]" -0.132261
cap "x3/x77.Y" "x4/check[4]" 0.00460669
cap "x4/check[4]" "x3/a_4657_2340#" 0.472404
cap "vdd_sw[2]" "x3/a_4657_2340#" 0.0439788
cap "x4/check[4]" "x3/x72.D" 0.269176
cap "x3/x72.D" "vdd_sw[2]" 0.0232024
cap "x3/a_4925_2550#" "x4/check[4]" 0.233129
cap "x3/a_4925_2550#" "vdd_sw[2]" 0.0211974
cap "vss_sw[2]" "x3/a_3599_2340#" 0.00518593
cap "vdd_sw[2]" "x3/x54.SET_B" 0.0663939
cap "x4/check[4]" "x3/x54.SET_B" 0.927283
cap "x3/a_4154_2340#" "vdd_sw[4]" 0.00151369
cap "x4/check[4]" "x3/a_3452_3239#" 0.00330049
cap "x3/D[6]" "x3/check[6]" 11.7967
cap "x3/D[6]" "x4/x30.VNB" 1.03162
cap "x3/a_4453_2340#" "x4/D[5]" 0.0949452
cap "vss_sw[2]" "x3/a_3912_2366#" 0.00518593
cap "x3/a_4452_2640#" "vdd_sw[2]" 0.0535892
cap "x4/check[4]" "x3/a_4452_2640#" 0.764213
cap "x3/a_4154_2340#" "m1_12518_2904#" 0.0111858
cap "x3/a_4453_2340#" "vdd_sw[5]" 0.0194591
cap "x3/a_4453_2340#" "m1_10529_2637#" 0.0991727
cap "x3/a_4154_2340#" "vdd_sw[3]" 0.00169037
cap "x3/a_4388_2732#" "x4/check[4]" 0.0412072
cap "x4/x30.VPB" "x4/D[5]" 0.0931112
cap "x3/a_3599_2340#" "vdd_sw[5]" 0.0140317
cap "x3/a_3912_2366#" "x4/D[5]" 0.501179
cap "x3/a_3599_2340#" "m1_10529_2637#" 0.0396278
cap "x3/a_4154_2340#" "x3/check[6]" 0.00301609
cap "vdd_sw[1]" "x3/a_4453_2340#" 0.0567893
cap "vss_sw[2]" "x4/x30.VNB" 0.136932
cap "vss_sw[4]" "x3/a_4453_2340#" 0.00863708
cap "x3/D[6]" "x3/a_4657_2340#" 0.102411
cap "x3/a_4680_3239#" "x4/D[5]" 0.00760711
cap "x3/a_3912_2366#" "vdd_sw[5]" 0.0193671
cap "x3/a_3912_2366#" "m1_10529_2637#" 0.0542027
cap "x3/D[6]" "x3/x72.D" 0.05451
cap "vdd_sw[1]" "x3/a_3599_2340#" 0.0227894
cap "x3/a_4925_2550#" "x3/D[6]" 0.0498461
cap "x3/D[6]" "x3/x54.SET_B" 0.163814
cap "vss_sw[4]" "x3/a_3599_2340#" 0.00431854
cap "vdd_sw[4]" "x3/a_4453_2340#" 0.0388891
cap "x3/check[6]" "x4/D[5]" 26.847
cap "x3/D[6]" "x3/a_4452_2640#" 0.125718
cap "vdd_sw[1]" "x3/a_3912_2366#" 0.0313852
cap "x4/x30.VNB" "x4/D[5]" 2.11887
cap "x3/check[6]" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00178215
cap "x3/x57.VPWR" "x3/check[6]" 0.014049
cap "x4/check[4]" "x3/D[6]" 10.1395
cap "x3/a_4154_2340#" "vss_sw[1]" 0.00102566
cap "vss_sw[4]" "x3/a_3912_2366#" 0.00431854
cap "vdd_sw[4]" "x3/a_3599_2340#" 0.0156615
cap "m1_12518_2904#" "x3/a_4453_2340#" 0.354433
cap "x3/check[6]" "m1_10529_2637#" 3.9537
cap "x4/x30.VNB" "vdd_sw[5]" 0.301973
cap "vss_sw[2]" "x3/a_4657_2340#" 0.0128032
cap "x4/x30.VNB" "m1_10529_2637#" 0.829129
cap "vss_sw[2]" "x3/x72.D" 0.00717025
cap "x3/a_4925_2550#" "vss_sw[2]" 0.00518593
cap "vss_sw[2]" "x3/x54.SET_B" 0.0303491
cap "vdd_sw[4]" "x3/a_3912_2366#" 0.02161
cap "m1_12518_2904#" "x3/a_3599_2340#" 0.141416
cap "vdd_sw[3]" "x3/a_4453_2340#" 0.0438108
cap "x3/a_4388_2366#" "x4/check[4]" 0.0501704
cap "vdd_sw[1]" "x4/x30.VNB" 0.391819
cap "x3/a_4367_3213#" "x4/check[4]" 0.020309
cap "x3/check[6]" "x3/a_4453_2340#" 0.0862099
cap "vss_sw[2]" "x3/a_4452_2640#" 0.0193133
cap "x3/a_4154_2340#" "vdd_sw[2]" 0.00189945
cap "x4/check[4]" "x3/a_4154_2340#" 0.326328
cap "vdd_sw[3]" "x3/a_3599_2340#" 0.0176231
cap "x4/x30.VNB" "vss_sw[4]" 0.142143
cap "m1_12518_2904#" "x3/a_3912_2366#" 0.190156
cap "x3/x77.Y" "x4/D[5]" 0.00298677
cap "x3/a_4657_2340#" "x4/D[5]" 0.233927
cap "x3/x72.D" "x4/D[5]" 0.089065
cap "x3/a_4925_2550#" "x4/D[5]" 0.0768954
cap "x3/check[6]" "x3/a_3599_2340#" 0.0333815
cap "x3/x54.SET_B" "x4/D[5]" 0.199774
cap "vss_sw[3]" "x3/a_4453_2340#" 0.0106809
cap "vdd_sw[3]" "x3/a_3912_2366#" 0.0243056
cap "x3/a_4657_2340#" "vdd_sw[5]" 0.0308035
cap "x3/a_4657_2340#" "m1_10529_2637#" 0.0876632
cap "vdd_sw[4]" "x4/x30.VNB" 0.247118
cap "x3/check[6]" "x4/x30.VPB" 0.0411715
cap "x3/a_4925_2550#" "vdd_sw[5]" 0.0147943
cap "x3/a_4452_2640#" "x4/D[5]" 0.12234
cap "x3/x54.SET_B" "vdd_sw[5]" 0.0306196
cap "x3/check[6]" "x3/a_3912_2366#" 0.0457688
cap "x3/x72.D" "m1_10529_2637#" 0.0465837
cap "vss_sw[3]" "x3/a_3599_2340#" 0.00471962
cap "x3/a_4925_2550#" "m1_10529_2637#" 0.0425965
cap "x3/x54.SET_B" "m1_10529_2637#" 0.138553
cap "x4/check[4]" "x4/D[5]" -0.0137084
cap "x4/check[4]" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.0117487
cap "x4/check[4]" "x3/x57.VPWR" 0.213168
cap "vss_sw[1]" "x3/a_4453_2340#" 0.0228135
cap "m1_12518_2904#" "x3/check[6]" 18.1279
cap "vdd_sw[1]" "x3/a_4657_2340#" 0.05022
cap "m1_12518_2904#" "x4/x30.VNB" 43.3132
cap "x4/check[4]" "x3/check[0]" 0.00344623
cap "x3/a_4452_2640#" "vdd_sw[5]" 0.130758
cap "vss_sw[3]" "x3/a_3912_2366#" 0.00471962
cap "x3/a_4452_2640#" "m1_10529_2637#" 0.107505
cap "vss_sw[4]" "x3/a_4657_2340#" 0.00863708
cap "x3/x72.D" "vdd_sw[1]" 0.0265261
cap "x3/a_5561_3239#" "x3/check[6]" 0.00647478
cap "x3/a_4925_2550#" "vdd_sw[1]" 0.0242391
cap "vdd_sw[1]" "x3/x54.SET_B" 0.0763376
cap "x4/check[4]" "m1_10529_2637#" -0.11537
cap "vss_sw[1]" "x3/a_3599_2340#" 0.00571595
cap "x3/x72.D" "vss_sw[4]" 0.0137301
cap "x3/a_4925_2550#" "vss_sw[4]" 0.00431854
cap "vss_sw[4]" "x3/x54.SET_B" 0.345002
cap "x4/x30.VNB" "vdd_sw[3]" 0.285098
cap "x3/a_4452_2640#" "vdd_sw[1]" 0.0612707
cap "x3/a_4154_2340#" "x3/D[6]" 0.00402921
cap "vss_sw[1]" "x3/a_3912_2366#" 0.0143313
cap "x4/x30.VNB" "x3/check[6]" -1.16388
cap "vdd_sw[4]" "x3/a_4657_2340#" 0.0344123
cap "x3/a_4452_2640#" "vss_sw[4]" 0.00863708
cap "vdd_sw[4]" "x3/x72.D" 0.0181181
cap "x4/check[4]" "x3/a_4453_2340#" 1.67865
cap "vdd_sw[2]" "x3/a_4453_2340#" 0.0497217
cap "x3/check[6]" "x4/x30.X" 0.446134
cap "x3/a_4925_2550#" "vdd_sw[4]" 0.0165454
cap "x4/check[4]" "x3/a_4073_3213#" 0.01524
cap "vdd_sw[4]" "x3/x54.SET_B" 0.0513497
cap "x4/x30.VNB" "vss_sw[3]" 0.123857
cap "x4/a_5323_2457#" "x4/D[5]" 0.0172695
cap "m1_12518_2904#" "x3/a_4657_2340#" 0.313588
cap "vdd_sw[2]" "x3/a_3599_2340#" 0.0199769
cap "vdd_sw[4]" "x3/a_4452_2640#" 0.0418327
cap "x3/x72.D" "m1_12518_2904#" 0.168414
cap "x3/a_4925_2550#" "m1_12518_2904#" 0.153748
cap "m1_12518_2904#" "x3/x54.SET_B" 0.543018
cap "x3/D[6]" "x4/D[5]" -0.358762
cap "x4/check[4]" "x4/x30.VPB" -3.61415
cap "vdd_sw[3]" "x3/a_4657_2340#" 0.0387589
cap "vdd_sw[2]" "x3/a_3912_2366#" 0.0275349
cap "x4/check[4]" "x3/a_3912_2366#" 0.322156
cap "x4/x30.VNB" "vss_sw[1]" 0.151953
cap "x4/check[4]" "x3/a_4213_3239#" 0.024464
cap "x4/check[4]" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00230805
cap "x3/a_4154_2340#" "vss_sw[2]" 0.000127507
cap "x3/x72.D" "vdd_sw[3]" 0.0204266
cap "x3/a_4925_2550#" "vdd_sw[3]" 0.0186574
cap "x3/x54.SET_B" "vdd_sw[3]" 0.0581543
cap "x3/a_4452_2640#" "m1_12518_2904#" 0.386231
cap "x3/check[6]" "x3/a_4657_2340#" 0.0737794
cap "x4/check[4]" "m1_12518_2904#" -0.46255
cap "x3/x72.D" "x3/check[6]" 0.0406158
cap "x3/a_4925_2550#" "x3/check[6]" 0.0357833
cap "x3/x54.SET_B" "x3/check[6]" 0.115214
cap "x3/a_4871_2648#" "x4/D[5]" 0.037111
cap "x4/x30.VNB" "x3/x54.SET_B" 1.13687e-13
cap "x3/a_4452_2640#" "vdd_sw[3]" 0.0471713
cap "vss_sw[3]" "x3/a_4657_2340#" 0.00943925
cap "x3/a_4367_3213#" "x4/D[5]" 0.00247993
cap "x3/x72.D" "vss_sw[3]" 0.00471962
cap "x3/a_4452_2640#" "x3/check[6]" 0.203446
cap "x3/a_4925_2550#" "vss_sw[3]" 0.00471962
cap "x3/x54.SET_B" "vss_sw[3]" 0.0184968
cap "x3/D[6]" "x3/a_4453_2340#" 0.115851
cap "x3/a_4789_3239#" "x4/D[5]" 0.0180307
cap "x4/check[4]" "x3/check[6]" 24.8183
cap "x4/x30.VNB" "vdd_sw[2]" 0.332523
cap "x4/check[4]" "x4/x30.VNB" 629.47
cap "vss_sw[1]" "x3/a_4657_2340#" 0.0183245
cap "x3/a_4154_2340#" "vdd_sw[5]" 0.00136508
cap "x3/a_4452_2640#" "vss_sw[3]" 0.0107905
cap "x3/D[6]" "x3/a_3599_2340#" 0.0462631
cap "x3/a_4154_2340#" "m1_10529_2637#" 0.00351459
cap "x3/x72.D" "vss_sw[1]" 0.0112366
cap "x3/a_4925_2550#" "vss_sw[1]" 0.0108852
cap "vss_sw[1]" "x3/x54.SET_B" 0.0333402
cap "x3/a_4854_3213#" "x4/D[5]" 0.0053774
cap "x4/check[4]" "x3/a_3618_3239#" 0.00409637
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x4/D[5]" 0.00617976
cap "x3/D[6]" "x3/a_3912_2366#" 0.06312
cap "x3/x57.VPWR" "x4/D[5]" 0.0450352
cap "x3/a_4154_2340#" "vdd_sw[1]" 0.00214531
cap "x4/D[5]" "x3/x72.D" 0.00228163
cap "x3/check[0]" "x4/check[4]" 24.3861
cap "vdd_sw[4]" "x3/x75.RESET_B" 0.0324533
cap "vss_sw[1]" "x3/a_6844_2640#" 0.0116851
cap "vdd_sw[3]" "x3/x75.RESET_B" 0.0365115
cap "x3/a_6546_2340#" "vss_sw[1]" 0.00923252
cap "m1_10529_2637#" "x3/a_6844_2640#" 0.0478783
cap "x3/a_6845_2340#" "vss_sw[1]" 0.0116124
cap "m1_10529_2637#" "x3/a_6546_2340#" 0.0372372
cap "m1_10529_2637#" "x3/a_6845_2340#" 0.0514926
cap "x3/a_6304_2366#" "x3/check[5]" 0.197311
cap "vdd_sw[4]" "x3/a_5991_2340#" 0.0736908
cap "vdd_sw[3]" "x3/a_5991_2340#" 0.0828877
cap "x4/x30.VPWR" "x3/check[0]" 0.0824617
cap "x3/check[6]" "x3/x72.D" 0.00147844
cap "x4/check[4]" "x3/x75.RESET_B" 0.47985
cap "x3/check[0]" "x3/a_6844_2640#" 0.0400388
cap "vss_sw[1]" "x3/a_4453_2340#" 0.0122678
cap "x3/a_6546_2340#" "x3/check[0]" 0.0311461
cap "x3/check[0]" "x3/a_6845_2340#" 0.0435556
cap "m1_10529_2637#" "x3/a_4453_2340#" 0.047516
cap "vdd_sw[4]" "x4/x30.VGND" 0.251947
cap "x3/check[0]" "x3/check[5]" 33.4537
cap "x4/check[4]" "x3/a_5991_2340#" 0.970578
cap "vdd_sw[3]" "x4/x30.VGND" 0.290669
cap "vdd_sw[4]" "x3/x57.SET_B" 0.0173939
cap "vdd_sw[2]" "x3/a_6844_2640#" 0.0233625
cap "x3/a_6546_2340#" "vdd_sw[2]" 0.0182037
cap "x3/a_6845_2340#" "vdd_sw[2]" 0.0263643
cap "vdd_sw[3]" "x3/x57.SET_B" 0.0196592
cap "x4/check[3]" "x4/x30.VPWR" 0.147786
cap "m1_12922_2700#" "x3/a_6844_2640#" 0.0562545
cap "x4/check[3]" "x3/a_6844_2640#" 0.0727556
cap "x3/a_6546_2340#" "x4/check[3]" 0.0705628
cap "x3/a_6546_2340#" "m1_12922_2700#" 0.0437498
cap "x3/a_6845_2340#" "m1_12922_2700#" 0.0598737
cap "x4/check[3]" "x3/a_6845_2340#" 0.294258
cap "x4/x30.VGND" "x4/check[4]" 755.814
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x4/D[5]" 0.00285798
cap "vss_sw[1]" "x4/D[5]" 0.0428618
cap "x3/a_6304_2366#" "x4/D[5]" 0.0998546
cap "x3/a_6844_2640#" "vss_sw[2]" 0.0106419
cap "x4/check[4]" "x3/x57.SET_B" 0.259142
cap "x3/a_6780_2366#" "x4/check[3]" 0.0135695
cap "m1_10529_2637#" "x4/D[5]" 13.3127
cap "vdd_sw[2]" "x3/a_4453_2340#" 0.0237981
cap "x3/x75.RESET_B" "x3/check[5]" 0.292078
cap "x3/a_6546_2340#" "vss_sw[2]" 0.00562309
cap "x3/a_6845_2340#" "vss_sw[2]" 0.00518593
cap "m1_12922_2700#" "x3/a_4453_2340#" 0.0555143
cap "x3/a_5991_2340#" "x3/check[5]" 0.647473
cap "x4/check[3]" "x3/a_6780_2732#" 0.0119375
cap "vss_sw[1]" "x3/a_5896_2340#" 0.0100528
cap "m1_10529_2637#" "x3/a_5896_2340#" 0.0403142
cap "x3/a_6304_2366#" "vdd_sw[1]" 0.0329518
cap "x3/x57.VPWR" "x4/D[5]" 0.0380067
cap "vss_sw[3]" "x3/a_6844_2640#" 0.00607088
cap "x3/check[0]" "x4/D[5]" 25.9458
cap "vss_sw[3]" "x3/a_6546_2340#" 0.00471962
cap "vss_sw[3]" "x3/a_6845_2340#" 0.00471962
cap "x3/a_4453_2340#" "vss_sw[2]" 0.00518593
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x3/check[6]" 0.00178215
cap "x4/x30.VGND" "x3/check[5]" 4.9476
cap "m1_10529_2637#" "x3/check[6]" 3.46694
cap "x4/D[5]" "vdd_sw[2]" 0.165329
cap "x3/check[0]" "x3/a_5896_2340#" 0.148179
cap "x3/x57.SET_B" "x3/check[5]" 0.167797
cap "m1_12922_2700#" "x4/D[5]" 22.2064
cap "vss_sw[3]" "x3/a_4453_2340#" 0.00471962
cap "vdd_sw[2]" "x3/a_5896_2340#" 0.0197807
cap "x3/x57.VPWR" "x3/check[6]" 0.0132507
cap "x4/D[5]" "x3/x75.RESET_B" 0.146167
cap "x3/check[0]" "x3/check[6]" -0.704225
cap "m1_12922_2700#" "x3/a_5896_2340#" 0.0473204
cap "x4/D[5]" "vss_sw[2]" 0.0342975
cap "x4/D[5]" "x3/a_5991_2340#" 0.327066
cap "x3/check[0]" "x3/x72.D" 0.00295249
cap "x3/x75.RESET_B" "vdd_sw[1]" 0.0471838
cap "x3/a_5896_2340#" "vss_sw[2]" 0.00785337
cap "m1_12922_2700#" "x3/check[6]" 11.5222
cap "x3/a_5991_2340#" "vdd_sw[1]" 0.107039
cap "vss_sw[3]" "x4/D[5]" 0.0253373
cap "x4/x30.VGND" "x4/D[5]" -2.1246
cap "x4/check[3]" "x3/x72.D" 0.00291121
cap "x4/D[5]" "x3/x57.SET_B" 0.0834713
cap "vss_sw[3]" "x3/a_5896_2340#" 0.00471962
cap "x4/x30.VGND" "vdd_sw[1]" 0.399476
cap "vdd_sw[4]" "x3/a_6844_2640#" 0.0181265
cap "vdd_sw[4]" "x3/a_6546_2340#" 0.0141384
cap "vdd_sw[4]" "x3/a_6845_2340#" 0.0207443
cap "vdd_sw[3]" "x3/a_6844_2640#" 0.020499
cap "vdd_sw[3]" "x3/a_6546_2340#" 0.0159807
cap "vdd_sw[3]" "x3/a_6845_2340#" 0.0233031
cap "x3/x57.SET_B" "vdd_sw[1]" 0.0256725
cap "x3/a_6304_2366#" "vss_sw[1]" 0.0146295
cap "x4/x30.VGND" "x3/check[6]" -2.6003
cap "m1_10529_2637#" "x3/a_6304_2366#" 0.0566468
cap "vdd_sw[4]" "x3/a_4453_2340#" 0.0186052
cap "x4/check[4]" "x3/a_6844_2640#" 0.274293
cap "x3/a_6010_3239#" "x3/check[0]" 0.00715005
cap "x3/a_6546_2340#" "x4/check[4]" 0.211239
cap "x3/a_6845_2340#" "x4/check[4]" 0.265283
cap "vdd_sw[3]" "x3/a_4453_2340#" 0.0209644
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x3/check[0]" 0.00355861
cap "x3/check[0]" "x3/a_6304_2366#" 0.0478967
cap "m1_10529_2637#" "x3/check[0]" 7.73216
cap "x4/check[4]" "x3/a_4453_2340#" 0.256713
cap "x3/a_6304_2366#" "vdd_sw[2]" 0.0289346
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x4/check[3]" 0.00348366
cap "x3/check[0]" "x3/x57.VPWR" 0.0896554
cap "vdd_sw[4]" "x4/D[5]" 0.0921471
cap "x4/check[3]" "x3/a_6304_2366#" 0.00597262
cap "x3/a_6304_2366#" "m1_12922_2700#" 0.0658839
cap "vdd_sw[3]" "x4/D[5]" 0.120265
cap "x3/a_6844_2640#" "x3/check[5]" 0.176633
cap "x3/a_6546_2340#" "x3/check[5]" 0.137488
cap "x3/a_6845_2340#" "x3/check[5]" 0.179272
cap "x3/check[6]" "x3/a_4854_3213#" 0.00834615
cap "x4/D[5]" "x3/x75.Q" 0.0221087
cap "vss_sw[1]" "x3/x75.RESET_B" 0.021509
cap "vdd_sw[4]" "x3/a_5896_2340#" 0.0153766
cap "x3/x75.VPWR" "x4/D[5]" 0.0013464
cap "m1_10529_2637#" "x3/x75.RESET_B" 0.0817952
cap "x3/a_6304_2366#" "vss_sw[2]" 0.00518593
cap "vdd_sw[3]" "x3/a_5896_2340#" 0.0173732
cap "x4/check[3]" "x3/x57.VPWR" 0.0729623
cap "vss_sw[1]" "x3/a_5991_2340#" 0.0441938
cap "m1_10529_2637#" "x3/a_5991_2340#" 0.184815
cap "x3/check[0]" "m1_12922_2700#" 22.0527
cap "x4/D[5]" "x4/check[4]" 23.3808
cap "x3/a_4453_2340#" "x3/check[5]" 0.169878
cap "x3/check[0]" "x3/x75.RESET_B" 0.0689711
cap "vss_sw[3]" "x3/a_6304_2366#" 0.00471962
cap "x3/a_5896_2340#" "x4/check[4]" 0.227235
cap "vss_sw[1]" "x4/x30.VGND" 0.154922
cap "x3/check[0]" "x3/a_5991_2340#" 0.0186136
cap "m1_10529_2637#" "x4/x30.VGND" 0.845331
cap "vdd_sw[2]" "x3/x75.RESET_B" 0.0413769
cap "vss_sw[1]" "x3/x57.SET_B" 0.0113572
cap "m1_10529_2637#" "x3/x57.SET_B" 0.0457017
cap "x4/x30.VPWR" "x4/D[5]" 0.253242
cap "vdd_sw[2]" "x3/a_5991_2340#" 0.0939045
cap "m1_12922_2700#" "x3/x75.RESET_B" 0.0954061
cap "x4/D[5]" "x3/a_6844_2640#" 0.0877303
cap "x3/check[6]" "x4/check[4]" 12.828
cap "x3/a_6546_2340#" "x4/D[5]" 0.0682593
cap "x3/a_6845_2340#" "x4/D[5]" 0.0907206
cap "x4/D[5]" "x3/check[5]" 30.9732
cap "m1_12922_2700#" "x3/a_5991_2340#" 0.215183
cap "x3/check[0]" "x4/x30.VGND" -4.11853
cap "x3/x75.RESET_B" "vss_sw[2]" 0.0113296
cap "x3/a_5844_3239#" "x4/D[5]" 0.0182554
cap "x3/check[0]" "x3/x57.SET_B" 0.0382551
cap "x3/a_6844_2640#" "vdd_sw[1]" 0.0268042
cap "x3/a_6546_2340#" "vdd_sw[1]" 0.0208753
cap "x3/a_5896_2340#" "x3/check[5]" 0.148007
cap "x3/a_6845_2340#" "vdd_sw[1]" 0.030009
cap "x4/x30.VGND" "vdd_sw[2]" 0.339021
cap "x4/check[3]" "x3/a_6605_3239#" 0.00013022
cap "x3/a_5991_2340#" "vss_sw[2]" 0.0298585
cap "x4/D[5]" "x3/a_4453_2340#" 0.0852347
cap "x4/x30.VGND" "m1_12922_2700#" 1.05177
cap "x4/check[3]" "x4/x30.VGND" 0.211366
cap "vdd_sw[2]" "x3/x57.SET_B" 0.0223913
cap "x4/x30.VPWR" "x3/check[6]" 0.0411715
cap "m1_12922_2700#" "x3/x57.SET_B" 0.0536506
cap "vss_sw[3]" "x3/x75.RESET_B" 0.00471962
cap "x4/check[3]" "x3/x57.SET_B" 0.00802916
cap "x3/check[6]" "x3/check[5]" 17.4542
cap "x3/a_4453_2340#" "vdd_sw[1]" 0.0271868
cap "vss_sw[3]" "x3/a_5991_2340#" 0.0145139
cap "x4/x30.VGND" "vss_sw[2]" 0.139608
cap "x3/x57.SET_B" "vss_sw[2]" 0.0103486
cap "x3/check[6]" "x3/a_4453_2340#" 0.166077
cap "vdd_sw[4]" "x3/a_6304_2366#" 0.0227432
cap "vdd_sw[3]" "x3/a_6304_2366#" 0.0255617
cap "vss_sw[3]" "x4/x30.VGND" 0.126278
cap "x4/D[5]" "x3/a_5896_2340#" 0.120947
cap "vss_sw[3]" "x3/x57.SET_B" 0.00471962
cap "x4/D[5]" "vdd_sw[1]" 0.243353
cap "x3/check[0]" "x4/D[4]" 2.86739
cap "x3/a_6304_2366#" "x4/check[4]" 0.293233
cap "x3/a_5896_2340#" "vdd_sw[1]" 0.0226716
cap "x4/D[5]" "x3/check[6]" 12.9066
cap "m1_10529_2637#" "x3/a_8383_2340#" 0.0151123
cap "x3/x72.VGND" "vss_sw[2]" 0.14008
cap "x3/a_6845_2340#" "vss_sw[1]" 0.0234689
cap "x3/a_6844_2640#" "vss_sw[3]" 0.00471962
cap "x3/D[0]" "x3/check[0]" 1.38619
cap "x3/a_7317_2550#" "vdd_sw[2]" 0.0211974
cap "x4/check[3]" "x3/x72.VGND" 0.542346
cap "x3/x72.VGND" "vdd_sw[3]" 0.291652
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" "x3/D[0]" 0.00778389
cap "x3/a_6845_2340#" "vdd_sw[4]" 0.000932348
cap "x3/a_6845_2340#" "m1_12922_2700#" 0.111491
cap "x3/D[0]" "vdd_sw[1]" 0.192254
cap "x3/a_7049_2340#" "vss_sw[1]" 0.0183245
cap "x3/a_6845_2340#" "x3/check[5]" 0.613354
cap "x3/D[5]" "x3/a_6304_2366#" 0.0960064
cap "x3/D[0]" "m1_10529_2637#" 10.8591
cap "x4/D[4]" "x3/check[0]" 3.77551
cap "x3/a_8288_2340#" "x3/D[0]" 0.167279
cap "x3/a_8288_2340#" "m1_14907_3096#" 0.227235
cap "x3/D[0]" "x3/a_8383_2340#" 0.0692864
cap "x3/check[5]" "x3/x60.VPWR" 0.0182261
cap "m1_14907_3096#" "x3/a_8383_2340#" 0.0940961
cap "x3/a_6845_2340#" "vss_sw[2]" 0.0153854
cap "x3/a_7049_2340#" "vdd_sw[4]" 0.0344123
cap "x3/x72.D" "x3/check[0]" 0.0390702
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" "x3/check[1]" 0.0215098
cap "x4/D[4]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" 0.00778389
cap "x3/a_7049_2340#" "m1_12922_2700#" 0.102411
cap "x3/D[0]" "x4/VDD" 0.172792
cap "x4/D[4]" "vdd_sw[1]" 0.102
cap "x3/check[5]" "x3/a_7049_2340#" 0.313588
cap "x3/a_6845_2340#" "x4/check[3]" 0.067778
cap "x3/a_6845_2340#" "vdd_sw[3]" 0.041472
cap "x4/D[4]" "m1_10529_2637#" 9.47259
cap "x3/a_8288_2340#" "x3/check[1]" 0.0151897
cap "x4/D[4]" "x3/a_8288_2340#" 0.0586224
cap "x3/x57.SET_B" "x3/check[0]" 0.0478002
cap "x4/D[4]" "x3/a_8383_2340#" 0.022631
cap "x3/check[1]" "x3/a_8383_2340#" 0.0935619
cap "x3/a_7049_2340#" "vss_sw[2]" 0.0128032
cap "x3/x72.D" "vdd_sw[1]" 0.026487
cap "vss_sw[1]" "x3/a_7317_2550#" 0.0108852
cap "x3/x72.D" "m1_10529_2637#" 0.0464991
cap "x3/check[5]" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00526267
cap "x3/a_6844_2640#" "vdd_sw[2]" 0.0302267
cap "x4/VDD" "x3/check[1]" 0.0418359
cap "x4/D[4]" "x4/VDD" 0.286202
cap "x3/D[0]" "m1_14907_3096#" 16.5006
cap "x3/a_7049_2340#" "x4/check[3]" 0.0627627
cap "x3/a_7049_2340#" "vdd_sw[3]" 0.0387589
cap "x3/x57.SET_B" "vdd_sw[1]" 0.0318094
cap "m1_10529_2637#" "x3/x57.SET_B" 0.0573522
cap "vdd_sw[4]" "x3/a_7317_2550#" 0.0165454
cap "x4/D[4]" "x3/a_7185_2366#" 0.0566675
cap "x3/a_7317_2550#" "m1_12922_2700#" 0.0498461
cap "x3/check[5]" "x3/a_7317_2550#" 0.153748
cap "x3/D[0]" "x3/check[1]" 0.23088
cap "x4/D[4]" "x3/D[0]" 48.5448
cap "x4/D[4]" "m1_14907_3096#" 17.8808
cap "x3/a_7317_2550#" "vss_sw[2]" 0.00518593
cap "x3/D[0]" "x3/x72.D" 0.00499238
cap "x3/x72.D" "m1_14907_3096#" 0.259445
cap "x3/x72.VGND" "x3/check[0]" 0.671121
cap "x4/check[3]" "x3/a_7317_2550#" 0.0303871
cap "x3/a_7317_2550#" "vdd_sw[3]" 0.0186574
cap "x4/D[4]" "x3/check[1]" 0.851878
cap "m1_14907_3096#" "x3/x57.SET_B" 0.40647
cap "x3/a_6844_2640#" "vss_sw[1]" 0.0157039
cap "x3/x72.D" "x3/check[1]" 0.00122479
cap "x4/D[4]" "x3/x72.D" 0.0755259
cap "x3/x72.VGND" "vdd_sw[1]" 0.400827
cap "x4/D[4]" "x3/a_7263_2648#" 0.0328341
cap "x3/x72.VGND" "m1_10529_2637#" 0.84819
cap "x3/D[0]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 0.0329673
cap "x3/D[5]" "x3/a_8288_2340#" 0.0736212
cap "x4/D[4]" "x3/x57.SET_B" 0.101026
cap "x3/a_6844_2640#" "vdd_sw[4]" 0.150576
cap "x3/D[5]" "x3/a_8383_2340#" 0.0289374
cap "x3/a_6844_2640#" "m1_12922_2700#" 0.0694632
cap "vss_sw[3]" "x3/a_6304_2366#" 0.00471962
cap "x3/a_6845_2340#" "x3/check[0]" 0.0798912
cap "x3/a_6844_2640#" "x3/check[5]" 0.381165
cap "x3/a_6844_2640#" "vss_sw[2]" 0.00867142
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x3/check[1]" 0.00846487
cap "x4/D[4]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 0.0531902
cap "x3/a_6845_2340#" "vdd_sw[1]" 0.0539671
cap "x3/a_7049_2340#" "x3/check[0]" 0.0737794
cap "x3/D[0]" "x3/x72.VGND" -1.31
cap "x3/a_6845_2340#" "m1_10529_2637#" 0.0951962
cap "x3/a_6844_2640#" "x4/check[3]" 0.0429145
cap "x3/x72.VGND" "m1_14907_3096#" 755.89
cap "x3/check[5]" "vdd_sw[2]" 0.136458
cap "x3/a_6844_2640#" "vdd_sw[3]" 0.0266722
cap "x3/D[5]" "x3/D[0]" 20.3675
cap "x3/a_7049_2340#" "vdd_sw[1]" 0.05022
cap "x3/a_7049_2340#" "m1_10529_2637#" 0.0876632
cap "x3/x72.VGND" "x3/check[1]" 0.0242089
cap "x3/check[5]" "x3/a_7246_3213#" 0.0416965
cap "x4/D[4]" "x3/x72.VGND" -2.19614
cap "x3/D[5]" "x4/D[4]" 19.8421
cap "vdd_sw[2]" "x3/a_6304_2366#" 0.0275349
cap "x3/a_7317_2550#" "x3/check[0]" 0.0357833
cap "x3/a_6845_2340#" "x3/D[0]" 0.14164
cap "x3/a_6845_2340#" "m1_14907_3096#" 0.52771
cap "x3/D[5]" "x3/x72.D" 0.0839473
cap "x4/D[4]" "x3/x72.SET_B" 0.00271572
cap "x3/D[0]" "x3/x60.VPWR" 0.203414
cap "x3/check[5]" "x4/check[2]" -1.02282
cap "x3/a_7317_2550#" "vdd_sw[1]" 0.0242391
cap "x3/D[5]" "x3/x57.SET_B" 0.107171
cap "x3/check[5]" "vss_sw[1]" 0.0281636
cap "x3/a_7049_2340#" "m1_14907_3096#" 0.472404
cap "x4/D[4]" "x3/a_6845_2340#" 0.144226
cap "m1_10529_2637#" "x3/a_7317_2550#" 0.0425965
cap "x3/x60.VPWR" "x3/check[1]" 0.0233714
cap "x4/D[4]" "x3/x60.VPWR" 0.160694
cap "x3/D[0]" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00671279
cap "x3/check[5]" "m1_12922_2700#" 22.16
cap "x4/D[4]" "x3/a_7049_2340#" 0.193389
cap "x3/check[5]" "x3/a_7953_3239#" 0.0507754
cap "x3/check[5]" "vss_sw[2]" 0.0236867
cap "x3/check[5]" "x3/x72.VPWR" 0.00851596
cap "vss_sw[1]" "x3/a_6304_2366#" 0.0143313
cap "x3/a_6844_2640#" "x3/check[0]" 0.050326
cap "x3/check[1]" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00145578
cap "x3/a_7317_2550#" "m1_14907_3096#" 0.233129
cap "x4/D[4]" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.010404
cap "x3/check[5]" "x4/check[3]" 0.6686
cap "x3/D[5]" "x3/x72.VGND" 2.0246
cap "x3/check[5]" "vdd_sw[3]" 0.094935
cap "vdd_sw[4]" "x3/a_6304_2366#" 0.02161
cap "m1_12922_2700#" "x3/a_6304_2366#" 0.06312
cap "x3/a_6844_2640#" "vdd_sw[1]" 0.0344665
cap "x3/check[5]" "x3/a_6304_2366#" 0.190156
cap "x4/D[4]" "x3/a_7317_2550#" 0.0614971
cap "x3/a_6844_2640#" "m1_10529_2637#" 0.0596267
cap "x3/a_6304_2366#" "vss_sw[2]" 0.00518593
cap "x4/check[3]" "x3/a_6304_2366#" 0.0390457
cap "vdd_sw[3]" "x3/a_6304_2366#" 0.0243056
cap "x3/D[5]" "x3/a_6845_2340#" 0.172348
cap "x3/check[1]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" 0.00248553
cap "x3/a_8288_2340#" "vdd_sw[2]" 0.0197807
cap "x3/a_8383_2340#" "vdd_sw[2]" 0.00701479
cap "vss_sw[3]" "x3/x72.D" 0.02282
cap "x4/D[4]" "x3/a_8236_3239#" 0.0207762
cap "x3/a_6844_2640#" "m1_14907_3096#" 0.31471
cap "x3/D[5]" "x3/a_7049_2340#" 0.157277
cap "vss_sw[3]" "x3/x57.SET_B" 0.369567
cap "x4/D[4]" "x3/a_6844_2640#" 0.0985233
cap "x3/D[0]" "vdd_sw[2]" 0.126229
cap "x3/check[5]" "x3/check[0]" 1.58914
cap "x3/D[5]" "x3/a_7317_2550#" 0.0768954
cap "x3/a_8288_2340#" "vss_sw[1]" 0.0100528
cap "x4/D[4]" "vdd_sw[2]" 0.0674933
cap "vss_sw[1]" "x3/a_8383_2340#" 0.00342957
cap "x3/x72.D" "vdd_sw[2]" 0.0231697
cap "x3/check[5]" "vdd_sw[1]" 0.210138
cap "vss_sw[3]" "x3/x72.VGND" 0.134395
cap "x3/a_8288_2340#" "m1_12922_2700#" 0.0473204
cap "x3/check[5]" "m1_10529_2637#" 14.5042
cap "x3/a_8383_2340#" "m1_12922_2700#" 0.0179612
cap "vdd_sw[2]" "x3/x57.SET_B" 0.0276921
cap "x3/a_6304_2366#" "x3/check[0]" 0.0457688
cap "x3/a_8288_2340#" "vss_sw[2]" 0.00785337
cap "x3/D[0]" "vss_sw[1]" 0.0269627
cap "x3/a_8383_2340#" "vss_sw[2]" 0.00311156
cap "x3/check[5]" "x4/VDD" 0.199392
cap "x4/D[4]" "x3/a_6759_3213#" 0.00147068
cap "x3/a_8288_2340#" "x4/check[3]" 0.0285745
cap "x4/D[4]" "x4/check[2]" -1.83904
cap "x3/a_8288_2340#" "vdd_sw[3]" 0.0173732
cap "x4/check[3]" "x3/a_8383_2340#" 0.0104395
cap "x3/a_6304_2366#" "vdd_sw[1]" 0.0313852
cap "vdd_sw[3]" "x3/a_8383_2340#" 0.0061111
cap "x3/D[0]" "m1_12922_2700#" 17.0373
cap "m1_10529_2637#" "x3/a_6304_2366#" 0.0542027
cap "x3/a_6845_2340#" "vss_sw[3]" 0.00596132
cap "x3/check[5]" "x3/D[0]" 4.46285
cap "x4/D[4]" "vss_sw[1]" 0.0189954
cap "x3/D[5]" "x3/a_6844_2640#" 0.105756
cap "x3/check[5]" "m1_14907_3096#" 24.904
cap "x3/D[0]" "x3/x72.VPWR" 0.051693
cap "x3/D[0]" "vss_sw[2]" 0.0227447
cap "x3/x72.D" "vss_sw[1]" 0.0108797
cap "x3/a_7049_2340#" "vss_sw[3]" 0.00943925
cap "x4/D[4]" "m1_12922_2700#" 12.5246
cap "x3/x72.VGND" "vdd_sw[2]" 0.340167
cap "x3/D[0]" "x4/check[3]" 0.593161
cap "x3/check[5]" "x3/check[1]" 0.104378
cap "x4/D[4]" "x3/check[5]" 32.9551
cap "x3/D[0]" "vdd_sw[3]" 0.0886026
cap "x4/D[4]" "x3/a_7181_3239#" 0.0164839
cap "vss_sw[1]" "x3/x57.SET_B" 0.0139518
cap "x3/x72.D" "m1_12922_2700#" 0.0544061
cap "x4/D[4]" "x3/x72.VPWR" 0.00639624
cap "x4/D[4]" "vss_sw[2]" 0.0139668
cap "m1_14907_3096#" "x3/a_6304_2366#" 0.283997
cap "x3/check[5]" "x3/x72.D" 0.172078
cap "vdd_sw[4]" "x3/x57.SET_B" 0.0169247
cap "x3/x72.D" "vss_sw[2]" 0.00717025
cap "x4/D[4]" "x4/check[3]" 0.350053
cap "m1_12922_2700#" "x3/x57.SET_B" 0.0676407
cap "x4/D[4]" "vdd_sw[3]" 0.0488974
cap "x3/check[5]" "x3/x57.SET_B" 0.219672
cap "x4/check[3]" "x3/x72.D" 0.0331868
cap "x4/D[4]" "x3/a_6304_2366#" 0.399477
cap "vss_sw[3]" "x3/a_7317_2550#" 0.00471962
cap "x3/a_6845_2340#" "vdd_sw[2]" 0.0471556
cap "x3/x72.D" "vdd_sw[3]" 0.0203991
cap "x3/x57.SET_B" "vss_sw[2]" 0.0127042
cap "x3/check[5]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 0.0411151
cap "x4/check[3]" "x3/x57.SET_B" 0.0403176
cap "vdd_sw[3]" "x3/x57.SET_B" 0.0242747
cap "x3/x72.VGND" "vss_sw[1]" 0.155446
cap "x3/a_7049_2340#" "vdd_sw[2]" 0.0439788
cap "x3/a_8288_2340#" "x3/check[0]" 0.0337527
cap "x3/a_8383_2340#" "x3/check[0]" 0.0124831
cap "vdd_sw[4]" "x3/x72.VGND" 0.297653
cap "x3/x72.VGND" "m1_12922_2700#" 1.05533
cap "x3/a_8288_2340#" "vdd_sw[1]" 0.0226716
cap "x3/check[5]" "x3/x72.VGND" -0.741208
cap "x4/D[4]" "x3/a_7072_3239#" 0.00697444
cap "x3/a_8383_2340#" "vdd_sw[1]" 0.00811198
cap "x3/D[5]" "x3/check[5]" 22.3628
cap "x3/a_8288_2340#" "m1_10529_2637#" 0.0403142
cap "x3/D[0]" "x3/x72.VGND" 9.96119
cap "m1_12922_2700#" "x3/a_8696_2366#" 0.129004
cap "x4/check[2]" "x3/x69.D" 0.00596278
cap "x4/check[3]" "x3/a_9236_2640#" 0.0338571
cap "x3/a_8288_2340#" "x3/check[1]" 0.11437
cap "x3/D[0]" "x3/a_8696_2366#" 0.42731
cap "m1_15309_2824#" "x4/check[2]" -0.274848
cap "x3/x60.SET_B" "m1_10529_2637#" 0.0457017
cap "x4/D[3]" "m1_12922_2700#" -0.356527
cap "x3/a_9236_2640#" "vdd_sw[3]" 0.020499
cap "m1_10529_2637#" "x3/a_8938_2340#" 0.0372372
cap "vdd_sw[1]" "x3/a_8383_2340#" 0.0989267
cap "x4/check[3]" "x3/a_9709_2550#" 0.0303871
cap "x4/D[3]" "x3/D[0]" 0.00778604
cap "x4/check[3]" "x3/x60.RESET_B" 0.0587174
cap "x4/D[4]" "x3/check[1]" 21.7692
cap "x3/a_8383_2340#" "m1_16434_2561#" 0.143596
cap "x4/D[3]" "x3/x72.VPWR" 0.0248828
cap "x3/a_9237_2340#" "vdd_sw[2]" 0.0275151
cap "vdd_sw[3]" "x3/a_9709_2550#" 0.0186574
cap "x3/x60.RESET_B" "vdd_sw[3]" 0.0364814
cap "m1_10529_2637#" "x3/a_9441_2340#" 0.0488377
cap "x3/check[5]" "x4/check[2]" -1.01188
cap "x4/D[3]" "x3/a_9236_2640#" 0.0211226
cap "x4/D[4]" "x3/a_8383_2340#" 0.240982
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/check[2]" 0.00594951
cap "x3/x60.SET_B" "x4/check[2]" 0.0354023
cap "x3/a_8938_2340#" "x4/check[2]" 0.215284
cap "x3/x60.SET_B" "x3/check[4]" 0.259142
cap "x3/a_8938_2340#" "x3/check[4]" 0.211239
cap "vdd_sw[1]" "x3/a_9236_2640#" 0.0268042
cap "m1_10529_2637#" "x3/x72.VGND" 0.84819
cap "x4/D[3]" "x3/a_9709_2550#" 0.0989394
cap "x3/a_9236_2640#" "m1_16434_2561#" 0.0400388
cap "x3/a_8383_2340#" "vss_sw[2]" 0.0267469
cap "x4/check[3]" "x3/a_9237_2340#" 0.0387508
cap "m1_10529_2637#" "x3/a_8696_2366#" 0.11085
cap "vss_sw[1]" "x3/x60.SET_B" 0.0113572
cap "vss_sw[1]" "x3/a_8938_2340#" 0.00923252
cap "x3/a_9441_2340#" "x4/check[2]" 0.147934
cap "vdd_sw[1]" "x3/a_9709_2550#" 0.0242391
cap "x3/a_9441_2340#" "x3/check[4]" 0.263944
cap "vdd_sw[1]" "x3/x60.RESET_B" 0.0471401
cap "x3/a_8383_2340#" "x3/check[1]" 0.0119709
cap "x3/a_9237_2340#" "vdd_sw[3]" 0.0243362
cap "x3/a_9709_2550#" "m1_16434_2561#" 0.0357833
cap "m1_10529_2637#" "x4/D[3]" -0.269431
cap "x3/x60.RESET_B" "m1_16434_2561#" 0.0688932
cap "x4/D[3]" "x3/a_9550_3605#" 0.00510423
cap "x4/D[4]" "x3/a_9236_2640#" 0.0697748
cap "x4/D[3]" "x3/a_9638_3213#" 0.00956405
cap "m1_12922_2700#" "x3/check[1]" 20.3639
cap "vss_sw[1]" "x3/a_9441_2340#" 0.0126086
cap "x4/check[2]" "x3/x72.VGND" 3.01503
cap "x3/check[4]" "x3/x72.VGND" 755.89
cap "x3/D[0]" "x3/check[1]" 25.5501
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x4/D[3]" 0.00712581
cap "x3/x69.SET_B" "x4/check[2]" 0.00338964
cap "x3/a_8696_2366#" "x4/check[2]" 0.179982
cap "x3/a_9236_2640#" "vss_sw[2]" 0.0106419
cap "x4/D[3]" "x3/a_9237_2340#" 0.0133593
cap "x4/D[4]" "x3/a_9709_2550#" 0.0614971
cap "x3/a_8696_2366#" "x3/check[4]" 0.57723
cap "x4/D[4]" "x3/x60.RESET_B" 0.117083
cap "x3/x60.SET_B" "m1_15309_2824#" 0.0834713
cap "x4/D[3]" "x3/a_9151_3213#" 0.00271572
cap "m1_15309_2824#" "x3/a_8938_2340#" 0.0682593
cap "vss_sw[1]" "x3/x72.VGND" 0.155446
cap "x3/a_8383_2340#" "m1_12922_2700#" 0.197222
cap "x4/D[3]" "x4/check[2]" 0.00423145
cap "x4/D[3]" "x4/VDD" 0.0287502
cap "x3/check[1]" "x3/a_9236_2640#" 0.0289788
cap "vdd_sw[1]" "x3/a_9237_2340#" 0.0312964
cap "x3/a_8383_2340#" "x3/D[0]" 0.64636
cap "vss_sw[2]" "x3/a_9709_2550#" 0.00518593
cap "x4/D[3]" "x3/check[4]" 9.67842
cap "vss_sw[1]" "x3/a_8696_2366#" 0.0289608
cap "x3/x60.RESET_B" "vss_sw[2]" 0.0109959
cap "x3/a_9237_2340#" "m1_16434_2561#" 0.0453023
cap "x4/check[2]" "x3/D[1]" 0.00481107
cap "x3/a_9441_2340#" "m1_15309_2824#" 0.0875797
cap "x3/check[1]" "x3/a_9709_2550#" 0.0261105
cap "x3/check[1]" "x3/x60.RESET_B" 0.0506227
cap "x4/D[3]" "x3/a_9655_2648#" 0.0421534
cap "x4/D[4]" "x3/a_9237_2340#" 0.0758965
cap "x3/x60.SET_B" "vdd_sw[2]" 0.0223913
cap "x3/a_8938_2340#" "vdd_sw[2]" 0.0182037
cap "m1_12922_2700#" "x3/a_9236_2640#" 0.0562545
cap "m1_15309_2824#" "x3/x72.VGND" 2.0246
cap "x3/D[0]" "x3/a_9236_2640#" 0.200505
cap "m1_10529_2637#" "x3/check[1]" 7.24085
cap "x4/D[4]" "x4/check[2]" -1.90885
cap "m1_15309_2824#" "x3/a_8696_2366#" 0.195861
cap "x3/a_9237_2340#" "vss_sw[2]" 0.00518593
cap "x4/D[3]" "x3/x60.VPWR" 0.0515508
cap "x4/D[3]" "x3/x69.D" 0.00561489
cap "m1_12922_2700#" "x3/a_9709_2550#" 0.0498461
cap "x3/a_9441_2340#" "vdd_sw[2]" 0.0244621
cap "m1_12922_2700#" "x3/x60.RESET_B" 0.0952817
cap "x3/a_8236_3239#" "x4/check[2]" 0.00251024
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x3/check[1]" 0.0016984
cap "x3/D[0]" "x3/a_9709_2550#" 0.172257
cap "x4/D[3]" "m1_15309_2824#" -0.356527
cap "x3/D[0]" "x3/x60.RESET_B" 0.334011
cap "x3/x60.SET_B" "x4/check[3]" 0.0323774
cap "x3/a_9172_2732#" "x4/check[2]" 0.0268422
cap "x3/check[1]" "x3/a_9237_2340#" 0.033514
cap "m1_10529_2637#" "x3/a_8383_2340#" 0.169703
cap "x4/check[3]" "x3/a_8938_2340#" 0.0263456
cap "x3/x72.VGND" "vdd_sw[2]" 0.340167
cap "x3/check[1]" "x4/check[2]" 20.4342
cap "x3/x60.SET_B" "vdd_sw[3]" 0.0196592
cap "x3/check[1]" "x4/VDD" 0.0488085
cap "x3/a_8938_2340#" "vdd_sw[3]" 0.0159807
cap "x3/check[1]" "x3/check[4]" 22.3746
cap "x3/a_8696_2366#" "vdd_sw[2]" 0.0564695
cap "x3/a_9441_2340#" "x4/check[3]" 0.0349508
cap "m1_12922_2700#" "x3/a_9237_2340#" 0.0621414
cap "x4/D[3]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 0.00879529
cap "x3/x60.SET_B" "x4/D[3]" 0.0277952
cap "x3/a_9441_2340#" "vdd_sw[3]" 0.021549
cap "m1_10529_2637#" "x3/a_9236_2640#" 0.0478783
cap "x3/a_8383_2340#" "x3/check[4]" 0.876482
cap "x3/D[0]" "x3/a_9237_2340#" 0.203015
cap "x4/check[3]" "x3/x72.VGND" 0.542346
cap "x4/D[3]" "x3/a_9573_3239#" 0.0197943
cap "m1_12922_2700#" "x4/check[2]" -0.274848
cap "x4/check[3]" "x3/a_8696_2366#" 0.0799562
cap "x3/x60.SET_B" "vdd_sw[1]" 0.0256725
cap "x3/D[0]" "x4/check[2]" 0.0146402
cap "x3/a_8997_3239#" "x4/check[2]" 0.00399014
cap "vss_sw[1]" "x3/a_8383_2340#" 0.0407642
cap "vdd_sw[1]" "x3/a_8938_2340#" 0.0208753
cap "x4/check[2]" "x3/a_8857_3213#" 0.0233489
cap "x4/check[2]" "x3/x72.VPWR" 0.0246869
cap "x3/x60.SET_B" "m1_16434_2561#" 0.0382551
cap "m1_10529_2637#" "x3/a_9709_2550#" 0.0425965
cap "vdd_sw[3]" "x3/x72.VGND" 0.291652
cap "m1_10529_2637#" "x3/x60.RESET_B" 0.0816956
cap "x3/a_9441_2340#" "x4/D[3]" 0.198475
cap "x3/check[1]" "x3/x60.VPWR" 0.0160919
cap "x3/a_8938_2340#" "m1_16434_2561#" 0.0311461
cap "x3/a_8696_2366#" "vdd_sw[3]" 0.0498673
cap "x3/check[1]" "x3/x69.D" 0.00142892
cap "x3/a_9236_2640#" "x4/check[2]" 0.24276
cap "x3/check[1]" "m1_15309_2824#" 24.76
cap "vdd_sw[1]" "x3/a_9441_2340#" 0.0279456
cap "x3/a_9236_2640#" "x3/check[4]" 0.274293
cap "x3/a_9172_2366#" "x4/check[2]" 0.0287164
cap "x3/x60.SET_B" "x4/D[4]" 0.0664683
cap "x4/D[3]" "x3/x72.VGND" 1.64353
cap "x3/a_9441_2340#" "m1_16434_2561#" 0.0410965
cap "x4/D[4]" "x3/a_8938_2340#" 0.0542718
cap "x3/x69.SET_B" "x4/D[3]" 0.00330049
cap "x4/D[3]" "x3/a_8696_2366#" 0.576459
cap "x4/check[2]" "x3/a_9709_2550#" 0.130655
cap "vss_sw[1]" "x3/a_9236_2640#" 0.0116851
cap "x3/a_8383_2340#" "m1_15309_2824#" 0.298129
cap "x3/x60.SET_B" "vss_sw[2]" 0.0103486
cap "x3/check[4]" "x3/a_9709_2550#" 0.233129
cap "vdd_sw[1]" "x3/x72.VGND" 0.400827
cap "x4/D[3]" "x3/a_9464_3239#" 0.00832885
cap "x3/x60.RESET_B" "x3/check[4]" 0.478354
cap "x3/a_8938_2340#" "vss_sw[2]" 0.00562309
cap "m1_10529_2637#" "x3/a_9237_2340#" 0.0534982
cap "x3/x72.VGND" "m1_16434_2561#" 0.671121
cap "vdd_sw[1]" "x3/a_8696_2366#" 0.064337
cap "x4/D[4]" "x3/a_9441_2340#" 0.0702259
cap "x3/a_8696_2366#" "m1_16434_2561#" 0.0936655
cap "vss_sw[1]" "x3/a_9709_2550#" 0.0108852
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x3/check[1]" 0.00987568
cap "x3/x60.SET_B" "x3/check[1]" 0.0277347
cap "m1_10529_2637#" "x4/check[2]" -0.108515
cap "vss_sw[1]" "x3/x60.RESET_B" 0.0214951
cap "x3/check[1]" "x3/a_8938_2340#" 0.0225586
cap "x4/D[3]" "x3/D[1]" 0.010218
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" "x3/check[1]" 0.00289978
cap "x3/a_9441_2340#" "vss_sw[2]" 0.00761724
cap "x4/check[2]" "x3/a_8402_3239#" 0.00305119
cap "x4/D[4]" "x3/x72.VGND" 1.4322
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x4/check[2]" 0.00768539
cap "x4/D[4]" "x3/a_8696_2366#" 0.157948
cap "x3/a_8383_2340#" "vdd_sw[2]" 0.0868897
cap "m1_15309_2824#" "x3/a_9236_2640#" 0.0877303
cap "x3/a_9237_2340#" "x4/check[2]" 0.913586
cap "x3/a_9441_2340#" "x3/check[1]" 0.0300699
cap "x3/a_9237_2340#" "x3/check[4]" 0.272876
cap "vss_sw[2]" "x3/x72.VGND" 0.14008
cap "x4/check[2]" "x3/a_9151_3213#" 0.0150899
cap "x3/x60.SET_B" "m1_12922_2700#" 0.0536506
cap "x3/a_8696_2366#" "vss_sw[2]" 0.0103719
cap "x4/VDD" "x4/check[2]" 0.0145376
cap "x4/D[4]" "x4/D[3]" -0.347728
cap "m1_12922_2700#" "x3/a_8938_2340#" 0.0437498
cap "x3/check[4]" "x4/check[2]" 1.50378
cap "x3/x60.SET_B" "x3/D[0]" 0.189899
cap "m1_15309_2824#" "x3/a_9709_2550#" 0.0768954
cap "m1_15309_2824#" "x3/x60.RESET_B" 0.145936
cap "vss_sw[1]" "x3/a_9237_2340#" 0.0116124
cap "x3/D[0]" "x3/a_8938_2340#" 0.155735
cap "x3/check[1]" "x3/x72.VGND" -4.02052
cap "x4/check[3]" "x3/a_8383_2340#" 0.122723
cap "x3/check[1]" "x3/a_8696_2366#" 0.0690194
cap "x4/D[3]" "x3/a_9577_2366#" 0.0900348
cap "x3/a_9236_2640#" "vdd_sw[2]" 0.0233625
cap "x3/a_9441_2340#" "m1_12922_2700#" 0.0570551
cap "x3/a_9441_2340#" "x3/D[0]" 0.19469
cap "x3/a_8383_2340#" "vdd_sw[3]" 0.0767766
cap "x4/D[3]" "x3/check[1]" 0.0114478
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" "x3/check[1]" 0.0250948
cap "x3/a_9709_2550#" "vdd_sw[2]" 0.0211974
cap "m1_12922_2700#" "x3/x72.VGND" 1.05533
cap "x3/x60.RESET_B" "vdd_sw[2]" 0.0413407
cap "x3/x60.VPWR" "x4/check[2]" 0.147705
cap "m1_15309_2824#" "x3/a_9237_2340#" 0.0938777
cap "x3/x69.VGND" "m1_15309_2824#" 1.98137
cap "x4/D[3]" "x3/a_10628_3239#" 0.0311781
cap "x3/x69.D" "x3/check[4]" 0.265681
cap "x3/x69.D" "vdd_sw[1]" 0.0264773
cap "vss_sw[2]" "x3/a_9237_2340#" 0.0101995
cap "x4/check[2]" "m1_18599_3018#" 22.0754
cap "vdd_sw[1]" "x3/a_10775_2340#" 0.0842493
cap "x3/D[1]" "m1_16434_2561#" 1.40955
cap "x3/a_10680_2340#" "m1_10529_2637#" 0.0403142
cap "x3/x69.RESET_B" "m1_10529_2637#" 0.0815963
cap "x3/x60.SET_B" "x3/check[4]" 0.40647
cap "x3/x60.SET_B" "vdd_sw[1]" 0.0318094
cap "vss_sw[2]" "x3/a_9236_2640#" 0.00867142
cap "x4/check[1]" "x3/x69.D" 0.0285129
cap "x3/x69.VGND" "m1_18599_3018#" 37.0397
cap "x3/x69.D" "x3/D[4]" 0.0670873
cap "x3/D[1]" "m1_12922_2700#" 17.1828
cap "x3/check[4]" "x4/check[2]" 23.7064
cap "x4/check[1]" "x3/a_10775_2340#" 0.0903998
cap "vdd_sw[1]" "x4/check[2]" 0.210649
cap "x4/D[3]" "x3/a_9237_2340#" 0.218188
cap "x3/a_10775_2340#" "x3/D[4]" 0.206703
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x3/check[4]" 0.0326077
cap "x3/D[1]" "x3/x69.D" 0.00620853
cap "x4/check[1]" "x3/x60.SET_B" 0.034442
cap "vdd_sw[3]" "x3/a_9441_2340#" 0.0172099
cap "x3/check[3]" "x3/x69.D" 0.0331733
cap "x3/x60.SET_B" "x3/D[4]" 0.0844427
cap "x3/x69.D" "vdd_sw[2]" 0.0231616
cap "x3/D[1]" "x3/a_10775_2340#" 0.756008
cap "x3/a_9237_2340#" "vss_sw[1]" 0.0234689
cap "x3/a_10680_2340#" "m1_16434_2561#" 0.0337527
cap "x3/check[3]" "x3/a_10775_2340#" 0.104738
cap "x3/x69.RESET_B" "m1_16434_2561#" 0.0688155
cap "x4/D[3]" "x3/a_9236_2640#" 0.135024
cap "vdd_sw[2]" "x3/a_10775_2340#" 0.0739275
cap "x3/x69.VGND" "x3/check[4]" 341.898
cap "x4/VDD" "x4/check[2]" 0.233156
cap "x3/x69.VGND" "vdd_sw[1]" 0.39227
cap "x4/check[1]" "x4/check[2]" 0.337158
cap "x3/check[3]" "x3/x60.SET_B" 0.0403176
cap "x3/D[4]" "x4/check[2]" 22.506
cap "x3/x60.SET_B" "vdd_sw[2]" 0.0276921
cap "x3/a_9236_2640#" "vss_sw[1]" 0.0157039
cap "x4/D[2]" "x4/check[2]" 6.04489
cap "x3/a_10680_2340#" "m1_12922_2700#" 0.0473204
cap "x3/x69.RESET_B" "m1_12922_2700#" 0.0951577
cap "x3/D[1]" "x4/check[2]" 39.756
cap "x3/x69.D" "m1_10529_2637#" 0.0464782
cap "x3/check[3]" "x4/check[2]" 0.671296
cap "x3/a_9237_2340#" "m1_15309_2824#" 0.169191
cap "vdd_sw[2]" "x4/check[2]" 0.136729
cap "x3/a_10775_2340#" "m1_10529_2637#" 0.145188
cap "x3/x69.VGND" "x4/check[1]" 0.437678
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x3/D[1]" 0.0317341
cap "x3/x69.VGND" "x3/D[4]" 1.40162
cap "x3/x60.SET_B" "m1_10529_2637#" 0.0573522
cap "x4/D[3]" "x3/a_11088_2366#" 0.00883861
cap "vss_sw[2]" "x3/a_9441_2340#" 0.00518593
cap "x3/a_9236_2640#" "m1_15309_2824#" 0.105756
cap "x3/x69.VGND" "x3/D[1]" 356.69
cap "x3/a_9638_3213#" "x3/check[4]" -0.00826368
cap "x3/x69.VGND" "x3/check[3]" 0.530768
cap "x3/x69.VGND" "vdd_sw[2]" 0.332905
cap "vss_sw[1]" "x3/a_11088_2366#" 0.0012923
cap "m1_10529_2637#" "x4/check[2]" 14.6731
cap "x4/check[2]" "x3/x63.VPWR" 0.0663385
cap "x3/a_9237_2340#" "m1_18599_3018#" 0.382073
cap "x3/x69.D" "m1_16434_2561#" 0.0390535
cap "x3/x69.VPWR" "x4/D[3]" 0.0201795
cap "x3/a_10680_2340#" "x4/check[2]" 0.47655
cap "x3/a_10775_2340#" "m1_16434_2561#" 0.122698
cap "x4/D[3]" "x3/a_9441_2340#" 0.0895141
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x4/check[2]" 0.00567188
cap "x3/a_9236_2640#" "m1_18599_3018#" 0.232054
cap "x3/x69.VGND" "m1_10529_2637#" 0.830082
cap "x3/x60.SET_B" "m1_16434_2561#" 0.0478002
cap "x4/D[3]" "vss_sw[1]" 0.0283772
cap "x3/x69.D" "m1_12922_2700#" 0.0543804
cap "m1_15309_2824#" "x3/a_11088_2366#" 0.00716662
cap "x3/a_9237_2340#" "x3/check[4]" 0.830347
cap "x3/a_9441_2340#" "vss_sw[1]" 0.00571595
cap "x3/a_9237_2340#" "vdd_sw[1]" 0.0526797
cap "x3/a_10775_2340#" "m1_12922_2700#" 0.16892
cap "m1_16434_2561#" "x4/check[2]" 1.59641
cap "x3/a_10345_3239#" "x3/check[4]" 0.072141
cap "x3/x60.SET_B" "m1_12922_2700#" 0.0676407
cap "x3/check[4]" "x3/a_9236_2640#" 0.798126
cap "vdd_sw[1]" "x3/a_9236_2640#" 0.0344665
cap "x4/D[3]" "m1_15309_2824#" 15.1257
cap "x4/check[1]" "x3/a_9237_2340#" 0.0568324
cap "m1_12922_2700#" "x4/check[2]" 22.422
cap "x3/a_9441_2340#" "m1_15309_2824#" 0.0696969
cap "x3/x69.VGND" "m1_16434_2561#" 0.656794
cap "x3/a_9237_2340#" "x3/D[4]" 0.135029
cap "x3/a_11088_2366#" "m1_18599_3018#" 0.0141948
cap "x3/x69.D" "x4/check[2]" 0.147253
cap "x3/D[1]" "x3/a_9237_2340#" 0.232346
cap "x4/check[1]" "x3/a_9236_2640#" 0.0370084
cap "x3/check[3]" "x3/a_9237_2340#" 0.0662467
cap "x3/a_9236_2640#" "x3/D[4]" 0.0851641
cap "x3/a_10775_2340#" "x4/check[2]" 0.167586
cap "x3/a_9237_2340#" "vdd_sw[2]" 0.0460048
cap "x3/x69.VGND" "m1_12922_2700#" 1.0328
cap "x3/x60.SET_B" "x4/check[2]" 0.192198
cap "vdd_sw[1]" "x3/a_11088_2366#" 0.00267978
cap "x4/D[3]" "m1_18599_3018#" 17.6657
cap "x3/check[3]" "x3/a_9236_2640#" 0.0429145
cap "vdd_sw[2]" "x3/a_9236_2640#" 0.0302267
cap "x3/a_9441_2340#" "m1_18599_3018#" 0.155096
cap "x3/a_9237_2340#" "m1_10529_2637#" 0.0931905
cap "x3/x69.VPWR" "x3/check[4]" 0.0626614
cap "x4/check[1]" "x3/a_11088_2366#" 0.00284093
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/check[2]" 0.0384031
cap "x4/D[3]" "x3/check[4]" 31.8895
cap "x4/D[3]" "vdd_sw[1]" 0.176471
cap "x3/D[4]" "x3/a_11088_2366#" 0.00594469
cap "x3/check[4]" "x3/a_9441_2340#" 0.20846
cap "vdd_sw[1]" "x3/a_9441_2340#" 0.0222744
cap "x3/a_9236_2640#" "m1_10529_2637#" 0.0596267
cap "x3/x69.VGND" "x4/check[2]" -0.478604
cap "x3/check[4]" "vss_sw[1]" 0.0284125
cap "x3/D[1]" "x3/a_11088_2366#" 0.0189961
cap "x3/check[3]" "x3/a_11088_2366#" 0.00324698
cap "vdd_sw[2]" "x3/a_11088_2366#" 0.00237653
cap "x4/D[3]" "x4/VDD" 0.234846
cap "x4/check[1]" "x4/D[3]" 0.279462
cap "x3/a_9237_2340#" "m1_16434_2561#" 0.0781445
cap "x4/D[3]" "x3/D[4]" 17.2172
cap "x4/check[1]" "x3/a_9441_2340#" 0.0239463
cap "x3/a_9441_2340#" "x3/D[4]" 0.055844
cap "x3/x69.VPWR" "x3/D[1]" 0.0526371
cap "x4/D[2]" "x4/D[3]" -0.933511
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x3/check[4]" 0.00213319
cap "x4/D[3]" "x3/D[1]" 43.8972
cap "x3/check[4]" "m1_15309_2824#" 21.9884
cap "x3/check[3]" "x4/D[3]" 0.55524
cap "x3/a_9236_2640#" "m1_16434_2561#" 0.050326
cap "x4/D[3]" "vdd_sw[2]" 0.116633
cap "m1_10529_2637#" "x3/a_11088_2366#" 0.00435234
cap "x3/check[3]" "x3/a_9441_2340#" 0.0278119
cap "x3/a_9237_2340#" "m1_12922_2700#" 0.109224
cap "vdd_sw[2]" "x3/a_9441_2340#" 0.0195166
cap "x3/D[1]" "vss_sw[1]" 0.0272136
cap "x3/a_10628_3239#" "x4/check[2]" 0.0719007
cap "m1_12922_2700#" "x3/a_9236_2640#" 0.0694632
cap "x4/D[3]" "m1_10529_2637#" 10.6827
cap "x4/D[3]" "x3/x63.VPWR" 0.14827
cap "x3/check[4]" "m1_18599_3018#" 21.6207
cap "x3/x60.SET_B" "vdd_sw[3]" 0.0191329
cap "x3/a_9441_2340#" "m1_10529_2637#" 0.0388255
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x3/D[1]" 0.0010666
cap "x4/D[3]" "x3/a_10680_2340#" 0.0951814
cap "x4/D[3]" "x3/x69.RESET_B" 0.187242
cap "x3/D[1]" "m1_15309_2824#" 17.2426
cap "x3/a_11088_2366#" "m1_16434_2561#" 0.00374454
cap "x3/a_10680_2340#" "vss_sw[1]" 0.0100528
cap "x3/x69.RESET_B" "vss_sw[1]" 0.0214811
cap "x4/D[3]" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00548139
cap "x3/a_9237_2340#" "x4/check[2]" 0.288878
cap "vdd_sw[1]" "x3/check[4]" 0.215103
cap "m1_12922_2700#" "x3/a_11088_2366#" 0.0049777
cap "x3/a_9236_2640#" "x4/check[2]" 0.176931
cap "vss_sw[2]" "x3/x69.D" 0.0394969
cap "x4/D[3]" "m1_16434_2561#" 1.32677
cap "x3/D[1]" "m1_18599_3018#" 16.3701
cap "x3/x69.VGND" "vdd_sw[3]" 0.274688
cap "x3/a_9441_2340#" "m1_16434_2561#" 0.0326828
cap "x4/VDD" "x3/check[4]" 0.22074
cap "x3/a_10680_2340#" "m1_15309_2824#" 0.0736212
cap "x3/x69.RESET_B" "m1_15309_2824#" 0.145706
cap "x4/check[1]" "x3/check[4]" 0.346266
cap "vss_sw[2]" "x3/x60.SET_B" 0.408204
cap "x3/check[4]" "x3/D[4]" 22.0791
cap "x4/D[3]" "m1_12922_2700#" 17.0758
cap "m1_12922_2700#" "x3/a_9441_2340#" 0.045356
cap "x3/D[1]" "x3/check[4]" -13.5417
cap "x3/D[1]" "vdd_sw[1]" 0.195199
cap "x3/check[3]" "x3/check[4]" 0.695113
cap "x4/D[3]" "x3/x69.D" 0.112354
cap "vdd_sw[2]" "x3/check[4]" 0.139083
cap "x4/D[3]" "x3/a_10775_2340#" 0.326122
cap "x3/x69.D" "vss_sw[1]" 0.0107908
cap "x3/a_10680_2340#" "m1_18599_3018#" 0.167279
cap "x3/x69.RESET_B" "m1_18599_3018#" 0.333207
cap "x3/a_10794_3239#" "x4/check[2]" 0.0384747
cap "x4/D[3]" "x3/x60.SET_B" 0.140848
cap "x3/a_10775_2340#" "vss_sw[1]" 0.0384779
cap "x4/VDD" "x3/D[1]" 0.208308
cap "x3/x69.VGND" "vss_sw[2]" 0.126378
cap "x4/check[1]" "x3/D[1]" 0.308177
cap "x3/x69.VPWR" "x4/check[2]" 0.00187205
cap "x3/D[1]" "x3/D[4]" 17.711
cap "x3/x60.SET_B" "vss_sw[1]" 0.0139518
cap "x3/check[4]" "m1_10529_2637#" 16.3212
cap "x3/check[4]" "x3/x63.VPWR" 0.0857673
cap "x4/D[3]" "x4/check[2]" 41.264
cap "x3/a_9441_2340#" "x4/check[2]" 0.117973
cap "x3/a_10680_2340#" "vdd_sw[1]" 0.0226716
cap "x3/x69.RESET_B" "vdd_sw[1]" 0.0470965
cap "x3/check[3]" "x3/D[1]" 0.603017
cap "x3/x69.D" "m1_15309_2824#" 0.083902
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/D[3]" 0.0398528
cap "vss_sw[1]" "x4/check[2]" 0.0281896
cap "x3/D[1]" "vdd_sw[2]" 0.12803
cap "x3/a_10775_2340#" "m1_15309_2824#" 0.256106
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x3/check[4]" 0.00887192
cap "x3/x69.VGND" "x4/D[3]" -0.987955
cap "x3/x60.SET_B" "m1_15309_2824#" 0.107171
cap "x4/check[1]" "x3/a_10680_2340#" 0.0244846
cap "x4/check[1]" "x3/x69.RESET_B" 0.0505729
cap "x3/x69.VGND" "vss_sw[1]" 0.152127
cap "x3/a_10680_2340#" "x3/D[4]" 0.0586224
cap "x3/x69.RESET_B" "x3/D[4]" 0.116917
cap "x3/check[4]" "m1_16434_2561#" 1.65976
cap "x3/D[1]" "m1_10529_2637#" 10.7242
cap "vdd_sw[3]" "x3/a_9236_2640#" 0.189971
cap "x3/D[1]" "x3/x63.VPWR" 0.238419
cap "m1_15309_2824#" "x4/check[2]" 22.4239
cap "x3/x69.D" "m1_18599_3018#" 0.189278
cap "x3/a_10680_2340#" "x3/D[1]" 0.226355
cap "x3/x69.RESET_B" "x3/D[1]" 0.474478
cap "x3/check[3]" "x3/a_10680_2340#" 0.0285745
cap "x3/check[3]" "x3/x69.RESET_B" 0.0586557
cap "x3/a_10775_2340#" "m1_18599_3018#" 0.55822
cap "x3/a_10680_2340#" "vdd_sw[2]" 0.0197807
cap "x3/x69.RESET_B" "vdd_sw[2]" 0.0413047
cap "x3/check[4]" "m1_12922_2700#" 21.9429
cap "x3/x60.SET_B" "m1_18599_3018#" 0.267026
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x3/D[1]" 0.00852289
cap "x3/a_11564_2732#" "x4/check[1]" 0.0108135
cap "m1_18599_3018#" "x3/a_11330_2340#" 0.155735
cap "m1_18599_3018#" "x3/a_12101_2550#" 0.172257
cap "m1_17701_2756#" "x3/a_11628_2640#" 0.154939
cap "vdd_sw[2]" "x3/a_11628_2640#" 0.283395
cap "x4/D[2]" "x3/a_11942_3605#" 0.0135228
cap "m1_15309_2824#" "x3/a_11330_2340#" 0.0682593
cap "m1_15309_2824#" "x3/a_12101_2550#" 0.0768954
cap "x3/a_11629_2340#" "m1_12922_2700#" 0.115851
cap "x3/a_10775_2340#" "x4/D[3]" 0.0910394
cap "x3/x66.D" "m1_12922_2700#" 0.00625829
cap "x4/check[1]" "x3/x66.VGND" 0.313979
cap "x3/check[3]" "x3/a_11833_2340#" 0.0627627
cap "m1_18599_3018#" "x3/a_11088_2366#" 0.413115
cap "x3/x63.SET_B" "m1_12922_2700#" 0.105984
cap "x4/D[2]" "m1_10529_2637#" -0.250193
cap "m1_15309_2824#" "x3/a_11088_2366#" 0.188694
cap "x4/D[2]" "x3/x66.SET_B" 0.00367211
cap "m1_17701_2756#" "x3/a_10775_2340#" 0.0569102
cap "vdd_sw[2]" "x3/a_10775_2340#" 0.0199769
cap "x3/a_11833_2340#" "x4/check[0]" 0.0737794
cap "x3/a_11629_2340#" "x3/x66.VGND" 0.0681536
cap "m1_12922_2700#" "x3/a_11628_2640#" 0.125718
cap "x4/D[2]" "x3/a_11833_2340#" 0.361589
cap "x3/a_11629_2340#" "x4/check[1]" 0.272877
cap "x3/x66.D" "x4/check[1]" 0.00244958
cap "m1_10529_2637#" "x3/a_11330_2340#" 0.0372372
cap "x3/x63.SET_B" "x4/check[1]" 0.0341061
cap "x3/a_12345_2366#" "vdd_sw[2]" 0.00456201
cap "m1_18599_3018#" "x3/x66.VGND" 9.79331
cap "vss_sw[1]" "x3/a_11330_2340#" 0.00923252
cap "m1_10529_2637#" "x3/a_12101_2550#" 0.0425965
cap "vss_sw[1]" "x3/a_12101_2550#" 0.0108852
cap "x3/a_11833_2340#" "x4/D[3]" 0.201867
cap "m1_15309_2824#" "x3/x66.VGND" 1.99047
cap "x3/x63.VPWR" "x4/D[2]" 0.0597253
cap "vdd_sw[1]" "x3/a_11330_2340#" 0.0208753
cap "m1_12922_2700#" "x3/a_10775_2340#" 0.0462631
cap "x3/a_12101_2550#" "vdd_sw[1]" 0.0242391
cap "x3/a_12345_2732#" "vdd_sw[2]" 0.0054875
cap "x3/D[1]" "x3/a_11330_2340#" 0.210432
cap "m1_17701_2756#" "x3/a_11833_2340#" 0.12607
cap "x3/a_11833_2340#" "vdd_sw[2]" 0.0439788
cap "x3/a_12101_2550#" "x3/D[1]" 0.232235
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/check[1]" 0.0836718
cap "x4/D[2]" "x3/a_11969_2366#" 0.116204
cap "x4/check[1]" "x3/a_11628_2640#" 0.0377963
cap "x3/a_11088_2366#" "m1_10529_2637#" 0.106497
cap "x4/D[2]" "x3/a_11856_3239#" 0.00917003
cap "vss_sw[1]" "x3/a_11088_2366#" 0.0276685
cap "x4/D[2]" "x3/check[3]" 11.7226
cap "m1_18599_3018#" "x3/a_11629_2340#" 0.395577
cap "x3/a_11088_2366#" "vdd_sw[1]" 0.0616572
cap "m1_18599_3018#" "x3/x66.D" 0.0191789
cap "m1_15309_2824#" "x3/a_11629_2340#" 0.177834
cap "x3/a_11088_2366#" "x3/D[1]" 0.555988
cap "x3/x63.VPWR" "vdd_sw[2]" 0.043926
cap "m1_18599_3018#" "x3/x63.SET_B" 0.375663
cap "m1_15309_2824#" "x3/x66.D" 0.00913335
cap "m1_15309_2824#" "x3/x63.SET_B" 0.164985
cap "x3/a_10775_2340#" "x4/check[1]" 0.0244874
cap "x3/a_11833_2340#" "m1_12922_2700#" 0.102411
cap "x3/check[3]" "x3/a_11330_2340#" 0.0263456
cap "m1_18599_3018#" "x3/a_11628_2640#" 0.432559
cap "m1_10529_2637#" "x3/x66.VGND" 0.833895
cap "x3/check[3]" "x3/a_12101_2550#" 0.0303871
cap "vss_sw[1]" "x3/x66.VGND" 0.153467
cap "m1_15309_2824#" "x3/a_11628_2640#" 0.193487
cap "vdd_sw[1]" "x3/x66.VGND" 0.394071
cap "x4/D[2]" "x4/D[3]" -1.32856
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/D[2]" 0.0064453
cap "x3/D[1]" "x3/x66.VGND" 746.658
cap "x4/check[0]" "x3/a_11330_2340#" 0.0311461
cap "x4/check[0]" "x3/a_12101_2550#" 0.0357833
cap "x4/check[1]" "x3/a_11564_2366#" 0.0120042
cap "m1_17701_2756#" "x4/D[2]" -0.444395
cap "x3/a_11965_3239#" "x4/D[2]" 0.0218463
cap "x3/check[3]" "x3/a_11088_2366#" 0.0767092
cap "m1_18599_3018#" "x3/a_10775_2340#" 0.157426
cap "x4/D[2]" "x3/a_12101_2550#" 0.130655
cap "m1_10529_2637#" "x3/a_11629_2340#" 0.0991727
cap "m1_15309_2824#" "x3/a_10775_2340#" 0.0709598
cap "vss_sw[1]" "x3/a_11629_2340#" 0.0228135
cap "m1_10529_2637#" "x3/x66.D" 0.00545429
cap "vss_sw[1]" "x3/x66.D" 0.139132
cap "x4/check[0]" "x3/a_11088_2366#" 0.0899209
cap "m1_10529_2637#" "x3/x63.SET_B" 0.0902636
cap "x3/a_11629_2340#" "vdd_sw[1]" 0.0567893
cap "vss_sw[1]" "x3/x63.SET_B" 0.022401
cap "x3/a_11330_2340#" "x4/D[3]" 0.088397
cap "x3/a_11629_2340#" "x3/D[1]" 0.53419
cap "x3/x66.D" "vdd_sw[1]" 0.00333449
cap "x3/a_12101_2550#" "x4/D[3]" 0.0989394
cap "x4/D[2]" "x3/a_11088_2366#" 0.683313
cap "x3/x66.D" "x3/D[1]" 0.0269845
cap "x3/x63.SET_B" "vdd_sw[1]" 0.0506699
cap "x3/a_12030_3213#" "x4/D[2]" 0.0104644
cap "x3/x63.VPWR" "x4/check[1]" 0.0584225
cap "x3/x63.SET_B" "x3/D[1]" 0.510568
cap "m1_17701_2756#" "x3/a_11330_2340#" 0.0542718
cap "vdd_sw[2]" "x3/a_11330_2340#" 0.0182037
cap "m1_17701_2756#" "x3/a_12101_2550#" 0.0614971
cap "vdd_sw[2]" "x3/a_12101_2550#" 0.0647009
cap "m1_10529_2637#" "x3/a_11628_2640#" 0.107505
cap "x3/check[3]" "x3/x66.VGND" 0.533206
cap "vss_sw[1]" "x3/a_11628_2640#" 0.027389
cap "x4/D[2]" "m1_12922_2700#" -0.444395
cap "x3/a_11088_2366#" "x4/D[3]" 0.240826
cap "vdd_sw[1]" "x3/a_11628_2640#" 0.0612707
cap "m1_18599_3018#" "x3/a_11833_2340#" 0.349786
cap "x3/D[1]" "x3/a_11628_2640#" 0.586658
cap "x4/check[0]" "x3/x66.VGND" 0.65981
cap "x3/a_11088_2366#" "vdd_sw[2]" 0.054093
cap "m1_17701_2756#" "x3/a_11088_2366#" 0.152004
cap "m1_15309_2824#" "x3/a_11833_2340#" 0.157277
cap "x3/x66.VPWR" "x4/D[2]" 0.0334896
cap "m1_10529_2637#" "x3/a_10775_2340#" 0.0396278
cap "x4/D[2]" "x3/x66.VGND" 3.89293
cap "vss_sw[1]" "x3/a_10775_2340#" 0.00571595
cap "x3/check[3]" "x3/a_11629_2340#" 0.0709952
cap "m1_12922_2700#" "x3/a_11330_2340#" 0.0437498
cap "x3/check[3]" "x3/x66.D" 0.00404959
cap "vdd_sw[1]" "x3/a_10775_2340#" 0.0227894
cap "m1_12922_2700#" "x3/a_12101_2550#" 0.0498461
cap "x3/check[3]" "x3/x63.SET_B" 0.0639226
cap "x3/a_10775_2340#" "x3/D[1]" 0.210716
cap "x4/D[2]" "x3/a_12047_2648#" 0.0482038
cap "x3/x66.VGND" "x4/D[3]" 3.04873
cap "x4/check[0]" "x3/a_11629_2340#" 0.0834644
cap "x4/check[0]" "x3/x66.D" 0.00467944
cap "x4/D[2]" "x3/a_11629_2340#" 0.161505
cap "m1_17701_2756#" "x3/x66.VGND" 1.40806
cap "x4/check[0]" "x3/x63.SET_B" 0.0755407
cap "vdd_sw[2]" "x3/x66.VGND" 0.610195
cap "x3/a_11088_2366#" "m1_12922_2700#" 0.124026
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x4/check[1]" 0.0169297
cap "x3/check[3]" "x3/a_11628_2640#" 0.0767716
cap "x4/D[2]" "x3/x66.D" 0.021126
cap "x4/D[2]" "x3/a_11543_3213#" 0.00299106
cap "x4/D[2]" "x3/x63.SET_B" 0.17841
cap "x4/check[1]" "x3/a_11330_2340#" 0.0740853
cap "x3/a_11833_2340#" "m1_10529_2637#" 0.0876632
cap "x3/a_11629_2340#" "x4/D[3]" 0.22817
cap "vss_sw[1]" "x3/a_11833_2340#" 0.0183245
cap "x4/check[0]" "x3/a_11628_2640#" 0.0903648
cap "x3/x66.D" "x4/D[3]" 0.0114014
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" "x4/check[1]" 0.00497106
cap "x4/D[2]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 0.015749
cap "x3/a_11833_2340#" "vdd_sw[1]" 0.05022
cap "x4/D[2]" "m1_15309_2824#" -0.444395
cap "x3/x63.SET_B" "x4/D[3]" 0.213354
cap "m1_17701_2756#" "x3/a_11629_2340#" 0.142589
cap "x4/D[2]" "x3/a_11628_2640#" 0.204846
cap "x3/a_11629_2340#" "vdd_sw[2]" 0.053634
cap "x3/check[3]" "x3/a_10775_2340#" 0.0284244
cap "x3/a_11833_2340#" "x3/D[1]" 0.470604
cap "m1_17701_2756#" "x3/x66.D" 0.00751618
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" "x4/check[1]" 0.0428173
cap "x3/a_11088_2366#" "x4/check[1]" 0.0373276
cap "m1_17701_2756#" "x3/x63.SET_B" 0.131339
cap "x3/x63.SET_B" "vdd_sw[2]" 0.0501007
cap "m1_12922_2700#" "x3/x66.VGND" 1.03755
cap "x3/check[2]" "x4/D[2]" 6.04489
cap "x4/check[0]" "x3/a_10775_2340#" 0.0333815
cap "x3/a_11628_2640#" "x4/D[3]" 0.248592
cap "x5/sar_logic[2]" "x3/a_11629_2340#" 0.261402
cap "x3/x66.D" "x5/sar_logic[1]" 0.231169
cap "x3/x66.D" "x5/sar_logic[5]" 0.0747686
cap "x5/sar_logic[2]" "x3/x63.SET_B" 0.0521401
cap "x3/x63.SET_B" "x5/sar_logic[6]" 0.0153076
cap "x5/sar_logic[6]" "x3/a_11629_2340#" 0.0555143
cap "x5/sar_logic[2]" "x5/sar_logic[7]" 14.1469
cap "x3/a_11629_2340#" "x3/check[3]" 0.0841074
cap "x3/a_11629_2340#" "x5/x1[0].VGND" 5.69844
cap "x3/x63.SET_B" "x5/x1[0].VGND" -1.42109e-14
cap "x3/x63.SET_B" "x3/check[3]" 0.00877236
cap "x5/sar_logic[2]" "x5/sar_logic[0]" 22.085
cap "x5/sar_logic[5]" "x3/x63.SET_B" 0.0256571
cap "x3/x63.SET_B" "x5/sar_logic[1]" 0.151521
cap "x5/sar_logic[1]" "x3/a_11629_2340#" 0.255715
cap "x5/sar_logic[5]" "x3/a_11629_2340#" 0.0852347
cap "vdd_sw[1]" "x5/sar_logic[2]" 0.229904
cap "x5/x1[0].VGND" "x5/sar_logic[7]" 2.55439
cap "x3/check[3]" "x5/sar_logic[7]" 9.64392
cap "x3/a_12737_3239#" "x3/check[3]" 0.000390885
cap "x5/sar_logic[0]" "x5/x1[0].VGND" 8.95623
cap "x3/check[3]" "x5/sar_logic[0]" 22.2165
cap "x5/sar_logic[2]" "x4/check[0]" 1.47609
cap "vdd_sw[1]" "x5/x1[0].VGND" 1.70266
cap "x3/x66.D" "x5/sar_logic[4]" 0.0595712
cap "x3/x66.D" "vss_sw[1]" 0.351254
cap "x4/check[0]" "x5/x1[0].VGND" 2.29026
cap "vdd_sw[1]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 0.489999
cap "x5/sar_logic[2]" "x5/sar_logic[6]" 22.5154
cap "x5/sar_logic[2]" "x5/x1[0].VGND" 20.9389
cap "x5/sar_logic[2]" "x3/check[3]" 34.8431
cap "x3/x63.SET_B" "x5/sar_logic[4]" 0.0195716
cap "x3/x63.SET_B" "vss_sw[1]" 0.382742
cap "x3/a_11629_2340#" "x5/sar_logic[4]" 0.0683365
cap "x3/x66.D" "x5/sar_logic[3]" 0.0966332
cap "x5/sar_logic[6]" "x3/check[3]" 20.1155
cap "x5/sar_logic[2]" "x5/sar_logic[1]" 29.905
cap "x5/sar_logic[2]" "x5/sar_logic[5]" 22.4379
cap "x5/sar_logic[6]" "x5/x1[0].VGND" 2.83927
cap "x3/check[3]" "x5/x1[0].VGND" -4.70974
cap "x3/a_12101_2550#" "x5/x1[0].VGND" 1.77636e-15
cap "x5/sar_logic[1]" "x5/x1[0].VGND" 402.706
cap "x5/sar_logic[5]" "x5/x1[0].VGND" 3.96002
cap "x5/sar_logic[2]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 0.224628
cap "x5/sar_logic[5]" "x3/check[3]" 21.5346
cap "x5/sar_logic[1]" "x3/check[3]" 22.0976
cap "x3/x63.VPWR" "x5/sar_logic[2]" 0.164235
cap "x3/x63.SET_B" "x5/sar_logic[3]" 0.0354023
cap "x5/sar_logic[3]" "x3/a_11629_2340#" 0.109361
cap "x5/sar_logic[2]" "x3/x66.VPWR" 0.0359422
cap "x5/x1[0].VGND" "x3/a_11833_2340#" -8.88178e-16
cap "x3/check[3]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 0.121155
cap "x3/x63.VPWR" "x5/x1[0].VGND" 2.13163e-14
cap "x3/x63.VPWR" "x3/check[3]" 0.0267405
cap "x5/sar_logic[2]" "x5/sar_logic[4]" 23.0073
cap "x3/x66.D" "x5/sar_logic[7]" 0.0410239
cap "vdd_sw[1]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 25.5996
cap "x3/x66.D" "x5/sar_logic[0]" 0.170099
cap "x5/sar_logic[4]" "x5/x1[0].VGND" 3.33323
cap "vss_sw[1]" "x5/x1[0].VGND" 0.118699
cap "x5/sar_logic[4]" "x3/check[3]" 21.2742
cap "vdd_sw[1]" "x3/x66.D" 0.0231428
cap "x5/sar_logic[2]" "x5/sar_logic[3]" 21.8312
cap "x3/x63.SET_B" "x5/sar_logic[7]" 0.0127902
cap "x3/a_11629_2340#" "x5/sar_logic[7]" 0.047516
cap "x3/x66.D" "x4/check[0]" 0.034374
cap "vdd_sw[1]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" 2.86518
cap "x3/x63.SET_B" "x5/sar_logic[0]" 0.0812619
cap "x3/a_11629_2340#" "x5/sar_logic[0]" 0.189511
cap "x5/sar_logic[3]" "x3/check[3]" 21.7811
cap "x5/sar_logic[3]" "x5/x1[0].VGND" 4.86637
cap "vdd_sw[1]" "x3/x63.SET_B" 0.006812
cap "vdd_sw[1]" "x3/a_11629_2340#" 0.0271868
cap "x5/sar_logic[2]" "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" 0.037804
cap "x3/x66.D" "x5/sar_logic[2]" 0.132254
cap "x3/a_11564_2732#" "x5/x1[0].VGND" 2.77556e-17
cap "x3/x63.SET_B" "x4/check[0]" 0.0105145
cap "x4/check[0]" "x3/a_11629_2340#" 0.0399824
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VPWR" "x3/check[3]" 0.0149209
cap "x3/x66.D" "x5/sar_logic[6]" 0.0481221
cap "x3/a_11288_2648#" "x5/x1[0].VGND" 1.38778e-17
cap "x3/x66.D" "x5/x1[0].VGND" 0.339764
cap "x3/x66.D" "x3/check[3]" 0.0318148
cap "x3/a_11628_2640#" "x5/x1[0].VGND" -1.42109e-14
cap "x3/a_11628_2640#" "x3/check[3]" 0.102052
cap "x5/sar_logic[6]" "x5/a_13928_5513#" 0.0839424
cap "x5/x1[0].VGND" "x5/sar_logic[2]" 25.5055
cap "x5/sar_logic[1]" "x5/sar_logic[5]" 0.160789
cap "x5/a_14158_6153#" "x5/sar_logic[3]" 0.117263
cap "x5/a_14799_5121#" "x5/sar_logic[6]" 0.00859152
cap "x5/a_14262_5429#" "x5/sar_logic[6]" 0.0411092
cap "x5/sar_logic[6]" "x5/a_14625_6165#" 0.11791
cap "x5/sar_logic[2]" "x5/a_14530_6427#" 0.0180413
cap "x5/sar_logic[1]" "vdd_sw[1]" 0.411838
cap "x5/sar_logic[0]" "x5/a_13751_6427#" 0.349441
cap "x5/sar_logic[5]" "x5/a_14530_6109#" 0.0261834
cap "x5/x1[4].SET_B" "x5/sar_logic[3]" 0.0279139
cap "x5/a_13751_5787#" "x5/sar_logic[6]" 0.563427
cap "x5/sar_logic[3]" "x5/a_13751_6427#" 0.16027
cap "x5/a_14312_5987#" "x5/sar_logic[6]" 0.10397
cap "x5/sar_logic[0]" "x5/a_14312_6401#" 0.0867939
cap "x5/a_13397_5793#" "x5/a_13563_5793#" 2.84217e-14
cap "x5/x1[0].CLK" "x5/sar_logic[4]" 29.3261
cap "x5/a_14312_6401#" "x5/sar_logic[3]" 0.00232232
cap "x5/a_14483_5429#" "x5/sar_logic[6]" 0.05755
cap "x5/a_14158_6427#" "x5/sar_logic[3]" 0.109795
cap "x5/x1[0].SET_B" "x5/sar_logic[1]" 0.388487
cap "x5/sar_logic[1]" "x5/a_13563_5793#" 0.00828573
cap "x5/sar_logic[5]" "x5/x1[0].CLK" 6.62618
cap "x5/sar_logic[4]" "x5/a_14799_5761#" 3.25261e-19
cap "x5/a_13844_5787#" "x5/sar_logic[3]" 0.201752
cap "x5/a_14018_5761#" "x5/sar_logic[4]" 0.0370562
cap "x5/a_13397_5793#" "x5/sar_logic[3]" 2.02057
cap "x5/x1[0].CLK" "vdd_sw[1]" 15.5519
cap "x5/x1[0].VGND" "x5/sar_logic[4]" 10.6793
cap "x5/a_14734_6427#" "x5/sar_logic[3]" 0.00987921
cap "x5/sar_logic[5]" "x5/a_14799_5761#" 0.00898409
cap "x5/a_13563_6427#" "x5/x1[0].VGND" -0.774448
cap "x5/sar_logic[0]" "x5/sar_logic[1]" -0.0254424
cap "x5/a_14018_5761#" "x5/sar_logic[5]" 0.0384043
cap "x5/sar_logic[0]" "x5/a_13397_6427#" 7.73305
cap "x5/x1[0].VGND" "x5/sar_logic[5]" 11.9207
cap "x5/sar_logic[1]" "x5/sar_logic[3]" -0.0254424
cap "x4/check[0]" "vdd_sw[1]" 0.417503
cap "x5/a_13397_6427#" "x5/sar_logic[3]" 3.0892
cap "x5/x1[0].VGND" "vdd_sw[1]" 4.42769
cap "x5/sar_logic[4]" "x5/a_14625_6165#" 0.0125275
cap "x5/sar_logic[6]" "x5/sar_logic[4]" 21.3722
cap "x5/a_14530_6109#" "x5/sar_logic[3]" 0.0432248
cap "x5/sar_logic[1]" "x5/x2.x9.input_stack" 0.0192716
cap "x5/a_13928_5787#" "x5/sar_logic[6]" 0.255039
cap "x5/sar_logic[5]" "x5/a_14625_6165#" 0.00551025
cap "x5/a_13751_5787#" "x5/sar_logic[4]" 0.198399
cap "x5/sar_logic[5]" "x5/sar_logic[6]" -0.0280971
cap "x5/a_14312_5987#" "x5/sar_logic[4]" 0.0359917
cap "x5/sar_logic[5]" "x5/a_13952_6165#" 0.0131854
cap "x5/sar_logic[0]" "x5/x1[0].CLK" 13.3173
cap "x5/x1[0].SET_B" "x5/x1[0].VGND" -0.267071
cap "x5/sar_logic[5]" "x5/a_13751_5787#" 0.322807
cap "x5/a_14312_5987#" "x5/sar_logic[5]" 0.0155288
cap "x5/sar_logic[0]" "x5/a_13928_6793#" 0.17564
cap "x5/a_13563_6427#" "x5/sar_logic[2]" 5.06994
cap "x5/x1[0].VGND" "x5/a_13563_5793#" -0.421299
cap "x5/x1[0].CLK" "x5/sar_logic[3]" 6.90005
cap "x5/sar_logic[1]" "x5/x1[4].SET_B" 4.01925
cap "x5/sar_logic[5]" "x5/sar_logic[2]" -0.302752
cap "x5/sar_logic[1]" "x5/a_13397_5147#" 0.0260688
cap "x5/a_14799_5761#" "x5/sar_logic[3]" 0.00636971
cap "x5/sar_logic[0]" "x5/x1[0].VGND" 22.5117
cap "x5/x1[0].VGND" "x5/a_13844_6793#" 2.22045e-16
cap "x5/a_14018_5761#" "x5/sar_logic[3]" 0.026421
cap "x5/x1[0].VGND" "x5/sar_logic[3]" 64.5196
cap "x5/a_14799_6401#" "x5/sar_logic[3]" 0.00595876
cap "x5/a_14530_6427#" "x5/sar_logic[3]" 0.0404361
cap "x5/x1[0].VGND" "x5/a_14018_6401#" -2.22045e-16
cap "x5/sar_logic[6]" "x5/a_13563_5793#" 1.33132
cap "x5/sar_logic[2]" "x5/a_14625_6427#" 0.000700163
cap "x5/a_13397_5793#" "x5/sar_logic[1]" 0.944522
cap "x5/sar_logic[1]" "x5/a_12297_8002#" 0.627225
cap "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" "vdd_sw[1]" 12.2242
cap "x5/x1[0].CLK" "x5/x1[4].SET_B" -0.123147
cap "x5/x1[0].SET_B" "x5/sar_logic[2]" 0.0855192
cap "x5/a_14625_6165#" "x5/sar_logic[3]" 0.041416
cap "x5/x1[4].SET_B" "x5/sar_logic[7]" 1.86907
cap "x5/sar_logic[1]" "x5/a_13397_6427#" 0.570174
cap "x5/sar_logic[5]" "x5/sar_logic[4]" -9.32877
cap "x5/a_13952_6165#" "x5/sar_logic[3]" 0.0197975
cap "x4/check[0]" "x5/x1[4].SET_B" 0.16233
cap "x5/a_13397_5147#" "x5/sar_logic[7]" 0.117301
cap "x5/a_13751_5787#" "x5/sar_logic[3]" 0.169811
cap "x5/sar_logic[0]" "x5/sar_logic[2]" 0.0466549
cap "x5/x1[0].VGND" "x5/x1[4].SET_B" -4.7376
cap "x5/a_14312_5987#" "x5/sar_logic[3]" 0.00232232
cap "x5/sar_logic[2]" "x5/a_13952_6427#" 0.013742
cap "x5/sar_logic[2]" "x5/a_13844_6793#" 0.0304675
cap "x5/sar_logic[2]" "x5/sar_logic[3]" -3.48759
cap "x5/x1[0].VGND" "x5/a_13751_6427#" -4.44089e-16
cap "x4/check[0]" "x5/a_13397_5147#" 0.0111825
cap "x5/sar_logic[6]" "x5/a_13563_5147#" 0.214248
cap "x5/sar_logic[2]" "x5/a_14018_6401#" 0.0283845
cap "x5/x1[0].VGND" "x5/a_13397_5147#" 0.0925032
cap "x5/sar_logic[0]" "x5/a_14262_6709#" 0.138902
cap "x5/a_13397_5793#" "x5/sar_logic[7]" 1.64467
cap "x5/sar_logic[5]" "x5/a_14734_6165#" 0.00120829
cap "x5/sar_logic[1]" "x5/x1[0].CLK" 52.5529
cap "x4/check[0]" "x5/a_13397_5793#" 0.134757
cap "x5/sar_logic[1]" "x5/sar_logic[7]" -0.0163559
cap "x5/sar_logic[6]" "x5/x1[4].SET_B" 79.0353
cap "x5/x1[0].CLK" "x5/a_13397_6427#" 1.13687e-13
cap "x5/a_13397_5793#" "x5/x1[0].VGND" -2.66692
cap "x5/a_13563_5793#" "x5/sar_logic[4]" 1.11426
cap "x5/sar_logic[6]" "x5/a_13751_5147#" 0.120192
cap "x5/a_13397_5147#" "x5/sar_logic[6]" 0.984922
cap "x5/sar_logic[1]" "x5/x1[0].VGND" 72.1723
cap "x5/sar_logic[5]" "x5/a_13563_5793#" 3.11946
cap "x5/x1[0].VGND" "x5/a_13397_6427#" 1.91172
cap "x5/sar_logic[2]" "x5/a_13751_6427#" 0.193207
cap "x5/sar_logic[0]" "x5/a_13563_6427#" 0.75257
cap "x5/sar_logic[4]" "x5/sar_logic[3]" 0.0761446
cap "x5/sar_logic[0]" "x5/sar_logic[5]" -0.204271
cap "x5/sar_logic[6]" "x5/a_14262_5787#" 0.192334
cap "x5/a_14483_5787#" "x5/sar_logic[6]" 0.274551
cap "x5/a_13844_5787#" "x5/sar_logic[6]" 0.649931
cap "x5/sar_logic[2]" "x5/a_14312_6401#" 0.012332
cap "x5/a_13397_5793#" "x5/sar_logic[6]" 15.8349
cap "x5/a_13563_6427#" "x5/sar_logic[3]" 0.273237
cap "x5/a_14018_5121#" "x5/sar_logic[6]" 0.118385
cap "x5/sar_logic[5]" "x5/sar_logic[3]" 4.30627
cap "x5/sar_logic[2]" "x5/a_14158_6427#" 0.0634986
cap "x5/x1[0].CLK" "x5/sar_logic[7]" 5.34052
cap "x5/sar_logic[6]" "x5/a_14625_5147#" 0.0252506
cap "x5/sar_logic[6]" "x5/a_14711_5513#" 0.020643
cap "x5/sar_logic[6]" "x5/a_14312_5121#" 0.017789
cap "x5/sar_logic[1]" "x5/sar_logic[6]" -0.0254869
cap "x5/sar_logic[6]" "x5/a_14711_5787#" 0.0617664
cap "x5/sar_logic[2]" "x5/a_14734_6427#" 0.000373578
cap "x4/check[0]" "x5/x1[0].CLK" 0.0214215
cap "x5/x1[0].VGND" "x5/x1[0].CLK" 8.15488
cap "x5/x1[0].VGND" "x5/sar_logic[7]" 19.4124
cap "x5/sar_logic[3]" "x5/a_14734_6165#" 0.0102592
cap "x5/a_14158_6153#" "x5/sar_logic[5]" 0.0797572
cap "x5/sar_logic[0]" "x5/a_14625_6427#" 0.0623035
cap "x5/sar_logic[1]" "x5/sar_logic[2]" 7.36667
cap "x5/sar_logic[2]" "x5/a_13397_6427#" 2.11637
cap "x5/sar_logic[0]" "x5/x1[0].SET_B" 21.8622
cap "x5/x1[4].SET_B" "x5/sar_logic[4]" 3.78777
cap "x4/check[0]" "x5/x1[0].VGND" 4.07795
cap "x5/a_14625_6427#" "x5/sar_logic[3]" 0.0387971
cap "x5/sar_logic[0]" "x5/a_14483_6709#" 0.206383
cap "x5/x1[0].SET_B" "x5/sar_logic[3]" 0.0261543
cap "x5/sar_logic[5]" "x5/x1[4].SET_B" 0.00441201
cap "x5/a_13563_5793#" "x5/sar_logic[3]" 0.287887
cap "x5/x1[0].CLK" "x5/sar_logic[6]" 14.7562
cap "x5/x1[4].SET_B" "vdd_sw[1]" 6.34688
cap "x5/sar_logic[0]" "x5/a_13844_6793#" 0.482208
cap "x5/a_14915_6153#" "x5/sar_logic[5]" 0.00169249
cap "x5/a_13844_6793#" "x5/sar_logic[3]" 0.188671
cap "x5/a_13952_6427#" "x5/sar_logic[3]" 0.0197975
cap "x5/a_13844_5787#" "x5/sar_logic[4]" 0.156331
cap "x5/sar_logic[0]" "x5/a_14018_6401#" 0.430101
cap "x5/a_13397_5793#" "x5/sar_logic[4]" 1.33599
cap "x5/a_13397_5147#" "vdd_sw[1]" 0.251691
cap "x5/sar_logic[6]" "x5/a_14799_5761#" 0.0580678
cap "x5/sar_logic[2]" "x5/x1[0].CLK" 11.0936
cap "x5/a_14018_5761#" "x5/sar_logic[6]" 0.645764
cap "x5/x1[0].VGND" "x5/sar_logic[6]" 13.8827
cap "x5/a_14018_6401#" "x5/sar_logic[3]" 0.0255094
cap "x5/a_13844_5787#" "x5/sar_logic[5]" 0.0418659
cap "x5/sar_logic[1]" "x5/sar_logic[4]" 0.141619
cap "x5/a_13397_5793#" "x5/sar_logic[5]" 8.18935
cap "x5/sar_logic[1]" "x5/a_12385_8002#" 0.0140226
cap "x5/sar_logic[6]" "x5/a_13844_5513#" 0.138048
cap "x5/a_13397_6427#" "x5/sar_logic[0]" 0.00688987
cap "x5/sar_logic[4]" "x5/sar_logic[7]" 0.0596738
cap "x5/a_13397_6427#" "x5/sar_logic[3]" 0.0237265
cap "x5/sar_logic[0]" "x5/x1[0].VGND" 0.0163532
cap "x5/sar_logic[2]" "x5/sar_logic[0]" 0.205575
cap "x5/sar_logic[6]" "x5/sar_logic[7]" 0.00639362
cap "x5/x1[0].VGND" "x5/sar_logic[3]" 0.0251405
cap "x5/x1[4].RESET_B" "x5/sar_logic[7]" 0.0338361
cap "vdd_sw[1]" "x5/sar_logic[6]" 0.00621069
cap "x5/sar_logic[1]" "x5/a_13397_6427#" 0.00601078
cap "x5/x1[0].VGND" "x5/x1[0].RESET_B" -0.014901
cap "x5/sar_logic[2]" "x5/x1[0].RESET_B" 0.064
cap "x5/sar_logic[1]" "x5/sar_logic[4]" 0.0285274
cap "x5/a_13397_6427#" "x5/x1[0].VGND" 0.0250318
cap "x5/sar_logic[2]" "x5/a_13397_6427#" 0.00796888
cap "x5/sar_logic[1]" "x5/x1[0].VGND" 0.00695071
cap "x5/sar_logic[2]" "x5/sar_logic[1]" 0.0355454
cap "x5/sar_logic[4]" "x5/x1[0].VGND" -0.274093
cap "x5/sar_logic[1]" "x5/sar_logic[6]" 0.0030565
cap "x5/sar_logic[2]" "x5/x1[0].VGND" 0.110059
cap "x5/sar_logic[6]" "x5/sar_logic[4]" 0.0722897
cap "x5/sar_logic[1]" "x5/x1[4].RESET_B" 0.00870811
cap "x5/sar_logic[6]" "x5/x1[0].VGND" 0.014143
cap "x5/x1[4].RESET_B" "x5/sar_logic[4]" 0.0183117
cap "x5/a_13563_6427#" "x5/x1[0].VGND" -0.173344
cap "x5/sar_logic[2]" "x5/a_13563_6427#" 0.468085
cap "x5/a_13563_5793#" "x5/sar_logic[4]" 0.485696
cap "x5/sar_logic[1]" "x5/a_13397_5793#" 0.00523053
cap "x5/x1[4].RESET_B" "x5/x1[0].VGND" 0.0558862
cap "x4/check[0]" "x5/sar_logic[4]" 0.0245964
cap "x5/a_13563_5793#" "x5/x1[0].VGND" -0.16883
cap "x5/sar_logic[6]" "x5/x1[4].RESET_B" 0.0398646
cap "x5/x1[4].RESET_B" "x5/sar_logic[5]" 0.125084
cap "x5/sar_logic[6]" "x4/check[0]" 0.00167989
cap "x5/x1[4].RESET_B" "x5/a_13563_5793#" -0.00922766
cap "x5/a_13397_5793#" "x5/sar_logic[5]" 0.0072113
cap "x5/x1[4].RESET_B" "x4/check[0]" 0.00457771
cap "x5/a_15789_6427#" "x5/sar_retimer[3]" 0.0129874
cap "x5/sar_retimer[5]" "x5/a_15789_5793#" 0.0262001
cap "x5/sar_retimer[4]" "x5/x1[0].RESET_B" 0.177685
cap "x5/x1[0].RESET_B" "x5/sar_retimer[2]" 0.650829
cap "x5/a_15789_6427#" "x5/x1[0].RESET_B" -0.000718017
cap "x5/a_15789_5793#" "x5/x1[0].RESET_B" -0.000561349
cap "x5/sar_retimer[5]" "x5/x1[0].RESET_B" 0.0611881
cap "x5/sar_retimer[5]" "x5/x1[1].RESET_B" 11.9061
cap "x5/x3.X" "x5/sar_retimer[3]" 0.0181518
cap "x5/sar_retimer[6]" "x5/x1[1].RESET_B" 2.9259
cap "x5/sar_retimer[3]" "x5/sar_retimer[4]" -0.205288
cap "x5/sar_retimer[0]" "x5/sar_retimer[2]" -0.292359
cap "x5/a_17191_5761#" "x5/sar_retimer[5]" 0.102758
cap "x5/sar_retimer[5]" "x5/sar_retimer[4]" 2.51747
cap "x5/sar_retimer[3]" "x5/sar_retimer[2]" 2.59574
cap "x5/sar_retimer[6]" "x5/sar_retimer[4]" -0.147651
cap "x5/sar_retimer[5]" "x5/sar_retimer[7]" -0.045221
cap "x5/sar_retimer[5]" "x5/sar_retimer[2]" -0.740061
cap "x5/sar_retimer[5]" "x5/sar_retimer[3]" 0.846154
cap "x5/sar_retimer[1]" "x5/sar_retimer[2]" -0.278922
cap "x5/a_17191_5761#" "x5/x1[1].RESET_B" -0.000641887
cap "x5/sar_retimer[4]" "x5/x1[1].RESET_B" 15.2762
cap "x5/sar_retimer[6]" "x5/sar_retimer[3]" -0.0702875
cap "x5/sar_retimer[7]" "x5/x1[1].RESET_B" 2.20113
cap "x5/sar_retimer[5]" "x5/sar_retimer[6]" -0.104928
cap "x5/sar_retimer[2]" "x5/x1[1].RESET_B" 12.5914
cap "x5/sar_retimer[3]" "x5/x1[1].RESET_B" 8.58629
cap "x5/sar_retimer[3]" "x5/x1[1].VGND" 2.54068
cap "x3/x20.VGND" "x3/reset" 0.653816
cap "x3/a_653_3238#" "x3/reset" 0.007553
cap "x3/comparator_out" "x3/reset" 11.5155
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x3/reset" 0.401553
cap "x3/x7.X" "x3/reset" 0.0523743
cap "x3/reset" "x3/x20.VPWR" 21.6748
cap "x3/a_1207_2340#" "x3/reset" 0.00334548
cap "x3/comparator_out" "x3/reset" 11.5666
cap "sar_clk" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00919979
cap "x3/x7.A" "x3/VDD" 0.292025
cap "x3/a_653_3238#" "x3/reset" 0.239893
cap "x3/comparator_out" "x3/eob" 7.54169
cap "x3/reset" "x3/VDD" 13.9517
cap "x3/eob" "x3/VDD" 202.143
cap "x3/a_653_3238#" "x3/eob" 1.21014
cap "x3/x7.X" "VSS" 0.0328803
cap "x3/VDD" "x3/a_929_3238#" 0.205215
cap "x3/D[7]" "sar_clk" 0.00579438
cap "x3/comparator_out" "m1_10126_2568#" 0.00713441
cap "x3/a_653_3238#" "m1_10126_2568#" 0.00418192
cap "x3/D[7]" "x3/x51.VGND" 0.0365984
cap "x3/reset" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.0234188
cap "x3/comparator_out" "vdd_sw[1]" 0.00238373
cap "x3/eob" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 1.30132
cap "x3/eob" "x3/reset" -4.48238
cap "x3/eob" "x3/x7.A" 0.452905
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "VSS" 0.550878
cap "sar_clk" "x3/comparator_out" -0.60122
cap "x3/eob" "x3/a_929_3238#" 0.654038
cap "x3/x7.A" "m1_10126_2568#" 0.00418192
cap "sar_clk" "x3/VDD" 0.797964
cap "x3/a_653_3238#" "sar_clk" 0.139709
cap "x3/eob" "x3/x4.A" 0.53102
cap "x3/D[7]" "VSS" 0.168027
cap "x3/a_929_3238#" "m1_10126_2568#" 0.0052971
cap "x3/x51.VGND" "x3/VDD" 1.71401
cap "x3/D[7]" "x3/x7.X" 0.00328448
cap "sar_clk" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.0101701
cap "sar_clk" "x3/reset" 0.00742383
cap "sar_clk" "x3/x7.A" 0.0161114
cap "x3/a_1207_2340#" "VSS" 0.0561519
cap "sar_clk" "x3/eob" -2.79799
cap "x3/reset" "x3/x51.VGND" 0.324967
cap "x3/reset" "x3/a_621_4112#" 0.0289833
cap "sar_clk" "x3/a_929_3238#" 0.0170814
cap "x3/reset" "x3/a_1112_2340#" 0.0062179
cap "x3/comparator_out" "VSS" 6.99304
cap "x3/a_653_3238#" "VSS" 3.28691
cap "x3/VDD" "VSS" 482.553
cap "x3/eob" "x3/x51.VGND" 7.24278
cap "x3/eob" "x3/a_621_4112#" 0.845702
cap "x3/x51.VGND" "m1_10126_2568#" 0.0333148
cap "x3/VDD" "x3/x7.X" 0.2543
cap "x3/eob" "x3/x51.RESET_B" 6.13373
cap "x3/reset" "VSS" 0.157572
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "VSS" 0.585506
cap "x3/eob" "VSS" 0.00318727
cap "x3/reset" "x3/x7.X" 0.052874
cap "sar_clk" "x3/a_1112_2340#" 0.0040633
cap "sar_clk" "x3/x51.VGND" 0.211683
cap "sar_clk" "x3/a_621_4112#" 0.0150905
cap "x3/eob" "x3/x7.X" 0.332941
cap "x3/D[7]" "x3/comparator_out" 0.00808141
cap "x3/eob" "x3/x3.A" 0.543123
cap "x3/D[7]" "x3/a_653_3238#" 0.00456562
cap "x3/x7.X" "m1_10126_2568#" 0.00296566
cap "x3/eob" "x3/a_1511_4112#" 0.185888
cap "x3/reset" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.019833
cap "x3/x7.X" "vdd_sw[1]" 0.00239296
cap "x3/eob" "x3/a_897_4112#" 0.654626
cap "x3/D[7]" "x3/x7.A" 0.00456562
cap "x3/D[7]" "x3/reset" 0.00922644
cap "x3/x51.VGND" "VSS" 6.15605
cap "x3/a_621_4112#" "VSS" 0.375569
cap "x3/a_1112_2340#" "VSS" 0.102425
cap "sar_clk" "x3/x7.X" 0.00625488
cap "x3/comparator_out" "x3/VDD" 0.11522
cap "x3/a_653_3238#" "x3/VDD" 0.206542
cap "x3/D[7]" "x3/a_929_3238#" -0.00292335
cap "x3/VDD" "x3/x51.SET_B" 0.0184878
cap "x3/VDD" "m1_12518_2904#" 0.233723
cap "x3/x51.SET_B" "m1_12518_2904#" 0.000953144
cap "x3/eob" "x3/VDD" 0.0839053
cap "x3/eob" "x3/x54.RESET_B" 6.14226
cap "x3/VDD" "VSS" 7.54354e-05
cap "x3/eob" "m1_12518_2904#" 0.408091
cap "x3/x54.RESET_B" "VSS" 0.520966
cap "x3/x54.RESET_B" "x3/reset" 0.000519397
cap "x3/D[6]" "x3/a_3618_3239#" 0.00615977
cap "x3/x77.A" "x3/D[6]" 0.00147634
cap "x3/x54.D" "x3/VDD" 0.0193317
cap "x3/D[6]" "x3/x54.D" 0.000300321
cap "x3/D[6]" "x3/a_3452_3239#" 0.00458746
cap "x3/VDD" "m1_12518_2904#" 0.149736
cap "x3/x77.Y" "m1_10529_2637#" 0.00131814
cap "vdd_sw[2]" "x3/x54.D" 6.21827e-06
cap "m1_10529_2637#" "x3/x77.VGND" 0.00427072
cap "x3/x77.Y" "m1_12518_2904#" 0.00368685
cap "x3/x77.VGND" "m1_12518_2904#" 0.0155604
cap "x3/x51.SET_B" "m1_12518_2904#" 0.00254522
cap "x3/x77.Y" "x3/D[6]" 0.00182552
cap "x3/VDD" "x3/x51.SET_B" 0.0494638
cap "x3/x77.VGND" "x3/D[6]" -0.00390643
cap "x3/a_4073_3213#" "m1_12518_2904#" 0.00552126
cap "vdd_sw[1]" "x3/x54.D" 0.000199929
cap "x3/check[6]" "x3/a_3618_3239#" 0.00417656
cap "x3/x77.A" "x3/check[6]" 0.00125297
cap "m1_10529_2637#" "x3/a_3618_3239#" 0.00542927
cap "x3/x77.A" "m1_10529_2637#" 0.00136785
cap "x3/a_3618_3239#" "m1_12518_2904#" 0.0208732
cap "x3/x77.A" "m1_12518_2904#" 0.00305298
cap "x3/check[6]" "x3/x54.D" 0.000247875
cap "x3/check[6]" "x3/a_3452_3239#" 0.00292359
cap "m1_10529_2637#" "x3/x54.D" 0.000274565
cap "x3/x54.D" "m1_12518_2904#" 0.000662243
cap "m1_10529_2637#" "x3/a_3452_3239#" 0.00319166
cap "x3/a_3452_3239#" "m1_12518_2904#" 0.0134059
cap "x3/x77.A" "x3/VDD" 0.0374118
cap "x3/x75.RESET_B" "m1_12518_2904#" 0.0188026
cap "m1_10529_2637#" "x3/a_3452_3239#" 0.00395158
cap "x3/a_3618_3239#" "m1_12518_2904#" 0.00237454
cap "x3/x75.RESET_B" "m1_14907_3096#" 0.0171871
cap "x3/x77.Y" "x3/D[6]" 0.00210215
cap "m1_14907_3096#" "x3/a_3618_3239#" 0.0022566
cap "x3/x77.Y" "x3/D[5]" 0.000162679
cap "m1_12518_2904#" "x3/a_4367_3213#" 0.0273317
cap "x3/check[6]" "x3/a_3618_3239#" 0.000974531
cap "m1_14907_3096#" "x3/a_4367_3213#" 0.0129329
cap "x3/check[6]" "x3/a_4367_3213#" 0.00167062
cap "x3/x77.Y" "m1_10529_2637#" 0.00187682
cap "x3/x75.RESET_B" "x3/D[6]" 0.00938606
cap "x3/a_3899_3605#" "m1_12518_2904#" 0.000247458
cap "x3/a_4854_3213#" "m1_12518_2904#" 0.0483275
cap "x3/a_3618_3239#" "x3/D[6]" 0.00114826
cap "x3/x75.RESET_B" "x3/D[5]" 0.0112246
cap "m1_14907_3096#" "x3/a_4854_3213#" 0.043801
cap "x3/D[6]" "x3/a_4367_3213#" 0.00196845
cap "x3/check[6]" "x3/a_4854_3213#" -0.0116871
cap "x3/a_4367_3213#" "x3/D[5]" 0.00638707
cap "x3/a_3452_3239#" "m1_12518_2904#" 0.0197127
cap "m1_14907_3096#" "x3/a_3452_3239#" 0.0180949
cap "m1_10529_2637#" "x3/a_3618_3239#" 0.00106389
cap "x3/check[6]" "x3/a_3452_3239#" 0.00361969
cap "m1_10529_2637#" "x3/a_4367_3213#" 0.0018238
cap "x3/a_4854_3213#" "x3/D[6]" 0.0187051
cap "x3/a_4854_3213#" "x3/D[5]" 0.0475672
cap "x3/x77.Y" "m1_12518_2904#" 0.00651636
cap "x3/a_3452_3239#" "x3/D[6]" 0.00426498
cap "m1_14907_3096#" "x3/x77.Y" 0.000249393
cap "x3/a_4854_3213#" "m1_10529_2637#" 0.00317967
cap "x3/check[6]" "x3/x77.Y" 0.000696094
cap "x3/a_4854_3213#" "m1_14907_3096#" 0.00662724
cap "x3/a_6010_3239#" "m1_12922_2700#" 0.00615977
cap "x3/x72.D" "m1_12922_2700#" 0.00473837
cap "x3/check[5]" "x3/a_6465_3213#" 0.00552126
cap "x3/x72.D" "vdd_sw[1]" 0.002799
cap "x3/D[5]" "x3/a_5844_3239#" 0.00796372
cap "x3/x72.D" "vdd_sw[2]" 8.70558e-05
cap "x3/x75.Q" "m1_14907_3096#" 0.0142
cap "x3/D[5]" "x3/a_6291_3605#" 0.000148388
cap "m1_10529_2637#" "x3/a_5844_3239#" 0.00319166
cap "m1_14907_3096#" "x3/a_6759_3213#" 0.0151578
cap "x3/a_4854_3213#" "x3/check[5]" 0.00708592
cap "x3/x72.SET_B" "x3/D[5]" 0.00503903
cap "x3/a_6759_3213#" "x3/check[0]" 0.00125297
cap "x3/a_4854_3213#" "m1_12922_2700#" 0.00347076
cap "m1_14907_3096#" "x3/a_5561_3239#" 0.00211309
cap "x3/a_6010_3239#" "x3/D[5]" 0.012411
cap "x3/x72.SET_B" "m1_10529_2637#" 0.00350332
cap "x3/x72.D" "x3/D[5]" 0.00636689
cap "x3/x75.Q" "x3/check[5]" 0.0155604
cap "x3/a_6010_3239#" "m1_10529_2637#" 0.00542927
cap "x3/x72.D" "m1_10529_2637#" 0.00384391
cap "x3/a_6759_3213#" "x3/check[5]" 0.0166632
cap "x3/D[5]" "x3/a_6465_3213#" 0.00332941
cap "x3/x75.Q" "m1_12922_2700#" 0.00641753
cap "m1_14907_3096#" "x3/a_5844_3239#" 0.012441
cap "x3/a_6759_3213#" "m1_12922_2700#" 0.00147634
cap "x3/check[5]" "x3/a_5561_3239#" 0.00232975
cap "x3/a_4854_3213#" "x3/check[6]" -0.0140633
cap "x3/check[0]" "x3/a_5844_3239#" 0.00102642
cap "m1_14907_3096#" "x3/a_6291_3605#" 0.000222845
cap "m1_12922_2700#" "x3/a_5561_3239#" 0.00116908
cap "x3/a_4854_3213#" "x3/D[5]" 0.00419858
cap "x3/x72.SET_B" "m1_14907_3096#" 0.00790023
cap "x3/a_4854_3213#" "m1_10529_2637#" 0.00322481
cap "x3/x72.SET_B" "x3/check[0]" 0.000696094
cap "x3/a_6010_3239#" "m1_14907_3096#" 0.019316
cap "x3/x72.D" "m1_14907_3096#" 0.0112276
cap "x3/check[5]" "x3/a_5844_3239#" 0.0134059
cap "x3/a_6010_3239#" "x3/check[0]" 0.00417656
cap "x3/x72.D" "x3/check[0]" 0.00347025
cap "x3/x75.Q" "x3/D[5]" -0.0128761
cap "x3/check[5]" "x3/a_6291_3605#" 0.000247458
cap "m1_12922_2700#" "x3/a_5844_3239#" 0.00458746
cap "m1_14907_3096#" "x3/a_6465_3213#" 0.00488663
cap "x3/D[5]" "x3/a_6759_3213#" 0.00996113
cap "x3/x72.SET_B" "x3/check[5]" 0.00848933
cap "x3/x75.Q" "m1_10529_2637#" 0.00427072
cap "x3/a_6759_3213#" "m1_10529_2637#" 0.00136785
cap "x3/a_6010_3239#" "x3/check[5]" 0.0208732
cap "x3/D[5]" "x3/a_5561_3239#" 0.00139383
cap "x3/x72.SET_B" "m1_12922_2700#" 0.00417731
cap "x3/x72.D" "x3/check[5]" 0.0110172
cap "x3/D[0]" "x3/D[4]" -0.0176404
cap "x3/a_7953_3239#" "x3/D[4]" 0.00127576
cap "x3/a_5844_3239#" "m1_10529_2637#" 0.00395158
cap "m1_14907_3096#" "x3/a_6010_3239#" 0.0022566
cap "x3/a_6759_3213#" "m1_10529_2637#" 0.000455951
cap "m1_14907_3096#" "x3/a_5844_3239#" 0.0180949
cap "x3/a_7246_3213#" "m1_10529_2637#" 0.00640449
cap "m1_14907_3096#" "x3/a_6759_3213#" 0.00965805
cap "x3/D[5]" "x3/x72.RESET_B" 0.0110718
cap "x3/D[0]" "m1_12922_2700#" 0.00641753
cap "m1_14907_3096#" "x3/a_7246_3213#" 0.0504283
cap "m1_12922_2700#" "x3/a_7953_3239#" 0.00116908
cap "x3/check[5]" "x3/x72.RESET_B" 0.0185322
cap "x3/a_8236_3239#" "x3/D[5]" 0.00596397
cap "x3/x72.RESET_B" "x3/D[4]" 0.0101237
cap "x3/x72.D" "vdd_sw[1]" 0.000399858
cap "x3/a_8236_3239#" "x3/check[0]" 0.00153141
cap "x3/D[0]" "x3/a_8236_3239#" 0.00813552
cap "x3/a_8236_3239#" "x3/D[4]" 0.00543989
cap "m1_12922_2700#" "x3/x72.RESET_B" 0.00599584
cap "x3/x72.SET_B" "x3/D[5]" 0.000162679
cap "x3/D[0]" "m1_10529_2637#" 0.00427072
cap "x3/x72.SET_B" "x3/check[5]" 0.000272649
cap "m1_17301_2496#" "x3/a_8236_3239#" 0.000909483
cap "x3/a_8236_3239#" "m1_12922_2700#" 0.00294708
cap "x3/D[0]" "m1_14907_3096#" 0.0238484
cap "x3/x72.SET_B" "x3/D[4]" 0.000148585
cap "m1_14907_3096#" "x3/a_7953_3239#" 0.00211309
cap "x3/x72.D" "x3/D[5]" 0.000760544
cap "x3/x72.D" "x3/check[5]" 0.00132449
cap "x3/x72.D" "vdd_sw[2]" 1.24365e-05
cap "x3/x72.D" "x3/check[0]" 0.00049575
cap "x3/x72.D" "x3/D[4]" 0.000674711
cap "x3/x72.SET_B" "m1_12922_2700#" 0.000135889
cap "m1_14907_3096#" "x3/x72.RESET_B" 0.0168984
cap "x3/D[0]" "x3/a_6845_2340#" 1.11022e-15
cap "x3/x72.D" "m1_17301_2496#" 0.000449148
cap "x3/a_8236_3239#" "m1_10529_2637#" 0.00167182
cap "x3/x72.D" "m1_12922_2700#" 0.000600641
cap "m1_14907_3096#" "x3/a_8236_3239#" 0.00921725
cap "x3/x72.SET_B" "m1_10529_2637#" 5.03085e-05
cap "x3/D[5]" "x3/a_6010_3239#" 0.00139982
cap "x3/x72.SET_B" "m1_14907_3096#" 0.000249393
cap "x3/check[5]" "x3/a_6010_3239#" 0.00237454
cap "x3/D[5]" "x3/a_5844_3239#" 0.0117522
cap "x3/check[0]" "x3/a_6010_3239#" 0.000974531
cap "x3/check[5]" "x3/a_5844_3239#" 0.0197127
cap "x3/check[0]" "x3/a_5844_3239#" 0.00361969
cap "x3/D[5]" "x3/a_6759_3213#" 0.00638707
cap "x3/x72.D" "m1_10529_2637#" 0.00054913
cap "x3/a_7246_3213#" "x3/D[5]" 0.0331207
cap "x3/check[5]" "x3/a_6759_3213#" 0.0106685
cap "x3/a_7246_3213#" "x3/check[5]" 0.0193872
cap "x3/check[0]" "x3/a_6759_3213#" 0.000417656
cap "x3/a_7246_3213#" "x3/check[0]" 0.00278437
cap "x3/x72.D" "m1_14907_3096#" 0.00137658
cap "x3/a_6759_3213#" "x3/D[4]" 0.00584924
cap "x3/a_7246_3213#" "x3/D[4]" 0.0348177
cap "x3/D[0]" "x3/x72.VGND" -5.68434e-14
cap "m1_17301_2496#" "x3/a_6010_3239#" 0.000578762
cap "m1_12922_2700#" "x3/a_6010_3239#" 0.00114826
cap "m1_17301_2496#" "x3/a_5844_3239#" 0.00214969
cap "m1_12922_2700#" "x3/a_5844_3239#" 0.00426498
cap "m1_17301_2496#" "x3/a_6759_3213#" 0.000248041
cap "m1_17301_2496#" "x3/a_7246_3213#" 0.0016536
cap "m1_12922_2700#" "x3/a_6759_3213#" 0.000492113
cap "x3/a_7246_3213#" "m1_12922_2700#" 0.0221759
cap "x3/D[0]" "x3/D[5]" 0.00929139
cap "x3/D[5]" "x3/a_7953_3239#" 0.00139383
cap "m1_10529_2637#" "x3/a_6010_3239#" 0.00106389
cap "m1_12922_2700#" "x3/a_8236_3239#" 0.00590535
cap "m1_12922_2700#" "x3/a_9151_3213#" 0.00147634
cap "x3/check[2]" "x3/a_8402_3239#" 0.00175171
cap "x3/a_9638_3213#" "x3/D[4]" 0.00162854
cap "x3/a_9638_3213#" "m1_10529_2637#" 0.00136785
cap "x3/D[0]" "x3/a_8402_3239#" 0.0189783
cap "x3/check[4]" "x3/a_8857_3213#" 0.00488663
cap "x3/x69.SET_B" "m1_16434_2561#" 0.000696094
cap "x3/D[4]" "x3/x69.D" 0.00528708
cap "x3/check[4]" "x3/x69.SET_B" 0.00815867
cap "m1_10529_2637#" "x3/x69.D" 0.0038379
cap "x3/a_8857_3213#" "m1_15309_2824#" 0.00332941
cap "x3/D[3]" "x3/x69.SET_B" 0.000179378
cap "x3/a_9638_3213#" "m1_12922_2700#" 0.00147634
cap "m1_17301_2496#" "x3/x69.SET_B" 0.000413401
cap "m1_15309_2824#" "x3/x69.SET_B" 0.00520634
cap "x3/D[4]" "x3/a_8402_3239#" 0.0125726
cap "m1_10529_2637#" "x3/a_8402_3239#" 0.00649316
cap "x3/a_8857_3213#" "x3/D[0]" 0.00438215
cap "x3/check[2]" "x3/x69.SET_B" 0.00019906
cap "m1_12922_2700#" "x3/x69.D" 0.00451794
cap "x3/a_8236_3239#" "m1_16434_2561#" 0.00501187
cap "x3/check[4]" "x3/a_8683_3605#" 0.000222845
cap "x3/check[4]" "x3/a_8236_3239#" 0.0213186
cap "x3/D[0]" "x3/x69.SET_B" 0.00716999
cap "x3/a_9151_3213#" "m1_16434_2561#" 0.00125297
cap "x3/check[4]" "x3/a_9151_3213#" 0.0151578
cap "m1_17301_2496#" "x3/a_8236_3239#" 0.00297649
cap "m1_15309_2824#" "x3/a_8683_3605#" 0.000148388
cap "m1_15309_2824#" "x3/a_8236_3239#" 0.0137519
cap "m1_12922_2700#" "x3/a_8402_3239#" 0.00730803
cap "m1_17301_2496#" "x3/a_9151_3213#" 0.000744122
cap "x3/a_9151_3213#" "m1_15309_2824#" 0.00996113
cap "x3/check[2]" "x3/a_8236_3239#" 0.0144039
cap "x3/D[0]" "x3/a_8683_3605#" 0.000198454
cap "x3/check[2]" "x3/a_9151_3213#" 0.00133285
cap "x3/D[0]" "x3/a_8236_3239#" 0.018797
cap "x3/D[4]" "x3/x69.SET_B" 0.00473692
cap "x3/a_9638_3213#" "m1_16434_2561#" 0.00125297
cap "x3/D[0]" "x3/a_9151_3213#" 0.0134432
cap "m1_10529_2637#" "x3/x69.SET_B" 0.00355678
cap "x3/a_9638_3213#" "x3/check[4]" 0.00993809
cap "x3/D[3]" "x3/a_9638_3213#" 0.0303109
cap "m1_17301_2496#" "x3/a_9638_3213#" 0.000744122
cap "x3/a_9638_3213#" "m1_15309_2824#" 0.00659412
cap "m1_16434_2561#" "x3/x69.D" 0.00346509
cap "x3/check[4]" "x3/x69.D" 0.0105672
cap "x3/check[2]" "x3/a_9638_3213#" 0.00800475
cap "x3/D[4]" "x3/a_8683_3605#" 0.000136061
cap "m1_12922_2700#" "x3/x69.SET_B" 0.0043167
cap "x3/D[4]" "x3/a_8236_3239#" 0.0098394
cap "m1_17301_2496#" "x3/x69.D" 0.00313958
cap "m1_10529_2637#" "x3/a_8236_3239#" 0.00547141
cap "x3/a_9638_3213#" "x3/D[0]" 0.00883847
cap "x3/D[4]" "x3/a_9151_3213#" 0.00911191
cap "m1_15309_2824#" "x3/x69.D" 0.00593986
cap "x3/a_8402_3239#" "m1_16434_2561#" 0.00515109
cap "m1_10529_2637#" "x3/a_9151_3213#" 0.00136785
cap "x3/check[4]" "x3/a_8402_3239#" 0.0215726
cap "x3/check[1]" "x3/x69.D" 0.00285785
cap "m1_17301_2496#" "x3/a_8402_3239#" 0.00305917
cap "vdd_sw[1]" "x3/x69.D" 0.00279539
cap "x3/a_8402_3239#" "m1_15309_2824#" 0.0138108
cap "x3/D[0]" "x3/x69.D" 0.00891545
cap "x3/D[1]" "x3/a_9237_2340#" 4.44089e-16
cap "x3/D[3]" "x3/a_9638_3213#" 0.0292214
cap "m1_12922_2700#" "x3/a_10628_3239#" 0.00458746
cap "x3/a_9638_3213#" "m1_18599_3018#" 0.0358784
cap "x3/a_9151_3213#" "x3/check[4]" 0.00965805
cap "x3/check[3]" "x3/a_10628_3239#" 0.00173629
cap "m1_10529_2637#" "x3/a_9151_3213#" 0.000455951
cap "x3/D[3]" "x3/a_10794_3239#" 0.0137267
cap "m1_18599_3018#" "x3/a_10794_3239#" 0.017012
cap "x3/a_9638_3213#" "x3/check[2]" 0.032394
cap "x3/a_9638_3213#" "m1_12922_2700#" 0.0206995
cap "x3/x69.RESET_B" "x3/D[4]" 0.0101768
cap "x3/a_10794_3239#" "x3/D[1]" 0.0192818
cap "x3/a_10345_3239#" "x3/D[4]" 0.00127576
cap "x3/D[3]" "x3/D[1]" -0.0264812
cap "x3/D[3]" "x3/x69.D" 0.00674893
cap "x3/a_9638_3213#" "x3/check[3]" 0.000909483
cap "m1_18599_3018#" "x3/D[1]" 0.0125783
cap "x3/x69.D" "m1_18599_3018#" 0.0089168
cap "x3/D[4]" "x3/a_9151_3213#" 0.00584924
cap "m1_12922_2700#" "x3/a_10794_3239#" 0.00615977
cap "m1_16434_2561#" "x3/a_10628_3239#" 0.00292359
cap "m1_15309_2824#" "x3/a_10628_3239#" 0.00796372
cap "x3/x69.D" "x3/D[1]" 0.0105435
cap "x3/check[3]" "x3/a_10794_3239#" 0.00248041
cap "x3/D[1]" "x3/check[2]" 0.0113533
cap "x3/D[1]" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 3.55271e-15
cap "m1_10529_2637#" "x3/a_10628_3239#" 0.00319166
cap "m1_12922_2700#" "x3/D[1]" 0.00641753
cap "x3/x69.D" "m1_12922_2700#" 0.004537
cap "m1_16434_2561#" "x3/a_9638_3213#" 0.00153141
cap "m1_15309_2824#" "x3/a_9638_3213#" 0.0265266
cap "x3/x69.D" "x3/check[3]" 0.00313958
cap "x3/D[3]" "x3/x69.RESET_B" 0.0122645
cap "x3/D[3]" "x3/a_10345_3239#" 0.00153327
cap "x3/x69.RESET_B" "m1_18599_3018#" 0.0150665
cap "m1_18599_3018#" "x3/a_10345_3239#" 0.00187641
cap "x3/a_9638_3213#" "x3/check[4]" 0.00133515
cap "m1_16434_2561#" "x3/a_10794_3239#" 0.00417656
cap "m1_15309_2824#" "x3/a_10794_3239#" 0.012411
cap "x3/D[3]" "x3/a_9151_3213#" 0.00702181
cap "m1_10529_2637#" "x3/a_9638_3213#" 0.00503663
cap "x3/a_10628_3239#" "x3/D[4]" 0.00724938
cap "m1_18599_3018#" "x3/a_9151_3213#" 0.00858244
cap "x3/x69.RESET_B" "x3/check[2]" 0.0135988
cap "x3/a_10345_3239#" "x3/check[2]" 0.00169702
cap "x3/x69.RESET_B" "m1_12922_2700#" 0.00734678
cap "x3/x69.D" "vdd_sw[1]" 0.00279539
cap "m1_10529_2637#" "x3/a_10794_3239#" 0.00542927
cap "m1_12922_2700#" "x3/a_10345_3239#" 0.00116908
cap "m1_15309_2824#" "x3/D[1]" 0.00929139
cap "m1_16434_2561#" "x3/x69.D" 0.00346509
cap "m1_15309_2824#" "x3/x69.D" 0.00594072
cap "x3/check[2]" "x3/a_9151_3213#" 0.0077668
cap "m1_12922_2700#" "x3/a_9151_3213#" 0.000492113
cap "x3/a_9638_3213#" "x3/D[4]" 0.0242493
cap "m1_10529_2637#" "x3/D[1]" 0.00427072
cap "m1_10529_2637#" "x3/x69.D" 0.0038379
cap "x3/check[3]" "x3/a_9151_3213#" 0.000248041
cap "x3/a_10794_3239#" "x3/D[4]" 0.0113059
cap "x3/D[3]" "x3/a_10628_3239#" 0.00881505
cap "m1_18599_3018#" "x3/a_10628_3239#" 0.0109446
cap "m1_15309_2824#" "x3/x69.RESET_B" 0.0111325
cap "m1_15309_2824#" "x3/a_10345_3239#" 0.00139383
cap "x3/a_10628_3239#" "x3/D[1]" 0.0124188
cap "x3/D[1]" "x3/D[4]" 0.00849147
cap "x3/x69.D" "x3/D[4]" 0.00528783
cap "x3/x69.VGND" "x3/D[1]" -2.84217e-14
cap "m1_16434_2561#" "x3/a_9151_3213#" 0.000417656
cap "x3/a_10628_3239#" "x3/check[2]" 0.00732288
cap "m1_15309_2824#" "x3/a_9151_3213#" 0.00638707
cap "x3/x69.RESET_B" "x3/check[4]" 0.017013
cap "x3/x69.D" "x3/check[1]" 0.00285785
cap "x3/a_10628_3239#" "x5/VSS" 0.0244018
cap "m1_12922_2700#" "x3/a_10794_3239#" 0.00114826
cap "x3/D[1]" "x3/x69.RESET_B" 0.017013
cap "m1_15309_2824#" "x3/a_11543_3213#" 0.0163482
cap "x3/a_10628_3239#" "x3/D[1]" 0.0180637
cap "x3/a_10628_3239#" "x3/check[3]" 0.00214969
cap "x3/a_11075_3605#" "m1_17701_2756#" 0.000136061
cap "x3/x66.SET_B" "m1_17701_2756#" 0.0047329
cap "m1_12922_2700#" "x3/a_11543_3213#" 0.00196845
cap "x3/a_10794_3239#" "x3/D[3]" 0.00155991
cap "x5/VSS" "x3/a_11630_4086#" 0.00598109
cap "m1_16434_2561#" "x3/a_10794_3239#" 0.000974531
cap "x3/a_11543_3213#" "x3/D[3]" 0.0179872
cap "x3/x66.SET_B" "m1_10529_2637#" 0.00355363
cap "x3/a_12030_3213#" "m1_17701_2756#" 0.00446355
cap "m1_15309_2824#" "x3/x69.RESET_B" 0.0111478
cap "m1_15309_2824#" "x3/a_10628_3239#" 0.0117522
cap "m1_16434_2561#" "x3/a_11543_3213#" 0.00167062
cap "x3/x66.SET_B" "x5/VSS" 0.208616
cap "m1_12922_2700#" "x3/x69.RESET_B" 0.00768559
cap "m1_18599_3018#" "x3/a_10794_3239#" 0.00196636
cap "x3/a_11075_3605#" "x3/D[1]" 0.000222486
cap "m1_12922_2700#" "x3/a_10628_3239#" 0.00426498
cap "x3/x66.SET_B" "x3/D[1]" 0.00813496
cap "x3/x66.SET_B" "x3/check[3]" 0.000413401
cap "m1_10529_2637#" "x3/a_12030_3213#" 0.00136785
cap "x3/D[2]" "x3/a_11543_3213#" 0.0077668
cap "m1_18599_3018#" "x3/a_11543_3213#" 0.0220256
cap "x3/x69.RESET_B" "x3/D[3]" 0.0122822
cap "x3/a_10628_3239#" "x3/D[3]" 0.0129677
cap "x3/a_11249_3213#" "x3/D[1]" 0.00487925
cap "x3/a_12030_3213#" "x3/D[1]" 0.0146099
cap "x3/a_12030_3213#" "x3/check[3]" 0.000744122
cap "m1_16434_2561#" "x3/a_10628_3239#" 0.00361969
cap "x3/a_11075_3605#" "m1_15309_2824#" 0.000148388
cap "x3/x66.SET_B" "m1_15309_2824#" 0.00520171
cap "x3/D[2]" "x3/x69.RESET_B" 0.0136194
cap "m1_18599_3018#" "x3/x69.RESET_B" 0.0150905
cap "x3/a_10628_3239#" "m1_18599_3018#" 0.0159879
cap "x3/x66.SET_B" "m1_12922_2700#" 0.0043132
cap "x3/a_11249_3213#" "m1_15309_2824#" 0.00332941
cap "x3/a_10794_3239#" "m1_17701_2756#" 0.00126664
cap "x3/a_12030_3213#" "m1_15309_2824#" 0.00969152
cap "x3/a_11075_3605#" "x3/D[3]" 0.000162905
cap "x3/x66.SET_B" "x3/D[3]" 0.00576097
cap "x3/a_11543_3213#" "m1_17701_2756#" 0.0149612
cap "x5/a_12297_8278#" "x3/a_11630_4086#" 0.000461034
cap "m1_12922_2700#" "x3/a_12030_3213#" 0.00407428
cap "m1_10529_2637#" "x3/a_10794_3239#" 0.00106389
cap "x3/x66.SET_B" "m1_16434_2561#" 0.000696094
cap "x3/a_11249_3213#" "x3/D[3]" 0.0036372
cap "m1_10529_2637#" "x3/a_11543_3213#" 0.0018238
cap "x3/a_12030_3213#" "x3/D[3]" 0.0106504
cap "x3/a_11075_3605#" "m1_18599_3018#" 0.000198454
cap "x3/x66.SET_B" "x3/D[2]" 0.00019906
cap "x3/D[1]" "x3/a_10794_3239#" 0.00225227
cap "x3/check[3]" "x3/a_10794_3239#" 0.000578762
cap "x5/eob" "x3/a_11630_4086#" 0.0103159
cap "x3/x66.SET_B" "m1_18599_3018#" 0.00716253
cap "x3/a_11543_3213#" "x5/VSS" 0.443212
cap "x3/x69.RESET_B" "m1_17701_2756#" 0.0101902
cap "m1_16434_2561#" "x3/a_12030_3213#" 0.00125297
cap "x3/a_10628_3239#" "m1_17701_2756#" 0.00802991
cap "x3/D[1]" "x3/a_11543_3213#" 0.0247747
cap "x3/check[3]" "x3/a_11543_3213#" 0.000992163
cap "x3/a_11249_3213#" "m1_18599_3018#" 0.00438215
cap "x3/a_12030_3213#" "x3/D[2]" 0.0438505
cap "x3/a_12030_3213#" "m1_18599_3018#" 0.0130083
cap "m1_10529_2637#" "x3/a_10628_3239#" 0.00395158
cap "m1_15309_2824#" "x3/a_10794_3239#" 0.00139982
cap "x3/x69.RESET_B" "x5/VSS" 0.92551
cap "x5/x2.x7.floating" "x3/a_11630_4086#" 0.00158229
cap "x5/VSS" "x5/x2.x7.floating" 4.89148
cap "x5/sar_logic[5]" "x3/a_12030_3213#" 0.0234292
cap "x5/VSS" "x3/a_10628_3239#" 2.22045e-16
cap "x5/sar_logic[5]" "x3/a_12737_3239#" 0.00139383
cap "x5/VSS" "x3/a_11249_3213#" -4.44089e-16
cap "x3/a_12030_3213#" "x5/sar_logic[6]" 0.0181016
cap "x5/VSS" "vdd_sw[1]" 0.00487335
cap "x5/VSS" "x3/a_12264_3521#" -5.55112e-17
cap "x5/VSS" "m1_10529_2637#" 0.00661671
cap "x5/VSS" "x5/sar_logic[3]" 0.0102426
cap "x5/sar_logic[0]" "x5/sar_logic[2]" 0.00167803
cap "x5/a_12297_8002#" "x3/check[3]" 0.157482
cap "x5/VSS" "x5/sar_logic[2]" 24.1798
cap "x5/sar_logic[1]" "x5/sar_logic[2]" 0.00191191
cap "x5/VSS" "x5/a_12297_8002#" 6.77684
cap "x3/a_11629_2340#" "x5/sar_logic[2]" -1.77636e-15
cap "x5/VSS" "x3/x66.SET_B" 1.33227e-15
cap "x3/x66.D" "x5/sar_logic[5]" 0.000379572
cap "x3/a_12030_3213#" "x5/sar_logic[4]" 0.0214143
cap "x5/sar_logic[6]" "x3/a_12737_3239#" 0.00116908
cap "x3/a_11630_4086#" "x5/eob" 0.00684298
cap "x5/eob" "x3/check[3]" 0.323645
cap "x3/x39.CLK" "x5/eob" 0.0202703
cap "x3/a_12030_3213#" "m1_16434_2561#" 0.00153141
cap "x5/VSS" "x5/eob" 2.27249
cap "x5/VSS" "x3/x66.VPWR" 4.00764
cap "x3/a_12030_3213#" "x3/check[3]" -0.0308936
cap "x3/a_12737_3239#" "x5/sar_logic[4]" 0.00127576
cap "x5/sar_logic[0]" "x3/a_12030_3213#" 0.0317086
cap "x3/x66.D" "x5/sar_logic[6]" 0.000299829
cap "x5/VSS" "x3/a_12030_3213#" 1.04234
cap "x3/a_12030_3213#" "x5/sar_logic[1]" 0.0357341
cap "x5/sar_logic[0]" "x3/a_12737_3239#" 0.00187641
cap "x3/x66.D" "x5/sar_logic[4]" 0.000336771
cap "x5/VSS" "x3/a_12737_3239#" 1.73604
cap "x5/sar_logic[1]" "x3/a_12737_3239#" 0.00210961
cap "x5/VSS" "x3/x66.RESET_B" -5.68434e-14
cap "x3/x66.D" "m1_16434_2561#" 0.000247506
cap "x5/VSS" "x3/x63.VPWR" 5.83224
cap "x5/sar_logic[1]" "x3/x63.VPWR" 1.31918
cap "x5/VSS" "x5/delay_offset" -0.237529
cap "x5/VSS" "x5/sar_logic[5]" 0.00904229
cap "x5/a_12385_8140#" "x3/check[3]" 0.0838047
cap "x3/x66.D" "x3/check[3]" 0.000224256
cap "x3/x66.D" "x5/sar_logic[0]" 0.000576385
cap "x5/VSS" "x5/a_12385_8140#" 0.104714
cap "x5/VSS" "x3/x66.D" 0.0407716
cap "x5/a_12385_8002#" "x3/check[3]" 0.100889
cap "x3/x66.D" "x5/sar_logic[1]" 0.000684899
cap "x5/VSS" "x3/a_11761_3239#" 5.55112e-17
cap "x5/a_12297_8278#" "x3/a_11630_4086#" 0.512215
cap "x5/sar_logic[3]" "x3/a_12030_3213#" 0.0258142
cap "m1_10529_2637#" "x3/a_12030_3213#" 0.00503663
cap "x5/a_12297_8278#" "x3/x39.CLK" 0.00795197
cap "x5/a_12297_8278#" "x3/check[3]" 0.000918074
cap "x3/a_12030_3213#" "x5/sar_logic[2]" 0.0286228
cap "x3/x39.CLK" "x5/a_12457_8140#" 0.00565937
cap "x3/check[3]" "x5/a_12457_8140#" 0.0483962
cap "x5/VSS" "x5/a_12297_8278#" 4.02335
cap "x5/VSS" "x5/sar_logic[6]" 0.00721361
cap "x5/VSS" "x5/a_12457_8140#" 2.00574
cap "x5/sar_logic[3]" "x3/a_12737_3239#" 0.00153327
cap "x5/sar_logic[2]" "x3/a_12737_3239#" 0.00169702
cap "x5/VSS" "x5/a_12385_8278#" 0.517411
cap "x5/VSS" "x5/sar_logic[4]" 0.00806519
cap "x3/x66.D" "vdd_sw[1]" 0.000199671
cap "x5/VSS" "m1_16434_2561#" 0.00599406
cap "m1_10529_2637#" "x3/x66.D" 0.000274135
cap "x3/x66.D" "x5/sar_logic[3]" 0.000432763
cap "x5/VSS" "x3/a_11630_4086#" 0.387746
cap "x5/VSS" "x3/x39.CLK" 0.111805
cap "x5/VSS" "x3/check[3]" 13.8856
cap "x3/x66.D" "x5/sar_logic[2]" 0.000498995
cap "x5/VSS" "x3/a_11075_3605#" -1.11022e-16
cap "x5/VSS" "x5/sar_logic[0]" 0.137072
cap "x5/VSS" "x5/sar_logic[1]" 5.45716
cap "x5/VSS" "x3/a_11629_2340#" 0.486061
cap "x5/eob" "x3/x66.RESET_B" 0.0822208
cap "x5/a_12297_8002#" "x3/x66.RESET_B" 0.0076179
cap "x5/sar_logic[0]" "x5/VSS" 17.4092
cap "x3/x36.Q_N" "x5/eob" 0.0138516
cap "x3/x36.Q_N" "x5/a_12297_8002#" 0.0107066
cap "x5/sar_logic[1]" "x5/VSS" 59.9474
cap "x5/sar_logic[0]" "x5/a_13563_7073#" 0.694919
cap "x3/check[3]" "x5/VSS" 1.14769
cap "x5/sar_logic[1]" "x5/a_13563_7073#" 3.81579
cap "x5/sar_logic[2]" "x5/VSS" 0.538007
cap "x5/VSS" "x5/a_13397_7073#" 1.57306
cap "x5/x1[0].CLK" "x5/VSS" 11.2654
cap "x5/a_14158_7433#" "x5/sar_logic[1]" 0.0500662
cap "x5/a_14625_7445#" "x5/sar_logic[0]" 0.0623035
cap "x5/sar_logic[0]" "x5/a_13928_7067#" 0.17564
cap "x5/sar_logic[1]" "x5/a_13952_7445#" 0.00891503
cap "x5/eob" "x3/a_12548_4112#" 0.00163305
cap "retimer_delay_code[0]" "x5/VSS" -2.77016
cap "x5/sar_logic[0]" "x5/a_14312_7267#" 0.0754258
cap "x5/sar_logic[1]" "x5/a_14312_7267#" 0.0328182
cap "x3/sky130_fd_sc_hd__mux4_4_0.VPWR" "x5/VSS" 1.25399
cap "x5/a_13563_7073#" "x5/VSS" -0.503943
cap "x5/sar_logic[1]" "x5/eob" 0.00797057
cap "x5/delay_code[2]" "x5/delay_code[1]" -179.949
cap "x5/sar_logic[1]" "x5/a_12297_8002#" 0.625521
cap "x5/sar_logic[0]" "x5/a_14018_7041#" 0.45868
cap "x3/check[3]" "x5/eob" 0.0128138
cap "x3/check[3]" "x5/a_12297_8002#" 0.0109042
cap "x5/sar_logic[1]" "x5/a_14018_7041#" 0.0440285
cap "x5/sar_logic[3]" "x5/VSS" 0.265169
cap "x5/a_14483_7067#" "x5/sar_logic[0]" 0.215638
cap "x5/a_14262_7067#" "x5/sar_logic[0]" 0.143848
cap "x5/x1[0].SET_B" "x5/sar_logic[0]" 25.4171
cap "x5/eob" "x3/a_11629_4386#" 0.00279142
cap "x5/x1[0].SET_B" "x5/sar_logic[1]" 2.07418
cap "x3/a_11630_4086#" "x5/a_12297_8278#" 0.496603
cap "x5/a_12297_8278#" "x5/VSS" 3.99132
cap "x5/x1[0].SET_B" "x5/x1[0].CLK" -5.68434e-14
cap "x5/VSS" "x3/x66.RESET_B" 0.0238213
cap "x3/x36.Q_N" "x5/VSS" 0.0363138
cap "retimer_delay_code[0]" "x5/delay_code[1]" -179.949
cap "x5/sar_logic[0]" "x5/a_13751_7067#" 0.342592
cap "x5/sar_logic[1]" "x5/a_13751_7067#" 0.142398
cap "x3/a_11630_4086#" "x5/eob" 0.0146402
cap "x5/sar_logic[1]" "x3/x63.VPWR" 1.31918
cap "x5/sar_logic[1]" "x5/sar_logic[0]" -1.23999
cap "x5/eob" "x5/VSS" 1.69721
cap "x5/a_12297_8002#" "x5/VSS" 9.90155
cap "x3/sky130_fd_sc_hd__mux4_4_0.VPWR" "x5/eob" 0.134575
cap "x3/sky130_fd_sc_hd__mux4_4_0.VPWR" "x5/a_12297_8002#" 0.142935
cap "x3/x39.CLK" "x5/a_12297_8278#" 0.00473134
cap "x5/sar_logic[2]" "x5/sar_logic[0]" -0.374133
cap "x5/sar_logic[0]" "x5/a_13397_7073#" 7.5053
cap "x5/x1[0].CLK" "x5/sar_logic[0]" 9.31835
cap "x5/sar_logic[1]" "x5/a_13397_7073#" 4.07039
cap "x5/a_12457_8140#" "x5/VSS" 1.47346
cap "x5/x1[0].CLK" "x5/sar_logic[1]" 12.701
cap "x5/x1[0].SET_B" "x5/VSS" 0.112585
cap "x5/sar_logic[0]" "x5/sar_logic[5]" -0.204271
cap "x5/a_13844_7067#" "x5/sar_logic[0]" 0.429715
cap "x3/x39.CLK" "x5/eob" 0.0202703
cap "x3/a_11630_4086#" "x5/x2.x7.floating" 0.00108914
cap "x5/sar_logic[1]" "x5/a_14530_7389#" 0.0181499
cap "x5/a_13844_7067#" "x5/sar_logic[1]" 0.109411
cap "x5/x2.x7.floating" "x5/VSS" 6.11804
cap "x5/sar_logic[1]" "x5/sar_logic[0]" 0.187479
cap "x5/a_13397_7073#" "x5/x1[0].VGND" 0.00618472
cap "x5/delay_code[1]" "x5/delay_code[2]" -349.744
cap "x5/delay_code[0]" "x5/delay_code[1]" -789.744
cap "x5/x1[0].VGND" "x5/a_13563_7073#" -0.00855763
cap "x5/x1[0].VGND" "x5/sar_logic[0]" 0.0795087
cap "x5/sar_logic[1]" "x5/x1[0].RESET_B" 0.00548638
cap "x5/sar_logic[1]" "x5/a_13397_7073#" 0.0499377
cap "x5/x1[0].RESET_B" "x5/sar_logic[0]" 0.00602064
cap "x5/sar_logic[1]" "x5/a_13563_7073#" 0.0645524
cap "x5/x1[0].RESET_B" "x5/x1[0].VGND" 0.0069408
cap "x5/delay_code[0]" "x5/delay_code[1]" -789.744
cap "x5/a_15789_7073#" "x5/x1[0].RESET_B" -0.000160763
cap "x5/sar_retimer[0]" "x5/x1[0].RESET_B" 0.17644
cap "x5/a_15789_7073#" "x5/sar_retimer[1]" 0.0254242
cap "x5/delay_code[0]" "x5/delay_code[1]" -138.769
cap "x5/a_17191_7041#" "x5/x1[1].RESET_B" -0.000153159
cap "x5/x3.X" "x5/sar_retimer[0]" 0.770578
cap "x5/a_17191_7041#" "x5/sar_retimer[1]" 0.0829069
cap "x5/x3.X" "x5/x1[1].RESET_B" -7.08114
cap "x5/x3.X" "x5/sar_retimer[1]" 53.8589
cap "x5/sar_retimer[0]" "x5/x1[1].RESET_B" 15.3803
cap "x5/sar_retimer[0]" "x5/sar_retimer[2]" -0.292359
cap "x5/sar_retimer[0]" "x5/sar_retimer[1]" 1.83035
cap "x5/x3.X" "x5/sar_retimer[3]" 0.0181518
cap "x5/x1[1].VGND" "x5/sar_retimer[1]" 1.42625
cap "x5/x1[1].RESET_B" "x5/sar_retimer[1]" 9.93475
cap "x5/sar_retimer[2]" "x5/sar_retimer[1]" -0.278922
cap "x3/reset" "x3/x3.X" 0.00823302
cap "x3/reset" "x3/x20.VPWR" 0.448144
cap "x3/reset" "x3/x3.A" 0.0121815
cap "x3/reset" "x3/a_897_4112#" 0.018171
cap "x3/reset" "x3/a_621_4112#" 0.0117411
cap "x3/eob" "x3/a_1616_4801#" 0.0667755
cap "x3/a_1682_4775#" "x3/eob" 0.00336596
cap "x3/reset" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.0304706
cap "x3/clk_sar" "x3/x20.CLK" 0.0834856
cap "x3/sel_bit[1]" "x3/VDD" 0.00482141
cap "x3/a_621_4112#" "x3/x20.VGND" 3.03126
cap "x3/eob" "x3/a_897_4112#" 2.30303
cap "x3/a_1061_4801#" "x3/x20.VGND" 1.84967
cap "x3/a_621_4112#" "x3/eob" 3.29759
cap "x3/eob" "x3/a_1061_4801#" 1.02141
cap "x3/clk_sar" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.189478
cap "x1/a_2200_1841#" "x3/x20.CLK" 0.0212732
cap "x3/reset" "x3/clk_sar" -2.33878
cap "x3/reset" "x3/sel_bit[1]" -0.321381
cap "x3/x20.CLK" "x1/sample_clk" 0.537895
cap "x3/eob" "x3/x3.A" 1.6529
cap "x3/eob" "x3/x20.VGND" 8.55567
cap "x3/a_1227_4801#" "x3/x20.VGND" 0.322725
cap "x3/VDD" "x3/x20.VGND" 495.727
cap "x3/x20.CLK" "x3/x20.VGND" 3.20497
cap "x3/a_621_4112#" "x3/reset" 0.229237
cap "x3/eob" "x3/a_1227_4801#" 0.429549
cap "x3/eob" "x3/VDD" 260.699
cap "x3/reset" "x3/a_1061_4801#" 0.103609
cap "x3/eob" "x3/x20.CLK" 22.7368
cap "x3/VDD" "x3/x20.CLK" 1.13687e-13
cap "x3/x20.VGND" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.653218
cap "x3/a_621_4112#" "x3/clk_sar" 0.120558
cap "x3/clk_sar" "x3/a_1061_4801#" 0.0549515
cap "x3/eob" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 1.74119
cap "x3/VDD" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" -0.165865
cap "x3/eob" "x3/x20.SET_B" 0.0641542
cap "x3/reset" "x3/x20.VGND" 0.925337
cap "x3/eob" "x3/reset" -2.90385
cap "x3/eob" "x3/a_1508_5167#" 0.289927
cap "x3/reset" "x3/a_1227_4801#" 0.00793314
cap "x3/reset" "x3/VDD" 101.861
cap "x3/reset" "x3/x20.CLK" 0.156805
cap "x3/eob" "x3/a_1511_4112#" 0.546403
cap "x3/eob" "x3/a_1415_4801#" 0.274678
cap "x3/clk_sar" "x3/x20.VGND" 0.0682725
cap "x3/x4.A" "x3/eob" 2.25745
cap "x3/clk_sar" "x3/VDD" 5.84366
cap "x3/a_1061_4801#" "x3/eob" 0.0222774
cap "x3/x48.RESET_B" "x3/eob" 0.0268922
cap "x3/a_1976_4775#" "x3/x77.VGND" 0.105101
cap "x3/a_1061_4801#" "x3/x77.VGND" 0.391072
cap "x3/VDD" "x3/a_1976_4775#" 0.0432349
cap "x3/eob" "x3/x77.VGND" 0.00894653
cap "x3/eob" "x3/a_1227_4801#" 0.013348
cap "x3/x48.RESET_B" "x3/x77.VGND" 0.0555366
cap "x3/VDD" "x3/a_1061_4801#" 0.0264019
cap "x3/VDD" "x3/x48.RESET_B" 0.323167
cap "x2/x3.Y" "x3/a_1227_4801#" 0.0207222
cap "x3/a_1227_4801#" "x3/x77.VGND" 0.00478901
cap "x3/VDD" "x3/a_1227_4801#" 0.173012
cap "x3/a_1061_4801#" "x3/sel_bit[0]" -1.38778e-17
cap "x2/a_3056_2150#" "x3/a_1061_4801#" 0.00975458
cap "x3/a_1682_4775#" "x3/eob" 0.015476
cap "x3/a_1061_4801#" "x3/reset" 0.000513354
cap "x3/reset" "x3/eob" 0.00817543
cap "x3/eob" "x3/a_2289_4801#" 0.00100783
cap "x3/a_1682_4775#" "x3/x77.VGND" 0.0213471
cap "x3/a_1508_5167#" "x3/eob" 0.0139237
cap "x3/VDD" "x3/a_2289_4801#" 0.0208674
cap "x3/eob" "x3/x27.CLK" 1.10213
cap "x3/a_1508_5167#" "x3/x77.VGND" 0.0868371
cap "x3/x77.VGND" "x3/x27.CLK" 0.53178
cap "x3/eob" "x3/a_1976_4775#" 0.0202886
cap "x3/VDD" "x3/a_2463_4775#" 0.660745
cap "x3/VDD" "x3/x27.SET_B" 1.04638
cap "x2/x2.x3.x5[0].floating" "x3/a_3453_4801#" 0.00964349
cap "x3/VDD" "x3/a_3453_4801#" 0.238615
cap "x3/VDD" "x3/a_3619_4801#" 0.0577362
cap "x3/VDD" "x3/x20.Q_N" 0.176311
cap "m1_10623_4311#" "x3/x27.CLK" 0.0377326
cap "x3/a_1976_4775#" "m1_10623_4311#" 0.00530412
cap "m1_10623_4311#" "x3/a_4074_4775#" 0.00480673
cap "x3/a_2463_4775#" "m1_10623_4311#" 0.0313776
cap "m1_10623_4311#" "x3/x27.SET_B" 0.0285316
cap "m1_10623_4311#" "x3/a_3453_4801#" 0.0146145
cap "x3/VDD" "x3/x27.CLK" 1.90122
cap "m1_10623_4311#" "x3/a_3619_4801#" 0.00681583
cap "m1_10623_4311#" "x3/x20.Q_N" 0.0128576
cap "x3/VDD" "x3/a_1976_4775#" 0.108087
cap "x3/VDD" "x3/a_4074_4775#" 0.078218
cap "x3/a_4368_4775#" "x2/x2.x3.x5[0].floating" 0.0344365
cap "x3/a_3619_4801#" "x3/x77.VPWR" 0.235743
cap "x2/x2.x3.x5[0].floating" "x3/x30.SET_B" 0.0135455
cap "x2/x2.x3.x5[0].floating" "x3/x30.SET_B" 0.0344365
cap "m1_10623_4311#" "x3/a_4855_4775#" 0.0505918
cap "m1_10623_4311#" "x3/a_4681_4801#" 0.0117059
cap "x3/a_4855_4775#" "x3/x77.VPWR" 0.666037
cap "m1_10623_4311#" "x3/a_4074_4775#" 0.015476
cap "x3/a_4681_4801#" "x3/x77.VPWR" 0.197135
cap "m1_10623_4311#" "x3/x30.SET_B" 0.233148
cap "x3/a_4074_4775#" "x3/x77.VPWR" 0.204151
cap "m1_10623_4311#" "x3/a_3900_5167#" 0.0139237
cap "x3/x30.SET_B" "x3/x77.VPWR" 16.8481
cap "x3/a_3900_5167#" "x3/x77.VPWR" 0.195468
cap "m1_10623_4311#" "x3/a_3453_4801#" 0.0196024
cap "m1_10623_4311#" "x3/x30.D" 0.00507583
cap "x3/a_3453_4801#" "x3/x77.VPWR" 0.271214
cap "x3/x30.D" "x3/x77.VPWR" 0.0227435
cap "x3/a_4855_4775#" "x2/x2.x3.x5[0].floating" 0.0294459
cap "x3/a_4074_4775#" "x2/x2.x3.x5[0].floating" 0.0188454
cap "m1_10623_4311#" "x3/x27.Q_N" 0.0127866
cap "x3/x27.Q_N" "x3/x77.VPWR" 0.0479013
cap "m1_10623_4311#" "x3/x75.RESET_B" 0.0155608
cap "x3/x75.RESET_B" "x3/x77.VPWR" 1.23592
cap "x3/a_3619_4801#" "x2/x2.x3.x5[0].floating" 0.0348566
cap "m1_10623_4311#" "x3/a_4368_4775#" 0.0373948
cap "x3/a_4368_4775#" "x3/x77.VPWR" 0.492853
cap "m1_10623_4311#" "x3/a_3619_4801#" 0.0147031
cap "m1_10623_4311#" "x3/a_4855_4775#" 0.00979288
cap "m1_10623_4311#" "x3/x48.CLK" 0.0571833
cap "m1_10623_4311#" "x3/a_6760_4775#" 0.018167
cap "x2/x2.x3.x6.VDD" "x3/a_5562_4801#" 0.18232
cap "x3/x30.D" "x2/x2.x3.x5[0].floating" 0.0344365
cap "x2/x2.x3.x6.VDD" "x3/a_6292_5167#" 0.205275
cap "x2/x2.x3.x6.VDD" "x3/a_6466_4775#" 0.430729
cap "x3/a_5562_4801#" "x2/x2.x3.x5[0].floating" 0.0329794
cap "x3/a_5562_4801#" "m1_10623_4311#" 0.0124576
cap "x2/x2.x3.x6.VDD" "x3/a_5845_4801#" 0.422976
cap "x3/a_4855_4775#" "x2/x2.x3.x5[0].floating" 0.00308841
cap "m1_10623_4311#" "x3/a_6292_5167#" 0.0139237
cap "x2/x2.x3.x6.VDD" "x3/a_6011_4801#" 0.237115
cap "x3/a_6466_4775#" "m1_10623_4311#" 0.0298442
cap "x2/x2.x3.x6.VDD" "x3/x30.D" 0.189109
cap "x3/a_6292_5167#" "x2/x2.x3.x5[0].floating" 0.0270902
cap "x2/x2.x3.x6.VDD" "x3/x33.VPWR" 17.1238
cap "m1_10623_4311#" "x3/a_5845_4801#" 0.0298839
cap "x2/x2.x3.x6.VDD" "x3/a_4855_4775#" 0.149601
cap "x2/x2.x3.x6.VDD" "x3/x48.CLK" 2.25958
cap "x2/x2.x3.x6.VDD" "x3/a_6760_4775#" 0.240007
cap "m1_10623_4311#" "x3/a_6011_4801#" 0.0185993
cap "x3/a_6466_4775#" "x2/x2.x3.x5[0].floating" 0.0353351
cap "x2/x2.x3.x5[0].floating" "x3/a_6760_4775#" 0.0344365
cap "x3/x30.D" "m1_10623_4311#" 0.0173094
cap "x2/x2.x3.x5[0].floating" "x3/x48.CLK" 0.0113296
cap "m1_10623_4311#" "x3/x33.VPWR" 0.247217
cap "x2/x2.x3.VDD" "x3/x33.D" 0.040376
cap "m1_10623_4311#" "x3/x33.D" 0.0106031
cap "x3/a_7247_4775#" "x2/x2.x3.VDD" 0.820984
cap "x3/a_7247_4775#" "m1_10623_4311#" 0.0603846
cap "x2/x2.x3.VDD" "x3/a_8237_4801#" 0.202144
cap "x3/a_8237_4801#" "x2/x2.x3.x6.floating" 0.0310979
cap "m1_10623_4311#" "x3/a_8237_4801#" 0.014682
cap "x3/x33.SET_B" "x2/x2.x3.VDD" 16.2869
cap "x3/a_5845_4801#" "x2/x2.x3.VDD" 0.315411
cap "x3/x33.SET_B" "m1_10623_4311#" 0.224841
cap "x3/a_5845_4801#" "m1_10623_4311#" 0.0196024
cap "x2/x2.x3.VDD" "x3/a_7073_4801#" 0.167532
cap "m1_10623_4311#" "x3/a_7073_4801#" 0.0117059
cap "x3/a_7954_4801#" "x2/x2.x3.x6.floating" 0.0337654
cap "x3/x33.SET_B" "x2/x2.x3.x5[0].floating" 0.0183661
cap "x3/x33.SET_B" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 1.77636e-15
cap "x3/a_7247_4775#" "x2/x2.x3.x5[0].floating" 0.0308841
cap "x3/a_6760_4775#" "x2/x2.x3.VDD" 0.300996
cap "x2/x2.x3.VDD" "x3/x72.RESET_B" 1.15962
cap "x3/a_6760_4775#" "m1_10623_4311#" 0.0192278
cap "m1_10623_4311#" "x3/x72.RESET_B" 0.0250054
cap "x3/a_6011_4801#" "x2/x2.x3.x5[0].floating" 0.0390894
cap "x3/x33.SET_B" "x2/x2.x3.x5[0].floating" 0.00660208
cap "x2/x2.x3.VDD" "x3/x48.CLK" 2.22374
cap "m1_10623_4311#" "x3/x48.CLK" 0.0564983
cap "x2/x2.x3.VDD" "x3/a_7954_4801#" 0.174251
cap "m1_10623_4311#" "x3/a_7954_4801#" 0.0124576
cap "x3/a_6011_4801#" "x2/x2.x3.VDD" 0.24086
cap "x3/x30.Q_N" "x2/x2.x3.VDD" 0.00930215
cap "x3/a_6011_4801#" "m1_10623_4311#" 0.0147031
cap "m1_10623_4311#" "x3/x30.Q_N" 0.00240391
cap "x2/x2.x3.VDD" "x3/a_9152_4775#" 0.296961
cap "x3/x33.D" "m1_10623_4311#" 0.0116244
cap "x3/a_8684_5167#" "m1_10623_4311#" 0.0139237
cap "x3/x36.SET_B" "x2/x2.x3.VDD" 14.1529
cap "x2/x2.x3.VDD" "x3/a_8858_4775#" 0.471345
cap "x3/a_9152_4775#" "m1_10623_4311#" 0.018167
cap "x2/a_10112_1956#" "x3/x36.SET_B" 0.0154014
cap "x3/x36.SET_B" "m1_10623_4311#" 0.26151
cap "x3/a_8237_4801#" "x2/x2.x3.x6.floating" 0.0356727
cap "x3/x42.D" "x3/x36.SET_B" -2.22045e-16
cap "x3/x45.CLK" "x3/x36.SET_B" 3.55271e-15
cap "x3/a_9639_4775#" "x2/x2.x3.VDD" 0.28725
cap "x3/a_8858_4775#" "m1_10623_4311#" 0.0298442
cap "x3/a_8237_4801#" "x2/x2.x3.VDD" 0.522375
cap "x2/x2.x2.OUT" "x3/x36.SET_B" 0.0913707
cap "x2/x2.x3.VDD" "x3/a_8403_4801#" 0.542614
cap "x2/x2.x3.x6.floating" "x3/x33.D" 0.00462144
cap "x3/a_9639_4775#" "m1_10623_4311#" 0.0147688
cap "x3/a_8237_4801#" "m1_10623_4311#" 0.0348043
cap "x2/a_10112_1680#" "x3/x36.SET_B" 0.401589
cap "x3/x33.D" "x2/x2.x3.VDD" 0.16608
cap "x3/a_8684_5167#" "x2/x2.x3.VDD" 0.254809
cap "x3/a_8403_4801#" "m1_10623_4311#" 0.0333024
cap "x2/a_10112_1680#" "x3/a_8858_4775#" 0.0394113
cap "x3/a_8237_4801#" "x2/x2.x3.x6.floating" 0.00222128
cap "x3/x69.RESET_B" "m1_10623_4311#" 0.0250417
cap "x3/a_10346_4801#" "x2/x2.x3.VDD" 0.170817
cap "x3/x36.D" "x2/x2.x3.VDD" 0.227774
cap "m1_10623_4311#" "x3/x42.CLK" 0.0565015
cap "x3/a_10629_4801#" "x2/x2.x2.x5[0].floating" 0.00156429
cap "x3/x69.RESET_B" "x2/x2.x3.VDD" 1.17556
cap "x3/x42.CLK" "x2/x2.x3.VDD" 2.21011
cap "x3/a_9639_4775#" "m1_10623_4311#" 0.0456158
cap "x3/a_9152_4775#" "m1_10623_4311#" 0.0192278
cap "x2/x2.x2.x5[0].floating" "x3/a_9465_4801#" 0.0344365
cap "x3/a_9639_4775#" "x2/x2.x3.VDD" 0.549302
cap "x3/a_9152_4775#" "x2/x2.x3.VDD" 0.253364
cap "m1_10623_4311#" "x3/x36.SET_B" 0.207221
cap "m1_10623_4311#" "x3/x33.Q_N" 0.0103935
cap "x3/x36.SET_B" "x2/x2.x3.VDD" 16.1319
cap "x3/x33.Q_N" "x2/x2.x3.VDD" 0.0298468
cap "x2/x2.x2.x5[0].floating" "x3/x42.CLK" 0.0260581
cap "x3/a_10629_4801#" "m1_10623_4311#" 0.0298839
cap "x3/a_10629_4801#" "x2/x2.x3.VDD" 0.421606
cap "x3/a_9639_4775#" "x2/x2.x2.x5[0].floating" 0.0353351
cap "x2/x2.x2.x5[0].floating" "x3/x36.SET_B" 0.00440139
cap "m1_10623_4311#" "x3/a_10795_4801#" 0.0174899
cap "x2/x2.x2.x5[0].floating" "x3/a_10795_4801#" 0.0321408
cap "x3/a_10346_4801#" "x2/x2.x2.x5[0].floating" 0.0172183
cap "x3/x36.D" "x2/x2.x2.x5[0].floating" 0.0353351
cap "m1_10623_4311#" "x3/a_9465_4801#" 0.0117059
cap "x2/x2.x3.VDD" "x3/a_10795_4801#" 0.215141
cap "x3/a_10346_4801#" "m1_10623_4311#" 0.0124576
cap "x3/x36.D" "m1_10623_4311#" 0.022458
cap "x3/a_9465_4801#" "x2/x2.x3.VDD" 0.170398
cap "x5/VDD" "x3/a_11857_4801#" 0.167532
cap "x5/eob" "x3/a_10795_4801#" 0.0158125
cap "x5/eob" "x3/a_12031_4775#" 0.0183163
cap "x3/a_11076_5167#" "x5/eob" 0.0139237
cap "x5/VSS" "x3/x36.SET_B" 0.0374003
cap "x5/eob" "x3/x69.RESET_B" 0.0360684
cap "x2/x2.x2.x5[0].floating" "x3/a_11250_4775#" 0.0344365
cap "x5/VDD" "x3/x36.SET_B" 17.2419
cap "x2/x2.x2.x5[0].floating" "x3/a_11857_4801#" 0.00573942
cap "x2/x2.x2.x5[0].floating" "x3/a_10795_4801#" 0.0398716
cap "x5/VSS" "x3/x69.RESET_B" 0.080464
cap "x5/VDD" "x3/a_10795_4801#" 0.249822
cap "x5/VDD" "x3/a_12031_4775#" 0.315068
cap "x5/delay_offset" "x3/x69.RESET_B" 0.00663632
cap "x3/a_11076_5167#" "x5/VDD" 0.199935
cap "x5/VDD" "x3/x69.RESET_B" 1.19358
cap "x5/eob" "x3/a_11250_4775#" 0.0298442
cap "x5/eob" "x3/a_11544_4775#" 0.0373948
cap "x5/eob" "x3/x39.D" 0.0138879
cap "x3/a_11629_4386#" "x3/a_11630_4086#" -1.13687e-13
cap "x5/VDD" "x3/a_11250_4775#" 0.426085
cap "x3/a_11076_5167#" "x2/x2.x2.x5[0].floating" 0.0117784
cap "x3/a_11629_4386#" "x5/VSS" 0.329664
cap "x5/VDD" "x3/a_11544_4775#" 0.542302
cap "x5/VDD" "x3/x39.D" 0.943538
cap "x3/a_10629_4801#" "x5/eob" 0.0196024
cap "x5/a_12297_8278#" "x3/a_11630_4086#" 0.00230517
cap "x5/eob" "x3/a_11630_4086#" 0.0515796
cap "x5/eob" "x3/a_11857_4801#" 0.0117059
cap "x2/x2.x2.x5[0].floating" "x3/a_11544_4775#" 0.0218098
cap "x5/VSS" "x3/a_11630_4086#" 0.0299054
cap "x2/x2.x2.x5[0].floating" "x3/x36.SET_B" 0.0341573
cap "x3/a_10629_4801#" "x5/VDD" 0.294031
cap "x5/eob" "x3/x36.SET_B" 0.306328
cap "x5/x2.x7.floating" "x3/a_11630_4086#" 0.0145922
cap "x5/VSS" "x5/eob" 184.074
cap "x5/eob" "x5/x2.x6.floating" 0.367281
cap "x5/delay_code[3]" "x5/delay_offset" -0.0945523
cap "x3/x39.D" "x5/delay_offset" 0.442815
cap "x3/x39.CLK" "x5/a_12385_8554#" 0.131097
cap "x3/x39.D" "x5/a_12297_8278#" 0.09406
cap "x5/VSS" "x3/a_12738_4801#" 1.24152
cap "x5/VSS" "x5/x2.x10.Y" 7.51674
cap "x3/a_12738_4801#" "x5/x2.x6.floating" 0.0248305
cap "x5/a_12297_8554#" "x3/x39.SET_B" 0.903606
cap "x3/a_11630_4086#" "x5/VSS" 2.21226
cap "x5/delay_code[3]" "x3/x39.CLK" 0.665331
cap "x5/delay_code[3]" "x2/x2.x2.x5[0].floating" 0.179843
cap "x3/x39.D" "x3/x39.CLK" -5.68434e-14
cap "x3/x39.D" "x5/a_12457_8692#" 0.000647163
cap "x3/x39.CLK" "x5/a_12385_8830#" 0.130563
cap "x5/x2.x7.floating" "x3/x39.SET_B" 0.0144584
cap "x5/eob" "x5/x2.x10.Y" 6.05896
cap "x5/delay_offset" "x5/VDD" 2.3263
cap "x5/eob" "x3/a_12738_4801#" 0.237231
cap "x3/x39.D" "x5/a_12297_8830#" 0.733997
cap "x3/a_11630_4086#" "x5/eob" 0.0631075
cap "x3/x36.SET_B" "x5/delay_code[3]" 0.565012
cap "x5/a_12297_8554#" "x3/x39.CLK" 0.957787
cap "x3/x36.SET_B" "x5/x2.x11.Y" 0.0941947
cap "x5/VSS" "x5/x2.x8.output_stack" 2.07254
cap "x3/x39.CLK" "x5/VDD" 1.86476
cap "x5/VSS" "x3/x39.SET_B" 1.90206
cap "x5/x2.x7.floating" "x3/x39.CLK" 0.040307
cap "x5/VSS" "x5/a_12297_8278#" 2.025
cap "x5/VSS" "x5/delay_offset" 19.6462
cap "x5/a_12297_8278#" "x3/a_11629_4386#" 0.0340123
cap "x5/VSS" "x3/a_11544_4775#" 0.130496
cap "x5/eob" "x5/x2.x8.output_stack" 0.104836
cap "x3/x36.SET_B" "x5/VDD" 4.87863
cap "x5/VSS" "x3/x66.RESET_B" 0.013214
cap "x5/eob" "x3/x39.SET_B" 0.11815
cap "x5/x2.x8.output_stack" "x3/a_12738_4801#" 0.0418696
cap "x5/VSS" "x3/x39.CLK" 9.92965
cap "x5/VSS" "x3/a_12265_5083#" 0.11913
cap "x5/delay_offset" "x5/eob" 28.3637
cap "x5/a_12457_8416#" "x3/x39.CLK" 0.744706
cap "x5/VDD" "x3/a_12031_4775#" 0.589719
cap "x5/delay_offset" "x3/a_12738_4801#" 0.0567363
cap "x5/VSS" "x5/a_12297_8830#" 5.7015
cap "x3/x36.SET_B" "x5/VSS" 14.0878
cap "x3/x36.Q_N" "x5/VDD" 0.030543
cap "x3/x39.D" "x5/a_12297_8554#" 0.209305
cap "x3/a_11630_4086#" "x5/a_12297_8278#" 0.415609
cap "x5/eob" "x3/x39.CLK" 24.4314
cap "x3/x39.D" "x5/VDD" 0.743291
cap "x5/delay_code[3]" "x5/VDD" 0.870441
cap "x5/x2.x11.Y" "x5/VDD" 1.42109e-14
cap "x3/x39.CLK" "x5/x2.x10.Y" 0.0363819
cap "x5/VSS" "x3/a_12031_4775#" 0.90517
cap "x3/x39.D" "x5/x2.x7.floating" 0.0165262
cap "x5/x2.x6.floating" "x3/a_12031_4775#" 0.0184459
cap "x3/a_11630_4086#" "x3/x39.CLK" -2.84217e-14
cap "x3/x36.SET_B" "x5/eob" 3.07538
cap "x2/x2.x2.x5[0].floating" "x3/a_12738_4801#" 0.0344365
cap "x3/x39.CLK" "x5/a_12385_8692#" 0.130563
cap "x3/a_12738_4801#" "x5/a_12297_8830#" 0.00826064
cap "x5/VSS" "x3/x36.Q_N" 0.248214
cap "x3/x36.SET_B" "x5/x2.x10.Y" 0.12488
cap "x5/delay_code[3]" "x5/VSS" 20.0167
cap "x3/x39.D" "x5/VSS" 6.69348
cap "x5/VSS" "x5/x2.x11.Y" 16.659
cap "x5/eob" "x3/a_12031_4775#" 0.595223
cap "x2/x2.x2.x5[0].floating" "x3/a_12031_4775#" 0.00706702
cap "x3/x39.D" "x5/x2.x6.floating" 0.0232439
cap "x3/x39.D" "x5/a_12457_8416#" 0.0696213
cap "x5/eob" "x5/x2.x5[7].floating" 0.0584405
cap "x5/VSS" "x3/a_11857_4801#" 0.165528
cap "x5/eob" "x3/x36.Q_N" 0.0104073
cap "x5/a_12457_8692#" "x3/x39.SET_B" 0.979145
cap "x3/x39.CLK" "x3/x39.SET_B" 2.84217e-14
cap "x5/a_12385_8968#" "x5/VSS" 0.504491
cap "x5/VSS" "x3/a_11943_5167#" 0.0447972
cap "x5/delay_code[3]" "x5/eob" 4.05217
cap "x3/x39.D" "x5/eob" 1.85398
cap "x5/delay_offset" "x3/x39.CLK" 1.66193
cap "x5/x2.x11.Y" "x5/eob" 4.35675
cap "x5/delay_offset" "x2/x2.x2.x5[0].floating" 0.0706527
cap "x3/x39.CLK" "x5/a_12297_8278#" 0.692939
cap "x5/VSS" "x5/VDD" 25.1835
cap "x5/a_12297_8830#" "x3/x39.SET_B" 0.489882
cap "x5/delay_code[3]" "x3/a_12738_4801#" 0.215924
cap "x3/x39.D" "x5/a_12385_8416#" 0.105069
cap "x5/x2.x7.floating" "x5/VSS" 5.83999
cap "x3/x39.CLK" "x5/a_12457_8692#" 0.180877
cap "x3/x36.SET_B" "x5/delay_offset" 0.114651
cap "x5/x2.x8.output_stack" "x3/a_12031_4775#" 0.0370656
cap "x5/eob" "x5/VDD" 9.43073
cap "x5/VSS" "x3/a_11629_4386#" 0.0182871
cap "x5/VSS" "x5/x2.x6.floating" 22.0249
cap "x3/x39.CLK" "x5/a_12297_8830#" 0.112573
cap "x5/a_12297_8554#" "x3/a_11630_4086#" 2.26526
cap "x5/delay_offset" "x3/a_12031_4775#" 0.157308
cap "x3/a_12738_4801#" "x5/VDD" 0.243185
cap "x3/x36.SET_B" "x3/x39.CLK" 1.42109e-14
cap "x5/VSS" "x3/a_10795_4801#" 0.00107276
cap "x3/x39.D" "x5/x2.x8.output_stack" 0.144776
cap "x3/x39.VPWR" "x5/eob" 0.73919
cap "x5/x2.x6.floating" "x5/x2.x11.Y" 5.68434e-14
cap "x5/a_12297_8830#" "x3/x39.VPWR" 1.04481
cap "x5/x2.x11.Y" "x2/x2.x2.x5[0].floating" 0.0033054
cap "x3/x39.VPWR" "x5/a_12457_8416#" 0.106635
cap "x5/a_12297_8554#" "x3/x39.D" 0.295788
cap "x5/a_12297_8278#" "x5/VSS" 3.50123
cap "x3/a_11629_4386#" "x5/a_12297_8278#" 0.0578732
cap "x5/a_12297_8554#" "x3/x39.VPWR" 2.06185
cap "x5/VSS" "x5/delay_offset" 4.9003
cap "x5/x2.x7.floating" "x5/delay_offset" 5.68434e-14
cap "x5/a_12297_8278#" "x3/a_12548_4112#" 0.0162832
cap "x3/x39.VPWR" "x5/a_12457_8692#" 0.988874
cap "x2/x2.x2.x5[0].floating" "x5/eob" 0.0710748
cap "x5/delay_code[3]" "x5/x2.x6.floating" -0.157674
cap "x5/a_12297_8278#" "x3/a_11630_4086#" 0.473991
cap "x5/eob" "x3/x36.Q_N" 0.013853
cap "x5/VSS" "x5/x2.x11.Y" 1.13605
cap "x5/a_12297_8278#" "x3/x39.D" 0.051605
cap "x5/VSS" "x5/x2.x6.floating" 25.1
cap "x5/a_12297_8830#" "x3/x36.Q_N" 0.00972361
cap "x5/a_12457_8416#" "x3/x36.Q_N" 0.0030286
cap "x3/x39.CLK" "x5/eob" 0.601677
cap "x5/eob" "x5/VDD" 2.44028
cap "x5/a_12297_8554#" "x5/eob" 1.77636e-15
cap "x5/delay_offset" "x3/x39.D" 0.0174568
cap "x5/a_12297_8830#" "x3/x39.CLK" 0.0152878
cap "x3/x39.CLK" "x5/a_12457_8416#" 0.615946
cap "x5/a_12297_8554#" "x3/x36.Q_N" 0.0261942
cap "x5/eob" "x5/a_12457_8692#" -1.77636e-15
cap "x5/a_12297_8554#" "x3/x39.CLK" 0.866453
cap "x5/x2.x6.floating" "x3/x39.D" 0.0326346
cap "x5/x2.x7.floating" "x5/VSS" 10.1151
cap "x3/sky130_fd_sc_hd__mux4_4_0.VPWR" "x5/eob" 1.18737
cap "x5/a_12297_8278#" "x3/x36.Q_N" 0.0105174
cap "x5/eob" "x3/a_12031_4775#" 0.285607
cap "x5/delay_offset" "x5/eob" 7.10636
cap "x5/x2.x7.floating" "x3/a_11630_4086#" 0.0636973
cap "x5/a_12297_8278#" "x3/x39.CLK" 0.698181
cap "x5/x2.x7.floating" "x3/x39.D" 0.0190035
cap "x5/eob" "x5/x2.x11.Y" 0.0628003
cap "x5/delay_offset" "x3/x39.CLK" 1.02389
cap "x5/delay_offset" "x5/VDD" 3.63047
cap "x5/eob" "x5/x2.x6.floating" 1.28979
cap "x3/x66.RESET_B" "x5/eob" 0.00251626
cap "x5/x2.x7.floating" "x3/x39.VPWR" 0.774894
cap "x3/x66.RESET_B" "x5/a_12297_8830#" 0.00651244
cap "x2/x2.x2.x6.floating" "x5/x2.x11.Y" 0.00651409
cap "x3/x39.CLK" "x5/x2.x11.Y" 0.00391014
cap "x5/VSS" "x5/x2.x8.output_stack" 0.377732
cap "x5/x2.x7.floating" "x5/x2.x8.output_stack" 2.84217e-14
cap "x5/VDD" "x5/x2.x11.Y" 0.574445
cap "x3/x39.CLK" "x5/x2.x6.floating" 0.0515967
cap "x3/x66.RESET_B" "x5/a_12297_8554#" 0.0158159
cap "x3/a_12738_4801#" "x5/eob" 0.166724
cap "x5/x2.x6.floating" "x5/VDD" -0.0259433
cap "x5/a_12297_8830#" "x3/a_12738_4801#" 0.00504676
cap "x5/eob" "x5/delay_code[3]" 2.77556e-17
cap "x5/VSS" "x5/eob" 9.8163
cap "x5/a_12297_8830#" "x5/VSS" 7.20664
cap "x3/a_11629_4386#" "x5/eob" 0.0137424
cap "x5/VSS" "x5/a_12457_8416#" 0.650541
cap "x3/a_11629_4386#" "x5/a_12457_8416#" 0.00682862
cap "x3/a_12102_4296#" "x5/a_12297_8554#" 0.0614121
cap "x3/sky130_fd_sc_hd__mux4_4_0.VPWR" "x5/x2.x11.Y" 0.247007
cap "x3/sky130_fd_sc_hd__mux4_4_0.VPWR" "x5/x2.x6.floating" 1.03343
cap "x5/x2.x7.floating" "x3/x39.CLK" 0.0910784
cap "x3/x66.RESET_B" "x5/a_12297_8278#" 0.00704406
cap "x5/eob" "x3/a_12548_4112#" 0.0087715
cap "x5/a_12297_8554#" "x5/VSS" 3.94753
cap "x5/x2.x7.floating" "x5/VDD" 1.64517
cap "x3/a_11630_4086#" "x5/eob" 0.0923966
cap "x3/a_12548_4112#" "x5/a_12457_8416#" 0.00467107
cap "x3/a_11629_4386#" "x5/a_12297_8554#" 0.127479
cap "x5/VSS" "x5/a_12457_8692#" 0.574955
cap "x5/delay_offset" "x5/x2.x6.floating" 7.10543e-15
cap "x3/a_11630_4086#" "x5/a_12457_8416#" 0.0171255
cap "x5/eob" "x3/x39.D" 0.608803
cap "x5/a_12297_8554#" "x3/a_12548_4112#" 0.0809594
cap "x5/a_12297_8830#" "x3/x39.D" 0.734737
cap "x5/a_12457_8416#" "x3/x39.D" 0.0102382
cap "x5/a_12297_8554#" "x3/a_11630_4086#" 2.46769
cap "x5/x2.x10.Y" "x5/VDD" 3.18971
cap "x2/x2.x1.OUT" "x5/x2.x5[6].SW" 0.0842105
cap "x5/delay_code[2]" "x5/x2.x8.vdd" 0.136924
cap "x2/a_16733_1818#" "x5/x2.x5[6].SW" 0.0401752
cap "x5/x2.x8.vdd" "x5/x2.x5[6].SW" 0.712611
cap "x2/a_16821_1680#" "x5/x2.x5[6].SW" 0.011503
cap "x2/x2.x2.x6.floating" "x5/x2.x5[6].SW" 0.00194484
cap "x2/a_16821_1956#" "x5/x2.x5[6].SW" 0.00231859
cap "x5/x1[1].VGND" "x5/sar_retimer[1]" 0.213105
cap "x5/x1[1].VGND" "x5/x1[1].RESET_B" -0.000844033
cap "x1/x27.VPWR" "x1/x27.VGND" 1.7733
cap "x1/x27.VGND" "x1/x4.x5[4].floating" 0.0541153
cap "x1/x27.VPWR" "x3/x20.VGND" 15.7926
cap "x3/clk_sar" "x2/sample_clk" -6.93889e-18
cap "x1/a_1307_1909#" "x3/clk_sar" -1.38778e-17
cap "x3/clk_sar" "x3/x20.VGND" 26.4662
cap "x1/eob" "x3/x20.VGND" 7.56041
cap "x1/a_1086_1909#" "x3/reset" 0.0447755
cap "x1/a_944_1775#" "x3/x20.VGND" 0.511363
cap "x1/x27.VPWR" "x1/x8.A0" -0.0175684
cap "x1/x27.VPWR" "x3/reset" 1.54092
cap "x3/clk_sar" "x3/reset" 7.10242
cap "x3/clk_sar" "x1/x8.A0" 0.00035767
cap "x1/a_724_824#" "x3/clk_sar" 0.025178
cap "x1/a_618_824#" "x3/clk_sar" 0.0304712
cap "x1/x27.Q" "x3/reset" 0.0216485
cap "x1/eob" "x3/reset" 0.0264489
cap "x1/a_944_1775#" "x3/reset" 0.242365
cap "x3/clk_sar" "x1/a_2134_1909#" -3.46945e-18
cap "x3/clk_sar" "x1/a_1771_1775#" -1.38778e-17
cap "x3/x20.VGND" "x1/x8.A0" 0.0165261
cap "x3/x20.VGND" "x3/reset" 43.3953
cap "x3/reset" "x1/a_860_798#" 0.0535901
cap "x3/reset" "x1/a_1086_1582#" 0.0354564
cap "x3/reset" "x1/a_1094_1190#" 0.0141329
cap "x3/reset" "x1/x27.SET_B" 0.944182
cap "x3/clk_sar" "x1/a_1373_1841#" -2.77556e-17
cap "x3/x20.VPWR" "x3/clk_sar" 0.314078
cap "x3/reset" "x1/x8.A0" 0.0557194
cap "x3/clk_sar" "x1/x27.VPWR" 1.18701
cap "x1/a_1158_1098#" "x3/reset" 0.0227371
cap "x3/clk_sar" "x1/a_818_1106#" 0.0853382
cap "x1/a_618_824#" "x3/reset" 0.00363353
cap "x1/eob" "x1/x27.VPWR" 0.0920651
cap "x1/a_1159_798#" "x3/reset" 0.0172621
cap "x1/x27.Q" "x3/clk_sar" 0.0463794
cap "x3/clk_sar" "x1/eob" 0.181987
cap "x3/clk_sar" "x1/a_305_798#" 0.144253
cap "x3/clk_sar" "x1/a_944_1775#" 0.0107301
cap "x3/reset" "x1/x27.Q" 0.219313
cap "x1/x27.SET_B" "x3/x20.VGND" -0.00670052
cap "x3/VDD" "x1/a_2077_824#" 0.274513
cap "x3/clk_sar" "x1/a_1771_1775#" 0.00886851
cap "x3/clk_sar" "x1/x8.A0" 0.0103724
cap "x1/a_2134_1909#" "x2/sample_clk" -1.66533e-16
cap "x2/x3.Y" "x2/sample_clk" 0.041346
cap "x3/reset" "x3/a_1338_5674#" 0.157513
cap "x1/a_1307_1909#" "x1/eob" 0.317337
cap "x1/a_1771_1775#" "x1/eob" 1.1603
cap "x3/clk_sar" "x3/reset" -2.29447
cap "x3/reset" "x2/a_2678_2006#" 0.140814
cap "x1/a_1158_1098#" "x3/x20.VGND" -0.00756359
cap "x3/VDD" "x2/sample_clk" 3.51193
cap "x1/a_1373_1841#" "x2/sample_clk" -0.0170124
cap "x1/x8.A0" "x1/eob" 15.9579
cap "x3/VDD" "x3/x5.A" 0.263721
cap "x1/a_1159_798#" "x3/x20.VGND" -0.00987554
cap "x3/VDD" "x3/a_1062_5674#" 0.313404
cap "x3/reset" "x3/a_1227_4801#" 0.00874025
cap "x1/eob" "x1/a_1086_1909#" 0.372913
cap "x3/reset" "x1/eob" -10.8976
cap "x3/sel_bit[0]" "x2/sample_clk" 0.0399364
cap "x1/a_2200_1841#" "x3/a_1062_5674#" 0.0894084
cap "x3/VDD" "x1/a_2134_1909#" 0.0547405
cap "x3/sel_bit[1]" "x3/x20.CLK" 0.00354196
cap "x1/x27.SET_B" "x1/eob" 0.000186117
cap "x3/sel_bit[1]" "x2/sample_clk" 0.027057
cap "x1/a_618_824#" "x3/x20.VGND" -0.0547711
cap "x3/reset" "x1/a_1307_1909#" 0.0145606
cap "x3/reset" "x2/a_3056_2150#" 0.586
cap "x3/reset" "x1/a_1771_1775#" 0.476565
cap "x3/x5.A" "x3/sel_bit[1]" 0.00100614
cap "x2/sample_clk" "x3/x20.VGND" 17.0329
cap "x3/sel_bit[1]" "x3/a_1062_5674#" 0.0082136
cap "x1/x8.A0" "x3/reset" 1.34476
cap "x3/x5.A" "x3/x20.VGND" 0.294235
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x2/sample_clk" 0.00637633
cap "x3/a_1062_5674#" "x3/x20.VGND" 2.46667
cap "x1/a_1159_798#" "x3/clk_sar" 0.000136447
cap "x3/x20.D" "x3/sel_bit[1]" 0.0001348
cap "x1/eob" "x1/a_1158_1098#" 0.000203582
cap "x3/reset" "x1/a_1086_1909#" 0.0105705
cap "x3/VDD" "x3/sel_bit[0]" -0.0464303
cap "x1/a_2200_1841#" "x3/VDD" 0.23617
cap "x1/a_1159_798#" "x1/eob" 0.000246772
cap "x2/x3.Y" "x3/x20.VGND" 0.0151009
cap "x3/VDD" "x1/a_1363_798#" 0.175501
cap "x3/VDD" "x3/sel_bit[1]" 0.112427
cap "x1/a_2200_1841#" "x3/sel_bit[0]" 0.0100539
cap "x2/a_2678_2006#" "x2/sample_clk" 0.595703
cap "x3/clk_sar" "x2/sample_clk" 1.09064
cap "x3/VDD" "x3/x20.VGND" 475.19
cap "x1/a_1373_1841#" "x3/x20.VGND" 0.0197775
cap "x3/clk_sar" "x3/a_1062_5674#" 0.0570101
cap "x3/VDD" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" -0.138365
cap "x1/a_618_824#" "x1/eob" 0.000914552
cap "x3/sel_bit[0]" "x3/sel_bit[1]" -1.15789
cap "x1/a_2200_1841#" "x3/sel_bit[1]" 0.00781025
cap "x1/eob" "x3/x20.CLK" 5.42902
cap "x1/eob" "x2/sample_clk" 12.4198
cap "x3/VDD" "x1/x27.Q" 2.13008
cap "x3/sel_bit[0]" "x3/x20.VGND" -0.108569
cap "x1/a_2200_1841#" "x3/x20.VGND" -1.2594
cap "x3/x5.A" "x1/eob" 0.927622
cap "x1/eob" "x3/a_1062_5674#" 1.38763
cap "x1/eob" "x1/a_944_1775#" 2.28298
cap "x1/a_2200_1841#" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00424702
cap "x1/x27.Q" "x3/sel_bit[0]" 0.0100539
cap "x3/sel_bit[1]" "x3/x20.VGND" 0.267164
cap "x1/a_1307_1909#" "x2/sample_clk" -0.0590363
cap "x1/a_1363_798#" "x3/x20.VGND" -0.0170656
cap "x3/a_1061_4801#" "x3/reset" 0.00255547
cap "x3/VDD" "x3/clk_sar" 63.3583
cap "x2/a_3056_2150#" "x2/sample_clk" 0.137399
cap "x1/x8.A0" "x2/sample_clk" -0.119587
cap "x3/clk_sar" "x1/a_1373_1841#" 0.0107301
cap "x1/a_2134_1909#" "x1/eob" 0.163804
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x3/x20.VGND" 0.207754
cap "x1/x27.Q" "x3/sel_bit[1]" 0.00781025
cap "x1/a_1086_1909#" "x2/sample_clk" -0.0696354
cap "x3/reset" "x3/x20.CLK" 0.0045465
cap "x3/VDD" "x1/eob" 349.493
cap "x1/x27.Q" "x3/x20.VGND" -0.11894
cap "x3/clk_sar" "x3/sel_bit[0]" -13.814
cap "x1/a_2200_1841#" "x2/a_2678_2006#" 0.119479
cap "x3/reset" "x2/sample_clk" 58.2058
cap "x1/a_2200_1841#" "x3/clk_sar" 0.0585739
cap "x1/eob" "x1/a_1373_1841#" 0.83251
cap "x1/x27.Q" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00424702
cap "x3/reset" "x3/x5.A" 0.393417
cap "x3/a_1338_5674#" "x3/sel_bit[1]" 0.00444092
cap "x3/reset" "x3/a_1062_5674#" 0.165584
cap "x3/reset" "x1/a_944_1775#" 0.028475
cap "x3/sel_bit[0]" "x1/eob" -1.82389
cap "x1/a_2200_1841#" "x1/eob" 0.0732511
cap "x3/clk_sar" "x3/sel_bit[1]" -13.3808
cap "x3/VDD" "x1/a_1771_1775#" 4.29632
cap "x3/clk_sar" "x3/x20.VGND" 10.7835
cap "x2/a_2678_2006#" "x3/x20.VGND" 0.0154206
cap "x3/VDD" "x1/x8.A0" 2.4472
cap "x3/reset" "x3/a_1415_4801#" 0.014243
cap "x2/x3.Y" "x3/reset" 0.175743
cap "x1/a_2134_1909#" "x3/reset" 0.196709
cap "x3/clk_sar" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.177419
cap "x1/a_1363_798#" "x1/eob" 0.00520096
cap "x1/eob" "x3/sel_bit[1]" 0.78713
cap "x3/sel_bit[0]" "x1/a_1771_1775#" 0.0100539
cap "x3/clk_sar" "x1/x27.Q" 0.00886851
cap "x1/eob" "x3/x20.VGND" 214.584
cap "x1/a_1499_824#" "x3/x20.VGND" -0.050653
cap "x3/VDD" "x1/a_1631_1008#" 0.190747
cap "x1/eob" "x1/a_1913_1909#" 0.2841
cap "x3/VDD" "x3/reset" 12.6326
cap "x3/reset" "x1/a_1373_1841#" 0.0915332
cap "x1/x27.Q" "x1/eob" 0.271562
cap "x1/a_1771_1775#" "x3/sel_bit[1]" 0.00794331
cap "x1/a_1159_798#" "x3/a_1062_5674#" 0.00931321
cap "x3/VDD" "x1/x27.SET_B" 0.216829
cap "x3/reset" "x3/sel_bit[0]" 0.0128691
cap "x1/a_2200_1841#" "x3/reset" 4.77127
cap "x3/a_1061_4801#" "x2/sample_clk" 0.00430811
cap "x1/a_1771_1775#" "x3/x20.VGND" 0.0205654
cap "x2/a_3056_2150#" "x3/x20.VGND" 0.48893
cap "x1/x8.A0" "x3/x20.VGND" 0.276617
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x1/a_1771_1775#" 0.00424702
cap "x3/a_1338_5674#" "x1/eob" 1.09882
cap "x3/reset" "x3/sel_bit[1]" -0.312524
cap "x3/x20.CLK" "x2/sample_clk" 0.557364
cap "x3/clk_sar" "x1/eob" -10.8391
cap "x3/VDD" "x1/a_1158_1098#" 0.241809
cap "x1/x8.A0" "x1/x27.Q" -2.77556e-17
cap "x3/reset" "x3/x20.VGND" 416.128
cap "x3/reset" "x1/a_1913_1909#" 0.109836
cap "x3/x5.A" "x2/sample_clk" 0.0107728
cap "x3/a_1062_5674#" "x2/sample_clk" 0.486305
cap "x1/a_944_1775#" "x2/sample_clk" -0.273546
cap "x3/reset" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00379398
cap "x1/a_1159_798#" "x3/VDD" 0.113128
cap "x3/reset" "x3/VDD" 0.0452218
cap "x1/eob" "x3/reset" 3.47226
cap "x1/a_1771_1775#" "x2/a_2678_2006#" 0.0476453
cap "x3/a_1227_4801#" "x3/x27.VGND" 0.313404
cap "x3/x27.CLK" "x3/clk_sar" 0.0756693
cap "x3/sel_bit[1]" "x3/VDD" 0.231586
cap "x3/x20.SET_B" "x3/x27.VGND" 0.316983
cap "x2/a_3056_2150#" "x2/sample_clk" 0.00836375
cap "x3/x27.VGND" "x2/sample_clk" 1.45364
cap "x3/a_1338_5674#" "x2/a_2678_2006#" 2.04343
cap "x1/a_1373_1841#" "x2/a_3056_2150#" 0.0022296
cap "x3/a_2375_5167#" "x3/VDD" 0.0510272
cap "x3/x27.VGND" "x3/x5.A" 0.114399
cap "x2/a_2678_2006#" "x3/VDD" 1.1862
cap "x1/eob" "x2/a_2678_2006#" 0.0895195
cap "x3/a_1338_5674#" "x2/a_2678_2626#" 0.00845083
cap "x2/a_2678_2626#" "x3/VDD" 0.0249073
cap "x3/a_2389_5648#" "x3/VDD" 10.3357
cap "x3/VDD" "x3/a_2463_4775#" 0.336224
cap "x3/a_1338_5674#" "x3/VDD" 0.622515
cap "x1/eob" "x3/a_2389_5648#" 0.546796
cap "x1/eob" "x3/a_1338_5674#" 0.520977
cap "x2/a_3056_2150#" "x3/reset" 0.381168
cap "x1/x3.A0" "x2/a_2678_2006#" 0.03544
cap "x3/x27.VGND" "x3/reset" 30.9168
cap "x1/eob" "x3/VDD" 336.805
cap "x3/x20.D" "x3/VDD" 2.38163
cap "x1/eob" "x3/x20.D" 0.11013
cap "x3/VDD" "x3/sky130_fd_sc_hd__mux4_4_0.A0" 2.10399
cap "x3/sel_bit[1]" "x2/a_3056_2150#" 0.0169753
cap "x3/sel_bit[0]" "x2/a_2678_2006#" 0.0010438
cap "x3/sel_bit[1]" "x3/x27.VGND" 0.582264
cap "x1/eob" "x3/sky130_fd_sc_hd__mux4_4_0.A0" 0.113199
cap "x3/a_1976_4775#" "x3/x27.VGND" 0.00582362
cap "x1/eob" "x2/a_4047_2819#" 0.110043
cap "x1/x3.A0" "x3/VDD" 0.0250658
cap "x2/a_3056_2150#" "x1/a_1771_1775#" 0.00901739
cap "x2/a_2678_2006#" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00407151
cap "x3/x27.VGND" "x3/a_1592_5167#" 0.0185843
cap "x3/x27.VGND" "x3/a_1682_4775#" 0.28296
cap "x3/sel_bit[0]" "x3/VDD" 0.308224
cap "x3/x27.VGND" "x2/a_2678_2006#" 0.178361
cap "x1/x8.A0" "x2/a_2678_2006#" 0.0183641
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x3/VDD" 0.117661
cap "x3/a_1338_5674#" "x3/x27.VGND" 8.18553
cap "x2/a_3056_2150#" "x3/VDD" 4.80295
cap "x3/x27.VGND" "x3/VDD" 232.092
cap "x1/eob" "x2/a_3056_2150#" 0.122411
cap "x2/a_3056_2150#" "x3/x20.D" 0.0450824
cap "x1/eob" "x3/x27.VGND" 189.465
cap "x3/x27.VGND" "x3/x20.D" 1.42768
cap "x3/sel_bit[1]" "x3/x27.CLK" 0.000419631
cap "x3/a_2289_4801#" "x3/VDD" 0.0532775
cap "x2/a_3056_2150#" "x1/x3.A0" 0.00586529
cap "x3/x5.A" "x2/sample_clk" 0.0122774
cap "x3/a_1061_4801#" "x3/x27.VGND" 0.926483
cap "x1/a_944_1775#" "x2/a_2678_2006#" 0.0100739
cap "x1/a_2200_1841#" "x2/a_2678_2006#" 0.109119
cap "x3/sel_bit[0]" "x2/a_3056_2150#" 0.0228463
cap "x2/a_2678_2006#" "x3/x27.CLK" 0.0842857
cap "x3/sel_bit[0]" "x3/x27.VGND" 0.886986
cap "x1/a_2134_1909#" "x3/VDD" 0.0343682
cap "x2/x3.Y" "x3/a_2389_5648#" 0.159037
cap "x3/reset" "x2/sample_clk" -0.345369
cap "x3/a_1415_4801#" "x3/x27.VGND" 0.0302676
cap "x1/a_2200_1841#" "x3/VDD" 0.0984153
cap "x2/a_3056_2150#" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00401036
cap "x2/x3.Y" "x3/VDD" 4.37114
cap "x3/x27.VGND" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.287495
cap "x1/eob" "x2/x3.Y" 8.38792
cap "x3/VDD" "x3/x27.CLK" 0.198591
cap "x3/reset" "x3/x5.A" 0.0652341
cap "x1/eob" "x3/x27.CLK" 4.86493
cap "x2/a_3056_2150#" "x3/x27.VGND" 1.04124
cap "x3/x27.VGND" "x3/a_2289_4801#" 0.00652248
cap "x1/x8.A0" "x2/a_3056_2150#" 0.00915737
cap "x3/x27.VGND" "x3/a_1508_5167#" 0.391348
cap "x2/a_2678_2006#" "x2/sample_clk" 0.0463186
cap "x1/a_1373_1841#" "x2/a_2678_2006#" 0.00753892
cap "x3/VDD" "x2/sample_clk" 0.462446
cap "x1/a_2200_1841#" "x2/a_3056_2150#" 0.0109844
cap "x1/a_2200_1841#" "x3/x27.VGND" 0.825954
cap "x2/x7.A" "x3/a_2389_5648#" 0.0822481
cap "x3/x27.VGND" "x2/x3.Y" -7.10543e-15
cap "x2/a_3056_2150#" "x3/x27.CLK" 0.00458401
cap "x3/VDD" "x3/x5.A" 0.155435
cap "x3/x27.VGND" "x3/x27.CLK" 5.11715
cap "x1/eob" "x3/x5.A" 0.0554569
cap "x3/reset" "x2/a_2678_2006#" 0.201379
cap "x2/x3.B" "x3/a_2389_5648#" 0.00591126
cap "x1/eob" "x2/x7.A" 0.817518
cap "x3/sel_bit[1]" "x2/a_2678_2006#" 0.000341311
cap "x3/a_1338_5674#" "x3/reset" 0.0739357
cap "x3/a_3671_5674#" "x3/VDD" 0.431366
cap "x2/x2.x3.x5[3].delay_signal" "x3/x5.VPWR" 0.0388123
cap "x3/VDD" "x3/x27.SET_B" 16.6251
cap "x3/VDD" "x3/sky130_fd_sc_hd__mux4_4_0.A0" 3.99826
cap "x2/sample_clk_b" "x3/VDD" 0.474485
cap "x3/VDD" "x3/x5.VPWR" 185.765
cap "x3/x5.VPWR" "m1_10623_4311#" 297.492
cap "x3/a_3984_5167#" "x3/VDD" 0.421716
cap "x3/sky130_fd_sc_hd__mux4_4_0.S0" "x2/a_4047_2819#" 0.00380398
cap "x2/x2.x3.x5[4].floating" "x3/a_3258_5648#" 0.031917
cap "x3/a_2389_5648#" "x3/VDD" 4.12012
cap "x3/x48.VGND" "m1_10623_4311#" 0.000464061
cap "x3/VDD" "x3/x48.VGND" 11.2042
cap "x3/sky130_fd_sc_hd__mux4_4_0.S1" "x2/x2.x3.x5[4].floating" 1.57132
cap "x3/sky130_fd_sc_hd__mux4_4_0.S0" "x2/x7.A" 0.132653
cap "x3/VDD" "x3/a_3258_5648#" 4.31006
cap "x3/a_3258_5648#" "m1_10623_4311#" 0.0040429
cap "x3/sky130_fd_sc_hd__mux4_4_0.A1" "x2/x7.A" 0.000408547
cap "x2/x2.x3.x5[4].floating" "x3/x48.Q" 0.013574
cap "x3/VDD" "x3/x20.Q_N" 0.0376598
cap "x3/a_3876_6040#" "x3/VDD" 2.13976
cap "x3/sky130_fd_sc_hd__mux4_4_0.S1" "x3/VDD" 18.6025
cap "x3/sky130_fd_sc_hd__mux4_4_0.S1" "m1_10623_4311#" 0.899919
cap "x3/VDD" "x2/x3.VGND" -0.0188803
cap "x3/VDD" "x3/x48.Q" 9.47594
cap "x3/x48.Q" "m1_10623_4311#" 0.142147
cap "x2/x2.x3.x5[3].SW" "x3/a_2853_5648#" 0.00677529
cap "x2/x2.x3.x5[4].floating" "x3/a_2853_5648#" 0.720239
cap "x2/x2.x3.x5[3].delay_signal" "x3/a_2853_5648#" 0.000138988
cap "x3/VDD" "x3/a_2853_5648#" 21.059
cap "x3/a_2853_5648#" "m1_10623_4311#" 0.288685
cap "x2/a_4047_2819#" "m1_10623_4311#" 1.21208
cap "x3/a_3619_4801#" "x3/VDD" 1.52681
cap "x3/VDD" "x3/a_3900_5167#" 1.85513
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x3/VDD" 1.87226
cap "x3/VDD" "x3/a_2463_4775#" 0.641532
cap "x3/x5.VPWR" "x2/x3.VGND" 0.0267767
cap "x2/x2.x3.x5[3].SW" "x3/sky130_fd_sc_hd__mux4_4_0.A2" 0.00677529
cap "x2/x7.A" "m1_10623_4311#" 0.0138984
cap "x2/x2.x3.x5[4].floating" "x3/sky130_fd_sc_hd__mux4_4_0.A2" 0.00261222
cap "x3/VDD" "x3/sky130_fd_sc_hd__mux4_4_0.A2" 10.7607
cap "x3/sky130_fd_sc_hd__mux4_4_0.A2" "m1_10623_4311#" 0.124577
cap "x3/VDD" "x3/x27.CLK" 4.34614
cap "x3/sky130_fd_sc_hd__mux4_4_0.S0" "x2/x2.x3.x5[3].SW" 0.0949869
cap "x3/sky130_fd_sc_hd__mux4_4_0.S0" "x2/x2.x3.x5[4].floating" 0.188652
cap "x3/a_4008_4801#" "x3/VDD" 0.0663939
cap "x2/a_4047_2819#" "x3/x5.VPWR" 0.628903
cap "x3/sky130_fd_sc_hd__mux4_4_0.A1" "x2/x2.x3.x5[4].floating" 0.236486
cap "x3/a_3877_5674#" "x3/VDD" 0.262336
cap "x3/sky130_fd_sc_hd__mux4_4_0.S0" "x3/VDD" 21.2622
cap "x3/sky130_fd_sc_hd__mux4_4_0.S0" "m1_10623_4311#" 0.481403
cap "x3/sky130_fd_sc_hd__mux4_4_0.A1" "x3/VDD" 7.52607
cap "x2/x7.A" "x3/x5.VPWR" 0.0261501
cap "x3/sky130_fd_sc_hd__mux4_4_0.A1" "m1_10623_4311#" 0.14861
cap "x3/a_3453_4801#" "x3/VDD" 2.59395
cap "x3/a_2853_5648#" "x2/x3.VGND" 3.63636e-05
cap "x3/VDD" "x3/a_3648_5972#" 1.52363
cap "x3/VDD" "x3/a_3373_5674#" 8.37954
cap "x3/VDD" "x3/a_3170_4801#" 1.56341
cap "x3/a_1976_4775#" "x3/VDD" 0.28375
cap "x3/x27.D" "x3/VDD" 1.65029
cap "x2/x2.x3.x5[4].floating" "m1_10623_4311#" 0.147017
cap "x2/x2.x3.x5[3].delay_signal" "m1_10623_4311#" 0.00868515
cap "x2/a_4047_2819#" "x3/a_2853_5648#" 0.00417194
cap "x2/x2.x3.x2.floating" "m1_10623_4311#" 0.000626284
cap "x3/VDD" "m1_10623_4311#" 327.154
cap "x3/VDD" "x3/a_4074_4775#" 1.03805
cap "x2/x7.A" "x3/a_2853_5648#" 0.111888
cap "x3/VDD" "x3/a_3807_4801#" 0.559022
cap "x3/sky130_fd_sc_hd__mux4_4_0.S0" "x2/x3.VGND" 1.81818e-05
cap "x3/a_2969_6040#" "x3/VDD" 0.105871
cap "x3/VDD" "x3/a_2883_5674#" 3.44189
cap "x2/x2.x3.x5[4].floating" "x3/x5.VPWR" 0.0686344
cap "x3/a_4074_4775#" "x2/x7.VPWR" 2.83637
cap "x2/x7.VPWR" "x3/a_3900_5167#" 1.10421
cap "x2/x7.VPWR" "x3/a_4855_4775#" 6.09539
cap "x2/x7.VPWR" "x3/a_4586_4801#" 0.113411
cap "x2/x7.VPWR" "x3/a_5562_4801#" 1.17194
cap "x2/x7.VPWR" "x3/a_4971_4801#" 0.284776
cap "x2/x7.VPWR" "x3/a_3619_4801#" 2.06799
cap "x3/sky130_fd_sc_hd__mux4_4_0.VPB" "m1_10623_4311#" 22.6
cap "x3/sky130_fd_sc_hd__mux4_4_0.A1" "m1_10623_4311#" 101.484
cap "x2/x7.VPWR" "m1_10623_4311#" 380.365
cap "x3/a_4214_4801#" "x2/x7.VPWR" 0.229616
cap "x2/x7.VPWR" "x3/x48.VGND" 21.8504
cap "x2/x7.VPWR" "x3/a_3453_4801#" 2.00243
cap "x3/sky130_fd_sc_hd__mux4_4_0.A1" "x2/x7.VPWR" 9.84635
cap "x3/sky130_fd_sc_hd__mux4_4_0.VPB" "x2/x7.VPWR" 5.73948
cap "x2/x7.VPWR" "x3/a_4368_4775#" 5.12622
cap "x3/x48.D" "x2/x7.VPWR" 7.39217
cap "x2/x7.VPWR" "x3/x27.Q_N" 1.77399
cap "x3/sky130_fd_sc_hd__mux4_4_0.A0" "x2/x7.VPWR" 8.62201
cap "x3/x27.RESET_B" "x2/x7.VPWR" 1.9368
cap "x3/x30.SET_B" "x2/x7.VPWR" 44.2922
cap "x2/x7.VPWR" "x3/a_4790_4801#" 0.0294012
cap "x2/x7.VPWR" "x3/x30.D" 0.0458882
cap "x3/a_4681_4801#" "x2/x7.VPWR" 3.24046
cap "x2/x7.VPWR" "x3/a_4539_5083#" 1.39929
cap "x2/x7.VPWR" "x3/a_4318_5083#" 0.634209
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x2/x7.VPWR" 4.27538
cap "x2/x7.VPWR" "x3/x48.CLK" 5.00363
cap "x3/a_4767_5167#" "x2/x7.VPWR" 0.402404
cap "x2/x7.VPWR" "x3/a_5089_5083#" 0.522381
cap "x3/a_6931_5083#" "x2/x2.x3.x6.VDD" 0.974424
cap "x3/x48.VGND" "x2/x2.x3.x6.VDD" 21.3689
cap "x3/sky130_fd_sc_hd__mux4_4_0.A0" "x2/x2.x3.x6.VDD" 8.62201
cap "x3/a_6011_4801#" "x2/x2.x3.x6.VDD" 3.70353
cap "x3/a_6710_5083#" "x2/x2.x3.x6.VDD" 0.634209
cap "x3/a_6292_5167#" "x2/x2.x3.x6.VDD" 3.05262
cap "x3/x48.CLK" "x2/x2.x3.x6.VDD" 8.32521
cap "x3/a_6376_5167#" "x2/x2.x3.x6.VDD" 0.421716
cap "x3/a_5562_4801#" "x2/x2.x3.x6.VDD" 1.80162
cap "x3/a_6760_4775#" "x2/x2.x3.x6.VDD" 1.86754
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x2/x2.x3.x6.VDD" 4.07838
cap "x3/a_6199_4801#" "x2/x2.x3.x6.VDD" 1.27346
cap "x3/a_5845_4801#" "x2/x2.x3.x6.VDD" 5.46242
cap "x3/a_4855_4775#" "x2/x2.x3.x6.VDD" 0.643509
cap "x3/x33.VPWR" "x2/x2.x3.x6.VDD" 43.1506
cap "x3/x48.D" "m1_10623_4311#" 0.0148762
cap "x3/x48.D" "x2/x2.x3.x6.VDD" 6.97381
cap "x3/a_6466_4775#" "x2/x2.x3.x6.VDD" 3.87442
cap "x3/x30.D" "x2/x2.x3.x6.VDD" 2.84809
cap "x3/a_6400_4801#" "x2/x2.x3.x6.VDD" 0.0663939
cap "x3/a_6606_4801#" "x2/x2.x3.x6.VDD" 0.229616
cap "m1_10623_4311#" "x2/x2.x3.x6.VDD" 380.37
cap "x3/a_6978_4801#" "x2/x2.x3.x6.VDD" 0.0471322
cap "x3/x45.D" "m1_10623_4311#" 110.394
cap "x3/x45.D" "x2/x2.x3.x6.VDD" 9.84635
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x2/x2.x3.VDD" 0.0654617
cap "x3/a_8237_4801#" "x2/x2.x3.VDD" 2.10264
cap "x3/x33.D" "x2/x2.x3.VDD" 1.35065
cap "x3/a_6760_4775#" "x2/x2.x3.VDD" 3.25868
cap "x3/a_6978_4801#" "x2/x2.x3.VDD" 0.0662793
cap "x3/a_7159_5167#" "x2/x2.x3.VDD" 0.402404
cap "x3/x33.SET_B" "x2/x2.x3.VDD" 41.8565
cap "x3/a_5845_4801#" "x2/x2.x3.VDD" 1.18227
cap "x3/a_6011_4801#" "x2/x2.x3.VDD" 1.37308
cap "x3/a_7363_4801#" "x2/x2.x3.VDD" 0.284776
cap "x3/sky130_fd_sc_hd__mux4_4_0.A0" "x2/x2.x3.VDD" 8.2155
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x2/x2.x3.VDD" 3.99275
cap "x3/sky130_fd_sc_hd__mux4_4_0.A1" "x2/x2.x3.VDD" 15.279
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x2/x2.x3.VDD" 0.0866703
cap "m1_10623_4311#" "x2/x2.x3.x5[6].floating" 0.141369
cap "x3/a_6931_5083#" "x2/x2.x3.VDD" 0.424868
cap "x3/sky130_fd_sc_hd__mux4_4_0.A0" "m1_10623_4311#" 16.0769
cap "x3/x33.CLK" "x2/x2.x3.VDD" 8.15986
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x2/x2.x3.VDD" 0.0546284
cap "x2/x2.x3.VDD" "x3/a_7247_4775#" 6.73791
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x2/x2.x3.VDD" 0.176097
cap "m1_10623_4311#" "x2/x2.x3.VDD" 371.823
cap "x3/a_7182_4801#" "x2/x2.x3.VDD" 0.0294012
cap "x3/a_7954_4801#" "x2/x2.x3.VDD" 2.84622
cap "x3/a_7073_4801#" "x2/x2.x3.VDD" 3.24046
cap "m1_10623_4311#" "x2/x2.x3.x10.Y" 1.1223
cap "x3/x30.Q_N" "x2/x2.x3.VDD" 1.77088
cap "x3/sky130_fd_sc_hd__mux4_4_0.A1" "m1_10623_4311#" 92.7401
cap "x3/x30.RESET_B" "x2/x2.x3.VDD" 1.7628
cap "x3/a_7481_5083#" "x2/x2.x3.VDD" 0.522381
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x2/x2.x3.VDD" 20.5189
cap "x2/x2.x3.VDD" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.10656
cap "x3/a_8403_4801#" "x2/x2.x3.VDD" 3.97709
cap "x2/x2.x3.VDD" "x3/x36.SET_B" 26.6025
cap "m1_10623_4311#" "x2/x2.x3.x11.Y" 0.127378
cap "x2/x2.x3.VDD" "x3/sky130_fd_sc_hd__mux4_4_0.A0" 5.98225
cap "m1_10623_4311#" "x2/x2.x3.IN" 4.22131
cap "x2/x2.x3.IN" "x3/a_8237_4801#" 0.0015383
cap "x2/x2.x3.VDD" "x3/a_9639_4775#" 1.30378
cap "x2/x2.x3.VDD" "x3/a_8998_4801#" 0.229616
cap "x2/x2.x3.IN" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.0357201
cap "x2/x2.x3.VDD" "x3/a_9755_4801#" 0.0651872
cap "x2/x2.x3.VDD" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.0895775
cap "x2/x2.x3.VDD" "x3/a_8858_4775#" 1.87783
cap "x3/x36.CLK" "x2/x2.x3.IN" 0.00806012
cap "x2/x2.x3.VDD" "x3/a_9102_5083#" 0.315643
cap "x2/x2.x3.VDD" "x3/a_8684_5167#" 1.87697
cap "m1_10623_4311#" "x2/a_10024_2094#" 0.069602
cap "x3/a_8403_4801#" "x2/x2.x3.IN" 0.00178587
cap "x2/x2.x3.IN" "x3/x36.SET_B" 0.111565
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x2/a_10112_1680#" 0.00617533
cap "x2/x2.x3.VDD" "x3/a_9370_4801#" 0.113411
cap "x2/x2.x3.VDD" "x3/a_9323_5083#" 0.573052
cap "x3/sky130_fd_sc_hd__mux4_4_0.A0" "x2/x2.x3.IN" 0.01517
cap "m1_10623_4311#" "x2/a_10112_1680#" 9.03752
cap "m1_10623_4311#" "x2/x2.x3.x10.Y" 1.51278
cap "x2/x2.x3.VDD" "x3/x33.D" 1.58704
cap "x2/x2.x3.VDD" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 3.10957
cap "x2/x2.x3.VDD" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.0654617
cap "x2/x2.x3.VDD" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.0526052
cap "m1_10623_4311#" "x2/x2.x3.VDD" 286.732
cap "x2/x2.x3.VDD" "x3/a_8792_4801#" 0.0663939
cap "x2/a_10112_1680#" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.0327529
cap "x3/a_8684_5167#" "x2/x2.x3.IN" 0.0208976
cap "x2/x2.x3.VDD" "x3/a_8237_4801#" 3.48428
cap "m1_10623_4311#" "x2/x2.x3.x8.output_stack" 0.0218298
cap "x3/x36.CLK" "x2/a_10112_1680#" 0.00736181
cap "m1_10623_4311#" "x2/CAP_CTRL_CODE3[3]" 0.989418
cap "m1_10623_4311#" "x2/a_10024_1818#" 0.14975
cap "x2/x2.x3.VDD" "x3/a_9551_5167#" 0.305409
cap "m1_10623_4311#" "x2/a_10756_2819#" 1.06264
cap "x2/x2.x3.VDD" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 15.3203
cap "x2/a_10112_1680#" "x3/x36.SET_B" 0.362438
cap "x2/x2.x3.VDD" "x3/x36.CLK" 3.61329
cap "x2/x2.x3.VDD" "x3/a_9574_4801#" 0.0294012
cap "x2/x2.x3.VDD" "x3/a_8768_5167#" 0.233788
cap "x2/x2.x3.VDD" "x3/a_9465_4801#" 1.42036
cap "m1_10623_4311#" "x2/a_10112_2232#" 0.101915
cap "x2/a_10112_1680#" "x3/sky130_fd_sc_hd__mux4_4_0.A0" 0.0140464
cap "m1_10623_4311#" "x2/a_10112_1956#" 0.199033
cap "x2/x2.x3.VDD" "x3/a_8591_4801#" 1.26741
cap "x2/x2.x3.VDD" "x3/a_9152_4775#" 1.85
cap "m1_10623_4311#" "x3/sky130_fd_sc_hd__mux4_4_0.A0" 98.7179
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x2/x2.x3.IN" 0.00677233
cap "x3/x42.VGND" "x2/x2.x3.VDD" 0.377782
cap "x3/x33.Q_N" "x2/x2.x3.VDD" 1.78259
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "m1_10623_4311#" 35.7068
cap "x3/x36.SET_B" "x2/x2.x3.VDD" 42.3358
cap "m1_10623_4311#" "x2/x2.x2.x4[1].delay_signal" 0.00868515
cap "m1_10623_4311#" "x2/x2.x2.x5[4].floating" 0.147017
cap "x2/x2.x3.VDD" "x3/a_10346_4801#" 3.09533
cap "x3/a_10795_4801#" "x2/x2.x3.VDD" 2.63654
cap "x2/x2.x2.x2.floating" "m1_10623_4311#" 0.000626284
cap "m1_10623_4311#" "x2/x2.x3.IN" 0.0138984
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x2/x2.x3.VDD" 20.7195
cap "x3/a_9465_4801#" "x2/x2.x3.VDD" 1.02315
cap "x2/x2.x3.VDD" "x3/a_9873_5083#" 0.522381
cap "x3/x42.D" "m1_10623_4311#" 55.1892
cap "x2/x2.x3.VDD" "x3/a_11160_5167#" 0.231538
cap "x2/x2.x3.VDD" "x3/a_11184_4801#" 0.0131148
cap "x3/a_9755_4801#" "x2/x2.x3.VDD" 0.219589
cap "x2/x2.x3.VDD" "x3/a_9152_4775#" 2.47673
cap "x3/a_10983_4801#" "x2/x2.x3.VDD" 1.27373
cap "x3/x33.RESET_B" "x2/x2.x3.VDD" 1.7665
cap "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x2/x2.x3.VDD" 4.03017
cap "x3/x42.D" "x2/x2.x3.VDD" 11.0392
cap "x2/x2.x3.VDD" "x3/a_10629_4801#" 4.27425
cap "x3/x36.D" "x2/x2.x3.VDD" 2.81663
cap "x3/a_9639_4775#" "x2/x2.x3.VDD" 4.57489
cap "x3/x42.CLK" "x2/x2.x3.VDD" 8.19508
cap "x3/a_11076_5167#" "x2/x2.x3.VDD" 0.820467
cap "m1_10623_4311#" "x2/x2.x3.VDD" 376.182
cap "x3/a_12031_4775#" "x5/VDD" 4.23092
cap "x5/VDD" "x3/a_11184_4801#" 0.0532791
cap "x5/eob" "x5/VDD" 380.373
cap "x5/VDD" "x3/a_11966_4801#" 0.0294012
cap "x5/eob" "x5/VSS" 80.3782
cap "x3/a_11857_4801#" "x5/VDD" 3.24046
cap "x5/VDD" "x3/x36.RESET_B" 1.76528
cap "x5/VDD" "x3/a_10629_4801#" 2.35623
cap "x5/VDD" "x3/x36.SET_B" 44.8322
cap "x5/VDD" "x3/x39.D" 1.21976
cap "x5/VDD" "x3/a_12265_5083#" 0.522381
cap "x5/VDD" "x3/a_11250_4775#" 3.87442
cap "x5/VDD" "x3/a_10795_4801#" 2.44044
cap "x5/VDD" "x3/a_11762_4801#" 0.113411
cap "x5/VDD" "x3/a_11544_4775#" 5.12622
cap "x5/VDD" "x3/a_12147_4801#" 0.284776
cap "x3/a_11076_5167#" "x5/VDD" 2.23215
cap "x5/VDD" "x5/VSS" 24.7223
cap "x5/VDD" "x3/a_11390_4801#" 0.229616
cap "x5/VDD" "x3/a_11943_5167#" 0.402404
cap "x5/VDD" "x3/a_11715_5083#" 1.39929
cap "x5/VDD" "x3/x42.CLK" 5.00363
cap "x3/a_11494_5083#" "x5/VDD" 0.634209
cap "x3/a_11160_5167#" "x5/VDD" 0.190178
cap "x5/x2.x6.floating" "x5/VSS" 8.32571
cap "x5/VSS" "x5/delay_offset" 0.310564
cap "x5/x2.x8.output_stack" "x5/eob" 0.376586
cap "x3/a_12031_4775#" "x5/VDD" 1.40064
cap "x3/x39.D" "x5/VDD" 1.71865
cap "x5/delay_code[3]" "x5/eob" 1.09165
cap "x5/x2.x6.floating" "x5/eob" 2.92809
cap "x5/delay_offset" "x5/eob" 0.506974
cap "x5/VDD" "x5/delay_code[3]" 1.56561
cap "x3/x39.CLK" "x5/VDD" 2.89617
cap "x5/VDD" "x5/delay_offset" 2.21376
cap "x3/x36.Q_N" "x5/VDD" 1.52544
cap "x5/VSS" "x5/a_12322_9805#" 0.721679
cap "x5/VSS" "x5/eob" 113.43
cap "x5/a_12410_10219#" "x5/eob" 0.540278
cap "x5/x2.x10.Y" "x5/VSS" 9.00488
cap "x5/VDD" "x5/VSS" 412.705
cap "x3/a_12738_4801#" "x5/VDD" 2.46294
cap "x5/VSS" "x5/x2.x11.Y" 4.0366
cap "x5/VSS" "x5/x2.x8.output_stack" 0.407009
cap "x5/a_12322_10357#" "x5/eob" 1.28776
cap "x5/a_12410_9943#" "x5/eob" 0.345442
cap "x2/x2.x2.x5[6].floating" "x5/delay_code[3]" 0.012645
cap "x2/x2.x2.x5[6].floating" "x5/delay_offset" 0.189675
cap "x5/a_12322_9805#" "x5/eob" 0.44094
cap "x5/x2.x10.Y" "x5/eob" 4.80352
cap "x5/VDD" "x5/eob" 415.228
cap "x5/VDD" "x3/x36.SET_B" 12.4288
cap "x5/x2.x10.Y" "x5/VDD" 1.03094
cap "x5/x2.x5[7].floating" "x5/eob" 0.46775
cap "x5/a_12322_10081#" "x5/eob" 0.687337
cap "x5/x2.x11.Y" "x5/eob" 1.98708
cap "x5/VDD" "x5/x2.x11.Y" 1.03297
cap "x5/VSS" "x5/delay_code[3]" 1.08522
cap "x5/VDD" "x5/x2.x5[6].floating" 0.368119
cap "x5/VSS" "x5/x2.x6.floating" 14.9713
cap "x5/x2.x6.floating" "x5/eob" 1.33051
cap "x5/VDD" "x2/x2.x2.x7.floating" 1.38459
cap "x5/VSS" "x5/a_12322_10081#" 4.11709
cap "x5/a_12322_10081#" "x5/eob" 0.301841
cap "x5/a_12322_10357#" "x5/VSS" 0.71955
cap "x5/a_12322_10357#" "x5/eob" 0.920149
cap "x5/VDD" "x5/delay_offset" 2.73773
cap "x5/a_12410_9943#" "x5/VSS" 0.74753
cap "x5/a_12410_9943#" "x5/eob" 0.0402691
cap "x5/VSS" "x5/a_12410_10219#" 0.74753
cap "x5/a_12410_10219#" "x5/eob" 0.0402691
cap "x2/x2.x2.x4[3].floating" "x5/eob" 0.00385267
cap "x2/x2.x2.x5[6].floating" "x5/eob" 0.401431
cap "x5/VDD" "x2/x2.x2.x8.output_stack" 0.0869938
cap "x5/VDD" "x2/x2.x2.x10.Y" 1.49311
cap "x5/VDD" "x5/x2.x8.output_stack" 0.398469
cap "x5/VDD" "x5/x2.x10.Y" 5.70859
cap "x5/VDD" "x5/a_12322_9805#" 1.47719
cap "x5/a_12322_9805#" "x5/x2.x10.Y" -7.10543e-15
cap "x2/x2.x2.x8.output_stack" "x5/eob" 0.0117893
cap "x5/VDD" "x5/eob" 27.486
cap "x2/x2.x2.x10.Y" "x5/eob" 0.0898052
cap "x5/VSS" "x5/x2.x10.Y" 0.277045
cap "x5/x2.x10.Y" "x5/eob" 0.00957159
cap "x5/VSS" "x5/a_12322_9805#" 1.18965
cap "x5/a_12322_9805#" "x5/eob" 0.0776013
cap "x5/VDD" "x5/x2.x7.floating" 1.38459
cap "x5/VDD" "x5/x2.x6.floating" 0.0271694
cap "x5/VDD" "x5/a_12322_10081#" 2.87714
cap "x5/VDD" "x5/a_12322_10357#" 23.7734
cap "x5/VDD" "x5/a_12410_9943#" 1.15087
cap "x5/VDD" "x5/x2.x11.Y" 0.390513
cap "x5/VDD" "x5/a_12410_10219#" 2.61295
cap "x5/VSS" "x5/eob" 1.46022
cap "x5/VDD" "x2/x2.x2.x5[6].floating" 0.368119
cap "x5/x2.x5[6].SW" "x2/x2.x2.IN" 0.0898052
cap "x2/a_16821_2232#" "x5/x2.x8.vdd" 1.47719
cap "x5/x2.x4[3].floating" "x2/x2.x2.IN" 0.00385267
cap "x2/a_16733_2094#" "x5/x2.x8.vdd" 1.15087
cap "x5/x2.x11.VGND" "x5/x2.x8.vdd" 2.21374
cap "x5/x2.x8.vdd" "x2/x2.x2.x10.Y" 3.74842
cap "x2/CAP_CTRL_CODE2[3]" "x5/x2.x8.vdd" 2.04984
cap "x2/x2.x2.IN" "x5/x2.x5[6].floating" 0.401431
cap "x5/x2.x8.vdd" "x2/x2.x2.code_offset" 4.68577
cap "x5/x2.x8.vdd" "x2/a_16821_1956#" 2.87714
cap "x2/x2.x2.x8.output_stack" "x5/x2.x8.vdd" 0.311476
cap "x2/x2.x2.x11.Y" "x5/x2.x8.vdd" 1.42348
cap "x2/a_16733_1818#" "x5/x2.x8.vdd" 2.61295
cap "x5/x2.x8.output_stack" "x2/x2.x2.IN" 0.0117893
cap "x5/x2.x8.vdd" "x2/x2.x2.IN" 23.1363
cap "x2/a_16821_1680#" "x5/x2.x8.vdd" 23.2276
cap "x2/x2.x2.x6.floating" "x5/x2.x8.vdd" 0.0846631
cap "x1/x27.SET_B" "x2/sample_clk_b" 0.942712
cap "x3/x5.VGND" "x2/sample_clk_b" 0.0726965
cap "x1/x27.Q" "x3/clk_sar" 0.00737327
cap "x3/clk_sar" "x1/x8.A0" 0.00909586
cap "x3/x5.VGND" "x1/a_944_1775#" 0.32893
cap "x3/x5.VGND" "x1/eob" 0.329185
cap "x1/a_944_1775#" "x1/x27.SET_B" -4.44089e-16
cap "x1/x27.SET_B" "x1/eob" -3.55271e-15
cap "x1/a_305_798#" "x3/x5.VGND" 0.0531911
cap "x1/x27.Q" "x1/x27.VPWR" -0.132704
cap "x3/clk_sar" "x1/a_618_824#" 0.0173093
cap "x1/x8.A0" "x1/x27.VPWR" -0.01669
cap "x3/clk_sar" "x1/a_944_1775#" 0.00633043
cap "x2/sample_clk_b" "x1/x27.VPWR" 0.00398042
cap "x3/clk_sar" "x1/eob" 0.00633043
cap "x3/x5.VGND" "x1/x27.SET_B" 0.215143
cap "x2/sample_clk" "x1/x27.SET_B" 0.276093
cap "x1/x27.Q" "x1/x8.A0" -0.0217235
cap "x3/x5.VGND" "x1/a_860_798#" 0.209084
cap "x3/clk_sar" "x3/x5.VGND" 0.014816
cap "x1/a_618_824#" "x1/x27.VPWR" -5.68434e-14
cap "x1/x8.A0" "x2/sample_clk_b" 0.0331543
cap "x1/a_944_1775#" "x1/x27.VPWR" -1.42109e-14
cap "x1/a_305_798#" "x1/x27.VPWR" -1.13687e-13
cap "x1/eob" "x1/x27.VPWR" 0.138544
cap "x1/a_210_798#" "x1/x27.VPWR" -2.84217e-14
cap "x1/a_1158_1098#" "x1/x27.VPWR" -2.84217e-14
cap "x1/x27.Q" "x1/a_944_1775#" 7.10543e-15
cap "x1/x27.Q" "x1/eob" 1.26795
cap "x1/a_1373_1841#" "x1/x27.VPWR" -0.0874463
cap "x3/x5.VGND" "x1/x27.VPWR" 2.32598
cap "x1/x27.SET_B" "x1/x27.VPWR" -1.42109e-14
cap "x1/x27.Q" "x1/a_1373_1841#" -0.124302
cap "x1/x27.Q" "x3/x5.VGND" 1.42109e-14
cap "x3/clk_sar" "x1/x27.VPWR" 1.22463
cap "x1/x27.Q" "x1/a_1771_1775#" -0.0224911
cap "x1/x8.A0" "x3/x5.VGND" 0.464312
cap "x1/a_1307_1909#" "x2/sample_clk" -0.0126997
cap "x3/x5.VGND" "x1/a_1363_798#" 0.612451
cap "x1/a_618_824#" "x1/eob" 0.399896
cap "x1/a_1086_1909#" "x1/eob" 0.171636
cap "x2/sample_clk_b" "x1/x27.Q" 4.36034
cap "x2/x3.B" "x2/sample_clk" 0.0662569
cap "x2/x3.Y" "x1/a_2200_1841#" 0.0488591
cap "x1/a_944_1775#" "x1/eob" 3.86536
cap "x1/a_2200_1841#" "x3/x5.X" 0.00133679
cap "x2/sample_clk" "x1/a_1159_798#" 57.911
cap "x2/a_2678_2626#" "x2/sample_clk" 14.7344
cap "x3/x5.VGND" "x2/sample_clk" 39.1402
cap "x3/x5.VGND" "x1/a_724_824#" -2.22045e-16
cap "x1/a_1094_824#" "x2/sample_clk" 0.0298398
cap "x1/eob" "x1/x8.A0" 21.5097
cap "x3/clk_sar" "x1/a_2200_1841#" 0.0219553
cap "x2/sample_clk" "x1/a_1771_1775#" 2.08689
cap "x1/x27.SET_B" "x1/eob" 0.0659657
cap "x3/VDD" "x1/a_1363_798#" 0.030035
cap "x3/x5.VGND" "x1/a_1631_1008#" 0.0432656
cap "x1/a_1373_1841#" "x2/sample_clk" 0.0720628
cap "x3/x5.VGND" "x1/a_2134_1909#" 4.44089e-16
cap "x1/x27.Q" "x3/sel_bit[0]" 0.0144788
cap "x3/VDD" "x2/sample_clk" 209.43
cap "x2/x3.Y" "x1/a_1159_798#" 0.00651815
cap "x3/x5.VGND" "x2/x3.Y" 0.00533908
cap "x3/x5.VGND" "x1/a_2200_1841#" -1.24639
cap "x2/a_3056_2936#" "x2/sample_clk" 1.72946
cap "x2/sample_clk" "x2/a_2678_2006#" 12.5183
cap "x1/a_1631_1008#" "x3/VDD" 0.032405
cap "x2/sample_clk_b" "x1/a_1363_798#" 0.0114425
cap "x3/clk_sar" "x3/x5.VGND" 0.0225025
cap "x1/a_1158_1098#" "x1/eob" 0.0734693
cap "x1/a_305_798#" "x2/sample_clk" 0.0770592
cap "x3/clk_sar" "x1/a_1771_1775#" 0.00532136
cap "x3/VDD" "x1/a_2200_1841#" 6.28463
cap "x2/a_2678_2626#" "x1/a_1159_798#" 0.594964
cap "x3/VDD" "x2/x3.Y" 0.0473936
cap "x3/x5.VGND" "x2/x3.B" 0.00205809
cap "x2/sample_clk_b" "x2/sample_clk" 197.263
cap "x3/x5.VGND" "x2/a_3553_3025#" 5.35783e-05
cap "x3/x5.VGND" "x2/a_2678_2626#" 0.00672314
cap "x3/x5.VGND" "x1/a_1159_798#" 2.49061
cap "x3/clk_sar" "x1/a_1373_1841#" 0.0265748
cap "x1/x27.Q" "x1/eob" 36.6055
cap "x2/a_2678_2006#" "x1/a_2200_1841#" 4.55029
cap "x2/a_4047_2819#" "x2/sample_clk" 0.000820193
cap "x3/clk_sar" "x3/VDD" 0.0140846
cap "x3/x5.VGND" "x1/a_1771_1775#" 0.0351725
cap "x2/sample_clk_b" "x1/a_1631_1008#" 0.0165952
cap "x1/a_1403_1582#" "x2/sample_clk" 0.0564811
cap "x2/sample_clk_b" "x1/a_2134_1909#" 0.118999
cap "x2/x3.A" "x2/sample_clk" 0.441074
cap "x3/x5.VGND" "x1/a_1373_1841#" -0.2939
cap "x3/VDD" "x1/a_1159_798#" 6.0657
cap "x2/a_2678_2626#" "x3/VDD" 0.81021
cap "x1/a_1875_1190#" "x2/sample_clk" 0.244267
cap "x2/sample_clk_b" "x1/a_2200_1841#" 41.9762
cap "x2/a_3056_2150#" "x2/sample_clk" 1.79705
cap "x1/a_1499_824#" "x2/sample_clk" 0.351411
cap "x2/sample_clk" "x3/sel_bit[0]" 0.0199153
cap "x3/x5.VGND" "x3/VDD" -1.18629
cap "x1/a_1094_1190#" "x2/sample_clk" 0.0603491
cap "x2/sample_clk" "x1/a_618_824#" 0.175451
cap "x2/a_3056_2936#" "x1/a_1159_798#" 0.0054546
cap "x3/x5.VGND" "x2/a_3056_2936#" 0.00431816
cap "x2/sample_clk" "x1/a_1086_1909#" -0.0320749
cap "x3/VDD" "x1/a_1771_1775#" 0.54832
cap "x3/x5.VGND" "x2/a_2678_2006#" 0.00433167
cap "x1/a_944_1775#" "x2/sample_clk" -0.146419
cap "x2/sample_clk_b" "x1/a_1307_1909#" 0.0038861
cap "x3/VDD" "x1/a_1373_1841#" -0.304155
cap "x2/sample_clk" "x1/x8.A0" -0.0111351
cap "x2/a_2678_2006#" "x1/a_1771_1775#" 0.010522
cap "x1/a_2077_824#" "x2/sample_clk" 1.40497
cap "x2/sample_clk" "x1/x27.SET_B" 0.505921
cap "x2/a_3056_2150#" "x1/a_2200_1841#" 0.487668
cap "x1/a_1363_798#" "x1/eob" 0.195299
cap "x2/sample_clk_b" "x1/a_1159_798#" 0.0155143
cap "x1/a_2200_1841#" "x3/sel_bit[0]" 0.0245221
cap "x2/sample_clk_b" "x3/x5.VGND" -4.23313
cap "x1/a_2230_1582#" "x2/sample_clk" 0.399256
cap "x3/VDD" "x2/a_3056_2936#" 0.0727955
cap "x1/x27.Q" "x3/sel_bit[1]" 0.0117444
cap "x1/a_1577_1106#" "x2/sample_clk" 0.182683
cap "x1/x27.RESET_B" "x3/x5.VGND" 2.22045e-16
cap "x3/VDD" "x2/a_2678_2006#" 0.244607
cap "x2/sample_clk" "x2/a_4047_3022#" 0.000751844
cap "x2/sample_clk" "x1/eob" 9.55639
cap "x2/sample_clk_b" "x1/a_1771_1775#" 0.719488
cap "x2/sample_clk_b" "x1/a_1373_1841#" 0.365291
cap "x3/x5.VGND" "x2/x3.A" 0.921185
cap "x1/a_1631_1008#" "x1/eob" 0.0120757
cap "x2/sample_clk_b" "x3/VDD" 12.9367
cap "x3/x5.VGND" "x2/a_3056_2150#" 0.00398142
cap "x3/x5.VGND" "x3/sel_bit[0]" 0.0188182
cap "x1/a_1158_1098#" "x2/sample_clk" 12.1592
cap "x1/eob" "x1/a_2134_1909#" 0.0771928
cap "x3/clk_sar" "x1/x8.A0" 0.00670911
cap "x1/a_2200_1841#" "x1/eob" 0.567194
cap "x3/x5.VGND" "x1/a_618_824#" 3.55271e-15
cap "x1/a_1086_1582#" "x2/sample_clk" 0.0742111
cap "x3/sel_bit[0]" "x1/a_1771_1775#" 0.00582577
cap "x1/x27.Q" "x2/sample_clk" 0.0257933
cap "x3/VDD" "x2/x3.A" 0.112648
cap "x3/clk_sar" "x1/eob" 0.874771
cap "x3/x5.VGND" "x1/x8.A0" 0.3186
cap "x3/x5.VGND" "x1/a_2077_824#" 1.42109e-14
cap "x1/a_1307_1909#" "x1/eob" 0.0682286
cap "x3/x5.VGND" "x1/x27.SET_B" 0.684661
cap "x3/VDD" "x1/a_618_824#" 0.00648099
cap "x2/sample_clk_b" "x1/a_1913_1909#" 0.0669904
cap "x2/a_2678_2626#" "x1/eob" 0.770406
cap "x2/sample_clk" "x3/sel_bit[1]" 0.0138024
cap "x1/a_1159_798#" "x1/eob" 0.120254
cap "x3/x5.VGND" "x2/a_4047_3022#" 0.000961687
cap "x3/x5.VGND" "x1/eob" 23.5782
cap "x1/a_1913_1582#" "x2/sample_clk" 0.333618
cap "x1/a_1296_1190#" "x2/sample_clk" 0.262188
cap "x3/x5.VGND" "x1/x27.Q_N" 1.11022e-16
cap "x3/VDD" "x1/x8.A0" -0.166242
cap "x1/a_1771_1775#" "x1/eob" 3.02997
cap "x3/VDD" "x1/x27.SET_B" 0.032405
cap "x2/sample_clk" "x1/a_1298_824#" 0.136401
cap "x3/clk_sar" "x1/x27.Q" 0.013055
cap "x1/a_1373_1841#" "x1/eob" 12.1048
cap "x2/sample_clk_b" "x1/a_618_824#" 0.00638551
cap "x2/sample_clk" "x1/a_860_798#" 0.232336
cap "x1/a_2200_1841#" "x3/sel_bit[1]" 0.0196151
cap "x1/a_1158_1098#" "x3/x5.VGND" 0.887913
cap "x2/sample_clk_b" "x1/a_1086_1909#" 0.00299894
cap "x3/VDD" "x1/eob" 17.3548
cap "x1/a_944_1775#" "x2/sample_clk_b" 0.052892
cap "x2/sample_clk" "x1/a_1363_798#" 0.786634
cap "x2/a_3056_2936#" "x1/eob" 0.142362
cap "x2/sample_clk_b" "x1/x8.A0" 1.27256
cap "x3/x5.VGND" "x1/x27.Q" -0.00341223
cap "x2/sample_clk_b" "x1/x27.SET_B" 0.0102192
cap "x3/a_1062_5674#" "x2/sample_clk" 0.266523
cap "x1/a_1158_1098#" "x3/VDD" 1.13687e-13
cap "x2/sample_clk_b" "x1/eob" 0.0458788
cap "x1/a_1631_1008#" "x2/sample_clk" 1.33613
cap "x3/x5.VGND" "x2/x7.A" 0.000237653
cap "x3/x5.VGND" "x3/sel_bit[1]" 0.0151131
cap "x1/a_1913_1909#" "x1/eob" 0.131496
cap "x1/x27.Q" "x3/VDD" 0.205627
cap "x1/a_1875_824#" "x2/sample_clk" 0.166317
cap "x1/a_1771_1775#" "x3/sel_bit[1]" 0.00483327
cap "x2/sample_clk" "x2/x3.Y" 13.9081
cap "x2/sample_clk" "x1/a_2200_1841#" 56.2339
cap "x2/sample_clk_b" "x1/a_1158_1098#" 0.00368306
cap "x3/clk_sar" "x2/sample_clk" 0.09919
cap "x1/a_1499_824#" "x1/eob" 0.0986421
cap "x1/eob" "x2/a_4047_2819#" 0.0996226
cap "x2/sample_clk_b" "x2/sample_clk" -0.345369
cap "x2/a_2678_2626#" "x3/VDD" 6.75336
cap "x3/x5.X" "x2/x3.Y" 0.0015782
cap "x1/x3.A0" "x3/VDD" 0.0428544
cap "x1/a_2077_824#" "x2/x3.A" 0.237418
cap "x1/a_1159_798#" "x2/a_3056_2936#" 0.0137241
cap "x1/a_1499_824#" "x2/a_3056_2936#" 0.00489248
cap "x1/eob" "x2/x3.B" 0.0160065
cap "x2/a_3056_2936#" "x1/a_1631_1008#" 0.00226433
cap "x2/a_2678_2626#" "x1/eob" 0.00347283
cap "x3/x5.X" "x2/a_2678_2006#" 0.0170599
cap "x1/a_1159_798#" "x2/x3.Y" 0.585571
cap "x1/a_1499_824#" "x2/x3.Y" 0.00016002
cap "x2/a_2678_2626#" "x1/x27.SET_B" 0.000180979
cap "x1/a_1158_1098#" "x2/a_3056_2936#" 0.00713034
cap "x2/a_3056_2936#" "x2/x3.Y" -1.42109e-14
cap "x2/x3.Y" "x1/a_1631_1008#" 0.0443344
cap "x2/sample_clk" "x2/a_3056_2150#" 0.0157577
cap "x2/x7.A" "x3/a_2389_5648#" 0.0822481
cap "x2/a_3056_2936#" "x2/sample_clk" 0.0379152
cap "x2/x3.Y" "x3/sky130_fd_sc_hd__mux4_4_0.X" 0.104861
cap "x1/a_1158_1098#" "x2/x3.Y" 0.18328
cap "x2/x7.A" "x3/sky130_fd_sc_hd__mux4_4_0.X" 0.00579701
cap "x2/x3.Y" "x2/sample_clk" 13.4128
cap "x1/a_1159_798#" "x2/x3.A" 0.706439
cap "x2/a_2678_2626#" "x1/a_2077_824#" 0.0214812
cap "x3/x5.VGND" "x1/a_1159_798#" 1.33136
cap "x3/x5.VGND" "x2/a_3056_2150#" -0.051014
cap "x1/a_1875_824#" "x2/x3.A" 0.039292
cap "x2/x3.A" "x1/a_1631_1008#" 0.162373
cap "x1/a_2200_1841#" "x2/a_3056_2150#" 0.205605
cap "x3/VDD" "x2/a_3056_2150#" 0.461762
cap "x3/x5.VGND" "x2/a_3056_2936#" 0.00130339
cap "x3/VDD" "x3/a_2389_5648#" 0.99217
cap "x2/a_3056_2936#" "x3/VDD" 0.0288603
cap "x1/a_1158_1098#" "x2/x3.A" 0.372214
cap "x3/sel_bit[1]" "x2/a_3056_2150#" 0.00428492
cap "x2/x3.Y" "x2/x3.A" -2.84217e-14
cap "x3/x5.VGND" "x2/x3.Y" -2.32492
cap "x2/sample_clk" "x2/a_2678_2006#" 3.70425
cap "x2/x3.A" "x2/sample_clk" 0.488291
cap "x3/VDD" "x3/sky130_fd_sc_hd__mux4_4_0.X" 1.07662
cap "x3/VDD" "x2/x3.Y" 3.75186
cap "x1/a_2134_1909#" "x3/VDD" 0.0299336
cap "x2/x3.Y" "x1/a_2200_1841#" 0.398982
cap "x3/x5.VGND" "x2/sample_clk" 0.18261
cap "x2/x7.A" "x3/VDD" 0.179886
cap "x3/VDD" "x2/sample_clk" 10.5451
cap "x3/sel_bit[1]" "x2/x3.Y" 0.00269896
cap "x2/a_2678_2626#" "x1/a_860_798#" 0.0138049
cap "x3/sel_bit[0]" "x2/a_3056_2150#" 0.00514324
cap "x1/eob" "x2/a_3056_2150#" 0.023526
cap "x3/x5.VGND" "x2/a_2678_2006#" -1.1952
cap "x1/eob" "x2/a_3056_2936#" 0.00240237
cap "x3/x5.VGND" "x2/x3.A" 2.76015
cap "x1/a_1159_798#" "x2/a_2678_2626#" 0.425556
cap "x3/VDD" "x2/a_2678_2006#" 8.44582
cap "x2/a_2678_2626#" "x1/a_1499_824#" 0.035448
cap "x1/a_2200_1841#" "x2/a_2678_2006#" 2.42157
cap "x3/VDD" "x2/x3.A" 0.493614
cap "x2/a_2678_2626#" "x1/a_1631_1008#" 0.071906
cap "x3/x5.VGND" "x3/VDD" -2.49734
cap "x1/a_1771_1775#" "x3/VDD" 0.031101
cap "x3/sel_bit[0]" "x2/x3.Y" 0.00627861
cap "x1/eob" "x2/x3.Y" 2.56976
cap "x3/VDD" "x1/a_2200_1841#" 0.227156
cap "x3/VDD" "x2/a_4047_2819#" 0.00360837
cap "x1/a_1158_1098#" "x2/a_2678_2626#" 0.0583454
cap "x1/eob" "x2/x7.A" 0.832616
cap "x2/x3.Y" "x1/x27.SET_B" 0.000946086
cap "x3/sel_bit[1]" "x3/VDD" 0.185041
cap "x2/a_2678_2626#" "x2/sample_clk" 5.71222
cap "x3/a_1338_5674#" "x2/a_2678_2006#" 1.04251
cap "x2/a_3056_2936#" "x1/a_2077_824#" 0.00358389
cap "x3/sel_bit[0]" "x2/a_2678_2006#" 0.00276209
cap "x1/eob" "x2/a_2678_2006#" 0.102944
cap "x1/eob" "x2/x3.A" 0.0104695
cap "x3/x5.VGND" "x1/eob" 0.508272
cap "x1/a_2077_824#" "x2/x3.Y" 0.0512211
cap "x3/sel_bit[0]" "x3/VDD" 0.329422
cap "x2/x3.Y" "x2/sample_clk_b" 2.22045e-16
cap "x1/eob" "x3/VDD" 5.75428
cap "x3/x5.X" "x2/a_3056_2150#" 0.00415203
cap "x3/VDD" "x2/x3.B" 0.170697
cap "x3/x5.VGND" "x2/a_2678_2626#" -1.08458
cap "x3/VDD" "x2/sample_clk" 0.06957
cap "x3/VDD" "x3/a_2969_6040#" 0.223279
cap "x2/x2.x3.x5[3].SW" "x3/x5.VPWR" 0.232147
cap "x3/VDD" "x2/x2.x3.x5[3].delay_signal" 0.107119
cap "x3/VDD" "x3/a_2389_5648#" 0.0680607
cap "x3/VDD" "x2/a_4047_2819#" 0.193843
cap "x3/VDD" "x3/x5.VGND" 0.236535
cap "x3/VDD" "m1_10623_4311#" 3.06855
cap "x2/x2.x3.x5[3].delay_signal" "m1_10623_4311#" 0.0267043
cap "x2/a_4047_2819#" "m1_10623_4311#" 1.22349
cap "x3/x5.VGND" "m1_10623_4311#" 0.00494127
cap "x3/VDD" "x2/x7.A" 0.20365
cap "x3/VDD" "x3/sky130_fd_sc_hd__mux4_4_0.S0" 0.056989
cap "x3/VDD" "x3/a_2883_5674#" 0.136608
cap "x2/x7.A" "m1_10623_4311#" 0.0257352
cap "x2/x2.x3.x5[3].delay_signal" "x3/a_2883_5674#" 0.011937
cap "x2/x3.A" "x3/x5.VGND" -4.44089e-16
cap "x3/VDD" "x3/a_2853_5648#" 0.135477
cap "x3/VDD" "x3/x5.VPWR" 0.9754
cap "x3/VDD" "x2/x2.x3.x5[3].SW" 0.0320473
cap "x2/x2.x3.x5[3].delay_signal" "x3/x5.VPWR" 0.0768522
cap "x2/x7.A" "x3/sky130_fd_sc_hd__mux4_4_0.S0" 0.132653
cap "x3/a_3373_5674#" "x2/x2.x3.x5[3].SW" 0.0137973
cap "x2/a_4047_2819#" "x3/x5.VPWR" 0.626657
cap "x3/x5.VGND" "x3/x5.VPWR" 0.018483
cap "x2/x2.x3.x5[3].SW" "m1_10623_4311#" 0.0270962
cap "x2/x7.A" "x3/a_2853_5648#" 0.111888
cap "x2/x7.A" "x3/x5.VPWR" 0.0624019
cap "x2/x2.x3.x5[3].SW" "x3/sky130_fd_sc_hd__mux4_4_0.S0" 0.0850498
cap "m1_10623_4311#" "x2/x2.x3.x5[5].SW" 0.0270962
cap "x2/CAP_CTRL_CODE3[1]" "m1_10623_4311#" 0.00839611
cap "m1_10623_4311#" "x2/x2.x3.x5[6].SW" 0.0270962
cap "x2/x2.sample_code3[2]" "m1_10623_4311#" 0.0120344
cap "x2/x2.x3.code_offset" "m1_10623_4311#" 0.00419806
cap "m1_10623_4311#" "x2/x2.x3.x10.Y" 1.1494
cap "m1_10623_4311#" "x2/x2.x3.x11.Y" 0.0134854
cap "m1_10623_4311#" "x2/x2.x3.code[2]" 0.0047578
cap "x2/x2.x3.x7.floating" "m1_10623_4311#" 0.0328493
cap "m1_10623_4311#" "x2/x2.x3.x10.Y" 1.52353
cap "m1_10623_4311#" "x2/a_10756_2819#" 1.07405
cap "x2/x2.x2.x3[1].delay_signal" "m1_10623_4311#" 0.0104639
cap "x2/CAP_CTRL_CODE3[3]" "x3/sky130_fd_sc_hd__mux4_4_0.A0" 0.0047546
cap "m1_10623_4311#" "x2/x2.x3.IN" 0.9153
cap "x2/x2.x3.code_offset" "x3/sky130_fd_sc_hd__mux4_4_0.A0" 0.0047546
cap "x2/x2.x3.VDD" "m1_10623_4311#" 13.4737
cap "m1_10623_4311#" "x2/x2.x1.x2.VSS" 0.00494127
cap "x2/x2.x3.VDD" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.673563
cap "m1_10623_4311#" "x2/x2.x3.x11.Y" 0.127378
cap "m1_10623_4311#" "x2/CAP_CTRL_CODE3[3]" 1.01809
cap "x2/CAP_CTRL_CODE3[3]" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00616252
cap "m1_10623_4311#" "x2/x2.x3.code_offset" 0.089585
cap "x2/x2.x3.code_offset" "x3/sky130_fd_sc_hd__mux4_4_0.VGND" 0.00616252
cap "m1_10623_4311#" "x2/x2.x3.VSS" 0.00939587
cap "x2/x2.x3.VDD" "x3/sky130_fd_sc_hd__mux4_4_0.A0" 0.24996
cap "m1_10623_4311#" "x2/x2.x2.code[1]" 0.00419806
cap "x2/x2.x3.VDD" "m1_10623_4311#" 0.579188
cap "x2/x2.x2.x5[3].SW" "m1_10623_4311#" 0.0270962
cap "x2/x2.x2.x4[1].delay_signal" "m1_10623_4311#" 0.0162404
cap "m1_10623_4311#" "x2/x2.x2.x5[6].SW" 0.0270962
cap "m1_10623_4311#" "x2/x2.x2.code[2]" 0.0051776
cap "m1_10623_4311#" "x2/x2.x2.code[1]" 0.00419806
cap "x2/x2.x2.code[2]" "m1_10623_4311#" 0.00321851
cap "x3/VSS" "x2/x2.x2.x5[6].SW" 0.0597764
cap "m1_10623_4311#" "x2/x2.x2.x5[6].SW" 0.0270962
cap "x5/VDD" "x2/x2.x2.code[2]" 0.0450771
cap "x2/x2.x2.code_offset" "x5/VDD" 0.0745192
cap "x2/x2.x2.x7.floating" "x5/VDD" 1.59465
cap "x5/x2.x5[0].floating" "x2/x2.x2.x11.Y" 0.0033054
cap "x2/x2.x2.x11.Y" "x5/x2.x6.floating" 0.00651409
cap "x5/a_12322_10081#" "x2/x2.x2.x10.Y" 0.00231859
cap "x5/VDD" "x2/x2.x2.x10.Y" 1.98676
cap "x5/x2.x6.floating" "x2/x2.x2.x10.Y" 0.00194484
cap "x5/a_12322_10357#" "x2/x2.x2.x10.Y" 0.011503
cap "x2/x2.x2.x11.Y" "x5/VDD" 0.332224
cap "x5/a_12410_10219#" "x2/x2.x2.x10.Y" 0.0401752
cap "x5/x2.x8.input_stack" "x2/x2.x2.x10.Y" 0.0842105
cap "x2/x2.x2.code_offset" "x5/x2.x8.vdd" 5.66159
cap "x5/x2.x8.vdd" "x2/x2.x2.x10.Y" 2.78071
cap "x5/x2.x8.vdd" "x2/x2.x2.x11.Y" 0.159074
cap "x5/x2.x8.vdd" "x2/x2.x2.VSS" 0.696271
cap "x5/x2.x8.vdd" "x2/x2.x2.IN" 2.51498
cap "x2/x2.x2.code_offset" "x5/x2.x5[0].floating" 0.260327
cap "x2/x2.x2.IN" "x5/x2.x5[0].floating" 0.0710748
cap "x2/CAP_CTRL_CODE2[3]" "x5/x2.x8.vdd" 2.28609
cap "x5/x2.x5[0].floating" "x2/CAP_CTRL_CODE2[3]" 0.192488
cap "x1/delay_offset" "async_resetb_delay_cap_ctrl_code[0]" -3.21591
cap "x1/async_resetb_delay_ctrl_code[2]" "async_resetb_delay_cap_ctrl_code[1]" -300.103
cap "async_setb_delay_cap_ctrl_code[1]" "async_setb_delay_cap_ctrl_code[0]" -300.667
cap "async_setb_delay_cap_ctrl_code[1]" "x1/delay_offset" -3.14656
cap "x1/async_setb_delay_ctrl_code[2]" "async_setb_delay_cap_ctrl_code[0]" -0.328358
cap "x1/async_setb_delay_ctrl_code[2]" "x1/delay_offset" -3.1694
cap "async_resetb_delay_cap_ctrl_code[1]" "x1/delay_offset" -3.12398
cap "async_resetb_delay_cap_ctrl_code[1]" "async_resetb_delay_cap_ctrl_code[0]" -300.103
cap "x1/async_resetb_delay_ctrl_code[2]" "x1/delay_offset" -3.1694
cap "async_setb_delay_cap_ctrl_code[0]" "x1/delay_offset" -3.19252
cap "x1/async_resetb_delay_ctrl_code[2]" "async_resetb_delay_cap_ctrl_code[0]" -0.656716
cap "async_setb_delay_cap_ctrl_code[0]" "async_resetb_delay_cap_ctrl_code[0]" -301.795
cap "async_setb_delay_cap_ctrl_code[1]" "x1/async_setb_delay_ctrl_code[2]" -300.667
cap "x1/async_resetb_delay_ctrl_code[1]" "x1/async_resetb_delay_ctrl_code[2]" -789.744
cap "x1/async_setb_delay_ctrl_code[1]" "x1/async_setb_delay_ctrl_code[2]" -789.744
cap "x1/async_setb_delay_ctrl_code[0]" "x1/async_resetb_delay_ctrl_code[0]" -789.744
cap "x1/async_resetb_delay_ctrl_code[1]" "x1/async_resetb_delay_ctrl_code[0]" -789.744
cap "x1/async_setb_delay_ctrl_code[1]" "x1/async_setb_delay_ctrl_code[0]" -789.744
cap "x1/async_resetb_delay_ctrl_code[1]" "x1/async_resetb_delay_ctrl_code[0]" -789.744
cap "x1/async_setb_delay_ctrl_code[0]" "x1/async_resetb_delay_ctrl_code[0]" -789.744
cap "x1/async_resetb_delay_ctrl_code[2]" "x1/async_resetb_delay_ctrl_code[1]" -3.94872
cap "x1/async_setb_delay_ctrl_code[1]" "x1/async_setb_delay_ctrl_code[0]" -789.744
cap "x1/async_setb_delay_ctrl_code[2]" "x1/async_setb_delay_ctrl_code[1]" -3.94872
cap "x1/async_resetb_delay_ctrl_code[0]" "x1/async_setb_delay_ctrl_code[0]" -789.744
cap "x1/async_resetb_delay_ctrl_code[0]" "x1/async_resetb_delay_ctrl_code[1]" -582.718
cap "x1/async_setb_delay_ctrl_code[1]" "x1/async_setb_delay_ctrl_code[0]" -582.718
cap "x1/x2.code[0]" "x1/x4.code[0]" -276.41
cap "x1/x27.SET_B" "x2/set" 38.4671
cap "x2/set" "x1/eob" 4.46694
cap "x2/set" "x1/x27.SET_B" 4.73924
cap "x2/set" "x2/x3.A" 0.206091
cap "x2/CAP_CTRL_CODE0[1]" "x2/sample_delay_offset" -0.145695
cap "x2/CAP_CTRL_CODE2[1]" "x2/CAP_CTRL_CODE3[2]" -0.647059
cap "x2/CAP_CTRL_CODE2[2]" "x2/CAP_CTRL_CODE3[2]" -0.458333
cap "x2/sample_delay_offset" "x2/CAP_CTRL_CODE1[0]" -11.8462
cap "x2/CAP_CTRL_CODE2[1]" "x2/CAP_CTRL_CODE1[0]" -0.64
cap "x2/CAP_CTRL_CODE2[0]" "x2/CAP_CTRL_CODE3[2]" -12.1
cap "x2/sample_delay_offset" "x2/CAP_CTRL_CODE0[0]" -0.0894309
cap "x2/CAP_CTRL_CODE1[2]" "x2/CAP_CTRL_CODE1[0]" -0.164179
cap "x2/CAP_CTRL_CODE3[0]" "x2/CAP_CTRL_CODE3[2]" -0.647059
cap "x2/sample_delay_offset" "x2/CAP_CTRL_CODE2[2]" -13.3671
cap "x2/sample_delay_offset" "x2/CAP_CTRL_CODE1[2]" -0.115789
cap "x2/CAP_CTRL_CODE1[1]" "x2/CAP_CTRL_CODE1[0]" -13.5385
cap "x2/CAP_CTRL_CODE2[1]" "x2/CAP_CTRL_CODE2[2]" -12.1
cap "x2/CAP_CTRL_CODE0[2]" "x2/sample_delay_offset" -0.122905
cap "x2/CAP_CTRL_CODE3[1]" "x2/CAP_CTRL_CODE2[0]" -1.29412
cap "x2/CAP_CTRL_CODE3[1]" "x2/CAP_CTRL_CODE3[0]" -13.2
cap "x2/CAP_CTRL_CODE2[1]" "x2/CAP_CTRL_CODE2[0]" -13.2
cap "x2/CAP_CTRL_CODE2[0]" "x2/CAP_CTRL_CODE1[1]" -0.113695
cap "x2/CAP_CTRL_CODE3[1]" "x2/CAP_CTRL_CODE3[2]" -12.1
cap "x1/async_setb_delay_ctrl_code[3]" "x1/ready" -1.48187
cap "x1/x9.VPWR" "x1/async_setb_delay_ctrl_code[1]" -3.55271e-15
cap "x1/x9.VGND" "x1/x9.Y" -4.44089e-16
cap "x1/x9.VPWR" "x1/x9.A" -2.84217e-14
cap "x2/vdd" "x1/x9.A" 0.484001
cap "x2/vdd" "x1/x9.Y" 41.9669
cap "x1/x9.Y" "x2/x1.x2.SET_B" 4.89507
cap "x1/x9.Y" "x2/x1.x4.Y" 0.969189
cap "x2/vdd" "x2/set" 1.42702
cap "x1/x9.Y" "x2/set" 24.5249
cap "x2/a_1870_6122#" "x2/set" 1.11022e-16
cap "x1/x9.Y" "x2/vdd" 13.3751
cap "x2/x1.x2.SET_B" "x2/a_2235_6116#" -1.11022e-16
cap "x2/x1.x2.D" "x2/vdd" 1.13687e-13
cap "x2/set" "x2/vdd" 21.5178
cap "x2/x1.x2.SET_B" "x2/clk" -6.93889e-18
cap "x2/x1.x2.RESET_B" "x1/x9.Y" 0.0159787
cap "x1/x9.Y" "x2/set" 5.90329
cap "x2/x1.x2.RESET_B" "x2/set" 10.3335
cap "x1/x9.A" "x2/vdd" 0.646229
cap "x2/x1.x2.SET_B" "x2/vdd" -2.28594
cap "x1/x9.Y" "x2/x1.x2.SET_B" 3.89232
cap "x2/x1.x2.SET_B" "x2/set" 91.7114
cap "x2/a_1704_6122#" "x2/vdd" 0.142012
cap "x2/a_2058_6116#" "x2/set" -2.22045e-16
cap "x2/vdd" "x2/clk" 0.00291626
cap "x2/a_1704_6122#" "x2/set" 0.00669364
cap "x2/set" "x2/clk" 4.16334e-17
cap "x2/vdd" "x2/x1.x2.Q" -5.68434e-14
cap "x2/CAP_CTRL_CODE1[2]" "x2/CAP_CTRL_CODE1[0]" -0.164179
cap "x2/sample_delay_offset" "x2/CAP_CTRL_CODE0[0]" -0.0894309
cap "x2/CAP_CTRL_CODE0[0]" "x2/CAP_CTRL_CODE1[2]" -13.5385
cap "x2/CAP_CTRL_CODE0[2]" "x2/sample_delay_offset" -0.122905
cap "x2/sample_delay_offset" "x2/CAP_CTRL_CODE1[2]" -0.115789
cap "x2/CAP_CTRL_CODE1[1]" "x2/CAP_CTRL_CODE1[2]" -12.9744
cap "x2/CAP_CTRL_CODE0[1]" "x2/CAP_CTRL_CODE0[0]" -12.9744
cap "x2/sample_delay_offset" "x2/CAP_CTRL_CODE0[1]" -0.145695
cap "x2/CAP_CTRL_CODE0[2]" "x2/CAP_CTRL_CODE0[1]" -12.9744
cap "x1/async_setb_delay_ctrl_code[3]" "x1/ready" -1.48187
cap "x1/x9.VPWR" "x1/x2.x5[4].floating" 6.69253
cap "x2/vdd" "x1/x9.Y" 5.14068
cap "x2/set" "x2/vdd" 0.348005
cap "x1/x9.A" "x2/vdd" 0.257276
cap "x2/a_1704_6122#" "x2/vdd" 0.00283982
cap "x2/clk" "x2/vdd" 1.68755
cap "x2/vdd" "x2/x1.x2.D" -2.13163e-14
cap "x2/vdd" "x2/clk" 1.89291
cap "x2/a_2151_6116#" "x2/vdd" -7.10543e-15
cap "x2/set" "x2/x1.x2.D" -4.05231e-15
cap "x2/x1.x2.SET_B" "x2/a_1704_6122#" 8.88178e-16
cap "x2/set" "x2/clk" 0.103691
cap "x2/a_1870_6122#" "x2/x1.x2.SET_B" -5.68434e-14
cap "x1/x9.A" "x2/vdd" 0.0011726
cap "x2/x1.x2.SET_B" "x2/set" -0.575006
cap "x2/x1.x2.SET_B" "x2/x1.x2.D" -3.55271e-15
cap "x2/x1.x2.SET_B" "x2/clk" 5.55112e-17
cap "x2/vdd" "x2/a_1704_6122#" 0.0869803
cap "x2/a_1870_6122#" "x2/vdd" -1.42109e-14
cap "x2/vdd" "x1/x9.Y" 0.00212196
cap "x2/set" "x2/a_1704_6122#" 0.0265257
cap "x2/a_1870_6122#" "x2/set" -2.84217e-14
cap "x2/vdd" "x2/set" 0.148351
cap "x2/vdd" "x2/a_2619_6316#" 2.84217e-14
cap "x2/vdd" "x2/x1.x2.SET_B" -7.10543e-15
cap "x2/vdd" "x2/set" 0.0214406
merge "x1/x4.code[1]" "x1/async_resetb_delay_ctrl_code[1]" -666.086 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -137116 -9878 0 0 0 0 0 0 0 0 0 0
merge "x1/async_resetb_delay_ctrl_code[1]" "x1/x4.x3[0].SW"
merge "x1/x4.x3[0].SW" "async_resetb_delay_cap_ctrl_code[1]"
merge "x3/check[1]" "x4/check[1]" -188.882 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11722 -714 0 0 0 0 0 0 0 0
merge "x4/check[1]" "m1_18857_2429#"
merge "x2/CAP_CTRL_CODE1[1]" "sample_delay_cap_ctrl_code[5]" -12.7462 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -700 -106 0 0 0 0 0 0 0 0 0 0
merge "x2/x1.x2.VGND" "x1/x9.VGND" -5038.97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15306 -1174 0 0 0 0 -1199916 -14022 0 0 0 0
merge "x1/x9.VGND" "x1/x27.VGND"
merge "x1/x27.VGND" "x2/reset"
merge "x2/reset" "x2/set"
merge "x2/set" "m1_10914_11288#"
merge "m1_10914_11288#" "x2/vss"
merge "x2/vss" "x2/x3.VGND"
merge "x2/x3.VGND" "x3/VSS"
merge "x3/VSS" "x1/x8.A1"
merge "x1/x8.A1" "x1/x8.VGND"
merge "x1/x8.VGND" "x4/x27.VGND"
merge "x4/x27.VGND" "x4/x19.VGND"
merge "x4/x19.VGND" "x4/x7.A0"
merge "x4/x7.A0" "x4/x6.VGND"
merge "x4/x6.VGND" "VSS"
merge "VSS" "x2/x2.x1.x2.VSS"
merge "x2/x2.x1.x2.VSS" "x1/x2.x2.VSS"
merge "x1/x2.x2.VSS" "x5/VSS"
merge "x5/VSS" "x5/x1[0].VGND"
merge "x5/x1[0].VGND" "x3/x66.VGND"
merge "x3/x66.VGND" "x3/sky130_fd_sc_hd__mux4_4_0.VGND"
merge "x3/sky130_fd_sc_hd__mux4_4_0.VGND" "x5/x3.VGND"
merge "x5/x3.VGND" "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND"
merge "x4/sky130_fd_sc_hd__dfbbn_1_0.VGND" "VSUBS"
merge "VSUBS" "x4/x20.VGND"
merge "x4/x20.VGND" "x5/x1[2].VGND"
merge "x5/x1[2].VGND" "x3/x63.VGND"
merge "x3/x63.VGND" "m4_23794_3120#"
merge "m4_23794_3120#" "x4/x18.VGND"
merge "x4/x18.VGND" "x5/x1[6].VGND"
merge "x5/x1[6].VGND" "x4/x35.VGND"
merge "x4/x35.VGND" "x4/VSS"
merge "x4/VSS" "m4_24342_1532#"
merge "x3/check[6]" "x4/check[6]" -253.721 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -39200 -2800 -5858 -434 0 0 0 0 0 0 0 0
merge "x4/check[6]" "m1_10126_2568#"
merge "x5/sar_logic[2]" "x3/D[2]" -172.251 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -672 -124 -2002 -270 0 0 0 0 0 0 0 0
merge "x3/D[2]" "x4/D[2]"
merge "x4/D[2]" "m1_22486_2961#"
merge "x1/x27.CLK" "x2/sample_clk" -626.017 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4720 -490 0 0 0 0 0 0 0 0 0 0
merge "x2/sample_clk" "sample_clk"
merge "sample_clk" "x1/sample_clk"
merge "x1/sample_clk" "m1_11563_8066#"
merge "x5/delay_offset" "retimer_eob_delay_offset" -140.203 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5376 -320 0 0 0 0 0 0 0 0 0 0
merge "x5/sar_retimer[3]" "sar_result[3]" -21.4363 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -144 -102 0 0 0 0 0 0 0 0 0 0
merge "x3/check[0]" "x4/check[0]" -190.094 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -78400 -5600 -684 -188 0 0 0 0 0 0 0 0
merge "x4/check[0]" "m1_16434_2561#"
merge "x2/CAP_CTRL_CODE1[0]" "sample_delay_cap_ctrl_code[4]" -12.5285 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -700 -106 0 0 0 0 0 0 0 0 0 0
merge "x3/comparator_out" "comp_result" -61.3997 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1156 -136 0 0 0 0 0 0 0 0 0 0
merge "x5/sar_retimer[2]" "sar_result[2]" -23.0175 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -576 -120 0 0 0 0 0 0 0 0 0 0
merge "x5/sar_logic[1]" "x3/D[1]" -773.56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -720 -126 -2044 -272 0 0 0 0 0 0 0 0
merge "x3/D[1]" "x4/D[1]"
merge "x4/D[1]" "m1_20996_3097#"
merge "x2/CAP_CTRL_CODE0[3]" "sample_delay_cap_ctrl_code[3]" -24.9117 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -884 -120 0 0 0 0 0 0 0 0 0 0
merge "x5/sar_retimer[1]" "sar_result[1]" -66.9023 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -672 -124 0 0 0 0 0 0 0 0 0 0
merge "x2/CAP_CTRL_CODE0[2]" "sample_delay_cap_ctrl_code[2]" -17.2693 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -700 -106 0 0 0 0 0 0 0 0 0 0
merge "x2/CAP_CTRL_CODE3[3]" "sample_delay_cap_ctrl_code[15]" -27.1752 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -884 -120 0 0 0 0 0 0 0 0 0 0
merge "x5/sar_retimer[0]" "sar_result[0]" -21.0452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -192 -104 0 0 0 0 0 0 0 0 0 0
merge "x1/ready" "ready" -43.6579 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2961 -220 0 0 0 0 0 0 0 0 0 0
merge "x5/x2.code[1]" "x5/delay_code[1]" -604.248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -94220 -6786 0 0 0 0 0 0 0 0 0 0
merge "x5/delay_code[1]" "x5/x2.x3[0].SW"
merge "x5/x2.x3[0].SW" "retimer_delay_code[1]"
merge "x2/CAP_CTRL_CODE3[2]" "sample_delay_cap_ctrl_code[14]" -12.0315 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -676 -104 0 0 0 0 0 0 0 0 0 0
merge "x2/CAP_CTRL_CODE0[1]" "sample_delay_cap_ctrl_code[1]" -12.7933 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -700 -106 0 0 0 0 0 0 0 0 0 0
merge "x4/sky130_fd_sc_hd__dfbbn_1_0.Q" "x4/VDD_SW[7]" -58.5189 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -26880 -1406 0 0 0 0 0 0 0 0
merge "x4/VDD_SW[7]" "vdd_sw[7]"
merge "x4/x5.Q" "x4/VSS_SW[7]" -1246.41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -152418 -7384 0 0 0 0 0 0 0 0
merge "x4/VSS_SW[7]" "vss_sw[7]"
merge "x2/clk" "ext_clk" -49.5724 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2752 -214 0 0 0 0 0 0 0 0 0 0
merge "x5/x2.code[0]" "x5/delay_code[0]" -1166.51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -127148 -9166 0 0 0 0 0 0 0 0 0 0
merge "x5/delay_code[0]" "x5/x2.x2.SW"
merge "x5/x2.x2.SW" "retimer_delay_code[0]"
merge "x4/sky130_fd_sc_hd__dfbbn_1_0.Q_N" "x4/VDD_SW_b[7]" -460.712 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -52752 -2596 0 0 0 0 0 0 0 0
merge "x4/VDD_SW_b[7]" "vdd_sw_b[7]"
merge "x2/CAP_CTRL_CODE3[1]" "sample_delay_cap_ctrl_code[13]" -11.9608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -676 -104 0 0 0 0 0 0 0 0 0 0
merge "x2/CAP_CTRL_CODE0[0]" "sample_delay_cap_ctrl_code[0]" -12.7142 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -700 -106 0 0 0 0 0 0 0 0 0 0
merge "x1/async_resetb_delay_ctrl_code[3]" "async_resetb_delay_cap_ctrl_code[3]" -31.7535 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1428 -152 0 0 0 0 0 0 0 0 0 0
merge "x2/vdd" "x5/x2.x5[4].VDD" -17372.9 0 0 0 0 -292172 -10430 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4883207 -38086 0 0 0 0
merge "x5/x2.x5[4].VDD" "x1/x9.VPWR"
merge "x1/x9.VPWR" "m4_9023_12571#"
merge "m4_9023_12571#" "x2/x7.VPWR"
merge "x2/x7.VPWR" "x2/x3.VPB"
merge "x2/x3.VPB" "x1/x27.VPWR"
merge "x1/x27.VPWR" "x2/x2.x3.x5[6].VDD"
merge "x2/x2.x3.x5[6].VDD" "x5/x1[0].RESET_B"
merge "x5/x1[0].RESET_B" "x5/x2.x5[6].VDD"
merge "x5/x2.x5[6].VDD" "x5/x2.x8.vdd"
merge "x5/x2.x8.vdd" "x2/x2.x2.VDD"
merge "x2/x2.x2.VDD" "x2/x2.x2.x8.vdd"
merge "x2/x2.x2.x8.vdd" "x2/x2.x2.x5[6].VDD"
merge "x2/x2.x2.x5[6].VDD" "x5/VDD"
merge "x5/VDD" "m4_24043_7330#"
merge "m4_24043_7330#" "w_24490_7367#"
merge "w_24490_7367#" "x2/x2.x3.x5[4].VDD"
merge "x2/x2.x3.x5[4].VDD" "x2/x2.x3.x5[2].VDD"
merge "x2/x2.x3.x5[2].VDD" "x1/x2.x5[0].VDD"
merge "x1/x2.x5[0].VDD" "x1/x4.x5[0].VDD"
merge "x1/x4.x5[0].VDD" "x2/x2.x1.x5[0].VDD"
merge "x2/x2.x1.x5[0].VDD" "w_11513_8048#"
merge "w_11513_8048#" "x3/VDD"
merge "x3/VDD" "x3/x20.VPWR"
merge "x3/x20.VPWR" "x3/x77.VPWR"
merge "x3/x77.VPWR" "x3/x7.VPWR"
merge "x3/x7.VPWR" "x4/x3.VPWR"
merge "x4/x3.VPWR" "x3/x51.VPWR"
merge "x3/x51.VPWR" "x3/sky130_fd_sc_hd__mux4_4_0.VPWR"
merge "x3/sky130_fd_sc_hd__mux4_4_0.VPWR" "x4/x30.VPB"
merge "x4/x30.VPB" "x4/x27.VPWR"
merge "x4/x27.VPWR" "x4/x19.VPWR"
merge "x4/x19.VPWR" "VDD"
merge "x4/x29.Q" "x4/VSS_SW[3]" -722.866 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -211978 -14112 -51250 -2598 0 0 0 0 0 0 0 0
merge "x4/VSS_SW[3]" "vss_sw[3]"
merge "x1/async_clk_sar" "x3/clk_sar" -852.641 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4716 -492 -39200 -2800 0 0 0 0 0 0 0 0
merge "x3/clk_sar" "x1/x8.X"
merge "x1/x8.X" "x4/x22.A"
merge "x4/x22.A" "x4/ready"
merge "x4/ready" "sar_clk"
merge "x1/x4.code[2]" "x1/async_resetb_delay_ctrl_code[2]" -458.217 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -54348 -3938 0 0 0 0 0 0 0 0 0 0
merge "x1/async_resetb_delay_ctrl_code[2]" "async_resetb_delay_cap_ctrl_code[2]"
merge "x4/x19.Q_N" "x4/VDD_SW_b[6]" -461.05 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -52794 -2598 0 0 0 0 0 0 0 0
merge "x4/VDD_SW_b[6]" "vdd_sw_b[6]"
merge "x2/CAP_CTRL_CODE3[0]" "sample_delay_cap_ctrl_code[12]" -16.5535 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -676 -104 0 0 0 0 0 0 0 0 0 0
merge "x3/D[7]" "x5/sar_logic[7]" -650.887 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -275360 -19736 -3554 -334 0 0 0 0 0 0 0 0
merge "x5/sar_logic[7]" "x4/D[7]"
merge "x4/D[7]" "m1_10529_2637#"
merge "x4/x23.Q_N" "x4/VDD_SW_b[5]" -461.165 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -52794 -2598 0 0 0 0 0 0 0 0
merge "x4/VDD_SW_b[5]" "vdd_sw_b[5]"
merge "x4/x31.Q_N" "x4/VDD_SW_b[2]" -460.712 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -52752 -2596 0 0 0 0 0 0 0 0
merge "x4/VDD_SW_b[2]" "vdd_sw_b[2]"
merge "x2/sample_clk_b" "m1_11859_7831#" -702.552 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2453 -444 0 0 0 0 0 0 0 0 0 0
merge "m1_11859_7831#" "x3/reset"
merge "x3/reset" "x4/reset"
merge "x4/reset" "sample_clk_b"
merge "x4/x34.Q" "x4/VDD_SW[1]" -1851.06 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -467508 -31126 -31404 -1684 0 0 0 0 0 0 0 0
merge "x4/VDD_SW[1]" "vdd_sw[1]"
merge "x3/D[6]" "x5/sar_logic[6]" -590.079 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -198552 -14214 -3094 -346 0 0 0 0 0 0 0 0
merge "x5/sar_logic[6]" "x4/D[6]"
merge "x4/D[6]" "m1_12922_2700#"
merge "x1/x4.code[0]" "x1/async_resetb_delay_ctrl_code[0]" -394.925 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -161336 -11608 0 0 0 0 0 0 0 0 0 0
merge "x1/async_resetb_delay_ctrl_code[0]" "x1/x4.x2.SW"
merge "x1/x4.x2.SW" "async_resetb_delay_cap_ctrl_code[0]"
merge "x4/x25.Q_N" "x4/VDD_SW_b[4]" -461.504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -52836 -2600 0 0 0 0 0 0 0 0
merge "x4/VDD_SW_b[4]" "vdd_sw_b[4]"
merge "x1/x2.code_offset" "x1/delay_offset" -1027.69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -135892 -5234 0 0 0 0 0 0 0 0
merge "x1/delay_offset" "x1/x4.code_offset"
merge "x1/x4.code_offset" "async_delay_offset"
merge "x5/sar_logic[5]" "x3/D[5]" -328.347 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -118140 -8514 -1918 -266 0 0 0 0 0 0 0 0
merge "x3/D[5]" "x4/D[5]"
merge "x4/D[5]" "m1_15309_2824#"
merge "x4/x28.Q_N" "x4/VDD_SW_b[3]" -461.017 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -52794 -2598 0 0 0 0 0 0 0 0
merge "x4/VDD_SW_b[3]" "vdd_sw_b[3]"
merge "x3/sel_bit[1]" "x3/sky130_fd_sc_hd__mux4_4_0.S1" -32.2498 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1184 -138 0 0 0 0 0 0 0 0 0 0
merge "x3/sky130_fd_sc_hd__mux4_4_0.S1" "sel_bit[1]"
merge "x5/sar_logic[4]" "x3/D[4]" -173.169 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -39560 -2906 -3546 -366 0 0 0 0 0 0 0 0
merge "x3/D[4]" "x4/D[4]"
merge "x4/D[4]" "m1_17701_2756#"
merge "x4/x34.Q_N" "x4/VDD_SW_b[1]" -513.996 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -52836 -2600 0 0 0 0 0 0 0 0
merge "x4/VDD_SW_b[1]" "vdd_sw_b[1]"
merge "x2/CAP_CTRL_CODE2[3]" "sample_delay_cap_ctrl_code[11]" -28.8894 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -884 -120 0 0 0 0 0 0 0 0 0 0
merge "x3/sel_bit[0]" "sel_bit[0]" -18.9205 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1156 -136 0 0 0 0 0 0 0 0 0 0
merge "x4/VSS_SW_b[7]" "vss_sw_b[7]" -244.337 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24234 -1238 0 0 0 0 0 0 0 0
merge "x5/sar_logic[3]" "x3/D[3]" -138.045 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -576 -120 -2786 -308 0 0 0 0 0 0 0 0
merge "x3/D[3]" "x4/D[3]"
merge "x4/D[3]" "m1_20092_2892#"
merge "x3/check[3]" "x4/check[3]" -175.416 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9150 -590 0 0 0 0 0 0 0 0
merge "x4/check[3]" "m1_17301_2496#"
merge "x2/CAP_CTRL_CODE2[2]" "sample_delay_cap_ctrl_code[10]" -11.4916 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -624 -100 0 0 0 0 0 0 0 0 0 0
merge "x2/sample_delay_offset" "sample_delay_offset" -51.7172 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3696 -290 0 0 0 0 0 0 0 0 0 0
merge "x4/x32.Q" "x4/VSS_SW[2]" -849.041 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -293368 -19538 -48478 -2466 0 0 0 0 0 0 0 0
merge "x4/VSS_SW[2]" "vss_sw[2]"
merge "x4/VSS_SW_b[6]" "vss_sw_b[6]" -191.845 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24234 -1238 0 0 0 0 0 0 0 0
merge "x4/x25.Q" "x4/VDD_SW[4]" -410.279 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -196438 -13076 -33904 -1772 0 0 0 0 0 0 0 0
merge "x4/VDD_SW[4]" "vdd_sw[4]"
merge "x1/eob" "x1/x8.S" -5519.45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -236094 -17010 -3705 -244 0 0 0 0 0 0 0 0
merge "x1/x8.S" "x5/eob"
merge "x5/eob" "x3/eob"
merge "x3/eob" "m1_10623_4311#"
merge "x4/VSS_SW_b[5]" "vss_sw_b[5]" -191.787 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24234 -1238 0 0 0 0 0 0 0 0
merge "x4/VSS_SW_b[4]" "vss_sw_b[4]" -191.902 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24234 -1238 0 0 0 0 0 0 0 0
merge "x5/sar_logic[0]" "x3/D[0]" -317.604 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -79366 -5734 -1904 -192 0 0 0 0 0 0 0 0
merge "x3/D[0]" "m1_18599_3018#"
merge "x4/VSS_SW_b[3]" "vss_sw_b[3]" -191.845 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24234 -1238 0 0 0 0 0 0 0 0
merge "x2/CAP_CTRL_CODE1[3]" "sample_delay_cap_ctrl_code[7]" -24.9117 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -884 -120 0 0 0 0 0 0 0 0 0 0
merge "x4/x19.Q" "x4/VDD_SW[6]" -158.435 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -33628 -2222 -39784 -2052 0 0 0 0 0 0 0 0
merge "x4/VDD_SW[6]" "vdd_sw[6]"
merge "x4/x23.Q" "x4/VDD_SW[5]" -275.161 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -115018 -7648 -36886 -1914 0 0 0 0 0 0 0 0
merge "x4/VDD_SW[5]" "vdd_sw[5]"
merge "x4/VSS_SW_b[2]" "vss_sw_b[2]" -192.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24276 -1240 0 0 0 0 0 0 0 0
merge "x1/x2.code[2]" "x1/x2.x4[0].SW" -458.199 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -54348 -3938 0 0 0 0 0 0 0 0 0 0
merge "x1/x2.x4[0].SW" "x1/async_setb_delay_ctrl_code[2]"
merge "x1/async_setb_delay_ctrl_code[2]" "async_setb_delay_cap_ctrl_code[2]"
merge "x2/CAP_CTRL_CODE1[2]" "sample_delay_cap_ctrl_code[6]" -12.5232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -700 -106 0 0 0 0 0 0 0 0 0 0
merge "x4/VSS_SW_b[1]" "vss_sw_b[1]" -191.845 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24234 -1238 0 0 0 0 0 0 0 0
merge "x1/x2.code[1]" "x1/async_setb_delay_ctrl_code[1]" -666.159 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -137172 -9882 0 0 0 0 0 0 0 0 0 0
merge "x1/async_setb_delay_ctrl_code[1]" "x1/x2.x3[0].SW"
merge "x1/x2.x3[0].SW" "async_setb_delay_cap_ctrl_code[1]"
merge "x4/x28.Q" "x4/VDD_SW[3]" -568.486 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -277858 -18504 -30964 -1632 0 0 0 0 0 0 0 0
merge "x4/VDD_SW[3]" "vdd_sw[3]"
merge "x1/x2.code[0]" "x1/async_setb_delay_ctrl_code[0]" -394.324 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -161280 -11604 0 0 0 0 0 0 0 0 0 0
merge "x1/async_setb_delay_ctrl_code[0]" "x1/x2.x2.SW"
merge "x1/x2.x2.SW" "async_setb_delay_cap_ctrl_code[0]"
merge "x1/async_setb_delay_ctrl_code[3]" "async_setb_delay_cap_ctrl_code[3]" -24.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1088 -132 0 0 0 0 0 0 0 0 0 0
merge "x4/x21.Q" "x4/VSS_SW[6]" -608.784 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9748 -630 -62128 -3116 0 0 0 0 0 0 0 0
merge "x4/VSS_SW[6]" "vss_sw[6]"
merge "x4/x31.Q" "x4/VDD_SW[2]" -926.771 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -398168 -26443 -31190 -1653 0 0 0 0 0 0 0 0
merge "x4/VDD_SW[2]" "vdd_sw[2]"
merge "x4/x24.Q" "x4/VSS_SW[5]" -667.666 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -91168 -6058 -59188 -2976 0 0 0 0 0 0 0 0
merge "x4/VSS_SW[5]" "vss_sw[5]"
merge "x5/delay_code[3]" "retimer_delay_code[3]" -81.3651 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4692 -344 0 0 0 0 0 0 0 0 0 0
merge "x3/check[5]" "x4/check[5]" -618.915 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -58800 -2800 -2800 -308 0 0 0 0 0 0 0 0
merge "x4/check[5]" "m1_12518_2904#"
merge "x5/delay_code[2]" "retimer_delay_code[2]" -227.519 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -26292 -1934 0 0 0 0 0 0 0 0 0 0
merge "x4/x26.Q" "x4/VSS_SW[4]" -663.791 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -130558 -8684 -56290 -2838 0 0 0 0 0 0 0 0
merge "x4/VSS_SW[4]" "vss_sw[4]"
merge "x3/check[4]" "x4/check[4]" -1407 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -39200 -2800 -2254 -282 0 0 0 0 0 0 0 0
merge "x4/check[4]" "m1_14907_3096#"
merge "x4/x35.Q" "x4/VSS_SW[1]" -1296.36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -332788 -22166 -45538 -2326 0 0 0 0 0 0 0 0
merge "x4/VSS_SW[1]" "vss_sw[1]"
merge "x3/check[2]" "x4/check[2]" -121.866 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2758 -306 0 0 0 0 0 0 0 0
merge "x4/check[2]" "m1_19695_2961#"
merge "x5/sar_retimer[7]" "sar_result[7]" -21.5159 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -288 -108 0 0 0 0 0 0 0 0 0 0
merge "x2/CAP_CTRL_CODE2[1]" "sample_delay_cap_ctrl_code[9]" -11.7702 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -676 -104 0 0 0 0 0 0 0 0 0 0
merge "x5/sar_retimer[6]" "sar_result[6]" -21.8451 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -384 -112 0 0 0 0 0 0 0 0 0 0
merge "x2/CAP_CTRL_CODE2[0]" "sample_delay_cap_ctrl_code[8]" -11.8503 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -676 -104 0 0 0 0 0 0 0 0 0 0
merge "x5/sar_retimer[5]" "sar_result[5]" -21.3926 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -240 -106 0 0 0 0 0 0 0 0 0 0
merge "x5/sar_retimer[4]" "sar_result[4]" -19.9851 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -96 -100 0 0 0 0 0 0 0 0 0 0
