// Seed: 365443346
module module_0 (
    output wire id_0,
    output wand id_1,
    output tri0 id_2,
    input wor id_3,
    output supply0 id_4
);
  assign id_1 = id_3;
  supply0 id_6 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output logic id_3,
    output wire id_4,
    input tri id_5,
    input wor id_6,
    inout tri1 id_7,
    output supply1 id_8
);
  wire id_10;
  always begin : LABEL_0
    id_3 <= 1;
  end
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_7,
      id_7,
      id_1
  );
  assign modCall_1.type_7 = 0;
  supply0 id_13 = 1;
  wire id_14;
endmodule
