#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 10 11:29:37 2023
# Process ID: 2084
# Current directory: C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6420 C:\Users\D4nny\OneDrive\Documents\cpe333\lab1_verification\verif_multiplier\verif_multiplier.xpr
# Log file: C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/vivado.log
# Journal file: C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.xpr
INFO: [Project 1-313] Project file moved from 'Z:/schoolfiles/school_files/cpe333/lab1_verification/verif_multiplier' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.gen/sources_1', nor could it be found using path 'Z:/schoolfiles/school_files/cpe333/lab1_verification/verif_multiplier/verif_multiplier.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.727 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -view {C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/top_behav.wcfg
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING every possible comb of muliplicand and multiplier
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING every possible comb of muliplicand and multiplier
TESTING start_i signal asserted while the multiplier is in run states
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING every possible comb of muliplicand and multiplier
TESTING start_i signal asserted while the multiplier is in run states
SCB: 82000: Detected inflight start
SCB: 92000: Detected inflight start
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
SCB: 122000: Detected inflight start
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
SCB: 152000: Detected inflight start
SCB: 162000: Detected inflight start
SCB: 172000: Detected inflight start
SCB: 182000: Detected inflight start
SCB: 192000: Detected inflight start
SCB: 202000: Detected inflight start
SCB: 212000: Detected inflight start
SCB: 222000: Detected inflight start
SCB: 232000: Detected inflight start
SCB: 252000: Detected inflight start
SCB: 262000: Detected inflight start
SCB: 272000: Detected inflight start
SCB: 282000: Detected inflight start
SCB: 292000: Detected inflight start
SCB: 302000: Detected inflight start
SCB: 312000: Detected inflight start
SCB: 322000: Detected inflight start
SCB: 332000: Detected inflight start
SCB: 342000: Detected inflight start
SCB: 352000: Detected inflight start
SCB: 362000: Detected inflight start
SCB: 372000: Detected inflight start
SCB: 382000: Detected inflight start
SCB: 392000: Detected inflight start
SCB: 402000: Detected inflight start
SCB: 422000: Detected inflight start
SCB: 432000: Detected inflight start
SCB: 442000: Detected inflight start
SCB: 452000: Detected inflight start
SCB: 462000: Detected inflight start
SCB: 472000: Detected inflight start
SCB: 482000: Detected inflight start
SCB: 492000: Detected inflight start
SCB: 502000: Detected inflight start
SCB: 512000: Detected inflight start
SCB: 522000: Detected inflight start
SCB: 532000: Detected inflight start
SCB: 542000: Detected inflight start
SCB: 552000: Detected inflight start
SCB: 562000: Detected inflight start
SCB: 572000: Detected inflight start
SCB: 592000: Detected inflight start
SCB: 602000: Detected inflight start
SCB: 612000: Detected inflight start
SCB: 622000: Detected inflight start
SCB: 632000: Detected inflight start
SCB: 642000: Detected inflight start
SCB: 652000: Detected inflight start
SCB: 662000: Detected inflight start
SCB: 672000: Detected inflight start
SCB: 682000: Detected inflight start
SCB: 692000: Detected inflight start
SCB: 702000: Detected inflight start
SCB: 712000: Detected inflight start
SCB: 722000: Detected inflight start
SCB: 732000: Detected inflight start
SCB: 742000: Detected inflight start
SCB: 762000: Detected inflight start
SCB: 772000: Detected inflight start
SCB: 782000: Detected inflight start
SCB: 792000: Detected inflight start
SCB: 802000: Detected inflight start
SCB: 812000: Detected inflight start
SCB: 822000: Detected inflight start
SCB: 832000: Detected inflight start
SCB: 842000: Detected inflight start
SCB: 852000: Detected inflight start
SCB: 862000: Detected inflight start
SCB: 872000: Detected inflight start
SCB: 882000: Detected inflight start
SCB: 892000: Detected inflight start
SCB: 902000: Detected inflight start
SCB: 912000: Detected inflight start
SCB: 932000: Detected inflight start
SCB: 942000: Detected inflight start
SCB: 952000: Detected inflight start
SCB: 962000: Detected inflight start
SCB: 972000: Detected inflight start
SCB: 982000: Detected inflight start
SCB: 992000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING every possible comb of muliplicand and multiplier
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1219.727 ; gain = 0.000
run 12 ms
MON: Reset detected at time 11141182000 with multiplier in state: DONE
SCB: Received reset at time 11141182000
SCB: Multiplier in state DONE
MON: Reset detected at time 11141192000 with multiplier in state: NONE
SCB: Received reset at time 11141192000
SCB: Multiplier in state NONE
MON: Reset detected at time 11141202000 with multiplier in state: NONE
SCB: Received reset at time 11141202000
SCB: Multiplier in state NONE
MON: Reset detected at time 11141212000 with multiplier in state: NONE
SCB: Received reset at time 11141212000
SCB: Multiplier in state NONE
MON: Reset detected at time 11141222000 with multiplier in state: NONE
SCB: Received reset at time 11141222000
SCB: Multiplier in state NONE
TESTING start_i signal asserted while the multiplier is in run states
Cleaning-up Test Run...
$finish called at time : 11142240 ns : File "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" Line 48
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
SCB: 82000: Detected inflight start
SCB: 92000: Detected inflight start
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
SCB: 122000: Detected inflight start
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
SCB: 152000: Detected inflight start
SCB: 162000: Detected inflight start
SCB: 172000: Detected inflight start
SCB: 182000: Detected inflight start
SCB: 192000: Detected inflight start
SCB: 202000: Detected inflight start
SCB: 212000: Detected inflight start
SCB: 222000: Detected inflight start
SCB: 232000: Detected inflight start
SCB: 252000: Detected inflight start
SCB: 262000: Detected inflight start
SCB: 272000: Detected inflight start
SCB: 282000: Detected inflight start
SCB: 292000: Detected inflight start
SCB: 302000: Detected inflight start
SCB: 312000: Detected inflight start
SCB: 322000: Detected inflight start
SCB: 332000: Detected inflight start
SCB: 342000: Detected inflight start
SCB: 352000: Detected inflight start
SCB: 362000: Detected inflight start
SCB: 372000: Detected inflight start
SCB: 382000: Detected inflight start
SCB: 392000: Detected inflight start
SCB: 402000: Detected inflight start
SCB: 422000: Detected inflight start
SCB: 432000: Detected inflight start
SCB: 442000: Detected inflight start
SCB: 452000: Detected inflight start
SCB: 462000: Detected inflight start
SCB: 472000: Detected inflight start
SCB: 482000: Detected inflight start
SCB: 492000: Detected inflight start
SCB: 502000: Detected inflight start
SCB: 512000: Detected inflight start
SCB: 522000: Detected inflight start
SCB: 532000: Detected inflight start
SCB: 542000: Detected inflight start
SCB: 552000: Detected inflight start
SCB: 562000: Detected inflight start
SCB: 572000: Detected inflight start
SCB: 592000: Detected inflight start
SCB: 602000: Detected inflight start
SCB: 612000: Detected inflight start
SCB: 622000: Detected inflight start
SCB: 632000: Detected inflight start
SCB: 642000: Detected inflight start
SCB: 652000: Detected inflight start
SCB: 662000: Detected inflight start
SCB: 672000: Detected inflight start
SCB: 682000: Detected inflight start
SCB: 692000: Detected inflight start
SCB: 702000: Detected inflight start
SCB: 712000: Detected inflight start
SCB: 722000: Detected inflight start
SCB: 732000: Detected inflight start
SCB: 742000: Detected inflight start
SCB: 762000: Detected inflight start
SCB: 772000: Detected inflight start
SCB: 782000: Detected inflight start
SCB: 792000: Detected inflight start
SCB: 802000: Detected inflight start
SCB: 812000: Detected inflight start
SCB: 822000: Detected inflight start
SCB: 832000: Detected inflight start
SCB: 842000: Detected inflight start
SCB: 852000: Detected inflight start
SCB: 862000: Detected inflight start
SCB: 872000: Detected inflight start
SCB: 882000: Detected inflight start
SCB: 892000: Detected inflight start
SCB: 902000: Detected inflight start
SCB: 912000: Detected inflight start
SCB: 932000: Detected inflight start
SCB: 942000: Detected inflight start
SCB: 952000: Detected inflight start
SCB: 962000: Detected inflight start
SCB: 972000: Detected inflight start
SCB: 982000: Detected inflight start
SCB: 992000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
SCB: 82000: Detected inflight start
SCB: 92000: Detected inflight start
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
SCB: 122000: Detected inflight start
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
SCB: 152000: Detected inflight start
SCB: 162000: Detected inflight start
SCB: 172000: Detected inflight start
SCB: 182000: Detected inflight start
SCB: 192000: Detected inflight start
SCB: 202000: Detected inflight start
SCB: 212000: Detected inflight start
SCB: 222000: Detected inflight start
SCB: 232000: Detected inflight start
SCB: 252000: Detected inflight start
SCB: 262000: Detected inflight start
SCB: 272000: Detected inflight start
SCB: 282000: Detected inflight start
SCB: 292000: Detected inflight start
SCB: 302000: Detected inflight start
SCB: 312000: Detected inflight start
SCB: 322000: Detected inflight start
SCB: 332000: Detected inflight start
SCB: 342000: Detected inflight start
SCB: 352000: Detected inflight start
SCB: 362000: Detected inflight start
SCB: 372000: Detected inflight start
SCB: 382000: Detected inflight start
SCB: 392000: Detected inflight start
SCB: 402000: Detected inflight start
SCB: 422000: Detected inflight start
SCB: 432000: Detected inflight start
SCB: 442000: Detected inflight start
SCB: 452000: Detected inflight start
SCB: 462000: Detected inflight start
SCB: 472000: Detected inflight start
SCB: 482000: Detected inflight start
SCB: 492000: Detected inflight start
SCB: 502000: Detected inflight start
SCB: 512000: Detected inflight start
SCB: 522000: Detected inflight start
SCB: 532000: Detected inflight start
SCB: 542000: Detected inflight start
SCB: 552000: Detected inflight start
SCB: 562000: Detected inflight start
SCB: 572000: Detected inflight start
SCB: 592000: Detected inflight start
SCB: 602000: Detected inflight start
SCB: 612000: Detected inflight start
SCB: 622000: Detected inflight start
SCB: 632000: Detected inflight start
SCB: 642000: Detected inflight start
SCB: 652000: Detected inflight start
SCB: 662000: Detected inflight start
SCB: 672000: Detected inflight start
SCB: 682000: Detected inflight start
SCB: 692000: Detected inflight start
SCB: 702000: Detected inflight start
SCB: 712000: Detected inflight start
SCB: 722000: Detected inflight start
SCB: 732000: Detected inflight start
SCB: 742000: Detected inflight start
SCB: 762000: Detected inflight start
SCB: 772000: Detected inflight start
SCB: 782000: Detected inflight start
SCB: 792000: Detected inflight start
SCB: 802000: Detected inflight start
SCB: 812000: Detected inflight start
SCB: 822000: Detected inflight start
SCB: 832000: Detected inflight start
SCB: 842000: Detected inflight start
SCB: 852000: Detected inflight start
SCB: 862000: Detected inflight start
SCB: 872000: Detected inflight start
SCB: 882000: Detected inflight start
SCB: 892000: Detected inflight start
SCB: 902000: Detected inflight start
SCB: 912000: Detected inflight start
SCB: 932000: Detected inflight start
SCB: 942000: Detected inflight start
SCB: 952000: Detected inflight start
SCB: 962000: Detected inflight start
SCB: 972000: Detected inflight start
SCB: 982000: Detected inflight start
SCB: 992000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
SCB: 82000: Detected inflight start
SCB: 92000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 82000: Detected inflight start
SCB: 92000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-2989] 'ms_init' is not declared [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:91]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-2989] 'ms_init' is not declared [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:92]
ERROR: [VRFC 10-2989] 'ms_init' is not declared [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:103]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'mult_types' is not declared under prefix 'itf' [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:92]
ERROR: [VRFC 10-2991] 'mult_types' is not declared under prefix 'itf' [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:103]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 82000: Detected inflight start
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.727 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1219.727 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 82000: Detected inflight start
SCB: 92000: Detected inflight start
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:31 . Memory (MB): peak = 1219.727 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1219.727 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-128] break statement is illegal here [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:93]
ERROR: [VRFC 10-128] break statement is illegal here [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:103]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 182000: Detected inflight start
SCB: 192000: Detected inflight start
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 182000: Detected inflight start
SCB: 192000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 182000: Detected inflight start
SCB: 192000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 182000: Detected inflight start
SCB: 192000: Detected inflight start
SCB: 202000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 82000: Detected inflight start
SCB: 92000: Detected inflight start
SCB: 102000: Detected inflight start
start asserted in SHIFT
SCB: 232000: Detected inflight start
Error: ERROR
Time: 240 ns  Iteration: 1  Process: /top/tb/Initial42_8  Scope: top.tb  File: C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv Line: 102
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in SHIFT
SCB: 232000: Detected inflight start
Error: ERROR
Time: 240 ns  Iteration: 1  Process: /top/tb/Initial42_8  Scope: top.tb  File: C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv Line: 103
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 122000: Detected inflight start
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
SCB: 122000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.727 ; gain = 0.000
save_wave_config {C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/top_behav.wcfg}
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
start asserted in SHIFT
SCB: 132000: Detected inflight start
Error: ERROR
Time: 140 ns  Iteration: 1  Process: /top/tb/Initial42_8  Scope: top.tb  File: C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv Line: 103
SCB: 142000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
start asserted in SHIFT
SCB: 132000: Detected inflight start
Error: ERROR 2
Time: 140 ns  Iteration: 1  Process: /top/tb/Initial42_8  Scope: top.tb  File: C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv Line: 103
SCB: 142000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
start asserted in SHIFT
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-3003] 'NONE' is visible via multiple package imports [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:122]
ERROR: [VRFC 10-2989] 'NONE' is not declared [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:122]
ERROR: [VRFC 10-3003] 'NONE' is visible via multiple package imports [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:140]
ERROR: [VRFC 10-2989] 'NONE' is not declared [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:140]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-3003] 'NONE' is visible via multiple package imports [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:122]
ERROR: [VRFC 10-2989] 'NONE' is not declared [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:122]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'reset' is not declared under prefix 'itf' [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:120]
ERROR: [VRFC 10-2991] 'reset' is not declared under prefix 'itf' [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:125]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'reset' is not declared under prefix 'itf' [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:120]
ERROR: [VRFC 10-2991] 'reset' is not declared under prefix 'itf' [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:125]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
Testing reset in run  state
SCB: 82000: Detected inflight start
SCB: 92000: Detected inflight start
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
SCB: 122000: Detected inflight start
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
SCB: 152000: Detected inflight start
SCB: 162000: Detected inflight start
SCB: 172000: Detected inflight start
SCB: 182000: Detected inflight start
SCB: 192000: Detected inflight start
SCB: 202000: Detected inflight start
SCB: 212000: Detected inflight start
SCB: 222000: Detected inflight start
SCB: 232000: Detected inflight start
SCB: 252000: Detected inflight start
SCB: 262000: Detected inflight start
SCB: 272000: Detected inflight start
SCB: 282000: Detected inflight start
SCB: 292000: Detected inflight start
SCB: 302000: Detected inflight start
SCB: 312000: Detected inflight start
SCB: 322000: Detected inflight start
SCB: 332000: Detected inflight start
SCB: 342000: Detected inflight start
SCB: 352000: Detected inflight start
SCB: 362000: Detected inflight start
SCB: 372000: Detected inflight start
SCB: 382000: Detected inflight start
SCB: 392000: Detected inflight start
SCB: 402000: Detected inflight start
SCB: 422000: Detected inflight start
SCB: 432000: Detected inflight start
SCB: 442000: Detected inflight start
SCB: 452000: Detected inflight start
SCB: 462000: Detected inflight start
SCB: 472000: Detected inflight start
SCB: 482000: Detected inflight start
SCB: 492000: Detected inflight start
SCB: 502000: Detected inflight start
SCB: 512000: Detected inflight start
SCB: 522000: Detected inflight start
SCB: 532000: Detected inflight start
SCB: 542000: Detected inflight start
SCB: 552000: Detected inflight start
SCB: 562000: Detected inflight start
SCB: 572000: Detected inflight start
SCB: 592000: Detected inflight start
SCB: 602000: Detected inflight start
SCB: 612000: Detected inflight start
SCB: 622000: Detected inflight start
SCB: 632000: Detected inflight start
SCB: 642000: Detected inflight start
SCB: 652000: Detected inflight start
SCB: 662000: Detected inflight start
SCB: 672000: Detected inflight start
SCB: 682000: Detected inflight start
SCB: 692000: Detected inflight start
SCB: 702000: Detected inflight start
SCB: 712000: Detected inflight start
SCB: 722000: Detected inflight start
SCB: 732000: Detected inflight start
SCB: 742000: Detected inflight start
SCB: 762000: Detected inflight start
SCB: 772000: Detected inflight start
SCB: 782000: Detected inflight start
SCB: 792000: Detected inflight start
SCB: 802000: Detected inflight start
SCB: 812000: Detected inflight start
SCB: 822000: Detected inflight start
SCB: 832000: Detected inflight start
SCB: 842000: Detected inflight start
SCB: 852000: Detected inflight start
SCB: 862000: Detected inflight start
SCB: 872000: Detected inflight start
SCB: 882000: Detected inflight start
SCB: 892000: Detected inflight start
SCB: 902000: Detected inflight start
SCB: 912000: Detected inflight start
SCB: 932000: Detected inflight start
SCB: 942000: Detected inflight start
SCB: 952000: Detected inflight start
SCB: 962000: Detected inflight start
SCB: 972000: Detected inflight start
SCB: 982000: Detected inflight start
SCB: 992000: Detected inflight start
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
Testing reset in run  state
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
Testing reset in run  state
reset asserted in ADD
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'reset' is not declared under prefix 'itf' [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:120]
ERROR: [VRFC 10-2991] 'reset' is not declared under prefix 'itf' [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:125]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'reset' is not declared under prefix 'itf' [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:120]
ERROR: [VRFC 10-2991] 'reset' is not declared under prefix 'itf' [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:125]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
Testing reset in run  state
reset asserted in ADD
SCB: MULT Reset at time 101000
MON: Reset detected at time 102000 with multiplier in state: ADD
SCB: Received reset at time 102000
SCB: Multiplier in state ADD
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-3003] 'NONE' is visible via multiple package imports [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:122]
ERROR: [VRFC 10-2989] 'NONE' is not declared [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:122]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
Testing reset in run  state
reset asserted in ADD
SCB: MULT Reset at time 101000
MON: Reset detected at time 102000 with multiplier in state: ADD
SCB: Received reset at time 102000
SCB: Multiplier in state ADD
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
Testing reset in run  state
reset asserted in ADD
SCB: MULT Reset at time 101000
MON: Reset detected at time 102000 with multiplier in state: ADD
SCB: Received reset at time 102000
SCB: Multiplier in state ADD
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-3003] 'NONE' is visible via multiple package imports [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:122]
ERROR: [VRFC 10-2989] 'NONE' is not declared [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:122]
ERROR: [VRFC 10-2865] module 'testbench' ignored due to previous errors [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/top_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
Testing reset in run  state
reset asserted in ADD
SCB: MULT Reset at time 101000
MON: Reset detected at time 102000 with multiplier in state: ADD
SCB: Received reset at time 102000
SCB: Multiplier in state ADD
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.727 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
Testing reset in run  state
reset asserted in ADD
SCB: MULT Reset at time 101000
MON: Reset detected at time 102000 with multiplier in state: ADD
SCB: Received reset at time 102000
SCB: Multiplier in state ADD
reset asserted in SHIFT
SCB: MULT Reset at time 151000
MON: Reset detected at time 152000 with multiplier in state: SHIFT
SCB: Received reset at time 152000
SCB: Multiplier in state SHIFT
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
Testing reset in run  state
reset asserted in ADD
SCB: MULT Reset at time 101000
MON: Reset detected at time 102000 with multiplier in state: ADD
SCB: Received reset at time 102000
SCB: Multiplier in state ADD
reset asserted in SHIFT
SCB: MULT Reset at time 131000
MON: Reset detected at time 132000 with multiplier in state: SHIFT
SCB: Received reset at time 132000
SCB: Multiplier in state SHIFT
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.727 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
start asserted in SHIFT
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
PASSED start asserted in run state
SCB: MULT Reset at time 151000
MON: Reset detected at time 152000 with multiplier in state: SHIFT
SCB: Received reset at time 152000
SCB: Multiplier in state SHIFT
MON: Reset detected at time 162000 with multiplier in state: NONE
SCB: Received reset at time 162000
SCB: Multiplier in state NONE
MON: Reset detected at time 172000 with multiplier in state: NONE
SCB: Received reset at time 172000
SCB: Multiplier in state NONE
MON: Reset detected at time 182000 with multiplier in state: NONE
SCB: Received reset at time 182000
SCB: Multiplier in state NONE
MON: Reset detected at time 192000 with multiplier in state: NONE
SCB: Received reset at time 192000
SCB: Multiplier in state NONE
Testing reset in run  state
reset asserted in ADD
SCB: MULT Reset at time 251000
MON: Reset detected at time 252000 with multiplier in state: ADD
SCB: Received reset at time 252000
SCB: Multiplier in state ADD
reset asserted in SHIFT
SCB: MULT Reset at time 281000
MON: Reset detected at time 282000 with multiplier in state: SHIFT
SCB: Received reset at time 282000
SCB: Multiplier in state SHIFT
PASSED reset asserted in run state
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
start asserted in SHIFT
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
PASSED start asserted in run state
SCB: MULT Reset at time 151000
MON: Reset detected at time 152000 with multiplier in state: SHIFT
SCB: Received reset at time 152000
SCB: Multiplier in state SHIFT
MON: Reset detected at time 162000 with multiplier in state: NONE
SCB: Received reset at time 162000
SCB: Multiplier in state NONE
MON: Reset detected at time 172000 with multiplier in state: NONE
SCB: Received reset at time 172000
SCB: Multiplier in state NONE
MON: Reset detected at time 182000 with multiplier in state: NONE
SCB: Received reset at time 182000
SCB: Multiplier in state NONE
MON: Reset detected at time 192000 with multiplier in state: NONE
SCB: Received reset at time 192000
SCB: Multiplier in state NONE
Testing reset in run  state
reset asserted in ADD
SCB: MULT Reset at time 251000
MON: Reset detected at time 252000 with multiplier in state: ADD
SCB: Received reset at time 252000
SCB: Multiplier in state ADD
reset asserted in SHIFT
SCB: MULT Reset at time 281000
MON: Reset detected at time 282000 with multiplier in state: SHIFT
SCB: Received reset at time 282000
SCB: Multiplier in state SHIFT
PASSED reset asserted in run state
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING resets
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
start asserted in SHIFT
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
PASSED start asserted in run state
MON: Reset detected at time 252000 with multiplier in state: DONE
SCB: Received reset at time 252000
SCB: Multiplier in state DONE
MON: Reset detected at time 262000 with multiplier in state: NONE
SCB: Received reset at time 262000
SCB: Multiplier in state NONE
MON: Reset detected at time 272000 with multiplier in state: NONE
SCB: Received reset at time 272000
SCB: Multiplier in state NONE
MON: Reset detected at time 282000 with multiplier in state: NONE
SCB: Received reset at time 282000
SCB: Multiplier in state NONE
MON: Reset detected at time 292000 with multiplier in state: NONE
SCB: Received reset at time 292000
SCB: Multiplier in state NONE
Testing reset in run  state
reset asserted in ADD
SCB: MULT Reset at time 351000
MON: Reset detected at time 352000 with multiplier in state: ADD
SCB: Received reset at time 352000
SCB: Multiplier in state ADD
reset asserted in SHIFT
SCB: MULT Reset at time 381000
MON: Reset detected at time 382000 with multiplier in state: SHIFT
SCB: Received reset at time 382000
SCB: Multiplier in state SHIFT
PASSED reset asserted in run state
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TESTING start_i signal asserted while the multiplier is in run states
start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
start asserted in SHIFT
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
PASSED start asserted in run state
MON: Reset detected at time 252000 with multiplier in state: DONE
SCB: Received reset at time 252000
SCB: Multiplier in state DONE
MON: Reset detected at time 262000 with multiplier in state: NONE
SCB: Received reset at time 262000
SCB: Multiplier in state NONE
MON: Reset detected at time 272000 with multiplier in state: NONE
SCB: Received reset at time 272000
SCB: Multiplier in state NONE
MON: Reset detected at time 282000 with multiplier in state: NONE
SCB: Received reset at time 282000
SCB: Multiplier in state NONE
MON: Reset detected at time 292000 with multiplier in state: NONE
SCB: Received reset at time 292000
SCB: Multiplier in state NONE
Testing reset in run  state
reset asserted in ADD
SCB: MULT Reset at time 351000
MON: Reset detected at time 352000 with multiplier in state: ADD
SCB: Received reset at time 352000
SCB: Multiplier in state ADD
reset asserted in SHIFT
SCB: MULT Reset at time 381000
MON: Reset detected at time 382000 with multiplier in state: SHIFT
SCB: Received reset at time 382000
SCB: Multiplier in state SHIFT
PASSED reset asserted in run state
MON: Reset detected at time 392000 with multiplier in state: NONE
SCB: Received reset at time 392000
SCB: Multiplier in state NONE
MON: Reset detected at time 402000 with multiplier in state: NONE
SCB: Received reset at time 402000
SCB: Multiplier in state NONE
MON: Reset detected at time 412000 with multiplier in state: NONE
SCB: Received reset at time 412000
SCB: Multiplier in state NONE
MON: Reset detected at time 422000 with multiplier in state: NONE
SCB: Received reset at time 422000
SCB: Multiplier in state NONE
MON: Reset detected at time 432000 with multiplier in state: NONE
SCB: Received reset at time 432000
SCB: Multiplier in state NONE
TESTING every possible comb of muliplicand and multiplier
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TB: TESTING start_i signal asserted while in run states
TB: start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
TB: start asserted in SHIFT
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
TB: PASSED start asserted in run state
MON: Reset detected at time 252000 with multiplier in state: DONE
SCB: Received reset at time 252000
SCB: Multiplier in state DONE
MON: Reset detected at time 262000 with multiplier in state: NONE
SCB: Received reset at time 262000
SCB: Multiplier in state NONE
MON: Reset detected at time 272000 with multiplier in state: NONE
SCB: Received reset at time 272000
SCB: Multiplier in state NONE
MON: Reset detected at time 282000 with multiplier in state: NONE
SCB: Received reset at time 282000
SCB: Multiplier in state NONE
MON: Reset detected at time 292000 with multiplier in state: NONE
SCB: Received reset at time 292000
SCB: Multiplier in state NONE
TB: Testing reset in run states
TB: reset asserted in ADD
SCB: MULT Reset at time 351000
MON: Reset detected at time 352000 with multiplier in state: ADD
SCB: Received reset at time 352000
SCB: Multiplier in state ADD
TB: reset asserted in SHIFT
SCB: MULT Reset at time 381000
MON: Reset detected at time 382000 with multiplier in state: SHIFT
SCB: Received reset at time 382000
SCB: Multiplier in state SHIFT
TB: PASSED reset asserted in run state
MON: Reset detected at time 392000 with multiplier in state: NONE
SCB: Received reset at time 392000
SCB: Multiplier in state NONE
MON: Reset detected at time 402000 with multiplier in state: NONE
SCB: Received reset at time 402000
SCB: Multiplier in state NONE
MON: Reset detected at time 412000 with multiplier in state: NONE
SCB: Received reset at time 412000
SCB: Multiplier in state NONE
MON: Reset detected at time 422000 with multiplier in state: NONE
SCB: Received reset at time 422000
SCB: Multiplier in state NONE
MON: Reset detected at time 432000 with multiplier in state: NONE
SCB: Received reset at time 432000
SCB: Multiplier in state NONE
TB: TESTING every possible comb of muliplicand and multiplier
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.727 ; gain = 0.000
run 12 ms
TB: PASSED every possible comb
Cleaning-up Test Run...
$finish called at time : 11142570 ns : File "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" Line 48
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TB: TESTING start_i signal asserted while in run states
TB: start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
TB: start asserted in SHIFT
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
TB: PASSED start asserted in run state
MON: Reset detected at time 252000 with multiplier in state: DONE
SCB: Received reset at time 252000
SCB: Multiplier in state DONE
MON: Reset detected at time 262000 with multiplier in state: NONE
SCB: Received reset at time 262000
SCB: Multiplier in state NONE
MON: Reset detected at time 272000 with multiplier in state: NONE
SCB: Received reset at time 272000
SCB: Multiplier in state NONE
MON: Reset detected at time 282000 with multiplier in state: NONE
SCB: Received reset at time 282000
SCB: Multiplier in state NONE
MON: Reset detected at time 292000 with multiplier in state: NONE
SCB: Received reset at time 292000
SCB: Multiplier in state NONE
TB: Testing reset in run states
TB: reset asserted in ADD
SCB: MULT Reset at time 351000
MON: Reset detected at time 352000 with multiplier in state: ADD
SCB: Received reset at time 352000
SCB: Multiplier in state ADD
TB: reset asserted in SHIFT
SCB: MULT Reset at time 381000
MON: Reset detected at time 382000 with multiplier in state: SHIFT
SCB: Received reset at time 382000
SCB: Multiplier in state SHIFT
TB: PASSED reset asserted in run state
MON: Reset detected at time 392000 with multiplier in state: NONE
SCB: Received reset at time 392000
SCB: Multiplier in state NONE
MON: Reset detected at time 402000 with multiplier in state: NONE
SCB: Received reset at time 402000
SCB: Multiplier in state NONE
MON: Reset detected at time 412000 with multiplier in state: NONE
SCB: Received reset at time 412000
SCB: Multiplier in state NONE
MON: Reset detected at time 422000 with multiplier in state: NONE
SCB: Received reset at time 422000
SCB: Multiplier in state NONE
MON: Reset detected at time 432000 with multiplier in state: NONE
SCB: Received reset at time 432000
SCB: Multiplier in state NONE
TB: TESTING every possible comb of muliplicand and multiplier
Error: TB: BAD_PRODUCT error detected, muliplicand =   0 multiplier =   1, product =     0
Time: 790 ns  Iteration: 1  Process: /top/tb/Initial42_8  Scope: top.tb.Block126_25.Block127_26  File: C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv Line: 135
Error: TB: BAD_PRODUCT error detected, muliplicand =   0 multiplier =   2, product =     0
Time: 960 ns  Iteration: 1  Process: /top/tb/Initial42_8  Scope: top.tb.Block126_25.Block127_26  File: C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv Line: 135
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
src[79000]
src[96000]
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TB: TESTING start_i signal asserted while in run states
TB: start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
TB: start asserted in SHIFT
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
TB: PASSED start asserted in run state
MON: Reset detected at time 252000 with multiplier in state: DONE
SCB: Received reset at time 252000
SCB: Multiplier in state DONE
MON: Reset detected at time 262000 with multiplier in state: NONE
SCB: Received reset at time 262000
SCB: Multiplier in state NONE
MON: Reset detected at time 272000 with multiplier in state: NONE
SCB: Received reset at time 272000
SCB: Multiplier in state NONE
MON: Reset detected at time 282000 with multiplier in state: NONE
SCB: Received reset at time 282000
SCB: Multiplier in state NONE
MON: Reset detected at time 292000 with multiplier in state: NONE
SCB: Received reset at time 292000
SCB: Multiplier in state NONE
TB: Testing reset in run states
TB: reset asserted in ADD
SCB: MULT Reset at time 351000
MON: Reset detected at time 352000 with multiplier in state: ADD
SCB: Received reset at time 352000
SCB: Multiplier in state ADD
TB: reset asserted in SHIFT
SCB: MULT Reset at time 381000
MON: Reset detected at time 382000 with multiplier in state: SHIFT
SCB: Received reset at time 382000
SCB: Multiplier in state SHIFT
TB: PASSED reset asserted in run state
MON: Reset detected at time 392000 with multiplier in state: NONE
SCB: Received reset at time 392000
SCB: Multiplier in state NONE
MON: Reset detected at time 402000 with multiplier in state: NONE
SCB: Received reset at time 402000
SCB: Multiplier in state NONE
MON: Reset detected at time 412000 with multiplier in state: NONE
SCB: Received reset at time 412000
SCB: Multiplier in state NONE
MON: Reset detected at time 422000 with multiplier in state: NONE
SCB: Received reset at time 422000
SCB: Multiplier in state NONE
MON: Reset detected at time 432000 with multiplier in state: NONE
SCB: Received reset at time 432000
SCB: Multiplier in state NONE
TB: TESTING every possible comb of muliplicand and multiplier
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.727 ; gain = 0.000
run 12 ms
TB: PASSED every possible comb
Cleaning-up Test Run...
$finish called at time : 11142570 ns : File "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" Line 48
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TB: TESTING start_i signal asserted while in run states
TB: start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
TB: start asserted in SHIFT
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
TB: PASSED start asserted in run state
MON: Reset detected at time 252000 with multiplier in state: DONE
SCB: Received reset at time 252000
SCB: Multiplier in state DONE
MON: Reset detected at time 262000 with multiplier in state: NONE
SCB: Received reset at time 262000
SCB: Multiplier in state NONE
MON: Reset detected at time 272000 with multiplier in state: NONE
SCB: Received reset at time 272000
SCB: Multiplier in state NONE
MON: Reset detected at time 282000 with multiplier in state: NONE
SCB: Received reset at time 282000
SCB: Multiplier in state NONE
MON: Reset detected at time 292000 with multiplier in state: NONE
SCB: Received reset at time 292000
SCB: Multiplier in state NONE
TB: Testing reset in run states
TB: reset asserted in ADD
SCB: MULT Reset at time 351000
MON: Reset detected at time 352000 with multiplier in state: ADD
SCB: Received reset at time 352000
SCB: Multiplier in state ADD
TB: reset asserted in SHIFT
SCB: MULT Reset at time 381000
MON: Reset detected at time 382000 with multiplier in state: SHIFT
SCB: Received reset at time 382000
SCB: Multiplier in state SHIFT
TB: PASSED reset asserted in run state
MON: Reset detected at time 392000 with multiplier in state: NONE
SCB: Received reset at time 392000
SCB: Multiplier in state NONE
MON: Reset detected at time 402000 with multiplier in state: NONE
SCB: Received reset at time 402000
SCB: Multiplier in state NONE
MON: Reset detected at time 412000 with multiplier in state: NONE
SCB: Received reset at time 412000
SCB: Multiplier in state NONE
MON: Reset detected at time 422000 with multiplier in state: NONE
SCB: Received reset at time 422000
SCB: Multiplier in state NONE
MON: Reset detected at time 432000 with multiplier in state: NONE
SCB: Received reset at time 432000
SCB: Multiplier in state NONE
TB: TESTING every possible comb of muliplicand and multiplier
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TB: TESTING start_i signal asserted while in run states
TB: start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
TB: start asserted in SHIFT
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
TB: PASSED start asserted in run state
MON: Reset detected at time 252000 with multiplier in state: DONE
SCB: Received reset at time 252000
SCB: Multiplier in state DONE
MON: Reset detected at time 262000 with multiplier in state: NONE
SCB: Received reset at time 262000
SCB: Multiplier in state NONE
MON: Reset detected at time 272000 with multiplier in state: NONE
SCB: Received reset at time 272000
SCB: Multiplier in state NONE
MON: Reset detected at time 282000 with multiplier in state: NONE
SCB: Received reset at time 282000
SCB: Multiplier in state NONE
MON: Reset detected at time 292000 with multiplier in state: NONE
SCB: Received reset at time 292000
SCB: Multiplier in state NONE
TB: Testing reset in run states
TB: reset asserted in ADD
SCB: MULT Reset at time 351000
MON: Reset detected at time 352000 with multiplier in state: ADD
SCB: Received reset at time 352000
SCB: Multiplier in state ADD
TB: reset asserted in SHIFT
SCB: MULT Reset at time 381000
MON: Reset detected at time 382000 with multiplier in state: SHIFT
SCB: Received reset at time 382000
SCB: Multiplier in state SHIFT
TB: PASSED reset asserted in run state
MON: Reset detected at time 392000 with multiplier in state: NONE
SCB: Received reset at time 392000
SCB: Multiplier in state NONE
MON: Reset detected at time 402000 with multiplier in state: NONE
SCB: Received reset at time 402000
SCB: Multiplier in state NONE
MON: Reset detected at time 412000 with multiplier in state: NONE
SCB: Received reset at time 412000
SCB: Multiplier in state NONE
MON: Reset detected at time 422000 with multiplier in state: NONE
SCB: Received reset at time 422000
SCB: Multiplier in state NONE
MON: Reset detected at time 432000 with multiplier in state: NONE
SCB: Received reset at time 432000
SCB: Multiplier in state NONE
TB: TESTING every possible comb of muliplicand and multiplier
SCB: 482000: Detected inflight start
SCB: 662000: Detected inflight start
SCB: 842000: Detected inflight start
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1219.727 ; gain = 0.000
relaunch_sim
Cleaning-up Test Run...
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.727 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_mult_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/add_shift_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_shift_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_types.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_grader_types
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grader
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:92]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:93]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:95]
WARNING: [VRFC 10-43] task call in final block is illegal [C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/grader_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_grader_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_multiplier_itf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/grader/transaction_scoreboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transaction_scoreboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim'
"xelab -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef8a6193dfeb42b6a0184ad1ef65f7a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/verif_multiplier/verif_multiplier.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mult_types
Compiling package std.std
Compiling package xil_defaultlib.grader_types
Compiling module xil_defaultlib.multiplier_itf
Compiling module xil_defaultlib.add_shift_multiplier
Compiling module xil_defaultlib.tb_clk
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.grader_itf
Compiling module xil_defaultlib.mon_clk
Compiling module xil_defaultlib.transaction_monitor
Compiling module xil_defaultlib.scb_clk
Compiling module xil_defaultlib.transaction_scoreboard
Compiling module xil_defaultlib.grader
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
GDR: Grader Running
MON: Reset detected at time 0 with multiplier in state: NONE
SCB: Received reset at time 0
SCB: Multiplier in state NONE
MON: Reset detected at time 12000 with multiplier in state: NONE
SCB: Received reset at time 12000
SCB: Multiplier in state NONE
MON: Reset detected at time 22000 with multiplier in state: NONE
SCB: Received reset at time 22000
SCB: Multiplier in state NONE
MON: Reset detected at time 32000 with multiplier in state: NONE
SCB: Received reset at time 32000
SCB: Multiplier in state NONE
MON: Reset detected at time 42000 with multiplier in state: NONE
SCB: Received reset at time 42000
SCB: Multiplier in state NONE
TB: TESTING start_i signal asserted while in run states
TB: start asserted in ADD
SCB: 102000: Detected inflight start
SCB: 112000: Detected inflight start
TB: start asserted in SHIFT
SCB: 132000: Detected inflight start
SCB: 142000: Detected inflight start
TB: PASSED start asserted in run state
MON: Reset detected at time 252000 with multiplier in state: DONE
SCB: Received reset at time 252000
SCB: Multiplier in state DONE
MON: Reset detected at time 262000 with multiplier in state: NONE
SCB: Received reset at time 262000
SCB: Multiplier in state NONE
MON: Reset detected at time 272000 with multiplier in state: NONE
SCB: Received reset at time 272000
SCB: Multiplier in state NONE
MON: Reset detected at time 282000 with multiplier in state: NONE
SCB: Received reset at time 282000
SCB: Multiplier in state NONE
MON: Reset detected at time 292000 with multiplier in state: NONE
SCB: Received reset at time 292000
SCB: Multiplier in state NONE
TB: Testing reset in run states
TB: reset asserted in ADD
SCB: MULT Reset at time 351000
MON: Reset detected at time 352000 with multiplier in state: ADD
SCB: Received reset at time 352000
SCB: Multiplier in state ADD
TB: reset asserted in SHIFT
SCB: MULT Reset at time 381000
MON: Reset detected at time 382000 with multiplier in state: SHIFT
SCB: Received reset at time 382000
SCB: Multiplier in state SHIFT
TB: PASSED reset asserted in run state
MON: Reset detected at time 392000 with multiplier in state: NONE
SCB: Received reset at time 392000
SCB: Multiplier in state NONE
MON: Reset detected at time 402000 with multiplier in state: NONE
SCB: Received reset at time 402000
SCB: Multiplier in state NONE
MON: Reset detected at time 412000 with multiplier in state: NONE
SCB: Received reset at time 412000
SCB: Multiplier in state NONE
MON: Reset detected at time 422000 with multiplier in state: NONE
SCB: Received reset at time 422000
SCB: Multiplier in state NONE
MON: Reset detected at time 432000 with multiplier in state: NONE
SCB: Received reset at time 432000
SCB: Multiplier in state NONE
TB: TESTING every possible comb of muliplicand and multiplier
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.727 ; gain = 0.000
run 12 ms
TB: PASSED every possible comb
Cleaning-up Test Run...
$finish called at time : 11142570 ns : File "C:/Users/D4nny/OneDrive/Documents/cpe333/lab1_verification/mult/verification/multiplier_itf.sv" Line 48
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1219.727 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 10 14:34:06 2023...
