///*** 1_main ***///
START: main_bb0;



FROM: main_bb0;
v0 := nondet();
v1 := nondet();
var__temp_vy.0 := v1;
var__temp_vx.0 := v0;
var__temp_vres.0 := 0;
TO: main_bb1;

FROM: main_bb1;
vy.0 := var__temp_vy.0;
vx.0 := var__temp_vx.0;
vres.0 := var__temp_vres.0;
TO: main_bb1_end;

FROM: main_bb1_end;
assume(v1 > 0);
TO: main_bb2;

FROM: main_bb1_end;
assume(v1 <= 0);
TO: main_.critedge;

FROM: main_bb2;
TO: main_bb2_end;

FROM: main_bb2_end;
assume(vy.0 == 0);
TO: main_bb4;

FROM: main_bb2_end;
assume(vy.0 != 0);
TO: main_bb3;

FROM: main_bb3;
TO: main_bb3_end;

FROM: main_bb3_end;
assume((vy.0 > 0) && (vx.0 > 0));
TO: main_.critedge1;

FROM: main_bb3_end;
assume((vy.0 <= 0) || (vx.0 <= 0));
TO: main_.critedge;

FROM: main_.critedge1;
TO: main_.critedge1_end;

FROM: main_.critedge1_end;
assume(vy.0 == 0);
TO: main_bb4;

FROM: main_.critedge1_end;
assume(vy.0 != 0);
TO: main_bb5;

FROM: main_bb4;
v6 := vres.0 + 1;
var__temp_vy.0 := v1;
var__temp_vx.0 := vx.0;
var__temp_vres.0 := v6;
TO: main_bb1;

FROM: main_bb5;
v7 := vx.0 + 1;
v8 := vy.0 - 1;
var__temp_vy.0 := v8;
var__temp_vx.0 := v7;
var__temp_vres.0 := vres.0;
TO: main_bb1;

FROM: main_.critedge;
TO: main_.critedge_ret;

