

================================================================
== Vivado HLS Report for 'ov7670_grayscale'
================================================================
* Date:           Mon Jun  3 10:20:23 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        OV7670_GRAYSCALE_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.29|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      30|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      87|    -|
|Register         |        -|      -|      45|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      45|     117|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_io              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io              |    and   |      0|  0|   2|           1|           1|
    |inStream_V_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |inStream_V_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_fu_50_p2                  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  30|          11|          10|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |inStream_V_V_0_data_out    |   9|          2|    8|         16|
    |inStream_V_V_0_state       |  15|          3|    2|          6|
    |inStream_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    |outStream_V_V_1_data_out   |   9|          2|    8|         16|
    |outStream_V_V_1_state      |  15|          3|    2|          6|
    |outStream_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  87|         18|   23|         52|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  3|   0|    3|          0|
    |grayscale_valid              |  1|   0|    1|          0|
    |grayscale_valid_load_reg_66  |  1|   0|    1|          0|
    |inStream_V_V_0_payload_A     |  8|   0|    8|          0|
    |inStream_V_V_0_payload_B     |  8|   0|    8|          0|
    |inStream_V_V_0_sel_rd        |  1|   0|    1|          0|
    |inStream_V_V_0_sel_wr        |  1|   0|    1|          0|
    |inStream_V_V_0_state         |  2|   0|    2|          0|
    |outStream_V_V_1_payload_A    |  8|   0|    8|          0|
    |outStream_V_V_1_payload_B    |  8|   0|    8|          0|
    |outStream_V_V_1_sel_rd       |  1|   0|    1|          0|
    |outStream_V_V_1_sel_wr       |  1|   0|    1|          0|
    |outStream_V_V_1_state        |  2|   0|    2|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 45|   0|   45|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | ov7670_grayscale | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs | ov7670_grayscale | return value |
|ap_start              |  in |    1| ap_ctrl_hs | ov7670_grayscale | return value |
|ap_done               | out |    1| ap_ctrl_hs | ov7670_grayscale | return value |
|ap_idle               | out |    1| ap_ctrl_hs | ov7670_grayscale | return value |
|ap_ready              | out |    1| ap_ctrl_hs | ov7670_grayscale | return value |
|inStream_V_V_TDATA    |  in |    8|    axis    |   inStream_V_V   |    pointer   |
|inStream_V_V_TVALID   |  in |    1|    axis    |   inStream_V_V   |    pointer   |
|inStream_V_V_TREADY   | out |    1|    axis    |   inStream_V_V   |    pointer   |
|outStream_V_V_TDATA   | out |    8|    axis    |   outStream_V_V  |    pointer   |
|outStream_V_V_TVALID  | out |    1|    axis    |   outStream_V_V  |    pointer   |
|outStream_V_V_TREADY  |  in |    1|    axis    |   outStream_V_V  |    pointer   |
+----------------------+-----+-----+------------+------------------+--------------+

