Warning: will not rename state: RTL_ex_wb_rd  to output name:  RTL__DOT__ex_wb_rd
Warning: will not rename state: RTL_ex_wb_reg_wen  to output name:  RTL__DOT__ex_wb_reg_wen
Warning: will not rename state: RTL_ex_wb_valid  to output name:  RTL__DOT__ex_wb_valid
Warning: will not rename state: RTL_id_ex_rd  to output name:  RTL__DOT__id_ex_rd
Warning: will not rename state: RTL_id_ex_reg_wen  to output name:  RTL__DOT__id_ex_reg_wen
Warning: will not rename state: RTL_id_ex_valid  to output name:  RTL__DOT__id_ex_valid
Warning: will not rename state: RTL_registers[0]  to output name:  RTL__DOT__registers_0_
Warning: will not rename state: RTL_registers[1]  to output name:  RTL__DOT__registers_1_
Warning: will not rename state: RTL_registers[2]  to output name:  RTL__DOT__registers_2_
Warning: will not rename state: RTL_registers[3]  to output name:  RTL__DOT__registers_3_
Warning: will not rename state: RTL_scoreboard[0]  to output name:  RTL__DOT__scoreboard_0_
Warning: will not rename state: RTL_scoreboard[1]  to output name:  RTL__DOT__scoreboard_1_
Warning: will not rename state: RTL_scoreboard[2]  to output name:  RTL__DOT__scoreboard_2_
Warning: will not rename state: RTL_scoreboard[3]  to output name:  RTL__DOT__scoreboard_3_
Warning: will not rename state: ILA_r0  to output name:  __ILA_SO_r0
Warning: will not rename state: ILA_r1  to output name:  __ILA_SO_r1
Warning: will not rename state: ILA_r2  to output name:  __ILA_SO_r2
Warning: will not rename state: ILA_r3  to output name:  __ILA_SO_r3
Warning: will not rename state: __START__  to output name:  stage_tracker_if_id_iuv_enter_cond
Warning: ignore output:  RTL__DOT__ex_go
Warning: ignore output:  RTL__DOT__ex_wb_rd
Warning: ignore output:  RTL__DOT__ex_wb_reg_wen
Warning: ignore output:  RTL__DOT__ex_wb_valid
Warning: ignore output:  RTL__DOT__id_ex_rd
Warning: ignore output:  RTL__DOT__id_ex_reg_wen
Warning: ignore output:  RTL__DOT__id_ex_valid
Warning: ignore output:  RTL__DOT__id_go
Warning: ignore output:  RTL__DOT__inst
Warning: ignore output:  RTL__DOT__inst_ready
Warning: ignore output:  RTL__DOT__inst_valid
Warning: ignore output:  RTL__DOT__registers_0_
Warning: ignore output:  RTL__DOT__registers_1_
Warning: ignore output:  RTL__DOT__registers_2_
Warning: ignore output:  RTL__DOT__registers_3_
Warning: ignore output:  RTL__DOT__scoreboard_0_
Warning: ignore output:  RTL__DOT__scoreboard_1_
Warning: ignore output:  RTL__DOT__scoreboard_2_
Warning: ignore output:  RTL__DOT__scoreboard_3_
Warning: ignore output:  RTL__DOT__wb_go
Warning: ignore output:  __EDCOND__
Warning: ignore output:  __IEND__
Warning: ignore output:  __ILA_SO_r0
Warning: ignore output:  __ILA_SO_r1
Warning: ignore output:  __ILA_SO_r2
Warning: ignore output:  __ILA_SO_r3
Warning: has unnamed input!
Warning: ignore output:  __VLG_O_dummy_rf_data
Warning: ignore output:  __VLG_O_inst_ready
Warning: ignore output:  __all_assert_wire__
Warning: ignore output:  __all_assume_wire__
Warning: ignore output:  __sanitycheck_wire__
Warning: ignore output:  additional_mapping_control_assume__p0__
Warning: ignore output:  input_map_assume___p1__
Warning: ignore output:  invariant_assume__p2__
Warning: ignore output:  invariant_assume__p3__
Warning: ignore output:  invariant_assume__p4__
Warning: ignore output:  invariant_assume__p5__
Warning: ignore output:  invariant_assume__p6__
Warning: ignore output:  invariant_assume__p7__
Warning: ignore output:  invariant_assume__p8__
Warning: ignore output:  invariant_assume__p9__
Warning: ignore output:  issue_decode__p10__
Warning: ignore output:  issue_valid__p11__
Warning: ignore output:  noreset__p12__
Warning: ignore output:  post_value_holder__p13__
Warning: ignore output:  post_value_holder__p14__
Warning: ignore output:  post_value_holder__p15__
Warning: ignore output:  post_value_holder__p16__
Warning: ignore output:  post_value_holder_overly_constrained__p25__
Warning: ignore output:  post_value_holder_overly_constrained__p26__
Warning: ignore output:  post_value_holder_overly_constrained__p27__
Warning: ignore output:  post_value_holder_overly_constrained__p28__
Warning: ignore output:  post_value_holder_triggered__p29__
Warning: ignore output:  post_value_holder_triggered__p30__
Warning: ignore output:  post_value_holder_triggered__p31__
Warning: ignore output:  post_value_holder_triggered__p32__
Warning: ignore output:  stage_tracker_ex_wb_iuv_enter_cond
Warning: ignore output:  stage_tracker_ex_wb_iuv_exit_cond
Warning: ignore output:  stage_tracker_id_ex_iuv_enter_cond
Warning: ignore output:  stage_tracker_id_ex_iuv_exit_cond
Warning: ignore output:  stage_tracker_if_id_iuv_enter_cond
Warning: ignore output:  stage_tracker_if_id_iuv_exit_cond
Warning: ignore output:  stage_tracker_wb_iuv_enter_cond
Warning: ignore output:  stage_tracker_wb_iuv_exit_cond
Warning: ignore output:  variable_map_assert__p21__
Warning: ignore output:  variable_map_assert__p22__
Warning: ignore output:  variable_map_assert__p23__
Warning: ignore output:  variable_map_assert__p24__
Warning: ignore output:  variable_map_assume___p17__
Warning: ignore output:  variable_map_assume___p18__
Warning: ignore output:  variable_map_assume___p19__
Warning: ignore output:  variable_map_assume___p20__
Unlinked nodes "374,378,381,382,386,387,404,405,408,409,413,414,416,419,420,421,422,423,424,425,426,427,428,429,430,431,432,433,434,435,436,438,440,441,442,443,446,448,449,450,451,452,453,474,484,496,508,509,521,526,527,539,544,545,546,547,548,549,550,552,554,555,575,582,583,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630,631,632"
Warning: will not rename state: RTL_ex_wb_rd  to output name:  RTL__DOT__ex_wb_rd
Warning: will not rename state: RTL_ex_wb_reg_wen  to output name:  RTL__DOT__ex_wb_reg_wen
Warning: will not rename state: RTL_ex_wb_valid  to output name:  RTL__DOT__ex_wb_valid
Warning: will not rename state: RTL_id_ex_rd  to output name:  RTL__DOT__id_ex_rd
Warning: will not rename state: RTL_id_ex_reg_wen  to output name:  RTL__DOT__id_ex_reg_wen
Warning: will not rename state: RTL_id_ex_valid  to output name:  RTL__DOT__id_ex_valid
Warning: will not rename state: RTL_registers[0]  to output name:  RTL__DOT__registers_0_
Warning: will not rename state: RTL_registers[1]  to output name:  RTL__DOT__registers_1_
Warning: will not rename state: RTL_registers[2]  to output name:  RTL__DOT__registers_2_
Warning: will not rename state: RTL_registers[3]  to output name:  RTL__DOT__registers_3_
Warning: will not rename state: RTL_scoreboard[0]  to output name:  RTL__DOT__scoreboard_0_
Warning: will not rename state: RTL_scoreboard[1]  to output name:  RTL__DOT__scoreboard_1_
Warning: will not rename state: RTL_scoreboard[2]  to output name:  RTL__DOT__scoreboard_2_
Warning: will not rename state: RTL_scoreboard[3]  to output name:  RTL__DOT__scoreboard_3_
Warning: will not rename state: ILA_r0  to output name:  __ILA_SO_r0
Warning: will not rename state: ILA_r1  to output name:  __ILA_SO_r1
Warning: will not rename state: ILA_r2  to output name:  __ILA_SO_r2
Warning: will not rename state: ILA_r3  to output name:  __ILA_SO_r3
Warning: will not rename state: __START__  to output name:  stage_tracker_if_id_iuv_enter_cond
Warning: ignore output:  RTL__DOT__ex_go
Warning: ignore output:  RTL__DOT__ex_wb_rd
Warning: ignore output:  RTL__DOT__ex_wb_reg_wen
Warning: ignore output:  RTL__DOT__ex_wb_valid
Warning: ignore output:  RTL__DOT__id_ex_rd
Warning: ignore output:  RTL__DOT__id_ex_reg_wen
Warning: ignore output:  RTL__DOT__id_ex_valid
Warning: ignore output:  RTL__DOT__id_go
Warning: ignore output:  RTL__DOT__inst
Warning: ignore output:  RTL__DOT__inst_ready
Warning: ignore output:  RTL__DOT__inst_valid
Warning: ignore output:  RTL__DOT__registers_0_
Warning: ignore output:  RTL__DOT__registers_1_
Warning: ignore output:  RTL__DOT__registers_2_
Warning: ignore output:  RTL__DOT__registers_3_
Warning: ignore output:  RTL__DOT__scoreboard_0_
Warning: ignore output:  RTL__DOT__scoreboard_1_
Warning: ignore output:  RTL__DOT__scoreboard_2_
Warning: ignore output:  RTL__DOT__scoreboard_3_
Warning: ignore output:  RTL__DOT__wb_go
Warning: ignore output:  __EDCOND__
Warning: ignore output:  __IEND__
Warning: ignore output:  __ILA_SO_r0
Warning: ignore output:  __ILA_SO_r1
Warning: ignore output:  __ILA_SO_r2
Warning: ignore output:  __ILA_SO_r3
Warning: has unnamed input!
Warning: ignore output:  __VLG_O_dummy_rf_data
Warning: ignore output:  __VLG_O_inst_ready
Warning: ignore output:  __all_assert_wire__
Warning: ignore output:  __all_assume_wire__
Warning: ignore output:  __sanitycheck_wire__
Warning: ignore output:  additional_mapping_control_assume__p0__
Warning: ignore output:  input_map_assume___p1__
Warning: ignore output:  invariant_assume__p2__
Warning: ignore output:  invariant_assume__p3__
Warning: ignore output:  invariant_assume__p4__
Warning: ignore output:  invariant_assume__p5__
Warning: ignore output:  invariant_assume__p6__
Warning: ignore output:  invariant_assume__p7__
Warning: ignore output:  invariant_assume__p8__
Warning: ignore output:  invariant_assume__p9__
Warning: ignore output:  issue_decode__p10__
Warning: ignore output:  issue_valid__p11__
Warning: ignore output:  noreset__p12__
Warning: ignore output:  post_value_holder__p13__
Warning: ignore output:  post_value_holder__p14__
Warning: ignore output:  post_value_holder__p15__
Warning: ignore output:  post_value_holder__p16__
Warning: ignore output:  post_value_holder_overly_constrained__p25__
Warning: ignore output:  post_value_holder_overly_constrained__p26__
Warning: ignore output:  post_value_holder_overly_constrained__p27__
Warning: ignore output:  post_value_holder_overly_constrained__p28__
Warning: ignore output:  post_value_holder_triggered__p29__
Warning: ignore output:  post_value_holder_triggered__p30__
Warning: ignore output:  post_value_holder_triggered__p31__
Warning: ignore output:  post_value_holder_triggered__p32__
Warning: ignore output:  stage_tracker_ex_wb_iuv_enter_cond
Warning: ignore output:  stage_tracker_ex_wb_iuv_exit_cond
Warning: ignore output:  stage_tracker_id_ex_iuv_enter_cond
Warning: ignore output:  stage_tracker_id_ex_iuv_exit_cond
Warning: ignore output:  stage_tracker_if_id_iuv_enter_cond
Warning: ignore output:  stage_tracker_if_id_iuv_exit_cond
Warning: ignore output:  stage_tracker_wb_iuv_enter_cond
Warning: ignore output:  stage_tracker_wb_iuv_exit_cond
Warning: ignore output:  variable_map_assert__p21__
Warning: ignore output:  variable_map_assert__p22__
Warning: ignore output:  variable_map_assert__p23__
Warning: ignore output:  variable_map_assert__p24__
Warning: ignore output:  variable_map_assume___p17__
Warning: ignore output:  variable_map_assume___p18__
Warning: ignore output:  variable_map_assume___p19__
Warning: ignore output:  variable_map_assume___p20__
Unlinked nodes "370,374,375,379,380,400,401,404,405,409,410,412,413,416,417,418,419,420,421,422,423,424,425,426,427,428,429,430,431,432,433,434,436,438,439,440,441,444,446,447,448,449,450,451,472,482,494,506,507,519,524,525,537,542,543,544,545,546,547,548,550,552,553,573,580,581,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630"
|      sv  | rhs
|----------|---------------------
|RTL_if_id_inst| inst_id
|RTL_id_ex_operand1| oper1
|RTL_id_ex_operand2| oper2
|RTL_id_ex_op| op
|RTL_id_ex_rd| rd1
|RTL_id_ex_reg_wen| w1
|RTL_ex_wb_val| ex_val
|RTL_ex_wb_rd| rd2
|RTL_ex_wb_reg_wen| w2
|RTL_if_id_valid| v0
|RTL_id_ex_valid| v1
|RTL_ex_wb_valid| v2
|'RTL_registers[0]'| reg0
|'RTL_registers[1]'| reg1
|'RTL_registers[2]'| reg2
|'RTL_registers[3]'| reg3
|'RTL_scoreboard[0]'| s0
|'RTL_scoreboard[1]'| s1
|'RTL_scoreboard[2]'| s2
|'RTL_scoreboard[3]'| s3
|__VLG_I_inst| inst
|__VLG_I_inst_valid| inst_v
A0 :init
A0 :((stage_tracker_ex_wb_iuv1 = 0_1) & (__RESETED__1 = 1_1) & (__ENDED__1 = 0_1) & (__auxvar3__recorder_sn_condmet1 = 0_1) & (__STARTED__1 = 0_1) & (stage_tracker_wb_iuv1 = 0_1) & (__CYCLE_CNT__1 = 0_8) & (stage_tracker_if_id_iuv1 = 0_1) & (__2ndENDED__1 = 0_1) & (__auxvar2__recorder_sn_condmet1 = 0_1) & (stage_tracker_id_ex_iuv1 = 0_1) & (__auxvar0__recorder_sn_condmet1 = 0_1) & (ILA___COUNTER_start__n31 = 0_8) & (__auxvar1__recorder_sn_condmet1 = 0_1) & (__START__1 = 1_1))
A1 :ts.asmpt @ 0
A1 :((((((((((((((((((((((! __START__1) | (((((! __VLG_I_stallexX1) & ((! __VLG_I_stallwbX1) | (! v2))) | (! v1)) | (! v0)) & inst_v)) & ((! __START__1) | (ila_inst bvcomp inst))) & (s0[1:1] bvcomp ((v1 & w1) & (! (! (rd1 bvcomp 0_2)))))) & (s0[0:0] bvcomp ((v2 & w2) & (! (! (rd2 bvcomp 0_2)))))) & (s1[1:1] bvcomp ((v1 & w1) & (rd1 bvcomp 1_2)))) & (s1[0:0] bvcomp ((v2 & w2) & (rd2 bvcomp 1_2)))) & (s2[1:1] bvcomp ((v1 & w1) & (rd1 bvcomp 2_2)))) & (s2[0:0] bvcomp ((v2 & w2) & (rd2 bvcomp 2_2)))) & (s3[1:1] bvcomp ((v1 & w1) & (rd1 bvcomp 3_2)))) & (s3[0:0] bvcomp ((v2 & w2) & (rd2 bvcomp 3_2)))) & ((! __START__1) | (ila_inst[6:7] bvcomp 3_2))) & ((! __RESETED__1) | (! dummy_resetX1))) & ((! (((__START__1 | __STARTED__1) & (! __auxvar0__recorder_sn_condmet1)) & (stage_tracker_ex_wb_iuv1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar0__recorder1 bvcomp reg0))) & ((! (((__START__1 | __STARTED__1) & (! __auxvar1__recorder_sn_condmet1)) & (stage_tracker_ex_wb_iuv1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar1__recorder1 bvcomp reg1))) & ((! (((__START__1 | __STARTED__1) & (! __auxvar2__recorder_sn_condmet1)) & (stage_tracker_ex_wb_iuv1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar2__recorder1 bvcomp reg2))) & ((! (((__START__1 | __STARTED__1) & (! __auxvar3__recorder_sn_condmet1)) & (stage_tracker_ex_wb_iuv1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar3__recorder1 bvcomp reg3))) & ((! __START__1) | (((! __START__1) | (ILA_r01 bvcomp __auxvar0__recorder1)) & (__START__1 | (ILA_r01 bvcomp reg0))))) & ((! __START__1) | (((! __START__1) | (ILA_r11 bvcomp __auxvar1__recorder1)) & (__START__1 | (ILA_r11 bvcomp reg1))))) & ((! __START__1) | (((! __START__1) | (ILA_r21 bvcomp __auxvar2__recorder1)) & (__START__1 | (ILA_r21 bvcomp reg2))))) & ((! __START__1) | (((! __START__1) | (ILA_r31 bvcomp __auxvar3__recorder1)) & (__START__1 | (ILA_r31 bvcomp reg3))))) = 1_1)


 ((((((((((((((((((((((! __START___prime) | (((((! __VLG_I_stallex_prime) & ((! __VLG_I_stallwb_prime) | (! RTL_ex_wb_valid_prime))) | (! RTL_id_ex_valid_prime)) | (! RTL_if_id_valid_prime)) & __VLG_I_inst_valid_prime)) & ((! __START___prime) | (__ILA_I_inst_prime bvcomp __VLG_I_inst_prime))) & ('RTL_scoreboard[0]_prime'[1:1] bvcomp ((RTL_id_ex_valid_prime & RTL_id_ex_reg_wen_prime) & (! (! (RTL_id_ex_rd_prime bvcomp 0_2)))))) & ('RTL_scoreboard[0]_prime'[0:0] bvcomp ((RTL_ex_wb_valid_prime & RTL_ex_wb_reg_wen_prime) & (! (! (RTL_ex_wb_rd_prime bvcomp 0_2)))))) & ('RTL_scoreboard[1]_prime'[1:1] bvcomp ((RTL_id_ex_valid_prime & RTL_id_ex_reg_wen_prime) & (RTL_id_ex_rd_prime bvcomp 1_2)))) & ('RTL_scoreboard[1]_prime'[0:0] bvcomp ((RTL_ex_wb_valid_prime & RTL_ex_wb_reg_wen_prime) & (RTL_ex_wb_rd_prime bvcomp 1_2)))) & ('RTL_scoreboard[2]_prime'[1:1] bvcomp ((RTL_id_ex_valid_prime & RTL_id_ex_reg_wen_prime) & (RTL_id_ex_rd_prime bvcomp 2_2)))) & ('RTL_scoreboard[2]_prime'[0:0] bvcomp ((RTL_ex_wb_valid_prime & RTL_ex_wb_reg_wen_prime) & (RTL_ex_wb_rd_prime bvcomp 2_2)))) & ('RTL_scoreboard[3]_prime'[1:1] bvcomp ((RTL_id_ex_valid_prime & RTL_id_ex_reg_wen_prime) & (RTL_id_ex_rd_prime bvcomp 3_2)))) & ('RTL_scoreboard[3]_prime'[0:0] bvcomp ((RTL_ex_wb_valid_prime & RTL_ex_wb_reg_wen_prime) & (RTL_ex_wb_rd_prime bvcomp 3_2)))) & ((! __START___prime) | (__ILA_I_inst_prime[6:7] bvcomp 3_2))) & ((! __RESETED___prime) | (! dummy_reset_prime))) & ((! (((__START___prime | __STARTED___prime) & (! __auxvar0__recorder_sn_condmet_prime)) & (stage_tracker_ex_wb_iuv_prime & (RTL_ex_wb_valid_prime & (! __VLG_I_stallwb_prime))))) | (__auxvar0__recorder_prime bvcomp 'RTL_registers[0]_prime'))) & ((! (((__START___prime | __STARTED___prime) & (! __auxvar1__recorder_sn_condmet_prime)) & (stage_tracker_ex_wb_iuv_prime & (RTL_ex_wb_valid_prime & (! __VLG_I_stallwb_prime))))) | (__auxvar1__recorder_prime bvcomp 'RTL_registers[1]_prime'))) & ((! (((__START___prime | __STARTED___prime) & (! __auxvar2__recorder_sn_condmet_prime)) & (stage_tracker_ex_wb_iuv_prime & (RTL_ex_wb_valid_prime & (! __VLG_I_stallwb_prime))))) | (__auxvar2__recorder_prime bvcomp 'RTL_registers[2]_prime'))) & ((! (((__START___prime | __STARTED___prime) & (! __auxvar3__recorder_sn_condmet_prime)) & (stage_tracker_ex_wb_iuv_prime & (RTL_ex_wb_valid_prime & (! __VLG_I_stallwb_prime))))) | (__auxvar3__recorder_prime bvcomp 'RTL_registers[3]_prime'))) & ((! __START___prime) | (((! __START___prime) | (ILA_r0_prime bvcomp __auxvar0__recorder_prime)) & (__START___prime | (ILA_r0_prime bvcomp 'RTL_registers[0]_prime'))))) & ((! __START___prime) | (((! __START___prime) | (ILA_r1_prime bvcomp __auxvar1__recorder_prime)) & (__START___prime | (ILA_r1_prime bvcomp 'RTL_registers[1]_prime'))))) & ((! __START___prime) | (((! __START___prime) | (ILA_r2_prime bvcomp __auxvar2__recorder_prime)) & (__START___prime | (ILA_r2_prime bvcomp 'RTL_registers[2]_prime'))))) & ((! __START___prime) | (((! __START___prime) | (ILA_r3_prime bvcomp __auxvar3__recorder_prime)) & (__START___prime | (ILA_r3_prime bvcomp 'RTL_registers[3]_prime'))))) = 1_1)
inv-check !!!
((((((((((((((((((((((! __START__1) | (((((! __VLG_I_stallexX1) & ((! __VLG_I_stallwbX1) | (! v2))) | (! v1)) | (! v0)) & inst_v)) & ((! __START__1) | (ila_inst bvcomp inst))) & (s0[1:1] bvcomp ((v1 & w1) & (! (! (rd1 bvcomp 0_2)))))) & (s0[0:0] bvcomp ((v2 & w2) & (! (! (rd2 bvcomp 0_2)))))) & (s1[1:1] bvcomp ((v1 & w1) & (rd1 bvcomp 1_2)))) & (s1[0:0] bvcomp ((v2 & w2) & (rd2 bvcomp 1_2)))) & (s2[1:1] bvcomp ((v1 & w1) & (rd1 bvcomp 2_2)))) & (s2[0:0] bvcomp ((v2 & w2) & (rd2 bvcomp 2_2)))) & (s3[1:1] bvcomp ((v1 & w1) & (rd1 bvcomp 3_2)))) & (s3[0:0] bvcomp ((v2 & w2) & (rd2 bvcomp 3_2)))) & ((! __START__1) | (ila_inst[6:7] bvcomp 3_2))) & ((! __RESETED__1) | (! dummy_resetX1))) & ((! (((__START__1 | __STARTED__1) & (! __auxvar0__recorder_sn_condmet1)) & (stage_tracker_ex_wb_iuv1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar0__recorder1 bvcomp reg0))) & ((! (((__START__1 | __STARTED__1) & (! __auxvar1__recorder_sn_condmet1)) & (stage_tracker_ex_wb_iuv1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar1__recorder1 bvcomp reg1))) & ((! (((__START__1 | __STARTED__1) & (! __auxvar2__recorder_sn_condmet1)) & (stage_tracker_ex_wb_iuv1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar2__recorder1 bvcomp reg2))) & ((! (((__START__1 | __STARTED__1) & (! __auxvar3__recorder_sn_condmet1)) & (stage_tracker_ex_wb_iuv1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar3__recorder1 bvcomp reg3))) & ((! __START__1) | (((! __START__1) | (ILA_r01 bvcomp __auxvar0__recorder1)) & (__START__1 | (ILA_r01 bvcomp reg0))))) & ((! __START__1) | (((! __START__1) | (ILA_r11 bvcomp __auxvar1__recorder1)) & (__START__1 | (ILA_r11 bvcomp reg1))))) & ((! __START__1) | (((! __START__1) | (ILA_r21 bvcomp __auxvar2__recorder1)) & (__START__1 | (ILA_r21 bvcomp reg2))))) & ((! __START__1) | (((! __START__1) | (ILA_r31 bvcomp __auxvar3__recorder1)) & (__START__1 | (ILA_r31 bvcomp reg3))))) = 1_1)


init_check: True
counter example (inv check)
 None


inv_check: False
counter example (inv check)
 'RTL_registers[0]' := 11_8
'RTL_registers[0]_prime' := 11_8
'RTL_registers[1]' := 249_8
'RTL_registers[1]_prime' := 249_8
'RTL_registers[2]' := 6_8
'RTL_registers[2]_prime' := 6_8
'RTL_registers[3]' := 48_8
'RTL_registers[3]_prime' := 48_8
'RTL_scoreboard[0]' := 0_2
'RTL_scoreboard[0]_prime' := 0_2
'RTL_scoreboard[1]' := 2_2
'RTL_scoreboard[1]_prime' := 3_2
'RTL_scoreboard[2]' := 0_2
'RTL_scoreboard[2]_prime' := 0_2
'RTL_scoreboard[3]' := 0_2
'RTL_scoreboard[3]_prime' := 0_2
ILA___COUNTER_start__n3 := 1_8
ILA___COUNTER_start__n3_prime := 1_8
ILA_r0 := 0_8
ILA_r01 := 0_8
ILA_r0_prime := 0_8
ILA_r0_randinit := 128_8
ILA_r1 := 0_8
ILA_r11 := 0_8
ILA_r1_prime := 255_8
ILA_r1_randinit := 0_8
ILA_r2 := 0_8
ILA_r21 := 0_8
ILA_r2_prime := 0_8
ILA_r2_randinit := 128_8
ILA_r3 := 0_8
ILA_r31 := 0_8
ILA_r3_prime := 0_8
ILA_r3_randinit := 128_8
RTL_ex_wb_rd := 1_2
RTL_ex_wb_rd_prime := 1_2
RTL_ex_wb_reg_wen := 1_1
RTL_ex_wb_reg_wen_prime := 1_1
RTL_ex_wb_val := 249_8
RTL_ex_wb_val_prime := 249_8
RTL_ex_wb_valid := 0_1
RTL_ex_wb_valid_prime := 1_1
RTL_id_ex_op := 3_2
RTL_id_ex_op_prime := 3_2
RTL_id_ex_operand1 := 6_8
RTL_id_ex_operand1_prime := 6_8
RTL_id_ex_operand2 := 15_8
RTL_id_ex_operand2_prime := 6_8
RTL_id_ex_rd := 1_2
RTL_id_ex_rd_prime := 1_2
RTL_id_ex_reg_wen := 1_1
RTL_id_ex_reg_wen_prime := 1_1
RTL_id_ex_valid := 1_1
RTL_id_ex_valid_prime := 1_1
RTL_if_id_inst := 233_8
RTL_if_id_inst_prime := 225_8
RTL_if_id_valid := 1_1
RTL_if_id_valid_prime := 1_1
__2ndENDED__ := 0_1
__2ndENDED___prime := 0_1
__CYCLE_CNT__ := 127_8
__CYCLE_CNT___prime := 128_8
__ENDED__ := 0_1
__ENDED___prime := 0_1
__ILA_I_inst := 225_8
__ILA_I_inst_prime := 192_8
__RESETED__ := 1_1
__RESETED__1 := 1_1
__RESETED___prime := 1_1
__STARTED__ := 0_1
__STARTED__1 := 0_1
__STARTED___prime := 1_1
__START__ := 1_1
__START__1 := 1_1
__START___prime := 0_1
__VLG_I_inst := 225_8
__VLG_I_inst_prime := 192_8
__VLG_I_inst_valid := 1_1
__VLG_I_inst_valid_prime := 1_1
__VLG_I_stallex := 0_1
__VLG_I_stallexX1 := 0_1
__VLG_I_stallex_prime := 0_1
__VLG_I_stallwb := 0_1
__VLG_I_stallwbX1 := 0_1
__VLG_I_stallwb_prime := 0_1
____auxvar0__recorder_init__ := 128_8
____auxvar1__recorder_init__ := 128_8
____auxvar2__recorder_init__ := 128_8
____auxvar3__recorder_init__ := 128_8
__auxvar0__recorder := 0_8
__auxvar0__recorder1 := 0_8
__auxvar0__recorder_prime := 0_8
__auxvar0__recorder_sn_condmet := 0_1
__auxvar0__recorder_sn_condmet1 := 0_1
__auxvar0__recorder_sn_condmet_prime := 0_1
__auxvar0__recorder_sn_vhold := 0_8
__auxvar0__recorder_sn_vhold_prime := 0_8
__auxvar1__recorder := 0_8
__auxvar1__recorder1 := 0_8
__auxvar1__recorder_prime := 0_8
__auxvar1__recorder_sn_condmet := 0_1
__auxvar1__recorder_sn_condmet1 := 0_1
__auxvar1__recorder_sn_condmet_prime := 0_1
__auxvar1__recorder_sn_vhold := 0_8
__auxvar1__recorder_sn_vhold_prime := 0_8
__auxvar2__recorder := 0_8
__auxvar2__recorder1 := 0_8
__auxvar2__recorder_prime := 0_8
__auxvar2__recorder_sn_condmet := 0_1
__auxvar2__recorder_sn_condmet1 := 0_1
__auxvar2__recorder_sn_condmet_prime := 0_1
__auxvar2__recorder_sn_vhold := 0_8
__auxvar2__recorder_sn_vhold_prime := 0_8
__auxvar3__recorder := 0_8
__auxvar3__recorder1 := 0_8
__auxvar3__recorder_prime := 0_8
__auxvar3__recorder_sn_condmet := 0_1
__auxvar3__recorder_sn_condmet1 := 0_1
__auxvar3__recorder_sn_condmet_prime := 0_1
__auxvar3__recorder_sn_vhold := 0_8
__auxvar3__recorder_sn_vhold_prime := 0_8
aux0 := 0_8
aux1 := 0_8
aux2 := 0_8
aux3 := 0_8
dummy_reset := 0_1
dummy_resetX1 := 0_1
dummy_reset_prime := 0_1
ex_val := 249_8
ex_val_next := 249_8
ila_inst := 225_8
ila_inst_next := 225_8
inst := 225_8
inst_id := 233_8
inst_id_next := 233_8
inst_next := 225_8
inst_v := 1_1
inst_v_next := 1_1
op := 3_2
op_next := 3_2
oper1 := 6_8
oper1_next := 6_8
oper2 := 15_8
oper2_next := 15_8
rd1 := 1_2
rd1_next := 1_2
rd2 := 1_2
rd2_next := 1_2
reg0 := 11_8
reg0_next := 11_8
reg1 := 249_8
reg1_next := 249_8
reg2 := 6_8
reg2_next := 6_8
reg3 := 48_8
reg3_next := 48_8
rst := 0_1
s0 := 0_2
s0_next := 0_2
s1 := 2_2
s1_next := 2_2
s2 := 0_2
s2_next := 0_2
s3 := 0_2
s3_next := 0_2
stage_tracker_ex_wb_iuv := 0_1
stage_tracker_ex_wb_iuv1 := 0_1
stage_tracker_ex_wb_iuv_prime := 0_1
stage_tracker_id_ex_iuv := 0_1
stage_tracker_id_ex_iuv_prime := 0_1
stage_tracker_if_id_iuv := 0_1
stage_tracker_if_id_iuv_prime := 1_1
stage_tracker_wb_iuv := 0_1
stage_tracker_wb_iuv_prime := 0_1
v0 := 1_1
v0_next := 1_1
v1 := 1_1
v1_next := 1_1
v2 := 0_1
v2_next := 0_1
w1 := 1_1
w1_next := 1_1
w2 := 1_1
w2_next := 1_1
x0 := 0_8
x1 := 0_8
x2 := 0_8
x3 := 0_8


prop_check: True
counter example (inv check)
 None
[(v0 = 1_1), (v1 = 1_1), (v2 = 0_1)]
start: 1
0
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

1
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

2
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

3
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

4
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

5
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

6
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

7
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

8
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

9
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

10
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

11
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

12
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

13
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

14
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

15
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

16
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

17
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

18
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst = inst)) & (__VLG_I_inst_valid = inst_v)))
---------> True 

[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18]


inv_check: False
counter example (inv check)
 'RTL_registers[0]' := 34_8
'RTL_registers[0]_prime' := 34_8
'RTL_registers[1]' := 255_8
'RTL_registers[1]_prime' := 255_8
'RTL_registers[2]' := 34_8
'RTL_registers[2]_prime' := 34_8
'RTL_registers[3]' := 0_8
'RTL_registers[3]_prime' := 0_8
'RTL_scoreboard[0]' := 0_2
'RTL_scoreboard[0]_prime' := 0_2
'RTL_scoreboard[1]' := 0_2
'RTL_scoreboard[1]_prime' := 2_2
'RTL_scoreboard[2]' := 0_2
'RTL_scoreboard[2]_prime' := 0_2
'RTL_scoreboard[3]' := 0_2
'RTL_scoreboard[3]_prime' := 0_2
ILA___COUNTER_start__n3 := 1_8
ILA___COUNTER_start__n3_prime := 1_8
ILA_r0 := 0_8
ILA_r01 := 0_8
ILA_r0_prime := 0_8
ILA_r0_randinit := 128_8
ILA_r1 := 0_8
ILA_r11 := 0_8
ILA_r1_prime := 255_8
ILA_r1_randinit := 0_8
ILA_r2 := 0_8
ILA_r21 := 0_8
ILA_r2_prime := 0_8
ILA_r2_randinit := 128_8
ILA_r3 := 0_8
ILA_r31 := 0_8
ILA_r3_prime := 0_8
ILA_r3_randinit := 128_8
RTL_ex_wb_rd := 1_2
RTL_ex_wb_rd_prime := 3_2
RTL_ex_wb_reg_wen := 0_1
RTL_ex_wb_reg_wen_prime := 0_1
RTL_ex_wb_val := 255_8
RTL_ex_wb_val_prime := 112_8
RTL_ex_wb_valid := 1_1
RTL_ex_wb_valid_prime := 1_1
RTL_id_ex_op := 3_2
RTL_id_ex_op_prime := 3_2
RTL_id_ex_operand1 := 255_8
RTL_id_ex_operand1_prime := 0_8
RTL_id_ex_operand2 := 143_8
RTL_id_ex_operand2_prime := 34_8
RTL_id_ex_rd := 3_2
RTL_id_ex_rd_prime := 1_2
RTL_id_ex_reg_wen := 0_1
RTL_id_ex_reg_wen_prime := 1_1
RTL_id_ex_valid := 1_1
RTL_id_ex_valid_prime := 1_1
RTL_if_id_inst := 249_8
RTL_if_id_inst_prime := 209_8
RTL_if_id_valid := 1_1
RTL_if_id_valid_prime := 1_1
__2ndENDED__ := 0_1
__2ndENDED___prime := 0_1
__CYCLE_CNT__ := 127_8
__CYCLE_CNT___prime := 128_8
__ENDED__ := 0_1
__ENDED___prime := 0_1
__ILA_I_inst := 209_8
__ILA_I_inst_prime := 192_8
__RESETED__ := 1_1
__RESETED__1 := 1_1
__RESETED___prime := 1_1
__STARTED__ := 0_1
__STARTED__1 := 0_1
__STARTED___prime := 1_1
__START__ := 1_1
__START__1 := 1_1
__START___prime := 0_1
__VLG_I_inst := 209_8
__VLG_I_inst_prime := 192_8
__VLG_I_inst_valid := 1_1
__VLG_I_inst_valid_prime := 1_1
__VLG_I_stallex := 0_1
__VLG_I_stallexX1 := 0_1
__VLG_I_stallex_prime := 0_1
__VLG_I_stallwb := 0_1
__VLG_I_stallwbX1 := 0_1
__VLG_I_stallwb_prime := 0_1
____auxvar0__recorder_init__ := 128_8
____auxvar1__recorder_init__ := 128_8
____auxvar2__recorder_init__ := 128_8
____auxvar3__recorder_init__ := 128_8
__auxvar0__recorder := 0_8
__auxvar0__recorder1 := 0_8
__auxvar0__recorder_prime := 0_8
__auxvar0__recorder_sn_condmet := 0_1
__auxvar0__recorder_sn_condmet1 := 0_1
__auxvar0__recorder_sn_condmet_prime := 0_1
__auxvar0__recorder_sn_vhold := 0_8
__auxvar0__recorder_sn_vhold_prime := 0_8
__auxvar1__recorder := 0_8
__auxvar1__recorder1 := 0_8
__auxvar1__recorder_prime := 0_8
__auxvar1__recorder_sn_condmet := 0_1
__auxvar1__recorder_sn_condmet1 := 0_1
__auxvar1__recorder_sn_condmet_prime := 0_1
__auxvar1__recorder_sn_vhold := 0_8
__auxvar1__recorder_sn_vhold_prime := 0_8
__auxvar2__recorder := 0_8
__auxvar2__recorder1 := 0_8
__auxvar2__recorder_prime := 0_8
__auxvar2__recorder_sn_condmet := 0_1
__auxvar2__recorder_sn_condmet1 := 0_1
__auxvar2__recorder_sn_condmet_prime := 0_1
__auxvar2__recorder_sn_vhold := 0_8
__auxvar2__recorder_sn_vhold_prime := 0_8
__auxvar3__recorder := 0_8
__auxvar3__recorder1 := 0_8
__auxvar3__recorder_prime := 0_8
__auxvar3__recorder_sn_condmet := 0_1
__auxvar3__recorder_sn_condmet1 := 0_1
__auxvar3__recorder_sn_condmet_prime := 0_1
__auxvar3__recorder_sn_vhold := 0_8
__auxvar3__recorder_sn_vhold_prime := 0_8
aux0 := 0_8
aux1 := 0_8
aux2 := 0_8
aux3 := 0_8
dummy_reset := 0_1
dummy_resetX1 := 0_1
dummy_reset_prime := 0_1
ex_val := 255_8
ex_val_next := 255_8
ila_inst := 209_8
ila_inst_next := 209_8
inst := 209_8
inst_id := 249_8
inst_id_next := 249_8
inst_next := 209_8
inst_v := 1_1
inst_v_next := 1_1
op := 3_2
op_next := 3_2
oper1 := 255_8
oper1_next := 255_8
oper2 := 143_8
oper2_next := 143_8
rd1 := 3_2
rd1_next := 3_2
rd2 := 1_2
rd2_next := 1_2
reg0 := 34_8
reg0_next := 34_8
reg1 := 255_8
reg1_next := 255_8
reg2 := 34_8
reg2_next := 34_8
reg3 := 0_8
reg3_next := 0_8
rst := 0_1
s0 := 0_2
s0_next := 0_2
s1 := 0_2
s1_next := 0_2
s2 := 0_2
s2_next := 0_2
s3 := 0_2
s3_next := 0_2
stage_tracker_ex_wb_iuv := 0_1
stage_tracker_ex_wb_iuv1 := 0_1
stage_tracker_ex_wb_iuv_prime := 0_1
stage_tracker_id_ex_iuv := 0_1
stage_tracker_id_ex_iuv_prime := 0_1
stage_tracker_if_id_iuv := 0_1
stage_tracker_if_id_iuv_prime := 1_1
stage_tracker_wb_iuv := 0_1
stage_tracker_wb_iuv_prime := 0_1
v0 := 1_1
v0_next := 1_1
v1 := 1_1
v1_next := 1_1
v2 := 1_1
v2_next := 1_1
w1 := 0_1
w1_next := 0_1
w2 := 0_1
w2_next := 0_1
x0 := 0_8
x1 := 0_8
x2 := 0_8
x3 := 0_8
[(v0 = 1_1), (v1 = 1_1), (v2 = 1_1)]
start: 1
0
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

1
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

2
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

3
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

4
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

5
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

6
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

7
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

8
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

9
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

10
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

11
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

12
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

13
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

14
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

15
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

16
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

17
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

18
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (__VLG_I_inst_valid = inst_v)) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18]


inv_check: False
counter example (inv check)
 'RTL_registers[0]' := 0_8
'RTL_registers[0]_prime' := 0_8
'RTL_registers[1]' := 6_8
'RTL_registers[1]_prime' := 6_8
'RTL_registers[2]' := 6_8
'RTL_registers[2]_prime' := 6_8
'RTL_registers[3]' := 0_8
'RTL_registers[3]_prime' := 0_8
'RTL_scoreboard[0]' := 0_2
'RTL_scoreboard[0]_prime' := 0_2
'RTL_scoreboard[1]' := 0_2
'RTL_scoreboard[1]_prime' := 0_2
'RTL_scoreboard[2]' := 2_2
'RTL_scoreboard[2]_prime' := 2_2
'RTL_scoreboard[3]' := 0_2
'RTL_scoreboard[3]_prime' := 0_2
ILA___COUNTER_start__n3 := 1_8
ILA___COUNTER_start__n3_prime := 1_8
ILA_r0 := 0_8
ILA_r01 := 0_8
ILA_r0_prime := 0_8
ILA_r0_randinit := 128_8
ILA_r1 := 0_8
ILA_r11 := 0_8
ILA_r1_prime := 0_8
ILA_r1_randinit := 128_8
ILA_r2 := 0_8
ILA_r21 := 0_8
ILA_r2_prime := 255_8
ILA_r2_randinit := 0_8
ILA_r3 := 0_8
ILA_r31 := 0_8
ILA_r3_prime := 0_8
ILA_r3_randinit := 128_8
RTL_ex_wb_rd := 2_2
RTL_ex_wb_rd_prime := 2_2
RTL_ex_wb_reg_wen := 1_1
RTL_ex_wb_reg_wen_prime := 1_1
RTL_ex_wb_val := 6_8
RTL_ex_wb_val_prime := 6_8
RTL_ex_wb_valid := 0_1
RTL_ex_wb_valid_prime := 0_1
RTL_id_ex_op := 1_2
RTL_id_ex_op_prime := 1_2
RTL_id_ex_operand1 := 6_8
RTL_id_ex_operand1_prime := 6_8
RTL_id_ex_operand2 := 0_8
RTL_id_ex_operand2_prime := 0_8
RTL_id_ex_rd := 2_2
RTL_id_ex_rd_prime := 2_2
RTL_id_ex_reg_wen := 1_1
RTL_id_ex_reg_wen_prime := 1_1
RTL_id_ex_valid := 1_1
RTL_id_ex_valid_prime := 1_1
RTL_if_id_inst := 154_8
RTL_if_id_inst_prime := 210_8
RTL_if_id_valid := 0_1
RTL_if_id_valid_prime := 1_1
__2ndENDED__ := 0_1
__2ndENDED___prime := 0_1
__CYCLE_CNT__ := 127_8
__CYCLE_CNT___prime := 128_8
__ENDED__ := 0_1
__ENDED___prime := 0_1
__ILA_I_inst := 210_8
__ILA_I_inst_prime := 192_8
__RESETED__ := 1_1
__RESETED__1 := 1_1
__RESETED___prime := 1_1
__STARTED__ := 0_1
__STARTED__1 := 0_1
__STARTED___prime := 1_1
__START__ := 1_1
__START__1 := 1_1
__START___prime := 0_1
__VLG_I_inst := 210_8
__VLG_I_inst_prime := 192_8
__VLG_I_inst_valid := 1_1
__VLG_I_inst_valid_prime := 1_1
__VLG_I_stallex := 1_1
__VLG_I_stallexX1 := 0_1
__VLG_I_stallex_prime := 0_1
__VLG_I_stallwb := 0_1
__VLG_I_stallwbX1 := 0_1
__VLG_I_stallwb_prime := 0_1
____auxvar0__recorder_init__ := 128_8
____auxvar1__recorder_init__ := 128_8
____auxvar2__recorder_init__ := 128_8
____auxvar3__recorder_init__ := 128_8
__auxvar0__recorder := 0_8
__auxvar0__recorder1 := 0_8
__auxvar0__recorder_prime := 0_8
__auxvar0__recorder_sn_condmet := 0_1
__auxvar0__recorder_sn_condmet1 := 0_1
__auxvar0__recorder_sn_condmet_prime := 0_1
__auxvar0__recorder_sn_vhold := 0_8
__auxvar0__recorder_sn_vhold_prime := 0_8
__auxvar1__recorder := 0_8
__auxvar1__recorder1 := 0_8
__auxvar1__recorder_prime := 0_8
__auxvar1__recorder_sn_condmet := 0_1
__auxvar1__recorder_sn_condmet1 := 0_1
__auxvar1__recorder_sn_condmet_prime := 0_1
__auxvar1__recorder_sn_vhold := 0_8
__auxvar1__recorder_sn_vhold_prime := 0_8
__auxvar2__recorder := 0_8
__auxvar2__recorder1 := 0_8
__auxvar2__recorder_prime := 0_8
__auxvar2__recorder_sn_condmet := 0_1
__auxvar2__recorder_sn_condmet1 := 0_1
__auxvar2__recorder_sn_condmet_prime := 0_1
__auxvar2__recorder_sn_vhold := 0_8
__auxvar2__recorder_sn_vhold_prime := 0_8
__auxvar3__recorder := 0_8
__auxvar3__recorder1 := 0_8
__auxvar3__recorder_prime := 0_8
__auxvar3__recorder_sn_condmet := 0_1
__auxvar3__recorder_sn_condmet1 := 0_1
__auxvar3__recorder_sn_condmet_prime := 0_1
__auxvar3__recorder_sn_vhold := 0_8
__auxvar3__recorder_sn_vhold_prime := 0_8
aux0 := 0_8
aux1 := 0_8
aux2 := 0_8
aux3 := 0_8
dummy_reset := 0_1
dummy_resetX1 := 0_1
dummy_reset_prime := 0_1
ex_val := 6_8
ex_val_next := 6_8
ila_inst := 210_8
ila_inst_next := 210_8
inst := 210_8
inst_id := 154_8
inst_id_next := 154_8
inst_next := 210_8
inst_v := 1_1
inst_v_next := 1_1
op := 1_2
op_next := 1_2
oper1 := 6_8
oper1_next := 6_8
oper2 := 0_8
oper2_next := 0_8
rd1 := 2_2
rd1_next := 2_2
rd2 := 2_2
rd2_next := 2_2
reg0 := 0_8
reg0_next := 0_8
reg1 := 6_8
reg1_next := 6_8
reg2 := 6_8
reg2_next := 6_8
reg3 := 0_8
reg3_next := 0_8
rst := 0_1
s0 := 0_2
s0_next := 0_2
s1 := 0_2
s1_next := 0_2
s2 := 2_2
s2_next := 2_2
s3 := 0_2
s3_next := 0_2
stage_tracker_ex_wb_iuv := 0_1
stage_tracker_ex_wb_iuv1 := 0_1
stage_tracker_ex_wb_iuv_prime := 0_1
stage_tracker_id_ex_iuv := 0_1
stage_tracker_id_ex_iuv_prime := 0_1
stage_tracker_if_id_iuv := 0_1
stage_tracker_if_id_iuv_prime := 1_1
stage_tracker_wb_iuv := 0_1
stage_tracker_wb_iuv_prime := 0_1
v0 := 0_1
v0_next := 0_1
v1 := 1_1
v1_next := 1_1
v2 := 0_1
v2_next := 0_1
w1 := 1_1
w1_next := 1_1
w2 := 1_1
w2_next := 1_1
x0 := 0_8
x1 := 0_8
x2 := 0_8
x3 := 0_8
[(v0 = 0_1), (v1 = 1_1), (v2 = 0_1)]
start: 1
0
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

1
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

2
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

3
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

4
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

5
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

6
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

7
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

8
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

9
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

10
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

11
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

12
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

13
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

14
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

15
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

16
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

17
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

18
((__START__ = 1_1) -> ((((... & ...) & (... = ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18]


inv_check: False
counter example (inv check)
 'RTL_registers[0]' := 255_8
'RTL_registers[0]_prime' := 255_8
'RTL_registers[1]' := 125_8
'RTL_registers[1]_prime' := 125_8
'RTL_registers[2]' := 0_8
'RTL_registers[2]_prime' := 0_8
'RTL_registers[3]' := 128_8
'RTL_registers[3]_prime' := 128_8
'RTL_scoreboard[0]' := 1_2
'RTL_scoreboard[0]_prime' := 1_2
'RTL_scoreboard[1]' := 2_2
'RTL_scoreboard[1]_prime' := 2_2
'RTL_scoreboard[2]' := 0_2
'RTL_scoreboard[2]_prime' := 0_2
'RTL_scoreboard[3]' := 0_2
'RTL_scoreboard[3]_prime' := 0_2
ILA___COUNTER_start__n3 := 1_8
ILA___COUNTER_start__n3_prime := 1_8
ILA_r0 := 0_8
ILA_r01 := 0_8
ILA_r0_prime := 255_8
ILA_r0_randinit := 0_8
ILA_r1 := 32_8
ILA_r11 := 0_8
ILA_r1_prime := 32_8
ILA_r1_randinit := 0_8
ILA_r2 := 0_8
ILA_r21 := 0_8
ILA_r2_prime := 0_8
ILA_r2_randinit := 128_8
ILA_r3 := 0_8
ILA_r31 := 0_8
ILA_r3_prime := 0_8
ILA_r3_randinit := 128_8
RTL_ex_wb_rd := 0_2
RTL_ex_wb_rd_prime := 0_2
RTL_ex_wb_reg_wen := 1_1
RTL_ex_wb_reg_wen_prime := 1_1
RTL_ex_wb_val := 255_8
RTL_ex_wb_val_prime := 255_8
RTL_ex_wb_valid := 1_1
RTL_ex_wb_valid_prime := 1_1
RTL_id_ex_op := 3_2
RTL_id_ex_op_prime := 3_2
RTL_id_ex_operand1 := 255_8
RTL_id_ex_operand1_prime := 255_8
RTL_id_ex_operand2 := 0_8
RTL_id_ex_operand2_prime := 0_8
RTL_id_ex_rd := 1_2
RTL_id_ex_rd_prime := 1_2
RTL_id_ex_reg_wen := 1_1
RTL_id_ex_reg_wen_prime := 1_1
RTL_id_ex_valid := 1_1
RTL_id_ex_valid_prime := 1_1
RTL_if_id_inst := 192_8
RTL_if_id_inst_prime := 216_8
RTL_if_id_valid := 0_1
RTL_if_id_valid_prime := 1_1
__2ndENDED__ := 0_1
__2ndENDED___prime := 0_1
__CYCLE_CNT__ := 127_8
__CYCLE_CNT___prime := 128_8
__ENDED__ := 0_1
__ENDED___prime := 0_1
__ILA_I_inst := 216_8
__ILA_I_inst_prime := 192_8
__RESETED__ := 1_1
__RESETED__1 := 1_1
__RESETED___prime := 1_1
__STARTED__ := 0_1
__STARTED__1 := 0_1
__STARTED___prime := 1_1
__START__ := 1_1
__START__1 := 1_1
__START___prime := 0_1
__VLG_I_inst := 216_8
__VLG_I_inst_prime := 192_8
__VLG_I_inst_valid := 1_1
__VLG_I_inst_valid_prime := 1_1
__VLG_I_stallex := 0_1
__VLG_I_stallexX1 := 0_1
__VLG_I_stallex_prime := 0_1
__VLG_I_stallwb := 1_1
__VLG_I_stallwbX1 := 0_1
__VLG_I_stallwb_prime := 0_1
____auxvar0__recorder_init__ := 128_8
____auxvar1__recorder_init__ := 0_8
____auxvar2__recorder_init__ := 128_8
____auxvar3__recorder_init__ := 128_8
__auxvar0__recorder := 0_8
__auxvar0__recorder1 := 0_8
__auxvar0__recorder_prime := 0_8
__auxvar0__recorder_sn_condmet := 0_1
__auxvar0__recorder_sn_condmet1 := 0_1
__auxvar0__recorder_sn_condmet_prime := 0_1
__auxvar0__recorder_sn_vhold := 0_8
__auxvar0__recorder_sn_vhold_prime := 0_8
__auxvar1__recorder := 32_8
__auxvar1__recorder1 := 0_8
__auxvar1__recorder_prime := 32_8
__auxvar1__recorder_sn_condmet := 0_1
__auxvar1__recorder_sn_condmet1 := 0_1
__auxvar1__recorder_sn_condmet_prime := 0_1
__auxvar1__recorder_sn_vhold := 0_8
__auxvar1__recorder_sn_vhold_prime := 0_8
__auxvar2__recorder := 0_8
__auxvar2__recorder1 := 0_8
__auxvar2__recorder_prime := 0_8
__auxvar2__recorder_sn_condmet := 0_1
__auxvar2__recorder_sn_condmet1 := 0_1
__auxvar2__recorder_sn_condmet_prime := 0_1
__auxvar2__recorder_sn_vhold := 0_8
__auxvar2__recorder_sn_vhold_prime := 0_8
__auxvar3__recorder := 0_8
__auxvar3__recorder1 := 0_8
__auxvar3__recorder_prime := 0_8
__auxvar3__recorder_sn_condmet := 0_1
__auxvar3__recorder_sn_condmet1 := 0_1
__auxvar3__recorder_sn_condmet_prime := 0_1
__auxvar3__recorder_sn_vhold := 0_8
__auxvar3__recorder_sn_vhold_prime := 0_8
aux0 := 0_8
aux1 := 32_8
aux2 := 0_8
aux3 := 0_8
dummy_reset := 0_1
dummy_resetX1 := 0_1
dummy_reset_prime := 0_1
ex_val := 255_8
ex_val_next := 255_8
ila_inst := 216_8
ila_inst_next := 216_8
inst := 216_8
inst_id := 192_8
inst_id_next := 192_8
inst_next := 216_8
inst_v := 1_1
inst_v_next := 1_1
op := 3_2
op_next := 3_2
oper1 := 255_8
oper1_next := 255_8
oper2 := 0_8
oper2_next := 0_8
rd1 := 1_2
rd1_next := 1_2
rd2 := 0_2
rd2_next := 0_2
reg0 := 255_8
reg0_next := 255_8
reg1 := 125_8
reg1_next := 125_8
reg2 := 0_8
reg2_next := 0_8
reg3 := 128_8
reg3_next := 128_8
rst := 0_1
s0 := 1_2
s0_next := 1_2
s1 := 2_2
s1_next := 2_2
s2 := 0_2
s2_next := 0_2
s3 := 0_2
s3_next := 0_2
stage_tracker_ex_wb_iuv := 0_1
stage_tracker_ex_wb_iuv1 := 0_1
stage_tracker_ex_wb_iuv_prime := 0_1
stage_tracker_id_ex_iuv := 0_1
stage_tracker_id_ex_iuv_prime := 0_1
stage_tracker_if_id_iuv := 0_1
stage_tracker_if_id_iuv_prime := 1_1
stage_tracker_wb_iuv := 0_1
stage_tracker_wb_iuv_prime := 0_1
v0 := 0_1
v0_next := 0_1
v1 := 1_1
v1_next := 1_1
v2 := 1_1
v2_next := 1_1
w1 := 1_1
w1_next := 1_1
w2 := 1_1
w2_next := 1_1
x0 := 0_8
x1 := 32_8
x2 := 0_8
x3 := 0_8
[(v0 = 0_1), (v1 = 1_1), (v2 = 1_1)]
start: 1
0
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

1
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

2
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

3
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

4
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

5
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

6
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

7
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

8
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

9
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

10
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

11
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

12
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

13
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

14
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

15
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

16
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

17
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

18
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18]


inv_check: False
counter example (inv check)
 'RTL_registers[0]' := 0_8
'RTL_registers[0]_prime' := 255_8
'RTL_registers[1]' := 0_8
'RTL_registers[1]_prime' := 0_8
'RTL_registers[2]' := 55_8
'RTL_registers[2]_prime' := 55_8
'RTL_registers[3]' := 192_8
'RTL_registers[3]_prime' := 192_8
'RTL_scoreboard[0]' := 1_2
'RTL_scoreboard[0]_prime' := 2_2
'RTL_scoreboard[1]' := 0_2
'RTL_scoreboard[1]_prime' := 0_2
'RTL_scoreboard[2]' := 0_2
'RTL_scoreboard[2]_prime' := 0_2
'RTL_scoreboard[3]' := 0_2
'RTL_scoreboard[3]_prime' := 0_2
ILA___COUNTER_start__n3 := 0_8
ILA___COUNTER_start__n3_prime := 0_8
ILA_r0 := 0_8
ILA_r01 := 0_8
ILA_r0_prime := 0_8
ILA_r0_randinit := 128_8
ILA_r1 := 0_8
ILA_r11 := 0_8
ILA_r1_prime := 0_8
ILA_r1_randinit := 128_8
ILA_r2 := 55_8
ILA_r21 := 0_8
ILA_r2_prime := 55_8
ILA_r2_randinit := 0_8
ILA_r3 := 192_8
ILA_r31 := 0_8
ILA_r3_prime := 192_8
ILA_r3_randinit := 0_8
RTL_ex_wb_rd := 0_2
RTL_ex_wb_rd_prime := 0_2
RTL_ex_wb_reg_wen := 1_1
RTL_ex_wb_reg_wen_prime := 1_1
RTL_ex_wb_val := 255_8
RTL_ex_wb_val_prime := 255_8
RTL_ex_wb_valid := 1_1
RTL_ex_wb_valid_prime := 0_1
RTL_id_ex_op := 3_2
RTL_id_ex_op_prime := 3_2
RTL_id_ex_operand1 := 55_8
RTL_id_ex_operand1_prime := 192_8
RTL_id_ex_operand2 := 55_8
RTL_id_ex_operand2_prime := 255_8
RTL_id_ex_rd := 1_2
RTL_id_ex_rd_prime := 0_2
RTL_id_ex_reg_wen := 1_1
RTL_id_ex_reg_wen_prime := 1_1
RTL_id_ex_valid := 0_1
RTL_id_ex_valid_prime := 1_1
RTL_if_id_inst := 240_8
RTL_if_id_inst_prime := 240_8
RTL_if_id_valid := 1_1
RTL_if_id_valid_prime := 0_1
__2ndENDED__ := 0_1
__2ndENDED___prime := 0_1
__CYCLE_CNT__ := 127_8
__CYCLE_CNT___prime := 128_8
__ENDED__ := 0_1
__ENDED___prime := 0_1
__ILA_I_inst := 0_8
__ILA_I_inst_prime := 192_8
__RESETED__ := 1_1
__RESETED__1 := 1_1
__RESETED___prime := 1_1
__STARTED__ := 1_1
__STARTED__1 := 0_1
__STARTED___prime := 1_1
__START__ := 0_1
__START__1 := 1_1
__START___prime := 0_1
__VLG_I_inst := 0_8
__VLG_I_inst_prime := 192_8
__VLG_I_inst_valid := 0_1
__VLG_I_inst_valid_prime := 1_1
__VLG_I_stallex := 1_1
__VLG_I_stallexX1 := 0_1
__VLG_I_stallex_prime := 0_1
__VLG_I_stallwb := 0_1
__VLG_I_stallwbX1 := 0_1
__VLG_I_stallwb_prime := 0_1
____auxvar0__recorder_init__ := 128_8
____auxvar1__recorder_init__ := 128_8
____auxvar2__recorder_init__ := 0_8
____auxvar3__recorder_init__ := 0_8
__auxvar0__recorder := 0_8
__auxvar0__recorder1 := 0_8
__auxvar0__recorder_prime := 0_8
__auxvar0__recorder_sn_condmet := 0_1
__auxvar0__recorder_sn_condmet1 := 0_1
__auxvar0__recorder_sn_condmet_prime := 1_1
__auxvar0__recorder_sn_vhold := 0_8
__auxvar0__recorder_sn_vhold_prime := 0_8
__auxvar1__recorder := 0_8
__auxvar1__recorder1 := 0_8
__auxvar1__recorder_prime := 0_8
__auxvar1__recorder_sn_condmet := 0_1
__auxvar1__recorder_sn_condmet1 := 0_1
__auxvar1__recorder_sn_condmet_prime := 1_1
__auxvar1__recorder_sn_vhold := 0_8
__auxvar1__recorder_sn_vhold_prime := 0_8
__auxvar2__recorder := 55_8
__auxvar2__recorder1 := 0_8
__auxvar2__recorder_prime := 55_8
__auxvar2__recorder_sn_condmet := 0_1
__auxvar2__recorder_sn_condmet1 := 0_1
__auxvar2__recorder_sn_condmet_prime := 1_1
__auxvar2__recorder_sn_vhold := 55_8
__auxvar2__recorder_sn_vhold_prime := 55_8
__auxvar3__recorder := 192_8
__auxvar3__recorder1 := 0_8
__auxvar3__recorder_prime := 192_8
__auxvar3__recorder_sn_condmet := 0_1
__auxvar3__recorder_sn_condmet1 := 0_1
__auxvar3__recorder_sn_condmet_prime := 1_1
__auxvar3__recorder_sn_vhold := 192_8
__auxvar3__recorder_sn_vhold_prime := 192_8
aux0 := 0_8
aux1 := 0_8
aux2 := 55_8
aux3 := 192_8
dummy_reset := 0_1
dummy_resetX1 := 0_1
dummy_reset_prime := 0_1
ex_val := 0_8
ex_val_next := 0_8
ila_inst := 240_8
ila_inst_next := 240_8
inst := 240_8
inst_id := 233_8
inst_id_next := 233_8
inst_next := 240_8
inst_v := 1_1
inst_v_next := 1_1
op := 1_2
op_next := 1_2
oper1 := 128_8
oper1_next := 128_8
oper2 := 183_8
oper2_next := 183_8
rd1 := 0_2
rd1_next := 0_2
rd2 := 0_2
rd2_next := 0_2
reg0 := 63_8
reg0_next := 63_8
reg1 := 0_8
reg1_next := 0_8
reg2 := 55_8
reg2_next := 55_8
reg3 := 192_8
reg3_next := 192_8
rst := 0_1
s0 := 1_2
s0_next := 1_2
s1 := 0_2
s1_next := 0_2
s2 := 0_2
s2_next := 0_2
s3 := 0_2
s3_next := 0_2
stage_tracker_ex_wb_iuv := 1_1
stage_tracker_ex_wb_iuv1 := 0_1
stage_tracker_ex_wb_iuv_prime := 0_1
stage_tracker_id_ex_iuv := 0_1
stage_tracker_id_ex_iuv_prime := 0_1
stage_tracker_if_id_iuv := 0_1
stage_tracker_if_id_iuv_prime := 0_1
stage_tracker_wb_iuv := 0_1
stage_tracker_wb_iuv_prime := 1_1
v0 := 1_1
v0_next := 1_1
v1 := 0_1
v1_next := 0_1
v2 := 1_1
v2_next := 1_1
w1 := 1_1
w1_next := 1_1
w2 := 1_1
w2_next := 1_1
x0 := 0_8
x1 := 0_8
x2 := 55_8
x3 := 192_8
[(v0 = 1_1), (v1 = 0_1), (v2 = 1_1)]
ppl_stage_wb: 1
0
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

1
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

2
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

3
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

4
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

5
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

6
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

7
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

8
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

9
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

10
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

11
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

12
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

13
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

14
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

15
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

16
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

17
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

18
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

[0, 1, 2, 3, 4, 5, 6, 7, 8]
0
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

1
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

2
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

3
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

4
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

5
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

6
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

7
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

8
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

9
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

10
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

11
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

12
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

13
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

14
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

15
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

16
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

17
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

18
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

[0, 1, 2, 3, 4, 5, 6, 7, 8]


inv_check: False
counter example (inv check)
 'RTL_registers[0]' := 0_8
'RTL_registers[0]_prime' := 0_8
'RTL_registers[1]' := 0_8
'RTL_registers[1]_prime' := 0_8
'RTL_registers[2]' := 128_8
'RTL_registers[2]_prime' := 128_8
'RTL_registers[3]' := 0_8
'RTL_registers[3]_prime' := 0_8
'RTL_scoreboard[0]' := 0_2
'RTL_scoreboard[0]_prime' := 2_2
'RTL_scoreboard[1]' := 0_2
'RTL_scoreboard[1]_prime' := 0_2
'RTL_scoreboard[2]' := 0_2
'RTL_scoreboard[2]_prime' := 0_2
'RTL_scoreboard[3]' := 0_2
'RTL_scoreboard[3]_prime' := 0_2
ILA___COUNTER_start__n3 := 1_8
ILA___COUNTER_start__n3_prime := 1_8
ILA_r0 := 128_8
ILA_r01 := 0_8
ILA_r0_prime := 128_8
ILA_r0_randinit := 0_8
ILA_r1 := 230_8
ILA_r11 := 0_8
ILA_r1_prime := 230_8
ILA_r1_randinit := 0_8
ILA_r2 := 0_8
ILA_r21 := 0_8
ILA_r2_prime := 0_8
ILA_r2_randinit := 128_8
ILA_r3 := 0_8
ILA_r31 := 0_8
ILA_r3_prime := 127_8
ILA_r3_randinit := 0_8
RTL_ex_wb_rd := 3_2
RTL_ex_wb_rd_prime := 3_2
RTL_ex_wb_reg_wen := 0_1
RTL_ex_wb_reg_wen_prime := 0_1
RTL_ex_wb_val := 0_8
RTL_ex_wb_val_prime := 0_8
RTL_ex_wb_valid := 1_1
RTL_ex_wb_valid_prime := 1_1
RTL_id_ex_op := 2_2
RTL_id_ex_op_prime := 1_2
RTL_id_ex_operand1 := 128_8
RTL_id_ex_operand1_prime := 128_8
RTL_id_ex_operand2 := 128_8
RTL_id_ex_operand2_prime := 128_8
RTL_id_ex_rd := 3_2
RTL_id_ex_rd_prime := 0_2
RTL_id_ex_reg_wen := 1_1
RTL_id_ex_reg_wen_prime := 1_1
RTL_id_ex_valid := 0_1
RTL_id_ex_valid_prime := 1_1
RTL_if_id_inst := 104_8
RTL_if_id_inst_prime := 195_8
RTL_if_id_valid := 1_1
RTL_if_id_valid_prime := 1_1
__2ndENDED__ := 0_1
__2ndENDED___prime := 0_1
__CYCLE_CNT__ := 127_8
__CYCLE_CNT___prime := 128_8
__ENDED__ := 0_1
__ENDED___prime := 0_1
__ILA_I_inst := 195_8
__ILA_I_inst_prime := 192_8
__RESETED__ := 1_1
__RESETED__1 := 1_1
__RESETED___prime := 1_1
__STARTED__ := 0_1
__STARTED__1 := 0_1
__STARTED___prime := 1_1
__START__ := 1_1
__START__1 := 1_1
__START___prime := 0_1
__VLG_I_inst := 195_8
__VLG_I_inst_prime := 192_8
__VLG_I_inst_valid := 1_1
__VLG_I_inst_valid_prime := 1_1
__VLG_I_stallex := 0_1
__VLG_I_stallexX1 := 0_1
__VLG_I_stallex_prime := 0_1
__VLG_I_stallwb := 1_1
__VLG_I_stallwbX1 := 0_1
__VLG_I_stallwb_prime := 0_1
____auxvar0__recorder_init__ := 0_8
____auxvar1__recorder_init__ := 0_8
____auxvar2__recorder_init__ := 128_8
____auxvar3__recorder_init__ := 128_8
__auxvar0__recorder := 128_8
__auxvar0__recorder1 := 0_8
__auxvar0__recorder_prime := 128_8
__auxvar0__recorder_sn_condmet := 0_1
__auxvar0__recorder_sn_condmet1 := 0_1
__auxvar0__recorder_sn_condmet_prime := 0_1
__auxvar0__recorder_sn_vhold := 128_8
__auxvar0__recorder_sn_vhold_prime := 128_8
__auxvar1__recorder := 230_8
__auxvar1__recorder1 := 0_8
__auxvar1__recorder_prime := 230_8
__auxvar1__recorder_sn_condmet := 0_1
__auxvar1__recorder_sn_condmet1 := 0_1
__auxvar1__recorder_sn_condmet_prime := 0_1
__auxvar1__recorder_sn_vhold := 230_8
__auxvar1__recorder_sn_vhold_prime := 230_8
__auxvar2__recorder := 0_8
__auxvar2__recorder1 := 0_8
__auxvar2__recorder_prime := 0_8
__auxvar2__recorder_sn_condmet := 0_1
__auxvar2__recorder_sn_condmet1 := 0_1
__auxvar2__recorder_sn_condmet_prime := 0_1
__auxvar2__recorder_sn_vhold := 0_8
__auxvar2__recorder_sn_vhold_prime := 0_8
__auxvar3__recorder := 0_8
__auxvar3__recorder1 := 0_8
__auxvar3__recorder_prime := 0_8
__auxvar3__recorder_sn_condmet := 0_1
__auxvar3__recorder_sn_condmet1 := 0_1
__auxvar3__recorder_sn_condmet_prime := 0_1
__auxvar3__recorder_sn_vhold := 0_8
__auxvar3__recorder_sn_vhold_prime := 0_8
aux0 := 128_8
aux1 := 230_8
aux2 := 0_8
aux3 := 0_8
dummy_reset := 0_1
dummy_resetX1 := 0_1
dummy_reset_prime := 0_1
ex_val := 0_8
ex_val_next := 0_8
ila_inst := 195_8
ila_inst_next := 195_8
inst := 195_8
inst_id := 104_8
inst_id_next := 104_8
inst_next := 195_8
inst_v := 1_1
inst_v_next := 1_1
op := 2_2
op_next := 2_2
oper1 := 128_8
oper1_next := 128_8
oper2 := 128_8
oper2_next := 128_8
rd1 := 3_2
rd1_next := 3_2
rd2 := 3_2
rd2_next := 3_2
reg0 := 0_8
reg0_next := 0_8
reg1 := 0_8
reg1_next := 0_8
reg2 := 128_8
reg2_next := 128_8
reg3 := 0_8
reg3_next := 0_8
rst := 0_1
s0 := 0_2
s0_next := 0_2
s1 := 0_2
s1_next := 0_2
s2 := 0_2
s2_next := 0_2
s3 := 0_2
s3_next := 0_2
stage_tracker_ex_wb_iuv := 0_1
stage_tracker_ex_wb_iuv1 := 0_1
stage_tracker_ex_wb_iuv_prime := 0_1
stage_tracker_id_ex_iuv := 0_1
stage_tracker_id_ex_iuv_prime := 0_1
stage_tracker_if_id_iuv := 0_1
stage_tracker_if_id_iuv_prime := 1_1
stage_tracker_wb_iuv := 0_1
stage_tracker_wb_iuv_prime := 0_1
v0 := 1_1
v0_next := 1_1
v1 := 0_1
v1_next := 0_1
v2 := 1_1
v2_next := 1_1
w1 := 1_1
w1_next := 1_1
w2 := 0_1
w2_next := 0_1
x0 := 128_8
x1 := 230_8
x2 := 0_8
x3 := 0_8
[(v0 = 1_1), (v1 = 0_1), (v2 = 1_1)]
start: 1
0
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

1
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

2
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

3
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

4
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

5
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

6
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

7
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

8
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

9
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

10
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

11
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

12
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

13
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

14
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

15
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

16
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

17
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

18
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

[9, 10, 11, 12, 13, 14, 15, 16, 17, 18]


inv_check: False
counter example (inv check)
 'RTL_registers[0]' := 8_8
'RTL_registers[0]_prime' := 8_8
'RTL_registers[1]' := 240_8
'RTL_registers[1]_prime' := 255_8
'RTL_registers[2]' := 0_8
'RTL_registers[2]_prime' := 0_8
'RTL_registers[3]' := 0_8
'RTL_registers[3]_prime' := 0_8
'RTL_scoreboard[0]' := 0_2
'RTL_scoreboard[0]_prime' := 0_2
'RTL_scoreboard[1]' := 1_2
'RTL_scoreboard[1]_prime' := 2_2
'RTL_scoreboard[2]' := 0_2
'RTL_scoreboard[2]_prime' := 0_2
'RTL_scoreboard[3]' := 0_2
'RTL_scoreboard[3]_prime' := 0_2
ILA___COUNTER_start__n3 := 0_8
ILA___COUNTER_start__n3_prime := 0_8
ILA_r0 := 8_8
ILA_r01 := 0_8
ILA_r0_prime := 8_8
ILA_r0_randinit := 0_8
ILA_r1 := 240_8
ILA_r11 := 0_8
ILA_r1_prime := 240_8
ILA_r1_randinit := 0_8
ILA_r2 := 0_8
ILA_r21 := 0_8
ILA_r2_prime := 0_8
ILA_r2_randinit := 128_8
ILA_r3 := 0_8
ILA_r31 := 0_8
ILA_r3_prime := 0_8
ILA_r3_randinit := 128_8
RTL_ex_wb_rd := 1_2
RTL_ex_wb_rd_prime := 1_2
RTL_ex_wb_reg_wen := 1_1
RTL_ex_wb_reg_wen_prime := 0_1
RTL_ex_wb_val := 255_8
RTL_ex_wb_val_prime := 8_8
RTL_ex_wb_valid := 1_1
RTL_ex_wb_valid_prime := 1_1
RTL_id_ex_op := 2_2
RTL_id_ex_op_prime := 3_2
RTL_id_ex_operand1 := 8_8
RTL_id_ex_operand1_prime := 0_8
RTL_id_ex_operand2 := 0_8
RTL_id_ex_operand2_prime := 255_8
RTL_id_ex_rd := 1_2
RTL_id_ex_rd_prime := 1_2
RTL_id_ex_reg_wen := 0_1
RTL_id_ex_reg_wen_prime := 1_1
RTL_id_ex_valid := 1_1
RTL_id_ex_valid_prime := 1_1
RTL_if_id_inst := 245_8
RTL_if_id_inst_prime := 245_8
RTL_if_id_valid := 1_1
RTL_if_id_valid_prime := 1_1
__2ndENDED__ := 0_1
__2ndENDED___prime := 0_1
__CYCLE_CNT__ := 127_8
__CYCLE_CNT___prime := 128_8
__ENDED__ := 0_1
__ENDED___prime := 0_1
__ILA_I_inst := 0_8
__ILA_I_inst_prime := 192_8
__RESETED__ := 1_1
__RESETED__1 := 1_1
__RESETED___prime := 1_1
__STARTED__ := 1_1
__STARTED__1 := 0_1
__STARTED___prime := 1_1
__START__ := 0_1
__START__1 := 1_1
__START___prime := 0_1
__VLG_I_inst := 245_8
__VLG_I_inst_prime := 192_8
__VLG_I_inst_valid := 1_1
__VLG_I_inst_valid_prime := 1_1
__VLG_I_stallex := 0_1
__VLG_I_stallexX1 := 0_1
__VLG_I_stallex_prime := 0_1
__VLG_I_stallwb := 0_1
__VLG_I_stallwbX1 := 0_1
__VLG_I_stallwb_prime := 0_1
____auxvar0__recorder_init__ := 0_8
____auxvar1__recorder_init__ := 0_8
____auxvar2__recorder_init__ := 128_8
____auxvar3__recorder_init__ := 128_8
__auxvar0__recorder := 8_8
__auxvar0__recorder1 := 0_8
__auxvar0__recorder_prime := 8_8
__auxvar0__recorder_sn_condmet := 0_1
__auxvar0__recorder_sn_condmet1 := 0_1
__auxvar0__recorder_sn_condmet_prime := 1_1
__auxvar0__recorder_sn_vhold := 8_8
__auxvar0__recorder_sn_vhold_prime := 8_8
__auxvar1__recorder := 240_8
__auxvar1__recorder1 := 0_8
__auxvar1__recorder_prime := 240_8
__auxvar1__recorder_sn_condmet := 0_1
__auxvar1__recorder_sn_condmet1 := 0_1
__auxvar1__recorder_sn_condmet_prime := 1_1
__auxvar1__recorder_sn_vhold := 240_8
__auxvar1__recorder_sn_vhold_prime := 240_8
__auxvar2__recorder := 0_8
__auxvar2__recorder1 := 0_8
__auxvar2__recorder_prime := 0_8
__auxvar2__recorder_sn_condmet := 0_1
__auxvar2__recorder_sn_condmet1 := 0_1
__auxvar2__recorder_sn_condmet_prime := 1_1
__auxvar2__recorder_sn_vhold := 0_8
__auxvar2__recorder_sn_vhold_prime := 0_8
__auxvar3__recorder := 0_8
__auxvar3__recorder1 := 0_8
__auxvar3__recorder_prime := 0_8
__auxvar3__recorder_sn_condmet := 0_1
__auxvar3__recorder_sn_condmet1 := 0_1
__auxvar3__recorder_sn_condmet_prime := 1_1
__auxvar3__recorder_sn_vhold := 0_8
__auxvar3__recorder_sn_vhold_prime := 0_8
aux0 := 8_8
aux1 := 240_8
aux2 := 0_8
aux3 := 0_8
dummy_reset := 0_1
dummy_resetX1 := 0_1
dummy_reset_prime := 0_1
ex_val := 0_8
ex_val_next := 0_8
ila_inst := 245_8
ila_inst_next := 245_8
inst := 245_8
inst_id := 160_8
inst_id_next := 160_8
inst_next := 245_8
inst_v := 1_1
inst_v_next := 1_1
op := 1_2
op_next := 1_2
oper1 := 128_8
oper1_next := 128_8
oper2 := 136_8
oper2_next := 136_8
rd1 := 1_2
rd1_next := 1_2
rd2 := 1_2
rd2_next := 1_2
reg0 := 0_8
reg0_next := 0_8
reg1 := 240_8
reg1_next := 240_8
reg2 := 0_8
reg2_next := 0_8
reg3 := 0_8
reg3_next := 0_8
rst := 0_1
s0 := 0_2
s0_next := 0_2
s1 := 0_2
s1_next := 0_2
s2 := 0_2
s2_next := 0_2
s3 := 0_2
s3_next := 0_2
stage_tracker_ex_wb_iuv := 1_1
stage_tracker_ex_wb_iuv1 := 0_1
stage_tracker_ex_wb_iuv_prime := 0_1
stage_tracker_id_ex_iuv := 0_1
stage_tracker_id_ex_iuv_prime := 0_1
stage_tracker_if_id_iuv := 0_1
stage_tracker_if_id_iuv_prime := 0_1
stage_tracker_wb_iuv := 0_1
stage_tracker_wb_iuv_prime := 1_1
v0 := 1_1
v0_next := 1_1
v1 := 0_1
v1_next := 0_1
v2 := 0_1
v2_next := 0_1
w1 := 0_1
w1_next := 0_1
w2 := 1_1
w2_next := 1_1
x0 := 8_8
x1 := 240_8
x2 := 0_8
x3 := 0_8
[(v0 = 1_1), (v1 = 0_1), (v2 = 0_1)]
ppl_stage_wb: 1
0
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

1
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

2
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

3
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

4
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

5
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

6
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

7
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

8
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

9
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

10
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

11
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

12
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

13
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

14
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

15
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

16
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

17
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

18
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

[9, 10, 11, 12, 13, 14, 15, 16, 17, 18]
0
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

1
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

2
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

3
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

4
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

5
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

6
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

7
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

8
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

9
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

10
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

11
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

12
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

13
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

14
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

15
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

16
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

17
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

18
((stage_tracker_ex_wb_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

[9, 10, 11, 12, 13, 14, 15, 16, 17, 18]


inv_check: False
counter example (inv check)
 'RTL_registers[0]' := 0_8
'RTL_registers[0]_prime' := 0_8
'RTL_registers[1]' := 1_8
'RTL_registers[1]_prime' := 1_8
'RTL_registers[2]' := 254_8
'RTL_registers[2]_prime' := 254_8
'RTL_registers[3]' := 1_8
'RTL_registers[3]_prime' := 1_8
'RTL_scoreboard[0]' := 0_2
'RTL_scoreboard[0]_prime' := 0_2
'RTL_scoreboard[1]' := 0_2
'RTL_scoreboard[1]_prime' := 2_2
'RTL_scoreboard[2]' := 0_2
'RTL_scoreboard[2]_prime' := 0_2
'RTL_scoreboard[3]' := 0_2
'RTL_scoreboard[3]_prime' := 0_2
ILA___COUNTER_start__n3 := 1_8
ILA___COUNTER_start__n3_prime := 1_8
ILA_r0 := 0_8
ILA_r01 := 0_8
ILA_r0_prime := 0_8
ILA_r0_randinit := 128_8
ILA_r1 := 0_8
ILA_r11 := 0_8
ILA_r1_prime := 0_8
ILA_r1_randinit := 128_8
ILA_r2 := 0_8
ILA_r21 := 0_8
ILA_r2_prime := 0_8
ILA_r2_randinit := 128_8
ILA_r3 := 255_8
ILA_r31 := 0_8
ILA_r3_prime := 255_8
ILA_r3_randinit := 0_8
RTL_ex_wb_rd := 3_2
RTL_ex_wb_rd_prime := 3_2
RTL_ex_wb_reg_wen := 0_1
RTL_ex_wb_reg_wen_prime := 0_1
RTL_ex_wb_val := 1_8
RTL_ex_wb_val_prime := 1_8
RTL_ex_wb_valid := 0_1
RTL_ex_wb_valid_prime := 0_1
RTL_id_ex_op := 3_2
RTL_id_ex_op_prime := 1_2
RTL_id_ex_operand1 := 254_8
RTL_id_ex_operand1_prime := 0_8
RTL_id_ex_operand2 := 255_8
RTL_id_ex_operand2_prime := 254_8
RTL_id_ex_rd := 1_2
RTL_id_ex_rd_prime := 1_2
RTL_id_ex_reg_wen := 0_1
RTL_id_ex_reg_wen_prime := 1_1
RTL_id_ex_valid := 0_1
RTL_id_ex_valid_prime := 1_1
RTL_if_id_inst := 73_8
RTL_if_id_inst_prime := 215_8
RTL_if_id_valid := 1_1
RTL_if_id_valid_prime := 1_1
__2ndENDED__ := 0_1
__2ndENDED___prime := 0_1
__CYCLE_CNT__ := 127_8
__CYCLE_CNT___prime := 128_8
__ENDED__ := 0_1
__ENDED___prime := 0_1
__ILA_I_inst := 215_8
__ILA_I_inst_prime := 192_8
__RESETED__ := 1_1
__RESETED__1 := 1_1
__RESETED___prime := 1_1
__STARTED__ := 0_1
__STARTED__1 := 0_1
__STARTED___prime := 1_1
__START__ := 1_1
__START__1 := 1_1
__START___prime := 0_1
__VLG_I_inst := 215_8
__VLG_I_inst_prime := 192_8
__VLG_I_inst_valid := 1_1
__VLG_I_inst_valid_prime := 1_1
__VLG_I_stallex := 0_1
__VLG_I_stallexX1 := 0_1
__VLG_I_stallex_prime := 0_1
__VLG_I_stallwb := 0_1
__VLG_I_stallwbX1 := 0_1
__VLG_I_stallwb_prime := 0_1
____auxvar0__recorder_init__ := 128_8
____auxvar1__recorder_init__ := 128_8
____auxvar2__recorder_init__ := 128_8
____auxvar3__recorder_init__ := 0_8
__auxvar0__recorder := 0_8
__auxvar0__recorder1 := 0_8
__auxvar0__recorder_prime := 0_8
__auxvar0__recorder_sn_condmet := 0_1
__auxvar0__recorder_sn_condmet1 := 0_1
__auxvar0__recorder_sn_condmet_prime := 0_1
__auxvar0__recorder_sn_vhold := 0_8
__auxvar0__recorder_sn_vhold_prime := 0_8
__auxvar1__recorder := 0_8
__auxvar1__recorder1 := 0_8
__auxvar1__recorder_prime := 0_8
__auxvar1__recorder_sn_condmet := 0_1
__auxvar1__recorder_sn_condmet1 := 0_1
__auxvar1__recorder_sn_condmet_prime := 0_1
__auxvar1__recorder_sn_vhold := 0_8
__auxvar1__recorder_sn_vhold_prime := 0_8
__auxvar2__recorder := 0_8
__auxvar2__recorder1 := 0_8
__auxvar2__recorder_prime := 0_8
__auxvar2__recorder_sn_condmet := 0_1
__auxvar2__recorder_sn_condmet1 := 0_1
__auxvar2__recorder_sn_condmet_prime := 0_1
__auxvar2__recorder_sn_vhold := 0_8
__auxvar2__recorder_sn_vhold_prime := 0_8
__auxvar3__recorder := 255_8
__auxvar3__recorder1 := 0_8
__auxvar3__recorder_prime := 255_8
__auxvar3__recorder_sn_condmet := 0_1
__auxvar3__recorder_sn_condmet1 := 0_1
__auxvar3__recorder_sn_condmet_prime := 0_1
__auxvar3__recorder_sn_vhold := 0_8
__auxvar3__recorder_sn_vhold_prime := 0_8
aux0 := 0_8
aux1 := 0_8
aux2 := 0_8
aux3 := 255_8
dummy_reset := 0_1
dummy_resetX1 := 0_1
dummy_reset_prime := 0_1
ex_val := 1_8
ex_val_next := 1_8
ila_inst := 215_8
ila_inst_next := 215_8
inst := 215_8
inst_id := 73_8
inst_id_next := 73_8
inst_next := 215_8
inst_v := 1_1
inst_v_next := 1_1
op := 3_2
op_next := 3_2
oper1 := 254_8
oper1_next := 254_8
oper2 := 255_8
oper2_next := 255_8
rd1 := 1_2
rd1_next := 1_2
rd2 := 3_2
rd2_next := 3_2
reg0 := 0_8
reg0_next := 0_8
reg1 := 1_8
reg1_next := 1_8
reg2 := 254_8
reg2_next := 254_8
reg3 := 1_8
reg3_next := 1_8
rst := 0_1
s0 := 0_2
s0_next := 0_2
s1 := 0_2
s1_next := 0_2
s2 := 0_2
s2_next := 0_2
s3 := 0_2
s3_next := 0_2
stage_tracker_ex_wb_iuv := 0_1
stage_tracker_ex_wb_iuv1 := 0_1
stage_tracker_ex_wb_iuv_prime := 0_1
stage_tracker_id_ex_iuv := 0_1
stage_tracker_id_ex_iuv_prime := 0_1
stage_tracker_if_id_iuv := 0_1
stage_tracker_if_id_iuv_prime := 1_1
stage_tracker_wb_iuv := 0_1
stage_tracker_wb_iuv_prime := 0_1
v0 := 1_1
v0_next := 1_1
v1 := 0_1
v1_next := 0_1
v2 := 0_1
v2_next := 0_1
w1 := 0_1
w1_next := 0_1
w2 := 0_1
w2_next := 0_1
x0 := 0_8
x1 := 0_8
x2 := 0_8
x3 := 255_8
[(v0 = 1_1), (v1 = 0_1), (v2 = 0_1)]
start: 1
0
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

1
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

2
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

3
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

4
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

5
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

6
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

7
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

8
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

9
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

10
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

11
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

12
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

13
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

14
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

15
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

16
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

17
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

18
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

[0, 1, 2, 3, 4, 5, 6, 7, 8]


inv_check: False
counter example (inv check)
 'RTL_registers[0]' := 255_8
'RTL_registers[0]_prime' := 255_8
'RTL_registers[1]' := 64_8
'RTL_registers[1]_prime' := 64_8
'RTL_registers[2]' := 255_8
'RTL_registers[2]_prime' := 255_8
'RTL_registers[3]' := 128_8
'RTL_registers[3]_prime' := 128_8
'RTL_scoreboard[0]' := 0_2
'RTL_scoreboard[0]_prime' := 0_2
'RTL_scoreboard[1]' := 0_2
'RTL_scoreboard[1]_prime' := 0_2
'RTL_scoreboard[2]' := 0_2
'RTL_scoreboard[2]_prime' := 0_2
'RTL_scoreboard[3]' := 0_2
'RTL_scoreboard[3]_prime' := 0_2
ILA___COUNTER_start__n3 := 1_8
ILA___COUNTER_start__n3_prime := 1_8
ILA_r0 := 0_8
ILA_r01 := 0_8
ILA_r0_prime := 0_8
ILA_r0_randinit := 128_8
ILA_r1 := 0_8
ILA_r11 := 0_8
ILA_r1_prime := 0_8
ILA_r1_randinit := 128_8
ILA_r2 := 0_8
ILA_r21 := 0_8
ILA_r2_prime := 0_8
ILA_r2_randinit := 128_8
ILA_r3 := 0_8
ILA_r31 := 0_8
ILA_r3_prime := 255_8
ILA_r3_randinit := 0_8
RTL_ex_wb_rd := 3_2
RTL_ex_wb_rd_prime := 3_2
RTL_ex_wb_reg_wen := 1_1
RTL_ex_wb_reg_wen_prime := 1_1
RTL_ex_wb_val := 0_8
RTL_ex_wb_val_prime := 0_8
RTL_ex_wb_valid := 0_1
RTL_ex_wb_valid_prime := 0_1
RTL_id_ex_op := 3_2
RTL_id_ex_op_prime := 3_2
RTL_id_ex_operand1 := 255_8
RTL_id_ex_operand1_prime := 255_8
RTL_id_ex_operand2 := 255_8
RTL_id_ex_operand2_prime := 255_8
RTL_id_ex_rd := 3_2
RTL_id_ex_rd_prime := 3_2
RTL_id_ex_reg_wen := 1_1
RTL_id_ex_reg_wen_prime := 1_1
RTL_id_ex_valid := 0_1
RTL_id_ex_valid_prime := 0_1
RTL_if_id_inst := 195_8
RTL_if_id_inst_prime := 227_8
RTL_if_id_valid := 0_1
RTL_if_id_valid_prime := 1_1
__2ndENDED__ := 0_1
__2ndENDED___prime := 0_1
__CYCLE_CNT__ := 127_8
__CYCLE_CNT___prime := 128_8
__ENDED__ := 0_1
__ENDED___prime := 0_1
__ILA_I_inst := 227_8
__ILA_I_inst_prime := 192_8
__RESETED__ := 1_1
__RESETED__1 := 1_1
__RESETED___prime := 1_1
__STARTED__ := 0_1
__STARTED__1 := 0_1
__STARTED___prime := 1_1
__START__ := 1_1
__START__1 := 1_1
__START___prime := 0_1
__VLG_I_inst := 227_8
__VLG_I_inst_prime := 192_8
__VLG_I_inst_valid := 1_1
__VLG_I_inst_valid_prime := 1_1
__VLG_I_stallex := 1_1
__VLG_I_stallexX1 := 0_1
__VLG_I_stallex_prime := 0_1
__VLG_I_stallwb := 0_1
__VLG_I_stallwbX1 := 0_1
__VLG_I_stallwb_prime := 0_1
____auxvar0__recorder_init__ := 128_8
____auxvar1__recorder_init__ := 128_8
____auxvar2__recorder_init__ := 128_8
____auxvar3__recorder_init__ := 128_8
__auxvar0__recorder := 0_8
__auxvar0__recorder1 := 0_8
__auxvar0__recorder_prime := 0_8
__auxvar0__recorder_sn_condmet := 0_1
__auxvar0__recorder_sn_condmet1 := 0_1
__auxvar0__recorder_sn_condmet_prime := 0_1
__auxvar0__recorder_sn_vhold := 0_8
__auxvar0__recorder_sn_vhold_prime := 0_8
__auxvar1__recorder := 0_8
__auxvar1__recorder1 := 0_8
__auxvar1__recorder_prime := 0_8
__auxvar1__recorder_sn_condmet := 0_1
__auxvar1__recorder_sn_condmet1 := 0_1
__auxvar1__recorder_sn_condmet_prime := 0_1
__auxvar1__recorder_sn_vhold := 0_8
__auxvar1__recorder_sn_vhold_prime := 0_8
__auxvar2__recorder := 0_8
__auxvar2__recorder1 := 0_8
__auxvar2__recorder_prime := 0_8
__auxvar2__recorder_sn_condmet := 0_1
__auxvar2__recorder_sn_condmet1 := 0_1
__auxvar2__recorder_sn_condmet_prime := 0_1
__auxvar2__recorder_sn_vhold := 0_8
__auxvar2__recorder_sn_vhold_prime := 0_8
__auxvar3__recorder := 0_8
__auxvar3__recorder1 := 0_8
__auxvar3__recorder_prime := 0_8
__auxvar3__recorder_sn_condmet := 0_1
__auxvar3__recorder_sn_condmet1 := 0_1
__auxvar3__recorder_sn_condmet_prime := 0_1
__auxvar3__recorder_sn_vhold := 0_8
__auxvar3__recorder_sn_vhold_prime := 0_8
aux0 := 0_8
aux1 := 0_8
aux2 := 0_8
aux3 := 0_8
dummy_reset := 0_1
dummy_resetX1 := 0_1
dummy_reset_prime := 0_1
ex_val := 0_8
ex_val_next := 0_8
ila_inst := 227_8
ila_inst_next := 227_8
inst := 227_8
inst_id := 195_8
inst_id_next := 195_8
inst_next := 227_8
inst_v := 1_1
inst_v_next := 1_1
op := 3_2
op_next := 3_2
oper1 := 255_8
oper1_next := 255_8
oper2 := 255_8
oper2_next := 255_8
rd1 := 3_2
rd1_next := 3_2
rd2 := 3_2
rd2_next := 3_2
reg0 := 255_8
reg0_next := 255_8
reg1 := 64_8
reg1_next := 64_8
reg2 := 255_8
reg2_next := 255_8
reg3 := 128_8
reg3_next := 128_8
rst := 0_1
s0 := 0_2
s0_next := 0_2
s1 := 0_2
s1_next := 0_2
s2 := 0_2
s2_next := 0_2
s3 := 0_2
s3_next := 0_2
stage_tracker_ex_wb_iuv := 0_1
stage_tracker_ex_wb_iuv1 := 0_1
stage_tracker_ex_wb_iuv_prime := 0_1
stage_tracker_id_ex_iuv := 0_1
stage_tracker_id_ex_iuv_prime := 0_1
stage_tracker_if_id_iuv := 0_1
stage_tracker_if_id_iuv_prime := 1_1
stage_tracker_wb_iuv := 0_1
stage_tracker_wb_iuv_prime := 0_1
v0 := 0_1
v0_next := 0_1
v1 := 0_1
v1_next := 0_1
v2 := 0_1
v2_next := 0_1
w1 := 1_1
w1_next := 1_1
w2 := 1_1
w2_next := 1_1
x0 := 0_8
x1 := 0_8
x2 := 0_8
x3 := 0_8
[(v0 = 0_1), (v1 = 0_1), (v2 = 0_1)]
start: 1
0
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

1
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

2
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

3
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

4
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

5
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

6
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

7
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

8
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

9
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

10
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

11
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

12
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

13
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

14
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

15
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

16
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

17
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

18
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18]


inv_check: False
counter example (inv check)
 'RTL_registers[0]' := 127_8
'RTL_registers[0]_prime' := 127_8
'RTL_registers[1]' := 0_8
'RTL_registers[1]_prime' := 0_8
'RTL_registers[2]' := 255_8
'RTL_registers[2]_prime' := 255_8
'RTL_registers[3]' := 128_8
'RTL_registers[3]_prime' := 128_8
'RTL_scoreboard[0]' := 1_2
'RTL_scoreboard[0]_prime' := 1_2
'RTL_scoreboard[1]' := 0_2
'RTL_scoreboard[1]_prime' := 0_2
'RTL_scoreboard[2]' := 0_2
'RTL_scoreboard[2]_prime' := 0_2
'RTL_scoreboard[3]' := 0_2
'RTL_scoreboard[3]_prime' := 2_2
ILA___COUNTER_start__n3 := 1_8
ILA___COUNTER_start__n3_prime := 1_8
ILA_r0 := 0_8
ILA_r01 := 0_8
ILA_r0_prime := 0_8
ILA_r0_randinit := 128_8
ILA_r1 := 0_8
ILA_r11 := 0_8
ILA_r1_prime := 0_8
ILA_r1_randinit := 128_8
ILA_r2 := 0_8
ILA_r21 := 0_8
ILA_r2_prime := 0_8
ILA_r2_randinit := 128_8
ILA_r3 := 0_8
ILA_r31 := 0_8
ILA_r3_prime := 0_8
ILA_r3_randinit := 128_8
RTL_ex_wb_rd := 0_2
RTL_ex_wb_rd_prime := 0_2
RTL_ex_wb_reg_wen := 1_1
RTL_ex_wb_reg_wen_prime := 1_1
RTL_ex_wb_val := 255_8
RTL_ex_wb_val_prime := 255_8
RTL_ex_wb_valid := 1_1
RTL_ex_wb_valid_prime := 1_1
RTL_id_ex_op := 3_2
RTL_id_ex_op_prime := 3_2
RTL_id_ex_operand1 := 0_8
RTL_id_ex_operand1_prime := 255_8
RTL_id_ex_operand2 := 255_8
RTL_id_ex_operand2_prime := 255_8
RTL_id_ex_rd := 3_2
RTL_id_ex_rd_prime := 3_2
RTL_id_ex_reg_wen := 1_1
RTL_id_ex_reg_wen_prime := 1_1
RTL_id_ex_valid := 0_1
RTL_id_ex_valid_prime := 1_1
RTL_if_id_inst := 203_8
RTL_if_id_inst_prime := 203_8
RTL_if_id_valid := 1_1
RTL_if_id_valid_prime := 1_1
__2ndENDED__ := 0_1
__2ndENDED___prime := 0_1
__CYCLE_CNT__ := 127_8
__CYCLE_CNT___prime := 128_8
__ENDED__ := 0_1
__ENDED___prime := 0_1
__ILA_I_inst := 203_8
__ILA_I_inst_prime := 192_8
__RESETED__ := 1_1
__RESETED__1 := 1_1
__RESETED___prime := 1_1
__STARTED__ := 1_1
__STARTED__1 := 0_1
__STARTED___prime := 1_1
__START__ := 0_1
__START__1 := 1_1
__START___prime := 0_1
__VLG_I_inst := 203_8
__VLG_I_inst_prime := 192_8
__VLG_I_inst_valid := 1_1
__VLG_I_inst_valid_prime := 1_1
__VLG_I_stallex := 0_1
__VLG_I_stallexX1 := 0_1
__VLG_I_stallex_prime := 0_1
__VLG_I_stallwb := 1_1
__VLG_I_stallwbX1 := 0_1
__VLG_I_stallwb_prime := 0_1
____auxvar0__recorder_init__ := 128_8
____auxvar1__recorder_init__ := 128_8
____auxvar2__recorder_init__ := 128_8
____auxvar3__recorder_init__ := 128_8
__auxvar0__recorder := 0_8
__auxvar0__recorder1 := 0_8
__auxvar0__recorder_prime := 0_8
__auxvar0__recorder_sn_condmet := 0_1
__auxvar0__recorder_sn_condmet1 := 0_1
__auxvar0__recorder_sn_condmet_prime := 0_1
__auxvar0__recorder_sn_vhold := 0_8
__auxvar0__recorder_sn_vhold_prime := 0_8
__auxvar1__recorder := 0_8
__auxvar1__recorder1 := 0_8
__auxvar1__recorder_prime := 0_8
__auxvar1__recorder_sn_condmet := 0_1
__auxvar1__recorder_sn_condmet1 := 0_1
__auxvar1__recorder_sn_condmet_prime := 0_1
__auxvar1__recorder_sn_vhold := 0_8
__auxvar1__recorder_sn_vhold_prime := 0_8
__auxvar2__recorder := 0_8
__auxvar2__recorder1 := 0_8
__auxvar2__recorder_prime := 0_8
__auxvar2__recorder_sn_condmet := 0_1
__auxvar2__recorder_sn_condmet1 := 0_1
__auxvar2__recorder_sn_condmet_prime := 0_1
__auxvar2__recorder_sn_vhold := 0_8
__auxvar2__recorder_sn_vhold_prime := 0_8
__auxvar3__recorder := 0_8
__auxvar3__recorder1 := 0_8
__auxvar3__recorder_prime := 0_8
__auxvar3__recorder_sn_condmet := 0_1
__auxvar3__recorder_sn_condmet1 := 0_1
__auxvar3__recorder_sn_condmet_prime := 0_1
__auxvar3__recorder_sn_vhold := 0_8
__auxvar3__recorder_sn_vhold_prime := 0_8
aux0 := 0_8
aux1 := 0_8
aux2 := 0_8
aux3 := 0_8
dummy_reset := 0_1
dummy_resetX1 := 0_1
dummy_reset_prime := 0_1
ex_val := 255_8
ex_val_next := 255_8
ila_inst := 203_8
ila_inst_next := 203_8
inst := 203_8
inst_id := 208_8
inst_id_next := 208_8
inst_next := 203_8
inst_v := 1_1
inst_v_next := 1_1
op := 3_2
op_next := 3_2
oper1 := 0_8
oper1_next := 0_8
oper2 := 255_8
oper2_next := 255_8
rd1 := 3_2
rd1_next := 3_2
rd2 := 0_2
rd2_next := 0_2
reg0 := 127_8
reg0_next := 127_8
reg1 := 0_8
reg1_next := 0_8
reg2 := 255_8
reg2_next := 255_8
reg3 := 128_8
reg3_next := 128_8
rst := 0_1
s0 := 1_2
s0_next := 1_2
s1 := 0_2
s1_next := 0_2
s2 := 0_2
s2_next := 0_2
s3 := 0_2
s3_next := 0_2
stage_tracker_ex_wb_iuv := 0_1
stage_tracker_ex_wb_iuv1 := 0_1
stage_tracker_ex_wb_iuv_prime := 0_1
stage_tracker_id_ex_iuv := 0_1
stage_tracker_id_ex_iuv_prime := 1_1
stage_tracker_if_id_iuv := 1_1
stage_tracker_if_id_iuv_prime := 0_1
stage_tracker_wb_iuv := 0_1
stage_tracker_wb_iuv_prime := 0_1
v0 := 0_1
v0_next := 0_1
v1 := 0_1
v1_next := 0_1
v2 := 1_1
v2_next := 1_1
w1 := 1_1
w1_next := 1_1
w2 := 1_1
w2_next := 1_1
x0 := 0_8
x1 := 0_8
x2 := 0_8
x3 := 0_8
[(v0 = 0_1), (v1 = 0_1), (v2 = 1_1)]
ppl_stage_id: 1
0
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

1
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

2
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

3
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

4
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

5
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

6
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

7
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

8
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

9
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

10
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

11
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

12
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

13
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

14
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

15
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

16
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

17
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

18
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

[0, 1, 2, 3]
0
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

1
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

2
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

3
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

4
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

5
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

6
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

7
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

8
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

9
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

10
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

11
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

12
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

13
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

14
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

15
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

16
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

17
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

18
((stage_tracker_if_id_iuv = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

[0, 1]


inv_check: False
counter example (inv check)
 'RTL_registers[0]' := 253_8
'RTL_registers[0]_prime' := 253_8
'RTL_registers[1]' := 16_8
'RTL_registers[1]_prime' := 16_8
'RTL_registers[2]' := 231_8
'RTL_registers[2]_prime' := 231_8
'RTL_registers[3]' := 51_8
'RTL_registers[3]_prime' := 51_8
'RTL_scoreboard[0]' := 0_2
'RTL_scoreboard[0]_prime' := 0_2
'RTL_scoreboard[1]' := 1_2
'RTL_scoreboard[1]_prime' := 1_2
'RTL_scoreboard[2]' := 0_2
'RTL_scoreboard[2]_prime' := 0_2
'RTL_scoreboard[3]' := 0_2
'RTL_scoreboard[3]_prime' := 0_2
ILA___COUNTER_start__n3 := 1_8
ILA___COUNTER_start__n3_prime := 1_8
ILA_r0 := 0_8
ILA_r01 := 0_8
ILA_r0_prime := 0_8
ILA_r0_randinit := 128_8
ILA_r1 := 0_8
ILA_r11 := 0_8
ILA_r1_prime := 0_8
ILA_r1_randinit := 128_8
ILA_r2 := 0_8
ILA_r21 := 0_8
ILA_r2_prime := 0_8
ILA_r2_randinit := 128_8
ILA_r3 := 255_8
ILA_r31 := 0_8
ILA_r3_prime := 255_8
ILA_r3_randinit := 0_8
RTL_ex_wb_rd := 1_2
RTL_ex_wb_rd_prime := 1_2
RTL_ex_wb_reg_wen := 1_1
RTL_ex_wb_reg_wen_prime := 1_1
RTL_ex_wb_val := 26_8
RTL_ex_wb_val_prime := 26_8
RTL_ex_wb_valid := 1_1
RTL_ex_wb_valid_prime := 1_1
RTL_id_ex_op := 3_2
RTL_id_ex_op_prime := 3_2
RTL_id_ex_operand1 := 231_8
RTL_id_ex_operand1_prime := 231_8
RTL_id_ex_operand2 := 253_8
RTL_id_ex_operand2_prime := 253_8
RTL_id_ex_rd := 3_2
RTL_id_ex_rd_prime := 3_2
RTL_id_ex_reg_wen := 1_1
RTL_id_ex_reg_wen_prime := 1_1
RTL_id_ex_valid := 0_1
RTL_id_ex_valid_prime := 0_1
RTL_if_id_inst := 121_8
RTL_if_id_inst_prime := 227_8
RTL_if_id_valid := 0_1
RTL_if_id_valid_prime := 1_1
__2ndENDED__ := 0_1
__2ndENDED___prime := 0_1
__CYCLE_CNT__ := 127_8
__CYCLE_CNT___prime := 128_8
__ENDED__ := 0_1
__ENDED___prime := 0_1
__ILA_I_inst := 227_8
__ILA_I_inst_prime := 192_8
__RESETED__ := 1_1
__RESETED__1 := 1_1
__RESETED___prime := 1_1
__STARTED__ := 0_1
__STARTED__1 := 0_1
__STARTED___prime := 1_1
__START__ := 1_1
__START__1 := 1_1
__START___prime := 0_1
__VLG_I_inst := 227_8
__VLG_I_inst_prime := 192_8
__VLG_I_inst_valid := 1_1
__VLG_I_inst_valid_prime := 1_1
__VLG_I_stallex := 0_1
__VLG_I_stallexX1 := 0_1
__VLG_I_stallex_prime := 0_1
__VLG_I_stallwb := 1_1
__VLG_I_stallwbX1 := 0_1
__VLG_I_stallwb_prime := 0_1
____auxvar0__recorder_init__ := 128_8
____auxvar1__recorder_init__ := 128_8
____auxvar2__recorder_init__ := 128_8
____auxvar3__recorder_init__ := 0_8
__auxvar0__recorder := 0_8
__auxvar0__recorder1 := 0_8
__auxvar0__recorder_prime := 0_8
__auxvar0__recorder_sn_condmet := 0_1
__auxvar0__recorder_sn_condmet1 := 0_1
__auxvar0__recorder_sn_condmet_prime := 0_1
__auxvar0__recorder_sn_vhold := 0_8
__auxvar0__recorder_sn_vhold_prime := 0_8
__auxvar1__recorder := 0_8
__auxvar1__recorder1 := 0_8
__auxvar1__recorder_prime := 0_8
__auxvar1__recorder_sn_condmet := 0_1
__auxvar1__recorder_sn_condmet1 := 0_1
__auxvar1__recorder_sn_condmet_prime := 0_1
__auxvar1__recorder_sn_vhold := 0_8
__auxvar1__recorder_sn_vhold_prime := 0_8
__auxvar2__recorder := 0_8
__auxvar2__recorder1 := 0_8
__auxvar2__recorder_prime := 0_8
__auxvar2__recorder_sn_condmet := 0_1
__auxvar2__recorder_sn_condmet1 := 0_1
__auxvar2__recorder_sn_condmet_prime := 0_1
__auxvar2__recorder_sn_vhold := 0_8
__auxvar2__recorder_sn_vhold_prime := 0_8
__auxvar3__recorder := 255_8
__auxvar3__recorder1 := 0_8
__auxvar3__recorder_prime := 255_8
__auxvar3__recorder_sn_condmet := 0_1
__auxvar3__recorder_sn_condmet1 := 0_1
__auxvar3__recorder_sn_condmet_prime := 0_1
__auxvar3__recorder_sn_vhold := 0_8
__auxvar3__recorder_sn_vhold_prime := 0_8
aux0 := 0_8
aux1 := 0_8
aux2 := 0_8
aux3 := 255_8
dummy_reset := 0_1
dummy_resetX1 := 0_1
dummy_reset_prime := 0_1
ex_val := 26_8
ex_val_next := 26_8
ila_inst := 227_8
ila_inst_next := 227_8
inst := 227_8
inst_id := 121_8
inst_id_next := 121_8
inst_next := 227_8
inst_v := 1_1
inst_v_next := 1_1
op := 3_2
op_next := 3_2
oper1 := 231_8
oper1_next := 231_8
oper2 := 253_8
oper2_next := 253_8
rd1 := 3_2
rd1_next := 3_2
rd2 := 1_2
rd2_next := 1_2
reg0 := 253_8
reg0_next := 253_8
reg1 := 16_8
reg1_next := 16_8
reg2 := 231_8
reg2_next := 231_8
reg3 := 51_8
reg3_next := 51_8
rst := 0_1
s0 := 0_2
s0_next := 0_2
s1 := 1_2
s1_next := 1_2
s2 := 0_2
s2_next := 0_2
s3 := 0_2
s3_next := 0_2
stage_tracker_ex_wb_iuv := 0_1
stage_tracker_ex_wb_iuv1 := 0_1
stage_tracker_ex_wb_iuv_prime := 0_1
stage_tracker_id_ex_iuv := 0_1
stage_tracker_id_ex_iuv_prime := 0_1
stage_tracker_if_id_iuv := 0_1
stage_tracker_if_id_iuv_prime := 1_1
stage_tracker_wb_iuv := 0_1
stage_tracker_wb_iuv_prime := 0_1
v0 := 0_1
v0_next := 0_1
v1 := 0_1
v1_next := 0_1
v2 := 1_1
v2_next := 1_1
w1 := 1_1
w1_next := 1_1
w2 := 1_1
w2_next := 1_1
x0 := 0_8
x1 := 0_8
x2 := 0_8
x3 := 255_8
[(v0 = 0_1), (v1 = 0_1), (v2 = 1_1)]
start: 1
0
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

1
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

2
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

3
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> False 

4
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

5
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

6
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

7
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

8
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

9
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

10
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

11
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

12
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

13
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

14
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

15
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

16
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

17
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

18
((__START__ = 1_1) -> ((((... & ...) & (! ...)) & (! (... & ... & ...))) & (! ((... = ...) & (... = ...) & (... = ...)))))
---------> True 

[4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18]


inv_check: True
counter example (inv check)
 None
num of iteration: 15
tag record list ['start', 'start', 'start', 'start', 'ppl_stage_wb', 'start', 'ppl_stage_wb', 'start', 'start', 'ppl_stage_id', 'start']




--------------- CHECK RESULT ---------------


init_check: True
counter example (inv check)
 None


inv_check: True
counter example (inv check)
 None


prop_check: True
counter example (inv check)
 None
Verification Time:12(s):  
