// Seed: 748489349
module module_0 ();
  wire id_2, id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wire id_0
);
  wire id_2, id_3;
  module_0 modCall_1 ();
  wire id_4, id_5;
endmodule
module module_2;
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_4, id_5;
  tri0 id_6;
  always #1 id_4 <= 1;
  module_0 modCall_1 ();
  assign id_2 = id_6;
  assign id_3 = (id_6 - id_6);
endmodule
