hmLoadTopic({
hmKeywords:"AddressSpace,AlphaAXP,Architecture,Asynchrony,Barrier,Behavior,Buffering,Completion,Complexity,Correctness,Emulator,EX,EXCB,ExplicitSerialization,GuestMemory,ImplicitSequencing,Load,MB,MemoryModel,MMIO,Ordering,Property,Region,Reordering,Sequencing,Serialization,Software,Specification,Speculation,Stage,Store,TRAPB,Visibility,WeakOrdering,WMB,WriteBuffer",
hmTitle:"5.2 Design Philosophy",
hmDescription:"The Alpha AXP architecture is weakly ordered. The emulator preserves this property intentionally.",
hmPrevLink:"5_2-purpose-of-this-chapter.html",
hmNextLink:"chapter-5_3-memory-layers-over.html",
hmParentLink:"chapter-5---memory-system-arch.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-5---memory-system-arch.html\">Chapter 5 - Memory System Architecture<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 5 - Memory System Architecture > 5.2 Design Philosophy",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">5.2 Design Philosophy<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">The Alpha AXP architecture is weakly ordered. The emulator preserves this property intentionally.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Core design principles:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>GuestMemory provides no inherent ordering — it is a flat physical address space with no implicit sequencing<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Loads complete synchronously — data is returned immediately during EX stage<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Stores are deferred via write buffers — they become visible asynchronously<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Ordering is enforced only by barriers — MB, WMB, EXCB, TRAPB<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>MMIO is strongly ordered by design — no buffering, no reordering, no speculation past MMIO regions<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Correctness is prioritized over speculative complexity<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Memory correctness is achieved through explicit serialization, not implicit sequencing. This mirrors the Alpha AXP specification and ensures that software written for Alpha\'s weak memory model behaves correctly.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"5_10-memory-barriers-(preview).html\" class=\"topiclink\">5.10 Memory Barriers (preview)<\/a>; <a href=\"chapter-6---serialization-and-.html\" class=\"topiclink\">Chapter 6 - Serialization and Stall Model<\/a>.<\/span><\/p>\n\r"
})
