{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525975955805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525975955816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 11 02:12:35 2018 " "Processing started: Fri May 11 02:12:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525975955816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525975955816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simplified_sha256 -c simplified_sha256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off simplified_sha256 -c simplified_sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525975955817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525975957121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525975957121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_simplified_sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_simplified_sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_simplified_sha256 " "Found entity 1: tb_simplified_sha256" {  } { { "tb_simplified_sha256.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_3_improved/tb_simplified_sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525975971921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525975971921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE simplified_sha256.sv(6) " "Verilog HDL Declaration information at simplified_sha256.sv(6): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "simplified_sha256.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_3_improved/simplified_sha256.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525975971926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h H simplified_sha256.sv(16) " "Verilog HDL Declaration information at simplified_sha256.sv(16): object \"h\" differs only in case from object \"H\" in the same scope" {  } { { "simplified_sha256.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_3_improved/simplified_sha256.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525975971926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplified_sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file simplified_sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simplified_sha256 " "Found entity 1: simplified_sha256" {  } { { "simplified_sha256.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_3_improved/simplified_sha256.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525975971927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525975971927 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "g simplified_sha256.sv(135) " "Verilog HDL error at simplified_sha256.sv(135): object \"g\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "simplified_sha256.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_3_improved/simplified_sha256.sv" 135 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1525975971929 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "g simplified_sha256.sv(165) " "Verilog HDL error at simplified_sha256.sv(165): object \"g\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "simplified_sha256.sv" "" { Text "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_3_improved/simplified_sha256.sv" 165 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1525975971930 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus_Prime/Advanced_Digital_Design_Project/project_3_improved/output_files/simplified_sha256.map.smsg " "Generated suppressed messages file E:/Quartus_Prime/Advanced_Digital_Design_Project/project_3_improved/output_files/simplified_sha256.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525975972026 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "707 " "Peak virtual memory: 707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525975972102 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 11 02:12:52 2018 " "Processing ended: Fri May 11 02:12:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525975972102 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525975972102 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525975972102 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525975972102 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525975972768 ""}
