<title>Map Messages</title><table width=100%>
<tr><td align=LEFT cellspacing=0 cellpadding=0><b>Map Messages</b></td><td><b>ÖÜËÄ 12ÔÂ 24 18:49:19 2015</b></td></tr></table><hr><br><table border cellspacing='0' cellpadding='0'><tr bgcolor='#DDDDDD'><td> </td><td>Map Messages - Errors, Warnings, and Infos</td><td>New</td></tr>
<tr><td>ERROR&nbsp;</td><td>PhysDesignRules:1678 - Issue with pin connections and/or configuration on block:&lt;cpu/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram&gt;:&lt;RAMB16BWER_RAMB16BWER&gt;.  When using the DATA_WIDTH_A attribute the port A control pins for the RAMB16BWER must be used.</td><td>New</td></tr>
<tr><td>ERROR&nbsp;</td><td>PhysDesignRules:1678 - Issue with pin connections and/or configuration on block:&lt;cpu/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram&gt;:&lt;RAMB16BWER_RAMB16BWER&gt;.  When using the DATA_WIDTH_A attribute the port A control pins for the RAMB16BWER must be used.</td><td>New</td></tr>
<tr><td>ERROR&nbsp;</td><td>PhysDesignRules:1678 - Issue with pin connections and/or configuration on block:&lt;cpu/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram&gt;:&lt;RAMB16BWER_RAMB16BWER&gt;.  When using the DATA_WIDTH_A attribute the port A control pins for the RAMB16BWER must be used.</td><td>New</td></tr>
<tr><td>ERROR&nbsp;</td><td>PhysDesignRules:1678 - Issue with pin connections and/or configuration on block:&lt;cpu/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram&gt;:&lt;RAMB16BWER_RAMB16BWER&gt;.  When using the DATA_WIDTH_A attribute the port A control pins for the RAMB16BWER must be used.</td><td>New</td></tr>
<tr><td>ERROR&nbsp;</td><td>PhysDesignRules:1678 - Issue with pin connections and/or configuration on block:&lt;cpu/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram&gt;:&lt;RAMB16BWER_RAMB16BWER&gt;.  When using the DATA_WIDTH_A attribute the port A control pins for the RAMB16BWER must be used.</td><td>New</td></tr>
<tr><td>ERROR&nbsp;</td><td>PhysDesignRules:1678 - Issue with pin connections and/or configuration on block:&lt;cpu/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram&gt;:&lt;RAMB16BWER_RAMB16BWER&gt;.  When using the DATA_WIDTH_A attribute the port A control pins for the RAMB16BWER must be used.</td><td>New</td></tr>
<tr><td>ERROR&nbsp;</td><td>PhysDesignRules:1678 - Issue with pin connections and/or configuration on block:&lt;cpu/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram&gt;:&lt;RAMB16BWER_RAMB16BWER&gt;.  When using the DATA_WIDTH_A attribute the port A control pins for the RAMB16BWER must be used.</td><td>New</td></tr>
<tr><td>ERROR&nbsp;</td><td>PhysDesignRules:1678 - Issue with pin connections and/or configuration on block:&lt;cpu/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram&gt;:&lt;RAMB16BWER_RAMB16BWER&gt;.  When using the DATA_WIDTH_A attribute the port A control pins for the RAMB16BWER must be used.</td><td>New</td></tr>
<tr><td>ERROR&nbsp;</td><td>PhysDesignRules:1678 - Issue with pin connections and/or configuration on block:&lt;cpu/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram&gt;:&lt;RAMB16BWER_RAMB16BWER&gt;.  When using the DATA_WIDTH_A attribute the port A control pins for the RAMB16BWER must be used.</td><td>New</td></tr>
<tr><td>ERROR&nbsp;</td><td>PhysDesignRules:1678 - Issue with pin connections and/or configuration on block:&lt;cpu/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram&gt;:&lt;RAMB16BWER_RAMB16BWER&gt;.  When using the DATA_WIDTH_A attribute the port A control pins for the RAMB16BWER must be used.</td><td>New</td></tr>
<tr><td>ERROR&nbsp;</td><td>PhysDesignRules:1678 - Issue with pin connections and/or configuration on block:&lt;cpu/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram&gt;:&lt;RAMB16BWER_RAMB16BWER&gt;.  When using the DATA_WIDTH_A attribute the port A control pins for the RAMB16BWER must be used.</td><td>New</td></tr>
<tr><td>ERROR&nbsp;</td><td>PhysDesignRules:1678 - Issue with pin connections and/or configuration on block:&lt;cpu/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram&gt;:&lt;RAMB16BWER_RAMB16BWER&gt;.  When using the DATA_WIDTH_A attribute the port A control pins for the RAMB16BWER must be used.</td><td>New</td></tr>
<tr><td>ERROR&nbsp;</td><td>Pack:1642 - Errors in physical DRC.</td><td>New</td></tr></tab