<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 134</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:11px;font-family:Times;color:#0860a8;}
	.ft01{font-size:9px;font-family:Times;color:#000000;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page134-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f1481134.png" alt="background image"/>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft00">INSTRUCTION SET REFERENCE, A-L</p>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft01">3-6&#160;Vol. 2A</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft07"><b>r/m16&#160;</b>— A word general-purpose&#160;register&#160;or memory operand used for&#160;instructions&#160;whose&#160;operand-size&#160;<br/>attribute&#160;is&#160;16&#160;bits.&#160;The&#160;word&#160;general-purpose registers&#160;are:&#160;AX,&#160;CX,&#160;DX, BX, SP, BP, SI, DI.&#160;The&#160;contents&#160;of&#160;<br/>memory are&#160;found at&#160;the address&#160;provided by the effective&#160;address computation. Word&#160;registers R8W -&#160;R15W&#160;<br/>are available using&#160;REX.R in&#160;64-bit&#160;mode.</p>
<p style="position:absolute;top:172px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:172px;left:93px;white-space:nowrap" class="ft07"><b>r/m32</b>&#160;— A&#160;doubleword&#160;general-purpose&#160;register or&#160;memory&#160;operand used&#160;for instructions whose operand-<br/>size attribute is&#160;32&#160;bits. The doubleword&#160;general-purpose&#160;registers are:&#160;EAX,&#160;ECX,&#160;EDX,&#160;EBX,&#160;ESP,&#160;EBP,&#160;ESI,&#160;<br/>EDI.&#160;The&#160;contents&#160;of&#160;memory&#160;are found at&#160;the address&#160;provided by the&#160;effective&#160;address&#160;computation.&#160;<br/>Doubleword&#160;registers&#160;R8D&#160;- R15D&#160;are&#160;available&#160;when using&#160;REX.R in&#160;64-bit mode.</p>
<p style="position:absolute;top:244px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:244px;left:93px;white-space:nowrap" class="ft07"><b>r/m64&#160;</b>—&#160;A&#160;quadword general-purpose&#160;register or memory&#160;operand&#160;used&#160;for instructions whose operand-size&#160;<br/>attribute&#160;is&#160;64&#160;bits&#160;when using REX.W.&#160;Quadword general-purpose&#160;registers are: RAX, RBX,&#160;RCX,&#160;RDX, RDI,&#160;<br/>RSI, RBP,&#160;RSP,&#160;R8–R15; these are available&#160;only&#160;in&#160;64-bit&#160;mode. The contents of&#160;memory are found at&#160;the&#160;<br/>address provided by&#160;the effective address&#160;computation.</p>
<p style="position:absolute;top:316px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:316px;left:93px;white-space:nowrap" class="ft03"><b>m&#160;</b>— A&#160;16-,&#160;32- or&#160;64-bit operand&#160;in memory.</p>
<p style="position:absolute;top:338px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:339px;left:93px;white-space:nowrap" class="ft07"><b>m8&#160;</b>—&#160;A byte&#160;operand in&#160;memory,&#160;usually expressed&#160;as&#160;a variable or array&#160;name, but pointed to&#160;by&#160;the&#160;<br/>DS:(E)SI&#160;or ES:(E)DI&#160;registers.&#160;In 64-bit&#160;mode,&#160;it is&#160;pointed to&#160;by&#160;the RSI or&#160;RDI&#160;registers.</p>
<p style="position:absolute;top:377px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:378px;left:93px;white-space:nowrap" class="ft07"><b>m16&#160;</b>— A word operand&#160;in&#160;memory, usually expressed&#160;as&#160;a&#160;variable&#160;or array name, but&#160;pointed to by&#160;the&#160;<br/>DS:(E)SI or&#160;ES:(E)DI&#160;registers. This nomenclature&#160;is used&#160;only with the&#160;string instructions.</p>
<p style="position:absolute;top:416px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:417px;left:93px;white-space:nowrap" class="ft07"><b>m32</b>&#160;— A doubleword operand in memory, usually expressed&#160;as a variable or array&#160;name, but pointed to by the&#160;<br/>DS:(E)SI or&#160;ES:(E)DI&#160;registers. This nomenclature&#160;is used&#160;only with the&#160;string instructions.</p>
<p style="position:absolute;top:455px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:456px;left:93px;white-space:nowrap" class="ft03"><b>m64&#160;</b>— A memory&#160;quadword operand&#160;in memory.&#160;</p>
<p style="position:absolute;top:478px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:478px;left:93px;white-space:nowrap" class="ft03"><b>m128&#160;</b>—&#160;A memory double quadword operand&#160;in&#160;memory.&#160;</p>
<p style="position:absolute;top:500px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:501px;left:93px;white-space:nowrap" class="ft07"><b>m16:16, m16:32&#160;&amp; m16:64&#160;</b>— A memory operand containing&#160;a far&#160;pointer composed of two numbers. The&#160;<br/>number&#160;to the&#160;left of the&#160;colon corresponds to&#160;the&#160;pointer's segment selector. The&#160;number to&#160;the right&#160;<br/>corresponds to&#160;its offset.</p>
<p style="position:absolute;top:556px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:556px;left:93px;white-space:nowrap" class="ft07"><b>m16&amp;32, m16&amp;16,&#160;m32&amp;32, m16&amp;64&#160;</b>— A&#160;memory operand consisting&#160;of data item pairs whose&#160;sizes are&#160;<br/>indicated on the&#160;left and the&#160;right side of&#160;the ampersand. All memory&#160;addressing&#160;modes&#160;are allowed.&#160;The&#160;<br/>m16&amp;16&#160;and&#160;m32&amp;32&#160;operands are used&#160;by the&#160;BOUND instruction&#160;to provide an operand&#160;containing&#160;an&#160;upper&#160;<br/>and lower&#160;bounds for array&#160;indices. The&#160;m16&amp;32 operand&#160;is&#160;used&#160;by&#160;LIDT&#160;and&#160;LGDT&#160;to&#160;provide&#160;a&#160;word&#160;with&#160;<br/>which to load the limit field, and a doubleword with&#160;which to&#160;load the base field of the corresponding&#160;GDTR and&#160;<br/>IDTR&#160;registers. The m16&amp;64 operand&#160;is used by&#160;LIDT&#160;and&#160;LGDT&#160;in 64-bit&#160;mode to&#160;provide&#160;a word with which&#160;to&#160;<br/>load the&#160;limit&#160;field, and&#160;a quadword with which&#160;to load&#160;the base&#160;field of&#160;the&#160;corresponding GDTR and&#160;IDTR&#160;<br/>registers.</p>
<p style="position:absolute;top:694px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:694px;left:93px;white-space:nowrap" class="ft07"><b>moffs8,&#160;moffs16, moffs32, moffs64&#160;</b>—&#160;A&#160;simple&#160;memory&#160;variable (memory offset) of&#160;type byte, word, or&#160;<br/>doubleword used by some&#160;variants&#160;of&#160;the MOV instruction. The&#160;actual address&#160;is given&#160;by&#160;a simple offset&#160;<br/>relative&#160;to the&#160;segment&#160;base. No&#160;ModR/M byte is&#160;used in the&#160;instruction.&#160;The number&#160;shown with moffs&#160;<br/>indicates&#160;its size, which is&#160;determined by the address-size&#160;attribute&#160;of the&#160;instruction.&#160;</p>
<p style="position:absolute;top:766px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:766px;left:93px;white-space:nowrap" class="ft07"><b>Sreg&#160;</b>— A&#160;segment&#160;register.&#160;The&#160;segment register&#160;bit assignments&#160;are ES&#160;= 0,&#160;CS&#160;= 1,&#160;SS&#160;=&#160;2,&#160;DS&#160;= 3,&#160;FS&#160;= 4,&#160;<br/>and GS = 5.</p>
<p style="position:absolute;top:805px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:805px;left:93px;white-space:nowrap" class="ft07"><b>m32fp, m64fp, m80fp&#160;</b>—&#160;A single-precision, double-precision, and&#160;double extended-precision (respectively)&#160;<br/>floating-point&#160;operand in&#160;memory. These symbols&#160;designate&#160;floating-point&#160;values&#160;that are used as&#160;operands for&#160;<br/>x87&#160;FPU floating-point&#160;instructions.</p>
<p style="position:absolute;top:860px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:861px;left:93px;white-space:nowrap" class="ft07"><b>m16int, m32int, m64int&#160;</b>—&#160;A word, doubleword,&#160;and quadword&#160;integer (respectively)&#160;operand in&#160;memory.&#160;<br/>These symbols&#160;designate&#160;integers that&#160;are&#160;used&#160;as&#160;operands for&#160;x87&#160;FPU&#160;integer&#160;instructions.</p>
<p style="position:absolute;top:899px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:900px;left:93px;white-space:nowrap" class="ft03"><b>ST or&#160;ST(0)&#160;</b>—&#160;The&#160;top element of the FPU&#160;register&#160;stack.</p>
<p style="position:absolute;top:922px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:922px;left:93px;white-space:nowrap" class="ft03"><b>ST(i)&#160;</b>— The&#160;i</p>
<p style="position:absolute;top:920px;left:186px;white-space:nowrap" class="ft05">th</p>
<p style="position:absolute;top:922px;left:197px;white-space:nowrap" class="ft04">&#160;element from the&#160;top of the&#160;FPU&#160;register&#160;stack (<i>i</i>&#160;←&#160;0 through&#160;7).</p>
<p style="position:absolute;top:944px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:945px;left:93px;white-space:nowrap" class="ft03"><b>mm&#160;</b>— An&#160;MMX register. The&#160;64-bit MMX&#160;registers are:&#160;MM0 through MM7.</p>
<p style="position:absolute;top:967px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:967px;left:93px;white-space:nowrap" class="ft07"><b>mm/m32&#160;</b>— The low order 32&#160;bits of an MMX register or a&#160;32-bit memory operand.&#160;The 64-bit MMX registers&#160;<br/>are:&#160;MM0 through MM7. The contents of&#160;memory are found&#160;at the&#160;address provided by&#160;the effective address&#160;<br/>computation.</p>
<p style="position:absolute;top:1022px;left:68px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:1023px;left:93px;white-space:nowrap" class="ft07"><b>mm/m64&#160;</b>—&#160;An&#160;MMX&#160;register&#160;or&#160;a&#160;64-bit&#160;memory&#160;operand.&#160;The&#160;64-bit MMX registers are: MM0 through MM7.&#160;<br/>The contents of&#160;memory are found at&#160;the address provided&#160;by&#160;the effective address&#160;computation.</p>
</div>
</body>
</html>
