// Seed: 3275845707
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  ;
  assign id_4 = id_5;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3,
      id_6
  );
  logic id_8, id_9;
endmodule
