(define outp_0 ::(bitvector 1))
(define overflw_0 ::(bitvector 1))
(define stato_0 ::(bitvector 3))
(define clock_0 ::(bitvector 1))
(define line1_0 ::(bitvector 1))
(define line2_0 ::(bitvector 1))
(define reset_0 ::(bitvector 1))
(define outp_1 ::(bitvector 1))
(define overflw_1 ::(bitvector 1))
(define stato_1 ::(bitvector 3))
(define clock_1 ::(bitvector 1))
(define line1_1 ::(bitvector 1))
(define line2_1 ::(bitvector 1))
(define reset_1 ::(bitvector 1))
(define outp_2 ::(bitvector 1))
(define overflw_2 ::(bitvector 1))
(define stato_2 ::(bitvector 3))
(define clock_2 ::(bitvector 1))
(define line1_2 ::(bitvector 1))
(define line2_2 ::(bitvector 1))
(define reset_2 ::(bitvector 1))
(define outp_3 ::(bitvector 1))
(define overflw_3 ::(bitvector 1))
(define stato_3 ::(bitvector 3))
(define clock_3 ::(bitvector 1))
(define line1_3 ::(bitvector 1))
(define line2_3 ::(bitvector 1))
(define reset_3 ::(bitvector 1))
(define outp_4 ::(bitvector 1))
(define overflw_4 ::(bitvector 1))
(define stato_4 ::(bitvector 3))
(define clock_4 ::(bitvector 1))
(define line1_4 ::(bitvector 1))
(define line2_4 ::(bitvector 1))
(define reset_4 ::(bitvector 1))
(define outp_5 ::(bitvector 1))
(define overflw_5 ::(bitvector 1))
(define stato_5 ::(bitvector 3))
(define clock_5 ::(bitvector 1))
(define line1_5 ::(bitvector 1))
(define line2_5 ::(bitvector 1))
(define reset_5 ::(bitvector 1))
(define outp_6 ::(bitvector 1))
(define overflw_6 ::(bitvector 1))
(define stato_6 ::(bitvector 3))
(define clock_6 ::(bitvector 1))
(define line1_6 ::(bitvector 1))
(define line2_6 ::(bitvector 1))
(define reset_6 ::(bitvector 1))
(define outp_7 ::(bitvector 1))
(define overflw_7 ::(bitvector 1))
(define stato_7 ::(bitvector 3))
(define clock_7 ::(bitvector 1))
(define line1_7 ::(bitvector 1))
(define line2_7 ::(bitvector 1))
(define reset_7 ::(bitvector 1))
(define outp_8 ::(bitvector 1))
(define overflw_8 ::(bitvector 1))
(define stato_8 ::(bitvector 3))
(define clock_8 ::(bitvector 1))
(define line1_8 ::(bitvector 1))
(define line2_8 ::(bitvector 1))
(define reset_8 ::(bitvector 1))
(define outp_9 ::(bitvector 1))
(define overflw_9 ::(bitvector 1))
(define stato_9 ::(bitvector 3))
(define clock_9 ::(bitvector 1))
(define line1_9 ::(bitvector 1))
(define line2_9 ::(bitvector 1))
(define reset_9 ::(bitvector 1))
(define outp_10 ::(bitvector 1))
(define overflw_10 ::(bitvector 1))
(define stato_10 ::(bitvector 3))
(define clock_10 ::(bitvector 1))
(define line1_10 ::(bitvector 1))
(define line2_10 ::(bitvector 1))
(define reset_10 ::(bitvector 1))
(define outp_11 ::(bitvector 1))
(define overflw_11 ::(bitvector 1))
(define stato_11 ::(bitvector 3))
(define clock_11 ::(bitvector 1))
(define line1_11 ::(bitvector 1))
(define line2_11 ::(bitvector 1))
(define reset_11 ::(bitvector 1))
(assert (= outp_0 0b0))
(assert (= overflw_0 0b0))
(assert (= stato_0 0b000))

