// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        in_0_TDATA,
        in_0_TVALID,
        in_0_TREADY,
        in_1_TDATA,
        in_1_TVALID,
        in_1_TREADY,
        in_0_TKEEP,
        in_1_TKEEP,
        in_0_TSTRB,
        in_1_TSTRB,
        in_0_TLAST,
        in_1_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST,
        in_0_TDATA_blk_n,
        in_1_TDATA_blk_n,
        out_r_TDATA_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 22'd1;
parameter    ap_ST_fsm_pp0_stage1 = 22'd2;
parameter    ap_ST_fsm_pp0_stage2 = 22'd4;
parameter    ap_ST_fsm_pp0_stage3 = 22'd8;
parameter    ap_ST_fsm_pp0_stage4 = 22'd16;
parameter    ap_ST_fsm_pp0_stage5 = 22'd32;
parameter    ap_ST_fsm_pp0_stage6 = 22'd64;
parameter    ap_ST_fsm_pp0_stage7 = 22'd128;
parameter    ap_ST_fsm_pp0_stage8 = 22'd256;
parameter    ap_ST_fsm_pp0_stage9 = 22'd512;
parameter    ap_ST_fsm_pp0_stage10 = 22'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 22'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 22'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 22'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 22'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 22'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 22'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 22'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 22'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 22'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 22'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 22'd2097152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [63:0] in_0_TDATA;
input   in_0_TVALID;
output   in_0_TREADY;
input  [63:0] in_1_TDATA;
input   in_1_TVALID;
output   in_1_TREADY;
input  [7:0] in_0_TKEEP;
input  [7:0] in_1_TKEEP;
input  [7:0] in_0_TSTRB;
input  [7:0] in_1_TSTRB;
input  [0:0] in_0_TLAST;
input  [0:0] in_1_TLAST;
output  [63:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [7:0] out_r_TKEEP;
output  [7:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;
output   in_0_TDATA_blk_n;
output   in_1_TDATA_blk_n;
output   out_r_TDATA_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_0_TREADY;
reg in_1_TREADY;
reg out_r_TVALID;
reg in_0_TDATA_blk_n;
reg in_1_TDATA_blk_n;
reg out_r_TDATA_blk_n;

(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
reg   [31:0] global_iteration;
reg   [15:0] write_col_offset;
reg   [7:0] write_row_offset;
reg   [7:0] channel_idx;
reg   [15:0] read_col_offset;
reg   [7:0] read_row_offset;
reg   [9:0] stripes_0_0_address0;
reg    stripes_0_0_ce0;
wire   [7:0] stripes_0_0_q0;
reg   [9:0] stripes_0_0_address1;
reg    stripes_0_0_ce1;
reg    stripes_0_0_we1;
reg   [7:0] stripes_0_0_d1;
wire   [7:0] stripes_0_0_q1;
reg   [9:0] stripes_0_1_address0;
reg    stripes_0_1_ce0;
wire   [7:0] stripes_0_1_q0;
reg   [9:0] stripes_0_1_address1;
reg    stripes_0_1_ce1;
reg    stripes_0_1_we1;
reg   [7:0] stripes_0_1_d1;
wire   [7:0] stripes_0_1_q1;
reg   [9:0] stripes_0_2_address0;
reg    stripes_0_2_ce0;
wire   [7:0] stripes_0_2_q0;
reg   [9:0] stripes_0_2_address1;
reg    stripes_0_2_ce1;
reg    stripes_0_2_we1;
reg   [7:0] stripes_0_2_d1;
wire   [7:0] stripes_0_2_q1;
reg   [9:0] stripes_0_3_address0;
reg    stripes_0_3_ce0;
wire   [7:0] stripes_0_3_q0;
reg   [9:0] stripes_0_3_address1;
reg    stripes_0_3_ce1;
reg    stripes_0_3_we1;
reg   [7:0] stripes_0_3_d1;
wire   [7:0] stripes_0_3_q1;
reg   [9:0] stripes_0_4_address0;
reg    stripes_0_4_ce0;
wire   [7:0] stripes_0_4_q0;
reg   [9:0] stripes_0_4_address1;
reg    stripes_0_4_ce1;
reg    stripes_0_4_we1;
reg   [7:0] stripes_0_4_d1;
wire   [7:0] stripes_0_4_q1;
reg   [9:0] stripes_0_5_address0;
reg    stripes_0_5_ce0;
wire   [7:0] stripes_0_5_q0;
reg   [9:0] stripes_0_5_address1;
reg    stripes_0_5_ce1;
reg    stripes_0_5_we1;
reg   [7:0] stripes_0_5_d1;
wire   [7:0] stripes_0_5_q1;
reg   [9:0] stripes_1_0_address0;
reg    stripes_1_0_ce0;
wire   [7:0] stripes_1_0_q0;
reg   [9:0] stripes_1_0_address1;
reg    stripes_1_0_ce1;
reg    stripes_1_0_we1;
reg   [7:0] stripes_1_0_d1;
wire   [7:0] stripes_1_0_q1;
reg   [9:0] stripes_1_1_address0;
reg    stripes_1_1_ce0;
wire   [7:0] stripes_1_1_q0;
reg   [9:0] stripes_1_1_address1;
reg    stripes_1_1_ce1;
reg    stripes_1_1_we1;
reg   [7:0] stripes_1_1_d1;
wire   [7:0] stripes_1_1_q1;
reg   [9:0] stripes_1_2_address0;
reg    stripes_1_2_ce0;
wire   [7:0] stripes_1_2_q0;
reg   [9:0] stripes_1_2_address1;
reg    stripes_1_2_ce1;
reg    stripes_1_2_we1;
reg   [7:0] stripes_1_2_d1;
wire   [7:0] stripes_1_2_q1;
reg   [9:0] stripes_1_3_address0;
reg    stripes_1_3_ce0;
wire   [7:0] stripes_1_3_q0;
reg   [9:0] stripes_1_3_address1;
reg    stripes_1_3_ce1;
reg    stripes_1_3_we1;
reg   [7:0] stripes_1_3_d1;
wire   [7:0] stripes_1_3_q1;
reg   [9:0] stripes_1_4_address0;
reg    stripes_1_4_ce0;
wire   [7:0] stripes_1_4_q0;
reg   [9:0] stripes_1_4_address1;
reg    stripes_1_4_ce1;
reg    stripes_1_4_we1;
reg   [7:0] stripes_1_4_d1;
wire   [7:0] stripes_1_4_q1;
reg   [9:0] stripes_1_5_address0;
reg    stripes_1_5_ce0;
wire   [7:0] stripes_1_5_q0;
reg   [9:0] stripes_1_5_address1;
reg    stripes_1_5_ce1;
reg    stripes_1_5_we1;
reg   [7:0] stripes_1_5_d1;
wire   [7:0] stripes_1_5_q1;
reg   [9:0] stripes_2_0_address0;
reg    stripes_2_0_ce0;
wire   [7:0] stripes_2_0_q0;
reg   [9:0] stripes_2_0_address1;
reg    stripes_2_0_ce1;
reg    stripes_2_0_we1;
reg   [7:0] stripes_2_0_d1;
wire   [7:0] stripes_2_0_q1;
reg   [9:0] stripes_2_1_address0;
reg    stripes_2_1_ce0;
wire   [7:0] stripes_2_1_q0;
reg   [9:0] stripes_2_1_address1;
reg    stripes_2_1_ce1;
reg    stripes_2_1_we1;
reg   [7:0] stripes_2_1_d1;
wire   [7:0] stripes_2_1_q1;
reg   [9:0] stripes_2_2_address0;
reg    stripes_2_2_ce0;
wire   [7:0] stripes_2_2_q0;
reg   [9:0] stripes_2_2_address1;
reg    stripes_2_2_ce1;
reg    stripes_2_2_we1;
reg   [7:0] stripes_2_2_d1;
wire   [7:0] stripes_2_2_q1;
reg   [9:0] stripes_2_3_address0;
reg    stripes_2_3_ce0;
wire   [7:0] stripes_2_3_q0;
reg   [9:0] stripes_2_3_address1;
reg    stripes_2_3_ce1;
reg    stripes_2_3_we1;
reg   [7:0] stripes_2_3_d1;
wire   [7:0] stripes_2_3_q1;
reg   [9:0] stripes_2_4_address0;
reg    stripes_2_4_ce0;
wire   [7:0] stripes_2_4_q0;
reg   [9:0] stripes_2_4_address1;
reg    stripes_2_4_ce1;
reg    stripes_2_4_we1;
reg   [7:0] stripes_2_4_d1;
wire   [7:0] stripes_2_4_q1;
reg   [9:0] stripes_2_5_address0;
reg    stripes_2_5_ce0;
wire   [7:0] stripes_2_5_q0;
reg   [9:0] stripes_2_5_address1;
reg    stripes_2_5_ce1;
reg    stripes_2_5_we1;
reg   [7:0] stripes_2_5_d1;
wire   [7:0] stripes_2_5_q1;
reg   [15:0] maxes_0;
reg   [15:0] maxes_1;
reg   [15:0] maxes_2;
reg   [15:0] maxes_3;
wire   [0:0] icmp_ln114_fu_2143_p2;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln114_reg_6137;
reg   [0:0] icmp_ln144_reg_7195;
reg   [0:0] icmp_ln188_reg_7289;
reg   [7:0] reg_2126;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
reg   [31:0] global_iteration_loa_reg_6121;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state23_pp0_stage0_iter1;
reg    ap_predicate_op1711_write_state23;
reg    ap_block_state23_io;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln114_fu_2135_p1;
reg   [1:0] trunc_ln114_reg_6132;
reg   [15:0] write_col_offset_loa_reg_6141;
wire   [1:0] trunc_ln122_fu_2241_p1;
reg   [1:0] trunc_ln122_reg_6150;
wire   [2:0] trunc_ln122_1_fu_2245_p1;
reg   [2:0] trunc_ln122_1_reg_6154;
reg   [9:0] stripes_0_1_addr_reg_6158;
reg   [9:0] stripes_0_2_addr_reg_6163;
reg   [9:0] stripes_0_3_addr_reg_6168;
reg   [9:0] stripes_0_4_addr_reg_6173;
reg   [9:0] stripes_0_5_addr_reg_6178;
reg   [9:0] stripes_1_1_addr_reg_6183;
reg   [9:0] stripes_1_2_addr_reg_6188;
reg   [9:0] stripes_1_3_addr_reg_6193;
reg   [9:0] stripes_1_4_addr_reg_6198;
reg   [9:0] stripes_1_5_addr_reg_6203;
reg   [9:0] stripes_2_1_addr_reg_6208;
reg   [9:0] stripes_2_2_addr_reg_6213;
reg   [9:0] stripes_2_3_addr_reg_6218;
reg   [9:0] stripes_2_4_addr_reg_6223;
reg   [9:0] stripes_2_5_addr_reg_6228;
wire   [0:0] icmp_ln125_fu_2255_p2;
reg   [0:0] icmp_ln125_reg_6233;
reg   [7:0] p_Result_s_reg_6239;
wire   [1:0] trunc_ln122_2_fu_2279_p1;
reg   [1:0] trunc_ln122_2_reg_6261;
wire   [7:0] add_ln124_1_fu_2283_p2;
reg   [7:0] add_ln124_1_reg_6265;
reg   [7:0] p_Result_2_reg_6271;
reg   [7:0] p_Result_3_reg_6293;
reg   [7:0] p_Result_4_reg_6315;
reg   [7:0] p_Result_5_reg_6337;
reg   [7:0] p_Result_6_reg_6359;
reg   [7:0] p_Result_7_reg_6381;
wire   [15:0] select_ln125_fu_2377_p3;
reg   [15:0] select_ln125_reg_6403;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
reg   [9:0] stripes_0_1_addr_1_reg_6409;
reg   [9:0] stripes_0_2_addr_1_reg_6414;
reg   [9:0] stripes_0_3_addr_1_reg_6419;
reg   [9:0] stripes_0_4_addr_1_reg_6424;
reg   [9:0] stripes_0_5_addr_1_reg_6429;
reg   [9:0] stripes_1_1_addr_1_reg_6434;
reg   [9:0] stripes_1_2_addr_1_reg_6439;
reg   [9:0] stripes_1_3_addr_1_reg_6444;
reg   [9:0] stripes_1_4_addr_1_reg_6449;
reg   [9:0] stripes_1_5_addr_1_reg_6454;
reg   [9:0] stripes_2_1_addr_1_reg_6459;
reg   [9:0] stripes_2_2_addr_1_reg_6464;
reg   [9:0] stripes_2_3_addr_1_reg_6469;
reg   [9:0] stripes_2_4_addr_1_reg_6474;
reg   [9:0] stripes_2_5_addr_1_reg_6479;
reg   [7:0] p_Result_1_1_reg_6484;
wire   [0:0] icmp_ln125_1_fu_2415_p2;
reg   [0:0] icmp_ln125_1_reg_6503;
wire   [1:0] trunc_ln122_3_fu_2427_p1;
reg   [1:0] trunc_ln122_3_reg_6509;
reg   [7:0] p_Result_1_2_reg_6513;
wire   [0:0] icmp_ln125_2_fu_2447_p2;
reg   [0:0] icmp_ln125_2_reg_6532;
wire   [7:0] select_ln125_5_fu_2453_p3;
reg   [7:0] select_ln125_5_reg_6538;
wire   [1:0] trunc_ln122_4_fu_2461_p1;
reg   [1:0] trunc_ln122_4_reg_6543;
reg   [7:0] p_Result_1_3_reg_6547;
reg   [7:0] p_Result_1_4_reg_6566;
reg   [7:0] p_Result_1_5_reg_6585;
reg   [7:0] p_Result_1_6_reg_6604;
reg   [7:0] p_Result_1_7_reg_6623;
reg   [9:0] stripes_0_1_addr_2_reg_6642;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
reg   [9:0] stripes_0_2_addr_2_reg_6647;
reg   [9:0] stripes_0_3_addr_2_reg_6652;
reg   [9:0] stripes_0_4_addr_2_reg_6657;
reg   [9:0] stripes_0_5_addr_2_reg_6662;
reg   [9:0] stripes_1_1_addr_2_reg_6667;
reg   [9:0] stripes_1_2_addr_2_reg_6672;
reg   [9:0] stripes_1_3_addr_2_reg_6677;
reg   [9:0] stripes_1_4_addr_2_reg_6682;
reg   [9:0] stripes_1_5_addr_2_reg_6687;
reg   [9:0] stripes_2_1_addr_2_reg_6692;
reg   [9:0] stripes_2_2_addr_2_reg_6697;
reg   [9:0] stripes_2_3_addr_2_reg_6702;
reg   [9:0] stripes_2_4_addr_2_reg_6707;
reg   [9:0] stripes_2_5_addr_2_reg_6712;
wire   [15:0] select_ln125_4_fu_2554_p3;
reg   [15:0] select_ln125_4_reg_6717;
wire   [0:0] icmp_ln125_3_fu_2566_p2;
reg   [0:0] icmp_ln125_3_reg_6724;
wire   [1:0] trunc_ln122_5_fu_2580_p1;
reg   [1:0] trunc_ln122_5_reg_6729;
wire   [7:0] add_ln124_4_fu_2584_p2;
reg   [7:0] add_ln124_4_reg_6733;
wire   [0:0] icmp_ln125_4_fu_2590_p2;
reg   [0:0] icmp_ln125_4_reg_6738;
wire   [0:0] or_ln125_2_fu_2605_p2;
reg   [0:0] or_ln125_2_reg_6745;
reg   [9:0] stripes_0_1_addr_3_reg_6750;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
reg   [9:0] stripes_0_2_addr_3_reg_6755;
reg   [9:0] stripes_0_3_addr_3_reg_6760;
reg   [9:0] stripes_0_4_addr_3_reg_6765;
reg   [9:0] stripes_0_5_addr_3_reg_6770;
reg   [9:0] stripes_1_1_addr_3_reg_6775;
reg   [9:0] stripes_1_2_addr_3_reg_6780;
reg   [9:0] stripes_1_3_addr_3_reg_6785;
reg   [9:0] stripes_1_4_addr_3_reg_6790;
reg   [9:0] stripes_1_5_addr_3_reg_6795;
reg   [9:0] stripes_2_1_addr_3_reg_6800;
reg   [9:0] stripes_2_2_addr_3_reg_6805;
reg   [9:0] stripes_2_3_addr_3_reg_6810;
reg   [9:0] stripes_2_4_addr_3_reg_6815;
reg   [9:0] stripes_2_5_addr_3_reg_6820;
wire   [15:0] select_ln125_6_fu_2637_p3;
reg   [15:0] select_ln125_6_reg_6825;
wire   [1:0] trunc_ln122_6_fu_2649_p1;
reg   [1:0] trunc_ln122_6_reg_6832;
wire   [0:0] icmp_ln125_5_fu_2659_p2;
reg   [0:0] icmp_ln125_5_reg_6836;
wire   [1:0] trunc_ln122_7_fu_2673_p1;
reg   [1:0] trunc_ln122_7_reg_6842;
wire   [7:0] add_ln124_6_fu_2677_p2;
reg   [7:0] add_ln124_6_reg_6846;
reg   [9:0] stripes_0_1_addr_4_reg_6852;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
reg   [9:0] stripes_0_2_addr_4_reg_6857;
reg   [9:0] stripes_0_3_addr_4_reg_6862;
reg   [9:0] stripes_0_4_addr_4_reg_6867;
reg   [9:0] stripes_0_5_addr_4_reg_6872;
reg   [9:0] stripes_1_1_addr_4_reg_6877;
reg   [9:0] stripes_1_2_addr_4_reg_6882;
reg   [9:0] stripes_1_3_addr_4_reg_6887;
reg   [9:0] stripes_1_4_addr_4_reg_6892;
reg   [9:0] stripes_1_5_addr_4_reg_6897;
reg   [9:0] stripes_2_1_addr_4_reg_6902;
reg   [9:0] stripes_2_2_addr_4_reg_6907;
reg   [9:0] stripes_2_3_addr_4_reg_6912;
reg   [9:0] stripes_2_4_addr_4_reg_6917;
reg   [9:0] stripes_2_5_addr_4_reg_6922;
wire   [15:0] select_ln125_8_fu_2709_p3;
reg   [15:0] select_ln125_8_reg_6927;
wire   [0:0] icmp_ln125_6_fu_2715_p2;
reg   [0:0] icmp_ln125_6_reg_6934;
wire   [1:0] trunc_ln122_8_fu_2727_p1;
reg   [1:0] trunc_ln122_8_reg_6939;
wire   [0:0] icmp_ln125_7_fu_2737_p2;
reg   [0:0] icmp_ln125_7_reg_6943;
wire   [0:0] or_ln125_6_fu_2759_p2;
reg   [0:0] or_ln125_6_reg_6948;
reg   [9:0] stripes_0_1_addr_5_reg_6953;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
reg   [9:0] stripes_0_2_addr_5_reg_6958;
reg   [9:0] stripes_0_3_addr_5_reg_6963;
reg   [9:0] stripes_0_4_addr_5_reg_6968;
reg   [9:0] stripes_0_5_addr_5_reg_6973;
reg   [9:0] stripes_1_1_addr_5_reg_6978;
reg   [9:0] stripes_1_2_addr_5_reg_6983;
reg   [9:0] stripes_1_3_addr_5_reg_6988;
reg   [9:0] stripes_1_4_addr_5_reg_6993;
reg   [9:0] stripes_1_5_addr_5_reg_6998;
reg   [9:0] stripes_2_1_addr_5_reg_7003;
reg   [9:0] stripes_2_2_addr_5_reg_7008;
reg   [9:0] stripes_2_3_addr_5_reg_7013;
reg   [9:0] stripes_2_4_addr_5_reg_7018;
reg   [9:0] stripes_2_5_addr_5_reg_7023;
wire   [15:0] select_ln125_10_fu_2804_p3;
reg   [15:0] select_ln125_10_reg_7028;
reg   [9:0] stripes_0_1_addr_6_reg_7035;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
reg   [9:0] stripes_0_2_addr_6_reg_7040;
reg   [9:0] stripes_0_3_addr_6_reg_7045;
reg   [9:0] stripes_0_4_addr_6_reg_7050;
reg   [9:0] stripes_0_5_addr_6_reg_7055;
reg   [9:0] stripes_1_1_addr_6_reg_7060;
reg   [9:0] stripes_1_2_addr_6_reg_7065;
reg   [9:0] stripes_1_3_addr_6_reg_7070;
reg   [9:0] stripes_1_4_addr_6_reg_7075;
reg   [9:0] stripes_1_5_addr_6_reg_7080;
reg   [9:0] stripes_2_1_addr_6_reg_7085;
reg   [9:0] stripes_2_2_addr_6_reg_7090;
reg   [9:0] stripes_2_3_addr_6_reg_7095;
reg   [9:0] stripes_2_4_addr_6_reg_7100;
reg   [9:0] stripes_2_5_addr_6_reg_7105;
wire   [15:0] select_ln125_12_fu_2836_p3;
reg   [15:0] select_ln125_12_reg_7110;
wire   [15:0] select_ln125_14_fu_2848_p3;
reg   [9:0] stripes_0_1_addr_7_reg_7120;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
reg   [9:0] stripes_0_2_addr_7_reg_7125;
reg   [9:0] stripes_0_3_addr_7_reg_7130;
reg   [9:0] stripes_0_4_addr_7_reg_7135;
reg   [9:0] stripes_0_5_addr_7_reg_7140;
reg   [9:0] stripes_1_1_addr_7_reg_7145;
reg   [9:0] stripes_1_2_addr_7_reg_7150;
reg   [9:0] stripes_1_3_addr_7_reg_7155;
reg   [9:0] stripes_1_4_addr_7_reg_7160;
reg   [9:0] stripes_1_5_addr_7_reg_7165;
reg   [9:0] stripes_2_1_addr_7_reg_7170;
reg   [9:0] stripes_2_2_addr_7_reg_7175;
reg   [9:0] stripes_2_3_addr_7_reg_7180;
reg   [9:0] stripes_2_4_addr_7_reg_7185;
reg   [9:0] stripes_2_5_addr_7_reg_7190;
wire   [0:0] icmp_ln144_fu_2891_p2;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire   [63:0] zext_ln166_fu_2918_p1;
reg   [63:0] zext_ln166_reg_7199;
wire   [63:0] zext_ln166_5_fu_2930_p1;
reg   [63:0] zext_ln166_5_reg_7229;
wire   [63:0] zext_ln166_9_fu_2943_p1;
reg   [63:0] zext_ln166_9_reg_7263;
wire   [0:0] icmp_ln188_fu_2948_p2;
wire   [15:0] add_ln211_fu_2953_p2;
wire   [0:0] icmp_ln212_fu_2959_p2;
reg   [0:0] icmp_ln212_reg_7298;
reg   [7:0] stripes_0_0_load_reg_7302;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
reg   [7:0] stripes_2_0_load_reg_7334;
reg   [7:0] stripes_0_0_load_1_reg_7361;
reg   [7:0] stripes_1_0_load_1_reg_7388;
reg   [7:0] stripes_2_0_load_1_reg_7415;
reg   [7:0] stripes_1_0_load_2_reg_7447;
reg   [7:0] stripes_0_1_load_reg_7479;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
reg   [7:0] stripes_0_2_load_reg_7486;
reg   [7:0] stripes_0_3_load_reg_7493;
reg   [7:0] stripes_0_4_load_reg_7500;
reg   [7:0] stripes_1_0_load_reg_7507;
reg   [7:0] stripes_2_1_load_reg_7534;
reg   [7:0] stripes_2_2_load_reg_7541;
reg   [7:0] stripes_2_3_load_reg_7548;
reg   [7:0] stripes_2_4_load_reg_7555;
reg   [7:0] stripes_0_1_load_1_reg_7562;
reg   [7:0] stripes_0_2_load_1_reg_7569;
reg   [7:0] stripes_0_3_load_1_reg_7576;
reg   [7:0] stripes_0_4_load_1_reg_7583;
reg   [7:0] stripes_1_1_load_1_reg_7590;
reg   [7:0] stripes_1_2_load_1_reg_7597;
reg   [7:0] stripes_1_3_load_1_reg_7604;
reg   [7:0] stripes_1_4_load_1_reg_7611;
reg   [7:0] stripes_2_1_load_1_reg_7618;
reg   [7:0] stripes_2_2_load_1_reg_7625;
reg   [7:0] stripes_2_3_load_1_reg_7632;
reg   [7:0] stripes_2_4_load_1_reg_7639;
reg   [7:0] stripes_0_0_load_2_reg_7646;
reg   [7:0] stripes_1_1_load_2_reg_7673;
reg   [7:0] stripes_1_2_load_2_reg_7680;
reg   [7:0] stripes_1_3_load_2_reg_7687;
reg   [7:0] stripes_1_4_load_2_reg_7694;
reg   [7:0] stripes_2_0_load_2_reg_7701;
reg   [7:0] stripes_1_1_load_reg_7728;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
reg   [7:0] stripes_1_2_load_reg_7735;
reg   [7:0] stripes_1_3_load_reg_7742;
reg   [7:0] stripes_1_4_load_reg_7749;
reg   [7:0] stripes_0_1_load_2_reg_7756;
reg   [7:0] stripes_0_2_load_2_reg_7763;
reg   [7:0] stripes_0_3_load_2_reg_7770;
reg   [7:0] stripes_0_4_load_2_reg_7777;
reg   [7:0] stripes_2_1_load_2_reg_7784;
reg   [7:0] stripes_2_2_load_2_reg_7791;
reg   [7:0] stripes_2_3_load_2_reg_7798;
reg   [7:0] stripes_2_4_load_2_reg_7805;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire   [2:0] select_ln156_fu_3018_p3;
reg   [2:0] select_ln156_reg_7842;
reg   [7:0] stripes_0_5_load_reg_7855;
reg   [7:0] stripes_2_5_load_reg_7867;
reg   [7:0] stripes_0_5_load_1_reg_7874;
reg   [7:0] stripes_1_5_load_1_reg_7881;
reg   [7:0] stripes_1_5_load_2_reg_7893;
wire   [2:0] select_ln156_1_fu_3064_p3;
reg   [2:0] select_ln156_1_reg_7905;
wire   [2:0] select_ln156_2_fu_3112_p3;
reg   [2:0] select_ln156_2_reg_7918;
wire   [7:0] tmp_fu_3146_p8;
reg   [7:0] tmp_reg_7931;
wire   [7:0] tmp_1_fu_3157_p8;
reg   [7:0] tmp_1_reg_7940;
wire   [7:0] tmp_2_fu_3169_p8;
reg   [7:0] tmp_2_reg_7949;
wire   [7:0] tmp_3_fu_3180_p8;
reg   [7:0] tmp_3_reg_7956;
wire   [11:0] zext_ln166_20_fu_3199_p1;
reg   [11:0] zext_ln166_20_reg_7962;
wire  signed [12:0] sext_ln166_9_fu_3221_p1;
reg  signed [12:0] sext_ln166_9_reg_7967;
wire   [7:0] tmp_4_fu_3225_p8;
reg   [7:0] tmp_4_reg_7972;
wire   [7:0] tmp_5_fu_3236_p8;
reg   [7:0] tmp_5_reg_7981;
reg   [7:0] stripes_0_5_load_2_reg_7990;
wire   [7:0] tmp_6_fu_3248_p8;
reg   [7:0] tmp_6_reg_7995;
wire   [10:0] sub_ln166_19_fu_3272_p2;
reg   [10:0] sub_ln166_19_reg_8002;
wire   [7:0] tmp_7_fu_3278_p8;
reg   [7:0] tmp_7_reg_8007;
wire   [12:0] zext_ln166_38_fu_3289_p1;
reg   [12:0] zext_ln166_38_reg_8013;
wire   [7:0] tmp_8_fu_3293_p8;
reg   [7:0] tmp_8_reg_8018;
wire   [7:0] tmp_9_fu_3305_p8;
reg   [7:0] tmp_9_reg_8028;
wire   [10:0] sub_ln166_26_fu_3328_p2;
reg   [10:0] sub_ln166_26_reg_8035;
wire   [7:0] tmp_s_fu_3334_p8;
reg   [7:0] tmp_s_reg_8040;
wire   [7:0] tmp_10_fu_3346_p8;
reg   [7:0] tmp_10_reg_8049;
wire   [12:0] zext_ln166_60_fu_3357_p1;
reg   [12:0] zext_ln166_60_reg_8054;
wire   [12:0] mul_ln166_4_fu_3361_p2;
reg   [12:0] mul_ln166_4_reg_8059;
wire   [7:0] tmp_11_fu_3367_p8;
reg   [7:0] tmp_11_reg_8065;
wire   [12:0] mul_ln166_5_fu_3382_p2;
reg   [12:0] mul_ln166_5_reg_8070;
wire   [11:0] trunc_ln166_fu_3388_p1;
reg   [11:0] trunc_ln166_reg_8076;
wire   [7:0] tmp_12_fu_3392_p8;
reg   [7:0] tmp_12_reg_8081;
wire   [11:0] zext_ln166_68_fu_3411_p1;
reg   [11:0] zext_ln166_68_reg_8088;
wire   [7:0] tmp_13_fu_3437_p8;
reg   [7:0] tmp_13_reg_8093;
wire   [12:0] zext_ln166_72_fu_3457_p1;
reg   [12:0] zext_ln166_72_reg_8100;
wire   [7:0] tmp_14_fu_3483_p8;
reg   [7:0] tmp_14_reg_8106;
wire   [7:0] tmp_15_fu_3495_p8;
reg   [7:0] tmp_15_reg_8113;
wire  signed [12:0] grp_fu_6036_p3;
reg  signed [12:0] add_ln166_21_reg_8120;
wire   [7:0] tmp_18_fu_3510_p8;
reg   [7:0] tmp_18_reg_8125;
wire   [7:0] tmp_22_fu_3522_p8;
reg   [7:0] tmp_22_reg_8133;
wire   [12:0] zext_ln166_118_fu_3534_p1;
reg   [12:0] zext_ln166_118_reg_8140;
wire  signed [12:0] grp_fu_6028_p3;
reg  signed [12:0] add_ln178_27_reg_8146;
wire  signed [13:0] grp_fu_6044_p3;
reg  signed [13:0] add_ln178_60_reg_8151;
wire   [12:0] sub_ln166_15_fu_3831_p2;
reg   [12:0] sub_ln166_15_reg_8156;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
wire   [13:0] sub_ln166_22_fu_4013_p2;
reg   [13:0] sub_ln166_22_reg_8161;
wire   [13:0] add_ln166_9_fu_4123_p2;
reg   [13:0] add_ln166_9_reg_8166;
wire   [12:0] sub_ln166_30_fu_4191_p2;
reg   [12:0] sub_ln166_30_reg_8171;
wire   [13:0] sub_ln166_32_fu_4207_p2;
reg   [13:0] sub_ln166_32_reg_8176;
wire   [10:0] sub_ln166_36_fu_4277_p2;
reg   [10:0] sub_ln166_36_reg_8181;
wire   [13:0] add_ln166_18_fu_4340_p2;
reg   [13:0] add_ln166_18_reg_8186;
wire   [13:0] sub_ln166_42_fu_4377_p2;
reg   [13:0] sub_ln166_42_reg_8191;
wire   [7:0] tmp_16_fu_4422_p8;
reg   [7:0] tmp_16_reg_8196;
wire   [7:0] tmp_17_fu_4438_p8;
reg   [7:0] tmp_17_reg_8204;
wire   [12:0] mul_ln166_8_fu_4476_p2;
reg   [12:0] mul_ln166_8_reg_8213;
wire   [14:0] sub_ln166_47_fu_4493_p2;
reg   [14:0] sub_ln166_47_reg_8218;
wire   [7:0] tmp_19_fu_4499_p8;
reg   [7:0] tmp_19_reg_8223;
wire  signed [12:0] sext_ln166_50_fu_4528_p1;
reg  signed [12:0] sext_ln166_50_reg_8231;
wire   [7:0] tmp_20_fu_4550_p8;
reg   [7:0] tmp_20_reg_8236;
wire   [7:0] tmp_21_fu_4561_p8;
reg   [7:0] tmp_21_reg_8244;
wire   [12:0] zext_ln166_115_fu_4572_p1;
reg   [12:0] zext_ln166_115_reg_8250;
wire   [12:0] mul_ln166_9_fu_4576_p2;
reg   [12:0] mul_ln166_9_reg_8255;
wire   [7:0] tmp_23_fu_4582_p8;
reg   [7:0] tmp_23_reg_8260;
wire   [7:0] tmp_24_fu_4593_p8;
reg   [7:0] tmp_24_reg_8269;
wire   [7:0] tmp_25_fu_4604_p8;
reg   [7:0] tmp_25_reg_8279;
wire   [12:0] zext_ln166_134_fu_4616_p1;
reg   [12:0] zext_ln166_134_reg_8285;
(* use_dsp48 = "no" *) wire   [13:0] add_ln178_6_fu_4653_p2;
reg   [13:0] add_ln178_6_reg_8290;
wire   [12:0] add_ln178_14_fu_4658_p2;
reg   [12:0] add_ln178_14_reg_8295;
wire   [12:0] add_ln178_15_fu_4664_p2;
reg   [12:0] add_ln178_15_reg_8300;
wire   [12:0] grp_fu_6079_p3;
reg   [12:0] add_ln178_18_reg_8305;
wire   [12:0] add_ln178_20_fu_4670_p2;
reg   [12:0] add_ln178_20_reg_8310;
wire   [12:0] add_ln178_25_fu_4682_p2;
reg   [12:0] add_ln178_25_reg_8315;
wire   [13:0] add_ln178_32_fu_4701_p2;
reg   [13:0] add_ln178_32_reg_8320;
wire   [11:0] add_ln178_38_fu_4707_p2;
reg   [11:0] add_ln178_38_reg_8325;
wire   [8:0] add_ln178_48_fu_4713_p2;
reg   [8:0] add_ln178_48_reg_8330;
wire   [14:0] add_ln178_9_fu_5373_p2;
reg   [14:0] add_ln178_9_reg_8335;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
wire   [13:0] add_ln178_11_fu_5385_p2;
reg   [13:0] add_ln178_11_reg_8340;
wire   [14:0] add_ln178_23_fu_5445_p2;
reg   [14:0] add_ln178_23_reg_8345;
wire   [14:0] add_ln178_29_fu_5476_p2;
reg   [14:0] add_ln178_29_reg_8350;
wire   [14:0] add_ln178_36_fu_5503_p2;
reg   [14:0] add_ln178_36_reg_8355;
wire   [12:0] add_ln178_39_fu_5512_p2;
reg   [12:0] add_ln178_39_reg_8360;
wire   [13:0] add_ln178_42_fu_5530_p2;
reg   [13:0] add_ln178_42_reg_8365;
wire   [12:0] add_ln178_50_fu_5581_p2;
reg   [12:0] add_ln178_50_reg_8370;
wire   [14:0] add_ln178_54_fu_5602_p2;
reg   [14:0] add_ln178_54_reg_8375;
wire   [13:0] add_ln178_57_fu_5623_p2;
reg   [13:0] add_ln178_57_reg_8380;
wire   [13:0] add_ln178_59_fu_5629_p2;
reg   [13:0] add_ln178_59_reg_8385;
(* use_dsp48 = "no" *) wire   [11:0] add_ln178_64_fu_5645_p2;
reg   [11:0] add_ln178_64_reg_8390;
wire   [14:0] add_ln178_68_fu_5666_p2;
reg   [14:0] add_ln178_68_reg_8395;
wire   [14:0] add_ln178_72_fu_5697_p2;
reg   [14:0] add_ln178_72_reg_8400;
wire   [13:0] add_ln178_74_fu_5703_p2;
reg   [13:0] add_ln178_74_reg_8405;
wire   [13:0] add_ln178_75_fu_5709_p2;
reg   [13:0] add_ln178_75_reg_8410;
(* use_dsp48 = "no" *) wire   [12:0] add_ln178_80_fu_5735_p2;
reg   [12:0] add_ln178_80_reg_8415;
wire   [15:0] add_ln178_1_fu_5764_p2;
reg   [15:0] add_ln178_1_reg_8420;
wire   [15:0] add_ln178_3_fu_5807_p2;
reg   [15:0] add_ln178_3_reg_8426;
wire   [15:0] add_ln178_5_fu_5850_p2;
reg   [15:0] add_ln178_5_reg_8432;
wire   [15:0] add_ln178_7_fu_5893_p2;
reg   [15:0] add_ln178_7_reg_8438;
wire   [0:0] tmp_last_V_fu_5899_p2;
reg   [0:0] tmp_last_V_reg_8444;
wire   [31:0] select_ln203_fu_5904_p3;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage21_subdone;
wire   [0:0] ap_phi_mux_write_col_offset_fla_phi_fu_2004_p6;
reg   [0:0] ap_phi_reg_pp0_iter0_write_col_offset_fla_reg_1999;
wire   [0:0] icmp_ln134_fu_2157_p2;
reg   [15:0] ap_phi_reg_pp0_iter0_write_col_offset_new_9_reg_2014;
reg   [15:0] ap_phi_reg_pp0_iter0_read_col_offset_new_s_reg_2028;
reg   [0:0] ap_phi_mux_maxes_0_flag_0_phi_fu_2044_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_maxes_0_flag_0_reg_2039;
reg   [0:0] ap_phi_reg_pp0_iter1_maxes_0_flag_0_reg_2039;
reg   [15:0] ap_phi_mux_maxes_0_new_0_phi_fu_2060_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_maxes_0_new_0_reg_2055;
reg   [15:0] ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_2055;
wire   [15:0] select_ln185_fu_5920_p3;
reg   [15:0] ap_phi_mux_maxes_1_new_0_phi_fu_2075_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_maxes_1_new_0_reg_2070;
reg   [15:0] ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_2070;
wire   [15:0] select_ln185_1_fu_5937_p3;
reg   [15:0] ap_phi_mux_maxes_2_new_0_phi_fu_2090_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_maxes_2_new_0_reg_2085;
reg   [15:0] ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_2085;
wire   [15:0] select_ln185_2_fu_5954_p3;
reg   [15:0] ap_phi_mux_maxes_3_new_0_phi_fu_2105_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_maxes_3_new_0_reg_2100;
reg   [15:0] ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_2100;
wire   [15:0] select_ln185_3_fu_5971_p3;
reg   [31:0] ap_phi_mux_global_iteration_loa_1_phi_fu_2118_p6;
reg   [31:0] ap_phi_reg_pp0_iter0_global_iteration_loa_1_reg_2115;
reg   [31:0] ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115;
wire   [63:0] zext_ln122_fu_2215_p1;
wire   [63:0] zext_ln122_1_fu_2383_p1;
wire   [63:0] zext_ln122_2_fu_2526_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln122_3_fu_2611_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln122_4_fu_2683_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln122_5_fu_2778_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln122_6_fu_2810_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln122_7_fu_2855_p1;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire   [31:0] add_ln224_fu_5992_p2;
reg   [31:0] ap_sig_allocacmp_global_iteration_loa;
wire   [7:0] select_ln138_fu_2175_p3;
wire   [7:0] select_ln125_15_fu_2764_p3;
wire   [7:0] select_ln216_fu_3132_p3;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] trunc_ln681_fu_2193_p1;
wire   [7:0] trunc_ln681_1_fu_2353_p1;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire    ap_block_pp0_stage15;
wire   [9:0] trunc_ln114_1_fu_2139_p1;
wire   [7:0] add_ln137_fu_2163_p2;
wire   [0:0] icmp_ln138_fu_2169_p2;
wire   [7:0] add_ln124_fu_2249_p2;
wire   [7:0] select_ln125_1_fu_2261_p3;
wire   [15:0] add_ln128_fu_2372_p2;
wire   [7:0] select_ln125_3_fu_2420_p3;
wire   [7:0] add_ln124_2_fu_2441_p2;
wire   [15:0] add_ln128_1_fu_2515_p2;
wire   [15:0] select_ln125_2_fu_2520_p3;
wire   [15:0] add_ln128_2_fu_2548_p2;
wire   [7:0] add_ln124_3_fu_2561_p2;
wire   [7:0] select_ln125_7_fu_2572_p3;
wire   [0:0] or_ln125_1_fu_2600_p2;
wire   [0:0] or_ln125_fu_2596_p2;
wire   [15:0] add_ln128_3_fu_2632_p2;
wire   [7:0] select_ln125_9_fu_2643_p3;
wire   [7:0] add_ln124_5_fu_2653_p2;
wire   [7:0] select_ln125_11_fu_2665_p3;
wire   [15:0] add_ln128_4_fu_2704_p2;
wire   [7:0] select_ln125_13_fu_2720_p3;
wire   [7:0] add_ln124_7_fu_2731_p2;
wire   [0:0] or_ln125_4_fu_2747_p2;
wire   [0:0] or_ln125_3_fu_2743_p2;
wire   [0:0] or_ln125_5_fu_2753_p2;
wire   [15:0] add_ln128_5_fu_2799_p2;
wire   [15:0] add_ln128_6_fu_2831_p2;
wire   [15:0] add_ln128_7_fu_2842_p2;
wire   [20:0] tmp_26_fu_2882_p4;
wire   [0:0] trunc_ln148_fu_2897_p1;
wire   [15:0] zext_ln148_fu_2904_p1;
wire   [15:0] local_col_index_fu_2908_p2;
wire   [16:0] zext_ln155_fu_2914_p1;
wire   [16:0] add_ln166_fu_2924_p2;
wire   [16:0] add_ln166_2_fu_2937_p2;
wire   [0:0] tmp_29_fu_2975_p3;
wire   [7:0] zext_ln155_1_fu_2982_p1;
wire   [7:0] add_ln155_fu_2994_p2;
wire   [2:0] trunc_ln155_fu_2990_p1;
wire   [2:0] zext_ln155_2_fu_2986_p1;
wire   [2:0] add_ln158_fu_3006_p2;
wire   [0:0] icmp_ln156_fu_3000_p2;
wire   [2:0] add_ln156_fu_3012_p2;
wire   [7:0] select_ln155_fu_3026_p3;
wire   [7:0] add_ln155_1_fu_3034_p2;
wire   [2:0] add_ln158_3_fu_3046_p2;
wire   [2:0] add_ln158_1_fu_3052_p2;
wire   [0:0] icmp_ln156_1_fu_3040_p2;
wire   [2:0] add_ln156_1_fu_3058_p2;
wire   [1:0] or_ln_fu_3072_p3;
wire   [7:0] zext_ln155_3_fu_3080_p1;
wire   [7:0] add_ln155_2_fu_3088_p2;
wire   [2:0] zext_ln155_4_fu_3084_p1;
wire   [2:0] add_ln158_2_fu_3100_p2;
wire   [0:0] icmp_ln156_2_fu_3094_p2;
wire   [2:0] add_ln156_2_fu_3106_p2;
wire   [7:0] add_ln215_fu_3120_p2;
wire   [0:0] icmp_ln216_fu_3126_p2;
wire    ap_block_pp0_stage18;
wire   [10:0] shl_ln166_s_fu_3191_p3;
wire   [8:0] shl_ln166_10_fu_3203_p3;
wire   [11:0] zext_ln166_21_fu_3211_p1;
wire  signed [11:0] sub_ln166_11_fu_3215_p2;
wire   [9:0] shl_ln166_17_fu_3260_p3;
wire   [10:0] zext_ln166_36_fu_3268_p1;
wire   [9:0] shl_ln166_23_fu_3316_p3;
wire   [10:0] zext_ln166_51_fu_3324_p1;
wire   [7:0] mul_ln166_4_fu_3361_p1;
wire   [7:0] mul_ln166_5_fu_3382_p1;
wire   [8:0] shl_ln166_31_fu_3403_p3;
wire   [10:0] shl_ln166_33_fu_3415_p3;
wire   [11:0] zext_ln166_70_fu_3423_p1;
wire  signed [11:0] sub_ln166_35_fu_3427_p2;
wire   [11:0] shl_ln166_34_fu_3449_p3;
wire   [8:0] shl_ln166_36_fu_3461_p3;
wire   [12:0] zext_ln166_74_fu_3469_p1;
wire  signed [12:0] sub_ln166_38_fu_3473_p2;
wire    ap_block_pp0_stage19;
wire   [10:0] shl_ln_fu_3541_p3;
wire   [11:0] zext_ln166_2_fu_3548_p1;
wire   [11:0] sub_ln166_fu_3552_p2;
wire   [8:0] shl_ln166_1_fu_3562_p3;
wire  signed [12:0] sext_ln166_fu_3558_p1;
wire   [12:0] zext_ln166_4_fu_3573_p1;
wire   [12:0] sub_ln166_1_fu_3577_p2;
wire   [9:0] shl_ln166_2_fu_3587_p3;
wire   [10:0] zext_ln166_7_fu_3598_p1;
wire   [10:0] zext_ln166_1_fu_3538_p1;
wire   [10:0] sub_ln166_2_fu_3602_p2;
wire   [11:0] shl_ln166_3_fu_3612_p3;
wire   [12:0] zext_ln166_8_fu_3619_p1;
wire   [12:0] zext_ln166_6_fu_3594_p1;
wire   [12:0] sub_ln166_3_fu_3623_p2;
wire   [10:0] shl_ln166_4_fu_3636_p3;
wire   [8:0] shl_ln166_5_fu_3647_p3;
wire   [11:0] zext_ln166_12_fu_3654_p1;
wire   [11:0] zext_ln166_11_fu_3643_p1;
wire  signed [11:0] sub_ln166_4_fu_3658_p2;
wire   [11:0] sub_ln166_5_fu_3668_p2;
wire  signed [12:0] sext_ln166_5_fu_3674_p1;
wire   [12:0] zext_ln166_10_fu_3633_p1;
wire   [11:0] shl_ln166_6_fu_3684_p3;
wire   [9:0] shl_ln166_7_fu_3695_p3;
wire   [12:0] zext_ln166_13_fu_3691_p1;
wire   [12:0] zext_ln166_14_fu_3702_p1;
wire   [12:0] sub_ln166_7_fu_3706_p2;
wire   [10:0] shl_ln166_8_fu_3719_p3;
wire   [11:0] zext_ln166_16_fu_3726_p1;
wire   [11:0] sub_ln166_8_fu_3730_p2;
wire   [8:0] shl_ln166_9_fu_3740_p3;
wire  signed [12:0] sext_ln166_7_fu_3736_p1;
wire   [12:0] zext_ln166_18_fu_3751_p1;
wire   [11:0] zext_ln166_17_fu_3747_p1;
wire   [11:0] sub_ln166_10_fu_3761_p2;
wire   [11:0] zext_ln166_19_fu_3771_p1;
wire  signed [11:0] sub_ln166_12_fu_3774_p2;
wire   [9:0] shl_ln166_11_fu_3783_p3;
wire   [10:0] zext_ln166_22_fu_3790_p1;
wire   [10:0] zext_ln166_3_fu_3569_p1;
wire   [10:0] sub_ln166_13_fu_3794_p2;
wire   [10:0] shl_ln166_12_fu_3810_p3;
wire   [11:0] zext_ln166_25_fu_3817_p1;
wire   [11:0] sub_ln166_14_fu_3821_p2;
wire  signed [12:0] sext_ln166_13_fu_3827_p1;
wire   [12:0] zext_ln166_24_fu_3807_p1;
wire   [11:0] zext_ln166_23_fu_3804_p1;
wire   [11:0] sub_ln166_16_fu_3837_p2;
wire   [11:0] shl_ln166_13_fu_3847_p3;
wire   [8:0] shl_ln166_14_fu_3858_p3;
wire   [12:0] zext_ln166_27_fu_3865_p1;
wire   [12:0] zext_ln166_26_fu_3854_p1;
wire   [12:0] sub_ln166_17_fu_3869_p2;
wire   [12:0] add_ln166_1_fu_3875_p2;
wire   [11:0] tmp_27_fu_3891_p3;
wire   [12:0] zext_ln166_28_fu_3885_p1;
wire   [12:0] zext_ln166_32_fu_3898_p1;
wire   [10:0] shl_ln166_16_fu_3908_p3;
wire   [11:0] zext_ln166_33_fu_3915_p1;
wire   [11:0] zext_ln166_29_fu_3888_p1;
wire   [11:0] sub_ln166_18_fu_3919_p2;
wire  signed [11:0] sext_ln166_17_fu_3935_p1;
wire   [11:0] zext_ln166_35_fu_3932_p1;
wire   [11:0] sub_ln166_20_fu_3938_p2;
wire  signed [12:0] grp_fu_6070_p3;
wire  signed [13:0] sext_ln166_3_fu_3629_p1;
wire  signed [13:0] sext_ln166_19_fu_3948_p1;
wire   [11:0] tmp_28_fu_3957_p3;
wire   [12:0] zext_ln166_34_fu_3929_p1;
wire   [12:0] zext_ln166_37_fu_3964_p1;
wire   [12:0] sub_ln166_63_fu_3968_p2;
wire   [11:0] shl_ln166_18_fu_3978_p3;
wire   [12:0] zext_ln166_40_fu_3989_p1;
wire   [12:0] sub_ln166_21_fu_3993_p2;
wire   [9:0] shl_ln166_19_fu_4002_p3;
wire  signed [13:0] sext_ln166_15_fu_3881_p1;
wire   [13:0] zext_ln166_39_fu_3985_p1;
wire   [9:0] shl_ln166_20_fu_4028_p3;
wire   [10:0] zext_ln166_46_fu_4039_p1;
wire   [10:0] sub_ln166_23_fu_4043_p2;
wire  signed [11:0] sext_ln166_23_fu_4049_p1;
wire   [11:0] zext_ln166_44_fu_4025_p1;
wire   [11:0] sub_ln166_24_fu_4053_p2;
wire   [10:0] shl_ln166_21_fu_4063_p3;
wire   [12:0] sub_ln166_62_fu_3902_p2;
wire   [10:0] zext_ln166_43_fu_4022_p1;
wire   [10:0] add_ln166_6_fu_4080_p2;
wire   [12:0] add_ln166_5_fu_4074_p2;
wire   [12:0] zext_ln166_48_fu_4086_p1;
wire   [11:0] shl_ln166_22_fu_4096_p3;
wire   [12:0] zext_ln166_49_fu_4103_p1;
wire   [12:0] zext_ln166_45_fu_4035_p1;
wire   [12:0] sub_ln166_25_fu_4107_p2;
wire  signed [13:0] sext_ln166_25_fu_4113_p1;
wire  signed [13:0] sext_ln166_16_fu_3925_p1;
wire  signed [13:0] sext_ln166_8_fu_3767_p1;
wire   [13:0] add_ln166_8_fu_4117_p2;
wire  signed [11:0] sext_ln166_26_fu_4132_p1;
wire   [11:0] zext_ln166_50_fu_4129_p1;
wire   [11:0] sub_ln166_27_fu_4135_p2;
wire   [10:0] shl_ln166_24_fu_4145_p3;
wire   [8:0] shl_ln166_25_fu_4156_p3;
wire   [10:0] shl_ln166_26_fu_4170_p3;
wire   [11:0] zext_ln166_55_fu_4167_p1;
wire   [11:0] zext_ln166_56_fu_4177_p1;
wire   [11:0] sub_ln166_64_fu_4181_p2;
wire   [12:0] add_ln166_7_fu_4090_p2;
wire   [8:0] shl_ln166_30_fu_4196_p3;
wire   [13:0] add_ln166_4_fu_3951_p2;
wire   [13:0] zext_ln166_64_fu_4203_p1;
wire  signed [13:0] sext_ln166_20_fu_3974_p1;
wire  signed [13:0] sext_ln166_11_fu_3800_p1;
wire   [12:0] zext_ln166_52_fu_4152_p1;
wire   [12:0] zext_ln166_53_fu_4163_p1;
wire   [12:0] add_ln166_11_fu_4219_p2;
wire   [12:0] add_ln166_12_fu_4224_p2;
wire   [13:0] add_ln166_10_fu_4213_p2;
wire   [13:0] zext_ln166_65_fu_4230_p1;
wire   [9:0] shl_ln166_32_fu_4246_p3;
wire   [10:0] zext_ln166_69_fu_4253_p1;
wire   [10:0] sub_ln166_33_fu_4257_p2;
wire  signed [11:0] sext_ln166_31_fu_4263_p1;
wire   [11:0] zext_ln166_67_fu_4243_p1;
wire   [11:0] sub_ln166_34_fu_4267_p2;
wire   [10:0] zext_ln166_66_fu_4240_p1;
wire   [12:0] zext_ln166_71_fu_4283_p1;
wire   [8:0] shl_ln166_38_fu_4291_p3;
wire  signed [12:0] sext_ln166_18_fu_3944_p1;
wire   [12:0] add_ln166_14_fu_4306_p2;
wire  signed [13:0] sext_ln166_1_fu_3583_p1;
wire  signed [13:0] sext_ln166_37_fu_4311_p1;
wire   [11:0] zext_ln166_76_fu_4298_p1;
wire   [11:0] add_ln166_16_fu_4321_p2;
wire  signed [12:0] sext_ln166_27_fu_4141_p1;
wire   [12:0] zext_ln166_78_fu_4326_p1;
wire   [12:0] add_ln166_17_fu_4330_p2;
wire   [13:0] add_ln166_15_fu_4315_p2;
wire  signed [13:0] sext_ln166_38_fu_4336_p1;
wire   [10:0] shl_ln166_39_fu_4346_p3;
wire   [11:0] zext_ln166_80_fu_4357_p1;
wire   [11:0] sub_ln166_40_fu_4361_p2;
wire  signed [12:0] sext_ln166_40_fu_4367_p1;
wire   [12:0] zext_ln166_77_fu_4302_p1;
wire   [13:0] add_ln166_13_fu_4234_p2;
wire   [13:0] zext_ln166_79_fu_4353_p1;
wire   [12:0] zext_ln166_41_fu_4009_p1;
wire  signed [12:0] sext_ln166_14_fu_3843_p1;
wire   [12:0] add_ln166_19_fu_4383_p2;
wire  signed [13:0] sext_ln166_6_fu_3712_p1;
wire  signed [13:0] sext_ln166_44_fu_4389_p1;
wire   [13:0] add_ln166_20_fu_4393_p2;
wire  signed [13:0] sext_ln166_28_fu_4187_p1;
wire  signed [13:0] sext_ln166_46_fu_4403_p1;
wire   [13:0] add_ln166_22_fu_4406_p2;
wire  signed [14:0] sext_ln166_45_fu_4399_p1;
wire  signed [14:0] sext_ln166_47_fu_4412_p1;
wire   [9:0] shl_ln166_46_fu_4455_p3;
wire   [10:0] zext_ln166_100_fu_4462_p1;
wire   [10:0] zext_ln166_99_fu_4452_p1;
wire   [10:0] sub_ln166_46_fu_4466_p2;
wire   [7:0] mul_ln166_8_fu_4476_p1;
wire   [8:0] shl_ln166_47_fu_4482_p3;
wire   [14:0] add_ln166_23_fu_4416_p2;
wire   [14:0] zext_ln166_101_fu_4489_p1;
wire   [10:0] shl_ln166_48_fu_4510_p3;
wire   [11:0] zext_ln166_104_fu_4518_p1;
wire   [11:0] sub_ln166_48_fu_4522_p2;
wire   [8:0] shl_ln166_49_fu_4532_p3;
wire   [12:0] zext_ln166_105_fu_4540_p1;
wire   [7:0] mul_ln166_9_fu_4576_p1;
wire   [11:0] tmp_35_fu_4620_p3;
wire   [12:0] zext_ln166_135_fu_4628_p1;
wire   [11:0] add_ln178_2_fu_4638_p2;
wire  signed [13:0] sext_ln166_21_fu_3998_p1;
wire   [13:0] zext_ln178_fu_4643_p1;
wire  signed [13:0] grp_fu_6052_p3;
wire   [13:0] add_ln178_4_fu_4647_p2;
wire   [12:0] sub_ln166_9_fu_3755_p2;
wire  signed [12:0] sext_ln166_49_fu_4472_p1;
wire   [12:0] sub_ln166_37_fu_4286_p2;
wire  signed [12:0] sext_ln166_24_fu_4059_p1;
wire   [12:0] sub_ln166_70_fu_4632_p2;
wire  signed [12:0] sext_ln166_32_fu_4273_p1;
wire   [12:0] sub_ln166_6_fu_3678_p2;
wire   [12:0] add_ln178_24_fu_4676_p2;
wire  signed [12:0] sext_ln166_2_fu_3608_p1;
wire   [12:0] add_ln178_30_fu_4688_p2;
wire   [12:0] grp_fu_6061_p3;
wire  signed [13:0] sext_ln178_16_fu_4694_p1;
wire  signed [13:0] sext_ln178_17_fu_4698_p1;
wire   [11:0] zext_ln166_47_fu_4070_p1;
wire   [8:0] zext_ln166_15_fu_3716_p1;
wire   [8:0] zext_ln166_42_fu_4019_p1;
wire    ap_block_pp0_stage20;
wire   [9:0] shl_ln166_15_fu_4719_p3;
wire   [8:0] shl_ln166_27_fu_4740_p3;
wire   [11:0] shl_ln166_28_fu_4755_p3;
wire   [12:0] zext_ln166_59_fu_4762_p1;
wire   [12:0] zext_ln166_58_fu_4751_p1;
wire   [12:0] zext_ln166_54_fu_4737_p1;
wire   [12:0] sub_ln166_29_fu_4772_p2;
wire   [8:0] shl_ln166_29_fu_4788_p3;
wire   [13:0] zext_ln166_62_fu_4795_p1;
wire   [10:0] shl_ln166_35_fu_4807_p3;
wire   [9:0] shl_ln166_37_fu_4818_p3;
wire   [12:0] zext_ln166_75_fu_4825_p1;
wire   [12:0] sub_ln166_39_fu_4829_p2;
wire   [9:0] shl_ln166_40_fu_4841_p3;
wire   [10:0] shl_ln166_41_fu_4858_p3;
wire   [11:0] zext_ln166_85_fu_4869_p1;
wire   [11:0] sub_ln166_43_fu_4873_p2;
wire   [8:0] shl_ln166_42_fu_4883_p3;
wire  signed [12:0] sext_ln166_42_fu_4879_p1;
wire   [12:0] zext_ln166_86_fu_4890_p1;
wire   [12:0] sub_ln166_44_fu_4894_p2;
wire   [9:0] tmp_30_fu_4910_p3;
wire   [10:0] zext_ln166_89_fu_4907_p1;
wire   [10:0] zext_ln166_90_fu_4917_p1;
wire  signed [10:0] sub_ln166_65_fu_4921_p2;
wire   [10:0] shl_ln166_43_fu_4931_p3;
wire   [10:0] shl_ln166_44_fu_4948_p3;
wire  signed [14:0] sext_ln166_39_fu_4838_p1;
wire   [14:0] zext_ln166_95_fu_4959_p1;
wire   [9:0] shl_ln166_45_fu_4969_p3;
wire   [11:0] tmp_31_fu_4980_p3;
wire   [12:0] zext_ln166_93_fu_4945_p1;
wire   [12:0] zext_ln166_97_fu_4987_p1;
wire   [9:0] shl_ln166_50_fu_5003_p3;
wire   [10:0] zext_ln166_107_fu_5014_p1;
wire   [10:0] sub_ln166_50_fu_5018_p2;
wire  signed [11:0] sext_ln166_51_fu_5024_p1;
wire   [11:0] zext_ln166_103_fu_5000_p1;
wire   [11:0] sub_ln166_51_fu_5028_p2;
wire   [11:0] shl_ln166_51_fu_5038_p3;
wire   [12:0] zext_ln166_108_fu_5045_p1;
wire   [12:0] zext_ln166_106_fu_5010_p1;
wire   [12:0] sub_ln166_52_fu_5049_p2;
wire   [12:0] zext_ln166_102_fu_4997_p1;
wire   [12:0] sub_ln166_53_fu_5059_p2;
wire   [8:0] shl_ln166_52_fu_5071_p3;
wire   [14:0] sub_ln166_45_fu_4963_p2;
wire   [14:0] zext_ln166_111_fu_5082_p1;
wire   [11:0] shl_ln166_53_fu_5092_p3;
wire   [12:0] zext_ln166_110_fu_5078_p1;
wire   [12:0] zext_ln166_112_fu_5099_p1;
wire  signed [12:0] sub_ln166_55_fu_5103_p2;
wire   [9:0] tmp_32_fu_5113_p3;
wire   [10:0] zext_ln166_109_fu_5068_p1;
wire   [10:0] zext_ln166_113_fu_5120_p1;
wire   [10:0] shl_ln166_54_fu_5136_p3;
wire   [11:0] zext_ln166_116_fu_5143_p1;
wire   [11:0] sub_ln166_56_fu_5147_p2;
wire  signed [12:0] sext_ln166_57_fu_5153_p1;
wire   [12:0] sub_ln166_57_fu_5157_p2;
wire   [11:0] tmp_33_fu_5169_p3;
wire   [12:0] zext_ln166_119_fu_5176_p1;
wire   [12:0] sub_ln166_68_fu_5180_p2;
wire   [9:0] shl_ln166_55_fu_5189_p3;
wire   [10:0] tmp_34_fu_5206_p3;
wire   [11:0] zext_ln166_122_fu_5203_p1;
wire   [11:0] zext_ln166_123_fu_5213_p1;
wire   [11:0] sub_ln166_69_fu_5217_p2;
wire   [9:0] shl_ln166_56_fu_5227_p3;
wire   [11:0] shl_ln166_57_fu_5242_p3;
wire   [12:0] zext_ln166_126_fu_5249_p1;
wire   [12:0] zext_ln166_125_fu_5238_p1;
wire   [12:0] sub_ln166_58_fu_5253_p2;
wire   [11:0] shl_ln166_58_fu_5269_p3;
wire   [8:0] shl_ln166_59_fu_5280_p3;
wire   [12:0] zext_ln166_129_fu_5276_p1;
wire   [12:0] zext_ln166_130_fu_5287_p1;
wire   [12:0] sub_ln166_59_fu_5291_p2;
wire   [10:0] shl_ln166_60_fu_5301_p3;
wire   [9:0] shl_ln166_61_fu_5312_p3;
wire   [10:0] zext_ln166_132_fu_5319_p1;
wire   [10:0] sub_ln166_60_fu_5323_p2;
wire  signed [11:0] sext_ln166_65_fu_5329_p1;
wire   [11:0] zext_ln166_128_fu_5266_p1;
wire   [11:0] sub_ln166_61_fu_5333_p2;
wire   [10:0] tmp_36_fu_5346_p3;
wire   [11:0] zext_ln166_133_fu_5343_p1;
wire   [11:0] zext_ln166_136_fu_5353_p1;
wire   [11:0] sub_ln166_71_fu_5357_p2;
wire  signed [14:0] sext_ln166_64_fu_5297_p1;
wire   [14:0] sub_ln166_54_fu_5086_p2;
wire   [14:0] zext_ln166_57_fu_4747_p1;
wire   [14:0] add_ln178_8_fu_5367_p2;
wire  signed [13:0] sext_ln166_43_fu_4900_p1;
wire  signed [13:0] sext_ln166_56_fu_5133_p1;
wire  signed [13:0] sext_ln166_61_fu_5223_p1;
wire   [13:0] add_ln178_10_fu_5379_p2;
wire   [13:0] zext_ln166_31_fu_4730_p1;
wire  signed [13:0] sext_ln178_4_fu_5394_p1;
wire  signed [13:0] sext_ln178_3_fu_5391_p1;
wire   [13:0] add_ln178_16_fu_5397_p2;
wire   [13:0] add_ln178_17_fu_5403_p2;
wire   [13:0] zext_ln166_61_fu_4782_p1;
wire  signed [13:0] sext_ln178_6_fu_5413_p1;
wire   [13:0] add_ln178_19_fu_5416_p2;
wire  signed [13:0] sext_ln166_59_fu_5185_p1;
wire  signed [13:0] sext_ln178_8_fu_5426_p1;
wire   [13:0] add_ln178_21_fu_5429_p2;
wire  signed [14:0] sext_ln178_7_fu_5422_p1;
wire  signed [14:0] sext_ln178_9_fu_5435_p1;
wire  signed [14:0] sext_ln178_5_fu_5409_p1;
wire   [14:0] add_ln178_22_fu_5439_p2;
wire   [12:0] sub_ln166_28_fu_4766_p2;
wire   [12:0] add_ln178_26_fu_5454_p2;
wire  signed [13:0] sext_ln178_12_fu_5459_p1;
wire  signed [13:0] sext_ln178_13_fu_5463_p1;
wire   [13:0] add_ln178_28_fu_5466_p2;
wire  signed [14:0] sext_ln178_11_fu_5451_p1;
wire  signed [14:0] sext_ln178_14_fu_5472_p1;
wire   [12:0] zext_ln166_94_fu_4955_p1;
wire   [12:0] add_ln178_33_fu_5485_p2;
wire   [13:0] zext_ln178_1_fu_5490_p1;
wire  signed [13:0] grp_fu_6095_p3;
(* use_dsp48 = "no" *) wire   [13:0] add_ln178_35_fu_5494_p2;
wire  signed [14:0] sext_ln178_18_fu_5482_p1;
wire  signed [14:0] sext_ln178_19_fu_5499_p1;
wire   [12:0] zext_ln166_30_fu_4726_p1;
wire   [12:0] zext_ln178_2_fu_5509_p1;
wire   [12:0] zext_ln166_73_fu_4814_p1;
wire   [12:0] add_ln178_40_fu_5518_p2;
wire  signed [12:0] grp_fu_6087_p3;
wire   [13:0] zext_ln178_4_fu_5523_p1;
wire  signed [13:0] sext_ln178_21_fu_5527_p1;
wire  signed [12:0] sext_ln166_67_fu_5363_p1;
wire  signed [12:0] sext_ln166_52_fu_5034_p1;
wire   [8:0] zext_ln166_83_fu_4855_p1;
wire   [8:0] zext_ln166_114_fu_5130_p1;
wire   [8:0] add_ln178_45_fu_5542_p2;
wire   [12:0] add_ln178_44_fu_5536_p2;
wire   [12:0] zext_ln178_5_fu_5548_p1;
wire   [8:0] zext_ln166_92_fu_4942_p1;
wire   [8:0] zext_ln166_127_fu_5263_p1;
wire   [8:0] add_ln178_47_fu_5558_p2;
wire   [9:0] zext_ln178_6_fu_5564_p1;
wire   [9:0] zext_ln178_7_fu_5568_p1;
wire   [9:0] add_ln178_49_fu_5571_p2;
wire   [12:0] add_ln178_46_fu_5552_p2;
wire   [12:0] zext_ln178_8_fu_5577_p1;
wire  signed [14:0] sext_ln166_58_fu_5162_p1;
wire   [11:0] zext_ln166_81_fu_4848_p1;
wire   [11:0] zext_ln166_131_fu_5308_p1;
wire   [11:0] add_ln178_53_fu_5592_p2;
wire   [14:0] add_ln178_52_fu_5587_p2;
wire   [14:0] zext_ln178_9_fu_5598_p1;
wire   [13:0] zext_ln166_96_fu_4976_p1;
wire   [10:0] sub_ln166_67_fu_5124_p2;
wire   [10:0] zext_ln166_124_fu_5234_p1;
wire   [10:0] add_ln178_56_fu_5613_p2;
wire   [13:0] add_ln178_55_fu_5608_p2;
wire  signed [13:0] sext_ln178_26_fu_5619_p1;
wire  signed [13:0] sext_ln166_53_fu_5055_p1;
wire  signed [13:0] sext_ln166_30_fu_4785_p1;
wire   [8:0] zext_ln166_87_fu_4904_p1;
wire   [8:0] add_ln178_63_fu_5635_p2;
wire   [11:0] grp_fu_6104_p3;
wire   [11:0] zext_ln178_10_fu_5641_p1;
wire  signed [14:0] sext_ln166_22_fu_4734_p1;
wire  signed [14:0] sext_ln166_29_fu_4778_p1;
wire   [12:0] zext_ln166_84_fu_4865_p1;
wire  signed [12:0] sext_ln166_34_fu_4804_p1;
wire   [12:0] add_ln178_67_fu_5656_p2;
wire   [14:0] add_ln178_66_fu_5650_p2;
wire  signed [14:0] sext_ln178_31_fu_5662_p1;
wire   [12:0] sub_ln166_66_fu_4991_p2;
wire   [12:0] add_ln178_69_fu_5672_p2;
wire  signed [13:0] sext_ln166_63_fu_5259_p1;
wire   [13:0] add_ln178_70_fu_5681_p2;
wire  signed [14:0] sext_ln166_41_fu_4852_p1;
wire  signed [14:0] sext_ln178_34_fu_5687_p1;
wire  signed [14:0] sext_ln178_33_fu_5677_p1;
wire   [14:0] add_ln178_71_fu_5691_p2;
wire  signed [13:0] sext_ln166_36_fu_4834_p1;
wire  signed [13:0] sext_ln166_66_fu_5339_p1;
wire  signed [13:0] sext_ln166_54_fu_5064_p1;
wire   [13:0] sub_ln166_31_fu_4799_p2;
wire   [8:0] zext_ln166_117_fu_5166_p1;
wire   [8:0] add_ln178_78_fu_5715_p2;
wire   [10:0] zext_ln166_120_fu_5196_p1;
wire   [10:0] zext_ln178_12_fu_5721_p1;
wire   [10:0] add_ln178_79_fu_5725_p2;
wire  signed [12:0] grp_fu_6113_p3;
wire   [12:0] zext_ln178_13_fu_5731_p1;
wire    ap_block_pp0_stage21;
wire  signed [15:0] sext_ln178_1_fu_5743_p1;
wire  signed [15:0] sext_ln178_2_fu_5746_p1;
wire  signed [15:0] sext_ln178_fu_5740_p1;
wire   [15:0] add_ln178_12_fu_5749_p2;
wire   [15:0] add_ln178_13_fu_5755_p2;
wire  signed [15:0] sext_ln178_10_fu_5761_p1;
wire  signed [15:0] sext_ln178_15_fu_5770_p1;
wire  signed [15:0] sext_ln178_20_fu_5773_p1;
wire   [14:0] zext_ln178_3_fu_5782_p1;
wire  signed [14:0] sext_ln178_22_fu_5785_p1;
wire   [14:0] add_ln178_43_fu_5788_p2;
wire  signed [14:0] sext_ln178_23_fu_5794_p1;
wire   [14:0] add_ln178_51_fu_5797_p2;
wire   [15:0] add_ln178_37_fu_5776_p2;
wire  signed [15:0] sext_ln178_24_fu_5803_p1;
wire  signed [15:0] sext_ln178_25_fu_5813_p1;
wire  signed [15:0] sext_ln178_27_fu_5816_p1;
wire  signed [14:0] sext_ln178_28_fu_5825_p1;
wire  signed [14:0] sext_ln178_29_fu_5828_p1;
wire   [14:0] add_ln178_61_fu_5831_p2;
wire   [14:0] zext_ln178_11_fu_5837_p1;
wire   [14:0] add_ln178_65_fu_5840_p2;
wire   [15:0] add_ln178_58_fu_5819_p2;
wire  signed [15:0] sext_ln178_30_fu_5846_p1;
wire  signed [15:0] sext_ln178_32_fu_5856_p1;
wire  signed [15:0] sext_ln178_35_fu_5859_p1;
wire  signed [14:0] sext_ln178_36_fu_5868_p1;
wire  signed [14:0] sext_ln178_37_fu_5871_p1;
wire   [14:0] add_ln178_76_fu_5874_p2;
wire  signed [14:0] sext_ln178_38_fu_5880_p1;
wire   [14:0] add_ln178_81_fu_5883_p2;
wire   [15:0] add_ln178_73_fu_5862_p2;
wire  signed [15:0] sext_ln178_39_fu_5889_p1;
wire   [0:0] icmp_ln185_fu_5915_p2;
wire   [0:0] icmp_ln185_1_fu_5932_p2;
wire   [0:0] icmp_ln185_2_fu_5949_p2;
wire   [0:0] icmp_ln185_3_fu_5966_p2;
wire   [4:0] grp_fu_6028_p0;
wire   [7:0] grp_fu_6028_p1;
wire  signed [4:0] grp_fu_6036_p0;
wire   [7:0] grp_fu_6036_p1;
wire  signed [4:0] grp_fu_6044_p0;
wire   [7:0] grp_fu_6044_p1;
wire  signed [4:0] grp_fu_6052_p0;
wire   [7:0] grp_fu_6052_p1;
wire   [4:0] grp_fu_6061_p0;
wire   [7:0] grp_fu_6061_p1;
wire   [12:0] grp_fu_6061_p2;
wire  signed [4:0] grp_fu_6070_p0;
wire   [7:0] grp_fu_6070_p1;
wire   [4:0] grp_fu_6079_p0;
wire   [7:0] grp_fu_6079_p1;
wire   [12:0] grp_fu_6079_p2;
wire   [4:0] grp_fu_6087_p0;
wire   [7:0] grp_fu_6087_p1;
wire  signed [4:0] grp_fu_6095_p0;
wire   [7:0] grp_fu_6095_p1;
wire   [4:0] grp_fu_6104_p0;
wire   [7:0] grp_fu_6104_p1;
wire   [7:0] grp_fu_6104_p2;
wire  signed [4:0] grp_fu_6113_p0;
wire   [7:0] grp_fu_6113_p1;
wire   [10:0] grp_fu_6113_p2;
reg   [21:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
wire    ap_enable_pp0;
wire   [12:0] grp_fu_6028_p10;
wire   [12:0] grp_fu_6036_p10;
wire   [12:0] grp_fu_6044_p10;
wire   [12:0] grp_fu_6079_p10;
wire   [12:0] grp_fu_6095_p10;
wire   [12:0] grp_fu_6113_p20;
wire   [12:0] mul_ln166_4_fu_3361_p10;
wire   [12:0] mul_ln166_5_fu_3382_p10;
wire   [12:0] mul_ln166_8_fu_4476_p10;
wire   [12:0] mul_ln166_9_fu_4576_p10;
reg    ap_condition_4758;
reg    ap_condition_5474;
reg    ap_condition_5478;
reg    ap_condition_5481;
reg    ap_condition_73;
reg    ap_condition_5486;
reg    ap_condition_5502;
reg    ap_condition_5506;
reg    ap_condition_5512;
reg    ap_condition_5516;
reg    ap_condition_5522;
reg    ap_condition_5526;
reg    ap_condition_5532;
reg    ap_condition_5536;
reg    ap_condition_5542;
reg    ap_condition_5546;
reg    ap_condition_5551;
reg    ap_condition_5555;
reg    ap_condition_5561;
reg    ap_condition_5565;
reg    ap_condition_5568;
reg    ap_condition_5572;
reg    ap_condition_5575;
reg    ap_condition_5579;
reg    ap_condition_5582;
reg    ap_condition_5586;
reg    ap_condition_5589;
reg    ap_condition_5593;
reg    ap_condition_5596;
reg    ap_condition_5600;
reg    ap_condition_5603;
reg    ap_condition_5607;
reg    ap_condition_5610;
reg    ap_condition_5614;
reg    ap_condition_5617;
reg    ap_condition_5621;
reg    ap_condition_5624;
reg    ap_condition_5628;
reg    ap_condition_5631;
reg    ap_condition_5635;
reg    ap_condition_5638;
reg    ap_condition_5642;
reg    ap_condition_5645;
reg    ap_condition_5649;
reg    ap_condition_5652;
reg    ap_condition_5656;
reg    ap_condition_5659;
reg    ap_condition_5663;
reg    ap_condition_5666;
reg    ap_condition_5670;
reg    ap_condition_5673;
reg    ap_condition_5677;
reg    ap_condition_5680;
reg    ap_condition_5684;
reg    ap_condition_5687;
reg    ap_condition_5691;
reg    ap_condition_5694;
reg    ap_condition_5698;
reg    ap_condition_5701;
reg    ap_condition_5705;
reg    ap_condition_5708;
reg    ap_condition_5712;
reg    ap_condition_5723;
reg    ap_condition_5727;
reg    ap_condition_5731;
reg    ap_condition_5735;
reg    ap_condition_5739;
reg    ap_condition_5743;
reg    ap_condition_5747;
reg    ap_condition_5751;
reg    ap_condition_5755;
reg    ap_condition_5759;
reg    ap_condition_5763;
reg    ap_condition_5767;
reg    ap_condition_5771;
reg    ap_condition_5775;
reg    ap_condition_5778;
reg    ap_condition_5781;
reg    ap_condition_5784;
reg    ap_condition_5787;
reg    ap_condition_5790;
reg    ap_condition_5793;
reg    ap_condition_5796;
reg    ap_condition_5799;
reg    ap_condition_5802;
reg    ap_condition_5805;
reg    ap_condition_5808;
reg    ap_condition_5811;
reg    ap_condition_5814;
reg    ap_condition_5817;
reg    ap_condition_5820;
reg    ap_condition_5823;
reg    ap_condition_5826;
reg    ap_condition_5829;
reg    ap_condition_5832;
reg    ap_condition_5835;
reg    ap_condition_5838;
reg    ap_condition_5841;
reg    ap_condition_5844;
reg    ap_condition_5847;
reg    ap_condition_5850;
reg    ap_condition_5853;
reg    ap_condition_5856;
reg    ap_condition_5859;
reg    ap_condition_5862;
reg    ap_condition_5865;
reg    ap_condition_5868;
reg    ap_condition_5871;
reg    ap_condition_5874;
reg    ap_condition_5877;
reg    ap_condition_5880;
reg    ap_condition_5883;
reg    ap_condition_5886;
reg    ap_condition_5889;
reg    ap_condition_5892;
reg    ap_condition_5895;
reg    ap_condition_5898;
reg    ap_condition_5901;
reg    ap_condition_5905;
reg    ap_condition_5909;
reg    ap_condition_5913;
reg    ap_condition_5917;
reg    ap_condition_5921;
reg    ap_condition_5925;
reg    ap_condition_5929;
reg    ap_condition_5933;
reg    ap_condition_5937;
reg    ap_condition_5941;
reg    ap_condition_5945;
reg    ap_condition_5949;
reg    ap_condition_5953;
reg    ap_condition_5957;
reg    ap_condition_5961;
reg    ap_condition_5965;
reg    ap_condition_5969;
reg    ap_condition_5973;
reg    ap_condition_5977;
reg    ap_condition_5981;
reg    ap_condition_5985;
reg    ap_condition_5989;
reg    ap_condition_5993;
reg    ap_condition_5997;
reg    ap_condition_6001;
reg    ap_condition_6005;
reg    ap_condition_6009;
reg    ap_condition_6013;
reg    ap_condition_6017;
reg    ap_condition_6021;
reg    ap_condition_6025;
reg    ap_condition_6029;
reg    ap_condition_6033;
reg    ap_condition_6037;
reg    ap_condition_6041;
reg    ap_condition_6045;
reg    ap_condition_6049;
reg    ap_condition_6053;
reg    ap_condition_6057;
reg    ap_condition_6061;
reg    ap_condition_6065;
reg    ap_condition_6069;
reg    ap_condition_6073;
reg    ap_condition_6077;
reg    ap_condition_6081;
reg    ap_condition_6085;
reg    ap_condition_6089;
reg    ap_condition_6093;
reg    ap_condition_6097;
reg    ap_condition_6101;
reg    ap_condition_6105;
reg    ap_condition_6109;
reg    ap_condition_6113;
reg    ap_condition_6117;
reg    ap_condition_6121;
reg    ap_condition_6125;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 global_iteration = 32'd0;
#0 write_col_offset = 16'd1;
#0 write_row_offset = 8'd0;
#0 channel_idx = 8'd0;
#0 read_col_offset = 16'd0;
#0 read_row_offset = 8'd0;
#0 maxes_0 = 16'd0;
#0 maxes_1 = 16'd0;
#0 maxes_2 = 16'd0;
#0 maxes_3 = 16'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_0_0_address0),
    .ce0(stripes_0_0_ce0),
    .q0(stripes_0_0_q0),
    .address1(stripes_0_0_address1),
    .ce1(stripes_0_0_ce1),
    .we1(stripes_0_0_we1),
    .d1(stripes_0_0_d1),
    .q1(stripes_0_0_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_0_1_address0),
    .ce0(stripes_0_1_ce0),
    .q0(stripes_0_1_q0),
    .address1(stripes_0_1_address1),
    .ce1(stripes_0_1_ce1),
    .we1(stripes_0_1_we1),
    .d1(stripes_0_1_d1),
    .q1(stripes_0_1_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_0_2_address0),
    .ce0(stripes_0_2_ce0),
    .q0(stripes_0_2_q0),
    .address1(stripes_0_2_address1),
    .ce1(stripes_0_2_ce1),
    .we1(stripes_0_2_we1),
    .d1(stripes_0_2_d1),
    .q1(stripes_0_2_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_0_3_address0),
    .ce0(stripes_0_3_ce0),
    .q0(stripes_0_3_q0),
    .address1(stripes_0_3_address1),
    .ce1(stripes_0_3_ce1),
    .we1(stripes_0_3_we1),
    .d1(stripes_0_3_d1),
    .q1(stripes_0_3_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_0_4_address0),
    .ce0(stripes_0_4_ce0),
    .q0(stripes_0_4_q0),
    .address1(stripes_0_4_address1),
    .ce1(stripes_0_4_ce1),
    .we1(stripes_0_4_we1),
    .d1(stripes_0_4_d1),
    .q1(stripes_0_4_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_0_5_address0),
    .ce0(stripes_0_5_ce0),
    .q0(stripes_0_5_q0),
    .address1(stripes_0_5_address1),
    .ce1(stripes_0_5_ce1),
    .we1(stripes_0_5_we1),
    .d1(stripes_0_5_d1),
    .q1(stripes_0_5_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_1_0_address0),
    .ce0(stripes_1_0_ce0),
    .q0(stripes_1_0_q0),
    .address1(stripes_1_0_address1),
    .ce1(stripes_1_0_ce1),
    .we1(stripes_1_0_we1),
    .d1(stripes_1_0_d1),
    .q1(stripes_1_0_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_1_1_address0),
    .ce0(stripes_1_1_ce0),
    .q0(stripes_1_1_q0),
    .address1(stripes_1_1_address1),
    .ce1(stripes_1_1_ce1),
    .we1(stripes_1_1_we1),
    .d1(stripes_1_1_d1),
    .q1(stripes_1_1_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_1_2_address0),
    .ce0(stripes_1_2_ce0),
    .q0(stripes_1_2_q0),
    .address1(stripes_1_2_address1),
    .ce1(stripes_1_2_ce1),
    .we1(stripes_1_2_we1),
    .d1(stripes_1_2_d1),
    .q1(stripes_1_2_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_1_3_address0),
    .ce0(stripes_1_3_ce0),
    .q0(stripes_1_3_q0),
    .address1(stripes_1_3_address1),
    .ce1(stripes_1_3_ce1),
    .we1(stripes_1_3_we1),
    .d1(stripes_1_3_d1),
    .q1(stripes_1_3_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_1_4_address0),
    .ce0(stripes_1_4_ce0),
    .q0(stripes_1_4_q0),
    .address1(stripes_1_4_address1),
    .ce1(stripes_1_4_ce1),
    .we1(stripes_1_4_we1),
    .d1(stripes_1_4_d1),
    .q1(stripes_1_4_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_1_5_address0),
    .ce0(stripes_1_5_ce0),
    .q0(stripes_1_5_q0),
    .address1(stripes_1_5_address1),
    .ce1(stripes_1_5_ce1),
    .we1(stripes_1_5_we1),
    .d1(stripes_1_5_d1),
    .q1(stripes_1_5_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_2_0_address0),
    .ce0(stripes_2_0_ce0),
    .q0(stripes_2_0_q0),
    .address1(stripes_2_0_address1),
    .ce1(stripes_2_0_ce1),
    .we1(stripes_2_0_we1),
    .d1(stripes_2_0_d1),
    .q1(stripes_2_0_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_2_1_address0),
    .ce0(stripes_2_1_ce0),
    .q0(stripes_2_1_q0),
    .address1(stripes_2_1_address1),
    .ce1(stripes_2_1_ce1),
    .we1(stripes_2_1_we1),
    .d1(stripes_2_1_d1),
    .q1(stripes_2_1_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_2_2_address0),
    .ce0(stripes_2_2_ce0),
    .q0(stripes_2_2_q0),
    .address1(stripes_2_2_address1),
    .ce1(stripes_2_2_ce1),
    .we1(stripes_2_2_we1),
    .d1(stripes_2_2_d1),
    .q1(stripes_2_2_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_2_3_address0),
    .ce0(stripes_2_3_ce0),
    .q0(stripes_2_3_q0),
    .address1(stripes_2_3_address1),
    .ce1(stripes_2_3_ce1),
    .we1(stripes_2_3_we1),
    .d1(stripes_2_3_d1),
    .q1(stripes_2_3_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_2_4_address0),
    .ce0(stripes_2_4_ce0),
    .q0(stripes_2_4_q0),
    .address1(stripes_2_4_address1),
    .ce1(stripes_2_4_ce1),
    .we1(stripes_2_4_we1),
    .d1(stripes_2_4_d1),
    .q1(stripes_2_4_q1)
);

kernel_stripes_0_0 #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stripes_2_5_address0),
    .ce0(stripes_2_5_ce0),
    .q0(stripes_2_5_q0),
    .address1(stripes_2_5_address1),
    .ce1(stripes_2_5_ce1),
    .we1(stripes_2_5_we1),
    .d1(stripes_2_5_d1),
    .q1(stripes_2_5_q1)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U1(
    .din0(stripes_0_0_load_reg_7302),
    .din1(stripes_0_1_load_reg_7479),
    .din2(stripes_0_2_load_reg_7486),
    .din3(stripes_0_3_load_reg_7493),
    .din4(stripes_0_4_load_reg_7500),
    .din5(stripes_0_5_load_reg_7855),
    .din6(select_ln156_reg_7842),
    .dout(tmp_fu_3146_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U2(
    .din0(stripes_1_0_load_reg_7507),
    .din1(stripes_1_1_load_reg_7728),
    .din2(stripes_1_2_load_reg_7735),
    .din3(stripes_1_3_load_reg_7742),
    .din4(stripes_1_4_load_reg_7749),
    .din5(stripes_1_5_q0),
    .din6(select_ln156_reg_7842),
    .dout(tmp_1_fu_3157_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U3(
    .din0(stripes_2_0_load_reg_7334),
    .din1(stripes_2_1_load_reg_7534),
    .din2(stripes_2_2_load_reg_7541),
    .din3(stripes_2_3_load_reg_7548),
    .din4(stripes_2_4_load_reg_7555),
    .din5(stripes_2_5_load_reg_7867),
    .din6(select_ln156_reg_7842),
    .dout(tmp_2_fu_3169_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U4(
    .din0(stripes_0_0_load_1_reg_7361),
    .din1(stripes_0_1_load_1_reg_7562),
    .din2(stripes_0_2_load_1_reg_7569),
    .din3(stripes_0_3_load_1_reg_7576),
    .din4(stripes_0_4_load_1_reg_7583),
    .din5(stripes_0_5_load_1_reg_7874),
    .din6(select_ln156_reg_7842),
    .dout(tmp_3_fu_3180_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U5(
    .din0(stripes_1_0_load_1_reg_7388),
    .din1(stripes_1_1_load_1_reg_7590),
    .din2(stripes_1_2_load_1_reg_7597),
    .din3(stripes_1_3_load_1_reg_7604),
    .din4(stripes_1_4_load_1_reg_7611),
    .din5(stripes_1_5_load_1_reg_7881),
    .din6(select_ln156_reg_7842),
    .dout(tmp_4_fu_3225_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U6(
    .din0(stripes_2_0_load_1_reg_7415),
    .din1(stripes_2_1_load_1_reg_7618),
    .din2(stripes_2_2_load_1_reg_7625),
    .din3(stripes_2_3_load_1_reg_7632),
    .din4(stripes_2_4_load_1_reg_7639),
    .din5(reg_2126),
    .din6(select_ln156_reg_7842),
    .dout(tmp_5_fu_3236_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U7(
    .din0(stripes_0_0_load_2_reg_7646),
    .din1(stripes_0_1_load_2_reg_7756),
    .din2(stripes_0_2_load_2_reg_7763),
    .din3(stripes_0_3_load_2_reg_7770),
    .din4(stripes_0_4_load_2_reg_7777),
    .din5(stripes_0_5_q0),
    .din6(select_ln156_reg_7842),
    .dout(tmp_6_fu_3248_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U8(
    .din0(stripes_1_0_load_2_reg_7447),
    .din1(stripes_1_1_load_2_reg_7673),
    .din2(stripes_1_2_load_2_reg_7680),
    .din3(stripes_1_3_load_2_reg_7687),
    .din4(stripes_1_4_load_2_reg_7694),
    .din5(stripes_1_5_load_2_reg_7893),
    .din6(select_ln156_reg_7842),
    .dout(tmp_7_fu_3278_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U9(
    .din0(stripes_2_0_load_2_reg_7701),
    .din1(stripes_2_1_load_2_reg_7784),
    .din2(stripes_2_2_load_2_reg_7791),
    .din3(stripes_2_3_load_2_reg_7798),
    .din4(stripes_2_4_load_2_reg_7805),
    .din5(stripes_2_5_q0),
    .din6(select_ln156_reg_7842),
    .dout(tmp_8_fu_3293_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U10(
    .din0(stripes_0_0_load_reg_7302),
    .din1(stripes_0_1_load_reg_7479),
    .din2(stripes_0_2_load_reg_7486),
    .din3(stripes_0_3_load_reg_7493),
    .din4(stripes_0_4_load_reg_7500),
    .din5(stripes_0_5_load_reg_7855),
    .din6(select_ln156_1_reg_7905),
    .dout(tmp_9_fu_3305_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U11(
    .din0(stripes_1_0_load_reg_7507),
    .din1(stripes_1_1_load_reg_7728),
    .din2(stripes_1_2_load_reg_7735),
    .din3(stripes_1_3_load_reg_7742),
    .din4(stripes_1_4_load_reg_7749),
    .din5(stripes_1_5_q0),
    .din6(select_ln156_1_reg_7905),
    .dout(tmp_s_fu_3334_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U12(
    .din0(stripes_2_0_load_reg_7334),
    .din1(stripes_2_1_load_reg_7534),
    .din2(stripes_2_2_load_reg_7541),
    .din3(stripes_2_3_load_reg_7548),
    .din4(stripes_2_4_load_reg_7555),
    .din5(stripes_2_5_load_reg_7867),
    .din6(select_ln156_1_reg_7905),
    .dout(tmp_10_fu_3346_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U13(
    .din0(stripes_0_0_load_1_reg_7361),
    .din1(stripes_0_1_load_1_reg_7562),
    .din2(stripes_0_2_load_1_reg_7569),
    .din3(stripes_0_3_load_1_reg_7576),
    .din4(stripes_0_4_load_1_reg_7583),
    .din5(stripes_0_5_load_1_reg_7874),
    .din6(select_ln156_1_reg_7905),
    .dout(tmp_11_fu_3367_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U14(
    .din0(stripes_1_0_load_1_reg_7388),
    .din1(stripes_1_1_load_1_reg_7590),
    .din2(stripes_1_2_load_1_reg_7597),
    .din3(stripes_1_3_load_1_reg_7604),
    .din4(stripes_1_4_load_1_reg_7611),
    .din5(stripes_1_5_load_1_reg_7881),
    .din6(select_ln156_1_reg_7905),
    .dout(tmp_12_fu_3392_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U15(
    .din0(stripes_2_0_load_1_reg_7415),
    .din1(stripes_2_1_load_1_reg_7618),
    .din2(stripes_2_2_load_1_reg_7625),
    .din3(stripes_2_3_load_1_reg_7632),
    .din4(stripes_2_4_load_1_reg_7639),
    .din5(reg_2126),
    .din6(select_ln156_1_reg_7905),
    .dout(tmp_13_fu_3437_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U16(
    .din0(stripes_0_0_load_2_reg_7646),
    .din1(stripes_0_1_load_2_reg_7756),
    .din2(stripes_0_2_load_2_reg_7763),
    .din3(stripes_0_3_load_2_reg_7770),
    .din4(stripes_0_4_load_2_reg_7777),
    .din5(stripes_0_5_q0),
    .din6(select_ln156_1_reg_7905),
    .dout(tmp_14_fu_3483_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U17(
    .din0(stripes_1_0_load_2_reg_7447),
    .din1(stripes_1_1_load_2_reg_7673),
    .din2(stripes_1_2_load_2_reg_7680),
    .din3(stripes_1_3_load_2_reg_7687),
    .din4(stripes_1_4_load_2_reg_7694),
    .din5(stripes_1_5_load_2_reg_7893),
    .din6(select_ln156_1_reg_7905),
    .dout(tmp_15_fu_3495_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U18(
    .din0(stripes_1_0_load_reg_7507),
    .din1(stripes_1_1_load_reg_7728),
    .din2(stripes_1_2_load_reg_7735),
    .din3(stripes_1_3_load_reg_7742),
    .din4(stripes_1_4_load_reg_7749),
    .din5(stripes_1_5_q0),
    .din6(select_ln156_2_reg_7918),
    .dout(tmp_18_fu_3510_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U19(
    .din0(stripes_2_0_load_1_reg_7415),
    .din1(stripes_2_1_load_1_reg_7618),
    .din2(stripes_2_2_load_1_reg_7625),
    .din3(stripes_2_3_load_1_reg_7632),
    .din4(stripes_2_4_load_1_reg_7639),
    .din5(reg_2126),
    .din6(select_ln156_2_reg_7918),
    .dout(tmp_22_fu_3522_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U20(
    .din0(stripes_2_0_load_2_reg_7701),
    .din1(stripes_2_1_load_2_reg_7784),
    .din2(stripes_2_2_load_2_reg_7791),
    .din3(stripes_2_3_load_2_reg_7798),
    .din4(stripes_2_4_load_2_reg_7805),
    .din5(reg_2126),
    .din6(select_ln156_1_reg_7905),
    .dout(tmp_16_fu_4422_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U21(
    .din0(stripes_0_0_load_reg_7302),
    .din1(stripes_0_1_load_reg_7479),
    .din2(stripes_0_2_load_reg_7486),
    .din3(stripes_0_3_load_reg_7493),
    .din4(stripes_0_4_load_reg_7500),
    .din5(stripes_0_5_load_reg_7855),
    .din6(select_ln156_2_reg_7918),
    .dout(tmp_17_fu_4438_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U22(
    .din0(stripes_2_0_load_reg_7334),
    .din1(stripes_2_1_load_reg_7534),
    .din2(stripes_2_2_load_reg_7541),
    .din3(stripes_2_3_load_reg_7548),
    .din4(stripes_2_4_load_reg_7555),
    .din5(stripes_2_5_load_reg_7867),
    .din6(select_ln156_2_reg_7918),
    .dout(tmp_19_fu_4499_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U23(
    .din0(stripes_0_0_load_1_reg_7361),
    .din1(stripes_0_1_load_1_reg_7562),
    .din2(stripes_0_2_load_1_reg_7569),
    .din3(stripes_0_3_load_1_reg_7576),
    .din4(stripes_0_4_load_1_reg_7583),
    .din5(stripes_0_5_load_1_reg_7874),
    .din6(select_ln156_2_reg_7918),
    .dout(tmp_20_fu_4550_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U24(
    .din0(stripes_1_0_load_1_reg_7388),
    .din1(stripes_1_1_load_1_reg_7590),
    .din2(stripes_1_2_load_1_reg_7597),
    .din3(stripes_1_3_load_1_reg_7604),
    .din4(stripes_1_4_load_1_reg_7611),
    .din5(stripes_1_5_load_1_reg_7881),
    .din6(select_ln156_2_reg_7918),
    .dout(tmp_21_fu_4561_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U25(
    .din0(stripes_0_0_load_2_reg_7646),
    .din1(stripes_0_1_load_2_reg_7756),
    .din2(stripes_0_2_load_2_reg_7763),
    .din3(stripes_0_3_load_2_reg_7770),
    .din4(stripes_0_4_load_2_reg_7777),
    .din5(stripes_0_5_load_2_reg_7990),
    .din6(select_ln156_2_reg_7918),
    .dout(tmp_23_fu_4582_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U26(
    .din0(stripes_1_0_load_2_reg_7447),
    .din1(stripes_1_1_load_2_reg_7673),
    .din2(stripes_1_2_load_2_reg_7680),
    .din3(stripes_1_3_load_2_reg_7687),
    .din4(stripes_1_4_load_2_reg_7694),
    .din5(stripes_1_5_load_2_reg_7893),
    .din6(select_ln156_2_reg_7918),
    .dout(tmp_24_fu_4593_p8)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U27(
    .din0(stripes_2_0_load_2_reg_7701),
    .din1(stripes_2_1_load_2_reg_7784),
    .din2(stripes_2_2_load_2_reg_7791),
    .din3(stripes_2_3_load_2_reg_7798),
    .din4(stripes_2_4_load_2_reg_7805),
    .din5(reg_2126),
    .din6(select_ln156_2_reg_7918),
    .dout(tmp_25_fu_4604_p8)
);

fused_cnn_layer_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
fused_cnn_layer_mcud_U28(
    .din0(grp_fu_6028_p0),
    .din1(grp_fu_6028_p1),
    .din2(sub_ln166_11_fu_3215_p2),
    .dout(grp_fu_6028_p3)
);

fused_cnn_layer_mdEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
fused_cnn_layer_mdEe_U29(
    .din0(grp_fu_6036_p0),
    .din1(grp_fu_6036_p1),
    .din2(sub_ln166_35_fu_3427_p2),
    .dout(grp_fu_6036_p3)
);

fused_cnn_layer_meOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_meOg_U30(
    .din0(grp_fu_6044_p0),
    .din1(grp_fu_6044_p1),
    .din2(sub_ln166_38_fu_3473_p2),
    .dout(grp_fu_6044_p3)
);

fused_cnn_layer_mfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mfYi_U31(
    .din0(grp_fu_6052_p0),
    .din1(grp_fu_6052_p1),
    .din2(sub_ln166_4_fu_3658_p2),
    .dout(grp_fu_6052_p3)
);

fused_cnn_layer_mg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
fused_cnn_layer_mg8j_U32(
    .din0(grp_fu_6061_p0),
    .din1(grp_fu_6061_p1),
    .din2(grp_fu_6061_p2),
    .dout(grp_fu_6061_p3)
);

fused_cnn_layer_mdEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
fused_cnn_layer_mdEe_U33(
    .din0(grp_fu_6070_p0),
    .din1(grp_fu_6070_p1),
    .din2(sub_ln166_12_fu_3774_p2),
    .dout(grp_fu_6070_p3)
);

fused_cnn_layer_mg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
fused_cnn_layer_mg8j_U34(
    .din0(grp_fu_6079_p0),
    .din1(grp_fu_6079_p1),
    .din2(grp_fu_6079_p2),
    .dout(grp_fu_6079_p3)
);

fused_cnn_layer_mhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
fused_cnn_layer_mhbi_U35(
    .din0(grp_fu_6087_p0),
    .din1(grp_fu_6087_p1),
    .din2(sub_ln166_65_fu_4921_p2),
    .dout(grp_fu_6087_p3)
);

fused_cnn_layer_meOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_meOg_U36(
    .din0(grp_fu_6095_p0),
    .din1(grp_fu_6095_p1),
    .din2(sub_ln166_55_fu_5103_p2),
    .dout(grp_fu_6095_p3)
);

fused_cnn_layer_mibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
fused_cnn_layer_mibs_U37(
    .din0(grp_fu_6104_p0),
    .din1(grp_fu_6104_p1),
    .din2(grp_fu_6104_p2),
    .dout(grp_fu_6104_p3)
);

fused_cnn_layer_mjbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
fused_cnn_layer_mjbC_U38(
    .din0(grp_fu_6113_p0),
    .din1(grp_fu_6113_p1),
    .din2(grp_fu_6113_p2),
    .dout(grp_fu_6113_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4758)) begin
        if ((icmp_ln212_fu_2959_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_read_col_offset_new_s_reg_2028 <= add_ln211_fu_2953_p2;
        end else if ((icmp_ln212_fu_2959_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_read_col_offset_new_s_reg_2028 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_5481)) begin
            ap_phi_reg_pp0_iter0_write_col_offset_fla_reg_1999 <= 1'd0;
        end else if ((1'b1 == ap_condition_5478)) begin
            ap_phi_reg_pp0_iter0_write_col_offset_fla_reg_1999 <= 1'd1;
        end else if ((1'b1 == ap_condition_5474)) begin
            ap_phi_reg_pp0_iter0_write_col_offset_fla_reg_1999 <= or_ln125_6_reg_6948;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln134_fu_2157_p2 == 1'd0) & (icmp_ln114_fu_2143_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln134_fu_2157_p2 == 1'd1) & (icmp_ln114_fu_2143_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter0_write_col_offset_new_9_reg_2014 <= 16'd1;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_write_col_offset_new_9_reg_2014 <= select_ln125_14_fu_2848_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_73)) begin
        if (((icmp_ln144_reg_7195 == 1'd0) & (icmp_ln188_reg_7289 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115 <= select_ln203_fu_5904_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115 <= ap_phi_reg_pp0_iter0_global_iteration_loa_1_reg_2115;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_73)) begin
        if (((icmp_ln144_reg_7195 == 1'd0) & (icmp_ln188_reg_7289 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_maxes_0_flag_0_reg_2039 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_maxes_0_flag_0_reg_2039 <= ap_phi_reg_pp0_iter0_maxes_0_flag_0_reg_2039;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_73)) begin
        if (((icmp_ln144_reg_7195 == 1'd0) & (icmp_ln188_reg_7289 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_2055 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_2055 <= ap_phi_reg_pp0_iter0_maxes_0_new_0_reg_2055;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_73)) begin
        if (((icmp_ln144_reg_7195 == 1'd0) & (icmp_ln188_reg_7289 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_2070 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_2070 <= ap_phi_reg_pp0_iter0_maxes_1_new_0_reg_2070;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_73)) begin
        if (((icmp_ln144_reg_7195 == 1'd0) & (icmp_ln188_reg_7289 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_2085 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_2085 <= ap_phi_reg_pp0_iter0_maxes_2_new_0_reg_2085;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_73)) begin
        if (((icmp_ln144_reg_7195 == 1'd0) & (icmp_ln188_reg_7289 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_2100 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_2100 <= ap_phi_reg_pp0_iter0_maxes_3_new_0_reg_2100;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_5486)) begin
        if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            reg_2126 <= stripes_2_5_q0;
        end else if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            reg_2126 <= stripes_2_5_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln124_1_reg_6265 <= add_ln124_1_fu_2283_p2;
        icmp_ln125_reg_6233 <= icmp_ln125_fu_2255_p2;
        p_Result_2_reg_6271 <= {{in_0_TDATA[23:16]}};
        p_Result_3_reg_6293 <= {{in_0_TDATA[31:24]}};
        p_Result_4_reg_6315 <= {{in_0_TDATA[39:32]}};
        p_Result_5_reg_6337 <= {{in_0_TDATA[47:40]}};
        p_Result_6_reg_6359 <= {{in_0_TDATA[55:48]}};
        p_Result_7_reg_6381 <= {{in_0_TDATA[63:56]}};
        p_Result_s_reg_6239 <= {{in_0_TDATA[15:8]}};
        stripes_0_1_addr_reg_6158 <= zext_ln122_fu_2215_p1;
        stripes_0_2_addr_reg_6163 <= zext_ln122_fu_2215_p1;
        stripes_0_3_addr_reg_6168 <= zext_ln122_fu_2215_p1;
        stripes_0_4_addr_reg_6173 <= zext_ln122_fu_2215_p1;
        stripes_0_5_addr_reg_6178 <= zext_ln122_fu_2215_p1;
        stripes_1_1_addr_reg_6183 <= zext_ln122_fu_2215_p1;
        stripes_1_2_addr_reg_6188 <= zext_ln122_fu_2215_p1;
        stripes_1_3_addr_reg_6193 <= zext_ln122_fu_2215_p1;
        stripes_1_4_addr_reg_6198 <= zext_ln122_fu_2215_p1;
        stripes_1_5_addr_reg_6203 <= zext_ln122_fu_2215_p1;
        stripes_2_1_addr_reg_6208 <= zext_ln122_fu_2215_p1;
        stripes_2_2_addr_reg_6213 <= zext_ln122_fu_2215_p1;
        stripes_2_3_addr_reg_6218 <= zext_ln122_fu_2215_p1;
        stripes_2_4_addr_reg_6223 <= zext_ln122_fu_2215_p1;
        stripes_2_5_addr_reg_6228 <= zext_ln122_fu_2215_p1;
        trunc_ln122_1_reg_6154 <= trunc_ln122_1_fu_2245_p1;
        trunc_ln122_2_reg_6261 <= trunc_ln122_2_fu_2279_p1;
        trunc_ln122_reg_6150 <= trunc_ln122_fu_2241_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln124_4_reg_6733 <= add_ln124_4_fu_2584_p2;
        icmp_ln125_3_reg_6724 <= icmp_ln125_3_fu_2566_p2;
        icmp_ln125_4_reg_6738 <= icmp_ln125_4_fu_2590_p2;
        or_ln125_2_reg_6745 <= or_ln125_2_fu_2605_p2;
        select_ln125_4_reg_6717 <= select_ln125_4_fu_2554_p3;
        stripes_0_1_addr_2_reg_6642 <= zext_ln122_2_fu_2526_p1;
        stripes_0_2_addr_2_reg_6647 <= zext_ln122_2_fu_2526_p1;
        stripes_0_3_addr_2_reg_6652 <= zext_ln122_2_fu_2526_p1;
        stripes_0_4_addr_2_reg_6657 <= zext_ln122_2_fu_2526_p1;
        stripes_0_5_addr_2_reg_6662 <= zext_ln122_2_fu_2526_p1;
        stripes_1_1_addr_2_reg_6667 <= zext_ln122_2_fu_2526_p1;
        stripes_1_2_addr_2_reg_6672 <= zext_ln122_2_fu_2526_p1;
        stripes_1_3_addr_2_reg_6677 <= zext_ln122_2_fu_2526_p1;
        stripes_1_4_addr_2_reg_6682 <= zext_ln122_2_fu_2526_p1;
        stripes_1_5_addr_2_reg_6687 <= zext_ln122_2_fu_2526_p1;
        stripes_2_1_addr_2_reg_6692 <= zext_ln122_2_fu_2526_p1;
        stripes_2_2_addr_2_reg_6697 <= zext_ln122_2_fu_2526_p1;
        stripes_2_3_addr_2_reg_6702 <= zext_ln122_2_fu_2526_p1;
        stripes_2_4_addr_2_reg_6707 <= zext_ln122_2_fu_2526_p1;
        stripes_2_5_addr_2_reg_6712 <= zext_ln122_2_fu_2526_p1;
        trunc_ln122_5_reg_6729 <= trunc_ln122_5_fu_2580_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln124_6_reg_6846 <= add_ln124_6_fu_2677_p2;
        icmp_ln125_5_reg_6836 <= icmp_ln125_5_fu_2659_p2;
        select_ln125_6_reg_6825 <= select_ln125_6_fu_2637_p3;
        stripes_0_1_addr_3_reg_6750 <= zext_ln122_3_fu_2611_p1;
        stripes_0_2_addr_3_reg_6755 <= zext_ln122_3_fu_2611_p1;
        stripes_0_3_addr_3_reg_6760 <= zext_ln122_3_fu_2611_p1;
        stripes_0_4_addr_3_reg_6765 <= zext_ln122_3_fu_2611_p1;
        stripes_0_5_addr_3_reg_6770 <= zext_ln122_3_fu_2611_p1;
        stripes_1_1_addr_3_reg_6775 <= zext_ln122_3_fu_2611_p1;
        stripes_1_2_addr_3_reg_6780 <= zext_ln122_3_fu_2611_p1;
        stripes_1_3_addr_3_reg_6785 <= zext_ln122_3_fu_2611_p1;
        stripes_1_4_addr_3_reg_6790 <= zext_ln122_3_fu_2611_p1;
        stripes_1_5_addr_3_reg_6795 <= zext_ln122_3_fu_2611_p1;
        stripes_2_1_addr_3_reg_6800 <= zext_ln122_3_fu_2611_p1;
        stripes_2_2_addr_3_reg_6805 <= zext_ln122_3_fu_2611_p1;
        stripes_2_3_addr_3_reg_6810 <= zext_ln122_3_fu_2611_p1;
        stripes_2_4_addr_3_reg_6815 <= zext_ln122_3_fu_2611_p1;
        stripes_2_5_addr_3_reg_6820 <= zext_ln122_3_fu_2611_p1;
        trunc_ln122_6_reg_6832 <= trunc_ln122_6_fu_2649_p1;
        trunc_ln122_7_reg_6842 <= trunc_ln122_7_fu_2673_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln144_reg_7195 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        add_ln166_18_reg_8186 <= add_ln166_18_fu_4340_p2;
        add_ln166_9_reg_8166 <= add_ln166_9_fu_4123_p2;
        add_ln178_14_reg_8295 <= add_ln178_14_fu_4658_p2;
        add_ln178_15_reg_8300 <= add_ln178_15_fu_4664_p2;
        add_ln178_20_reg_8310 <= add_ln178_20_fu_4670_p2;
        add_ln178_25_reg_8315 <= add_ln178_25_fu_4682_p2;
        add_ln178_32_reg_8320 <= add_ln178_32_fu_4701_p2;
        add_ln178_38_reg_8325[11 : 3] <= add_ln178_38_fu_4707_p2[11 : 3];
        add_ln178_48_reg_8330 <= add_ln178_48_fu_4713_p2;
        add_ln178_6_reg_8290 <= add_ln178_6_fu_4653_p2;
        mul_ln166_8_reg_8213 <= mul_ln166_8_fu_4476_p2;
        mul_ln166_9_reg_8255 <= mul_ln166_9_fu_4576_p2;
        sext_ln166_50_reg_8231[12 : 3] <= sext_ln166_50_fu_4528_p1[12 : 3];
        sub_ln166_15_reg_8156 <= sub_ln166_15_fu_3831_p2;
        sub_ln166_22_reg_8161[13 : 1] <= sub_ln166_22_fu_4013_p2[13 : 1];
        sub_ln166_30_reg_8171 <= sub_ln166_30_fu_4191_p2;
        sub_ln166_32_reg_8176 <= sub_ln166_32_fu_4207_p2;
        sub_ln166_36_reg_8181 <= sub_ln166_36_fu_4277_p2;
        sub_ln166_42_reg_8191 <= sub_ln166_42_fu_4377_p2;
        sub_ln166_47_reg_8218 <= sub_ln166_47_fu_4493_p2;
        tmp_16_reg_8196 <= tmp_16_fu_4422_p8;
        tmp_17_reg_8204 <= tmp_17_fu_4438_p8;
        tmp_19_reg_8223 <= tmp_19_fu_4499_p8;
        tmp_20_reg_8236 <= tmp_20_fu_4550_p8;
        tmp_21_reg_8244 <= tmp_21_fu_4561_p8;
        tmp_23_reg_8260 <= tmp_23_fu_4582_p8;
        tmp_24_reg_8269 <= tmp_24_fu_4593_p8;
        tmp_25_reg_8279 <= tmp_25_fu_4604_p8;
        zext_ln166_115_reg_8250[7 : 0] <= zext_ln166_115_fu_4572_p1[7 : 0];
        zext_ln166_134_reg_8285[7 : 0] <= zext_ln166_134_fu_4616_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln144_reg_7195 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        add_ln166_21_reg_8120 <= grp_fu_6036_p3;
        add_ln178_27_reg_8146 <= grp_fu_6028_p3;
        add_ln178_60_reg_8151 <= grp_fu_6044_p3;
        stripes_0_5_load_2_reg_7990 <= stripes_0_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln144_reg_7195 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        add_ln178_11_reg_8340 <= add_ln178_11_fu_5385_p2;
        add_ln178_23_reg_8345 <= add_ln178_23_fu_5445_p2;
        add_ln178_29_reg_8350 <= add_ln178_29_fu_5476_p2;
        add_ln178_36_reg_8355 <= add_ln178_36_fu_5503_p2;
        add_ln178_39_reg_8360[12 : 2] <= add_ln178_39_fu_5512_p2[12 : 2];
        add_ln178_42_reg_8365 <= add_ln178_42_fu_5530_p2;
        add_ln178_50_reg_8370 <= add_ln178_50_fu_5581_p2;
        add_ln178_54_reg_8375 <= add_ln178_54_fu_5602_p2;
        add_ln178_57_reg_8380 <= add_ln178_57_fu_5623_p2;
        add_ln178_59_reg_8385 <= add_ln178_59_fu_5629_p2;
        add_ln178_64_reg_8390 <= add_ln178_64_fu_5645_p2;
        add_ln178_68_reg_8395 <= add_ln178_68_fu_5666_p2;
        add_ln178_72_reg_8400 <= add_ln178_72_fu_5697_p2;
        add_ln178_74_reg_8405 <= add_ln178_74_fu_5703_p2;
        add_ln178_75_reg_8410 <= add_ln178_75_fu_5709_p2;
        add_ln178_80_reg_8415 <= add_ln178_80_fu_5735_p2;
        add_ln178_9_reg_8335 <= add_ln178_9_fu_5373_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln144_reg_7195 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        add_ln178_18_reg_8305 <= grp_fu_6079_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln144_reg_7195 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        add_ln178_1_reg_8420 <= add_ln178_1_fu_5764_p2;
        add_ln178_3_reg_8426 <= add_ln178_3_fu_5807_p2;
        add_ln178_5_reg_8432 <= add_ln178_5_fu_5850_p2;
        add_ln178_7_reg_8438 <= add_ln178_7_fu_5893_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (icmp_ln144_fu_2891_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_global_iteration_loa_1_reg_2115 <= global_iteration_loa_reg_6121;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        channel_idx <= select_ln125_15_fu_2764_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        global_iteration <= add_ln224_fu_5992_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        global_iteration_loa_reg_6121 <= ap_sig_allocacmp_global_iteration_loa;
        icmp_ln114_reg_6137 <= icmp_ln114_fu_2143_p2;
        trunc_ln114_reg_6132 <= trunc_ln114_fu_2135_p1;
        write_col_offset_loa_reg_6141 <= write_col_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln125_1_reg_6503 <= icmp_ln125_1_fu_2415_p2;
        icmp_ln125_2_reg_6532 <= icmp_ln125_2_fu_2447_p2;
        p_Result_1_1_reg_6484 <= {{in_1_TDATA[15:8]}};
        p_Result_1_2_reg_6513 <= {{in_1_TDATA[23:16]}};
        p_Result_1_3_reg_6547 <= {{in_1_TDATA[31:24]}};
        p_Result_1_4_reg_6566 <= {{in_1_TDATA[39:32]}};
        p_Result_1_5_reg_6585 <= {{in_1_TDATA[47:40]}};
        p_Result_1_6_reg_6604 <= {{in_1_TDATA[55:48]}};
        p_Result_1_7_reg_6623 <= {{in_1_TDATA[63:56]}};
        select_ln125_5_reg_6538 <= select_ln125_5_fu_2453_p3;
        select_ln125_reg_6403 <= select_ln125_fu_2377_p3;
        stripes_0_1_addr_1_reg_6409 <= zext_ln122_1_fu_2383_p1;
        stripes_0_2_addr_1_reg_6414 <= zext_ln122_1_fu_2383_p1;
        stripes_0_3_addr_1_reg_6419 <= zext_ln122_1_fu_2383_p1;
        stripes_0_4_addr_1_reg_6424 <= zext_ln122_1_fu_2383_p1;
        stripes_0_5_addr_1_reg_6429 <= zext_ln122_1_fu_2383_p1;
        stripes_1_1_addr_1_reg_6434 <= zext_ln122_1_fu_2383_p1;
        stripes_1_2_addr_1_reg_6439 <= zext_ln122_1_fu_2383_p1;
        stripes_1_3_addr_1_reg_6444 <= zext_ln122_1_fu_2383_p1;
        stripes_1_4_addr_1_reg_6449 <= zext_ln122_1_fu_2383_p1;
        stripes_1_5_addr_1_reg_6454 <= zext_ln122_1_fu_2383_p1;
        stripes_2_1_addr_1_reg_6459 <= zext_ln122_1_fu_2383_p1;
        stripes_2_2_addr_1_reg_6464 <= zext_ln122_1_fu_2383_p1;
        stripes_2_3_addr_1_reg_6469 <= zext_ln122_1_fu_2383_p1;
        stripes_2_4_addr_1_reg_6474 <= zext_ln122_1_fu_2383_p1;
        stripes_2_5_addr_1_reg_6479 <= zext_ln122_1_fu_2383_p1;
        trunc_ln122_3_reg_6509 <= trunc_ln122_3_fu_2427_p1;
        trunc_ln122_4_reg_6543 <= trunc_ln122_4_fu_2461_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        icmp_ln125_6_reg_6934 <= icmp_ln125_6_fu_2715_p2;
        icmp_ln125_7_reg_6943 <= icmp_ln125_7_fu_2737_p2;
        or_ln125_6_reg_6948 <= or_ln125_6_fu_2759_p2;
        select_ln125_8_reg_6927 <= select_ln125_8_fu_2709_p3;
        stripes_0_1_addr_4_reg_6852 <= zext_ln122_4_fu_2683_p1;
        stripes_0_2_addr_4_reg_6857 <= zext_ln122_4_fu_2683_p1;
        stripes_0_3_addr_4_reg_6862 <= zext_ln122_4_fu_2683_p1;
        stripes_0_4_addr_4_reg_6867 <= zext_ln122_4_fu_2683_p1;
        stripes_0_5_addr_4_reg_6872 <= zext_ln122_4_fu_2683_p1;
        stripes_1_1_addr_4_reg_6877 <= zext_ln122_4_fu_2683_p1;
        stripes_1_2_addr_4_reg_6882 <= zext_ln122_4_fu_2683_p1;
        stripes_1_3_addr_4_reg_6887 <= zext_ln122_4_fu_2683_p1;
        stripes_1_4_addr_4_reg_6892 <= zext_ln122_4_fu_2683_p1;
        stripes_1_5_addr_4_reg_6897 <= zext_ln122_4_fu_2683_p1;
        stripes_2_1_addr_4_reg_6902 <= zext_ln122_4_fu_2683_p1;
        stripes_2_2_addr_4_reg_6907 <= zext_ln122_4_fu_2683_p1;
        stripes_2_3_addr_4_reg_6912 <= zext_ln122_4_fu_2683_p1;
        stripes_2_4_addr_4_reg_6917 <= zext_ln122_4_fu_2683_p1;
        stripes_2_5_addr_4_reg_6922 <= zext_ln122_4_fu_2683_p1;
        trunc_ln122_8_reg_6939 <= trunc_ln122_8_fu_2727_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        icmp_ln144_reg_7195 <= icmp_ln144_fu_2891_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (icmp_ln144_fu_2891_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        icmp_ln188_reg_7289 <= icmp_ln188_fu_2948_p2;
        zext_ln166_5_reg_7229[16 : 0] <= zext_ln166_5_fu_2930_p1[16 : 0];
        zext_ln166_9_reg_7263[16 : 0] <= zext_ln166_9_fu_2943_p1[16 : 0];
        zext_ln166_reg_7199[15 : 0] <= zext_ln166_fu_2918_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (icmp_ln144_fu_2891_p2 == 1'd0) & (icmp_ln188_fu_2948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        icmp_ln212_reg_7298 <= icmp_ln212_fu_2959_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_maxes_0_flag_0_phi_fu_2044_p6 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        maxes_0 <= ap_phi_mux_maxes_0_new_0_phi_fu_2060_p6;
        maxes_1 <= ap_phi_mux_maxes_1_new_0_phi_fu_2075_p6;
        maxes_2 <= ap_phi_mux_maxes_2_new_0_phi_fu_2090_p6;
        maxes_3 <= ap_phi_mux_maxes_3_new_0_phi_fu_2105_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln144_reg_7195 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul_ln166_4_reg_8059 <= mul_ln166_4_fu_3361_p2;
        mul_ln166_5_reg_8070 <= mul_ln166_5_fu_3382_p2;
        sext_ln166_9_reg_7967[12 : 1] <= sext_ln166_9_fu_3221_p1[12 : 1];
        sub_ln166_19_reg_8002[10 : 2] <= sub_ln166_19_fu_3272_p2[10 : 2];
        sub_ln166_26_reg_8035[10 : 2] <= sub_ln166_26_fu_3328_p2[10 : 2];
        tmp_10_reg_8049 <= tmp_10_fu_3346_p8;
        tmp_11_reg_8065 <= tmp_11_fu_3367_p8;
        tmp_12_reg_8081 <= tmp_12_fu_3392_p8;
        tmp_13_reg_8093 <= tmp_13_fu_3437_p8;
        tmp_14_reg_8106 <= tmp_14_fu_3483_p8;
        tmp_15_reg_8113 <= tmp_15_fu_3495_p8;
        tmp_18_reg_8125 <= tmp_18_fu_3510_p8;
        tmp_1_reg_7940 <= tmp_1_fu_3157_p8;
        tmp_22_reg_8133 <= tmp_22_fu_3522_p8;
        tmp_2_reg_7949 <= tmp_2_fu_3169_p8;
        tmp_3_reg_7956 <= tmp_3_fu_3180_p8;
        tmp_4_reg_7972 <= tmp_4_fu_3225_p8;
        tmp_5_reg_7981 <= tmp_5_fu_3236_p8;
        tmp_6_reg_7995 <= tmp_6_fu_3248_p8;
        tmp_7_reg_8007 <= tmp_7_fu_3278_p8;
        tmp_8_reg_8018 <= tmp_8_fu_3293_p8;
        tmp_9_reg_8028 <= tmp_9_fu_3305_p8;
        tmp_reg_7931 <= tmp_fu_3146_p8;
        tmp_s_reg_8040 <= tmp_s_fu_3334_p8;
        trunc_ln166_reg_8076 <= trunc_ln166_fu_3388_p1;
        zext_ln166_118_reg_8140[7 : 0] <= zext_ln166_118_fu_3534_p1[7 : 0];
        zext_ln166_20_reg_7962[10 : 3] <= zext_ln166_20_fu_3199_p1[10 : 3];
        zext_ln166_38_reg_8013[7 : 0] <= zext_ln166_38_fu_3289_p1[7 : 0];
        zext_ln166_60_reg_8054[7 : 0] <= zext_ln166_60_fu_3357_p1[7 : 0];
        zext_ln166_68_reg_8088[8 : 1] <= zext_ln166_68_fu_3411_p1[8 : 1];
        zext_ln166_72_reg_8100[11 : 4] <= zext_ln166_72_fu_3457_p1[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (icmp_ln144_reg_7195 == 1'd0) & (icmp_ln188_reg_7289 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        read_col_offset <= ap_phi_reg_pp0_iter0_read_col_offset_new_s_reg_2028;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln144_reg_7195 == 1'd0) & (icmp_ln212_reg_7298 == 1'd1) & (icmp_ln188_reg_7289 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        read_row_offset <= select_ln216_fu_3132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        select_ln125_10_reg_7028 <= select_ln125_10_fu_2804_p3;
        stripes_0_1_addr_5_reg_6953 <= zext_ln122_5_fu_2778_p1;
        stripes_0_2_addr_5_reg_6958 <= zext_ln122_5_fu_2778_p1;
        stripes_0_3_addr_5_reg_6963 <= zext_ln122_5_fu_2778_p1;
        stripes_0_4_addr_5_reg_6968 <= zext_ln122_5_fu_2778_p1;
        stripes_0_5_addr_5_reg_6973 <= zext_ln122_5_fu_2778_p1;
        stripes_1_1_addr_5_reg_6978 <= zext_ln122_5_fu_2778_p1;
        stripes_1_2_addr_5_reg_6983 <= zext_ln122_5_fu_2778_p1;
        stripes_1_3_addr_5_reg_6988 <= zext_ln122_5_fu_2778_p1;
        stripes_1_4_addr_5_reg_6993 <= zext_ln122_5_fu_2778_p1;
        stripes_1_5_addr_5_reg_6998 <= zext_ln122_5_fu_2778_p1;
        stripes_2_1_addr_5_reg_7003 <= zext_ln122_5_fu_2778_p1;
        stripes_2_2_addr_5_reg_7008 <= zext_ln122_5_fu_2778_p1;
        stripes_2_3_addr_5_reg_7013 <= zext_ln122_5_fu_2778_p1;
        stripes_2_4_addr_5_reg_7018 <= zext_ln122_5_fu_2778_p1;
        stripes_2_5_addr_5_reg_7023 <= zext_ln122_5_fu_2778_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        select_ln125_12_reg_7110 <= select_ln125_12_fu_2836_p3;
        stripes_0_1_addr_6_reg_7035 <= zext_ln122_6_fu_2810_p1;
        stripes_0_2_addr_6_reg_7040 <= zext_ln122_6_fu_2810_p1;
        stripes_0_3_addr_6_reg_7045 <= zext_ln122_6_fu_2810_p1;
        stripes_0_4_addr_6_reg_7050 <= zext_ln122_6_fu_2810_p1;
        stripes_0_5_addr_6_reg_7055 <= zext_ln122_6_fu_2810_p1;
        stripes_1_1_addr_6_reg_7060 <= zext_ln122_6_fu_2810_p1;
        stripes_1_2_addr_6_reg_7065 <= zext_ln122_6_fu_2810_p1;
        stripes_1_3_addr_6_reg_7070 <= zext_ln122_6_fu_2810_p1;
        stripes_1_4_addr_6_reg_7075 <= zext_ln122_6_fu_2810_p1;
        stripes_1_5_addr_6_reg_7080 <= zext_ln122_6_fu_2810_p1;
        stripes_2_1_addr_6_reg_7085 <= zext_ln122_6_fu_2810_p1;
        stripes_2_2_addr_6_reg_7090 <= zext_ln122_6_fu_2810_p1;
        stripes_2_3_addr_6_reg_7095 <= zext_ln122_6_fu_2810_p1;
        stripes_2_4_addr_6_reg_7100 <= zext_ln122_6_fu_2810_p1;
        stripes_2_5_addr_6_reg_7105 <= zext_ln122_6_fu_2810_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln144_reg_7195 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        select_ln156_1_reg_7905 <= select_ln156_1_fu_3064_p3;
        select_ln156_2_reg_7918 <= select_ln156_2_fu_3112_p3;
        select_ln156_reg_7842 <= select_ln156_fu_3018_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (icmp_ln144_reg_7195 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_0_load_1_reg_7361 <= stripes_0_0_q1;
        stripes_0_0_load_reg_7302 <= stripes_0_0_q0;
        stripes_1_0_load_1_reg_7388 <= stripes_1_0_q0;
        stripes_1_0_load_2_reg_7447 <= stripes_1_0_q1;
        stripes_2_0_load_1_reg_7415 <= stripes_2_0_q1;
        stripes_2_0_load_reg_7334 <= stripes_2_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (icmp_ln144_reg_7195 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_0_load_2_reg_7646 <= stripes_0_0_q0;
        stripes_0_1_load_1_reg_7562 <= stripes_0_1_q1;
        stripes_0_1_load_reg_7479 <= stripes_0_1_q0;
        stripes_0_2_load_1_reg_7569 <= stripes_0_2_q1;
        stripes_0_2_load_reg_7486 <= stripes_0_2_q0;
        stripes_0_3_load_1_reg_7576 <= stripes_0_3_q1;
        stripes_0_3_load_reg_7493 <= stripes_0_3_q0;
        stripes_0_4_load_1_reg_7583 <= stripes_0_4_q1;
        stripes_0_4_load_reg_7500 <= stripes_0_4_q0;
        stripes_1_0_load_reg_7507 <= stripes_1_0_q0;
        stripes_1_1_load_1_reg_7590 <= stripes_1_1_q0;
        stripes_1_1_load_2_reg_7673 <= stripes_1_1_q1;
        stripes_1_2_load_1_reg_7597 <= stripes_1_2_q0;
        stripes_1_2_load_2_reg_7680 <= stripes_1_2_q1;
        stripes_1_3_load_1_reg_7604 <= stripes_1_3_q0;
        stripes_1_3_load_2_reg_7687 <= stripes_1_3_q1;
        stripes_1_4_load_1_reg_7611 <= stripes_1_4_q0;
        stripes_1_4_load_2_reg_7694 <= stripes_1_4_q1;
        stripes_2_0_load_2_reg_7701 <= stripes_2_0_q0;
        stripes_2_1_load_1_reg_7618 <= stripes_2_1_q1;
        stripes_2_1_load_reg_7534 <= stripes_2_1_q0;
        stripes_2_2_load_1_reg_7625 <= stripes_2_2_q1;
        stripes_2_2_load_reg_7541 <= stripes_2_2_q0;
        stripes_2_3_load_1_reg_7632 <= stripes_2_3_q1;
        stripes_2_3_load_reg_7548 <= stripes_2_3_q0;
        stripes_2_4_load_1_reg_7639 <= stripes_2_4_q1;
        stripes_2_4_load_reg_7555 <= stripes_2_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        stripes_0_1_addr_7_reg_7120 <= zext_ln122_7_fu_2855_p1;
        stripes_0_2_addr_7_reg_7125 <= zext_ln122_7_fu_2855_p1;
        stripes_0_3_addr_7_reg_7130 <= zext_ln122_7_fu_2855_p1;
        stripes_0_4_addr_7_reg_7135 <= zext_ln122_7_fu_2855_p1;
        stripes_0_5_addr_7_reg_7140 <= zext_ln122_7_fu_2855_p1;
        stripes_1_1_addr_7_reg_7145 <= zext_ln122_7_fu_2855_p1;
        stripes_1_2_addr_7_reg_7150 <= zext_ln122_7_fu_2855_p1;
        stripes_1_3_addr_7_reg_7155 <= zext_ln122_7_fu_2855_p1;
        stripes_1_4_addr_7_reg_7160 <= zext_ln122_7_fu_2855_p1;
        stripes_1_5_addr_7_reg_7165 <= zext_ln122_7_fu_2855_p1;
        stripes_2_1_addr_7_reg_7170 <= zext_ln122_7_fu_2855_p1;
        stripes_2_2_addr_7_reg_7175 <= zext_ln122_7_fu_2855_p1;
        stripes_2_3_addr_7_reg_7180 <= zext_ln122_7_fu_2855_p1;
        stripes_2_4_addr_7_reg_7185 <= zext_ln122_7_fu_2855_p1;
        stripes_2_5_addr_7_reg_7190 <= zext_ln122_7_fu_2855_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (icmp_ln144_reg_7195 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        stripes_0_1_load_2_reg_7756 <= stripes_0_1_q0;
        stripes_0_2_load_2_reg_7763 <= stripes_0_2_q0;
        stripes_0_3_load_2_reg_7770 <= stripes_0_3_q0;
        stripes_0_4_load_2_reg_7777 <= stripes_0_4_q0;
        stripes_1_1_load_reg_7728 <= stripes_1_1_q0;
        stripes_1_2_load_reg_7735 <= stripes_1_2_q0;
        stripes_1_3_load_reg_7742 <= stripes_1_3_q0;
        stripes_1_4_load_reg_7749 <= stripes_1_4_q0;
        stripes_2_1_load_2_reg_7784 <= stripes_2_1_q0;
        stripes_2_2_load_2_reg_7791 <= stripes_2_2_q0;
        stripes_2_3_load_2_reg_7798 <= stripes_2_3_q0;
        stripes_2_4_load_2_reg_7805 <= stripes_2_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln144_reg_7195 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        stripes_0_5_load_1_reg_7874 <= stripes_0_5_q1;
        stripes_0_5_load_reg_7855 <= stripes_0_5_q0;
        stripes_1_5_load_1_reg_7881 <= stripes_1_5_q0;
        stripes_1_5_load_2_reg_7893 <= stripes_1_5_q1;
        stripes_2_5_load_reg_7867 <= stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln144_reg_7195 == 1'd0) & (icmp_ln188_reg_7289 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        tmp_last_V_reg_8444 <= tmp_last_V_fu_5899_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (ap_phi_mux_write_col_offset_fla_phi_fu_2004_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        write_col_offset <= ap_phi_reg_pp0_iter0_write_col_offset_new_9_reg_2014;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln134_fu_2157_p2 == 1'd1) & (icmp_ln114_fu_2143_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_row_offset <= select_ln138_fu_2175_p3;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln188_reg_7289 == 1'd0) & (icmp_ln144_reg_7195 == 1'd0))) begin
        ap_phi_mux_global_iteration_loa_1_phi_fu_2118_p6 = global_iteration_loa_reg_6121;
    end else begin
        ap_phi_mux_global_iteration_loa_1_phi_fu_2118_p6 = ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115;
    end
end

always @ (*) begin
    if (((icmp_ln188_reg_7289 == 1'd0) & (icmp_ln144_reg_7195 == 1'd0))) begin
        ap_phi_mux_maxes_0_flag_0_phi_fu_2044_p6 = 1'd1;
    end else begin
        ap_phi_mux_maxes_0_flag_0_phi_fu_2044_p6 = ap_phi_reg_pp0_iter1_maxes_0_flag_0_reg_2039;
    end
end

always @ (*) begin
    if (((icmp_ln188_reg_7289 == 1'd0) & (icmp_ln144_reg_7195 == 1'd0))) begin
        ap_phi_mux_maxes_0_new_0_phi_fu_2060_p6 = select_ln185_fu_5920_p3;
    end else begin
        ap_phi_mux_maxes_0_new_0_phi_fu_2060_p6 = ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_2055;
    end
end

always @ (*) begin
    if (((icmp_ln188_reg_7289 == 1'd0) & (icmp_ln144_reg_7195 == 1'd0))) begin
        ap_phi_mux_maxes_1_new_0_phi_fu_2075_p6 = select_ln185_1_fu_5937_p3;
    end else begin
        ap_phi_mux_maxes_1_new_0_phi_fu_2075_p6 = ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_2070;
    end
end

always @ (*) begin
    if (((icmp_ln188_reg_7289 == 1'd0) & (icmp_ln144_reg_7195 == 1'd0))) begin
        ap_phi_mux_maxes_2_new_0_phi_fu_2090_p6 = select_ln185_2_fu_5954_p3;
    end else begin
        ap_phi_mux_maxes_2_new_0_phi_fu_2090_p6 = ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_2085;
    end
end

always @ (*) begin
    if (((icmp_ln188_reg_7289 == 1'd0) & (icmp_ln144_reg_7195 == 1'd0))) begin
        ap_phi_mux_maxes_3_new_0_phi_fu_2105_p6 = select_ln185_3_fu_5971_p3;
    end else begin
        ap_phi_mux_maxes_3_new_0_phi_fu_2105_p6 = ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_2100;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_global_iteration_loa = add_ln224_fu_5992_p2;
    end else begin
        ap_sig_allocacmp_global_iteration_loa = global_iteration;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_start == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_0_TDATA_blk_n = in_0_TVALID;
    end else begin
        in_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_0_TREADY = 1'b1;
    end else begin
        in_0_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_1_TDATA_blk_n = in_1_TVALID;
    end else begin
        in_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_1_TREADY = 1'b1;
    end else begin
        in_1_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln144_reg_7195 == 1'd0) & (icmp_ln188_reg_7289 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_TDATA_blk_n = out_r_TREADY;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op1711_write_state23 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_TVALID = 1'b1;
    end else begin
        out_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_0_0_address0 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_0_0_address0 = zext_ln166_fu_2918_p1;
        end else begin
            stripes_0_0_address0 = 'bx;
        end
    end else begin
        stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_0_0_address1 = zext_ln166_5_fu_2930_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            stripes_0_0_address1 = zext_ln122_7_fu_2855_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            stripes_0_0_address1 = zext_ln122_6_fu_2810_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            stripes_0_0_address1 = zext_ln122_5_fu_2778_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            stripes_0_0_address1 = zext_ln122_4_fu_2683_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_0_0_address1 = zext_ln122_3_fu_2611_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            stripes_0_0_address1 = zext_ln122_2_fu_2526_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_0_0_address1 = zext_ln122_1_fu_2383_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_0_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_0_0_address1 = 'bx;
        end
    end else begin
        stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_0_0_ce0 = 1'b1;
    end else begin
        stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_0_ce1 = 1'b1;
    end else begin
        stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            stripes_0_0_d1 = p_Result_7_reg_6381;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            stripes_0_0_d1 = p_Result_6_reg_6359;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            stripes_0_0_d1 = p_Result_5_reg_6337;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            stripes_0_0_d1 = p_Result_4_reg_6315;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_0_0_d1 = p_Result_3_reg_6293;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            stripes_0_0_d1 = p_Result_2_reg_6271;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_0_0_d1 = p_Result_s_reg_6239;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_0_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_0_0_d1 = 'bx;
        end
    end else begin
        stripes_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd0) & (trunc_ln122_fu_2241_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_0_we1 = 1'b1;
    end else begin
        stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_0_1_address0 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_0_1_address0 = zext_ln166_reg_7199;
        end else begin
            stripes_0_1_address0 = 'bx;
        end
    end else begin
        stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_0_1_address1 = zext_ln166_5_reg_7229;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_0_1_address1 = stripes_0_1_addr_7_reg_7120;
        end else if ((1'b1 == ap_condition_5565)) begin
            stripes_0_1_address1 = zext_ln122_7_fu_2855_p1;
        end else if ((1'b1 == ap_condition_5561)) begin
            stripes_0_1_address1 = stripes_0_1_addr_6_reg_7035;
        end else if ((1'b1 == ap_condition_5555)) begin
            stripes_0_1_address1 = zext_ln122_6_fu_2810_p1;
        end else if ((1'b1 == ap_condition_5551)) begin
            stripes_0_1_address1 = stripes_0_1_addr_5_reg_6953;
        end else if ((1'b1 == ap_condition_5546)) begin
            stripes_0_1_address1 = zext_ln122_5_fu_2778_p1;
        end else if ((1'b1 == ap_condition_5542)) begin
            stripes_0_1_address1 = stripes_0_1_addr_4_reg_6852;
        end else if ((1'b1 == ap_condition_5536)) begin
            stripes_0_1_address1 = zext_ln122_4_fu_2683_p1;
        end else if ((1'b1 == ap_condition_5532)) begin
            stripes_0_1_address1 = stripes_0_1_addr_3_reg_6750;
        end else if ((1'b1 == ap_condition_5526)) begin
            stripes_0_1_address1 = zext_ln122_3_fu_2611_p1;
        end else if ((1'b1 == ap_condition_5522)) begin
            stripes_0_1_address1 = stripes_0_1_addr_2_reg_6642;
        end else if ((1'b1 == ap_condition_5516)) begin
            stripes_0_1_address1 = zext_ln122_2_fu_2526_p1;
        end else if ((1'b1 == ap_condition_5512)) begin
            stripes_0_1_address1 = stripes_0_1_addr_1_reg_6409;
        end else if ((1'b1 == ap_condition_5506)) begin
            stripes_0_1_address1 = zext_ln122_1_fu_2383_p1;
        end else if ((1'b1 == ap_condition_5502)) begin
            stripes_0_1_address1 = stripes_0_1_addr_reg_6158;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_1_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_0_1_address1 = 'bx;
        end
    end else begin
        stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_0_1_ce0 = 1'b1;
    end else begin
        stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (trunc_ln122_reg_6150 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_1_ce1 = 1'b1;
    end else begin
        stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_0_1_d1 = p_Result_1_7_reg_6623;
        end else if ((1'b1 == ap_condition_5565)) begin
            stripes_0_1_d1 = p_Result_7_reg_6381;
        end else if ((1'b1 == ap_condition_5561)) begin
            stripes_0_1_d1 = p_Result_1_6_reg_6604;
        end else if ((1'b1 == ap_condition_5555)) begin
            stripes_0_1_d1 = p_Result_6_reg_6359;
        end else if ((1'b1 == ap_condition_5551)) begin
            stripes_0_1_d1 = p_Result_1_5_reg_6585;
        end else if ((1'b1 == ap_condition_5546)) begin
            stripes_0_1_d1 = p_Result_5_reg_6337;
        end else if ((1'b1 == ap_condition_5542)) begin
            stripes_0_1_d1 = p_Result_1_4_reg_6566;
        end else if ((1'b1 == ap_condition_5536)) begin
            stripes_0_1_d1 = p_Result_4_reg_6315;
        end else if ((1'b1 == ap_condition_5532)) begin
            stripes_0_1_d1 = p_Result_1_3_reg_6547;
        end else if ((1'b1 == ap_condition_5526)) begin
            stripes_0_1_d1 = p_Result_3_reg_6293;
        end else if ((1'b1 == ap_condition_5522)) begin
            stripes_0_1_d1 = p_Result_1_2_reg_6513;
        end else if ((1'b1 == ap_condition_5516)) begin
            stripes_0_1_d1 = p_Result_2_reg_6271;
        end else if ((1'b1 == ap_condition_5512)) begin
            stripes_0_1_d1 = p_Result_1_1_reg_6484;
        end else if ((1'b1 == ap_condition_5506)) begin
            stripes_0_1_d1 = p_Result_s_reg_6239;
        end else if ((1'b1 == ap_condition_5502)) begin
            stripes_0_1_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_1_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_0_1_d1 = 'bx;
        end
    end else begin
        stripes_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (trunc_ln122_reg_6150 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd1) & (trunc_ln122_fu_2241_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_1_we1 = 1'b1;
    end else begin
        stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_0_2_address0 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_0_2_address0 = zext_ln166_reg_7199;
        end else begin
            stripes_0_2_address0 = 'bx;
        end
    end else begin
        stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_0_2_address1 = zext_ln166_5_reg_7229;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_0_2_address1 = stripes_0_2_addr_7_reg_7125;
        end else if ((1'b1 == ap_condition_5614)) begin
            stripes_0_2_address1 = zext_ln122_7_fu_2855_p1;
        end else if ((1'b1 == ap_condition_5610)) begin
            stripes_0_2_address1 = stripes_0_2_addr_6_reg_7040;
        end else if ((1'b1 == ap_condition_5607)) begin
            stripes_0_2_address1 = zext_ln122_6_fu_2810_p1;
        end else if ((1'b1 == ap_condition_5603)) begin
            stripes_0_2_address1 = stripes_0_2_addr_5_reg_6958;
        end else if ((1'b1 == ap_condition_5600)) begin
            stripes_0_2_address1 = zext_ln122_5_fu_2778_p1;
        end else if ((1'b1 == ap_condition_5596)) begin
            stripes_0_2_address1 = stripes_0_2_addr_4_reg_6857;
        end else if ((1'b1 == ap_condition_5593)) begin
            stripes_0_2_address1 = zext_ln122_4_fu_2683_p1;
        end else if ((1'b1 == ap_condition_5589)) begin
            stripes_0_2_address1 = stripes_0_2_addr_3_reg_6755;
        end else if ((1'b1 == ap_condition_5586)) begin
            stripes_0_2_address1 = zext_ln122_3_fu_2611_p1;
        end else if ((1'b1 == ap_condition_5582)) begin
            stripes_0_2_address1 = stripes_0_2_addr_2_reg_6647;
        end else if ((1'b1 == ap_condition_5579)) begin
            stripes_0_2_address1 = zext_ln122_2_fu_2526_p1;
        end else if ((1'b1 == ap_condition_5575)) begin
            stripes_0_2_address1 = stripes_0_2_addr_1_reg_6414;
        end else if ((1'b1 == ap_condition_5572)) begin
            stripes_0_2_address1 = zext_ln122_1_fu_2383_p1;
        end else if ((1'b1 == ap_condition_5568)) begin
            stripes_0_2_address1 = stripes_0_2_addr_reg_6163;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_2_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_0_2_address1 = 'bx;
        end
    end else begin
        stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_0_2_ce0 = 1'b1;
    end else begin
        stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (trunc_ln122_reg_6150 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_2_ce1 = 1'b1;
    end else begin
        stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_0_2_d1 = p_Result_1_7_reg_6623;
        end else if ((1'b1 == ap_condition_5614)) begin
            stripes_0_2_d1 = p_Result_7_reg_6381;
        end else if ((1'b1 == ap_condition_5610)) begin
            stripes_0_2_d1 = p_Result_1_6_reg_6604;
        end else if ((1'b1 == ap_condition_5607)) begin
            stripes_0_2_d1 = p_Result_6_reg_6359;
        end else if ((1'b1 == ap_condition_5603)) begin
            stripes_0_2_d1 = p_Result_1_5_reg_6585;
        end else if ((1'b1 == ap_condition_5600)) begin
            stripes_0_2_d1 = p_Result_5_reg_6337;
        end else if ((1'b1 == ap_condition_5596)) begin
            stripes_0_2_d1 = p_Result_1_4_reg_6566;
        end else if ((1'b1 == ap_condition_5593)) begin
            stripes_0_2_d1 = p_Result_4_reg_6315;
        end else if ((1'b1 == ap_condition_5589)) begin
            stripes_0_2_d1 = p_Result_1_3_reg_6547;
        end else if ((1'b1 == ap_condition_5586)) begin
            stripes_0_2_d1 = p_Result_3_reg_6293;
        end else if ((1'b1 == ap_condition_5582)) begin
            stripes_0_2_d1 = p_Result_1_2_reg_6513;
        end else if ((1'b1 == ap_condition_5579)) begin
            stripes_0_2_d1 = p_Result_2_reg_6271;
        end else if ((1'b1 == ap_condition_5575)) begin
            stripes_0_2_d1 = p_Result_1_1_reg_6484;
        end else if ((1'b1 == ap_condition_5572)) begin
            stripes_0_2_d1 = p_Result_s_reg_6239;
        end else if ((1'b1 == ap_condition_5568)) begin
            stripes_0_2_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_2_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_0_2_d1 = 'bx;
        end
    end else begin
        stripes_0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (trunc_ln122_reg_6150 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd2) & (trunc_ln122_fu_2241_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_2_we1 = 1'b1;
    end else begin
        stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_0_3_address0 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_0_3_address0 = zext_ln166_reg_7199;
        end else begin
            stripes_0_3_address0 = 'bx;
        end
    end else begin
        stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_0_3_address1 = zext_ln166_5_reg_7229;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_0_3_address1 = stripes_0_3_addr_7_reg_7130;
        end else if ((1'b1 == ap_condition_5663)) begin
            stripes_0_3_address1 = zext_ln122_7_fu_2855_p1;
        end else if ((1'b1 == ap_condition_5659)) begin
            stripes_0_3_address1 = stripes_0_3_addr_6_reg_7045;
        end else if ((1'b1 == ap_condition_5656)) begin
            stripes_0_3_address1 = zext_ln122_6_fu_2810_p1;
        end else if ((1'b1 == ap_condition_5652)) begin
            stripes_0_3_address1 = stripes_0_3_addr_5_reg_6963;
        end else if ((1'b1 == ap_condition_5649)) begin
            stripes_0_3_address1 = zext_ln122_5_fu_2778_p1;
        end else if ((1'b1 == ap_condition_5645)) begin
            stripes_0_3_address1 = stripes_0_3_addr_4_reg_6862;
        end else if ((1'b1 == ap_condition_5642)) begin
            stripes_0_3_address1 = zext_ln122_4_fu_2683_p1;
        end else if ((1'b1 == ap_condition_5638)) begin
            stripes_0_3_address1 = stripes_0_3_addr_3_reg_6760;
        end else if ((1'b1 == ap_condition_5635)) begin
            stripes_0_3_address1 = zext_ln122_3_fu_2611_p1;
        end else if ((1'b1 == ap_condition_5631)) begin
            stripes_0_3_address1 = stripes_0_3_addr_2_reg_6652;
        end else if ((1'b1 == ap_condition_5628)) begin
            stripes_0_3_address1 = zext_ln122_2_fu_2526_p1;
        end else if ((1'b1 == ap_condition_5624)) begin
            stripes_0_3_address1 = stripes_0_3_addr_1_reg_6419;
        end else if ((1'b1 == ap_condition_5621)) begin
            stripes_0_3_address1 = zext_ln122_1_fu_2383_p1;
        end else if ((1'b1 == ap_condition_5617)) begin
            stripes_0_3_address1 = stripes_0_3_addr_reg_6168;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_3_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_0_3_address1 = 'bx;
        end
    end else begin
        stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_0_3_ce0 = 1'b1;
    end else begin
        stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (trunc_ln122_reg_6150 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_3_ce1 = 1'b1;
    end else begin
        stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_0_3_d1 = p_Result_1_7_reg_6623;
        end else if ((1'b1 == ap_condition_5663)) begin
            stripes_0_3_d1 = p_Result_7_reg_6381;
        end else if ((1'b1 == ap_condition_5659)) begin
            stripes_0_3_d1 = p_Result_1_6_reg_6604;
        end else if ((1'b1 == ap_condition_5656)) begin
            stripes_0_3_d1 = p_Result_6_reg_6359;
        end else if ((1'b1 == ap_condition_5652)) begin
            stripes_0_3_d1 = p_Result_1_5_reg_6585;
        end else if ((1'b1 == ap_condition_5649)) begin
            stripes_0_3_d1 = p_Result_5_reg_6337;
        end else if ((1'b1 == ap_condition_5645)) begin
            stripes_0_3_d1 = p_Result_1_4_reg_6566;
        end else if ((1'b1 == ap_condition_5642)) begin
            stripes_0_3_d1 = p_Result_4_reg_6315;
        end else if ((1'b1 == ap_condition_5638)) begin
            stripes_0_3_d1 = p_Result_1_3_reg_6547;
        end else if ((1'b1 == ap_condition_5635)) begin
            stripes_0_3_d1 = p_Result_3_reg_6293;
        end else if ((1'b1 == ap_condition_5631)) begin
            stripes_0_3_d1 = p_Result_1_2_reg_6513;
        end else if ((1'b1 == ap_condition_5628)) begin
            stripes_0_3_d1 = p_Result_2_reg_6271;
        end else if ((1'b1 == ap_condition_5624)) begin
            stripes_0_3_d1 = p_Result_1_1_reg_6484;
        end else if ((1'b1 == ap_condition_5621)) begin
            stripes_0_3_d1 = p_Result_s_reg_6239;
        end else if ((1'b1 == ap_condition_5617)) begin
            stripes_0_3_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_3_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_0_3_d1 = 'bx;
        end
    end else begin
        stripes_0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (trunc_ln122_reg_6150 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd3) & (trunc_ln122_fu_2241_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_3_we1 = 1'b1;
    end else begin
        stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_0_4_address0 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_0_4_address0 = zext_ln166_reg_7199;
        end else begin
            stripes_0_4_address0 = 'bx;
        end
    end else begin
        stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_0_4_address1 = zext_ln166_5_reg_7229;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_0_4_address1 = stripes_0_4_addr_7_reg_7135;
        end else if ((1'b1 == ap_condition_5712)) begin
            stripes_0_4_address1 = zext_ln122_7_fu_2855_p1;
        end else if ((1'b1 == ap_condition_5708)) begin
            stripes_0_4_address1 = stripes_0_4_addr_6_reg_7050;
        end else if ((1'b1 == ap_condition_5705)) begin
            stripes_0_4_address1 = zext_ln122_6_fu_2810_p1;
        end else if ((1'b1 == ap_condition_5701)) begin
            stripes_0_4_address1 = stripes_0_4_addr_5_reg_6968;
        end else if ((1'b1 == ap_condition_5698)) begin
            stripes_0_4_address1 = zext_ln122_5_fu_2778_p1;
        end else if ((1'b1 == ap_condition_5694)) begin
            stripes_0_4_address1 = stripes_0_4_addr_4_reg_6867;
        end else if ((1'b1 == ap_condition_5691)) begin
            stripes_0_4_address1 = zext_ln122_4_fu_2683_p1;
        end else if ((1'b1 == ap_condition_5687)) begin
            stripes_0_4_address1 = stripes_0_4_addr_3_reg_6765;
        end else if ((1'b1 == ap_condition_5684)) begin
            stripes_0_4_address1 = zext_ln122_3_fu_2611_p1;
        end else if ((1'b1 == ap_condition_5680)) begin
            stripes_0_4_address1 = stripes_0_4_addr_2_reg_6657;
        end else if ((1'b1 == ap_condition_5677)) begin
            stripes_0_4_address1 = zext_ln122_2_fu_2526_p1;
        end else if ((1'b1 == ap_condition_5673)) begin
            stripes_0_4_address1 = stripes_0_4_addr_1_reg_6424;
        end else if ((1'b1 == ap_condition_5670)) begin
            stripes_0_4_address1 = zext_ln122_1_fu_2383_p1;
        end else if ((1'b1 == ap_condition_5666)) begin
            stripes_0_4_address1 = stripes_0_4_addr_reg_6173;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_4_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_0_4_address1 = 'bx;
        end
    end else begin
        stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_0_4_ce0 = 1'b1;
    end else begin
        stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (trunc_ln122_reg_6150 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_4_ce1 = 1'b1;
    end else begin
        stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_0_4_d1 = p_Result_1_7_reg_6623;
        end else if ((1'b1 == ap_condition_5712)) begin
            stripes_0_4_d1 = p_Result_7_reg_6381;
        end else if ((1'b1 == ap_condition_5708)) begin
            stripes_0_4_d1 = p_Result_1_6_reg_6604;
        end else if ((1'b1 == ap_condition_5705)) begin
            stripes_0_4_d1 = p_Result_6_reg_6359;
        end else if ((1'b1 == ap_condition_5701)) begin
            stripes_0_4_d1 = p_Result_1_5_reg_6585;
        end else if ((1'b1 == ap_condition_5698)) begin
            stripes_0_4_d1 = p_Result_5_reg_6337;
        end else if ((1'b1 == ap_condition_5694)) begin
            stripes_0_4_d1 = p_Result_1_4_reg_6566;
        end else if ((1'b1 == ap_condition_5691)) begin
            stripes_0_4_d1 = p_Result_4_reg_6315;
        end else if ((1'b1 == ap_condition_5687)) begin
            stripes_0_4_d1 = p_Result_1_3_reg_6547;
        end else if ((1'b1 == ap_condition_5684)) begin
            stripes_0_4_d1 = p_Result_3_reg_6293;
        end else if ((1'b1 == ap_condition_5680)) begin
            stripes_0_4_d1 = p_Result_1_2_reg_6513;
        end else if ((1'b1 == ap_condition_5677)) begin
            stripes_0_4_d1 = p_Result_2_reg_6271;
        end else if ((1'b1 == ap_condition_5673)) begin
            stripes_0_4_d1 = p_Result_1_1_reg_6484;
        end else if ((1'b1 == ap_condition_5670)) begin
            stripes_0_4_d1 = p_Result_s_reg_6239;
        end else if ((1'b1 == ap_condition_5666)) begin
            stripes_0_4_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_4_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_0_4_d1 = 'bx;
        end
    end else begin
        stripes_0_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (trunc_ln122_reg_6150 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd4) & (trunc_ln122_fu_2241_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_4_we1 = 1'b1;
    end else begin
        stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
            stripes_0_5_address0 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16))) begin
            stripes_0_5_address0 = zext_ln166_reg_7199;
        end else begin
            stripes_0_5_address0 = 'bx;
        end
    end else begin
        stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16))) begin
        stripes_0_5_address1 = zext_ln166_5_reg_7229;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        stripes_0_5_address1 = stripes_0_5_addr_7_reg_7140;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)))) begin
        stripes_0_5_address1 = stripes_0_5_addr_6_reg_7055;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)))) begin
        stripes_0_5_address1 = stripes_0_5_addr_5_reg_6973;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)))) begin
        stripes_0_5_address1 = stripes_0_5_addr_4_reg_6872;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)))) begin
        stripes_0_5_address1 = stripes_0_5_addr_3_reg_6770;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)))) begin
        stripes_0_5_address1 = stripes_0_5_addr_2_reg_6662;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        stripes_0_5_address1 = stripes_0_5_addr_1_reg_6429;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        stripes_0_5_address1 = stripes_0_5_addr_reg_6178;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_0_5_address1 = zext_ln122_fu_2215_p1;
    end else begin
        stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        stripes_0_5_ce0 = 1'b1;
    end else begin
        stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_5_ce1 = 1'b1;
    end else begin
        stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            stripes_0_5_d1 = p_Result_1_7_reg_6623;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            stripes_0_5_d1 = p_Result_7_reg_6381;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
            stripes_0_5_d1 = p_Result_1_6_reg_6604;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            stripes_0_5_d1 = p_Result_6_reg_6359;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            stripes_0_5_d1 = p_Result_1_5_reg_6585;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_0_5_d1 = p_Result_5_reg_6337;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_0_5_d1 = p_Result_1_4_reg_6566;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_0_5_d1 = p_Result_4_reg_6315;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            stripes_0_5_d1 = p_Result_1_3_reg_6547;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            stripes_0_5_d1 = p_Result_3_reg_6293;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            stripes_0_5_d1 = p_Result_1_2_reg_6513;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            stripes_0_5_d1 = p_Result_2_reg_6271;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_0_5_d1 = p_Result_1_1_reg_6484;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            stripes_0_5_d1 = p_Result_s_reg_6239;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_0_5_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_5_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_0_5_d1 = 'bx;
        end
    end else begin
        stripes_0_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_4_reg_6543 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_4_reg_6543 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_3_reg_6509 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_3_reg_6509 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_reg_6150 == 2'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_1_fu_2245_p1 == 3'd0) & ~(trunc_ln122_1_fu_2245_p1 == 3'd1) & ~(trunc_ln122_1_fu_2245_p1 == 3'd2) & ~(trunc_ln122_1_fu_2245_p1 == 3'd3) & ~(trunc_ln122_1_fu_2245_p1 == 3'd4) & (1'b1 == ap_ce) & (trunc_ln122_fu_2241_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_5_we1 = 1'b1;
    end else begin
        stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_1_0_address0 = zext_ln166_reg_7199;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_1_0_address0 = zext_ln166_5_fu_2930_p1;
        end else begin
            stripes_1_0_address0 = 'bx;
        end
    end else begin
        stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_1_0_address1 = zext_ln166_9_fu_2943_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            stripes_1_0_address1 = zext_ln122_7_fu_2855_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            stripes_1_0_address1 = zext_ln122_6_fu_2810_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            stripes_1_0_address1 = zext_ln122_5_fu_2778_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            stripes_1_0_address1 = zext_ln122_4_fu_2683_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_1_0_address1 = zext_ln122_3_fu_2611_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            stripes_1_0_address1 = zext_ln122_2_fu_2526_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_1_0_address1 = zext_ln122_1_fu_2383_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_0_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_1_0_address1 = 'bx;
        end
    end else begin
        stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_1_0_ce0 = 1'b1;
    end else begin
        stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_0_ce1 = 1'b1;
    end else begin
        stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            stripes_1_0_d1 = p_Result_7_reg_6381;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            stripes_1_0_d1 = p_Result_6_reg_6359;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            stripes_1_0_d1 = p_Result_5_reg_6337;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            stripes_1_0_d1 = p_Result_4_reg_6315;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_1_0_d1 = p_Result_3_reg_6293;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            stripes_1_0_d1 = p_Result_2_reg_6271;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_1_0_d1 = p_Result_s_reg_6239;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_0_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_1_0_d1 = 'bx;
        end
    end else begin
        stripes_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd0) & (trunc_ln122_fu_2241_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_0_we1 = 1'b1;
    end else begin
        stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_1_1_address0 = zext_ln166_reg_7199;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_1_1_address0 = zext_ln166_5_reg_7229;
        end else begin
            stripes_1_1_address0 = 'bx;
        end
    end else begin
        stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_1_1_address1 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_1_1_address1 = stripes_1_1_addr_7_reg_7145;
        end else if ((1'b1 == ap_condition_5775)) begin
            stripes_1_1_address1 = zext_ln122_7_fu_2855_p1;
        end else if ((1'b1 == ap_condition_5771)) begin
            stripes_1_1_address1 = stripes_1_1_addr_6_reg_7060;
        end else if ((1'b1 == ap_condition_5767)) begin
            stripes_1_1_address1 = zext_ln122_6_fu_2810_p1;
        end else if ((1'b1 == ap_condition_5763)) begin
            stripes_1_1_address1 = stripes_1_1_addr_5_reg_6978;
        end else if ((1'b1 == ap_condition_5759)) begin
            stripes_1_1_address1 = zext_ln122_5_fu_2778_p1;
        end else if ((1'b1 == ap_condition_5755)) begin
            stripes_1_1_address1 = stripes_1_1_addr_4_reg_6877;
        end else if ((1'b1 == ap_condition_5751)) begin
            stripes_1_1_address1 = zext_ln122_4_fu_2683_p1;
        end else if ((1'b1 == ap_condition_5747)) begin
            stripes_1_1_address1 = stripes_1_1_addr_3_reg_6775;
        end else if ((1'b1 == ap_condition_5743)) begin
            stripes_1_1_address1 = zext_ln122_3_fu_2611_p1;
        end else if ((1'b1 == ap_condition_5739)) begin
            stripes_1_1_address1 = stripes_1_1_addr_2_reg_6667;
        end else if ((1'b1 == ap_condition_5735)) begin
            stripes_1_1_address1 = zext_ln122_2_fu_2526_p1;
        end else if ((1'b1 == ap_condition_5731)) begin
            stripes_1_1_address1 = stripes_1_1_addr_1_reg_6434;
        end else if ((1'b1 == ap_condition_5727)) begin
            stripes_1_1_address1 = zext_ln122_1_fu_2383_p1;
        end else if ((1'b1 == ap_condition_5723)) begin
            stripes_1_1_address1 = stripes_1_1_addr_reg_6183;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_1_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_1_1_address1 = 'bx;
        end
    end else begin
        stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_1_1_ce0 = 1'b1;
    end else begin
        stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (trunc_ln122_reg_6150 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_1_ce1 = 1'b1;
    end else begin
        stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_1_1_d1 = p_Result_1_7_reg_6623;
        end else if ((1'b1 == ap_condition_5775)) begin
            stripes_1_1_d1 = p_Result_7_reg_6381;
        end else if ((1'b1 == ap_condition_5771)) begin
            stripes_1_1_d1 = p_Result_1_6_reg_6604;
        end else if ((1'b1 == ap_condition_5767)) begin
            stripes_1_1_d1 = p_Result_6_reg_6359;
        end else if ((1'b1 == ap_condition_5763)) begin
            stripes_1_1_d1 = p_Result_1_5_reg_6585;
        end else if ((1'b1 == ap_condition_5759)) begin
            stripes_1_1_d1 = p_Result_5_reg_6337;
        end else if ((1'b1 == ap_condition_5755)) begin
            stripes_1_1_d1 = p_Result_1_4_reg_6566;
        end else if ((1'b1 == ap_condition_5751)) begin
            stripes_1_1_d1 = p_Result_4_reg_6315;
        end else if ((1'b1 == ap_condition_5747)) begin
            stripes_1_1_d1 = p_Result_1_3_reg_6547;
        end else if ((1'b1 == ap_condition_5743)) begin
            stripes_1_1_d1 = p_Result_3_reg_6293;
        end else if ((1'b1 == ap_condition_5739)) begin
            stripes_1_1_d1 = p_Result_1_2_reg_6513;
        end else if ((1'b1 == ap_condition_5735)) begin
            stripes_1_1_d1 = p_Result_2_reg_6271;
        end else if ((1'b1 == ap_condition_5731)) begin
            stripes_1_1_d1 = p_Result_1_1_reg_6484;
        end else if ((1'b1 == ap_condition_5727)) begin
            stripes_1_1_d1 = p_Result_s_reg_6239;
        end else if ((1'b1 == ap_condition_5723)) begin
            stripes_1_1_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_1_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_1_1_d1 = 'bx;
        end
    end else begin
        stripes_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (trunc_ln122_reg_6150 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd1) & (trunc_ln122_fu_2241_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_1_we1 = 1'b1;
    end else begin
        stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_1_2_address0 = zext_ln166_reg_7199;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_1_2_address0 = zext_ln166_5_reg_7229;
        end else begin
            stripes_1_2_address0 = 'bx;
        end
    end else begin
        stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_1_2_address1 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_1_2_address1 = stripes_1_2_addr_7_reg_7150;
        end else if ((1'b1 == ap_condition_5817)) begin
            stripes_1_2_address1 = zext_ln122_7_fu_2855_p1;
        end else if ((1'b1 == ap_condition_5814)) begin
            stripes_1_2_address1 = stripes_1_2_addr_6_reg_7065;
        end else if ((1'b1 == ap_condition_5811)) begin
            stripes_1_2_address1 = zext_ln122_6_fu_2810_p1;
        end else if ((1'b1 == ap_condition_5808)) begin
            stripes_1_2_address1 = stripes_1_2_addr_5_reg_6983;
        end else if ((1'b1 == ap_condition_5805)) begin
            stripes_1_2_address1 = zext_ln122_5_fu_2778_p1;
        end else if ((1'b1 == ap_condition_5802)) begin
            stripes_1_2_address1 = stripes_1_2_addr_4_reg_6882;
        end else if ((1'b1 == ap_condition_5799)) begin
            stripes_1_2_address1 = zext_ln122_4_fu_2683_p1;
        end else if ((1'b1 == ap_condition_5796)) begin
            stripes_1_2_address1 = stripes_1_2_addr_3_reg_6780;
        end else if ((1'b1 == ap_condition_5793)) begin
            stripes_1_2_address1 = zext_ln122_3_fu_2611_p1;
        end else if ((1'b1 == ap_condition_5790)) begin
            stripes_1_2_address1 = stripes_1_2_addr_2_reg_6672;
        end else if ((1'b1 == ap_condition_5787)) begin
            stripes_1_2_address1 = zext_ln122_2_fu_2526_p1;
        end else if ((1'b1 == ap_condition_5784)) begin
            stripes_1_2_address1 = stripes_1_2_addr_1_reg_6439;
        end else if ((1'b1 == ap_condition_5781)) begin
            stripes_1_2_address1 = zext_ln122_1_fu_2383_p1;
        end else if ((1'b1 == ap_condition_5778)) begin
            stripes_1_2_address1 = stripes_1_2_addr_reg_6188;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_2_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_1_2_address1 = 'bx;
        end
    end else begin
        stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_1_2_ce0 = 1'b1;
    end else begin
        stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (trunc_ln122_reg_6150 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_2_ce1 = 1'b1;
    end else begin
        stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_1_2_d1 = p_Result_1_7_reg_6623;
        end else if ((1'b1 == ap_condition_5817)) begin
            stripes_1_2_d1 = p_Result_7_reg_6381;
        end else if ((1'b1 == ap_condition_5814)) begin
            stripes_1_2_d1 = p_Result_1_6_reg_6604;
        end else if ((1'b1 == ap_condition_5811)) begin
            stripes_1_2_d1 = p_Result_6_reg_6359;
        end else if ((1'b1 == ap_condition_5808)) begin
            stripes_1_2_d1 = p_Result_1_5_reg_6585;
        end else if ((1'b1 == ap_condition_5805)) begin
            stripes_1_2_d1 = p_Result_5_reg_6337;
        end else if ((1'b1 == ap_condition_5802)) begin
            stripes_1_2_d1 = p_Result_1_4_reg_6566;
        end else if ((1'b1 == ap_condition_5799)) begin
            stripes_1_2_d1 = p_Result_4_reg_6315;
        end else if ((1'b1 == ap_condition_5796)) begin
            stripes_1_2_d1 = p_Result_1_3_reg_6547;
        end else if ((1'b1 == ap_condition_5793)) begin
            stripes_1_2_d1 = p_Result_3_reg_6293;
        end else if ((1'b1 == ap_condition_5790)) begin
            stripes_1_2_d1 = p_Result_1_2_reg_6513;
        end else if ((1'b1 == ap_condition_5787)) begin
            stripes_1_2_d1 = p_Result_2_reg_6271;
        end else if ((1'b1 == ap_condition_5784)) begin
            stripes_1_2_d1 = p_Result_1_1_reg_6484;
        end else if ((1'b1 == ap_condition_5781)) begin
            stripes_1_2_d1 = p_Result_s_reg_6239;
        end else if ((1'b1 == ap_condition_5778)) begin
            stripes_1_2_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_2_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_1_2_d1 = 'bx;
        end
    end else begin
        stripes_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (trunc_ln122_reg_6150 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd2) & (trunc_ln122_fu_2241_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_2_we1 = 1'b1;
    end else begin
        stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_1_3_address0 = zext_ln166_reg_7199;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_1_3_address0 = zext_ln166_5_reg_7229;
        end else begin
            stripes_1_3_address0 = 'bx;
        end
    end else begin
        stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_1_3_address1 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_1_3_address1 = stripes_1_3_addr_7_reg_7155;
        end else if ((1'b1 == ap_condition_5859)) begin
            stripes_1_3_address1 = zext_ln122_7_fu_2855_p1;
        end else if ((1'b1 == ap_condition_5856)) begin
            stripes_1_3_address1 = stripes_1_3_addr_6_reg_7070;
        end else if ((1'b1 == ap_condition_5853)) begin
            stripes_1_3_address1 = zext_ln122_6_fu_2810_p1;
        end else if ((1'b1 == ap_condition_5850)) begin
            stripes_1_3_address1 = stripes_1_3_addr_5_reg_6988;
        end else if ((1'b1 == ap_condition_5847)) begin
            stripes_1_3_address1 = zext_ln122_5_fu_2778_p1;
        end else if ((1'b1 == ap_condition_5844)) begin
            stripes_1_3_address1 = stripes_1_3_addr_4_reg_6887;
        end else if ((1'b1 == ap_condition_5841)) begin
            stripes_1_3_address1 = zext_ln122_4_fu_2683_p1;
        end else if ((1'b1 == ap_condition_5838)) begin
            stripes_1_3_address1 = stripes_1_3_addr_3_reg_6785;
        end else if ((1'b1 == ap_condition_5835)) begin
            stripes_1_3_address1 = zext_ln122_3_fu_2611_p1;
        end else if ((1'b1 == ap_condition_5832)) begin
            stripes_1_3_address1 = stripes_1_3_addr_2_reg_6677;
        end else if ((1'b1 == ap_condition_5829)) begin
            stripes_1_3_address1 = zext_ln122_2_fu_2526_p1;
        end else if ((1'b1 == ap_condition_5826)) begin
            stripes_1_3_address1 = stripes_1_3_addr_1_reg_6444;
        end else if ((1'b1 == ap_condition_5823)) begin
            stripes_1_3_address1 = zext_ln122_1_fu_2383_p1;
        end else if ((1'b1 == ap_condition_5820)) begin
            stripes_1_3_address1 = stripes_1_3_addr_reg_6193;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_3_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_1_3_address1 = 'bx;
        end
    end else begin
        stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_1_3_ce0 = 1'b1;
    end else begin
        stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (trunc_ln122_reg_6150 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_3_ce1 = 1'b1;
    end else begin
        stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_1_3_d1 = p_Result_1_7_reg_6623;
        end else if ((1'b1 == ap_condition_5859)) begin
            stripes_1_3_d1 = p_Result_7_reg_6381;
        end else if ((1'b1 == ap_condition_5856)) begin
            stripes_1_3_d1 = p_Result_1_6_reg_6604;
        end else if ((1'b1 == ap_condition_5853)) begin
            stripes_1_3_d1 = p_Result_6_reg_6359;
        end else if ((1'b1 == ap_condition_5850)) begin
            stripes_1_3_d1 = p_Result_1_5_reg_6585;
        end else if ((1'b1 == ap_condition_5847)) begin
            stripes_1_3_d1 = p_Result_5_reg_6337;
        end else if ((1'b1 == ap_condition_5844)) begin
            stripes_1_3_d1 = p_Result_1_4_reg_6566;
        end else if ((1'b1 == ap_condition_5841)) begin
            stripes_1_3_d1 = p_Result_4_reg_6315;
        end else if ((1'b1 == ap_condition_5838)) begin
            stripes_1_3_d1 = p_Result_1_3_reg_6547;
        end else if ((1'b1 == ap_condition_5835)) begin
            stripes_1_3_d1 = p_Result_3_reg_6293;
        end else if ((1'b1 == ap_condition_5832)) begin
            stripes_1_3_d1 = p_Result_1_2_reg_6513;
        end else if ((1'b1 == ap_condition_5829)) begin
            stripes_1_3_d1 = p_Result_2_reg_6271;
        end else if ((1'b1 == ap_condition_5826)) begin
            stripes_1_3_d1 = p_Result_1_1_reg_6484;
        end else if ((1'b1 == ap_condition_5823)) begin
            stripes_1_3_d1 = p_Result_s_reg_6239;
        end else if ((1'b1 == ap_condition_5820)) begin
            stripes_1_3_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_3_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_1_3_d1 = 'bx;
        end
    end else begin
        stripes_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (trunc_ln122_reg_6150 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd3) & (trunc_ln122_fu_2241_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_3_we1 = 1'b1;
    end else begin
        stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_1_4_address0 = zext_ln166_reg_7199;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_1_4_address0 = zext_ln166_5_reg_7229;
        end else begin
            stripes_1_4_address0 = 'bx;
        end
    end else begin
        stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_1_4_address1 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_1_4_address1 = stripes_1_4_addr_7_reg_7160;
        end else if ((1'b1 == ap_condition_5901)) begin
            stripes_1_4_address1 = zext_ln122_7_fu_2855_p1;
        end else if ((1'b1 == ap_condition_5898)) begin
            stripes_1_4_address1 = stripes_1_4_addr_6_reg_7075;
        end else if ((1'b1 == ap_condition_5895)) begin
            stripes_1_4_address1 = zext_ln122_6_fu_2810_p1;
        end else if ((1'b1 == ap_condition_5892)) begin
            stripes_1_4_address1 = stripes_1_4_addr_5_reg_6993;
        end else if ((1'b1 == ap_condition_5889)) begin
            stripes_1_4_address1 = zext_ln122_5_fu_2778_p1;
        end else if ((1'b1 == ap_condition_5886)) begin
            stripes_1_4_address1 = stripes_1_4_addr_4_reg_6892;
        end else if ((1'b1 == ap_condition_5883)) begin
            stripes_1_4_address1 = zext_ln122_4_fu_2683_p1;
        end else if ((1'b1 == ap_condition_5880)) begin
            stripes_1_4_address1 = stripes_1_4_addr_3_reg_6790;
        end else if ((1'b1 == ap_condition_5877)) begin
            stripes_1_4_address1 = zext_ln122_3_fu_2611_p1;
        end else if ((1'b1 == ap_condition_5874)) begin
            stripes_1_4_address1 = stripes_1_4_addr_2_reg_6682;
        end else if ((1'b1 == ap_condition_5871)) begin
            stripes_1_4_address1 = zext_ln122_2_fu_2526_p1;
        end else if ((1'b1 == ap_condition_5868)) begin
            stripes_1_4_address1 = stripes_1_4_addr_1_reg_6449;
        end else if ((1'b1 == ap_condition_5865)) begin
            stripes_1_4_address1 = zext_ln122_1_fu_2383_p1;
        end else if ((1'b1 == ap_condition_5862)) begin
            stripes_1_4_address1 = stripes_1_4_addr_reg_6198;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_4_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_1_4_address1 = 'bx;
        end
    end else begin
        stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_1_4_ce0 = 1'b1;
    end else begin
        stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (trunc_ln122_reg_6150 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_4_ce1 = 1'b1;
    end else begin
        stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_1_4_d1 = p_Result_1_7_reg_6623;
        end else if ((1'b1 == ap_condition_5901)) begin
            stripes_1_4_d1 = p_Result_7_reg_6381;
        end else if ((1'b1 == ap_condition_5898)) begin
            stripes_1_4_d1 = p_Result_1_6_reg_6604;
        end else if ((1'b1 == ap_condition_5895)) begin
            stripes_1_4_d1 = p_Result_6_reg_6359;
        end else if ((1'b1 == ap_condition_5892)) begin
            stripes_1_4_d1 = p_Result_1_5_reg_6585;
        end else if ((1'b1 == ap_condition_5889)) begin
            stripes_1_4_d1 = p_Result_5_reg_6337;
        end else if ((1'b1 == ap_condition_5886)) begin
            stripes_1_4_d1 = p_Result_1_4_reg_6566;
        end else if ((1'b1 == ap_condition_5883)) begin
            stripes_1_4_d1 = p_Result_4_reg_6315;
        end else if ((1'b1 == ap_condition_5880)) begin
            stripes_1_4_d1 = p_Result_1_3_reg_6547;
        end else if ((1'b1 == ap_condition_5877)) begin
            stripes_1_4_d1 = p_Result_3_reg_6293;
        end else if ((1'b1 == ap_condition_5874)) begin
            stripes_1_4_d1 = p_Result_1_2_reg_6513;
        end else if ((1'b1 == ap_condition_5871)) begin
            stripes_1_4_d1 = p_Result_2_reg_6271;
        end else if ((1'b1 == ap_condition_5868)) begin
            stripes_1_4_d1 = p_Result_1_1_reg_6484;
        end else if ((1'b1 == ap_condition_5865)) begin
            stripes_1_4_d1 = p_Result_s_reg_6239;
        end else if ((1'b1 == ap_condition_5862)) begin
            stripes_1_4_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_4_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_1_4_d1 = 'bx;
        end
    end else begin
        stripes_1_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (trunc_ln122_reg_6150 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd4) & (trunc_ln122_fu_2241_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_4_we1 = 1'b1;
    end else begin
        stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
            stripes_1_5_address0 = zext_ln166_reg_7199;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16))) begin
            stripes_1_5_address0 = zext_ln166_5_reg_7229;
        end else begin
            stripes_1_5_address0 = 'bx;
        end
    end else begin
        stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16))) begin
        stripes_1_5_address1 = zext_ln166_9_reg_7263;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        stripes_1_5_address1 = stripes_1_5_addr_7_reg_7165;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)))) begin
        stripes_1_5_address1 = stripes_1_5_addr_6_reg_7080;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)))) begin
        stripes_1_5_address1 = stripes_1_5_addr_5_reg_6998;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)))) begin
        stripes_1_5_address1 = stripes_1_5_addr_4_reg_6897;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)))) begin
        stripes_1_5_address1 = stripes_1_5_addr_3_reg_6795;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)))) begin
        stripes_1_5_address1 = stripes_1_5_addr_2_reg_6687;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        stripes_1_5_address1 = stripes_1_5_addr_1_reg_6454;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        stripes_1_5_address1 = stripes_1_5_addr_reg_6203;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_1_5_address1 = zext_ln122_fu_2215_p1;
    end else begin
        stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        stripes_1_5_ce0 = 1'b1;
    end else begin
        stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_5_ce1 = 1'b1;
    end else begin
        stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            stripes_1_5_d1 = p_Result_1_7_reg_6623;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            stripes_1_5_d1 = p_Result_7_reg_6381;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
            stripes_1_5_d1 = p_Result_1_6_reg_6604;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            stripes_1_5_d1 = p_Result_6_reg_6359;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            stripes_1_5_d1 = p_Result_1_5_reg_6585;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_1_5_d1 = p_Result_5_reg_6337;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_1_5_d1 = p_Result_1_4_reg_6566;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_1_5_d1 = p_Result_4_reg_6315;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            stripes_1_5_d1 = p_Result_1_3_reg_6547;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            stripes_1_5_d1 = p_Result_3_reg_6293;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            stripes_1_5_d1 = p_Result_1_2_reg_6513;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            stripes_1_5_d1 = p_Result_2_reg_6271;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_1_5_d1 = p_Result_1_1_reg_6484;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            stripes_1_5_d1 = p_Result_s_reg_6239;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_1_5_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_5_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_1_5_d1 = 'bx;
        end
    end else begin
        stripes_1_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_5_reg_6729 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_4_reg_6543 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_4_reg_6543 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_3_reg_6509 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_3_reg_6509 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_2_reg_6261 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (trunc_ln122_8_reg_6939 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (trunc_ln122_7_reg_6842 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (trunc_ln122_6_reg_6832 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | (~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_reg_6150 == 2'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_1_fu_2245_p1 == 3'd0) & ~(trunc_ln122_1_fu_2245_p1 == 3'd1) & ~(trunc_ln122_1_fu_2245_p1 == 3'd2) & ~(trunc_ln122_1_fu_2245_p1 == 3'd3) & ~(trunc_ln122_1_fu_2245_p1 == 3'd4) & (1'b1 == ap_ce) & (trunc_ln122_fu_2241_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_5_we1 = 1'b1;
    end else begin
        stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_2_0_address0 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_2_0_address0 = zext_ln166_fu_2918_p1;
        end else begin
            stripes_2_0_address0 = 'bx;
        end
    end else begin
        stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_2_0_address1 = zext_ln166_5_fu_2930_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            stripes_2_0_address1 = zext_ln122_7_fu_2855_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            stripes_2_0_address1 = zext_ln122_6_fu_2810_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            stripes_2_0_address1 = zext_ln122_5_fu_2778_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            stripes_2_0_address1 = zext_ln122_4_fu_2683_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_2_0_address1 = zext_ln122_3_fu_2611_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            stripes_2_0_address1 = zext_ln122_2_fu_2526_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_2_0_address1 = zext_ln122_1_fu_2383_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_0_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_2_0_address1 = 'bx;
        end
    end else begin
        stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_2_0_ce0 = 1'b1;
    end else begin
        stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_0_ce1 = 1'b1;
    end else begin
        stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            stripes_2_0_d1 = p_Result_7_reg_6381;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            stripes_2_0_d1 = p_Result_6_reg_6359;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            stripes_2_0_d1 = p_Result_5_reg_6337;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            stripes_2_0_d1 = p_Result_4_reg_6315;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_2_0_d1 = p_Result_3_reg_6293;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            stripes_2_0_d1 = p_Result_2_reg_6271;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_2_0_d1 = p_Result_s_reg_6239;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_0_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_2_0_d1 = 'bx;
        end
    end else begin
        stripes_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_fu_2241_p1 == 2'd0) & ~(trunc_ln122_fu_2241_p1 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_0_we1 = 1'b1;
    end else begin
        stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_2_1_address0 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_2_1_address0 = zext_ln166_reg_7199;
        end else begin
            stripes_2_1_address0 = 'bx;
        end
    end else begin
        stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_2_1_address1 = zext_ln166_5_reg_7229;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_2_1_address1 = stripes_2_1_addr_7_reg_7170;
        end else if ((1'b1 == ap_condition_5957)) begin
            stripes_2_1_address1 = zext_ln122_7_fu_2855_p1;
        end else if ((1'b1 == ap_condition_5953)) begin
            stripes_2_1_address1 = stripes_2_1_addr_6_reg_7085;
        end else if ((1'b1 == ap_condition_5949)) begin
            stripes_2_1_address1 = zext_ln122_6_fu_2810_p1;
        end else if ((1'b1 == ap_condition_5945)) begin
            stripes_2_1_address1 = stripes_2_1_addr_5_reg_7003;
        end else if ((1'b1 == ap_condition_5941)) begin
            stripes_2_1_address1 = zext_ln122_5_fu_2778_p1;
        end else if ((1'b1 == ap_condition_5937)) begin
            stripes_2_1_address1 = stripes_2_1_addr_4_reg_6902;
        end else if ((1'b1 == ap_condition_5933)) begin
            stripes_2_1_address1 = zext_ln122_4_fu_2683_p1;
        end else if ((1'b1 == ap_condition_5929)) begin
            stripes_2_1_address1 = stripes_2_1_addr_3_reg_6800;
        end else if ((1'b1 == ap_condition_5925)) begin
            stripes_2_1_address1 = zext_ln122_3_fu_2611_p1;
        end else if ((1'b1 == ap_condition_5921)) begin
            stripes_2_1_address1 = stripes_2_1_addr_2_reg_6692;
        end else if ((1'b1 == ap_condition_5917)) begin
            stripes_2_1_address1 = zext_ln122_2_fu_2526_p1;
        end else if ((1'b1 == ap_condition_5913)) begin
            stripes_2_1_address1 = stripes_2_1_addr_1_reg_6459;
        end else if ((1'b1 == ap_condition_5909)) begin
            stripes_2_1_address1 = zext_ln122_1_fu_2383_p1;
        end else if ((1'b1 == ap_condition_5905)) begin
            stripes_2_1_address1 = stripes_2_1_addr_reg_6208;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_1_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_2_1_address1 = 'bx;
        end
    end else begin
        stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_2_1_ce0 = 1'b1;
    end else begin
        stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_reg_6150 == 2'd0) & ~(trunc_ln122_reg_6150 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_1_ce1 = 1'b1;
    end else begin
        stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_2_1_d1 = p_Result_1_7_reg_6623;
        end else if ((1'b1 == ap_condition_5957)) begin
            stripes_2_1_d1 = p_Result_7_reg_6381;
        end else if ((1'b1 == ap_condition_5953)) begin
            stripes_2_1_d1 = p_Result_1_6_reg_6604;
        end else if ((1'b1 == ap_condition_5949)) begin
            stripes_2_1_d1 = p_Result_6_reg_6359;
        end else if ((1'b1 == ap_condition_5945)) begin
            stripes_2_1_d1 = p_Result_1_5_reg_6585;
        end else if ((1'b1 == ap_condition_5941)) begin
            stripes_2_1_d1 = p_Result_5_reg_6337;
        end else if ((1'b1 == ap_condition_5937)) begin
            stripes_2_1_d1 = p_Result_1_4_reg_6566;
        end else if ((1'b1 == ap_condition_5933)) begin
            stripes_2_1_d1 = p_Result_4_reg_6315;
        end else if ((1'b1 == ap_condition_5929)) begin
            stripes_2_1_d1 = p_Result_1_3_reg_6547;
        end else if ((1'b1 == ap_condition_5925)) begin
            stripes_2_1_d1 = p_Result_3_reg_6293;
        end else if ((1'b1 == ap_condition_5921)) begin
            stripes_2_1_d1 = p_Result_1_2_reg_6513;
        end else if ((1'b1 == ap_condition_5917)) begin
            stripes_2_1_d1 = p_Result_2_reg_6271;
        end else if ((1'b1 == ap_condition_5913)) begin
            stripes_2_1_d1 = p_Result_1_1_reg_6484;
        end else if ((1'b1 == ap_condition_5909)) begin
            stripes_2_1_d1 = p_Result_s_reg_6239;
        end else if ((1'b1 == ap_condition_5905)) begin
            stripes_2_1_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_1_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_2_1_d1 = 'bx;
        end
    end else begin
        stripes_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_reg_6150 == 2'd0) & ~(trunc_ln122_reg_6150 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_fu_2241_p1 == 2'd0) & ~(trunc_ln122_fu_2241_p1 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_1_we1 = 1'b1;
    end else begin
        stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_2_2_address0 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_2_2_address0 = zext_ln166_reg_7199;
        end else begin
            stripes_2_2_address0 = 'bx;
        end
    end else begin
        stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_2_2_address1 = zext_ln166_5_reg_7229;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_2_2_address1 = stripes_2_2_addr_7_reg_7175;
        end else if ((1'b1 == ap_condition_6013)) begin
            stripes_2_2_address1 = zext_ln122_7_fu_2855_p1;
        end else if ((1'b1 == ap_condition_6009)) begin
            stripes_2_2_address1 = stripes_2_2_addr_6_reg_7090;
        end else if ((1'b1 == ap_condition_6005)) begin
            stripes_2_2_address1 = zext_ln122_6_fu_2810_p1;
        end else if ((1'b1 == ap_condition_6001)) begin
            stripes_2_2_address1 = stripes_2_2_addr_5_reg_7008;
        end else if ((1'b1 == ap_condition_5997)) begin
            stripes_2_2_address1 = zext_ln122_5_fu_2778_p1;
        end else if ((1'b1 == ap_condition_5993)) begin
            stripes_2_2_address1 = stripes_2_2_addr_4_reg_6907;
        end else if ((1'b1 == ap_condition_5989)) begin
            stripes_2_2_address1 = zext_ln122_4_fu_2683_p1;
        end else if ((1'b1 == ap_condition_5985)) begin
            stripes_2_2_address1 = stripes_2_2_addr_3_reg_6805;
        end else if ((1'b1 == ap_condition_5981)) begin
            stripes_2_2_address1 = zext_ln122_3_fu_2611_p1;
        end else if ((1'b1 == ap_condition_5977)) begin
            stripes_2_2_address1 = stripes_2_2_addr_2_reg_6697;
        end else if ((1'b1 == ap_condition_5973)) begin
            stripes_2_2_address1 = zext_ln122_2_fu_2526_p1;
        end else if ((1'b1 == ap_condition_5969)) begin
            stripes_2_2_address1 = stripes_2_2_addr_1_reg_6464;
        end else if ((1'b1 == ap_condition_5965)) begin
            stripes_2_2_address1 = zext_ln122_1_fu_2383_p1;
        end else if ((1'b1 == ap_condition_5961)) begin
            stripes_2_2_address1 = stripes_2_2_addr_reg_6213;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_2_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_2_2_address1 = 'bx;
        end
    end else begin
        stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_2_2_ce0 = 1'b1;
    end else begin
        stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_reg_6150 == 2'd0) & ~(trunc_ln122_reg_6150 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_2_ce1 = 1'b1;
    end else begin
        stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_2_2_d1 = p_Result_1_7_reg_6623;
        end else if ((1'b1 == ap_condition_6013)) begin
            stripes_2_2_d1 = p_Result_7_reg_6381;
        end else if ((1'b1 == ap_condition_6009)) begin
            stripes_2_2_d1 = p_Result_1_6_reg_6604;
        end else if ((1'b1 == ap_condition_6005)) begin
            stripes_2_2_d1 = p_Result_6_reg_6359;
        end else if ((1'b1 == ap_condition_6001)) begin
            stripes_2_2_d1 = p_Result_1_5_reg_6585;
        end else if ((1'b1 == ap_condition_5997)) begin
            stripes_2_2_d1 = p_Result_5_reg_6337;
        end else if ((1'b1 == ap_condition_5993)) begin
            stripes_2_2_d1 = p_Result_1_4_reg_6566;
        end else if ((1'b1 == ap_condition_5989)) begin
            stripes_2_2_d1 = p_Result_4_reg_6315;
        end else if ((1'b1 == ap_condition_5985)) begin
            stripes_2_2_d1 = p_Result_1_3_reg_6547;
        end else if ((1'b1 == ap_condition_5981)) begin
            stripes_2_2_d1 = p_Result_3_reg_6293;
        end else if ((1'b1 == ap_condition_5977)) begin
            stripes_2_2_d1 = p_Result_1_2_reg_6513;
        end else if ((1'b1 == ap_condition_5973)) begin
            stripes_2_2_d1 = p_Result_2_reg_6271;
        end else if ((1'b1 == ap_condition_5969)) begin
            stripes_2_2_d1 = p_Result_1_1_reg_6484;
        end else if ((1'b1 == ap_condition_5965)) begin
            stripes_2_2_d1 = p_Result_s_reg_6239;
        end else if ((1'b1 == ap_condition_5961)) begin
            stripes_2_2_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_2_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_2_2_d1 = 'bx;
        end
    end else begin
        stripes_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_reg_6150 == 2'd0) & ~(trunc_ln122_reg_6150 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_fu_2241_p1 == 2'd0) & ~(trunc_ln122_fu_2241_p1 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_2_we1 = 1'b1;
    end else begin
        stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_2_3_address0 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_2_3_address0 = zext_ln166_reg_7199;
        end else begin
            stripes_2_3_address0 = 'bx;
        end
    end else begin
        stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_2_3_address1 = zext_ln166_5_reg_7229;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_2_3_address1 = stripes_2_3_addr_7_reg_7180;
        end else if ((1'b1 == ap_condition_6069)) begin
            stripes_2_3_address1 = zext_ln122_7_fu_2855_p1;
        end else if ((1'b1 == ap_condition_6065)) begin
            stripes_2_3_address1 = stripes_2_3_addr_6_reg_7095;
        end else if ((1'b1 == ap_condition_6061)) begin
            stripes_2_3_address1 = zext_ln122_6_fu_2810_p1;
        end else if ((1'b1 == ap_condition_6057)) begin
            stripes_2_3_address1 = stripes_2_3_addr_5_reg_7013;
        end else if ((1'b1 == ap_condition_6053)) begin
            stripes_2_3_address1 = zext_ln122_5_fu_2778_p1;
        end else if ((1'b1 == ap_condition_6049)) begin
            stripes_2_3_address1 = stripes_2_3_addr_4_reg_6912;
        end else if ((1'b1 == ap_condition_6045)) begin
            stripes_2_3_address1 = zext_ln122_4_fu_2683_p1;
        end else if ((1'b1 == ap_condition_6041)) begin
            stripes_2_3_address1 = stripes_2_3_addr_3_reg_6810;
        end else if ((1'b1 == ap_condition_6037)) begin
            stripes_2_3_address1 = zext_ln122_3_fu_2611_p1;
        end else if ((1'b1 == ap_condition_6033)) begin
            stripes_2_3_address1 = stripes_2_3_addr_2_reg_6702;
        end else if ((1'b1 == ap_condition_6029)) begin
            stripes_2_3_address1 = zext_ln122_2_fu_2526_p1;
        end else if ((1'b1 == ap_condition_6025)) begin
            stripes_2_3_address1 = stripes_2_3_addr_1_reg_6469;
        end else if ((1'b1 == ap_condition_6021)) begin
            stripes_2_3_address1 = zext_ln122_1_fu_2383_p1;
        end else if ((1'b1 == ap_condition_6017)) begin
            stripes_2_3_address1 = stripes_2_3_addr_reg_6218;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_3_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_2_3_address1 = 'bx;
        end
    end else begin
        stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_2_3_ce0 = 1'b1;
    end else begin
        stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_reg_6150 == 2'd0) & ~(trunc_ln122_reg_6150 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_3_ce1 = 1'b1;
    end else begin
        stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_2_3_d1 = p_Result_1_7_reg_6623;
        end else if ((1'b1 == ap_condition_6069)) begin
            stripes_2_3_d1 = p_Result_7_reg_6381;
        end else if ((1'b1 == ap_condition_6065)) begin
            stripes_2_3_d1 = p_Result_1_6_reg_6604;
        end else if ((1'b1 == ap_condition_6061)) begin
            stripes_2_3_d1 = p_Result_6_reg_6359;
        end else if ((1'b1 == ap_condition_6057)) begin
            stripes_2_3_d1 = p_Result_1_5_reg_6585;
        end else if ((1'b1 == ap_condition_6053)) begin
            stripes_2_3_d1 = p_Result_5_reg_6337;
        end else if ((1'b1 == ap_condition_6049)) begin
            stripes_2_3_d1 = p_Result_1_4_reg_6566;
        end else if ((1'b1 == ap_condition_6045)) begin
            stripes_2_3_d1 = p_Result_4_reg_6315;
        end else if ((1'b1 == ap_condition_6041)) begin
            stripes_2_3_d1 = p_Result_1_3_reg_6547;
        end else if ((1'b1 == ap_condition_6037)) begin
            stripes_2_3_d1 = p_Result_3_reg_6293;
        end else if ((1'b1 == ap_condition_6033)) begin
            stripes_2_3_d1 = p_Result_1_2_reg_6513;
        end else if ((1'b1 == ap_condition_6029)) begin
            stripes_2_3_d1 = p_Result_2_reg_6271;
        end else if ((1'b1 == ap_condition_6025)) begin
            stripes_2_3_d1 = p_Result_1_1_reg_6484;
        end else if ((1'b1 == ap_condition_6021)) begin
            stripes_2_3_d1 = p_Result_s_reg_6239;
        end else if ((1'b1 == ap_condition_6017)) begin
            stripes_2_3_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_3_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_2_3_d1 = 'bx;
        end
    end else begin
        stripes_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_reg_6150 == 2'd0) & ~(trunc_ln122_reg_6150 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_fu_2241_p1 == 2'd0) & ~(trunc_ln122_fu_2241_p1 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_3_we1 = 1'b1;
    end else begin
        stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_2_4_address0 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_2_4_address0 = zext_ln166_reg_7199;
        end else begin
            stripes_2_4_address0 = 'bx;
        end
    end else begin
        stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_2_4_address1 = zext_ln166_5_reg_7229;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_2_4_address1 = stripes_2_4_addr_7_reg_7185;
        end else if ((1'b1 == ap_condition_6125)) begin
            stripes_2_4_address1 = zext_ln122_7_fu_2855_p1;
        end else if ((1'b1 == ap_condition_6121)) begin
            stripes_2_4_address1 = stripes_2_4_addr_6_reg_7100;
        end else if ((1'b1 == ap_condition_6117)) begin
            stripes_2_4_address1 = zext_ln122_6_fu_2810_p1;
        end else if ((1'b1 == ap_condition_6113)) begin
            stripes_2_4_address1 = stripes_2_4_addr_5_reg_7018;
        end else if ((1'b1 == ap_condition_6109)) begin
            stripes_2_4_address1 = zext_ln122_5_fu_2778_p1;
        end else if ((1'b1 == ap_condition_6105)) begin
            stripes_2_4_address1 = stripes_2_4_addr_4_reg_6917;
        end else if ((1'b1 == ap_condition_6101)) begin
            stripes_2_4_address1 = zext_ln122_4_fu_2683_p1;
        end else if ((1'b1 == ap_condition_6097)) begin
            stripes_2_4_address1 = stripes_2_4_addr_3_reg_6815;
        end else if ((1'b1 == ap_condition_6093)) begin
            stripes_2_4_address1 = zext_ln122_3_fu_2611_p1;
        end else if ((1'b1 == ap_condition_6089)) begin
            stripes_2_4_address1 = stripes_2_4_addr_2_reg_6707;
        end else if ((1'b1 == ap_condition_6085)) begin
            stripes_2_4_address1 = zext_ln122_2_fu_2526_p1;
        end else if ((1'b1 == ap_condition_6081)) begin
            stripes_2_4_address1 = stripes_2_4_addr_1_reg_6474;
        end else if ((1'b1 == ap_condition_6077)) begin
            stripes_2_4_address1 = zext_ln122_1_fu_2383_p1;
        end else if ((1'b1 == ap_condition_6073)) begin
            stripes_2_4_address1 = stripes_2_4_addr_reg_6223;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_4_address1 = zext_ln122_fu_2215_p1;
        end else begin
            stripes_2_4_address1 = 'bx;
        end
    end else begin
        stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        stripes_2_4_ce0 = 1'b1;
    end else begin
        stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_reg_6150 == 2'd0) & ~(trunc_ln122_reg_6150 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_4_ce1 = 1'b1;
    end else begin
        stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_2_4_d1 = p_Result_1_7_reg_6623;
        end else if ((1'b1 == ap_condition_6125)) begin
            stripes_2_4_d1 = p_Result_7_reg_6381;
        end else if ((1'b1 == ap_condition_6121)) begin
            stripes_2_4_d1 = p_Result_1_6_reg_6604;
        end else if ((1'b1 == ap_condition_6117)) begin
            stripes_2_4_d1 = p_Result_6_reg_6359;
        end else if ((1'b1 == ap_condition_6113)) begin
            stripes_2_4_d1 = p_Result_1_5_reg_6585;
        end else if ((1'b1 == ap_condition_6109)) begin
            stripes_2_4_d1 = p_Result_5_reg_6337;
        end else if ((1'b1 == ap_condition_6105)) begin
            stripes_2_4_d1 = p_Result_1_4_reg_6566;
        end else if ((1'b1 == ap_condition_6101)) begin
            stripes_2_4_d1 = p_Result_4_reg_6315;
        end else if ((1'b1 == ap_condition_6097)) begin
            stripes_2_4_d1 = p_Result_1_3_reg_6547;
        end else if ((1'b1 == ap_condition_6093)) begin
            stripes_2_4_d1 = p_Result_3_reg_6293;
        end else if ((1'b1 == ap_condition_6089)) begin
            stripes_2_4_d1 = p_Result_1_2_reg_6513;
        end else if ((1'b1 == ap_condition_6085)) begin
            stripes_2_4_d1 = p_Result_2_reg_6271;
        end else if ((1'b1 == ap_condition_6081)) begin
            stripes_2_4_d1 = p_Result_1_1_reg_6484;
        end else if ((1'b1 == ap_condition_6077)) begin
            stripes_2_4_d1 = p_Result_s_reg_6239;
        end else if ((1'b1 == ap_condition_6073)) begin
            stripes_2_4_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_4_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_2_4_d1 = 'bx;
        end
    end else begin
        stripes_2_4_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_reg_6150 == 2'd0) & ~(trunc_ln122_reg_6150 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_fu_2241_p1 == 2'd0) & ~(trunc_ln122_fu_2241_p1 == 2'd1) & (1'b1 == ap_ce) & (trunc_ln122_1_fu_2245_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_4_we1 = 1'b1;
    end else begin
        stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
            stripes_2_5_address0 = zext_ln166_9_reg_7263;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16))) begin
            stripes_2_5_address0 = zext_ln166_reg_7199;
        end else begin
            stripes_2_5_address0 = 'bx;
        end
    end else begin
        stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16))) begin
        stripes_2_5_address1 = zext_ln166_5_reg_7229;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        stripes_2_5_address1 = stripes_2_5_addr_7_reg_7190;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)))) begin
        stripes_2_5_address1 = stripes_2_5_addr_6_reg_7105;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)))) begin
        stripes_2_5_address1 = stripes_2_5_addr_5_reg_7023;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage9)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage8)))) begin
        stripes_2_5_address1 = stripes_2_5_addr_4_reg_6922;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6)))) begin
        stripes_2_5_address1 = stripes_2_5_addr_3_reg_6820;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4)))) begin
        stripes_2_5_address1 = stripes_2_5_addr_2_reg_6712;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2)))) begin
        stripes_2_5_address1 = stripes_2_5_addr_1_reg_6479;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        stripes_2_5_address1 = stripes_2_5_addr_reg_6228;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_2_5_address1 = zext_ln122_fu_2215_p1;
    end else begin
        stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        stripes_2_5_ce0 = 1'b1;
    end else begin
        stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_5_ce1 = 1'b1;
    end else begin
        stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            stripes_2_5_d1 = p_Result_1_7_reg_6623;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            stripes_2_5_d1 = p_Result_7_reg_6381;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
            stripes_2_5_d1 = p_Result_1_6_reg_6604;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            stripes_2_5_d1 = p_Result_6_reg_6359;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            stripes_2_5_d1 = p_Result_1_5_reg_6585;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            stripes_2_5_d1 = p_Result_5_reg_6337;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            stripes_2_5_d1 = p_Result_1_4_reg_6566;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            stripes_2_5_d1 = p_Result_4_reg_6315;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            stripes_2_5_d1 = p_Result_1_3_reg_6547;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            stripes_2_5_d1 = p_Result_3_reg_6293;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            stripes_2_5_d1 = p_Result_1_2_reg_6513;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            stripes_2_5_d1 = p_Result_2_reg_6271;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_2_5_d1 = p_Result_1_1_reg_6484;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            stripes_2_5_d1 = p_Result_s_reg_6239;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_2_5_d1 = trunc_ln681_1_fu_2353_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_5_d1 = trunc_ln681_fu_2193_p1;
        end else begin
            stripes_2_5_d1 = 'bx;
        end
    end else begin
        stripes_2_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_6_reg_6832 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_5_reg_6729 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_5_reg_6729 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_4_reg_6543 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_4_reg_6543 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_3_reg_6509 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_3_reg_6509 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_2_reg_6261 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_2_reg_6261 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_8_reg_6939 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_7_reg_6842 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_8_reg_6939 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_7_reg_6842 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd4) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_6_reg_6832 == 2'd1) & ~(trunc_ln122_1_reg_6154 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | (~(trunc_ln122_reg_6150 == 2'd0) & ~(trunc_ln122_1_reg_6154 == 3'd0) & ~(trunc_ln122_1_reg_6154 == 3'd1) & ~(trunc_ln122_1_reg_6154 == 3'd2) & ~(trunc_ln122_1_reg_6154 == 3'd3) & ~(trunc_ln122_reg_6150 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln114_reg_6137 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln122_fu_2241_p1 == 2'd0) & ~(trunc_ln122_1_fu_2245_p1 == 3'd0) & ~(trunc_ln122_1_fu_2245_p1 == 3'd1) & ~(trunc_ln122_1_fu_2245_p1 == 3'd2) & ~(trunc_ln122_1_fu_2245_p1 == 3'd3) & ~(trunc_ln122_1_fu_2245_p1 == 3'd4) & ~(trunc_ln122_fu_2241_p1 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_fu_2143_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_5_we1 = 1'b1;
    end else begin
        stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln124_1_fu_2283_p2 = (8'd1 + select_ln125_1_fu_2261_p3);

assign add_ln124_2_fu_2441_p2 = (8'd1 + select_ln125_3_fu_2420_p3);

assign add_ln124_3_fu_2561_p2 = (8'd1 + select_ln125_5_reg_6538);

assign add_ln124_4_fu_2584_p2 = (8'd1 + select_ln125_7_fu_2572_p3);

assign add_ln124_5_fu_2653_p2 = (8'd1 + select_ln125_9_fu_2643_p3);

assign add_ln124_6_fu_2677_p2 = (8'd1 + select_ln125_11_fu_2665_p3);

assign add_ln124_7_fu_2731_p2 = (select_ln125_13_fu_2720_p3 + 8'd1);

assign add_ln124_fu_2249_p2 = (8'd1 + channel_idx);

assign add_ln128_1_fu_2515_p2 = (16'd1 + select_ln125_reg_6403);

assign add_ln128_2_fu_2548_p2 = (16'd1 + select_ln125_2_fu_2520_p3);

assign add_ln128_3_fu_2632_p2 = (16'd1 + select_ln125_4_reg_6717);

assign add_ln128_4_fu_2704_p2 = (16'd1 + select_ln125_6_reg_6825);

assign add_ln128_5_fu_2799_p2 = (16'd1 + select_ln125_8_reg_6927);

assign add_ln128_6_fu_2831_p2 = (16'd1 + select_ln125_10_reg_7028);

assign add_ln128_7_fu_2842_p2 = (select_ln125_12_fu_2836_p3 + 16'd1);

assign add_ln128_fu_2372_p2 = (16'd1 + write_col_offset_loa_reg_6141);

assign add_ln137_fu_2163_p2 = (write_row_offset + 8'd2);

assign add_ln155_1_fu_3034_p2 = (read_row_offset + select_ln155_fu_3026_p3);

assign add_ln155_2_fu_3088_p2 = (zext_ln155_3_fu_3080_p1 + read_row_offset);

assign add_ln155_fu_2994_p2 = (zext_ln155_1_fu_2982_p1 + read_row_offset);

assign add_ln156_1_fu_3058_p2 = (3'd2 + add_ln158_1_fu_3052_p2);

assign add_ln156_2_fu_3106_p2 = (3'd2 + add_ln158_2_fu_3100_p2);

assign add_ln156_fu_3012_p2 = (3'd2 + add_ln158_fu_3006_p2);

assign add_ln158_1_fu_3052_p2 = (zext_ln155_2_fu_2986_p1 + add_ln158_3_fu_3046_p2);

assign add_ln158_2_fu_3100_p2 = (trunc_ln155_fu_2990_p1 + zext_ln155_4_fu_3084_p1);

assign add_ln158_3_fu_3046_p2 = (3'd1 + trunc_ln155_fu_2990_p1);

assign add_ln158_fu_3006_p2 = (trunc_ln155_fu_2990_p1 + zext_ln155_2_fu_2986_p1);

assign add_ln166_10_fu_4213_p2 = ($signed(sext_ln166_20_fu_3974_p1) + $signed(sext_ln166_11_fu_3800_p1));

assign add_ln166_11_fu_4219_p2 = (mul_ln166_5_reg_8070 + zext_ln166_52_fu_4152_p1);

assign add_ln166_12_fu_4224_p2 = (zext_ln166_53_fu_4163_p1 + add_ln166_11_fu_4219_p2);

assign add_ln166_13_fu_4234_p2 = (add_ln166_10_fu_4213_p2 + zext_ln166_65_fu_4230_p1);

assign add_ln166_14_fu_4306_p2 = ($signed(sext_ln166_18_fu_3944_p1) + $signed(sext_ln166_9_reg_7967));

assign add_ln166_15_fu_4315_p2 = ($signed(sext_ln166_1_fu_3583_p1) + $signed(sext_ln166_37_fu_4311_p1));

assign add_ln166_16_fu_4321_p2 = (zext_ln166_76_fu_4298_p1 + trunc_ln166_reg_8076);

assign add_ln166_17_fu_4330_p2 = ($signed(sext_ln166_27_fu_4141_p1) + $signed(zext_ln166_78_fu_4326_p1));

assign add_ln166_18_fu_4340_p2 = ($signed(add_ln166_15_fu_4315_p2) + $signed(sext_ln166_38_fu_4336_p1));

assign add_ln166_19_fu_4383_p2 = ($signed(zext_ln166_41_fu_4009_p1) + $signed(sext_ln166_14_fu_3843_p1));

assign add_ln166_1_fu_3875_p2 = (sub_ln166_17_fu_3869_p2 + zext_ln166_14_fu_3702_p1);

assign add_ln166_20_fu_4393_p2 = ($signed(sext_ln166_6_fu_3712_p1) + $signed(sext_ln166_44_fu_4389_p1));

assign add_ln166_22_fu_4406_p2 = ($signed(sext_ln166_28_fu_4187_p1) + $signed(sext_ln166_46_fu_4403_p1));

assign add_ln166_23_fu_4416_p2 = ($signed(sext_ln166_45_fu_4399_p1) + $signed(sext_ln166_47_fu_4412_p1));

assign add_ln166_2_fu_2937_p2 = (17'd2 + zext_ln155_fu_2914_p1);

assign add_ln166_4_fu_3951_p2 = ($signed(sext_ln166_3_fu_3629_p1) + $signed(sext_ln166_19_fu_3948_p1));

assign add_ln166_5_fu_4074_p2 = (sub_ln166_62_fu_3902_p2 + zext_ln166_18_fu_3751_p1);

assign add_ln166_6_fu_4080_p2 = (zext_ln166_43_fu_4022_p1 + zext_ln166_46_fu_4039_p1);

assign add_ln166_7_fu_4090_p2 = (add_ln166_5_fu_4074_p2 + zext_ln166_48_fu_4086_p1);

assign add_ln166_8_fu_4117_p2 = ($signed(sext_ln166_25_fu_4113_p1) + $signed(sext_ln166_16_fu_3925_p1));

assign add_ln166_9_fu_4123_p2 = ($signed(sext_ln166_8_fu_3767_p1) + $signed(add_ln166_8_fu_4117_p2));

assign add_ln166_fu_2924_p2 = (17'd1 + zext_ln155_fu_2914_p1);

assign add_ln178_10_fu_5379_p2 = ($signed(sext_ln166_43_fu_4900_p1) + $signed(sext_ln166_56_fu_5133_p1));

assign add_ln178_11_fu_5385_p2 = ($signed(sext_ln166_61_fu_5223_p1) + $signed(add_ln178_10_fu_5379_p2));

assign add_ln178_12_fu_5749_p2 = ($signed(sext_ln178_1_fu_5743_p1) + $signed(sext_ln178_2_fu_5746_p1));

assign add_ln178_13_fu_5755_p2 = ($signed(sext_ln178_fu_5740_p1) + $signed(add_ln178_12_fu_5749_p2));

assign add_ln178_14_fu_4658_p2 = ($signed(sub_ln166_9_fu_3755_p2) + $signed(sext_ln166_49_fu_4472_p1));

assign add_ln178_15_fu_4664_p2 = ($signed(sub_ln166_37_fu_4286_p2) + $signed(sext_ln166_24_fu_4059_p1));

assign add_ln178_16_fu_5397_p2 = ($signed(zext_ln166_31_fu_4730_p1) + $signed(sext_ln178_4_fu_5394_p1));

assign add_ln178_17_fu_5403_p2 = ($signed(sext_ln178_3_fu_5391_p1) + $signed(add_ln178_16_fu_5397_p2));

assign add_ln178_19_fu_5416_p2 = ($signed(zext_ln166_61_fu_4782_p1) + $signed(sext_ln178_6_fu_5413_p1));

assign add_ln178_1_fu_5764_p2 = ($signed(add_ln178_13_fu_5755_p2) + $signed(sext_ln178_10_fu_5761_p1));

assign add_ln178_20_fu_4670_p2 = (zext_ln166_28_fu_3885_p1 + sub_ln166_70_fu_4632_p2);

assign add_ln178_21_fu_5429_p2 = ($signed(sext_ln166_59_fu_5185_p1) + $signed(sext_ln178_8_fu_5426_p1));

assign add_ln178_22_fu_5439_p2 = ($signed(sext_ln178_7_fu_5422_p1) + $signed(sext_ln178_9_fu_5435_p1));

assign add_ln178_23_fu_5445_p2 = ($signed(sext_ln178_5_fu_5409_p1) + $signed(add_ln178_22_fu_5439_p2));

assign add_ln178_24_fu_4676_p2 = ($signed(mul_ln166_8_fu_4476_p2) + $signed(sext_ln166_32_fu_4273_p1));

assign add_ln178_25_fu_4682_p2 = (sub_ln166_6_fu_3678_p2 + add_ln178_24_fu_4676_p2);

assign add_ln178_26_fu_5454_p2 = (sub_ln166_15_reg_8156 + sub_ln166_28_fu_4766_p2);

assign add_ln178_28_fu_5466_p2 = ($signed(sext_ln178_12_fu_5459_p1) + $signed(sext_ln178_13_fu_5463_p1));

assign add_ln178_29_fu_5476_p2 = ($signed(sext_ln178_11_fu_5451_p1) + $signed(sext_ln178_14_fu_5472_p1));

assign add_ln178_2_fu_4638_p2 = (zext_ln166_56_fu_4177_p1 + zext_ln166_68_reg_8088);

assign add_ln178_30_fu_4688_p2 = ($signed(zext_ln166_52_fu_4152_p1) + $signed(sext_ln166_2_fu_3608_p1));

assign add_ln178_32_fu_4701_p2 = ($signed(sext_ln178_16_fu_4694_p1) + $signed(sext_ln178_17_fu_4698_p1));

assign add_ln178_33_fu_5485_p2 = (zext_ln166_94_fu_4955_p1 + mul_ln166_5_reg_8070);

assign add_ln178_35_fu_5494_p2 = ($signed(zext_ln178_1_fu_5490_p1) + $signed(grp_fu_6095_p3));

assign add_ln178_36_fu_5503_p2 = ($signed(sext_ln178_18_fu_5482_p1) + $signed(sext_ln178_19_fu_5499_p1));

assign add_ln178_37_fu_5776_p2 = ($signed(sext_ln178_15_fu_5770_p1) + $signed(sext_ln178_20_fu_5773_p1));

assign add_ln178_38_fu_4707_p2 = (zext_ln166_47_fu_4070_p1 + zext_ln166_16_fu_3726_p1);

assign add_ln178_39_fu_5512_p2 = (zext_ln166_30_fu_4726_p1 + zext_ln178_2_fu_5509_p1);

assign add_ln178_3_fu_5807_p2 = ($signed(add_ln178_37_fu_5776_p2) + $signed(sext_ln178_24_fu_5803_p1));

assign add_ln178_40_fu_5518_p2 = (mul_ln166_4_reg_8059 + zext_ln166_73_fu_4814_p1);

assign add_ln178_42_fu_5530_p2 = ($signed(zext_ln178_4_fu_5523_p1) + $signed(sext_ln178_21_fu_5527_p1));

assign add_ln178_43_fu_5788_p2 = ($signed(zext_ln178_3_fu_5782_p1) + $signed(sext_ln178_22_fu_5785_p1));

assign add_ln178_44_fu_5536_p2 = ($signed(sext_ln166_67_fu_5363_p1) + $signed(sext_ln166_52_fu_5034_p1));

assign add_ln178_45_fu_5542_p2 = (zext_ln166_83_fu_4855_p1 + zext_ln166_114_fu_5130_p1);

assign add_ln178_46_fu_5552_p2 = (add_ln178_44_fu_5536_p2 + zext_ln178_5_fu_5548_p1);

assign add_ln178_47_fu_5558_p2 = (zext_ln166_92_fu_4942_p1 + zext_ln166_127_fu_5263_p1);

assign add_ln178_48_fu_4713_p2 = (zext_ln166_15_fu_3716_p1 + zext_ln166_42_fu_4019_p1);

assign add_ln178_49_fu_5571_p2 = (zext_ln178_6_fu_5564_p1 + zext_ln178_7_fu_5568_p1);

assign add_ln178_4_fu_4647_p2 = ($signed(sext_ln166_21_fu_3998_p1) + $signed(zext_ln178_fu_4643_p1));

assign add_ln178_50_fu_5581_p2 = (add_ln178_46_fu_5552_p2 + zext_ln178_8_fu_5577_p1);

assign add_ln178_51_fu_5797_p2 = ($signed(add_ln178_43_fu_5788_p2) + $signed(sext_ln178_23_fu_5794_p1));

assign add_ln178_52_fu_5587_p2 = ($signed(sext_ln166_58_fu_5162_p1) + $signed(sub_ln166_47_reg_8218));

assign add_ln178_53_fu_5592_p2 = (zext_ln166_81_fu_4848_p1 + zext_ln166_131_fu_5308_p1);

assign add_ln178_54_fu_5602_p2 = (add_ln178_52_fu_5587_p2 + zext_ln178_9_fu_5598_p1);

assign add_ln178_55_fu_5608_p2 = (zext_ln166_96_fu_4976_p1 + sub_ln166_32_reg_8176);

assign add_ln178_56_fu_5613_p2 = (sub_ln166_67_fu_5124_p2 + zext_ln166_124_fu_5234_p1);

assign add_ln178_57_fu_5623_p2 = ($signed(add_ln178_55_fu_5608_p2) + $signed(sext_ln178_26_fu_5619_p1));

assign add_ln178_58_fu_5819_p2 = ($signed(sext_ln178_25_fu_5813_p1) + $signed(sext_ln178_27_fu_5816_p1));

assign add_ln178_59_fu_5629_p2 = ($signed(sext_ln166_53_fu_5055_p1) + $signed(sext_ln166_30_fu_4785_p1));

assign add_ln178_5_fu_5850_p2 = ($signed(add_ln178_58_fu_5819_p2) + $signed(sext_ln178_30_fu_5846_p1));

assign add_ln178_61_fu_5831_p2 = ($signed(sext_ln178_28_fu_5825_p1) + $signed(sext_ln178_29_fu_5828_p1));

assign add_ln178_63_fu_5635_p2 = (zext_ln166_87_fu_4904_p1 + zext_ln166_127_fu_5263_p1);

assign add_ln178_64_fu_5645_p2 = (grp_fu_6104_p3 + zext_ln178_10_fu_5641_p1);

assign add_ln178_65_fu_5840_p2 = (add_ln178_61_fu_5831_p2 + zext_ln178_11_fu_5837_p1);

assign add_ln178_66_fu_5650_p2 = ($signed(sext_ln166_22_fu_4734_p1) + $signed(sext_ln166_29_fu_4778_p1));

assign add_ln178_67_fu_5656_p2 = ($signed(zext_ln166_84_fu_4865_p1) + $signed(sext_ln166_34_fu_4804_p1));

assign add_ln178_68_fu_5666_p2 = ($signed(add_ln178_66_fu_5650_p2) + $signed(sext_ln178_31_fu_5662_p1));

assign add_ln178_69_fu_5672_p2 = (sub_ln166_66_fu_4991_p2 + mul_ln166_8_reg_8213);

assign add_ln178_6_fu_4653_p2 = ($signed(grp_fu_6052_p3) + $signed(add_ln178_4_fu_4647_p2));

assign add_ln178_70_fu_5681_p2 = ($signed(sext_ln166_56_fu_5133_p1) + $signed(sext_ln166_63_fu_5259_p1));

assign add_ln178_71_fu_5691_p2 = ($signed(sext_ln166_41_fu_4852_p1) + $signed(sext_ln178_34_fu_5687_p1));

assign add_ln178_72_fu_5697_p2 = ($signed(sext_ln178_33_fu_5677_p1) + $signed(add_ln178_71_fu_5691_p2));

assign add_ln178_73_fu_5862_p2 = ($signed(sext_ln178_32_fu_5856_p1) + $signed(sext_ln178_35_fu_5859_p1));

assign add_ln178_74_fu_5703_p2 = ($signed(sext_ln166_36_fu_4834_p1) + $signed(sext_ln166_66_fu_5339_p1));

assign add_ln178_75_fu_5709_p2 = ($signed(sext_ln166_54_fu_5064_p1) + $signed(sub_ln166_31_fu_4799_p2));

assign add_ln178_76_fu_5874_p2 = ($signed(sext_ln178_36_fu_5868_p1) + $signed(sext_ln178_37_fu_5871_p1));

assign add_ln178_78_fu_5715_p2 = (zext_ln166_87_fu_4904_p1 + zext_ln166_117_fu_5166_p1);

assign add_ln178_79_fu_5725_p2 = (zext_ln166_120_fu_5196_p1 + zext_ln178_12_fu_5721_p1);

assign add_ln178_7_fu_5893_p2 = ($signed(add_ln178_73_fu_5862_p2) + $signed(sext_ln178_39_fu_5889_p1));

assign add_ln178_80_fu_5735_p2 = ($signed(grp_fu_6113_p3) + $signed(zext_ln178_13_fu_5731_p1));

assign add_ln178_81_fu_5883_p2 = ($signed(add_ln178_76_fu_5874_p2) + $signed(sext_ln178_38_fu_5880_p1));

assign add_ln178_8_fu_5367_p2 = ($signed(sext_ln166_64_fu_5297_p1) + $signed(sub_ln166_54_fu_5086_p2));

assign add_ln178_9_fu_5373_p2 = (zext_ln166_57_fu_4747_p1 + add_ln178_8_fu_5367_p2);

assign add_ln211_fu_2953_p2 = (read_col_offset + 16'd2);

assign add_ln215_fu_3120_p2 = (read_row_offset + 8'd2);

assign add_ln224_fu_5992_p2 = (ap_phi_mux_global_iteration_loa_1_phi_fu_2118_p6 + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((ap_start == 1'b0) | ((icmp_ln114_fu_2143_p2 == 1'd1) & (in_0_TVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & ((ap_start == 1'b0) | ((icmp_ln114_fu_2143_p2 == 1'd1) & (in_0_TVALID == 1'b0)))) | ((1'b1 == ap_block_state23_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((ap_start == 1'b0) | ((icmp_ln114_fu_2143_p2 == 1'd1) & (in_0_TVALID == 1'b0)))) | ((1'b1 == ap_block_state23_io) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_subdone = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln114_reg_6137 == 1'd1) & (in_1_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((icmp_ln114_reg_6137 == 1'd1) & (in_1_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | ((icmp_ln114_fu_2143_p2 == 1'd1) & (in_0_TVALID == 1'b0)));
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_io = ((ap_predicate_op1711_write_state23 == 1'b1) & (out_r_TREADY == 1'b0));
end

assign ap_block_state23_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln114_reg_6137 == 1'd1) & (in_1_TVALID == 1'b0));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_4758 = ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_ce) & (icmp_ln144_fu_2891_p2 == 1'd0) & (icmp_ln188_fu_2948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_5474 = ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_5478 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln134_fu_2157_p2 == 1'd1) & (icmp_ln114_fu_2143_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_5481 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln134_fu_2157_p2 == 1'd0) & (icmp_ln114_fu_2143_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_5486 = ((1'b1 == ap_ce) & (icmp_ln144_reg_7195 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_5502 = ((trunc_ln122_1_reg_6154 == 3'd0) & (trunc_ln122_reg_6150 == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5506 = ((trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5512 = ((trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5516 = ((trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5522 = ((trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5526 = ((trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5532 = ((trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5536 = ((trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5542 = ((trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5546 = ((trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5551 = ((trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5555 = ((trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5561 = ((trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5565 = ((trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5568 = ((trunc_ln122_1_reg_6154 == 3'd1) & (trunc_ln122_reg_6150 == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5572 = ((trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5575 = ((trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5579 = ((trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5582 = ((trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5586 = ((trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5589 = ((trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5593 = ((trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5596 = ((trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5600 = ((trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5603 = ((trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5607 = ((trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5610 = ((trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5614 = ((trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5617 = ((trunc_ln122_1_reg_6154 == 3'd2) & (trunc_ln122_reg_6150 == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5621 = ((trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5624 = ((trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5628 = ((trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5631 = ((trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5635 = ((trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5638 = ((trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5642 = ((trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5645 = ((trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5649 = ((trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5652 = ((trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5656 = ((trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5659 = ((trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5663 = ((trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5666 = ((trunc_ln122_1_reg_6154 == 3'd3) & (trunc_ln122_reg_6150 == 2'd0) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5670 = ((trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5673 = ((trunc_ln122_2_reg_6261 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5677 = ((trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5680 = ((trunc_ln122_3_reg_6509 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5684 = ((trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5687 = ((trunc_ln122_4_reg_6543 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5691 = ((trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5694 = ((trunc_ln122_5_reg_6729 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5698 = ((trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5701 = ((trunc_ln122_6_reg_6832 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5705 = ((trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5708 = ((trunc_ln122_7_reg_6842 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5712 = ((trunc_ln122_8_reg_6939 == 2'd0) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5723 = ((trunc_ln122_1_reg_6154 == 3'd0) & (trunc_ln122_reg_6150 == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5727 = ((trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5731 = ((trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5735 = ((trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5739 = ((trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5743 = ((trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5747 = ((trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5751 = ((trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5755 = ((trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5759 = ((trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5763 = ((trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5767 = ((trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5771 = ((trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5775 = ((trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5778 = ((trunc_ln122_1_reg_6154 == 3'd1) & (trunc_ln122_reg_6150 == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5781 = ((trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5784 = ((trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5787 = ((trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5790 = ((trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5793 = ((trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5796 = ((trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5799 = ((trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5802 = ((trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5805 = ((trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5808 = ((trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5811 = ((trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5814 = ((trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5817 = ((trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5820 = ((trunc_ln122_1_reg_6154 == 3'd2) & (trunc_ln122_reg_6150 == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5823 = ((trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5826 = ((trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5829 = ((trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5832 = ((trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5835 = ((trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5838 = ((trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5841 = ((trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5844 = ((trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5847 = ((trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5850 = ((trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5853 = ((trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5856 = ((trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5859 = ((trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5862 = ((trunc_ln122_1_reg_6154 == 3'd3) & (trunc_ln122_reg_6150 == 2'd1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5865 = ((trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5868 = ((trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5871 = ((trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5874 = ((trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5877 = ((trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5880 = ((trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5883 = ((trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5886 = ((trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5889 = ((trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5892 = ((trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5895 = ((trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5898 = ((trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5901 = ((trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5905 = (~(trunc_ln122_reg_6150 == 2'd0) & ~(trunc_ln122_reg_6150 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5909 = (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5913 = (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5917 = (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5921 = (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5925 = (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5929 = (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5933 = (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5937 = (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5941 = (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5945 = (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5949 = (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_5953 = (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd0) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5957 = (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_5961 = (~(trunc_ln122_reg_6150 == 2'd0) & ~(trunc_ln122_reg_6150 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5965 = (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_5969 = (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5973 = (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_5977 = (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5981 = (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_5985 = (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5989 = (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_5993 = (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_5997 = (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_6001 = (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_6005 = (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_6009 = (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_6013 = (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_6017 = (~(trunc_ln122_reg_6150 == 2'd0) & ~(trunc_ln122_reg_6150 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_6021 = (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_6025 = (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_6029 = (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_6033 = (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_6037 = (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_6041 = (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_6045 = (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_6049 = (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_6053 = (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_6057 = (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_6061 = (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_6065 = (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd2) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_6069 = (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_6073 = (~(trunc_ln122_reg_6150 == 2'd0) & ~(trunc_ln122_reg_6150 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_6077 = (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_6081 = (~(trunc_ln122_2_reg_6261 == 2'd0) & ~(trunc_ln122_2_reg_6261 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_6085 = (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2));
end

always @ (*) begin
    ap_condition_6089 = (~(trunc_ln122_3_reg_6509 == 2'd0) & ~(trunc_ln122_3_reg_6509 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_6093 = (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_6097 = (~(trunc_ln122_4_reg_6543 == 2'd0) & ~(trunc_ln122_4_reg_6543 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_6101 = (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4));
end

always @ (*) begin
    ap_condition_6105 = (~(trunc_ln122_5_reg_6729 == 2'd0) & ~(trunc_ln122_5_reg_6729 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_6109 = (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5));
end

always @ (*) begin
    ap_condition_6113 = (~(trunc_ln122_6_reg_6832 == 2'd0) & ~(trunc_ln122_6_reg_6832 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_6117 = (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6));
end

always @ (*) begin
    ap_condition_6121 = (~(trunc_ln122_7_reg_6842 == 2'd0) & ~(trunc_ln122_7_reg_6842 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd3) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_6125 = (~(trunc_ln122_8_reg_6939 == 2'd0) & ~(trunc_ln122_8_reg_6939 == 2'd1) & (trunc_ln122_1_reg_6154 == 3'd4) & (icmp_ln114_reg_6137 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7));
end

always @ (*) begin
    ap_condition_73 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_write_col_offset_fla_phi_fu_2004_p6 = ap_phi_reg_pp0_iter0_write_col_offset_fla_reg_1999;

assign ap_phi_reg_pp0_iter0_maxes_0_flag_0_reg_2039 = 1'd0;

assign ap_phi_reg_pp0_iter0_maxes_0_new_0_reg_2055 = 'bx;

assign ap_phi_reg_pp0_iter0_maxes_1_new_0_reg_2070 = 'bx;

assign ap_phi_reg_pp0_iter0_maxes_2_new_0_reg_2085 = 'bx;

assign ap_phi_reg_pp0_iter0_maxes_3_new_0_reg_2100 = 'bx;

always @ (*) begin
    ap_predicate_op1711_write_state23 = ((icmp_ln144_reg_7195 == 1'd0) & (icmp_ln188_reg_7289 == 1'd1));
end

assign grp_fu_6028_p0 = 13'd11;

assign grp_fu_6028_p1 = grp_fu_6028_p10;

assign grp_fu_6028_p10 = tmp_7_fu_3278_p8;

assign grp_fu_6036_p0 = 13'd8179;

assign grp_fu_6036_p1 = grp_fu_6036_p10;

assign grp_fu_6036_p10 = tmp_15_fu_3495_p8;

assign grp_fu_6044_p0 = 13'd8181;

assign grp_fu_6044_p1 = grp_fu_6044_p10;

assign grp_fu_6044_p10 = tmp_22_fu_3522_p8;

assign grp_fu_6052_p0 = 13'd8179;

assign grp_fu_6052_p1 = zext_ln166_24_fu_3807_p1;

assign grp_fu_6061_p0 = 13'd13;

assign grp_fu_6061_p1 = zext_ln166_34_fu_3929_p1;

assign grp_fu_6061_p2 = ($signed(sext_ln166_40_fu_4367_p1) - $signed(zext_ln166_77_fu_4302_p1));

assign grp_fu_6070_p0 = 13'd8181;

assign grp_fu_6070_p1 = zext_ln166_34_fu_3929_p1;

assign grp_fu_6079_p0 = 13'd11;

assign grp_fu_6079_p1 = grp_fu_6079_p10;

assign grp_fu_6079_p10 = tmp_16_fu_4422_p8;

assign grp_fu_6079_p2 = ($signed(sext_ln166_50_fu_4528_p1) - $signed(zext_ln166_105_fu_4540_p1));

assign grp_fu_6087_p0 = 13'd13;

assign grp_fu_6087_p1 = zext_ln166_118_reg_8140;

assign grp_fu_6095_p0 = 13'd8179;

assign grp_fu_6095_p1 = grp_fu_6095_p10;

assign grp_fu_6095_p10 = tmp_23_reg_8260;

assign grp_fu_6104_p0 = 12'd13;

assign grp_fu_6104_p1 = zext_ln166_133_fu_5343_p1;

assign grp_fu_6104_p2 = zext_ln166_122_fu_5203_p1;

assign grp_fu_6113_p0 = 13'd8179;

assign grp_fu_6113_p1 = zext_ln166_134_reg_8285;

assign grp_fu_6113_p2 = grp_fu_6113_p20;

assign grp_fu_6113_p20 = shl_ln166_43_fu_4931_p3;

assign icmp_ln114_fu_2143_p2 = ((trunc_ln114_1_fu_2139_p1 < 10'd192) ? 1'b1 : 1'b0);

assign icmp_ln125_1_fu_2415_p2 = ((add_ln124_1_reg_6265 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln125_2_fu_2447_p2 = ((add_ln124_2_fu_2441_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln125_3_fu_2566_p2 = ((add_ln124_3_fu_2561_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln125_4_fu_2590_p2 = ((add_ln124_4_fu_2584_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln125_5_fu_2659_p2 = ((add_ln124_5_fu_2653_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln125_6_fu_2715_p2 = ((add_ln124_6_reg_6846 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln125_7_fu_2737_p2 = ((add_ln124_7_fu_2731_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_2255_p2 = ((add_ln124_fu_2249_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln134_fu_2157_p2 = ((trunc_ln114_1_fu_2139_p1 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_2169_p2 = ((add_ln137_fu_2163_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_2891_p2 = ((tmp_26_fu_2882_p4 == 21'd0) ? 1'b1 : 1'b0);

assign icmp_ln156_1_fu_3040_p2 = ((add_ln155_1_fu_3034_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln156_2_fu_3094_p2 = ((add_ln155_2_fu_3088_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_3000_p2 = ((add_ln155_fu_2994_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln185_1_fu_5932_p2 = (($signed(add_ln178_3_reg_8426) > $signed(maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln185_2_fu_5949_p2 = (($signed(add_ln178_5_reg_8432) > $signed(maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln185_3_fu_5966_p2 = (($signed(add_ln178_7_reg_8438) > $signed(maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln185_fu_5915_p2 = (($signed(add_ln178_1_reg_8420) > $signed(maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln188_fu_2948_p2 = ((trunc_ln114_reg_6132 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_2959_p2 = ((add_ln211_fu_2953_p2 == 16'd512) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_3126_p2 = ((add_ln215_fu_3120_p2 == 8'd6) ? 1'b1 : 1'b0);

assign local_col_index_fu_2908_p2 = (zext_ln148_fu_2904_p1 + read_col_offset);

assign mul_ln166_4_fu_3361_p1 = mul_ln166_4_fu_3361_p10;

assign mul_ln166_4_fu_3361_p10 = tmp_10_fu_3346_p8;

assign mul_ln166_4_fu_3361_p2 = (13'd11 * mul_ln166_4_fu_3361_p1);

assign mul_ln166_5_fu_3382_p1 = mul_ln166_5_fu_3382_p10;

assign mul_ln166_5_fu_3382_p10 = tmp_11_fu_3367_p8;

assign mul_ln166_5_fu_3382_p2 = (13'd13 * mul_ln166_5_fu_3382_p1);

assign mul_ln166_8_fu_4476_p1 = mul_ln166_8_fu_4476_p10;

assign mul_ln166_8_fu_4476_p10 = tmp_18_reg_8125;

assign mul_ln166_8_fu_4476_p2 = (13'd11 * mul_ln166_8_fu_4476_p1);

assign mul_ln166_9_fu_4576_p1 = mul_ln166_9_fu_4576_p10;

assign mul_ln166_9_fu_4576_p10 = tmp_21_fu_4561_p8;

assign mul_ln166_9_fu_4576_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln166_9_fu_4576_p1}}));

assign or_ln125_1_fu_2600_p2 = (icmp_ln125_3_fu_2566_p2 | icmp_ln125_2_reg_6532);

assign or_ln125_2_fu_2605_p2 = (or_ln125_fu_2596_p2 | or_ln125_1_fu_2600_p2);

assign or_ln125_3_fu_2743_p2 = (icmp_ln125_5_reg_6836 | icmp_ln125_4_reg_6738);

assign or_ln125_4_fu_2747_p2 = (icmp_ln125_7_fu_2737_p2 | icmp_ln125_6_fu_2715_p2);

assign or_ln125_5_fu_2753_p2 = (or_ln125_4_fu_2747_p2 | or_ln125_3_fu_2743_p2);

assign or_ln125_6_fu_2759_p2 = (or_ln125_5_fu_2753_p2 | or_ln125_2_reg_6745);

assign or_ln125_fu_2596_p2 = (icmp_ln125_reg_6233 | icmp_ln125_1_reg_6503);

assign or_ln_fu_3072_p3 = {{1'd1}, {tmp_29_fu_2975_p3}};

assign out_r_TDATA = {{{{select_ln185_3_fu_5971_p3}, {select_ln185_2_fu_5954_p3}}, {select_ln185_1_fu_5937_p3}}, {select_ln185_fu_5920_p3}};

assign out_r_TKEEP = 8'd255;

assign out_r_TLAST = tmp_last_V_reg_8444;

assign out_r_TSTRB = 8'd0;

assign select_ln125_10_fu_2804_p3 = ((icmp_ln125_5_reg_6836[0:0] === 1'b1) ? add_ln128_5_fu_2799_p2 : select_ln125_8_reg_6927);

assign select_ln125_11_fu_2665_p3 = ((icmp_ln125_5_fu_2659_p2[0:0] === 1'b1) ? 8'd0 : add_ln124_5_fu_2653_p2);

assign select_ln125_12_fu_2836_p3 = ((icmp_ln125_6_reg_6934[0:0] === 1'b1) ? add_ln128_6_fu_2831_p2 : select_ln125_10_reg_7028);

assign select_ln125_13_fu_2720_p3 = ((icmp_ln125_6_fu_2715_p2[0:0] === 1'b1) ? 8'd0 : add_ln124_6_reg_6846);

assign select_ln125_14_fu_2848_p3 = ((icmp_ln125_7_reg_6943[0:0] === 1'b1) ? add_ln128_7_fu_2842_p2 : select_ln125_12_fu_2836_p3);

assign select_ln125_15_fu_2764_p3 = ((icmp_ln125_7_fu_2737_p2[0:0] === 1'b1) ? 8'd0 : add_ln124_7_fu_2731_p2);

assign select_ln125_1_fu_2261_p3 = ((icmp_ln125_fu_2255_p2[0:0] === 1'b1) ? 8'd0 : add_ln124_fu_2249_p2);

assign select_ln125_2_fu_2520_p3 = ((icmp_ln125_1_reg_6503[0:0] === 1'b1) ? add_ln128_1_fu_2515_p2 : select_ln125_reg_6403);

assign select_ln125_3_fu_2420_p3 = ((icmp_ln125_1_fu_2415_p2[0:0] === 1'b1) ? 8'd0 : add_ln124_1_reg_6265);

assign select_ln125_4_fu_2554_p3 = ((icmp_ln125_2_reg_6532[0:0] === 1'b1) ? add_ln128_2_fu_2548_p2 : select_ln125_2_fu_2520_p3);

assign select_ln125_5_fu_2453_p3 = ((icmp_ln125_2_fu_2447_p2[0:0] === 1'b1) ? 8'd0 : add_ln124_2_fu_2441_p2);

assign select_ln125_6_fu_2637_p3 = ((icmp_ln125_3_reg_6724[0:0] === 1'b1) ? add_ln128_3_fu_2632_p2 : select_ln125_4_reg_6717);

assign select_ln125_7_fu_2572_p3 = ((icmp_ln125_3_fu_2566_p2[0:0] === 1'b1) ? 8'd0 : add_ln124_3_fu_2561_p2);

assign select_ln125_8_fu_2709_p3 = ((icmp_ln125_4_reg_6738[0:0] === 1'b1) ? add_ln128_4_fu_2704_p2 : select_ln125_6_reg_6825);

assign select_ln125_9_fu_2643_p3 = ((icmp_ln125_4_reg_6738[0:0] === 1'b1) ? 8'd0 : add_ln124_4_reg_6733);

assign select_ln125_fu_2377_p3 = ((icmp_ln125_reg_6233[0:0] === 1'b1) ? add_ln128_fu_2372_p2 : write_col_offset_loa_reg_6141);

assign select_ln138_fu_2175_p3 = ((icmp_ln138_fu_2169_p2[0:0] === 1'b1) ? 8'd0 : add_ln137_fu_2163_p2);

assign select_ln155_fu_3026_p3 = ((tmp_29_fu_2975_p3[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln156_1_fu_3064_p3 = ((icmp_ln156_1_fu_3040_p2[0:0] === 1'b1) ? add_ln156_1_fu_3058_p2 : add_ln158_1_fu_3052_p2);

assign select_ln156_2_fu_3112_p3 = ((icmp_ln156_2_fu_3094_p2[0:0] === 1'b1) ? add_ln156_2_fu_3106_p2 : add_ln158_2_fu_3100_p2);

assign select_ln156_fu_3018_p3 = ((icmp_ln156_fu_3000_p2[0:0] === 1'b1) ? add_ln156_fu_3012_p2 : add_ln158_fu_3006_p2);

assign select_ln185_1_fu_5937_p3 = ((icmp_ln185_1_fu_5932_p2[0:0] === 1'b1) ? add_ln178_3_reg_8426 : maxes_1);

assign select_ln185_2_fu_5954_p3 = ((icmp_ln185_2_fu_5949_p2[0:0] === 1'b1) ? add_ln178_5_reg_8432 : maxes_2);

assign select_ln185_3_fu_5971_p3 = ((icmp_ln185_3_fu_5966_p2[0:0] === 1'b1) ? add_ln178_7_reg_8438 : maxes_3);

assign select_ln185_fu_5920_p3 = ((icmp_ln185_fu_5915_p2[0:0] === 1'b1) ? add_ln178_1_reg_8420 : maxes_0);

assign select_ln203_fu_5904_p3 = ((tmp_last_V_fu_5899_p2[0:0] === 1'b1) ? 32'd1023 : global_iteration_loa_reg_6121);

assign select_ln216_fu_3132_p3 = ((icmp_ln216_fu_3126_p2[0:0] === 1'b1) ? 8'd0 : add_ln215_fu_3120_p2);

assign sext_ln166_11_fu_3800_p1 = $signed(sub_ln166_13_fu_3794_p2);

assign sext_ln166_13_fu_3827_p1 = $signed(sub_ln166_14_fu_3821_p2);

assign sext_ln166_14_fu_3843_p1 = $signed(sub_ln166_16_fu_3837_p2);

assign sext_ln166_15_fu_3881_p1 = $signed(add_ln166_1_fu_3875_p2);

assign sext_ln166_16_fu_3925_p1 = $signed(sub_ln166_18_fu_3919_p2);

assign sext_ln166_17_fu_3935_p1 = $signed(sub_ln166_19_reg_8002);

assign sext_ln166_18_fu_3944_p1 = $signed(sub_ln166_20_fu_3938_p2);

assign sext_ln166_19_fu_3948_p1 = grp_fu_6070_p3;

assign sext_ln166_1_fu_3583_p1 = $signed(sub_ln166_1_fu_3577_p2);

assign sext_ln166_20_fu_3974_p1 = $signed(sub_ln166_63_fu_3968_p2);

assign sext_ln166_21_fu_3998_p1 = $signed(sub_ln166_21_fu_3993_p2);

assign sext_ln166_22_fu_4734_p1 = $signed(sub_ln166_22_reg_8161);

assign sext_ln166_23_fu_4049_p1 = $signed(sub_ln166_23_fu_4043_p2);

assign sext_ln166_24_fu_4059_p1 = $signed(sub_ln166_24_fu_4053_p2);

assign sext_ln166_25_fu_4113_p1 = $signed(sub_ln166_25_fu_4107_p2);

assign sext_ln166_26_fu_4132_p1 = $signed(sub_ln166_26_reg_8035);

assign sext_ln166_27_fu_4141_p1 = $signed(sub_ln166_27_fu_4135_p2);

assign sext_ln166_28_fu_4187_p1 = $signed(sub_ln166_64_fu_4181_p2);

assign sext_ln166_29_fu_4778_p1 = $signed(sub_ln166_29_fu_4772_p2);

assign sext_ln166_2_fu_3608_p1 = $signed(sub_ln166_2_fu_3602_p2);

assign sext_ln166_30_fu_4785_p1 = $signed(sub_ln166_30_reg_8171);

assign sext_ln166_31_fu_4263_p1 = $signed(sub_ln166_33_fu_4257_p2);

assign sext_ln166_32_fu_4273_p1 = $signed(sub_ln166_34_fu_4267_p2);

assign sext_ln166_34_fu_4804_p1 = $signed(sub_ln166_36_reg_8181);

assign sext_ln166_36_fu_4834_p1 = $signed(sub_ln166_39_fu_4829_p2);

assign sext_ln166_37_fu_4311_p1 = $signed(add_ln166_14_fu_4306_p2);

assign sext_ln166_38_fu_4336_p1 = $signed(add_ln166_17_fu_4330_p2);

assign sext_ln166_39_fu_4838_p1 = $signed(add_ln166_18_reg_8186);

assign sext_ln166_3_fu_3629_p1 = $signed(sub_ln166_3_fu_3623_p2);

assign sext_ln166_40_fu_4367_p1 = $signed(sub_ln166_40_fu_4361_p2);

assign sext_ln166_41_fu_4852_p1 = $signed(sub_ln166_42_reg_8191);

assign sext_ln166_42_fu_4879_p1 = $signed(sub_ln166_43_fu_4873_p2);

assign sext_ln166_43_fu_4900_p1 = $signed(sub_ln166_44_fu_4894_p2);

assign sext_ln166_44_fu_4389_p1 = $signed(add_ln166_19_fu_4383_p2);

assign sext_ln166_45_fu_4399_p1 = $signed(add_ln166_20_fu_4393_p2);

assign sext_ln166_46_fu_4403_p1 = add_ln166_21_reg_8120;

assign sext_ln166_47_fu_4412_p1 = $signed(add_ln166_22_fu_4406_p2);

assign sext_ln166_49_fu_4472_p1 = $signed(sub_ln166_46_fu_4466_p2);

assign sext_ln166_50_fu_4528_p1 = $signed(sub_ln166_48_fu_4522_p2);

assign sext_ln166_51_fu_5024_p1 = $signed(sub_ln166_50_fu_5018_p2);

assign sext_ln166_52_fu_5034_p1 = $signed(sub_ln166_51_fu_5028_p2);

assign sext_ln166_53_fu_5055_p1 = $signed(sub_ln166_52_fu_5049_p2);

assign sext_ln166_54_fu_5064_p1 = $signed(sub_ln166_53_fu_5059_p2);

assign sext_ln166_56_fu_5133_p1 = $signed(mul_ln166_9_reg_8255);

assign sext_ln166_57_fu_5153_p1 = $signed(sub_ln166_56_fu_5147_p2);

assign sext_ln166_58_fu_5162_p1 = $signed(sub_ln166_57_fu_5157_p2);

assign sext_ln166_59_fu_5185_p1 = $signed(sub_ln166_68_fu_5180_p2);

assign sext_ln166_5_fu_3674_p1 = $signed(sub_ln166_5_fu_3668_p2);

assign sext_ln166_61_fu_5223_p1 = $signed(sub_ln166_69_fu_5217_p2);

assign sext_ln166_63_fu_5259_p1 = $signed(sub_ln166_58_fu_5253_p2);

assign sext_ln166_64_fu_5297_p1 = $signed(sub_ln166_59_fu_5291_p2);

assign sext_ln166_65_fu_5329_p1 = $signed(sub_ln166_60_fu_5323_p2);

assign sext_ln166_66_fu_5339_p1 = $signed(sub_ln166_61_fu_5333_p2);

assign sext_ln166_67_fu_5363_p1 = $signed(sub_ln166_71_fu_5357_p2);

assign sext_ln166_6_fu_3712_p1 = $signed(sub_ln166_7_fu_3706_p2);

assign sext_ln166_7_fu_3736_p1 = $signed(sub_ln166_8_fu_3730_p2);

assign sext_ln166_8_fu_3767_p1 = $signed(sub_ln166_10_fu_3761_p2);

assign sext_ln166_9_fu_3221_p1 = sub_ln166_11_fu_3215_p2;

assign sext_ln166_fu_3558_p1 = $signed(sub_ln166_fu_3552_p2);

assign sext_ln178_10_fu_5761_p1 = $signed(add_ln178_23_reg_8345);

assign sext_ln178_11_fu_5451_p1 = $signed(add_ln178_25_reg_8315);

assign sext_ln178_12_fu_5459_p1 = $signed(add_ln178_26_fu_5454_p2);

assign sext_ln178_13_fu_5463_p1 = add_ln178_27_reg_8146;

assign sext_ln178_14_fu_5472_p1 = $signed(add_ln178_28_fu_5466_p2);

assign sext_ln178_15_fu_5770_p1 = $signed(add_ln178_29_reg_8350);

assign sext_ln178_16_fu_4694_p1 = $signed(add_ln178_30_fu_4688_p2);

assign sext_ln178_17_fu_4698_p1 = $signed(grp_fu_6061_p3);

assign sext_ln178_18_fu_5482_p1 = $signed(add_ln178_32_reg_8320);

assign sext_ln178_19_fu_5499_p1 = $signed(add_ln178_35_fu_5494_p2);

assign sext_ln178_1_fu_5743_p1 = $signed(add_ln178_9_reg_8335);

assign sext_ln178_20_fu_5773_p1 = $signed(add_ln178_36_reg_8355);

assign sext_ln178_21_fu_5527_p1 = grp_fu_6087_p3;

assign sext_ln178_22_fu_5785_p1 = $signed(add_ln178_42_reg_8365);

assign sext_ln178_23_fu_5794_p1 = $signed(add_ln178_50_reg_8370);

assign sext_ln178_24_fu_5803_p1 = $signed(add_ln178_51_fu_5797_p2);

assign sext_ln178_25_fu_5813_p1 = $signed(add_ln178_54_reg_8375);

assign sext_ln178_26_fu_5619_p1 = $signed(add_ln178_56_fu_5613_p2);

assign sext_ln178_27_fu_5816_p1 = $signed(add_ln178_57_reg_8380);

assign sext_ln178_28_fu_5825_p1 = $signed(add_ln178_59_reg_8385);

assign sext_ln178_29_fu_5828_p1 = add_ln178_60_reg_8151;

assign sext_ln178_2_fu_5746_p1 = $signed(add_ln178_11_reg_8340);

assign sext_ln178_30_fu_5846_p1 = $signed(add_ln178_65_fu_5840_p2);

assign sext_ln178_31_fu_5662_p1 = $signed(add_ln178_67_fu_5656_p2);

assign sext_ln178_32_fu_5856_p1 = $signed(add_ln178_68_reg_8395);

assign sext_ln178_33_fu_5677_p1 = $signed(add_ln178_69_fu_5672_p2);

assign sext_ln178_34_fu_5687_p1 = $signed(add_ln178_70_fu_5681_p2);

assign sext_ln178_35_fu_5859_p1 = $signed(add_ln178_72_reg_8400);

assign sext_ln178_36_fu_5868_p1 = $signed(add_ln178_74_reg_8405);

assign sext_ln178_37_fu_5871_p1 = $signed(add_ln178_75_reg_8410);

assign sext_ln178_38_fu_5880_p1 = $signed(add_ln178_80_reg_8415);

assign sext_ln178_39_fu_5889_p1 = $signed(add_ln178_81_fu_5883_p2);

assign sext_ln178_3_fu_5391_p1 = $signed(add_ln178_14_reg_8295);

assign sext_ln178_4_fu_5394_p1 = $signed(add_ln178_15_reg_8300);

assign sext_ln178_5_fu_5409_p1 = $signed(add_ln178_17_fu_5403_p2);

assign sext_ln178_6_fu_5413_p1 = $signed(add_ln178_18_reg_8305);

assign sext_ln178_7_fu_5422_p1 = $signed(add_ln178_19_fu_5416_p2);

assign sext_ln178_8_fu_5426_p1 = $signed(add_ln178_20_reg_8310);

assign sext_ln178_9_fu_5435_p1 = $signed(add_ln178_21_fu_5429_p2);

assign sext_ln178_fu_5740_p1 = $signed(add_ln178_6_reg_8290);

assign shl_ln166_10_fu_3203_p3 = {{tmp_3_fu_3180_p8}, {1'd0}};

assign shl_ln166_11_fu_3783_p3 = {{tmp_3_reg_7956}, {2'd0}};

assign shl_ln166_12_fu_3810_p3 = {{tmp_4_reg_7972}, {3'd0}};

assign shl_ln166_13_fu_3847_p3 = {{tmp_4_reg_7972}, {4'd0}};

assign shl_ln166_14_fu_3858_p3 = {{tmp_4_reg_7972}, {1'd0}};

assign shl_ln166_15_fu_4719_p3 = {{tmp_5_reg_7981}, {2'd0}};

assign shl_ln166_16_fu_3908_p3 = {{tmp_5_reg_7981}, {3'd0}};

assign shl_ln166_17_fu_3260_p3 = {{tmp_6_fu_3248_p8}, {2'd0}};

assign shl_ln166_18_fu_3978_p3 = {{tmp_7_reg_8007}, {4'd0}};

assign shl_ln166_19_fu_4002_p3 = {{tmp_7_reg_8007}, {2'd0}};

assign shl_ln166_1_fu_3562_p3 = {{tmp_reg_7931}, {1'd0}};

assign shl_ln166_20_fu_4028_p3 = {{tmp_8_reg_8018}, {2'd0}};

assign shl_ln166_21_fu_4063_p3 = {{tmp_8_reg_8018}, {3'd0}};

assign shl_ln166_22_fu_4096_p3 = {{tmp_8_reg_8018}, {4'd0}};

assign shl_ln166_23_fu_3316_p3 = {{tmp_9_fu_3305_p8}, {2'd0}};

assign shl_ln166_24_fu_4145_p3 = {{tmp_9_reg_8028}, {3'd0}};

assign shl_ln166_25_fu_4156_p3 = {{tmp_9_reg_8028}, {1'd0}};

assign shl_ln166_26_fu_4170_p3 = {{tmp_s_reg_8040}, {3'd0}};

assign shl_ln166_27_fu_4740_p3 = {{tmp_s_reg_8040}, {1'd0}};

assign shl_ln166_28_fu_4755_p3 = {{tmp_s_reg_8040}, {4'd0}};

assign shl_ln166_29_fu_4788_p3 = {{tmp_10_reg_8049}, {1'd0}};

assign shl_ln166_2_fu_3587_p3 = {{tmp_reg_7931}, {2'd0}};

assign shl_ln166_30_fu_4196_p3 = {{tmp_11_reg_8065}, {1'd0}};

assign shl_ln166_31_fu_3403_p3 = {{tmp_12_fu_3392_p8}, {1'd0}};

assign shl_ln166_32_fu_4246_p3 = {{tmp_12_reg_8081}, {2'd0}};

assign shl_ln166_33_fu_3415_p3 = {{tmp_12_fu_3392_p8}, {3'd0}};

assign shl_ln166_34_fu_3449_p3 = {{tmp_13_fu_3437_p8}, {4'd0}};

assign shl_ln166_35_fu_4807_p3 = {{tmp_13_reg_8093}, {3'd0}};

assign shl_ln166_36_fu_3461_p3 = {{tmp_13_fu_3437_p8}, {1'd0}};

assign shl_ln166_37_fu_4818_p3 = {{tmp_13_reg_8093}, {2'd0}};

assign shl_ln166_38_fu_4291_p3 = {{tmp_14_reg_8106}, {1'd0}};

assign shl_ln166_39_fu_4346_p3 = {{tmp_14_reg_8106}, {3'd0}};

assign shl_ln166_3_fu_3612_p3 = {{tmp_reg_7931}, {4'd0}};

assign shl_ln166_40_fu_4841_p3 = {{tmp_14_reg_8106}, {2'd0}};

assign shl_ln166_41_fu_4858_p3 = {{tmp_15_reg_8113}, {3'd0}};

assign shl_ln166_42_fu_4883_p3 = {{tmp_15_reg_8113}, {1'd0}};

assign shl_ln166_43_fu_4931_p3 = {{tmp_16_reg_8196}, {3'd0}};

assign shl_ln166_44_fu_4948_p3 = {{tmp_17_reg_8204}, {3'd0}};

assign shl_ln166_45_fu_4969_p3 = {{tmp_17_reg_8204}, {2'd0}};

assign shl_ln166_46_fu_4455_p3 = {{tmp_18_reg_8125}, {2'd0}};

assign shl_ln166_47_fu_4482_p3 = {{tmp_18_reg_8125}, {1'd0}};

assign shl_ln166_48_fu_4510_p3 = {{tmp_19_fu_4499_p8}, {3'd0}};

assign shl_ln166_49_fu_4532_p3 = {{tmp_19_fu_4499_p8}, {1'd0}};

assign shl_ln166_4_fu_3636_p3 = {{tmp_1_reg_7940}, {3'd0}};

assign shl_ln166_50_fu_5003_p3 = {{tmp_19_reg_8223}, {2'd0}};

assign shl_ln166_51_fu_5038_p3 = {{tmp_19_reg_8223}, {4'd0}};

assign shl_ln166_52_fu_5071_p3 = {{tmp_20_reg_8236}, {1'd0}};

assign shl_ln166_53_fu_5092_p3 = {{tmp_20_reg_8236}, {4'd0}};

assign shl_ln166_54_fu_5136_p3 = {{tmp_21_reg_8244}, {3'd0}};

assign shl_ln166_55_fu_5189_p3 = {{tmp_22_reg_8133}, {2'd0}};

assign shl_ln166_56_fu_5227_p3 = {{tmp_23_reg_8260}, {2'd0}};

assign shl_ln166_57_fu_5242_p3 = {{tmp_23_reg_8260}, {4'd0}};

assign shl_ln166_58_fu_5269_p3 = {{tmp_24_reg_8269}, {4'd0}};

assign shl_ln166_59_fu_5280_p3 = {{tmp_24_reg_8269}, {1'd0}};

assign shl_ln166_5_fu_3647_p3 = {{tmp_1_reg_7940}, {1'd0}};

assign shl_ln166_60_fu_5301_p3 = {{tmp_24_reg_8269}, {3'd0}};

assign shl_ln166_61_fu_5312_p3 = {{tmp_24_reg_8269}, {2'd0}};

assign shl_ln166_6_fu_3684_p3 = {{tmp_1_reg_7940}, {4'd0}};

assign shl_ln166_7_fu_3695_p3 = {{tmp_1_reg_7940}, {2'd0}};

assign shl_ln166_8_fu_3719_p3 = {{tmp_2_reg_7949}, {3'd0}};

assign shl_ln166_9_fu_3740_p3 = {{tmp_2_reg_7949}, {1'd0}};

assign shl_ln166_s_fu_3191_p3 = {{tmp_3_fu_3180_p8}, {3'd0}};

assign shl_ln_fu_3541_p3 = {{tmp_reg_7931}, {3'd0}};

assign sub_ln166_10_fu_3761_p2 = (zext_ln166_16_fu_3726_p1 - zext_ln166_17_fu_3747_p1);

assign sub_ln166_11_fu_3215_p2 = (zext_ln166_21_fu_3211_p1 - zext_ln166_20_fu_3199_p1);

assign sub_ln166_12_fu_3774_p2 = (zext_ln166_20_reg_7962 - zext_ln166_19_fu_3771_p1);

assign sub_ln166_13_fu_3794_p2 = (zext_ln166_22_fu_3790_p1 - zext_ln166_3_fu_3569_p1);

assign sub_ln166_14_fu_3821_p2 = (12'd0 - zext_ln166_25_fu_3817_p1);

assign sub_ln166_15_fu_3831_p2 = ($signed(sext_ln166_13_fu_3827_p1) - $signed(zext_ln166_24_fu_3807_p1));

assign sub_ln166_16_fu_3837_p2 = (zext_ln166_25_fu_3817_p1 - zext_ln166_23_fu_3804_p1);

assign sub_ln166_17_fu_3869_p2 = (zext_ln166_27_fu_3865_p1 - zext_ln166_26_fu_3854_p1);

assign sub_ln166_18_fu_3919_p2 = (zext_ln166_33_fu_3915_p1 - zext_ln166_29_fu_3888_p1);

assign sub_ln166_19_fu_3272_p2 = (11'd0 - zext_ln166_36_fu_3268_p1);

assign sub_ln166_1_fu_3577_p2 = ($signed(sext_ln166_fu_3558_p1) - $signed(zext_ln166_4_fu_3573_p1));

assign sub_ln166_20_fu_3938_p2 = ($signed(sext_ln166_17_fu_3935_p1) - $signed(zext_ln166_35_fu_3932_p1));

assign sub_ln166_21_fu_3993_p2 = (zext_ln166_40_fu_3989_p1 - zext_ln166_38_reg_8013);

assign sub_ln166_22_fu_4013_p2 = ($signed(sext_ln166_15_fu_3881_p1) - $signed(zext_ln166_39_fu_3985_p1));

assign sub_ln166_23_fu_4043_p2 = (11'd0 - zext_ln166_46_fu_4039_p1);

assign sub_ln166_24_fu_4053_p2 = ($signed(sext_ln166_23_fu_4049_p1) - $signed(zext_ln166_44_fu_4025_p1));

assign sub_ln166_25_fu_4107_p2 = (zext_ln166_49_fu_4103_p1 - zext_ln166_45_fu_4035_p1);

assign sub_ln166_26_fu_3328_p2 = (11'd0 - zext_ln166_51_fu_3324_p1);

assign sub_ln166_27_fu_4135_p2 = ($signed(sext_ln166_26_fu_4132_p1) - $signed(zext_ln166_50_fu_4129_p1));

assign sub_ln166_28_fu_4766_p2 = (zext_ln166_59_fu_4762_p1 - zext_ln166_58_fu_4751_p1);

assign sub_ln166_29_fu_4772_p2 = (zext_ln166_59_fu_4762_p1 - zext_ln166_54_fu_4737_p1);

assign sub_ln166_2_fu_3602_p2 = (zext_ln166_7_fu_3598_p1 - zext_ln166_1_fu_3538_p1);

assign sub_ln166_30_fu_4191_p2 = (add_ln166_7_fu_4090_p2 - zext_ln166_60_reg_8054);

assign sub_ln166_31_fu_4799_p2 = (add_ln166_9_reg_8166 - zext_ln166_62_fu_4795_p1);

assign sub_ln166_32_fu_4207_p2 = (add_ln166_4_fu_3951_p2 - zext_ln166_64_fu_4203_p1);

assign sub_ln166_33_fu_4257_p2 = (11'd0 - zext_ln166_69_fu_4253_p1);

assign sub_ln166_34_fu_4267_p2 = ($signed(sext_ln166_31_fu_4263_p1) - $signed(zext_ln166_67_fu_4243_p1));

assign sub_ln166_35_fu_3427_p2 = (zext_ln166_70_fu_3423_p1 - zext_ln166_68_fu_3411_p1);

assign sub_ln166_36_fu_4277_p2 = (zext_ln166_69_fu_4253_p1 - zext_ln166_66_fu_4240_p1);

assign sub_ln166_37_fu_4286_p2 = (zext_ln166_72_reg_8100 - zext_ln166_71_fu_4283_p1);

assign sub_ln166_38_fu_3473_p2 = (zext_ln166_74_fu_3469_p1 - zext_ln166_72_fu_3457_p1);

assign sub_ln166_39_fu_4829_p2 = (zext_ln166_75_fu_4825_p1 - zext_ln166_72_reg_8100);

assign sub_ln166_3_fu_3623_p2 = (zext_ln166_8_fu_3619_p1 - zext_ln166_6_fu_3594_p1);

assign sub_ln166_40_fu_4361_p2 = (12'd0 - zext_ln166_80_fu_4357_p1);

assign sub_ln166_42_fu_4377_p2 = (add_ln166_13_fu_4234_p2 - zext_ln166_79_fu_4353_p1);

assign sub_ln166_43_fu_4873_p2 = (12'd0 - zext_ln166_85_fu_4869_p1);

assign sub_ln166_44_fu_4894_p2 = ($signed(sext_ln166_42_fu_4879_p1) - $signed(zext_ln166_86_fu_4890_p1));

assign sub_ln166_45_fu_4963_p2 = ($signed(sext_ln166_39_fu_4838_p1) - $signed(zext_ln166_95_fu_4959_p1));

assign sub_ln166_46_fu_4466_p2 = (zext_ln166_100_fu_4462_p1 - zext_ln166_99_fu_4452_p1);

assign sub_ln166_47_fu_4493_p2 = (add_ln166_23_fu_4416_p2 - zext_ln166_101_fu_4489_p1);

assign sub_ln166_48_fu_4522_p2 = (12'd0 - zext_ln166_104_fu_4518_p1);

assign sub_ln166_4_fu_3658_p2 = (zext_ln166_12_fu_3654_p1 - zext_ln166_11_fu_3643_p1);

assign sub_ln166_50_fu_5018_p2 = (11'd0 - zext_ln166_107_fu_5014_p1);

assign sub_ln166_51_fu_5028_p2 = ($signed(sext_ln166_51_fu_5024_p1) - $signed(zext_ln166_103_fu_5000_p1));

assign sub_ln166_52_fu_5049_p2 = (zext_ln166_108_fu_5045_p1 - zext_ln166_106_fu_5010_p1);

assign sub_ln166_53_fu_5059_p2 = ($signed(sext_ln166_50_reg_8231) - $signed(zext_ln166_102_fu_4997_p1));

assign sub_ln166_54_fu_5086_p2 = (sub_ln166_45_fu_4963_p2 - zext_ln166_111_fu_5082_p1);

assign sub_ln166_55_fu_5103_p2 = (zext_ln166_110_fu_5078_p1 - zext_ln166_112_fu_5099_p1);

assign sub_ln166_56_fu_5147_p2 = (12'd0 - zext_ln166_116_fu_5143_p1);

assign sub_ln166_57_fu_5157_p2 = ($signed(sext_ln166_57_fu_5153_p1) - $signed(zext_ln166_115_reg_8250));

assign sub_ln166_58_fu_5253_p2 = (zext_ln166_126_fu_5249_p1 - zext_ln166_125_fu_5238_p1);

assign sub_ln166_59_fu_5291_p2 = (zext_ln166_129_fu_5276_p1 - zext_ln166_130_fu_5287_p1);

assign sub_ln166_5_fu_3668_p2 = (12'd0 - zext_ln166_11_fu_3643_p1);

assign sub_ln166_60_fu_5323_p2 = (11'd0 - zext_ln166_132_fu_5319_p1);

assign sub_ln166_61_fu_5333_p2 = ($signed(sext_ln166_65_fu_5329_p1) - $signed(zext_ln166_128_fu_5266_p1));

assign sub_ln166_62_fu_3902_p2 = (zext_ln166_28_fu_3885_p1 - zext_ln166_32_fu_3898_p1);

assign sub_ln166_63_fu_3968_p2 = (zext_ln166_34_fu_3929_p1 - zext_ln166_37_fu_3964_p1);

assign sub_ln166_64_fu_4181_p2 = (zext_ln166_55_fu_4167_p1 - zext_ln166_56_fu_4177_p1);

assign sub_ln166_65_fu_4921_p2 = (zext_ln166_89_fu_4907_p1 - zext_ln166_90_fu_4917_p1);

assign sub_ln166_66_fu_4991_p2 = (zext_ln166_93_fu_4945_p1 - zext_ln166_97_fu_4987_p1);

assign sub_ln166_67_fu_5124_p2 = (zext_ln166_109_fu_5068_p1 - zext_ln166_113_fu_5120_p1);

assign sub_ln166_68_fu_5180_p2 = (zext_ln166_118_reg_8140 - zext_ln166_119_fu_5176_p1);

assign sub_ln166_69_fu_5217_p2 = (zext_ln166_122_fu_5203_p1 - zext_ln166_123_fu_5213_p1);

assign sub_ln166_6_fu_3678_p2 = ($signed(sext_ln166_5_fu_3674_p1) - $signed(zext_ln166_10_fu_3633_p1));

assign sub_ln166_70_fu_4632_p2 = (zext_ln166_134_fu_4616_p1 - zext_ln166_135_fu_4628_p1);

assign sub_ln166_71_fu_5357_p2 = (zext_ln166_133_fu_5343_p1 - zext_ln166_136_fu_5353_p1);

assign sub_ln166_7_fu_3706_p2 = (zext_ln166_13_fu_3691_p1 - zext_ln166_14_fu_3702_p1);

assign sub_ln166_8_fu_3730_p2 = (12'd0 - zext_ln166_16_fu_3726_p1);

assign sub_ln166_9_fu_3755_p2 = ($signed(sext_ln166_7_fu_3736_p1) - $signed(zext_ln166_18_fu_3751_p1));

assign sub_ln166_fu_3552_p2 = (12'd0 - zext_ln166_2_fu_3548_p1);

assign tmp_26_fu_2882_p4 = {{global_iteration_loa_reg_6121[31:11]}};

assign tmp_27_fu_3891_p3 = {{tmp_5_reg_7981}, {4'd0}};

assign tmp_28_fu_3957_p3 = {{tmp_6_reg_7995}, {4'd0}};

assign tmp_29_fu_2975_p3 = global_iteration_loa_reg_6121[32'd1];

assign tmp_30_fu_4910_p3 = {{tmp_16_reg_8196}, {2'd0}};

assign tmp_31_fu_4980_p3 = {{tmp_17_reg_8204}, {4'd0}};

assign tmp_32_fu_5113_p3 = {{tmp_20_reg_8236}, {2'd0}};

assign tmp_33_fu_5169_p3 = {{tmp_22_reg_8133}, {4'd0}};

assign tmp_34_fu_5206_p3 = {{tmp_23_reg_8260}, {3'd0}};

assign tmp_35_fu_4620_p3 = {{tmp_25_fu_4604_p8}, {4'd0}};

assign tmp_36_fu_5346_p3 = {{tmp_25_reg_8279}, {3'd0}};

assign tmp_last_V_fu_5899_p2 = ((global_iteration_loa_reg_6121 == 32'd263167) ? 1'b1 : 1'b0);

assign trunc_ln114_1_fu_2139_p1 = ap_sig_allocacmp_global_iteration_loa[9:0];

assign trunc_ln114_fu_2135_p1 = ap_sig_allocacmp_global_iteration_loa[1:0];

assign trunc_ln122_1_fu_2245_p1 = write_row_offset[2:0];

assign trunc_ln122_2_fu_2279_p1 = select_ln125_1_fu_2261_p3[1:0];

assign trunc_ln122_3_fu_2427_p1 = select_ln125_3_fu_2420_p3[1:0];

assign trunc_ln122_4_fu_2461_p1 = select_ln125_5_fu_2453_p3[1:0];

assign trunc_ln122_5_fu_2580_p1 = select_ln125_7_fu_2572_p3[1:0];

assign trunc_ln122_6_fu_2649_p1 = select_ln125_9_fu_2643_p3[1:0];

assign trunc_ln122_7_fu_2673_p1 = select_ln125_11_fu_2665_p3[1:0];

assign trunc_ln122_8_fu_2727_p1 = select_ln125_13_fu_2720_p3[1:0];

assign trunc_ln122_fu_2241_p1 = channel_idx[1:0];

assign trunc_ln148_fu_2897_p1 = global_iteration_loa_reg_6121[0:0];

assign trunc_ln155_fu_2990_p1 = read_row_offset[2:0];

assign trunc_ln166_fu_3388_p1 = mul_ln166_5_fu_3382_p2[11:0];

assign trunc_ln681_1_fu_2353_p1 = in_1_TDATA[7:0];

assign trunc_ln681_fu_2193_p1 = in_0_TDATA[7:0];

assign zext_ln122_1_fu_2383_p1 = select_ln125_fu_2377_p3;

assign zext_ln122_2_fu_2526_p1 = select_ln125_2_fu_2520_p3;

assign zext_ln122_3_fu_2611_p1 = select_ln125_4_reg_6717;

assign zext_ln122_4_fu_2683_p1 = select_ln125_6_reg_6825;

assign zext_ln122_5_fu_2778_p1 = select_ln125_8_reg_6927;

assign zext_ln122_6_fu_2810_p1 = select_ln125_10_reg_7028;

assign zext_ln122_7_fu_2855_p1 = select_ln125_12_reg_7110;

assign zext_ln122_fu_2215_p1 = write_col_offset;

assign zext_ln148_fu_2904_p1 = trunc_ln148_fu_2897_p1;

assign zext_ln155_1_fu_2982_p1 = tmp_29_fu_2975_p3;

assign zext_ln155_2_fu_2986_p1 = tmp_29_fu_2975_p3;

assign zext_ln155_3_fu_3080_p1 = or_ln_fu_3072_p3;

assign zext_ln155_4_fu_3084_p1 = or_ln_fu_3072_p3;

assign zext_ln155_fu_2914_p1 = local_col_index_fu_2908_p2;

assign zext_ln166_100_fu_4462_p1 = shl_ln166_46_fu_4455_p3;

assign zext_ln166_101_fu_4489_p1 = shl_ln166_47_fu_4482_p3;

assign zext_ln166_102_fu_4997_p1 = tmp_19_reg_8223;

assign zext_ln166_103_fu_5000_p1 = tmp_19_reg_8223;

assign zext_ln166_104_fu_4518_p1 = shl_ln166_48_fu_4510_p3;

assign zext_ln166_105_fu_4540_p1 = shl_ln166_49_fu_4532_p3;

assign zext_ln166_106_fu_5010_p1 = shl_ln166_50_fu_5003_p3;

assign zext_ln166_107_fu_5014_p1 = shl_ln166_50_fu_5003_p3;

assign zext_ln166_108_fu_5045_p1 = shl_ln166_51_fu_5038_p3;

assign zext_ln166_109_fu_5068_p1 = tmp_20_reg_8236;

assign zext_ln166_10_fu_3633_p1 = tmp_1_reg_7940;

assign zext_ln166_110_fu_5078_p1 = shl_ln166_52_fu_5071_p3;

assign zext_ln166_111_fu_5082_p1 = shl_ln166_52_fu_5071_p3;

assign zext_ln166_112_fu_5099_p1 = shl_ln166_53_fu_5092_p3;

assign zext_ln166_113_fu_5120_p1 = tmp_32_fu_5113_p3;

assign zext_ln166_114_fu_5130_p1 = tmp_21_reg_8244;

assign zext_ln166_115_fu_4572_p1 = tmp_21_fu_4561_p8;

assign zext_ln166_116_fu_5143_p1 = shl_ln166_54_fu_5136_p3;

assign zext_ln166_117_fu_5166_p1 = tmp_22_reg_8133;

assign zext_ln166_118_fu_3534_p1 = tmp_22_fu_3522_p8;

assign zext_ln166_119_fu_5176_p1 = tmp_33_fu_5169_p3;

assign zext_ln166_11_fu_3643_p1 = shl_ln166_4_fu_3636_p3;

assign zext_ln166_120_fu_5196_p1 = shl_ln166_55_fu_5189_p3;

assign zext_ln166_122_fu_5203_p1 = tmp_23_reg_8260;

assign zext_ln166_123_fu_5213_p1 = tmp_34_fu_5206_p3;

assign zext_ln166_124_fu_5234_p1 = shl_ln166_56_fu_5227_p3;

assign zext_ln166_125_fu_5238_p1 = shl_ln166_56_fu_5227_p3;

assign zext_ln166_126_fu_5249_p1 = shl_ln166_57_fu_5242_p3;

assign zext_ln166_127_fu_5263_p1 = tmp_24_reg_8269;

assign zext_ln166_128_fu_5266_p1 = tmp_24_reg_8269;

assign zext_ln166_129_fu_5276_p1 = shl_ln166_58_fu_5269_p3;

assign zext_ln166_12_fu_3654_p1 = shl_ln166_5_fu_3647_p3;

assign zext_ln166_130_fu_5287_p1 = shl_ln166_59_fu_5280_p3;

assign zext_ln166_131_fu_5308_p1 = shl_ln166_60_fu_5301_p3;

assign zext_ln166_132_fu_5319_p1 = shl_ln166_61_fu_5312_p3;

assign zext_ln166_133_fu_5343_p1 = tmp_25_reg_8279;

assign zext_ln166_134_fu_4616_p1 = tmp_25_fu_4604_p8;

assign zext_ln166_135_fu_4628_p1 = tmp_35_fu_4620_p3;

assign zext_ln166_136_fu_5353_p1 = tmp_36_fu_5346_p3;

assign zext_ln166_13_fu_3691_p1 = shl_ln166_6_fu_3684_p3;

assign zext_ln166_14_fu_3702_p1 = shl_ln166_7_fu_3695_p3;

assign zext_ln166_15_fu_3716_p1 = tmp_2_reg_7949;

assign zext_ln166_16_fu_3726_p1 = shl_ln166_8_fu_3719_p3;

assign zext_ln166_17_fu_3747_p1 = shl_ln166_9_fu_3740_p3;

assign zext_ln166_18_fu_3751_p1 = shl_ln166_9_fu_3740_p3;

assign zext_ln166_19_fu_3771_p1 = tmp_3_reg_7956;

assign zext_ln166_1_fu_3538_p1 = tmp_reg_7931;

assign zext_ln166_20_fu_3199_p1 = shl_ln166_s_fu_3191_p3;

assign zext_ln166_21_fu_3211_p1 = shl_ln166_10_fu_3203_p3;

assign zext_ln166_22_fu_3790_p1 = shl_ln166_11_fu_3783_p3;

assign zext_ln166_23_fu_3804_p1 = tmp_4_reg_7972;

assign zext_ln166_24_fu_3807_p1 = tmp_4_reg_7972;

assign zext_ln166_25_fu_3817_p1 = shl_ln166_12_fu_3810_p3;

assign zext_ln166_26_fu_3854_p1 = shl_ln166_13_fu_3847_p3;

assign zext_ln166_27_fu_3865_p1 = shl_ln166_14_fu_3858_p3;

assign zext_ln166_28_fu_3885_p1 = tmp_5_reg_7981;

assign zext_ln166_29_fu_3888_p1 = tmp_5_reg_7981;

assign zext_ln166_2_fu_3548_p1 = shl_ln_fu_3541_p3;

assign zext_ln166_30_fu_4726_p1 = shl_ln166_15_fu_4719_p3;

assign zext_ln166_31_fu_4730_p1 = shl_ln166_15_fu_4719_p3;

assign zext_ln166_32_fu_3898_p1 = tmp_27_fu_3891_p3;

assign zext_ln166_33_fu_3915_p1 = shl_ln166_16_fu_3908_p3;

assign zext_ln166_34_fu_3929_p1 = tmp_6_reg_7995;

assign zext_ln166_35_fu_3932_p1 = tmp_6_reg_7995;

assign zext_ln166_36_fu_3268_p1 = shl_ln166_17_fu_3260_p3;

assign zext_ln166_37_fu_3964_p1 = tmp_28_fu_3957_p3;

assign zext_ln166_38_fu_3289_p1 = tmp_7_fu_3278_p8;

assign zext_ln166_39_fu_3985_p1 = shl_ln166_18_fu_3978_p3;

assign zext_ln166_3_fu_3569_p1 = shl_ln166_1_fu_3562_p3;

assign zext_ln166_40_fu_3989_p1 = shl_ln166_18_fu_3978_p3;

assign zext_ln166_41_fu_4009_p1 = shl_ln166_19_fu_4002_p3;

assign zext_ln166_42_fu_4019_p1 = tmp_8_reg_8018;

assign zext_ln166_43_fu_4022_p1 = tmp_8_reg_8018;

assign zext_ln166_44_fu_4025_p1 = tmp_8_reg_8018;

assign zext_ln166_45_fu_4035_p1 = shl_ln166_20_fu_4028_p3;

assign zext_ln166_46_fu_4039_p1 = shl_ln166_20_fu_4028_p3;

assign zext_ln166_47_fu_4070_p1 = shl_ln166_21_fu_4063_p3;

assign zext_ln166_48_fu_4086_p1 = add_ln166_6_fu_4080_p2;

assign zext_ln166_49_fu_4103_p1 = shl_ln166_22_fu_4096_p3;

assign zext_ln166_4_fu_3573_p1 = shl_ln166_1_fu_3562_p3;

assign zext_ln166_50_fu_4129_p1 = tmp_9_reg_8028;

assign zext_ln166_51_fu_3324_p1 = shl_ln166_23_fu_3316_p3;

assign zext_ln166_52_fu_4152_p1 = shl_ln166_24_fu_4145_p3;

assign zext_ln166_53_fu_4163_p1 = shl_ln166_25_fu_4156_p3;

assign zext_ln166_54_fu_4737_p1 = tmp_s_reg_8040;

assign zext_ln166_55_fu_4167_p1 = tmp_s_reg_8040;

assign zext_ln166_56_fu_4177_p1 = shl_ln166_26_fu_4170_p3;

assign zext_ln166_57_fu_4747_p1 = shl_ln166_27_fu_4740_p3;

assign zext_ln166_58_fu_4751_p1 = shl_ln166_27_fu_4740_p3;

assign zext_ln166_59_fu_4762_p1 = shl_ln166_28_fu_4755_p3;

assign zext_ln166_5_fu_2930_p1 = add_ln166_fu_2924_p2;

assign zext_ln166_60_fu_3357_p1 = tmp_10_fu_3346_p8;

assign zext_ln166_61_fu_4782_p1 = mul_ln166_4_reg_8059;

assign zext_ln166_62_fu_4795_p1 = shl_ln166_29_fu_4788_p3;

assign zext_ln166_64_fu_4203_p1 = shl_ln166_30_fu_4196_p3;

assign zext_ln166_65_fu_4230_p1 = add_ln166_12_fu_4224_p2;

assign zext_ln166_66_fu_4240_p1 = tmp_12_reg_8081;

assign zext_ln166_67_fu_4243_p1 = tmp_12_reg_8081;

assign zext_ln166_68_fu_3411_p1 = shl_ln166_31_fu_3403_p3;

assign zext_ln166_69_fu_4253_p1 = shl_ln166_32_fu_4246_p3;

assign zext_ln166_6_fu_3594_p1 = shl_ln166_2_fu_3587_p3;

assign zext_ln166_70_fu_3423_p1 = shl_ln166_33_fu_3415_p3;

assign zext_ln166_71_fu_4283_p1 = tmp_13_reg_8093;

assign zext_ln166_72_fu_3457_p1 = shl_ln166_34_fu_3449_p3;

assign zext_ln166_73_fu_4814_p1 = shl_ln166_35_fu_4807_p3;

assign zext_ln166_74_fu_3469_p1 = shl_ln166_36_fu_3461_p3;

assign zext_ln166_75_fu_4825_p1 = shl_ln166_37_fu_4818_p3;

assign zext_ln166_76_fu_4298_p1 = shl_ln166_38_fu_4291_p3;

assign zext_ln166_77_fu_4302_p1 = shl_ln166_38_fu_4291_p3;

assign zext_ln166_78_fu_4326_p1 = add_ln166_16_fu_4321_p2;

assign zext_ln166_79_fu_4353_p1 = shl_ln166_39_fu_4346_p3;

assign zext_ln166_7_fu_3598_p1 = shl_ln166_2_fu_3587_p3;

assign zext_ln166_80_fu_4357_p1 = shl_ln166_39_fu_4346_p3;

assign zext_ln166_81_fu_4848_p1 = shl_ln166_40_fu_4841_p3;

assign zext_ln166_83_fu_4855_p1 = tmp_15_reg_8113;

assign zext_ln166_84_fu_4865_p1 = shl_ln166_41_fu_4858_p3;

assign zext_ln166_85_fu_4869_p1 = shl_ln166_41_fu_4858_p3;

assign zext_ln166_86_fu_4890_p1 = shl_ln166_42_fu_4883_p3;

assign zext_ln166_87_fu_4904_p1 = tmp_16_reg_8196;

assign zext_ln166_89_fu_4907_p1 = tmp_16_reg_8196;

assign zext_ln166_8_fu_3619_p1 = shl_ln166_3_fu_3612_p3;

assign zext_ln166_90_fu_4917_p1 = tmp_30_fu_4910_p3;

assign zext_ln166_92_fu_4942_p1 = tmp_17_reg_8204;

assign zext_ln166_93_fu_4945_p1 = tmp_17_reg_8204;

assign zext_ln166_94_fu_4955_p1 = shl_ln166_44_fu_4948_p3;

assign zext_ln166_95_fu_4959_p1 = shl_ln166_44_fu_4948_p3;

assign zext_ln166_96_fu_4976_p1 = shl_ln166_45_fu_4969_p3;

assign zext_ln166_97_fu_4987_p1 = tmp_31_fu_4980_p3;

assign zext_ln166_99_fu_4452_p1 = tmp_18_reg_8125;

assign zext_ln166_9_fu_2943_p1 = add_ln166_2_fu_2937_p2;

assign zext_ln166_fu_2918_p1 = local_col_index_fu_2908_p2;

assign zext_ln178_10_fu_5641_p1 = add_ln178_63_fu_5635_p2;

assign zext_ln178_11_fu_5837_p1 = add_ln178_64_reg_8390;

assign zext_ln178_12_fu_5721_p1 = add_ln178_78_fu_5715_p2;

assign zext_ln178_13_fu_5731_p1 = add_ln178_79_fu_5725_p2;

assign zext_ln178_1_fu_5490_p1 = add_ln178_33_fu_5485_p2;

assign zext_ln178_2_fu_5509_p1 = add_ln178_38_reg_8325;

assign zext_ln178_3_fu_5782_p1 = add_ln178_39_reg_8360;

assign zext_ln178_4_fu_5523_p1 = add_ln178_40_fu_5518_p2;

assign zext_ln178_5_fu_5548_p1 = add_ln178_45_fu_5542_p2;

assign zext_ln178_6_fu_5564_p1 = add_ln178_47_fu_5558_p2;

assign zext_ln178_7_fu_5568_p1 = add_ln178_48_reg_8330;

assign zext_ln178_8_fu_5577_p1 = add_ln178_49_fu_5571_p2;

assign zext_ln178_9_fu_5598_p1 = add_ln178_53_fu_5592_p2;

assign zext_ln178_fu_4643_p1 = add_ln178_2_fu_4638_p2;

always @ (posedge ap_clk) begin
    zext_ln166_reg_7199[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln166_5_reg_7229[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln166_9_reg_7263[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln166_20_reg_7962[2:0] <= 3'b000;
    zext_ln166_20_reg_7962[11] <= 1'b0;
    sext_ln166_9_reg_7967[0] <= 1'b0;
    sub_ln166_19_reg_8002[1:0] <= 2'b00;
    zext_ln166_38_reg_8013[12:8] <= 5'b00000;
    sub_ln166_26_reg_8035[1:0] <= 2'b00;
    zext_ln166_60_reg_8054[12:8] <= 5'b00000;
    zext_ln166_68_reg_8088[0] <= 1'b0;
    zext_ln166_68_reg_8088[11:9] <= 3'b000;
    zext_ln166_72_reg_8100[3:0] <= 4'b0000;
    zext_ln166_72_reg_8100[12] <= 1'b0;
    zext_ln166_118_reg_8140[12:8] <= 5'b00000;
    sub_ln166_22_reg_8161[0] <= 1'b0;
    sext_ln166_50_reg_8231[2:0] <= 3'b000;
    zext_ln166_115_reg_8250[12:8] <= 5'b00000;
    zext_ln166_134_reg_8285[12:8] <= 5'b00000;
    add_ln178_38_reg_8325[2:0] <= 3'b000;
    add_ln178_39_reg_8360[1:0] <= 2'b00;
end

endmodule //kernel
