# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do 1-frame_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {1-frame.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:03 on Dec 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." 1-frame.vo 
# -- Compiling module main
# -- Compiling module hard_block
# 
# Top level modules:
# 	main
# End time: 16:21:04 on Dec 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/Project\ 1-frame\ reg\ system/simulation/modelsim {C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:04 on Dec 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim" C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt 
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
# End time: 16:21:04 on Dec 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  main_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" main_vlg_tst 
# Start time: 16:21:04 on Dec 10,2021
# Loading work.main_vlg_tst
# Loading work.main
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt(44): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst/i1 File: 1-frame.vo
# ** Error: (vsim-3063) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt(44): Port 'f' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst/i1 File: 1-frame.vo
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt(44): [TFMPC] - Missing connection for port 'launch_5kV'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt(44): [TFMPC] - Missing connection for port 'launch_ex'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt(44): [TFMPC] - Missing connection for port 'EX_OUT'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/simulation/modelsim/main.vt(44): [TFMPC] - Missing connection for port 'OUT_5kv'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) 1-frame.vo(18167): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst/i1/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) 1-frame.vo(18167): [TFMPC] - Missing connection for port 'clk_dft'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./1-frame_run_msim_gate_verilog.do PAUSED at line 12
# End time: 16:21:20 on Dec 10,2021, Elapsed time: 0:00:16
# Errors: 1, Warnings: 7
