// Seed: 667674163
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_1[(-1)] = id_1;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output wand id_2,
    output supply0 id_3,
    output wire id_4,
    output wire id_5,
    output logic id_6,
    input uwire id_7,
    input uwire id_8
);
  localparam id_10 = 1;
  logic [7:0] id_11;
  initial begin : LABEL_0
    id_6 <= 1;
  end
  wire id_12;
  assign id_5 = 1 + id_11[1];
  module_0 modCall_1 (
      id_11,
      id_10,
      id_12
  );
  wire [1 : -1] id_13;
endmodule
