
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.441804                       # Number of seconds simulated
sim_ticks                                2441803779500                       # Number of ticks simulated
final_tick                               2441803779500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 179117                       # Simulator instruction rate (inst/s)
host_op_rate                                   179117                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4956810532                       # Simulator tick rate (ticks/s)
host_mem_usage                                 457456                       # Number of bytes of host memory used
host_seconds                                   492.62                       # Real time elapsed on the host
sim_insts                                    88236021                       # Number of instructions simulated
sim_ops                                      88236021                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        89096384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       183070528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         5952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          272172864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     89096384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      89096384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30405504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33237888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          1392131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2860477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            93                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4252701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        475086                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             519342                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           36487938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           74973480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            2438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             111463856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      36487938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36487938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12452067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1159956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13612023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12452067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          36487938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          74973480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1162393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125075878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4252701                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     519342                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4252701                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   519342                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              269858560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2314304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32876032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               272172864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33237888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  36161                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5637                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          154                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            296252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            305584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            175309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            186360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            228636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            190834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            227565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            197481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            316248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            313231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           323278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           296587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           298772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           325447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           250017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           284939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             39802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30125                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        46                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2441803706000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4252701                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               519342                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2903919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1007674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  237873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   61272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    5238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    122                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       992488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    305.022916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.690955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.944430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       379330     38.22%     38.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       257069     25.90%     64.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        83646      8.43%     72.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50444      5.08%     77.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37213      3.75%     81.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23446      2.36%     83.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18866      1.90%     85.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14929      1.50%     87.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       127545     12.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       992488                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     134.224677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5824.779435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        31413    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31414                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.352200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.193603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.378138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         31167     99.21%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            74      0.24%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            11      0.04%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            64      0.20%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             5      0.02%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             2      0.01%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.01%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             4      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            51      0.16%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31414                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  39783892998                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            118844017998                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                21082700000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9435.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28185.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       110.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    111.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3382896                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  354828                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.07                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     511689.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2173744070000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     81537040000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    186518328000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              2887390800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4615553880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1575461250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2518407375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            14102251800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            18785956800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1346045040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1982342160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        159486450240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        159486450240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        157027124025                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        162601849710                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1327336563750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1322446453500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1663761286905                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1672437013665                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           681.366893                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           684.919898                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             3947209                       # Transaction distribution
system.membus.trans_dist::ReadResp            3946875                       # Transaction distribution
system.membus.trans_dist::WriteReq              10294                       # Transaction distribution
system.membus.trans_dist::WriteResp             10294                       # Transaction distribution
system.membus.trans_dist::Writeback            475086                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              142                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             154                       # Transaction distribution
system.membus.trans_dist::ReadExReq            313482                       # Transaction distribution
system.membus.trans_dist::ReadExResp           313482                       # Transaction distribution
system.membus.trans_dist::BadAddressError          334                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      2784530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      2784530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        35132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6196348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio          668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6232148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9105492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2838336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2838336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     89096384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     89096384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        46281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    213476032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    213522313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               305457033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              384                       # Total snoops (count)
system.membus.snoop_fanout::samples           4772961                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4772961    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4772961                       # Request fanout histogram
system.membus.reqLayer0.occupancy            30826496                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10182262744                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              417000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46403264                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        13149678429                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy        26949513793                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.1                       # Layer utilization (%)
system.iocache.tags.replacements                44449                       # number of replacements
system.iocache.tags.tagsinuse                0.234858                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44449                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2405961583000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.234858                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.014679                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.014679                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400393                       # Number of tag accesses
system.iocache.tags.data_accesses              400393                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           26                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           26                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     32572604                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     32572604                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     32572604                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     32572604                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     32572604                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     32572604                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44282                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44282                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000587                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000587                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 155849.779904                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 155849.779904                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 155849.779904                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 155849.779904                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 155849.779904                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 155849.779904                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           428                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.511111                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          209                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          209                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          209                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     21676104                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     21676104                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3096882442                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3096882442                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     21676104                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     21676104                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     21676104                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     21676104                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999413                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999413                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 103713.416268                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 103713.416268                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69976.555540                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69976.555540                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 103713.416268                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 103713.416268                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 103713.416268                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 103713.416268                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                26916908                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22789473                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            605311                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             17870026                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10256299                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.393867                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1696847                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              39813                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17874207                       # DTB read hits
system.cpu.dtb.read_misses                      81226                       # DTB read misses
system.cpu.dtb.read_acv                           223                       # DTB read access violations
system.cpu.dtb.read_accesses                  1207760                       # DTB read accesses
system.cpu.dtb.write_hits                     8674490                       # DTB write hits
system.cpu.dtb.write_misses                     12966                       # DTB write misses
system.cpu.dtb.write_acv                          525                       # DTB write access violations
system.cpu.dtb.write_accesses                  410331                       # DTB write accesses
system.cpu.dtb.data_hits                     26548697                       # DTB hits
system.cpu.dtb.data_misses                      94192                       # DTB misses
system.cpu.dtb.data_acv                           748                       # DTB access violations
system.cpu.dtb.data_accesses                  1618091                       # DTB accesses
system.cpu.itb.fetch_hits                     2168694                       # ITB hits
system.cpu.itb.fetch_misses                     26682                       # ITB misses
system.cpu.itb.fetch_acv                          639                       # ITB acv
system.cpu.itb.fetch_accesses                 2195376                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        361935022                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           57011904                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      119860156                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    26916908                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11953146                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     211210239                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1780102                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                       2083                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                59992                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1214322                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles       437914                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          916                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  15683499                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                443455                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                      13                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          270827434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.442570                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.591720                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                245870037     90.78%     90.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2842539      1.05%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3599548      1.33%     93.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2034856      0.75%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4999466      1.85%     95.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1179849      0.44%     96.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1888320      0.70%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   815628      0.30%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7597191      2.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            270827434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.074369                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.331165                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 42324162                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             209699366                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  13876377                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4112414                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 815114                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               916774                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 75386                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              107316049                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                211355                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 815114                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 44060441                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               151790014                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       39606098                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  15901162                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              18654603                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              104142800                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                236493                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                8227198                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1826575                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6154551                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            75081667                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             133824534                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        133624875                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            185495                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              65825209                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9256450                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1957421                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         314386                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  27765462                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18071104                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9081427                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2276722                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1579199                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   97698605                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2663599                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  95743109                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             81059                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        11538370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5752746                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        1684710                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     270827434                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.353521                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.036936                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           228486254     84.37%     84.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            20182748      7.45%     91.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8052154      2.97%     94.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4880553      1.80%     96.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4771430      1.76%     98.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2201101      0.81%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1347692      0.50%     99.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              606999      0.22%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              298503      0.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       270827434                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  363241     21.75%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      4      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     21.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 799692     47.89%     69.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                506784     30.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8385      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              67027449     70.01%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               159995      0.17%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     70.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               85879      0.09%     70.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4191      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18537778     19.36%     89.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8845255      9.24%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            1074177      1.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               95743109                       # Type of FU issued
system.cpu.iq.rate                           0.264531                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1669721                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017440                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          463198472                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         111521673                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     93368962                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              865959                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             412761                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       403381                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               96942984                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  461461                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           880540                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2221928                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3099                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        34465                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       875502                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        20094                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        761257                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 815114                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               133830761                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               3753125                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           102303586                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            189982                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18071104                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9081427                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2158435                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 444128                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               2661938                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          34465                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         258894                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       562272                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               821166                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              94972919                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17986125                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            770189                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1941382                       # number of nop insts executed
system.cpu.iew.exec_refs                     26690475                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 15709632                       # Number of branches executed
system.cpu.iew.exec_stores                    8704350                       # Number of stores executed
system.cpu.iew.exec_rate                     0.262403                       # Inst execution rate
system.cpu.iew.wb_sent                       93986367                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      93772343                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  49977590                       # num instructions producing a value
system.cpu.iew.wb_consumers                  68486954                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.259086                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.729739                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        12379183                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          978889                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            765678                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    268703178                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.334292                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.233287                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    236665103     88.08%     88.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14650294      5.45%     93.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6011341      2.24%     95.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2853594      1.06%     96.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2030151      0.76%     97.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1203987      0.45%     98.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       582969      0.22%     98.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       692630      0.26%     98.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4013109      1.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    268703178                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             89825393                       # Number of instructions committed
system.cpu.commit.committedOps               89825393                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       24055101                       # Number of memory references committed
system.cpu.commit.loads                      15849176                       # Number of loads committed
system.cpu.commit.membars                      387936                       # Number of memory barriers committed
system.cpu.commit.branches                   14762009                       # Number of branches committed
system.cpu.commit.fp_insts                     393315                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  86856483                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1390469                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1597756      1.78%      1.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         62394232     69.46%     71.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          153004      0.17%     71.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          84983      0.09%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           4191      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16237112     18.08%     89.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8279942      9.22%     98.80% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       1074173      1.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          89825393                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4013109                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    366596048                       # The number of ROB reads
system.cpu.rob.rob_writes                   206532312                       # The number of ROB writes
system.cpu.timesIdled                         1302687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        91107588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                   4521672538                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    88236021                       # Number of Instructions Simulated
system.cpu.committedOps                      88236021                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.101896                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.101896                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.243790                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.243790                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                125939299                       # number of integer regfile reads
system.cpu.int_regfile_writes                69962100                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    183572                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   183863                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2400964                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1132388                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7481                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7481                       # Transaction distribution
system.iobus.trans_dist::WriteReq               54524                       # Transaction distribution
system.iobus.trans_dist::WriteResp              54550                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           26                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5538                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20508                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1906                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        35132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  124062                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        22152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10254                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7604                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        46281                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2883921                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5417000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              223000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15170000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1889000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398858810                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24838000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45149736                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements           1391586                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.975524                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14130574                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1391586                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.154294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       59561214500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   508.975524                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.994093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32759383                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32759383                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     14175252                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14175252                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14175252                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14175252                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14175252                       # number of overall hits
system.cpu.icache.overall_hits::total        14175252                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1508240                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1508240                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1508240                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1508240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1508240                       # number of overall misses
system.cpu.icache.overall_misses::total       1508240                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  78876142430                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  78876142430                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  78876142430                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  78876142430                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  78876142430                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  78876142430                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15683492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15683492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15683492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15683492                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15683492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15683492                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.096167                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.096167                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.096167                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.096167                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.096167                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.096167                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52296.811137                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52296.811137                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52296.811137                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52296.811137                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52296.811137                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52296.811137                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        20780                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               397                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.342569                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       115841                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       115841                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       115841                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       115841                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       115841                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       115841                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1392399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1392399                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1392399                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1392399                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1392399                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1392399                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  69310353060                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  69310353060                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  69310353060                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  69310353060                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  69310353060                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  69310353060                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.088781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.088781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.088781                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.088781                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.088781                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.088781                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49777.652139                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49777.652139                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49777.652139                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49777.652139                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49777.652139                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49777.652139                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           2859309                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.949771                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18619494                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2859309                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.511886                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          27733750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.949771                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          846                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51939879                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51939879                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     12203259                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12203259                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5927554                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5927554                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       231145                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       231145                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       280288                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       280288                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      18130813                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18130813                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     18130813                       # number of overall hits
system.cpu.dcache.overall_hits::total        18130813                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3888369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3888369                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1981726                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1981726                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        27348                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        27348                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           12                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      5870095                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5870095                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5870095                       # number of overall misses
system.cpu.dcache.overall_misses::total       5870095                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 201555831416                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 201555831416                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 116320628640                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 116320628640                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   1620748998                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1620748998                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        62488                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        62488                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 317876460056                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 317876460056                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 317876460056                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 317876460056                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16091628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16091628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7909280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7909280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       258493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       258493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       280300                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       280300                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     24000908                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24000908                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     24000908                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24000908                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.241639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.241639                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.250557                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.250557                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.105798                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105798                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000043                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000043                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.244578                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.244578                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.244578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.244578                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51835.572040                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51835.572040                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 58696.625386                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58696.625386                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 59263.894910                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 59263.894910                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data  5207.333333                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total  5207.333333                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54151.842527                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54151.842527                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54151.842527                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54151.842527                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7909162                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1384                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            286319                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.623602                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   106.461538                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       475086                       # number of writebacks
system.cpu.dcache.writebacks::total            475086                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1353556                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1353556                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1677066                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1677066                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         5868                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         5868                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      3030622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3030622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      3030622                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3030622                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2534813                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2534813                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       304660                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       304660                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        21480                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        21480                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data           12                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2839473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2839473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2839473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2839473                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 123609449304                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 123609449304                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  17862840235                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17862840235                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   1197033251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1197033251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        12012                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        12012                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 141472289539                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 141472289539                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 141472289539                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 141472289539                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1343699500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1343699500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data   1958668998                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   1958668998                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   3302368498                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3302368498                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.157524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.157524                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.038519                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038519                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.083097                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083097                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000043                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.118307                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.118307                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.118307                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.118307                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48764.721226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48764.721226                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58632.049613                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58632.049613                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 55727.804981                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55727.804981                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         1001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         1001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49823.431862                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49823.431862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49823.431862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49823.431862                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7129                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     235304                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    82044     40.23%     40.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     120      0.06%     40.28% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2444      1.20%     41.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  119350     58.52%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               203958                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     80507     49.22%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      120      0.07%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2444      1.49%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    80507     49.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                163578                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2347882997500     96.15%     96.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               127307000      0.01%     96.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               991724000      0.04%     96.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             92800154000      3.80%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2441802182500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981266                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.674545                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.802018                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          8      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         33      8.94%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          7      1.90%     13.01% # number of syscalls executed
system.cpu.kern.syscall::6                         45     12.20%     25.20% # number of syscalls executed
system.cpu.kern.syscall::12                         1      0.27%     25.47% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.27%     25.75% # number of syscalls executed
system.cpu.kern.syscall::17                        18      4.88%     30.62% # number of syscalls executed
system.cpu.kern.syscall::19                        11      2.98%     33.60% # number of syscalls executed
system.cpu.kern.syscall::20                         6      1.63%     35.23% # number of syscalls executed
system.cpu.kern.syscall::23                         4      1.08%     36.31% # number of syscalls executed
system.cpu.kern.syscall::24                         8      2.17%     38.48% # number of syscalls executed
system.cpu.kern.syscall::33                        12      3.25%     41.73% # number of syscalls executed
system.cpu.kern.syscall::41                         2      0.54%     42.28% # number of syscalls executed
system.cpu.kern.syscall::45                        62     16.80%     59.08% # number of syscalls executed
system.cpu.kern.syscall::47                         8      2.17%     61.25% # number of syscalls executed
system.cpu.kern.syscall::48                        10      2.71%     63.96% # number of syscalls executed
system.cpu.kern.syscall::54                        12      3.25%     67.21% # number of syscalls executed
system.cpu.kern.syscall::58                         2      0.54%     67.75% # number of syscalls executed
system.cpu.kern.syscall::59                         7      1.90%     69.65% # number of syscalls executed
system.cpu.kern.syscall::71                        63     17.07%     86.72% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.36%     88.08% # number of syscalls executed
system.cpu.kern.syscall::74                        18      4.88%     92.95% # number of syscalls executed
system.cpu.kern.syscall::87                         2      0.54%     93.50% # number of syscalls executed
system.cpu.kern.syscall::90                         3      0.81%     94.31% # number of syscalls executed
system.cpu.kern.syscall::92                         9      2.44%     96.75% # number of syscalls executed
system.cpu.kern.syscall::97                         2      0.54%     97.29% # number of syscalls executed
system.cpu.kern.syscall::98                         2      0.54%     97.83% # number of syscalls executed
system.cpu.kern.syscall::132                        4      1.08%     98.92% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.54%     99.46% # number of syscalls executed
system.cpu.kern.syscall::147                        2      0.54%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    369                       # number of syscalls executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4493      2.11%      2.12% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.15% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.15% # number of callpals executed
system.cpu.kern.callpal::swpipl                195342     91.89%     94.04% # number of callpals executed
system.cpu.kern.callpal::rdps                    5795      2.73%     96.77% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.77% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.77% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.78% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.78% # number of callpals executed
system.cpu.kern.callpal::rti                     6051      2.85%     99.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  562      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      239      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 212579                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6676                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1969                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2374                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2033                      
system.cpu.kern.mode_good::user                  1969                      
system.cpu.kern.mode_good::idle                    64                      
system.cpu.kern.mode_switch_good::kernel     0.304524                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.026959                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.368999                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       137730776500      5.64%      5.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4855145000      0.20%      5.84% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2299216253000     94.16%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4494                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007226                       # Number of seconds simulated
sim_ticks                                  7225595000                       # Number of ticks simulated
final_tick                               2449029374500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3253496                       # Simulator instruction rate (inst/s)
host_op_rate                                  3253495                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              246654017                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460528                       # Number of bytes of host memory used
host_seconds                                    29.29                       # Real time elapsed on the host
sim_insts                                    95309314                       # Number of instructions simulated
sim_ops                                      95309314                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3641984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5076480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8718464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3641984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3641984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3351936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4199808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            56906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            79320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              136226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         52374                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65622                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          504039321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          702569131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1206608452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     504039321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        504039321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       463897575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide      117342862                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            581240438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       463897575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         504039321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         702569131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide      117342862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1787848890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      136226                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65622                       # Number of write requests accepted
system.mem_ctrls.readBursts                    136226                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65622                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8582848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  135616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4158528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8718464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4199808                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2119                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   630                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           31                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4783                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7225609000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                136226                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65622                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     29                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.896625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.958482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.933665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17180     37.33%     37.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12925     28.09%     65.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4936     10.73%     76.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2501      5.43%     81.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1573      3.42%     85.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1004      2.18%     87.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          876      1.90%     89.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          512      1.11%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4510      9.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46017                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.363116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.939556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.009658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           3600     89.60%     89.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          258      6.42%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           79      1.97%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           37      0.92%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           16      0.40%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            7      0.17%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            8      0.20%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            6      0.15%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4018                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.171478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.137533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.685715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3850     95.82%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           132      3.29%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            20      0.50%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             6      0.15%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4018                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2440785500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4955291750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  670535000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18200.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36950.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1187.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       575.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1206.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    581.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    99347                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   53721                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      35797.28                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      941988000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       241280000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      6042358750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3052486080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4798301760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1665543000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2618121000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            14610031800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19324180200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1569533760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2180008080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        159958393920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        159958393920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        161168926995                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        166814474040                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1328038779000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1323086544750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1670063694555                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1678780023750                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           681.930017                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           685.489119                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               94574                       # Transaction distribution
system.membus.trans_dist::ReadResp              94574                       # Transaction distribution
system.membus.trans_dist::WriteReq               1729                       # Transaction distribution
system.membus.trans_dist::WriteResp              1729                       # Transaction distribution
system.membus.trans_dist::Writeback             52374                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              31                       # Transaction distribution
system.membus.trans_dist::ReadExReq             45415                       # Transaction distribution
system.membus.trans_dist::ReadExResp            45415                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       113826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       113826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        10888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       211076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       221964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 362320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3641984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3641984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8428416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8435225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12925081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               48                       # Total snoops (count)
system.membus.snoop_fanout::samples            201939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  201939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              201939                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8796497                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           752549999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13655902                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          536292316                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy          742678962                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             10.3                       # Layer utilization (%)
system.iocache.tags.replacements                13282                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13282                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119554                       # Number of tag accesses
system.iocache.tags.data_accesses              119554                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           34                       # number of demand (read+write) misses
system.iocache.demand_misses::total                34                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           34                       # number of overall misses
system.iocache.overall_misses::total               34                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3522979                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3522979                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3522979                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3522979                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3522979                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3522979                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13250                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13250                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           34                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              34                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           34                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             34                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000151                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000151                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 103617.029412                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 103617.029412                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 103617.029412                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 103617.029412                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 103617.029412                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 103617.029412                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           34                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           34                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1754979                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1754979                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    960117941                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    960117941                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1754979                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1754979                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1754979                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1754979                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999849                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999849                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 51617.029412                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 51617.029412                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 72472.670667                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 72472.670667                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 51617.029412                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 51617.029412                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 51617.029412                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 51617.029412                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 1244490                       # Number of BP lookups
system.cpu.branchPred.condPredicted            971393                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             40320                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               889139                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  540165                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.751469                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  108449                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1764                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      1657058                       # DTB read hits
system.cpu.dtb.read_misses                      10319                       # DTB read misses
system.cpu.dtb.read_acv                            45                       # DTB read access violations
system.cpu.dtb.read_accesses                  1006991                       # DTB read accesses
system.cpu.dtb.write_hits                      864970                       # DTB write hits
system.cpu.dtb.write_misses                      4750                       # DTB write misses
system.cpu.dtb.write_acv                          108                       # DTB write access violations
system.cpu.dtb.write_accesses                  273127                       # DTB write accesses
system.cpu.dtb.data_hits                      2522028                       # DTB hits
system.cpu.dtb.data_misses                      15069                       # DTB misses
system.cpu.dtb.data_acv                           153                       # DTB access violations
system.cpu.dtb.data_accesses                  1280118                       # DTB accesses
system.cpu.itb.fetch_hits                      563836                       # ITB hits
system.cpu.itb.fetch_misses                     13361                       # ITB misses
system.cpu.itb.fetch_acv                          288                       # ITB acv
system.cpu.itb.fetch_accesses                  577197                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         14350453                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2889257                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        9320616                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1244490                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             648614                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6014739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  134736                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         21                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2885                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1729188                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         7793                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1127813                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 27982                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           10711372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.870161                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.247733                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9033608     84.34%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   115200      1.08%     85.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   162068      1.51%     86.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   128190      1.20%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   277811      2.59%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    94017      0.88%     91.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   105490      0.98%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    77463      0.72%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   717525      6.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10711372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.086721                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.649500                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2125702                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7114520                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1184262                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                224012                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  62876                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                81248                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4560                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                8599509                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 13424                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  62876                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2242493                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2487879                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        3296381                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1286546                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1335197                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8309673                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 24623                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 113181                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 577688                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 455738                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             6277665                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              11340588                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          9449919                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1888756                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5500596                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   777069                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             167819                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21179                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1514667                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1618610                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              904654                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            243522                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           151003                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7840239                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              181458                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7764485                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8172                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          912304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       462021                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         112678                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      10711372                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.724882                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.570311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7922639     73.96%     73.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1010563      9.43%     83.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              528622      4.94%     88.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              396435      3.70%     92.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              335570      3.13%     95.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              199627      1.86%     97.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              143718      1.34%     98.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               88934      0.83%     99.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               85264      0.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10711372                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22527      7.81%      7.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 13943      4.83%     12.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    14      0.00%     12.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   303      0.10%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                21922      7.60%     20.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                 64333     22.29%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 100047     34.67%     77.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 65517     22.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               553      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4215063     54.29%     54.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4163      0.05%     54.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     54.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              586698      7.56%     61.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               38542      0.50%     62.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                8561      0.11%     62.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             173719      2.24%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               35649      0.46%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1720940     22.16%     87.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              875981     11.28%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             104615      1.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7764485                       # Type of FU issued
system.cpu.iq.rate                           0.541062                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      288606                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.037170                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           23298961                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7311194                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6036778                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3238159                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1628133                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1496779                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6371263                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1681275                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            57408                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       201637                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          271                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         5386                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        65591                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3907                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        131920                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  62876                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1256049                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1126268                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8146191                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             17933                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1618610                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               904654                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             140125                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   8622                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1113610                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           5386                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          22134                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        35755                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                57889                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7706762                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1670896                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57723                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        124494                       # number of nop insts executed
system.cpu.iew.exec_refs                      2541529                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   806837                       # Number of branches executed
system.cpu.iew.exec_stores                     870633                       # Number of stores executed
system.cpu.iew.exec_rate                     0.537040                       # Inst execution rate
system.cpu.iew.wb_sent                        7562946                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7533557                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4219097                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5354572                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.524970                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.787943                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          941383                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           68780                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             53414                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10552465                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.679785                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.842177                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8447968     80.06%     80.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       857075      8.12%     88.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       308204      2.92%     91.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       177679      1.68%     92.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       134496      1.27%     94.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        68472      0.65%     94.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        58261      0.55%     95.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        65507      0.62%     95.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       434803      4.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10552465                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              7173403                       # Number of instructions committed
system.cpu.commit.committedOps                7173403                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2256036                       # Number of memory references committed
system.cpu.commit.loads                       1416973                       # Number of loads committed
system.cpu.commit.membars                       33979                       # Number of memory barriers committed
system.cpu.commit.branches                     743568                       # Number of branches committed
system.cpu.commit.fp_insts                    1464794                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6160535                       # Number of committed integer instructions.
system.cpu.commit.function_calls                86723                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       100662      1.40%      1.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3847178     53.63%     55.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3973      0.06%     55.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     55.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         576314      8.03%     63.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          38012      0.53%     63.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           7770      0.11%     63.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        168164      2.34%     66.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          35546      0.50%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1450952     20.23%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         840218     11.71%     98.54% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        104613      1.46%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7173403                       # Class of committed instruction
system.cpu.commit.bw_lim_events                434803                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     18172670                       # The number of ROB reads
system.cpu.rob.rob_writes                    16389214                       # The number of ROB writes
system.cpu.timesIdled                           48340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         3639081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                       100737                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                     7073293                       # Number of Instructions Simulated
system.cpu.committedOps                       7073293                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.028822                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.028822                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.492897                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.492897                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  8986264                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4527885                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1827865                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1358334                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2226079                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  95231                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3749                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3749                       # Transaction distribution
system.iobus.trans_dist::WriteReq               14975                       # Transaction distribution
system.iobus.trans_dist::WriteResp              14977                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          236                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          384                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1008                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10888                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4610                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          567                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6809                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   854953                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               167000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                30000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              336000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5821000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              819000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           119321822                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.7                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9159000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13322098                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.cpu.icache.tags.replacements             56903                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.868142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1064075                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             56903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.699805                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.868142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999742                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999742                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2312542                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2312542                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1064696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1064696                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1064696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1064696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1064696                       # number of overall hits
system.cpu.icache.overall_hits::total         1064696                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        63115                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         63115                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        63115                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          63115                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        63115                       # number of overall misses
system.cpu.icache.overall_misses::total         63115                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3460303793                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3460303793                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3460303793                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3460303793                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3460303793                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3460303793                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1127811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1127811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1127811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1127811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1127811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1127811                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.055962                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.055962                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.055962                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.055962                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.055962                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.055962                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54825.378959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54825.378959                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54825.378959                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54825.378959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54825.378959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54825.378959                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3235                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.916667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6195                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6195                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6195                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6195                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6195                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6195                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        56920                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        56920                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        56920                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        56920                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        56920                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        56920                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3000721680                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3000721680                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3000721680                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3000721680                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3000721680                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3000721680                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.050469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050469                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.050469                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050469                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.050469                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050469                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52718.230499                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52718.230499                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52718.230499                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52718.230499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52718.230499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52718.230499                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             79311                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.841362                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1921421                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             79311                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.226412                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.841362                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          853                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4709994                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4709994                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1369447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1369447                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       517092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         517092                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        18077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        18077                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        17263                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        17263                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1886539                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1886539                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1886539                       # number of overall hits
system.cpu.dcache.overall_hits::total         1886539                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        91011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         91011                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       301347                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       301347                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1098                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1098                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       392358                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         392358                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       392358                       # number of overall misses
system.cpu.dcache.overall_misses::total        392358                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5327686739                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5327686739                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  19084787137                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19084787137                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     73036000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     73036000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        10498                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        10498                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  24412473876                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24412473876                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  24412473876                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24412473876                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1460458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1460458                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       818439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       818439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        19175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        19175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        17265                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        17265                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2278897                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2278897                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2278897                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2278897                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.062317                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062317                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.368197                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.368197                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.057262                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057262                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000116                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000116                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.172170                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.172170                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.172170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.172170                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58538.931986                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58538.931986                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63331.598247                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63331.598247                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 66517.304189                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66517.304189                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         5249                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         5249                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62219.895799                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62219.895799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62219.895799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62219.895799                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1276511                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             44773                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.510732                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           37                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        52374                       # number of writebacks
system.cpu.dcache.writebacks::total             52374                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        57731                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        57731                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       255911                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       255911                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          465                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          465                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       313642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       313642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       313642                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       313642                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        33280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33280                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        45436                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45436                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          633                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          633                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        78716                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        78716                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        78716                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        78716                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2083634007                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2083634007                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2986110715                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2986110715                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     42084500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42084500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         2002                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         2002                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5069744722                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5069744722                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5069744722                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5069744722                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    734429000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    734429000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    326167500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    326167500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1060596500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1060596500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.022787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.055515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.055515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.033012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.033012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000116                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034541                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034541                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034541                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034541                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62609.194922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62609.194922                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65721.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65721.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 66484.202212                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66484.202212                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         1001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         1001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 64405.517582                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64405.517582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 64405.517582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64405.517582                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       63                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      17586                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     5014     45.05%     45.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      70      0.63%     45.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.06%     45.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    6038     54.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                11129                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5011     49.61%     49.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       70      0.69%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.07%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5012     49.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 10100                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5131369000     71.02%     71.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                61956000      0.86%     71.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 5396000      0.07%     71.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2026988000     28.05%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7225709000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999402                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.830076                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.907539                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      2.82%      2.82% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.23%      7.04% # number of syscalls executed
system.cpu.kern.syscall::4                         26     36.62%     43.66% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.23%     47.89% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.04%     54.93% # number of syscalls executed
system.cpu.kern.syscall::19                         2      2.82%     57.75% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.41%     59.15% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.23%     63.38% # number of syscalls executed
system.cpu.kern.syscall::48                         2      2.82%     66.20% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.41%     67.61% # number of syscalls executed
system.cpu.kern.syscall::59                         2      2.82%     70.42% # number of syscalls executed
system.cpu.kern.syscall::71                        17     23.94%     94.37% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.41%     95.77% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.41%     97.18% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.41%     98.59% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.41%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     71                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   255      1.96%      1.96% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.11%      2.07% # number of callpals executed
system.cpu.kern.callpal::swpipl                  9423     72.52%     74.59% # number of callpals executed
system.cpu.kern.callpal::rdps                     169      1.30%     75.89% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     75.90% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     75.92% # number of callpals executed
system.cpu.kern.callpal::rti                     1630     12.54%     88.46% # number of callpals executed
system.cpu.kern.callpal::callsys                 1109      8.53%     97.00% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.05%     97.05% # number of callpals executed
system.cpu.kern.callpal::rdunique                 382      2.94%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  12994                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1885                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1556                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1556                      
system.cpu.kern.mode_good::user                  1556                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.825464                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.904388                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5140215000     71.14%     71.14% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           2085494000     28.86%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      255                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004676                       # Number of seconds simulated
sim_ticks                                  4676245500                       # Number of ticks simulated
final_tick                               2453705620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6153092                       # Simulator instruction rate (inst/s)
host_op_rate                                  6153076                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              291100726                       # Simulator tick rate (ticks/s)
host_mem_usage                                 461552                       # Number of bytes of host memory used
host_seconds                                    16.06                       # Real time elapsed on the host
sim_insts                                    98842870                       # Number of instructions simulated
sim_ops                                      98842870                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         2750400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2083136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4833536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2750400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2750400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1243904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1981184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            42975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            32549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               75524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         19436                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              30956                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          588164159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          445471907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1033636066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     588164159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        588164159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       266004854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide      157664947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            423669801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       266004854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         588164159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         445471907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide      157664947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1457305866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       75526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      30956                       # Number of write requests accepted
system.mem_ctrls.readBursts                     75526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30956                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4794304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1973888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4833664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1981184                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    615                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   127                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           37                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2586                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4676304000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 75526                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30956                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     31                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.180763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.450729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.283555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10503     40.22%     40.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7460     28.56%     68.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2542      9.73%     78.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1253      4.80%     83.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          825      3.16%     86.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          555      2.13%     88.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          411      1.57%     90.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          340      1.30%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2228      8.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26117                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.468668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     11.914418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.559732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1558     82.04%     82.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          230     12.11%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           52      2.74%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           27      1.42%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           11      0.58%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.21%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            6      0.32%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            3      0.16%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.16%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1899                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.241180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.198710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.579228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          1795     94.52%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19            75      3.95%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            14      0.74%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             4      0.21%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             2      0.11%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.11%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.11%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             3      0.16%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1899                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1205753499                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2610334749                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  374555000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16095.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34845.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1025.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       422.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1033.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    423.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    54240                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25404                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.40                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      43916.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      807684750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       156260000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      3715585500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3142329120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4906198080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1714564500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2676993000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            14884311000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19634838600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1681112880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2268388800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        160264038480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        160264038480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        163723599450                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        169356277035                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1328605556250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1323664611000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1674015511680                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1682771344995                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           682.240040                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           685.808454                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               62975                       # Transaction distribution
system.membus.trans_dist::ReadResp              62973                       # Transaction distribution
system.membus.trans_dist::WriteReq               1515                       # Transaction distribution
system.membus.trans_dist::WriteResp              1515                       # Transaction distribution
system.membus.trans_dist::Writeback             19436                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               35                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              37                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15841                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15841                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        85980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        85980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        84608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        94104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 203153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2750400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2750400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5961                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3327040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3333001                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6820681                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               57                       # Total snoops (count)
system.membus.snoop_fanout::samples            106588                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  106588    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              106588                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7869498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           369654496                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11874412                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy          405188675                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          309827448                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.6                       # Layer utilization (%)
system.iocache.tags.replacements                11549                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11549                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103989                       # Number of tag accesses
system.iocache.tags.data_accesses              103989                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            6                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            6                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3004983                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3004983                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3004983                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3004983                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3004983                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3004983                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11526                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11526                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000521                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000521                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 103620.103448                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 103620.103448                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 103620.103448                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 103620.103448                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 103620.103448                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 103620.103448                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1496983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1496983                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    856635395                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    856635395                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1496983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1496983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1496983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1496983                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999479                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999479                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 51620.103448                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 51620.103448                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 74360.711372                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 74360.711372                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 51620.103448                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 51620.103448                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 51620.103448                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 51620.103448                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                  788320                       # Number of BP lookups
system.cpu.branchPred.condPredicted            567285                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             29211                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               554292                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  361114                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.148694                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   89491                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1590                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       800695                       # DTB read hits
system.cpu.dtb.read_misses                       5409                       # DTB read misses
system.cpu.dtb.read_acv                            48                       # DTB read access violations
system.cpu.dtb.read_accesses                   355773                       # DTB read accesses
system.cpu.dtb.write_hits                      499168                       # DTB write hits
system.cpu.dtb.write_misses                      1844                       # DTB write misses
system.cpu.dtb.write_acv                          104                       # DTB write access violations
system.cpu.dtb.write_accesses                  196219                       # DTB write accesses
system.cpu.dtb.data_hits                      1299863                       # DTB hits
system.cpu.dtb.data_misses                       7253                       # DTB misses
system.cpu.dtb.data_acv                           152                       # DTB access violations
system.cpu.dtb.data_accesses                   551992                       # DTB accesses
system.cpu.itb.fetch_hits                      297465                       # ITB hits
system.cpu.itb.fetch_misses                     10582                       # ITB misses
system.cpu.itb.fetch_acv                          294                       # ITB acv
system.cpu.itb.fetch_accesses                  308047                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          9270943                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1923544                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        4851214                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      788320                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             450605                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3055549                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   91054                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          1                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1672                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1465511                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         6163                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    685898                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19990                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6498046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.746565                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.038970                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5553580     85.47%     85.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74472      1.15%     86.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   105864      1.63%     88.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    99354      1.53%     89.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   158633      2.44%     92.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    66060      1.02%     93.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    83906      1.29%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    50732      0.78%     95.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   305445      4.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6498046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.085031                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.523271                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1541819                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4094008                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    729785                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 90511                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  41923                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                70494                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  3651                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                4533382                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 10550                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  41923                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1592208                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1418582                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2232995                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    767026                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                445312                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4400983                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6326                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  79351                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  26649                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 240594                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3117658                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               5636013                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5137151                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            497795                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2579401                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   538263                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              92912                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          10895                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    628165                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               824554                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              524041                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            179012                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            82450                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4096971                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              109412                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3955018                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3276                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          645945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       359608                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          69999                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6498046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.608647                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.376114                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4975772     76.57%     76.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              552170      8.50%     85.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              309812      4.77%     89.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              258707      3.98%     93.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              186038      2.86%     96.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              102818      1.58%     98.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               62784      0.97%     99.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               27403      0.42%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               22542      0.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6498046                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    9880      9.30%      9.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%      9.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1206      1.14%     10.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   155      0.15%     10.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   184      0.17%     10.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 7316      6.89%     17.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   228      0.21%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     17.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  52456     49.39%     67.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 34775     32.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1165      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2344384     59.28%     59.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4796      0.12%     59.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              112027      2.83%     62.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                7004      0.18%     62.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               12289      0.31%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              66055      1.67%     64.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                3474      0.09%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               840206     21.24%     85.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              505796     12.79%     98.54% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              57822      1.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3955018                       # Type of FU issued
system.cpu.iq.rate                           0.426604                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      106201                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.026852                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           13782667                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4375362                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3502126                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              734892                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             480434                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       353804                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3684500                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  375554                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            60452                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       141540                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          348                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3528                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        48502                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3350                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         39460                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  41923                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1004245                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                351138                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4301404                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             12033                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                824554                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               524041                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              81800                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5946                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                343297                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3528                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          13483                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        25048                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                38531                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3921772                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                808886                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33246                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         95021                       # number of nop insts executed
system.cpu.iew.exec_refs                      1310761                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   553301                       # Number of branches executed
system.cpu.iew.exec_stores                     501875                       # Number of stores executed
system.cpu.iew.exec_rate                     0.423018                       # Inst execution rate
system.cpu.iew.wb_sent                        3873443                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3855930                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2013119                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2652953                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.415916                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.758822                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          680235                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           39413                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             36146                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6386845                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.565056                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.605937                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5196253     81.36%     81.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       507594      7.95%     89.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       200989      3.15%     92.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       116584      1.83%     94.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        86321      1.35%     95.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        45711      0.72%     96.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        29977      0.47%     96.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        31426      0.49%     97.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       171990      2.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6386845                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3608927                       # Number of instructions committed
system.cpu.commit.committedOps                3608927                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1158553                       # Number of memory references committed
system.cpu.commit.loads                        683014                       # Number of loads committed
system.cpu.commit.membars                       21222                       # Number of memory barriers committed
system.cpu.commit.branches                     502741                       # Number of branches committed
system.cpu.commit.fp_insts                     314488                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   3299774                       # Number of committed integer instructions.
system.cpu.commit.function_calls                71713                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        76536      2.12%      2.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2110116     58.47%     60.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4627      0.13%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         100590      2.79%     63.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           5948      0.16%     63.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           9692      0.27%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         60175      1.67%     65.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           2688      0.07%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          704236     19.51%     85.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         476497     13.20%     98.40% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         57822      1.60%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3608927                       # Class of committed instruction
system.cpu.commit.bw_lim_events                171990                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     10468817                       # The number of ROB reads
system.cpu.rob.rob_writes                     8690082                       # The number of ROB writes
system.cpu.timesIdled                           36046                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2772897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        81549                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                     3533556                       # Number of Instructions Simulated
system.cpu.committedOps                       3533556                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.623686                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.623686                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.381143                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.381143                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4781695                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2551263                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    419401                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   287805                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  619595                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  49347                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3262                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3262                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13029                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13035                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            6                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23098                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23098                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32594                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          539                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4027                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5961                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   743473                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               144000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              343000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5095000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103761790                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               2.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7981000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11582588                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.cpu.icache.tags.replacements             42978                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.765608                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              638106                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42978                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.847271                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.765608                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999542                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999542                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1414797                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1414797                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       637930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          637930                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        637930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           637930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       637930                       # number of overall hits
system.cpu.icache.overall_hits::total          637930                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        47967                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         47967                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        47967                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          47967                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        47967                       # number of overall misses
system.cpu.icache.overall_misses::total         47967                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2593032167                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2593032167                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2593032167                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2593032167                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2593032167                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2593032167                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       685897                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       685897                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       685897                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       685897                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       685897                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       685897                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.069933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.069933                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.069933                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.069933                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.069933                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.069933                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54058.668814                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54058.668814                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54058.668814                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54058.668814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54058.668814                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54058.668814                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2630                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.055556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4962                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4962                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4962                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4962                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4962                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4962                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        43005                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        43005                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        43005                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        43005                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        43005                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        43005                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2241845074                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2241845074                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2241845074                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2241845074                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2241845074                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2241845074                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.062699                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062699                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.062699                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062699                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.062699                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062699                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52129.870341                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52129.870341                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52129.870341                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52129.870341                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52129.870341                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52129.870341                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             32516                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.256534                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1009191                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32516                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.036751                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.256534                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998297                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998297                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          862                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2387109                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2387109                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       644659                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          644659                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       347214                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         347214                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         9135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9135                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         8339                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8339                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        991873                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           991873                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       991873                       # number of overall hits
system.cpu.dcache.overall_hits::total          991873                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        49083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49083                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       117993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       117993                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          855                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          855                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       167076                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         167076                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       167076                       # number of overall misses
system.cpu.dcache.overall_misses::total        167076                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2902831236                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2902831236                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7330848332                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7330848332                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     54035250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     54035250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        10498                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        10498                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  10233679568                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10233679568                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  10233679568                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10233679568                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       693742                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       693742                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       465207                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       465207                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         9990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         8341                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8341                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1158949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1158949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1158949                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1158949                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.070751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.070751                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.253635                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.253635                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.085586                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.085586                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000240                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000240                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.144162                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.144162                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.144162                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.144162                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59141.275717                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59141.275717                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62129.518971                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62129.518971                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 63199.122807                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63199.122807                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         5249                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         5249                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 61251.643372                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61251.643372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 61251.643372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61251.643372                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       463241                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             17616                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.296605                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        19436                       # number of writebacks
system.cpu.dcache.writebacks::total             19436                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        32872                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32872                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       102120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       102120                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          355                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          355                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       134992                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       134992                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       134992                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       134992                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        16211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16211                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        15873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15873                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          500                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          500                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        32084                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32084                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        32084                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32084                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1014843260                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1014843260                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1031170235                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1031170235                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     30605750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     30605750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         2002                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         2002                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2046013495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2046013495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2046013495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2046013495                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    640151000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    640151000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    287249500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    287249500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    927400500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    927400500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.023367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.034120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.050050                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050050                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000240                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000240                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027684                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027684                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027684                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027684                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62602.138054                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62602.138054                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64963.789769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64963.789769                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 61211.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61211.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         1001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         1001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63770.524093                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63770.524093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63770.524093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63770.524093                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      10539                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3131     43.23%     43.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      66      0.91%     44.14% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.07%     44.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4041     55.79%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 7243                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3128     49.44%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       66      1.04%     50.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.08%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3128     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  6327                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2966491000     63.44%     63.44% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                57867000      1.24%     64.68% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 3614500      0.08%     64.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1648139500     35.25%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4676112000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999042                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.774066                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.873533                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.33%      3.33% # number of syscalls executed
system.cpu.kern.syscall::3                          3      5.00%      8.33% # number of syscalls executed
system.cpu.kern.syscall::4                         27     45.00%     53.33% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.00%     58.33% # number of syscalls executed
system.cpu.kern.syscall::17                         5      8.33%     66.67% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.33%     70.00% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.67%     71.67% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.00%     76.67% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.33%     80.00% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.67%     81.67% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.33%     85.00% # number of syscalls executed
system.cpu.kern.syscall::71                         5      8.33%     93.33% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.67%     95.00% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.67%     96.67% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.67%     98.33% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.67%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     60                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   238      3.04%      3.04% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.17%      3.20% # number of callpals executed
system.cpu.kern.callpal::swpipl                  6696     85.44%     88.64% # number of callpals executed
system.cpu.kern.callpal::rdps                     143      1.82%     90.47% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     90.49% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     90.52% # number of callpals executed
system.cpu.kern.callpal::rti                      476      6.07%     96.59% # number of callpals executed
system.cpu.kern.callpal::callsys                  125      1.59%     98.19% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.08%     98.26% # number of callpals executed
system.cpu.kern.callpal::rdunique                 135      1.72%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   7837                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               714                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 408                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 408                      
system.cpu.kern.mode_good::user                   408                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.571429                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.727273                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3782601000     80.89%     80.89% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            893511000     19.11%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      238                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006876                       # Number of seconds simulated
sim_ticks                                  6876398000                       # Number of ticks simulated
final_tick                               2460582018000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2627772                       # Simulator instruction rate (inst/s)
host_op_rate                                  2627772                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              163330145                       # Simulator tick rate (ticks/s)
host_mem_usage                                 461552                       # Number of bytes of host memory used
host_seconds                                    42.10                       # Real time elapsed on the host
sim_insts                                   110632355                       # Number of instructions simulated
sim_ops                                     110632355                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         2641088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2879936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5521408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2641088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2641088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1682112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2386624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            41267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            44999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               86272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         26283                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37291                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          384080154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          418814618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide           55843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             802950615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     384080154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        384080154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       244621094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide      102453639                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            347074733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       244621094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         384080154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         418814618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide      102509482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1150025348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       86272                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37291                       # Number of write requests accepted
system.mem_ctrls.readBursts                     86272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37291                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5486592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   34816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2382272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5521408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2386624                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    544                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    68                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2801                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        18                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6876398000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 86272                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37291                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   51635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     43                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    283.187043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.879900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.459200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10750     38.69%     38.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7620     27.42%     66.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2553      9.19%     75.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1392      5.01%     80.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1023      3.68%     83.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          598      2.15%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          485      1.75%     87.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          399      1.44%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2965     10.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27785                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.321289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.412890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1980     86.20%     86.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          195      8.49%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           64      2.79%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           30      1.31%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            7      0.30%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.22%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.09%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            3      0.13%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            4      0.17%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            2      0.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2297                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.205050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.170174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.410269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2144     93.34%     93.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      1.83%     95.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               68      2.96%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      0.91%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.30%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.13%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.09%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.09%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.04%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2297                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1317880750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2925280750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  428640000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15372.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34122.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       797.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       346.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    802.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    347.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    64074                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31089                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      55650.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     1300948500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       229580000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      5344730250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3238711560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5019802200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1767154125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2738979375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            15205632000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19982001000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1809002160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2381704560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        160713096960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        160713096960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        167134379985                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        172911015630                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1329738798750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1324671574500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1679606775540                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1688418174225                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           682.606087                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           686.187112                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               72539                       # Transaction distribution
system.membus.trans_dist::ReadResp              72538                       # Transaction distribution
system.membus.trans_dist::WriteReq               1470                       # Transaction distribution
system.membus.trans_dist::WriteResp              1470                       # Transaction distribution
system.membus.trans_dist::Writeback             26283                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              18                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16999                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16999                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        82548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        82548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       116317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       125717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 230315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2641088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2641088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5790                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      4562048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      4567838                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7913822                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               36                       # Total snoops (count)
system.membus.snoop_fanout::samples            123636                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  123636    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              123636                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7540497                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           441462999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11346172                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          388929185                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          427028470                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99404                       # Number of tag accesses
system.iocache.tags.data_accesses               99404                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           10                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           10                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3479734                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3479734                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3479734                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3479734                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3479734                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3479734                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11018                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11018                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000908                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000908                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 124276.214286                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124276.214286                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124276.214286                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124276.214286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124276.214286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124276.214286                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2018234                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2018234                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    817782199                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    817782199                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2018234                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2018234                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2018234                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2018234                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999092                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999092                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 72079.785714                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72079.785714                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 74289.807322                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 74289.807322                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 72079.785714                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 72079.785714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 72079.785714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 72079.785714                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 1852933                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1560264                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             72582                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1501195                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1293877                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.189802                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  127887                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1537                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2555394                       # DTB read hits
system.cpu.dtb.read_misses                       5167                       # DTB read misses
system.cpu.dtb.read_acv                            44                       # DTB read access violations
system.cpu.dtb.read_accesses                  2106585                       # DTB read accesses
system.cpu.dtb.write_hits                     1287712                       # DTB write hits
system.cpu.dtb.write_misses                      2002                       # DTB write misses
system.cpu.dtb.write_acv                          101                       # DTB write access violations
system.cpu.dtb.write_accesses                  974915                       # DTB write accesses
system.cpu.dtb.data_hits                      3843106                       # DTB hits
system.cpu.dtb.data_misses                       7169                       # DTB misses
system.cpu.dtb.data_acv                           145                       # DTB access violations
system.cpu.dtb.data_accesses                  3081500                       # DTB accesses
system.cpu.itb.fetch_hits                     1848658                       # ITB hits
system.cpu.itb.fetch_misses                     10346                       # ITB misses
system.cpu.itb.fetch_acv                          246                       # ITB acv
system.cpu.itb.fetch_accesses                 1859004                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         13676044                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3436266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14529532                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1852933                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1421764                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6065113                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  177876                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 2643                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1417900                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         5941                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          158                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2239572                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 25504                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           11016959                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.318833                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.436898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8131749     73.81%     73.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   106407      0.97%     74.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   263448      2.39%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   163308      1.48%     78.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   855968      7.77%     86.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   133919      1.22%     87.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   750438      6.81%     94.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    83566      0.76%     95.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   528156      4.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11016959                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.135487                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.062408                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2658552                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               5829302                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2049187                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                394511                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  85407                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               105208                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  3577                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               13845521                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 10280                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  85407                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2852320                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1779696                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2206646                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2234085                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1858805                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               13500081                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 42510                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 118994                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1318060                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 245189                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            10239956                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              18185130                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         14120337                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4063741                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9151039                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1088917                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              92402                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          10860                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2436761                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2646310                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1348933                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            963501                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           842432                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   12764680                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              108185                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12443357                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3216                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1057722                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       698941                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          68830                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      11016959                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.129473                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.587568                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6064210     55.04%     55.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1525809     13.85%     68.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1258663     11.42%     80.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1039947      9.44%     89.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              681194      6.18%     95.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              244329      2.22%     98.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              120881      1.10%     99.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               46734      0.42%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               35192      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11016959                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   10657      9.58%      9.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%      9.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      9.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                22098     19.87%     29.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   867      0.78%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     30.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  43986     39.56%     69.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 33582     30.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1034      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6915712     55.58%     55.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                52814      0.42%     56.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     56.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              774142      6.22%     62.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  22      0.00%     62.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               17304      0.14%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             700118      5.63%     68.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               25059      0.20%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2604751     20.93%     89.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1294462     10.40%     99.53% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              57938      0.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12443357                       # Type of FU issued
system.cpu.iq.rate                           0.909865                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      111191                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008936                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           28400198                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9713289                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8504717                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             7617882                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4220884                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      3726947                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8732798                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3820716                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           151091                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       259900                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3660                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        79607                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3365                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         42011                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  85407                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1070954                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                625889                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13111202                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             17949                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2646310                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1348933                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              80799                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6003                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                617827                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3660                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          72920                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        24399                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                97319                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12352060                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2563305                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             91297                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        238337                       # number of nop insts executed
system.cpu.iew.exec_refs                      3853862                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1495502                       # Number of branches executed
system.cpu.iew.exec_stores                    1290557                       # Number of stores executed
system.cpu.iew.exec_rate                     0.903190                       # Inst execution rate
system.cpu.iew.wb_sent                       12264113                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12231664                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6587516                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7536151                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.894386                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.874122                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1088798                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           39355                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             79587                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10832777                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.108631                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.173495                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7604758     70.20%     70.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1086115     10.03%     80.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       201376      1.86%     82.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       126606      1.17%     83.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       583101      5.38%     88.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       642563      5.93%     94.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        35982      0.33%     94.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        38447      0.35%     95.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       513829      4.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10832777                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12009557                       # Number of instructions committed
system.cpu.commit.committedOps               12009557                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3655736                       # Number of memory references committed
system.cpu.commit.loads                       2386410                       # Number of loads committed
system.cpu.commit.membars                       21085                       # Number of memory barriers committed
system.cpu.commit.branches                    1432324                       # Number of branches committed
system.cpu.commit.fp_insts                    3715019                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10239544                       # Number of committed integer instructions.
system.cpu.commit.function_calls               111105                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       221106      1.84%      1.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6493125     54.07%     55.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           52264      0.44%     56.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     56.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         774015      6.44%     62.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             21      0.00%     62.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          17282      0.14%     62.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        691008      5.75%     68.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          25023      0.21%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2407495     20.05%     88.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1270279     10.58%     99.52% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         57938      0.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12009557                       # Class of committed instruction
system.cpu.commit.bw_lim_events                513829                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     23382828                       # The number of ROB reads
system.cpu.rob.rob_writes                    26381395                       # The number of ROB writes
system.cpu.timesIdled                           34613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2659085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        76752                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    11789485                       # Number of Instructions Simulated
system.cpu.committedOps                      11789485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.160020                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.160020                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.862054                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.862054                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13281770                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6532082                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3695944                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3005545                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 5364663                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  49559                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3257                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3257                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12468                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12478                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8086                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9398                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31470                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          768                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          451                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4043                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5790                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   710526                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               135000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              287000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5105000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99152605                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7928000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11074828                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.cpu.icache.tags.replacements             41270                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.921052                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2192754                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.131912                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.921052                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999846                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4520425                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4520425                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      2193416                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2193416                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2193416                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2193416                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2193416                       # number of overall hits
system.cpu.icache.overall_hits::total         2193416                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        46156                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         46156                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        46156                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          46156                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        46156                       # number of overall misses
system.cpu.icache.overall_misses::total         46156                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2510825176                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2510825176                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2510825176                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2510825176                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2510825176                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2510825176                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2239572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2239572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2239572                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2239572                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2239572                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2239572                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.020609                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020609                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.020609                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020609                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.020609                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020609                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54398.673542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54398.673542                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54398.673542                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54398.673542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54398.673542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54398.673542                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1882                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.809524                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4875                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4875                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4875                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4875                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4875                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4875                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        41281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41281                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        41281                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41281                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        41281                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41281                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2161370064                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2161370064                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2161370064                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2161370064                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2161370064                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2161370064                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.018433                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018433                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.018433                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018433                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.018433                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018433                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52357.502580                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52357.502580                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52357.502580                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52357.502580                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52357.502580                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52357.502580                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             44949                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.842335                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3425090                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44949                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.199471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.842335                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          860                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7310541                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7310541                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2278918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2278918                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1131770                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1131770                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         9008                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9008                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         8276                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8276                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3410688                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3410688                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3410688                       # number of overall hits
system.cpu.dcache.overall_hits::total         3410688                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        76625                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76625                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       127282                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127282                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       203907                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         203907                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       203907                       # number of overall misses
system.cpu.dcache.overall_misses::total        203907                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4108960978                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4108960978                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   8050858818                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8050858818                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     58489750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     58489750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data         4999                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total         4999                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  12159819796                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12159819796                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  12159819796                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12159819796                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2355543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2355543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1259052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1259052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         9899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         8277                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8277                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3614595                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3614595                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3614595                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3614595                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.032530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032530                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.101094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.101094                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.090009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.090009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000121                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000121                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.056412                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056412                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.056412                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.056412                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53624.286825                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53624.286825                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63252.139486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63252.139486                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 65645.061728                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65645.061728                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         4999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         4999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59634.145939                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59634.145939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59634.145939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59634.145939                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       497457                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             18672                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.641870                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        26283                       # number of writebacks
system.cpu.dcache.writebacks::total             26283                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        49142                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        49142                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       110278                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       110278                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          361                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          361                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       159420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       159420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       159420                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       159420                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        27483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27483                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        17004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17004                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          530                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          530                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        44487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        44487                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44487                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1544546011                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1544546011                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1128726489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1128726489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     34672500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     34672500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         1001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         1001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2673272500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2673272500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2673272500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2673272500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    639713000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    639713000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    279286000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    279286000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    918999000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    918999000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.011667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013505                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013505                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.053541                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.053541                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000121                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000121                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012308                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012308                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56200.051341                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56200.051341                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 66380.056987                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66380.056987                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 65419.811321                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65419.811321                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         1001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         1001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 60091.094027                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60091.094027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 60091.094027                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60091.094027                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       48                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      10536                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3164     43.73%     43.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      57      0.79%     44.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.10%     44.62% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4007     55.38%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 7235                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3161     49.50%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       57      0.89%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.11%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3161     49.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  6386                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5205994500     75.71%     75.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                50324000      0.73%     76.44% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 5171500      0.08%     76.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1614886500     23.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           6876376500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999052                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.788869                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.882654                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.51%      3.51% # number of syscalls executed
system.cpu.kern.syscall::3                          3      5.26%      8.77% # number of syscalls executed
system.cpu.kern.syscall::4                         23     40.35%     49.12% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.26%     54.39% # number of syscalls executed
system.cpu.kern.syscall::17                         6     10.53%     64.91% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.51%     68.42% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.75%     70.18% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.26%     75.44% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.51%     78.95% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.75%     80.70% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.51%     84.21% # number of syscalls executed
system.cpu.kern.syscall::71                         5      8.77%     92.98% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.75%     94.74% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.75%     96.49% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.75%     98.25% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.75%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     57                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   234      2.97%      2.97% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.15%      3.12% # number of callpals executed
system.cpu.kern.callpal::swpipl                  6644     84.22%     87.34% # number of callpals executed
system.cpu.kern.callpal::rdps                     134      1.70%     89.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     89.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     89.09% # number of callpals executed
system.cpu.kern.callpal::rti                      527      6.68%     95.77% # number of callpals executed
system.cpu.kern.callpal::callsys                  177      2.24%     98.01% # number of callpals executed
system.cpu.kern.callpal::imb                        5      0.06%     98.07% # number of callpals executed
system.cpu.kern.callpal::rdunique                 151      1.91%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   7889                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               761                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 463                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 463                      
system.cpu.kern.mode_good::user                   463                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.608410                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.756536                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3746992000     54.49%     54.49% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3129384500     45.51%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      234                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.084947                       # Number of seconds simulated
sim_ticks                                 84947065000                       # Number of ticks simulated
final_tick                               2545529083000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 435015                       # Simulator instruction rate (inst/s)
host_op_rate                                   435015                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              223154899                       # Simulator tick rate (ticks/s)
host_mem_usage                                 461552                       # Number of bytes of host memory used
host_seconds                                   380.66                       # Real time elapsed on the host
sim_insts                                   165594434                       # Number of instructions simulated
sim_ops                                     165594434                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3337408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        32497088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           35834496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3337408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3337408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     21473280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22173696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            52147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           507767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              559914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        335520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             346464                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           39288091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          382556925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             421845016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      39288091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39288091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       252784249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        8245323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            261029572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       252784249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          39288091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         382556925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        8245323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            682874588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      559914                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     346464                       # Number of write requests accepted
system.mem_ctrls.readBursts                    559914                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   346464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               34387456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1447040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21963328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                35834496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22173696                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  22610                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3288                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           31                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             54095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             27944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             56264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            31064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            30575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             56779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            18437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17371                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        15                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   84947065000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                559914                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               346464                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  378761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  120008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   25989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  20457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     38                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       485318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    116.113427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.063389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.436605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       385606     79.45%     79.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        64086     13.20%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11519      2.37%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5059      1.04%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2694      0.56%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1760      0.36%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1090      0.22%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          794      0.16%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12710      2.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       485318                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.528340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.782794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         20234     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            8      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20254                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.943665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.903419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.277262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         12345     60.95%     60.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          7663     37.83%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           233      1.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             6      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20254                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  11855980750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             21930430750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2686520000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22065.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40815.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       404.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       258.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    421.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    261.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   248755                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  146412                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      93721.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    44.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    27104229250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2836600000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     55007205000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              5071316040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              6856232040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2767087125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3740999625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            17278544400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            22100208000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2832595920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3581897760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        166261486560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        166261486560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        204893114850                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        210381985710                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1347585922500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1342771123500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1746690067395                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1755693933195                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           686.179902                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           689.717033                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              268418                       # Transaction distribution
system.membus.trans_dist::ReadResp             268418                       # Transaction distribution
system.membus.trans_dist::WriteReq               1459                       # Transaction distribution
system.membus.trans_dist::WriteResp              1459                       # Transaction distribution
system.membus.trans_dist::Writeback            335520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              31                       # Transaction distribution
system.membus.trans_dist::ReadExReq            294376                       # Transaction distribution
system.membus.trans_dist::ReadExResp           294376                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       104317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       104317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         8574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1351116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1359690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1485924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3337408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3337408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6070                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     53970368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     53976438                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                58014262                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               52                       # Total snoops (count)
system.membus.snoop_fanout::samples            906476                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  906476    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              906476                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7207496                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3847299750                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11292168                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          491462573                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy         4740030963                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              5.6                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98861                       # Number of tag accesses
system.iocache.tags.data_accesses               98861                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           13                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           13                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3004982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3004982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3004982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3004982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3004982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3004982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10957                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10957                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.001186                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.001186                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 103620.068966                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 103620.068966                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 103620.068966                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 103620.068966                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 103620.068966                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 103620.068966                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1496982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1496982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    829729208                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    829729208                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1496982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1496982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1496982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1496982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.998814                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 51620.068966                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 51620.068966                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 75815.899854                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 75815.899854                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 51620.068966                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 51620.068966                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 51620.068966                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 51620.068966                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                15429511                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15156719                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             34030                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5132489                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4280292                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.396029                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  101294                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2164                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     21815087                       # DTB read hits
system.cpu.dtb.read_misses                     219420                       # DTB read misses
system.cpu.dtb.read_acv                            46                       # DTB read access violations
system.cpu.dtb.read_accesses                 21322531                       # DTB read accesses
system.cpu.dtb.write_hits                     4710158                       # DTB write hits
system.cpu.dtb.write_misses                   1309685                       # DTB write misses
system.cpu.dtb.write_acv                          104                       # DTB write access violations
system.cpu.dtb.write_accesses                 5027013                       # DTB write accesses
system.cpu.dtb.data_hits                     26525245                       # DTB hits
system.cpu.dtb.data_misses                    1529105                       # DTB misses
system.cpu.dtb.data_acv                           150                       # DTB access violations
system.cpu.dtb.data_accesses                 26349544                       # DTB accesses
system.cpu.itb.fetch_hits                    10797066                       # ITB hits
system.cpu.itb.fetch_misses                     17156                       # ITB misses
system.cpu.itb.fetch_acv                          484                       # ITB acv
system.cpu.itb.fetch_accesses                10814222                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        169807784                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           14082231                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      130513962                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15429511                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4381586                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     149403362                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1870172                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        101                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                11796                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1982874                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         6688                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  11484606                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 22192                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          166422227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.784234                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.229707                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                145365196     87.35%     87.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   642770      0.39%     87.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1119226      0.67%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3637054      2.19%     90.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   861672      0.52%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1063359      0.64%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   593585      0.36%     92.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   718335      0.43%     92.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12421030      7.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            166422227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.090865                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.768598                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10340964                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             140610440                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8545887                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5993720                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 931216                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                69668                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  3927                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              100620569                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 11460                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 931216                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11837954                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                41275180                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       39653367                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  11118838                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              61605672                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               96326801                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4633                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               18852962                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               34351068                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 913712                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            74805102                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             124015542                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         80708474                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          43305720                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              47415354                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 27389748                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            5476612                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          19404                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  40959793                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22410672                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6733105                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2515991                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1606329                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   87782316                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             3944986                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  85539300                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10120                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        36734479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7250911                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        3883086                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     166422227                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.513990                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.180525                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           121504700     73.01%     73.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            26704950     16.05%     89.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             9878836      5.94%     94.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3397088      2.04%     97.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1022869      0.61%     97.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1428547      0.86%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              715117      0.43%     98.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              800459      0.48%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              969661      0.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       166422227                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14399      2.32%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    3      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 514935     82.98%     85.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 91207     14.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               520      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              28002573     32.74%     32.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7467      0.01%     32.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     32.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            12849238     15.02%     47.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  13      0.00%     47.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  84      0.00%     47.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           12060780     14.10%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 252      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22118293     25.86%     87.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6030874      7.05%     94.78% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            4469206      5.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               85539300                       # Type of FU issued
system.cpu.iq.rate                           0.503742                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      620544                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007254                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          287250590                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         102977951                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     58012989                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            50880901                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           25489887                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     25439223                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               60718529                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                25440795                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            69439                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     13545194                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          309                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         6223                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3808314                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3328                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         95248                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 931216                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                14118801                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6206048                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            92864135                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             12266                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22410672                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              6733105                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            3908388                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1390526                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               2521694                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           6223                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16342                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       471533                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               487875                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              85410811                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22077097                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            128489                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1136833                       # number of nop insts executed
system.cpu.iew.exec_refs                     28097880                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4127137                       # Number of branches executed
system.cpu.iew.exec_stores                    6020783                       # Number of stores executed
system.cpu.iew.exec_rate                     0.502985                       # Inst execution rate
system.cpu.iew.wb_sent                       85084548                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      83452212                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  63007444                       # num instructions producing a value
system.cpu.iew.wb_consumers                  76018921                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.491451                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.828839                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        31012566                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           61900                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            484637                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    161905077                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.346207                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.920834                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    126870216     78.36%     78.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     25172507     15.55%     93.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6558511      4.05%     97.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       544014      0.34%     98.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       707053      0.44%     98.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       472276      0.29%     99.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       827040      0.51%     99.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        48432      0.03%     99.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       705028      0.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    161905077                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             56052651                       # Number of instructions committed
system.cpu.commit.committedOps               56052651                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       11790269                       # Number of memory references committed
system.cpu.commit.loads                       8865478                       # Number of loads committed
system.cpu.commit.membars                       29151                       # Number of memory barriers committed
system.cpu.commit.branches                    2425855                       # Number of branches committed
system.cpu.commit.fp_insts                   25434214                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  29529960                       # Number of committed integer instructions.
system.cpu.commit.function_calls                79180                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1091092      1.95%      1.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13758587     24.55%     26.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6990      0.01%     26.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     26.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       12846752     22.92%     49.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             12      0.00%     49.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     49.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      12058637     21.51%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            250      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8894629     15.87%     86.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2926422      5.22%     92.03% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       4469206      7.97%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          56052651                       # Class of committed instruction
system.cpu.commit.bw_lim_events                705028                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    242529506                       # The number of ROB reads
system.cpu.rob.rob_writes                   178648552                       # The number of ROB writes
system.cpu.timesIdled                           44761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         3385557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        86346                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    54962079                       # Number of Instructions Simulated
system.cpu.committedOps                      54962079                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.089544                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.089544                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.323672                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.323672                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 76425581                       # number of integer regfile reads
system.cpu.int_regfile_writes                47350282                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  43265722                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 25173957                       # number of floating regfile writes
system.cpu.misc_regfile_reads                28448189                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1853127                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 2857                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2857                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12390                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12403                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           13                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          372                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         6946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   30520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          495                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3473                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6070                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   706718                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               309000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4396000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98587358                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7115000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11008832                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             52152                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.982964                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11427974                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             52152                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            219.128202                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.982964                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999967                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23021376                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23021376                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     11427228                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11427228                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      11427228                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11427228                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     11427228                       # number of overall hits
system.cpu.icache.overall_hits::total        11427228                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        57375                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         57375                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        57375                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          57375                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        57375                       # number of overall misses
system.cpu.icache.overall_misses::total         57375                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3192004309                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3192004309                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3192004309                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3192004309                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3192004309                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3192004309                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     11484603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11484603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     11484603                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11484603                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     11484603                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11484603                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004996                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004996                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004996                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004996                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004996                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004996                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55634.062031                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55634.062031                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55634.062031                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55634.062031                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55634.062031                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55634.062031                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2002                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         5205                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5205                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         5205                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5205                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         5205                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5205                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        52170                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        52170                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        52170                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        52170                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        52170                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        52170                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2789131927                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2789131927                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2789131927                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2789131927                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2789131927                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2789131927                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004543                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004543                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004543                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004543                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004543                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004543                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53462.371612                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53462.371612                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53462.371612                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53462.371612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53462.371612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53462.371612                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            507765                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.990283                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23146328                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            507765                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.584725                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.990283                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          866                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49780001                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49780001                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     21068324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21068324                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2036481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2036481                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        15355                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        15355                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        15576                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        15576                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      23104805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23104805                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     23104805                       # number of overall hits
system.cpu.dcache.overall_hits::total        23104805                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       628295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        628295                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       870197                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       870197                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1888                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      1498492                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1498492                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1498492                       # number of overall misses
system.cpu.dcache.overall_misses::total       1498492                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  33181879992                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33181879992                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  57873921077                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  57873921077                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    122536750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    122536750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data         4999                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total         4999                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  91055801069                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  91055801069                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  91055801069                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  91055801069                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21696619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21696619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2906678                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2906678                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        17243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        15577                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        15577                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     24603297                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24603297                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     24603297                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24603297                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.028958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028958                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.299379                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.299379                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.109494                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.109494                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000064                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000064                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.060906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060906                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.060906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060906                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52812.580065                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52812.580065                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66506.688804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66506.688804                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 64902.939619                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64902.939619                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data         4999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total         4999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60764.956416                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60764.956416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60764.956416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60764.956416                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2487222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             86984                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.594017                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       335520                       # number of writebacks
system.cpu.dcache.writebacks::total            335520                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       416195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       416195                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       575798                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       575798                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          590                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          590                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       991993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       991993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       991993                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       991993                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       212100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       212100                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       294399                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       294399                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1298                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1298                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       506499                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       506499                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       506499                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       506499                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  11641305005                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11641305005                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19634374349                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19634374349                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     83290000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     83290000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         1001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         1001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  31275679354                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31275679354                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  31275679354                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31275679354                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    557984000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    557984000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    274944500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    274944500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    832928500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    832928500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009776                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009776                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.101284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.101284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.075277                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.075277                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000064                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020587                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020587                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.020587                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020587                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54885.926473                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54885.926473                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 66693.074192                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66693.074192                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 64167.950693                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64167.950693                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         1001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         1001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61748.748475                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61748.748475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61748.748475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61748.748475                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       54                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     454477                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     5402     42.90%     42.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      64      0.51%     43.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      87      0.69%     44.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    7040     55.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                12593                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5399     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       64      0.58%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       87      0.79%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5400     49.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 10950                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              82614505000     97.25%     97.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                55131500      0.06%     97.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                58896500      0.07%     97.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2218529500      2.61%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          84947062500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999445                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.767045                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.869531                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.28%      3.28% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.92%      8.20% # number of syscalls executed
system.cpu.kern.syscall::4                         25     40.98%     49.18% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.92%     54.10% # number of syscalls executed
system.cpu.kern.syscall::17                         5      8.20%     62.30% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.28%     65.57% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.64%     67.21% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.92%     72.13% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.28%     75.41% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.64%     77.05% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.28%     80.33% # number of syscalls executed
system.cpu.kern.syscall::71                         8     13.11%     93.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.64%     95.08% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.64%     96.72% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.64%     98.36% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.64%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     61                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   239      1.80%      1.80% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.10%      1.90% # number of callpals executed
system.cpu.kern.callpal::swpipl                 11366     85.60%     87.50% # number of callpals executed
system.cpu.kern.callpal::rdps                     305      2.30%     89.80% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     89.81% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     89.83% # number of callpals executed
system.cpu.kern.callpal::rti                     1077      8.11%     97.94% # number of callpals executed
system.cpu.kern.callpal::callsys                  131      0.99%     98.92% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.05%     98.97% # number of callpals executed
system.cpu.kern.callpal::rdunique                 136      1.02%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  13278                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1314                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1008                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1009                      
system.cpu.kern.mode_good::user                  1008                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.767884                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.868330                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6217213000      7.32%      7.32% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78708939500     92.66%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             20910000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      239                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001027                       # Number of seconds simulated
sim_ticks                                  1026938000                       # Number of ticks simulated
final_tick                               2546556021000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               43549816                       # Simulator instruction rate (inst/s)
host_op_rate                                 43549654                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              268879539                       # Simulator tick rate (ticks/s)
host_mem_usage                                 461552                       # Number of bytes of host memory used
host_seconds                                     3.82                       # Real time elapsed on the host
sim_insts                                   166329644                       # Number of instructions simulated
sim_ops                                     166329644                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          590272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1068928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1659200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       590272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        590272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       651520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          651520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             9223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            16702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10180                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10180                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          574788351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1040888544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1615676896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     574788351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        574788351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       634429732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            634429732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       634429732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         574788351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1040888544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2250106628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       25923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10180                       # Number of write requests accepted
system.mem_ctrls.readBursts                     25923                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10180                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1650816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  649856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1659072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               651520                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              885                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1026892000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 25923                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10180                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    281.279218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.027328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.618462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3324     40.64%     40.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2084     25.48%     66.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          843     10.31%     76.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          367      4.49%     80.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          234      2.86%     83.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          179      2.19%     85.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          131      1.60%     87.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          124      1.52%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          894     10.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8180                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.751582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.174920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.346819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             14      2.22%      2.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           388     61.39%     63.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            77     12.18%     75.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            44      6.96%     82.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      5.38%     88.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      3.01%     91.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      2.69%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      1.27%     95.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      1.11%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.79%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            6      0.95%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.47%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.63%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.16%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.16%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           632                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.066456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.061652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.416020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              614     97.15%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.16%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13      2.06%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.32%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           632                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    477742750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               961380250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  128970000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18521.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37271.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1607.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       632.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1615.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    634.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19380                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8392                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      28443.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE         484750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        34320000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT       992933500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              5099363640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              6890078160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2782390875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3759467250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            17375467200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            22204634400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2865935520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3614459760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        166328616480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        166328616480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        205581279555                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        211069628865                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1347598911750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1342784570250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1747631965020                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1756651455165                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           686.272845                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           689.814684                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               17034                       # Transaction distribution
system.membus.trans_dist::ReadResp              17036                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback             10180                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8890                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8890                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        18445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        18445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        43586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        43588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  62033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       590272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       590272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1720448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1720456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2310728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoop_fanout::samples             36105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                   36105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total               36105                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           122240500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              11.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           86914470                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy          154601748                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             15.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                  188509                       # Number of BP lookups
system.cpu.branchPred.condPredicted            153376                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7953                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               116837                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   83643                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.589479                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   12491                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                330                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       182950                       # DTB read hits
system.cpu.dtb.read_misses                       2630                       # DTB read misses
system.cpu.dtb.read_acv                            21                       # DTB read access violations
system.cpu.dtb.read_accesses                    60677                       # DTB read accesses
system.cpu.dtb.write_hits                      136461                       # DTB write hits
system.cpu.dtb.write_misses                      1140                       # DTB write misses
system.cpu.dtb.write_acv                           48                       # DTB write access violations
system.cpu.dtb.write_accesses                   26570                       # DTB write accesses
system.cpu.dtb.data_hits                       319411                       # DTB hits
system.cpu.dtb.data_misses                       3770                       # DTB misses
system.cpu.dtb.data_acv                            69                       # DTB access violations
system.cpu.dtb.data_accesses                    87247                       # DTB accesses
system.cpu.itb.fetch_hits                       54023                       # ITB hits
system.cpu.itb.fetch_misses                      1820                       # ITB misses
system.cpu.itb.fetch_acv                           33                       # ITB acv
system.cpu.itb.fetch_accesses                   55843                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          2053876                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             435040                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1130502                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      188509                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              96134                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        957031                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   25014                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  373                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         96439                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    150463                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  5472                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1501390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.752970                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.055440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1283491     85.49%     85.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14295      0.95%     86.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28309      1.89%     88.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    17993      1.20%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    44225      2.95%     92.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10535      0.70%     93.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17869      1.19%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8563      0.57%     94.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    76110      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1501390                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.091782                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.550424                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   318384                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                996154                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    142048                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 33082                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11722                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                10052                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   805                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1004297                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2288                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  11722                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   334868                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  355067                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         441079                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    157393                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                201261                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 964476                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   509                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  24120                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   7391                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 137774                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              642494                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1245438                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1242228                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              2792                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                499863                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   142625                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              29506                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3403                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    218347                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               179838                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              144683                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             35623                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            22366                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     891173                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24038                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    857288                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               978                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          172672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       105263                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          15472                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1501390                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.570996                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.284350                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1151593     76.70%     76.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              134656      8.97%     85.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               72116      4.80%     90.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               59950      3.99%     94.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               44703      2.98%     97.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               19470      1.30%     98.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               12078      0.80%     99.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4672      0.31%     99.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2152      0.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1501390                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1297      4.72%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  15094     54.89%     59.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11108     40.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               461      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                503174     58.69%     58.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  776      0.09%     58.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1219      0.14%     58.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 230      0.03%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               193725     22.60%     81.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              139284     16.25%     97.85% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              18419      2.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 857288                       # Type of FU issued
system.cpu.iq.rate                           0.417400                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       27499                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032077                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3235803                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1084381                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       813238                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8640                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4335                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4111                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 879818                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4508                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7756                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        39601                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          852                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        13943                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         24074                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11722                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  112322                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                217737                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              934480                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3173                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                179838                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               144683                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              18902                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1405                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                215715                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            852                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3876                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6777                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10653                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                848409                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                186733                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8879                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         19269                       # number of nop insts executed
system.cpu.iew.exec_refs                       324752                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   114293                       # Number of branches executed
system.cpu.iew.exec_stores                     138019                       # Number of stores executed
system.cpu.iew.exec_rate                     0.413077                       # Inst execution rate
system.cpu.iew.wb_sent                         823621                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        817349                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    395896                       # num instructions producing a value
system.cpu.iew.wb_consumers                    526983                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.397954                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.751250                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          175813                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8566                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9736                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1471294                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.509790                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.470933                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1200593     81.60%     81.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       124356      8.45%     90.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        49109      3.34%     93.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21309      1.45%     94.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        23472      1.60%     96.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         8718      0.59%     97.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         8919      0.61%     97.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5986      0.41%     98.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        28832      1.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1471294                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               750051                       # Number of instructions committed
system.cpu.commit.committedOps                 750051                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         270977                       # Number of memory references committed
system.cpu.commit.loads                        140237                       # Number of loads committed
system.cpu.commit.membars                        4176                       # Number of memory barriers committed
system.cpu.commit.branches                      99590                       # Number of branches committed
system.cpu.commit.fp_insts                       3905                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    720998                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8005                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        15301      2.04%      2.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           438640     58.48%     60.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             746      0.10%     60.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1217      0.16%     60.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            230      0.03%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          144413     19.25%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         131085     17.48%     97.54% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         18419      2.46%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            750051                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 28832                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      2351269                       # The number of ROB reads
system.cpu.rob.rob_writes                     1882141                       # The number of ROB writes
system.cpu.timesIdled                            7610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          552486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      735210                       # Number of Instructions Simulated
system.cpu.committedOps                        735210                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.793591                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.793591                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.357962                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.357962                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1131629                       # number of integer regfile reads
system.cpu.int_regfile_writes                  562488                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      2723                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2478                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   24385                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  14642                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements              9221                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.971078                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              184906                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9733                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.997842                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.971078                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            310150                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           310150                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       139867                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          139867                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        139867                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           139867                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       139867                       # number of overall hits
system.cpu.icache.overall_hits::total          139867                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        10596                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10596                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        10596                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10596                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        10596                       # number of overall misses
system.cpu.icache.overall_misses::total         10596                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    565504968                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    565504968                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    565504968                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    565504968                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    565504968                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    565504968                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       150463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       150463                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       150463                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       150463                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       150463                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       150463                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.070423                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.070423                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.070423                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.070423                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.070423                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.070423                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53369.664779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53369.664779                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53369.664779                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53369.664779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53369.664779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53369.664779                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          318                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1374                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1374                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1374                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1374                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1374                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1374                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         9222                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9222                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         9222                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9222                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         9222                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9222                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    477435030                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    477435030                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    477435030                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    477435030                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    477435030                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    477435030                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.061291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061291                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.061291                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061291                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.061291                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061291                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51771.310995                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51771.310995                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51771.310995                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51771.310995                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51771.310995                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51771.310995                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             16702                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              207986                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17726                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.733386                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          871                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            590398                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           590398                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       126965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          126965                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        60178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60178                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2314                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2314                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2418                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2418                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        187143                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           187143                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       187143                       # number of overall hits
system.cpu.dcache.overall_hits::total          187143                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        26665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26665                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        67958                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67958                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          350                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          350                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        94623                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94623                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        94623                       # number of overall misses
system.cpu.dcache.overall_misses::total         94623                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1562504999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1562504999                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4380845206                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4380845206                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     22449750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22449750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   5943350205                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5943350205                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   5943350205                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5943350205                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       153630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       153630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       128136                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       128136                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2418                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2418                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       281766                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       281766                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       281766                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       281766                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.173566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.173566                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.530358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.530358                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.131381                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.131381                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.335821                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.335821                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.335821                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.335821                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58597.599812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58597.599812                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64464.010212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64464.010212                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 64142.142857                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64142.142857                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62810.840969                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62810.840969                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62810.840969                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62810.840969                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       281444                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             10344                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.208430                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10180                       # number of writebacks
system.cpu.dcache.writebacks::total             10180                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        19025                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19025                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        59070                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59070                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          175                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        78095                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        78095                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        78095                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        78095                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         7640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7640                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8888                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8888                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          175                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          175                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        16528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        16528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        16528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16528                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    471349501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    471349501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    606484325                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    606484325                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     10736250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     10736250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1077833826                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1077833826                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1077833826                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1077833826                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data       201500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       201500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data       201500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       201500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.049730                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049730                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.069364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.065691                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.065691                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.058659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.058659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058659                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61694.960864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61694.960864                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68236.310194                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68236.310194                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        61350                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        61350                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65212.598379                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65212.598379                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 65212.598379                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65212.598379                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2568                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      534     48.99%     48.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.09%     49.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     555     50.92%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1090                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       532     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.09%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      532     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1065                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                938042000     91.36%     91.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1041500      0.10%     91.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                87647500      8.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1026731000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996255                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.958559                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.977064                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.88%      5.88% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.76%     17.65% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.76%     29.41% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.88%     35.29% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.88%     41.18% # number of syscalls executed
system.cpu.kern.syscall::45                         3     17.65%     58.82% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.88%     64.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.88%     70.59% # number of syscalls executed
system.cpu.kern.syscall::71                         4     23.53%     94.12% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.88%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     17                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      9.39%      9.39% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.48%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                   904     71.97%     81.85% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.24%     82.09% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.08%     82.17% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.08%     82.25% # number of callpals executed
system.cpu.kern.callpal::rti                      185     14.73%     96.97% # number of callpals executed
system.cpu.kern.callpal::callsys                   34      2.71%     99.68% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.32%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1256                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               303                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 182                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 182                      
system.cpu.kern.mode_good::user                   182                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.600660                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.750515                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          738231000     71.90%     71.90% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            288500000     28.10%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
