{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683746752460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683746752467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 20:25:52 2023 " "Processing started: Wed May 10 20:25:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683746752467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746752467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decode_unit -c decode_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off decode_unit -c decode_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746752467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683746753205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683746753205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/rv32_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fpga/risc-v/rv32_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32_pkg " "Found design unit 1: rv32_pkg" {  } { { "../rv32_pkg.vhd" "" { Text "C:/FPGA/risc-v/rv32_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768477 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rv32_pkg-body " "Found design unit 2: rv32_pkg-body" {  } { { "../rv32_pkg.vhd" "" { Text "C:/FPGA/risc-v/rv32_pkg.vhd" 168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746768477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arc " "Found design unit 1: register_file-arc" {  } { { "../register_file.vhd" "" { Text "C:/FPGA/risc-v/register_file.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768484 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../register_file.vhd" "" { Text "C:/FPGA/risc-v/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746768484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/pc_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/pc_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_unit-arc " "Found design unit 1: pc_unit-arc" {  } { { "../pc_unit.vhd" "" { Text "C:/FPGA/risc-v/pc_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768489 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_unit " "Found entity 1: pc_unit" {  } { { "../pc_unit.vhd" "" { Text "C:/FPGA/risc-v/pc_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746768489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/mux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/mux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_1-arc " "Found design unit 1: mux8_1-arc" {  } { { "../mux8_1.vhd" "" { Text "C:/FPGA/risc-v/mux8_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768494 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "../mux8_1.vhd" "" { Text "C:/FPGA/risc-v/mux8_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746768494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/mem_bus_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/mem_bus_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_bus_ctrl-arc " "Found design unit 1: mem_bus_ctrl-arc" {  } { { "../mem_bus_ctrl.vhd" "" { Text "C:/FPGA/risc-v/mem_bus_ctrl.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768499 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_bus_ctrl " "Found entity 1: mem_bus_ctrl" {  } { { "../mem_bus_ctrl.vhd" "" { Text "C:/FPGA/risc-v/mem_bus_ctrl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746768499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/dmem_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/dmem_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem_32-arc " "Found design unit 1: dmem_32-arc" {  } { { "../dmem_32.vhd" "" { Text "C:/FPGA/risc-v/dmem_32.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768504 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem_32 " "Found entity 1: dmem_32" {  } { { "../dmem_32.vhd" "" { Text "C:/FPGA/risc-v/dmem_32.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746768504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/cpu_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/cpu_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_core-arc " "Found design unit 1: cpu_core-arc" {  } { { "../cpu_core.vhd" "" { Text "C:/FPGA/risc-v/cpu_core.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768509 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_core " "Found entity 1: cpu_core" {  } { { "../cpu_core.vhd" "" { Text "C:/FPGA/risc-v/cpu_core.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746768509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arc " "Found design unit 1: alu-arc" {  } { { "../alu.vhd" "" { Text "C:/FPGA/risc-v/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768514 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.vhd" "" { Text "C:/FPGA/risc-v/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746768514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_unit-arc " "Found design unit 1: decode_unit-arc" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768519 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_unit " "Found entity 1: decode_unit" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746768519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_control_unit-arc " "Found design unit 1: p_control_unit-arc" {  } { { "p_control_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/p_control_unit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768524 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_control_unit " "Found entity 1: p_control_unit" {  } { { "p_control_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/p_control_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746768524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_generation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediate_generation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate_generation-arc " "Found design unit 1: immediate_generation-arc" {  } { { "immediate_generation.vhd" "" { Text "C:/FPGA/risc-v/pipelined/immediate_generation.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768531 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate_generation " "Found entity 1: immediate_generation" {  } { { "immediate_generation.vhd" "" { Text "C:/FPGA/risc-v/pipelined/immediate_generation.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683746768531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746768531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decode_unit " "Elaborating entity \"decode_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683746768612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_control_unit p_control_unit:p_control_unit_inst " "Elaborating entity \"p_control_unit\" for hierarchy \"p_control_unit:p_control_unit_inst\"" {  } { { "decode_unit.vhd" "p_control_unit_inst" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683746768702 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "p_control_unit.vhd(31) " "VHDL Case Statement error at p_control_unit.vhd(31): Case Statement choices must cover all possible values of expression" {  } { { "p_control_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/p_control_unit.vhd" 31 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Analysis & Synthesis" 0 -1 1683746768704 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "p_control_unit:p_control_unit_inst " "Can't elaborate user hierarchy \"p_control_unit:p_control_unit_inst\"" {  } { { "decode_unit.vhd" "p_control_unit_inst" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 77 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683746768704 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683746768846 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 10 20:26:08 2023 " "Processing ended: Wed May 10 20:26:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683746768846 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683746768846 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683746768846 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746768846 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683746769474 ""}
