# dual_clk_fifo
Implemented a dual clock first-in first-out (FIFO), capable of synchronizing two modules with different clock frequency for data transmission and recieving.

![image](https://github.com/Tony-TTran/dual_clk_fifo/assets/145072453/b638e98a-79d6-42f0-8054-b902c6a066f5)
