{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670117625911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670117625914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  3 19:33:45 2022 " "Processing started: Sat Dec  3 19:33:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670117625914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670117625914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_seg_decoder -c seven_seg_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_seg_decoder -c seven_seg_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670117625914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670117626274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670117626274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670117631012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670117631012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_seg_decoder " "Elaborating entity \"seven_seg_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670117631061 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seven_seg_decoder.v(9) " "Verilog HDL Case Statement warning at seven_seg_decoder.v(9): incomplete case statement has no default case item" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1670117631062 "|seven_seg_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670117631062 "|seven_seg_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670117631062 "|seven_seg_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670117631063 "|seven_seg_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670117631063 "|seven_seg_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"E\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670117631063 "|seven_seg_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670117631063 "|seven_seg_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670117631063 "|seven_seg_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G seven_seg_decoder.v(7) " "Inferred latch for \"G\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670117631064 "|seven_seg_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F seven_seg_decoder.v(7) " "Inferred latch for \"F\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670117631064 "|seven_seg_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E seven_seg_decoder.v(7) " "Inferred latch for \"E\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670117631065 "|seven_seg_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D seven_seg_decoder.v(7) " "Inferred latch for \"D\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670117631065 "|seven_seg_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C seven_seg_decoder.v(7) " "Inferred latch for \"C\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670117631065 "|seven_seg_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B seven_seg_decoder.v(7) " "Inferred latch for \"B\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670117631065 "|seven_seg_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A seven_seg_decoder.v(7) " "Inferred latch for \"A\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670117631065 "|seven_seg_decoder"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A\$latch " "Latch A\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1 " "Ports D and ENA on the latch are fed by the same signal x1" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670117631605 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670117631605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B\$latch " "Latch B\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1 " "Ports D and ENA on the latch are fed by the same signal x1" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670117631605 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670117631605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C\$latch " "Latch C\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1 " "Ports D and ENA on the latch are fed by the same signal x1" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670117631605 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670117631605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "D\$latch " "Latch D\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1 " "Ports D and ENA on the latch are fed by the same signal x1" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670117631605 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670117631605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "E\$latch " "Latch E\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1 " "Ports D and ENA on the latch are fed by the same signal x1" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670117631607 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670117631607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F\$latch " "Latch F\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1 " "Ports D and ENA on the latch are fed by the same signal x1" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670117631607 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670117631607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "G\$latch " "Latch G\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1 " "Ports D and ENA on the latch are fed by the same signal x1" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670117631607 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/seven_seg_decoder/seven_seg_decoder.v" 7 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670117631607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670117631650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670117632296 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670117632296 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670117632576 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670117632576 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670117632576 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670117632576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670117632680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  3 19:33:52 2022 " "Processing ended: Sat Dec  3 19:33:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670117632680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670117632680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670117632680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670117632680 ""}
