
*** Running vivado
    with args -log Main_Driver.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Main_Driver.tcl -notrace



****** Vivado v2022.2.1 (64-bit)
  **** SW Build 3719031 on Thu Dec  8 18:35:04 MST 2022
  **** IP Build 3718410 on Thu Dec  8 22:11:41 MST 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Main_Driver.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 394.387 ; gain = 54.844
Command: link_design -top Main_Driver -part xc7a35tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK_PORT_MAP'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 821.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, CLK_PORT_MAP/inst/clkin1_ibufg, from the path connected to top-level port: CLK 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'CLK_PORT_MAP/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK_PORT_MAP/inst'
Finished Parsing XDC File [c:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK_PORT_MAP/inst'
Parsing XDC File [c:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK_PORT_MAP/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1507.266 ; gain = 571.070
Finished Parsing XDC File [c:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK_PORT_MAP/inst'
Parsing XDC File [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'RGB0_Blue'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0_Green'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0_Red'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Blue'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Green'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1_Red'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Blue'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Green'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB2_Red'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB3_Blue'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB3_Green'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB3_Red'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.srcs/constrs_1/new/Arty_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1507.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 19 Warnings, 17 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1507.266 ; gain = 1079.008
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1507.266 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 153db8cb2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1527.152 ; gain = 19.887

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ab6aac11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 155bed680

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 12 cells and removed 24 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e2a55b22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e2a55b22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e2a55b22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16ce7f6f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              2  |
|  Constant propagation         |              12  |              24  |                                              0  |
|  Sweep                        |               1  |               0  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1849.984 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ad78db5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1849.984 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ad78db5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1849.984 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ad78db5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1849.984 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.984 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ad78db5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 19 Warnings, 17 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1849.984 ; gain = 342.719
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.runs/impl_1/Main_Driver_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_Driver_drc_opted.rpt -pb Main_Driver_drc_opted.pb -rpx Main_Driver_drc_opted.rpx
Command: report_drc -file Main_Driver_drc_opted.rpt -pb Main_Driver_drc_opted.pb -rpx Main_Driver_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.runs/impl_1/Main_Driver_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.984 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d7fa0277

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1849.984 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cac68654

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1876773f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.501 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1876773f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.508 . Memory (MB): peak = 1849.984 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1876773f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.526 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e4bd2a10

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.962 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1846469e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1846469e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13f4ba2fa

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.984 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 13f4ba2fa

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1849.984 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: d66cc5b4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1849.984 ; gain = 0.000
Phase 2 Global Placement | Checksum: d66cc5b4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 144f85e9a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d89f4704

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13b7fb396

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13b7fb396

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13b229db4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ca5957bd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16ee6035b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16ee6035b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e7492ea0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1849.984 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e7492ea0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11b952d81

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.380 | TNS=-2.659 |
Phase 1 Physical Synthesis Initialization | Checksum: 14314c0a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ce329134

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1849.984 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11b952d81

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.325. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 7a8dbbb1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1849.984 ; gain = 0.000

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1849.984 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 7a8dbbb1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 7a8dbbb1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 7a8dbbb1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1849.984 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 7a8dbbb1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1849.984 ; gain = 0.000

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1849.984 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ffef1756

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1849.984 ; gain = 0.000
Ending Placer Task | Checksum: f43dcfca

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 19 Warnings, 17 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.runs/impl_1/Main_Driver_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Main_Driver_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Main_Driver_utilization_placed.rpt -pb Main_Driver_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Main_Driver_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1849.984 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.08s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1849.984 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.325 | TNS=-3.135 |
Phase 1 Physical Synthesis Initialization | Checksum: 11806cc7b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.325 | TNS=-3.135 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 11806cc7b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.325 | TNS=-3.135 |
INFO: [Physopt 32-663] Processed net PWM_OUT/PWM_High_Tmp_reg_lopt_replica_1.  Re-placed instance PWM_OUT/PWM_High_Tmp_reg_lopt_replica
INFO: [Physopt 32-735] Processed net PWM_OUT/PWM_High_Tmp_reg_lopt_replica_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.240 | TNS=-3.050 |
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp_reg_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK_PORT_MAP/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net PWM_OUT/sine_idx[3]. Net driver PWM_OUT/sine_idx_reg[3] was replaced.
INFO: [Physopt 32-735] Processed net PWM_OUT/sine_idx[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.187 | TNS=-2.944 |
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_50_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.185 | TNS=-2.940 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.183 | TNS=-2.936 |
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.176 | TNS=-2.922 |
INFO: [Physopt 32-702] Processed net PWM_OUT/sine_idx[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp_reg_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK_PORT_MAP/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/sine_idx[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.176 | TNS=-2.922 |
Phase 3 Critical Path Optimization | Checksum: 11806cc7b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1849.984 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.176 | TNS=-2.922 |
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp_reg_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK_PORT_MAP/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/sine_idx[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp_reg_lopt_replica_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK_PORT_MAP/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/PWM_High_Tmp0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PWM_OUT/sine_idx[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.176 | TNS=-2.922 |
Phase 4 Critical Path Optimization | Checksum: 11806cc7b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.984 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.176 | TNS=-2.922 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.149  |          0.213  |            0  |              0  |                     5  |           0  |           2  |  00:00:02  |
|  Total          |          0.149  |          0.213  |            0  |              0  |                     5  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.984 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1a251f0cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1849.984 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 19 Warnings, 17 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1862.766 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.runs/impl_1/Main_Driver_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8ca48090 ConstDB: 0 ShapeSum: 402e9757 RouteDB: 0
Post Restoration Checksum: NetGraph: 82d11146 NumContArr: 8987a293 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 10c58b3d9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1943.500 ; gain = 70.648

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10c58b3d9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1949.527 ; gain = 76.676

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10c58b3d9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1949.527 ; gain = 76.676
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 156aeb751

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1955.473 ; gain = 82.621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.181 | TNS=-3.258 | WHS=-0.071 | THS=-0.665 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 80
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 79
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: ae605468

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1956.395 ; gain = 83.543

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ae605468

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1956.395 ; gain = 83.543
Phase 3 Initial Routing | Checksum: 18d3cd682

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1956.395 ; gain = 83.543
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+=====================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                 |
+====================+====================+=====================================+
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | PWM_OUT/phase_accumulator_reg[29]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | PWM_OUT/phase_accumulator_reg[28]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | PWM_OUT/phase_accumulator_reg[25]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | PWM_OUT/phase_accumulator_reg[24]/D |
+--------------------+--------------------+-------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.594 | TNS=-5.122 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24797ac45

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1956.395 ; gain = 83.543

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.637 | TNS=-4.772 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17b910817

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1956.395 ; gain = 83.543
Phase 4 Rip-up And Reroute | Checksum: 17b910817

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1956.395 ; gain = 83.543

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 230483f95

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1956.395 ; gain = 83.543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.500 | TNS=-3.968 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 8a7170ad

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1956.395 ; gain = 83.543

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 8a7170ad

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1956.395 ; gain = 83.543
Phase 5 Delay and Skew Optimization | Checksum: 8a7170ad

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1956.395 ; gain = 83.543

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 725c4048

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1956.395 ; gain = 83.543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.500 | TNS=-3.768 | WHS=0.163  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 725c4048

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1956.395 ; gain = 83.543
Phase 6 Post Hold Fix | Checksum: 725c4048

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1956.395 ; gain = 83.543

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0161843 %
  Global Horizontal Routing Utilization  = 0.0182197 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 4f5e2002

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1956.395 ; gain = 83.543

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 4f5e2002

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1957.039 ; gain = 84.188

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cedbf8d5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1957.039 ; gain = 84.188

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.500 | TNS=-3.768 | WHS=0.163  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: cedbf8d5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1957.039 ; gain = 84.188
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 1957.039 ; gain = 84.188

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 20 Warnings, 17 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 1957.039 ; gain = 94.273
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1969.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.runs/impl_1/Main_Driver_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Main_Driver_drc_routed.rpt -pb Main_Driver_drc_routed.pb -rpx Main_Driver_drc_routed.rpx
Command: report_drc -file Main_Driver_drc_routed.rpt -pb Main_Driver_drc_routed.pb -rpx Main_Driver_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.runs/impl_1/Main_Driver_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Main_Driver_methodology_drc_routed.rpt -pb Main_Driver_methodology_drc_routed.pb -rpx Main_Driver_methodology_drc_routed.rpx
Command: report_methodology -file Main_Driver_methodology_drc_routed.rpt -pb Main_Driver_methodology_drc_routed.pb -rpx Main_Driver_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/ysapkota/Downloads/DDS_SineWave/DDS_SineWave/DDS_SineWave.runs/impl_1/Main_Driver_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Main_Driver_power_routed.rpt -pb Main_Driver_power_summary_routed.pb -rpx Main_Driver_power_routed.rpx
Command: report_power -file Main_Driver_power_routed.rpt -pb Main_Driver_power_summary_routed.pb -rpx Main_Driver_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
167 Infos, 20 Warnings, 17 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Main_Driver_route_status.rpt -pb Main_Driver_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Main_Driver_timing_summary_routed.rpt -pb Main_Driver_timing_summary_routed.pb -rpx Main_Driver_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Main_Driver_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Main_Driver_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Main_Driver_bus_skew_routed.rpt -pb Main_Driver_bus_skew_routed.pb -rpx Main_Driver_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Main_Driver.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Main_Driver.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2439.570 ; gain = 441.668
INFO: [Common 17-206] Exiting Vivado at Wed Apr 12 17:28:42 2023...
