// Seed: 2584717122
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = -1'b0;
  assign id_1 = id_3;
  wire id_4, id_5;
  wire id_6;
  parameter id_7 = 1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  uwire id_2;
  parameter id_3 = -1;
  tri id_4, id_5;
  assign id_2 = id_3;
  assign id_2 = -1 - id_2 & id_2;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  assign id_2 = | -1'b0;
  assign id_4 = -1;
endmodule
