# General info
 Hi:) My name is Dima, I am a 3-year undergraduate student at Brno University of technologies. This is my repository for VHDL models in BUT course "VLSI Digital Integrated Curcuits Design and VHDL"

