###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         1188   # Number of WRITE/WRITEP commands
num_reads_done                 =       239143   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       206276   # Number of read row buffer hits
num_read_cmds                  =       239143   # Number of READ/READP commands
num_writes_done                =         1190   # Number of read requests issued
num_write_row_hits             =          834   # Number of write row buffer hits
num_act_cmds                   =        33260   # Number of ACT commands
num_pre_cmds                   =        33239   # Number of PRE commands
num_ondemand_pres              =        15674   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8947946   # Cyles of rank active rank.0
rank_active_cycles.1           =      8473208   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1052054   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1526792   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       216086   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          727   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          198   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          308   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          652   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1249   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2739   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          671   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           19   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           19   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17665   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            8   # Write cmd latency (cycles)
write_latency[80-99]           =           14   # Write cmd latency (cycles)
write_latency[100-119]         =           30   # Write cmd latency (cycles)
write_latency[120-139]         =           32   # Write cmd latency (cycles)
write_latency[140-159]         =           35   # Write cmd latency (cycles)
write_latency[160-179]         =           35   # Write cmd latency (cycles)
write_latency[180-199]         =           26   # Write cmd latency (cycles)
write_latency[200-]            =         1005   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       135926   # Read request latency (cycles)
read_latency[40-59]            =        44954   # Read request latency (cycles)
read_latency[60-79]            =        23257   # Read request latency (cycles)
read_latency[80-99]            =         6197   # Read request latency (cycles)
read_latency[100-119]          =         4534   # Read request latency (cycles)
read_latency[120-139]          =         3295   # Read request latency (cycles)
read_latency[140-159]          =         1792   # Read request latency (cycles)
read_latency[160-179]          =         1516   # Read request latency (cycles)
read_latency[180-199]          =         1395   # Read request latency (cycles)
read_latency[200-]             =        16277   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   5.9305e+06   # Write energy
read_energy                    =  9.64225e+08   # Read energy
act_energy                     =  9.09994e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.04986e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   7.3286e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.58352e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.28728e+09   # Active standby energy rank.1
average_read_latency           =      69.3232   # Average read request latency (cycles)
average_interarrival           =       41.607   # Average request interarrival latency (cycles)
total_energy                   =  1.38744e+10   # Total energy (pJ)
average_power                  =      1387.44   # Average power (mW)
average_bandwidth              =      2.05084   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4673   # Number of WRITE/WRITEP commands
num_reads_done                 =       250272   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       209642   # Number of read row buffer hits
num_read_cmds                  =       250272   # Number of READ/READP commands
num_writes_done                =         4676   # Number of read requests issued
num_write_row_hits             =         3658   # Number of write row buffer hits
num_act_cmds                   =        41717   # Number of ACT commands
num_pre_cmds                   =        41697   # Number of PRE commands
num_ondemand_pres              =        24657   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8693512   # Cyles of rank active rank.0
rank_active_cycles.1           =      8597184   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1306488   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1402816   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       230853   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          657   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          227   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          309   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          625   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1281   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2753   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          622   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           14   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           23   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17584   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            8   # Write cmd latency (cycles)
write_latency[60-79]           =           46   # Write cmd latency (cycles)
write_latency[80-99]           =           75   # Write cmd latency (cycles)
write_latency[100-119]         =          114   # Write cmd latency (cycles)
write_latency[120-139]         =          138   # Write cmd latency (cycles)
write_latency[140-159]         =          156   # Write cmd latency (cycles)
write_latency[160-179]         =          161   # Write cmd latency (cycles)
write_latency[180-199]         =          151   # Write cmd latency (cycles)
write_latency[200-]            =         3819   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       135739   # Read request latency (cycles)
read_latency[40-59]            =        44976   # Read request latency (cycles)
read_latency[60-79]            =        28970   # Read request latency (cycles)
read_latency[80-99]            =         7615   # Read request latency (cycles)
read_latency[100-119]          =         5801   # Read request latency (cycles)
read_latency[120-139]          =         4476   # Read request latency (cycles)
read_latency[140-159]          =         2085   # Read request latency (cycles)
read_latency[160-179]          =         1669   # Read request latency (cycles)
read_latency[180-199]          =         1445   # Read request latency (cycles)
read_latency[200-]             =        17496   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.33276e+07   # Write energy
read_energy                    =   1.0091e+09   # Read energy
act_energy                     =  1.14138e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.27114e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.73352e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.42475e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.36464e+09   # Active standby energy rank.1
average_read_latency           =      70.0257   # Average read request latency (cycles)
average_interarrival           =      39.2219   # Average request interarrival latency (cycles)
total_energy                   =  1.39411e+10   # Total energy (pJ)
average_power                  =      1394.11   # Average power (mW)
average_bandwidth              =      2.17556   # Average bandwidth
