 
****************************************
Report : area
Design : riscv_3stage
Version: V-2023.12-SP5-2
Date   : Fri Sep 12 18:00:03 2025
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'riscv_3stage' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    saed32hvt_ff0p95v125c (File: /home/student/24MVD1016_Thesis/Pro3/saed32hvt_ff0p95v125c.db)

Number of ports:                          164
Number of nets:                          8078
Number of cells:                         7560
Number of combinational cells:           6295
Number of sequential cells:              1264
Number of macros/black boxes:               0
Number of buf/inv:                       1650
Number of references:                      43

Combinational area:              17072.885725
Buf/Inv area:                     2945.529071
Noncombinational area:            8925.537449
Macro/Black Box area:                0.000000
Net Interconnect area:            7324.087678

Total cell area:                 25998.423174
Total area:                      33322.510852
1
