// Seed: 1434923834
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    input  tri1 id_2,
    output tri0 id_3
);
  logic id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd55,
    parameter id_1 = 32'd94,
    parameter id_2 = 32'd4,
    parameter id_4 = 32'd79
) (
    output wor _id_0,
    input wor _id_1,
    input uwire _id_2,
    input tri id_3[1 : id_2],
    input uwire _id_4,
    output tri id_5,
    output logic id_6,
    input supply0 id_7,
    output uwire id_8
);
  always id_6 <= id_4;
  wire [-1 : ~  -1] id_10;
  wire [id_2 : 1] id_11;
  struct packed {logic id_12[id_0 : id_0] = -1'b0;} id_13;
  assign id_6 = 1;
  logic [7:0][{  -1 'b0 } : -1] id_14;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_3,
      id_8
  );
  wire [-1 : -1] id_15;
  assign id_14[-1][-1] = id_2;
  wire [1 : 1  ==  -1  ?  id_4 : id_1] id_16;
endmodule
