INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/project_1/project_1.sim/sim_1/synth/func/xsim/post_synth_UnitTest_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-311] analyzing module SOC
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/CSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CSR' [E:/capstone_dir/riscv-project-dev/RTL files/design srcs/CSR.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
WARNING: [VRFC 10-3609] overwriting previous definition of module 'EX' [E:/capstone_dir/riscv-project-dev/RTL files/design srcs/EX.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ID' [E:/capstone_dir/riscv-project-dev/RTL files/design srcs/ID.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
WARNING: [VRFC 10-3609] overwriting previous definition of module 'IF' [E:/capstone_dir/riscv-project-dev/RTL files/design srcs/IF.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/LU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
WARNING: [VRFC 10-3609] overwriting previous definition of module 'WB' [E:/capstone_dir/riscv-project-dev/RTL files/design srcs/WB.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32bit
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [E:/capstone_dir/riscv-project-dev/RTL files/design srcs/alu.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
WARNING: [VRFC 10-3609] overwriting previous definition of module 'processor' [E:/capstone_dir/riscv-project-dev/RTL files/design srcs/processor.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
WARNING: [VRFC 10-3609] overwriting previous definition of module 'reg_file' [E:/capstone_dir/riscv-project-dev/RTL files/design srcs/reg_file.v:2]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/design srcs/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
WARNING: [VRFC 10-3609] overwriting previous definition of module 'sign_ext' [E:/capstone_dir/riscv-project-dev/RTL files/design srcs/sign_ext.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/capstone_dir/riscv-project-dev/RTL files/sim srcs/post_synth_UnitTest_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_synth_UnitTest_tb
