// Seed: 2328364070
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  ;
  wire [-1 : 1] id_7;
  logic id_8 = id_7;
  wire [-1 : 1] id_9;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output wor id_2,
    input wire id_3,
    input tri0 id_4,
    output wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply0 id_8
);
  wand id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  assign id_18 = 1 - 1 & 1;
  nor primCall (
      id_8,
      id_14,
      id_11,
      id_4,
      id_17,
      id_20,
      id_19,
      id_12,
      id_22,
      id_13,
      id_16,
      id_3,
      id_21,
      id_6,
      id_18,
      id_15,
      id_10,
      id_7
  );
  wand id_22 = -1'd0;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_19,
      id_19,
      id_14
  );
endmodule
