$date
	Sun Oct 23 01:33:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#375997
b101 !
1"
#375998
b101 &
b101 %
1$
#375999
0"
#376002
b10000 &
b10000 %
#376006
b1000 &
b1000 %
#376010
b100 &
b100 %
#376014
b10 &
b10 %
#376018
b1 &
b1 %
1#
#376022
b0 &
0#
b0 %
0$
#1392184
b10111 !
1"
#1392186
b10111 &
b10111 %
1$
#1392187
0"
#1392190
b1000110 &
b1000110 %
#1392194
b100011 &
b100011 %
#1392198
b1101010 &
b1101010 %
#1392202
b110101 &
b110101 %
#1392206
b10100000 &
b10100000 %
#1392210
b1010000 &
b1010000 %
#1392214
b101000 &
b101000 %
#1392218
b10100 &
b10100 %
#1392222
b1010 &
b1010 %
#1392226
b101 &
b101 %
#1392230
b10000 &
b10000 %
#1392234
b1000 &
b1000 %
#1392238
b100 &
b100 %
#1392242
b10 &
b10 %
#1392246
b1 &
1#
b1 %
#1392250
b0 &
b0 %
0#
0$
#2345346
b11010 &
b11010 %
1$
b11010 !
1"
#2345347
0"
#2345350
b1101 &
b1101 %
#2345354
b101000 &
b101000 %
#2345358
b10100 &
b10100 %
#2345362
b1010 &
b1010 %
#2345366
b101 &
b101 %
#2345370
b10000 &
b10000 %
#2345374
b1000 &
b1000 %
#2345378
b100 &
b100 %
#2345382
b10 &
b10 %
#2345386
b1 &
b1 %
1#
#2345390
b0 &
0#
b0 %
0$
#4500012
