// Seed: 3539646087
module module_0 (
    input tri1 id_0
);
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output wor id_2
);
  wire id_4, id_5, id_6;
  nand (id_2, id_4, id_1, id_5, id_6);
  module_0(
      id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri id_4,
    output wor id_5
);
  tri1 id_7, id_8 = 1, id_9;
  module_0(
      id_3
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_27 = -1;
  wire id_28 = id_12;
endmodule
module module_4 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wor id_3 = 1;
  module_3(
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule
