// Seed: 2808307280
module module_0 (
    output tri0 id_0
);
  logic id_2;
  ;
  assign id_0 = -1;
  assign id_0 = id_2;
  logic id_3;
  tri id_4, id_5, id_6;
  wire [1 'b0 : 1] id_7;
  logic id_8;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd79,
    parameter id_17 = 32'd77
) (
    input wand _id_0,
    output tri1 id_1,
    output wire id_2
    , _id_17,
    input tri1 id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    output wor id_8,
    input tri1 id_9
    , id_18,
    input supply1 id_10,
    output supply0 id_11,
    output tri0 id_12,
    input wand id_13,
    input wire id_14,
    input tri id_15
);
  logic [7:0][1 : -1  ==  id_0] id_19, id_20, id_21;
  wire id_22;
  wire [-1 'b0 ==?  -1 : 1] id_23[id_17 : 1], id_24;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
endmodule
