----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
----------------------------------------------------------------------------------
ENTITY ce_gen IS
  GENERIC (
    G_DIV_FACT          : POSITIVE := 500000
  );
  PORT (
    CLK                 : IN  STD_LOGIC;
    SRST                : IN  STD_LOGIC;
    CE                  : IN  STD_LOGIC;
    CE_O                : OUT STD_LOGIC 
  );
END ENTITY ce_gen;
----------------------------------------------------------------------------------
ARCHITECTURE Behavioral OF ce_gen IS
----------------------------------------------------------------------------------

signal clk_counter      : INTEGER := 1;
signal clk_en           : STD_LOGIC := '0';

----------------------------------------------------------------------------------
BEGIN
----------------------------------------------------------------------------------
    clk_en_gen : process (CLK) 
    BEGIN
        IF rising_edge(CLK) THEN
            IF clk_counter = G_DIV_FACT THEN
                clk_counter <= 1;
                clk_en <= '1';
            ELSE
                clk_counter <= clk_counter + 1;
                clk_en <= '0';
            END IF;
        END IF;
    END process clk_en_gen;
    
    CE_O <= clk_en;


----------------------------------------------------------------------------------
END ARCHITECTURE Behavioral;
----------------------------------------------------------------------------------
