# FPGA_HW_Acceleration_Social_Disatancing_Monitor
 Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020

Hardware layout：

![layout](https://github.com/jedibobo/FPGA_HW_Acceleration_Social_Disatancing_Monitor/blob/main/img/layout.jpg)

Image test for functionality：

![image-20201129111317248](https://github.com/jedibobo/FPGA_HW_Acceleration_Social_Disatancing_Monitor/blob/main/img/image-20201129111317248.png)

<img src="https://github.com/jedibobo/FPGA_HW_Acceleration_Social_Disatancing_Monitor/blob/main/img/image-20201129111317248.png" width="400" align="middle">
