 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 00:41:49 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U33/Y (AND2X2M)                                0.20       1.14 f
  ALU_UNIT/U84/Y (AOI221XLM)                              0.46       1.59 r
  ALU_UNIT/U83/Y (INVX2M)                                 0.07       1.66 f
  ALU_UNIT/ALU_OUT_reg[15]/D (SDFFQX2M)                   0.00       1.66 f
  data arrival time                                                  1.66

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[15]/CK (SDFFQX2M)                  0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       17.77


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U33/Y (AND2X2M)                                0.20       1.14 f
  ALU_UNIT/U82/Y (AOI221XLM)                              0.46       1.59 r
  ALU_UNIT/U81/Y (INVX2M)                                 0.07       1.66 f
  ALU_UNIT/ALU_OUT_reg[14]/D (SDFFQX2M)                   0.00       1.66 f
  data arrival time                                                  1.66

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[14]/CK (SDFFQX2M)                  0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       17.77


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U33/Y (AND2X2M)                                0.20       1.14 f
  ALU_UNIT/U80/Y (AOI221XLM)                              0.46       1.59 r
  ALU_UNIT/U79/Y (INVX2M)                                 0.07       1.66 f
  ALU_UNIT/ALU_OUT_reg[13]/D (SDFFQX2M)                   0.00       1.66 f
  data arrival time                                                  1.66

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[13]/CK (SDFFQX2M)                  0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       17.77


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U33/Y (AND2X2M)                                0.20       1.14 f
  ALU_UNIT/U78/Y (AOI221XLM)                              0.46       1.59 r
  ALU_UNIT/U77/Y (INVX2M)                                 0.07       1.66 f
  ALU_UNIT/ALU_OUT_reg[12]/D (SDFFQX2M)                   0.00       1.66 f
  data arrival time                                                  1.66

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[12]/CK (SDFFQX2M)                  0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       17.77


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U33/Y (AND2X2M)                                0.20       1.14 f
  ALU_UNIT/U76/Y (AOI221XLM)                              0.46       1.59 r
  ALU_UNIT/U75/Y (INVX2M)                                 0.07       1.66 f
  ALU_UNIT/ALU_OUT_reg[11]/D (SDFFQX2M)                   0.00       1.66 f
  data arrival time                                                  1.66

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[11]/CK (SDFFQX2M)                  0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       17.77


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U33/Y (AND2X2M)                                0.20       1.14 f
  ALU_UNIT/U74/Y (AOI221XLM)                              0.46       1.59 r
  ALU_UNIT/U73/Y (INVX2M)                                 0.07       1.66 f
  ALU_UNIT/ALU_OUT_reg[10]/D (SDFFQX2M)                   0.00       1.66 f
  data arrival time                                                  1.66

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[10]/CK (SDFFQX2M)                  0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       17.77


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U33/Y (AND2X2M)                                0.20       1.14 f
  ALU_UNIT/U72/Y (AOI221XLM)                              0.46       1.59 r
  ALU_UNIT/U71/Y (INVX2M)                                 0.07       1.66 f
  ALU_UNIT/ALU_OUT_reg[9]/D (SDFFQX2M)                    0.00       1.66 f
  data arrival time                                                  1.66

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[9]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (MET)                                                       17.77


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U27/Y (INVX2M)                                 0.21       1.14 r
  ALU_UNIT/U90/Y (AOI31X2M)                               0.06       1.20 f
  ALU_UNIT/U89/Y (AO21XLM)                                0.28       1.48 f
  ALU_UNIT/ALU_OUT_reg[1]/D (SDFFQX2M)                    0.00       1.48 f
  data arrival time                                                  1.48

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[1]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                       17.95


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U27/Y (INVX2M)                                 0.21       1.14 r
  ALU_UNIT/U110/Y (AOI31X2M)                              0.06       1.20 f
  ALU_UNIT/U109/Y (AO21XLM)                               0.27       1.47 f
  ALU_UNIT/ALU_OUT_reg[6]/D (SDFFQX2M)                    0.00       1.47 f
  data arrival time                                                  1.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[6]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       17.95


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U27/Y (INVX2M)                                 0.21       1.14 r
  ALU_UNIT/U106/Y (AOI31X2M)                              0.06       1.20 f
  ALU_UNIT/U105/Y (AO21XLM)                               0.27       1.47 f
  ALU_UNIT/ALU_OUT_reg[5]/D (SDFFQX2M)                    0.00       1.47 f
  data arrival time                                                  1.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[5]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       17.95


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U27/Y (INVX2M)                                 0.21       1.14 r
  ALU_UNIT/U102/Y (AOI31X2M)                              0.06       1.20 f
  ALU_UNIT/U101/Y (AO21XLM)                               0.27       1.47 f
  ALU_UNIT/ALU_OUT_reg[4]/D (SDFFQX2M)                    0.00       1.47 f
  data arrival time                                                  1.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[4]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       17.95


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U27/Y (INVX2M)                                 0.21       1.14 r
  ALU_UNIT/U98/Y (AOI31X2M)                               0.06       1.20 f
  ALU_UNIT/U97/Y (AO21XLM)                                0.27       1.47 f
  ALU_UNIT/ALU_OUT_reg[3]/D (SDFFQX2M)                    0.00       1.47 f
  data arrival time                                                  1.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[3]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       17.95


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U27/Y (INVX2M)                                 0.21       1.14 r
  ALU_UNIT/U94/Y (AOI31X2M)                               0.06       1.20 f
  ALU_UNIT/U93/Y (AO21XLM)                                0.27       1.47 f
  ALU_UNIT/ALU_OUT_reg[2]/D (SDFFQX2M)                    0.00       1.47 f
  data arrival time                                                  1.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[2]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       17.95


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U27/Y (INVX2M)                                 0.21       1.14 r
  ALU_UNIT/U86/Y (AOI31X2M)                               0.06       1.20 f
  ALU_UNIT/U85/Y (AO21XLM)                                0.27       1.47 f
  ALU_UNIT/ALU_OUT_reg[0]/D (SDFFQX2M)                    0.00       1.47 f
  data arrival time                                                  1.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[0]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       17.95


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U27/Y (INVX2M)                                 0.21       1.14 r
  ALU_UNIT/U114/Y (AOI31X2M)                              0.06       1.20 f
  ALU_UNIT/U113/Y (AO21XLM)                               0.27       1.47 f
  ALU_UNIT/ALU_OUT_reg[7]/D (SDFFQX2M)                    0.00       1.47 f
  data arrival time                                                  1.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[7]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       17.95


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)                     0.46       0.46 f
  ALU_UNIT/U32/Y (AOI21X2M)                               0.13       0.59 r
  ALU_UNIT/U31/Y (BUFX2M)                                 0.24       0.83 r
  ALU_UNIT/U30/Y (NOR2X2M)                                0.11       0.93 f
  ALU_UNIT/U27/Y (INVX2M)                                 0.21       1.14 r
  ALU_UNIT/U68/Y (OAI211X2M)                              0.14       1.28 f
  ALU_UNIT/ALU_OUT_reg[8]/D (SDFFQX2M)                    0.00       1.28 f
  data arrival time                                                  1.28

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[8]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                       18.15


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)      0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/QN (SDFFX1M)      0.46       0.46 f
  ALU_UNIT/U67/Y (OAI32X1M)                0.24       0.70 r
  ALU_UNIT/OUT_VALID_reg/D (SDFFX1M)       0.00       0.70 r
  data arrival time                                   0.70

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)      0.00      19.80 r
  library setup time                      -0.27      19.53
  data required time                                 19.53
  -----------------------------------------------------------
  data required time                                 19.53
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                        18.83


  Startpoint: ALU_UNIT/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[8]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[8]/Q (SDFFQX2M)                    0.34       0.34 f
  ALU_UNIT/ALU_OUT_reg[9]/SI (SDFFQX2M)                   0.00       0.34 f
  data arrival time                                                  0.34

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[9]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.61      19.19
  data required time                                                19.19
  --------------------------------------------------------------------------
  data required time                                                19.19
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                       18.85


  Startpoint: ALU_UNIT/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[14]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[14]/Q (SDFFQX2M)                   0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[15]/SI (SDFFQX2M)                  0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[15]/CK (SDFFQX2M)                  0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_UNIT/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[13]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[13]/Q (SDFFQX2M)                   0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[14]/SI (SDFFQX2M)                  0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[14]/CK (SDFFQX2M)                  0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_UNIT/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[12]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[12]/Q (SDFFQX2M)                   0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[13]/SI (SDFFQX2M)                  0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[13]/CK (SDFFQX2M)                  0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_UNIT/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[11]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[11]/Q (SDFFQX2M)                   0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[12]/SI (SDFFQX2M)                  0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[12]/CK (SDFFQX2M)                  0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_UNIT/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[10]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[10]/Q (SDFFQX2M)                   0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[11]/SI (SDFFQX2M)                  0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[11]/CK (SDFFQX2M)                  0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_UNIT/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[9]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[9]/Q (SDFFQX2M)                    0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[10]/SI (SDFFQX2M)                  0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[10]/CK (SDFFQX2M)                  0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.86


  Startpoint: ALU_UNIT/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[6]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[6]/Q (SDFFQX2M)                    0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[7]/SI (SDFFQX2M)                   0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[7]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: ALU_UNIT/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[5]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[5]/Q (SDFFQX2M)                    0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[6]/SI (SDFFQX2M)                   0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[6]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: ALU_UNIT/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[4]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[4]/Q (SDFFQX2M)                    0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[5]/SI (SDFFQX2M)                   0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[5]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: ALU_UNIT/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[3]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[3]/Q (SDFFQX2M)                    0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[4]/SI (SDFFQX2M)                   0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[4]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: ALU_UNIT/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[2]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[2]/Q (SDFFQX2M)                    0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[3]/SI (SDFFQX2M)                   0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[3]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: ALU_UNIT/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[1]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[1]/Q (SDFFQX2M)                    0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[2]/SI (SDFFQX2M)                   0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[2]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: ALU_UNIT/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[0]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[0]/Q (SDFFQX2M)                    0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[1]/SI (SDFFQX2M)                   0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[1]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: ALU_UNIT/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[7]/CK (SDFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[7]/Q (SDFFQX2M)                    0.33       0.33 f
  ALU_UNIT/ALU_OUT_reg[8]/SI (SDFFQX2M)                   0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/ALU_OUT_reg[8]/CK (SDFFQX2M)                   0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: ALU_UNIT/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[15]/CK (SDFFQX2M)                  0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[15]/Q (SDFFQX2M)                   0.33       0.33 f
  ALU_UNIT/OUT_VALID_reg/SI (SDFFX1M)                     0.00       0.33 f
  data arrival time                                                  0.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU_UNIT/OUT_VALID_reg/CK (SDFFX1M)                     0.00      19.80 r
  library setup time                                     -0.60      19.20
  data required time                                                19.20
  --------------------------------------------------------------------------
  data required time                                                19.20
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                       18.87


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/ser_done_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkserializer/test_se (serializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Tx/linkserializer/U47/Y (INVXLM)              0.10      21.94 f
  UART/UART_Tx/linkserializer/U48/Y (INVXLM)              0.50      22.45 r
  UART/UART_Tx/linkserializer/ser_done_reg/SE (SDFFRX1M)
                                                          0.00      22.45 r
  data arrival time                                                 22.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/ser_done_reg/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -22.45
  --------------------------------------------------------------------------
  slack (MET)                                                       76.72


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkserializer/test_se (serializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Tx/linkserializer/U47/Y (INVXLM)              0.10      21.94 f
  UART/UART_Tx/linkserializer/U48/Y (INVXLM)              0.50      22.45 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/SE (SDFFRQX2M)
                                                          0.00      22.45 r
  data arrival time                                                 22.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.45
  --------------------------------------------------------------------------
  slack (MET)                                                       76.76


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkserializer/test_se (serializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Tx/linkserializer/U47/Y (INVXLM)              0.10      21.94 f
  UART/UART_Tx/linkserializer/U48/Y (INVXLM)              0.50      22.45 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/SE (SDFFRQX2M)
                                                          0.00      22.45 r
  data arrival time                                                 22.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.45
  --------------------------------------------------------------------------
  slack (MET)                                                       76.76


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkserializer/test_se (serializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Tx/linkserializer/U47/Y (INVXLM)              0.10      21.94 f
  UART/UART_Tx/linkserializer/U48/Y (INVXLM)              0.50      22.45 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/SE (SDFFRQX2M)
                                                          0.00      22.45 r
  data arrival time                                                 22.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.45
  --------------------------------------------------------------------------
  slack (MET)                                                       76.76


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkserializer/test_se (serializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Tx/linkserializer/U47/Y (INVXLM)              0.10      21.94 f
  UART/UART_Tx/linkserializer/U48/Y (INVXLM)              0.50      22.45 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/SE (SDFFRQX2M)
                                                          0.00      22.45 r
  data arrival time                                                 22.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.45
  --------------------------------------------------------------------------
  slack (MET)                                                       76.76


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkserializer/test_se (serializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Tx/linkserializer/U47/Y (INVXLM)              0.10      21.94 f
  UART/UART_Tx/linkserializer/U48/Y (INVXLM)              0.50      22.45 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/SE (SDFFRQX2M)
                                                          0.00      22.45 r
  data arrival time                                                 22.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.45
  --------------------------------------------------------------------------
  slack (MET)                                                       76.76


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkserializer/test_se (serializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Tx/linkserializer/U47/Y (INVXLM)              0.10      21.94 f
  UART/UART_Tx/linkserializer/U48/Y (INVXLM)              0.50      22.45 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/SE (SDFFRQX2M)
                                                          0.00      22.45 r
  data arrival time                                                 22.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.45
  --------------------------------------------------------------------------
  slack (MET)                                                       76.76


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkserializer/test_se (serializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Tx/linkserializer/U47/Y (INVXLM)              0.10      21.94 f
  UART/UART_Tx/linkserializer/U48/Y (INVXLM)              0.50      22.45 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/SE (SDFFRQX2M)
                                                          0.00      22.45 r
  data arrival time                                                 22.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.45
  --------------------------------------------------------------------------
  slack (MET)                                                       76.76


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/ser_data_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkserializer/test_se (serializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Tx/linkserializer/U47/Y (INVXLM)              0.10      21.94 f
  UART/UART_Tx/linkserializer/U48/Y (INVXLM)              0.50      22.45 r
  UART/UART_Tx/linkserializer/ser_data_reg/SE (SDFFRQX2M)
                                                          0.00      22.45 r
  data arrival time                                                 22.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/ser_data_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.45
  --------------------------------------------------------------------------
  slack (MET)                                                       76.76


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkserializer/test_se (serializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Tx/linkserializer/U47/Y (INVXLM)              0.10      21.94 f
  UART/UART_Tx/linkserializer/U48/Y (INVXLM)              0.50      22.45 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/SE (SDFFRQX2M)
                                                          0.00      22.45 r
  data arrival time                                                 22.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.45
  --------------------------------------------------------------------------
  slack (MET)                                                       76.76


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/count_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkserializer/test_se (serializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Tx/linkserializer/U47/Y (INVXLM)              0.10      21.94 f
  UART/UART_Tx/linkserializer/U48/Y (INVXLM)              0.50      22.45 r
  UART/UART_Tx/linkserializer/count_reg[2]/SE (SDFFRQX2M)
                                                          0.00      22.45 r
  data arrival time                                                 22.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/count_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.45
  --------------------------------------------------------------------------
  slack (MET)                                                       76.76


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/count_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkserializer/test_se (serializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Tx/linkserializer/U47/Y (INVXLM)              0.10      21.94 f
  UART/UART_Tx/linkserializer/U48/Y (INVXLM)              0.50      22.45 r
  UART/UART_Tx/linkserializer/count_reg[1]/SE (SDFFRQX2M)
                                                          0.00      22.45 r
  data arrival time                                                 22.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/count_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.45
  --------------------------------------------------------------------------
  slack (MET)                                                       76.76


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/count_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkserializer/test_se (serializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Tx/linkserializer/U47/Y (INVXLM)              0.10      21.94 f
  UART/UART_Tx/linkserializer/U48/Y (INVXLM)              0.50      22.45 r
  UART/UART_Tx/linkserializer/count_reg[0]/SE (SDFFRQX2M)
                                                          0.00      22.45 r
  data arrival time                                                 22.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/count_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.45
  --------------------------------------------------------------------------
  slack (MET)                                                       76.76


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/data_valid_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/FSM_block/test_se (FSM_RX_test_1)          0.00      21.85 r
  UART/UART_Rx/FSM_block/U114/Y (INVXLM)                  0.10      21.94 f
  UART/UART_Rx/FSM_block/U115/Y (INVXLM)                  0.41      22.35 r
  UART/UART_Rx/FSM_block/data_valid_reg/SE (SDFFRQX2M)
                                                          0.00      22.35 r
  data arrival time                                                 22.35

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/data_valid_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.35
  --------------------------------------------------------------------------
  slack (MET)                                                       76.86


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/stp_chk_en_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/FSM_block/test_se (FSM_RX_test_1)          0.00      21.85 r
  UART/UART_Rx/FSM_block/U114/Y (INVXLM)                  0.10      21.94 f
  UART/UART_Rx/FSM_block/U115/Y (INVXLM)                  0.41      22.35 r
  UART/UART_Rx/FSM_block/stp_chk_en_reg/SE (SDFFRQX2M)
                                                          0.00      22.35 r
  data arrival time                                                 22.35

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/stp_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.35
  --------------------------------------------------------------------------
  slack (MET)                                                       76.86


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/strt_chk_en_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/FSM_block/test_se (FSM_RX_test_1)          0.00      21.85 r
  UART/UART_Rx/FSM_block/U114/Y (INVXLM)                  0.10      21.94 f
  UART/UART_Rx/FSM_block/U115/Y (INVXLM)                  0.41      22.35 r
  UART/UART_Rx/FSM_block/strt_chk_en_reg/SE (SDFFRQX2M)
                                                          0.00      22.35 r
  data arrival time                                                 22.35

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/strt_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.35
  --------------------------------------------------------------------------
  slack (MET)                                                       76.86


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/par_chk_en_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/FSM_block/test_se (FSM_RX_test_1)          0.00      21.85 r
  UART/UART_Rx/FSM_block/U114/Y (INVXLM)                  0.10      21.94 f
  UART/UART_Rx/FSM_block/U115/Y (INVXLM)                  0.41      22.35 r
  UART/UART_Rx/FSM_block/par_chk_en_reg/SE (SDFFRQX2M)
                                                          0.00      22.35 r
  data arrival time                                                 22.35

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/par_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.35
  --------------------------------------------------------------------------
  slack (MET)                                                       76.86


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/deser_en_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/FSM_block/test_se (FSM_RX_test_1)          0.00      21.85 r
  UART/UART_Rx/FSM_block/U114/Y (INVXLM)                  0.10      21.94 f
  UART/UART_Rx/FSM_block/U115/Y (INVXLM)                  0.41      22.35 r
  UART/UART_Rx/FSM_block/deser_en_reg/SE (SDFFRQX2M)      0.00      22.35 r
  data arrival time                                                 22.35

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/deser_en_reg/CK (SDFFRQX2M)      0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.35
  --------------------------------------------------------------------------
  slack (MET)                                                       76.86


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/enable_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/FSM_block/test_se (FSM_RX_test_1)          0.00      21.85 r
  UART/UART_Rx/FSM_block/U114/Y (INVXLM)                  0.10      21.94 f
  UART/UART_Rx/FSM_block/U115/Y (INVXLM)                  0.41      22.35 r
  UART/UART_Rx/FSM_block/enable_reg/SE (SDFFRQX2M)        0.00      22.35 r
  data arrival time                                                 22.35

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/enable_reg/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.35
  --------------------------------------------------------------------------
  slack (MET)                                                       76.86


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/dat_samp_en_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/FSM_block/test_se (FSM_RX_test_1)          0.00      21.85 r
  UART/UART_Rx/FSM_block/U114/Y (INVXLM)                  0.10      21.94 f
  UART/UART_Rx/FSM_block/U115/Y (INVXLM)                  0.41      22.35 r
  UART/UART_Rx/FSM_block/dat_samp_en_reg/SE (SDFFRQX2M)
                                                          0.00      22.35 r
  data arrival time                                                 22.35

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/dat_samp_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.35
  --------------------------------------------------------------------------
  slack (MET)                                                       76.86


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/FSM_block/test_se (FSM_RX_test_1)          0.00      21.85 r
  UART/UART_Rx/FSM_block/U114/Y (INVXLM)                  0.10      21.94 f
  UART/UART_Rx/FSM_block/U115/Y (INVXLM)                  0.41      22.35 r
  UART/UART_Rx/FSM_block/state_reg[1]/SE (SDFFRQX2M)      0.00      22.35 r
  data arrival time                                                 22.35

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/state_reg[1]/CK (SDFFRQX2M)      0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.35
  --------------------------------------------------------------------------
  slack (MET)                                                       76.86


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/FSM_block/test_se (FSM_RX_test_1)          0.00      21.85 r
  UART/UART_Rx/FSM_block/U114/Y (INVXLM)                  0.10      21.94 f
  UART/UART_Rx/FSM_block/U115/Y (INVXLM)                  0.41      22.35 r
  UART/UART_Rx/FSM_block/state_reg[2]/SE (SDFFRQX2M)      0.00      22.35 r
  data arrival time                                                 22.35

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/state_reg[2]/CK (SDFFRQX2M)      0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.35
  --------------------------------------------------------------------------
  slack (MET)                                                       76.86


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/FSM_block/test_se (FSM_RX_test_1)          0.00      21.85 r
  UART/UART_Rx/FSM_block/U114/Y (INVXLM)                  0.10      21.94 f
  UART/UART_Rx/FSM_block/U115/Y (INVXLM)                  0.41      22.35 r
  UART/UART_Rx/FSM_block/state_reg[0]/SE (SDFFRQX2M)      0.00      22.35 r
  data arrival time                                                 22.35

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/state_reg[0]/CK (SDFFRQX2M)      0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.35
  --------------------------------------------------------------------------
  slack (MET)                                                       76.86


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/CLK_EN_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/CLK_EN_reg/SE (SDFFRQX2M)                  0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/CLK_EN_reg/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/EN_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/EN_reg/SE (SDFFRQX2M)                      0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/EN_reg/CK (SDFFRQX2M)                      0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/ALU_FUN_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/ALU_FUN_reg[3]/SE (SDFFRQX2M)              0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/ALU_FUN_reg[3]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/TX_P_DATA_reg[7]/SE (SDFFRQX2M)            0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[7]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/TX_P_DATA_reg[6]/SE (SDFFRQX2M)            0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[6]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/TX_P_DATA_reg[5]/SE (SDFFRQX2M)            0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[5]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/TX_P_DATA_reg[4]/SE (SDFFRQX2M)            0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[4]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/TX_P_DATA_reg[3]/SE (SDFFRQX2M)            0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[3]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/TX_P_DATA_reg[2]/SE (SDFFRQX2M)            0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[2]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/TX_P_DATA_reg[1]/SE (SDFFRQX2M)            0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[1]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/TX_P_DATA_reg[0]/SE (SDFFRQX2M)            0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[0]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/RdEn_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/RdEn_reg/SE (SDFFRQX2M)                    0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/RdEn_reg/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/WrEn_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/WrEn_reg/SE (SDFFRQX2M)                    0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/WrEn_reg/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/WrData_reg[7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/WrData_reg[7]/SE (SDFFRQX2M)               0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/WrData_reg[7]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/WrData_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/WrData_reg[4]/SE (SDFFRQX2M)               0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/WrData_reg[4]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/WrData_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/WrData_reg[6]/SE (SDFFRQX2M)               0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/WrData_reg[6]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/WrData_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/WrData_reg[5]/SE (SDFFRQX2M)               0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/WrData_reg[5]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/WrData_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/WrData_reg[3]/SE (SDFFRQX2M)               0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/WrData_reg[3]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/WrData_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/WrData_reg[2]/SE (SDFFRQX2M)               0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/WrData_reg[2]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/WrData_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/WrData_reg[1]/SE (SDFFRQX2M)               0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/WrData_reg[1]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/WrData_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/WrData_reg[0]/SE (SDFFRQX2M)               0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/WrData_reg[0]/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_D_VLD_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/TX_D_VLD_reg/SE (SDFFRQX2M)                0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_D_VLD_reg/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/ALU_FUN_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/ALU_FUN_reg[1]/SE (SDFFRQX2M)              0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/ALU_FUN_reg[1]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/Address_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/Address_reg[2]/SE (SDFFRQX2M)              0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/Address_reg[2]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/ALU_FUN_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/ALU_FUN_reg[0]/SE (SDFFRQX2M)              0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/ALU_FUN_reg[0]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/ALU_FUN_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/ALU_FUN_reg[2]/SE (SDFFRQX2M)              0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/ALU_FUN_reg[2]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/ALU_Part1_Done_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/ALU_Part1_Done_reg/SE (SDFFRQX2M)          0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/ALU_Part1_Done_reg/CK (SDFFRQX2M)          0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/Address_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/Address_reg[1]/SE (SDFFRQX2M)              0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/Address_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/Address_reg[0]/SE (SDFFRQX2M)              0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/Address_reg[0]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/state_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/state_reg[1]/SE (SDFFRQX2M)                0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/state_reg[1]/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/state_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/state_reg[0]/SE (SDFFRQX2M)                0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/state_reg[0]/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/state_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/state_reg[2]/SE (SDFFRQX2M)                0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/state_reg[2]/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: CONTROL_UNIT/Address_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U32/Y (INVXLM)                                          0.11      20.89 r
  U23/Y (INVXLM)                                          0.07      20.96 f
  U25/Y (INVXLM)                                          0.06      21.02 r
  U22/Y (DLY1X1M)                                         1.01      22.03 r
  CONTROL_UNIT/test_se (SYS_CTRL_test_1)                  0.00      22.03 r
  CONTROL_UNIT/Address_reg[3]/SE (SDFFRQX2M)              0.00      22.03 r
  data arrival time                                                 22.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/Address_reg[3]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -22.03
  --------------------------------------------------------------------------
  slack (MET)                                                       77.16


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/data_sampling_block/saving_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/data_sampling_block/test_se (data_sampling_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/data_sampling_block/saving_reg[1]/SE (SDFFQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/data_sampling_block/saving_reg[1]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.28


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/data_sampling_block/saving_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/data_sampling_block/test_se (data_sampling_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/data_sampling_block/saving_reg[0]/SE (SDFFQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/data_sampling_block/saving_reg[0]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.28


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/data_sampling_block/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/data_sampling_block/test_se (data_sampling_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/SE (SDFFQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.28


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/deserializer_block/test_se (deserializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[5]/SE (SDFFQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.28


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/deserializer_block/test_se (deserializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[1]/SE (SDFFQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.28


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/deserializer_block/test_se (deserializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[4]/SE (SDFFQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.28


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/deserializer_block/test_se (deserializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[0]/SE (SDFFQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.28


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/deserializer_block/test_se (deserializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[7]/SE (SDFFQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.28


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/deserializer_block/test_se (deserializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[3]/SE (SDFFQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.28


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/deserializer_block/test_se (deserializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[6]/SE (SDFFQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.28


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/deserializer_block/test_se (deserializer_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[2]/SE (SDFFQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.28


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/test_se (edge_bit_counter_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/SE (SDFFRX1M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.64      99.16
  data required time                                                99.16
  --------------------------------------------------------------------------
  data required time                                                99.16
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.31


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkFSM/mux_sel_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkFSM/test_se (FSM_TX_test_1)            0.00      21.85 r
  UART/UART_Tx/linkFSM/mux_sel_reg[0]/SE (SDFFSQX1M)      0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK (SDFFSQX1M)      0.00      99.80 r
  library setup time                                     -0.64      99.16
  data required time                                                99.16
  --------------------------------------------------------------------------
  data required time                                                99.16
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.31


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkFSM/ser_en_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkFSM/test_se (FSM_TX_test_1)            0.00      21.85 r
  UART/UART_Tx/linkFSM/ser_en_reg/SE (SDFFRQX2M)          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkFSM/ser_en_reg/CK (SDFFRQX2M)          0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkFSM/busy_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkFSM/test_se (FSM_TX_test_1)            0.00      21.85 r
  UART/UART_Tx/linkFSM/busy_reg/SE (SDFFRQX2M)            0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkFSM/busy_reg/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkFSM/mux_sel_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkFSM/test_se (FSM_TX_test_1)            0.00      21.85 r
  UART/UART_Tx/linkFSM/mux_sel_reg[1]/SE (SDFFRQX2M)      0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK (SDFFRQX2M)      0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkFSM/state_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkFSM/test_se (FSM_TX_test_1)            0.00      21.85 r
  UART/UART_Tx/linkFSM/state_reg[2]/SE (SDFFRQX2M)        0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkFSM/state_reg[2]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkFSM/state_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkFSM/test_se (FSM_TX_test_1)            0.00      21.85 r
  UART/UART_Tx/linkFSM/state_reg[0]/SE (SDFFRQX2M)        0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkFSM/state_reg[0]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkFSM/state_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Tx/test_se (UART_TX_TOP_test_1)               0.00      21.85 r
  UART/UART_Tx/linkFSM/test_se (FSM_TX_test_1)            0.00      21.85 r
  UART/UART_Tx/linkFSM/state_reg[1]/SE (SDFFRQX2M)        0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkFSM/state_reg[1]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/test_se (edge_bit_counter_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/SE (SDFFRQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/test_se (edge_bit_counter_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/SE (SDFFRQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/test_se (edge_bit_counter_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/SE (SDFFRQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/test_se (edge_bit_counter_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/SE (SDFFRQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/test_se (edge_bit_counter_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/SE (SDFFRQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/test_se (edge_bit_counter_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/SE (SDFFRQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/test_se (edge_bit_counter_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/SE (SDFFRQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  U30/Y (INVXLM)                                          0.20      20.77 f
  U17/Y (INVXLM)                                          0.11      20.89 r
  U16/Y (DLY1X1M)                                         0.96      21.85 r
  UART/test_se (UART_TOP_test_1)                          0.00      21.85 r
  UART/UART_Rx/test_se (UART_RX_TOP_test_1)               0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/test_se (edge_bit_counter_test_1)
                                                          0.00      21.85 r
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/SE (SDFFRQX2M)
                                                          0.00      21.85 r
  data arrival time                                                 21.85

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.85
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U366/Y (DLY1X1M)                          0.96      21.53 r
  REGISTER_FILE/RdData_reg[1]/SE (SDFFQX2M)               0.00      21.53 r
  data arrival time                                                 21.53

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[1]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.53
  --------------------------------------------------------------------------
  slack (MET)                                                       77.60


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U366/Y (DLY1X1M)                          0.96      21.53 r
  REGISTER_FILE/Reg_File_reg[15][6]/SE (SDFFQX2M)         0.00      21.53 r
  data arrival time                                                 21.53

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][6]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.53
  --------------------------------------------------------------------------
  slack (MET)                                                       77.60


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U366/Y (DLY1X1M)                          0.96      21.53 r
  REGISTER_FILE/Reg_File_reg[15][3]/SE (SDFFQX2M)         0.00      21.53 r
  data arrival time                                                 21.53

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][3]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.53
  --------------------------------------------------------------------------
  slack (MET)                                                       77.60


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U365/Y (DLY1X1M)                          0.96      21.53 r
  REGISTER_FILE/RdData_reg[7]/SE (SDFFQX2M)               0.00      21.53 r
  data arrival time                                                 21.53

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[7]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.53
  --------------------------------------------------------------------------
  slack (MET)                                                       77.60


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U365/Y (DLY1X1M)                          0.96      21.53 r
  REGISTER_FILE/RdData_reg[0]/SE (SDFFQX2M)               0.00      21.53 r
  data arrival time                                                 21.53

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[0]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.53
  --------------------------------------------------------------------------
  slack (MET)                                                       77.60


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U365/Y (DLY1X1M)                          0.96      21.53 r
  REGISTER_FILE/Reg_File_reg[15][1]/SE (SDFFQX2M)         0.00      21.53 r
  data arrival time                                                 21.53

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][1]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.53
  --------------------------------------------------------------------------
  slack (MET)                                                       77.60


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U369/Y (DLY1X1M)                          0.95      21.52 r
  REGISTER_FILE/RdData_reg[3]/SE (SDFFQX2M)               0.00      21.52 r
  data arrival time                                                 21.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[3]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.52
  --------------------------------------------------------------------------
  slack (MET)                                                       77.62


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U369/Y (DLY1X1M)                          0.95      21.52 r
  REGISTER_FILE/Reg_File_reg[15][5]/SE (SDFFQX2M)         0.00      21.52 r
  data arrival time                                                 21.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][5]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.52
  --------------------------------------------------------------------------
  slack (MET)                                                       77.62


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U369/Y (DLY1X1M)                          0.95      21.52 r
  REGISTER_FILE/Reg_File_reg[15][2]/SE (SDFFQX2M)         0.00      21.52 r
  data arrival time                                                 21.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][2]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.52
  --------------------------------------------------------------------------
  slack (MET)                                                       77.62


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U369/Y (DLY1X1M)                          0.95      21.52 r
  REGISTER_FILE/Reg_File_reg[15][0]/SE (SDFFQX2M)         0.00      21.52 r
  data arrival time                                                 21.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][0]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.52
  --------------------------------------------------------------------------
  slack (MET)                                                       77.62


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U367/Y (DLY1X1M)                          0.94      21.51 r
  REGISTER_FILE/RdData_reg[6]/SE (SDFFQX2M)               0.00      21.51 r
  data arrival time                                                 21.51

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[6]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.51
  --------------------------------------------------------------------------
  slack (MET)                                                       77.62


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U368/Y (DLY1X1M)                          0.94      21.51 r
  REGISTER_FILE/RdData_reg[5]/SE (SDFFQX2M)               0.00      21.51 r
  data arrival time                                                 21.51

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[5]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.51
  --------------------------------------------------------------------------
  slack (MET)                                                       77.62


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U367/Y (DLY1X1M)                          0.94      21.51 r
  REGISTER_FILE/RdData_reg[4]/SE (SDFFQX2M)               0.00      21.51 r
  data arrival time                                                 21.51

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[4]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.51
  --------------------------------------------------------------------------
  slack (MET)                                                       77.62


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U368/Y (DLY1X1M)                          0.94      21.51 r
  REGISTER_FILE/RdData_reg[2]/SE (SDFFQX2M)               0.00      21.51 r
  data arrival time                                                 21.51

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[2]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.51
  --------------------------------------------------------------------------
  slack (MET)                                                       77.62


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U368/Y (DLY1X1M)                          0.94      21.51 r
  REGISTER_FILE/Reg_File_reg[15][7]/SE (SDFFQX2M)         0.00      21.51 r
  data arrival time                                                 21.51

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][7]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.51
  --------------------------------------------------------------------------
  slack (MET)                                                       77.62


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U367/Y (DLY1X1M)                          0.94      21.51 r
  REGISTER_FILE/Reg_File_reg[15][4]/SE (SDFFQX2M)         0.00      21.51 r
  data arrival time                                                 21.51

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][4]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.67      99.13
  data required time                                                99.13
  --------------------------------------------------------------------------
  data required time                                                99.13
  data arrival time                                                -21.51
  --------------------------------------------------------------------------
  slack (MET)                                                       77.62


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.57      20.57 r
  REGISTER_FILE/test_se (Register_file_8_16_test_1)       0.00      20.57 r
  REGISTER_FILE/U366/Y (DLY1X1M)                          0.96      21.53 r
  REGISTER_FILE/Reg_File_reg[3][5]/SE (SDFFSQX2M)         0.00      21.53 r
  data arrival time                                                 21.53

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[3][5]/CK (SDFFSQX2M)         0.00      99.80 r
  library setup time                                     -0.64      99.16
  data required time                                                99.16
  --------------------------------------------------------------------------
  data required time                                                99.16
  data arrival time                                                -21.53
  --------------------------------------------------------------------------
  slack (MET)                                                       77.63


  Startpoint: UART/UART_Tx/linkserializer/ser_done_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: SO[0] (output port clocked by scan_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/ser_done_reg/CK (SDFFRX1M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/ser_done_reg/Q (SDFFRX1M)
                                                          0.42       0.42 r
  UART/UART_Tx/linkserializer/ser_done (serializer_test_1)
                                                          0.00       0.42 r
  UART/UART_Tx/U3/Y (BUFX2M)                              0.62       1.03 r
  UART/UART_Tx/test_so (UART_TX_TOP_test_1)               0.00       1.03 r
  UART/test_so (UART_TOP_test_1)                          0.00       1.03 r
  SO[0] (out)                                             0.00       1.03 r
  data arrival time                                                  1.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  output external delay                                 -20.00      79.80
  data required time                                                79.80
  --------------------------------------------------------------------------
  data required time                                                79.80
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                       78.77


  Startpoint: REGISTER_FILE/Reg_File_reg[10][7]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: SO[1] (output port clocked by scan_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[10][7]/CK (SDFFRQX2M)        0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[10][7]/Q (SDFFRQX2M)         0.89       0.89 r
  REGISTER_FILE/test_so1 (Register_file_8_16_test_1)      0.00       0.89 r
  SO[1] (out)                                             0.00       0.89 r
  data arrival time                                                  0.89

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  output external delay                                 -20.00      79.80
  data required time                                                79.80
  --------------------------------------------------------------------------
  data required time                                                79.80
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                       78.91


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: SO[3] (output port clocked by scan_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][6]/CK (SDFFQX2M)       0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][6]/Q (SDFFQX2M)        0.84       0.84 r
  ASYN_FIFO/link_Memory/test_so1 (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.84 r
  ASYN_FIFO/test_so1 (ASYNC_FIFO_test_1)                  0.00       0.84 r
  SO[3] (out)                                             0.00       0.84 r
  data arrival time                                                  0.84

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  output external delay                                 -20.00      79.80
  data required time                                                79.80
  --------------------------------------------------------------------------
  data required time                                                79.80
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                       78.96


  Startpoint: REGISTER_FILE/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: SO[2] (output port clocked by scan_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[1]/CK (SDFFQX2M)               0.00       0.00 r
  REGISTER_FILE/RdData_reg[1]/Q (SDFFQX2M)                0.84       0.84 r
  REGISTER_FILE/RdData[1] (Register_file_8_16_test_1)     0.00       0.84 r
  SO[2] (out)                                             0.00       0.84 r
  data arrival time                                                  0.84

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  output external delay                                 -20.00      79.80
  data required time                                                79.80
  --------------------------------------------------------------------------
  data required time                                                79.80
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                       78.96


  Startpoint: REGISTER_FILE/Reg_File_reg[2][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][6]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][6]/Q (SDFFRQX2M)          0.59       0.59 f
  REGISTER_FILE/REG2[6] (Register_file_8_16_test_1)       0.00       0.59 f
  PRESCALE_MUX/Prescale[4] (Mux_Prescale)                 0.00       0.59 f
  PRESCALE_MUX/U18/Y (NOR3BX2M)                           0.21       0.80 f
  PRESCALE_MUX/U14/Y (AND2X2M)                            0.22       1.01 f
  PRESCALE_MUX/clk_div[1] (Mux_Prescale)                  0.00       1.01 f
  CLK_DIV_RX/i_div_ratio[1] (ClkDiv_test_0)               0.00       1.01 f
  CLK_DIV_RX/U6/Y (OR2X2M)                                0.20       1.21 f
  CLK_DIV_RX/U19/Y (OR2X1M)                               0.24       1.46 f
  CLK_DIV_RX/U21/Y (NOR2X1M)                              0.18       1.63 r
  CLK_DIV_RX/U23/Y (CLKNAND2X2M)                          0.15       1.79 f
  CLK_DIV_RX/U26/Y (NOR2X1M)                              0.14       1.92 r
  CLK_DIV_RX/U27/Y (CLKXOR2X2M)                           0.24       2.16 r
  CLK_DIV_RX/U48/Y (CLKXOR2X2M)                           0.21       2.37 f
  CLK_DIV_RX/U44/Y (NOR4X1M)                              0.15       2.52 r
  CLK_DIV_RX/U43/Y (NAND4X1M)                             0.20       2.73 f
  CLK_DIV_RX/U42/Y (MXI2X1M)                              0.18       2.90 r
  CLK_DIV_RX/U41/Y (CLKNAND2X2M)                          0.13       3.04 f
  CLK_DIV_RX/U35/Y (AND3X1M)                              0.30       3.33 f
  CLK_DIV_RX/U34/Y (AO22X1M)                              0.41       3.74 f
  CLK_DIV_RX/count_reg[6]/D (SDFFRQX2M)                   0.00       3.74 f
  data arrival time                                                  3.74

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_RX/count_reg[6]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                       95.65


  Startpoint: REGISTER_FILE/Reg_File_reg[2][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][6]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][6]/Q (SDFFRQX2M)          0.59       0.59 f
  REGISTER_FILE/REG2[6] (Register_file_8_16_test_1)       0.00       0.59 f
  PRESCALE_MUX/Prescale[4] (Mux_Prescale)                 0.00       0.59 f
  PRESCALE_MUX/U18/Y (NOR3BX2M)                           0.21       0.80 f
  PRESCALE_MUX/U14/Y (AND2X2M)                            0.22       1.01 f
  PRESCALE_MUX/clk_div[1] (Mux_Prescale)                  0.00       1.01 f
  CLK_DIV_RX/i_div_ratio[1] (ClkDiv_test_0)               0.00       1.01 f
  CLK_DIV_RX/U6/Y (OR2X2M)                                0.20       1.21 f
  CLK_DIV_RX/U19/Y (OR2X1M)                               0.24       1.46 f
  CLK_DIV_RX/U21/Y (NOR2X1M)                              0.18       1.63 r
  CLK_DIV_RX/U23/Y (CLKNAND2X2M)                          0.15       1.79 f
  CLK_DIV_RX/U26/Y (NOR2X1M)                              0.14       1.92 r
  CLK_DIV_RX/U27/Y (CLKXOR2X2M)                           0.24       2.16 r
  CLK_DIV_RX/U48/Y (CLKXOR2X2M)                           0.21       2.37 f
  CLK_DIV_RX/U44/Y (NOR4X1M)                              0.15       2.52 r
  CLK_DIV_RX/U43/Y (NAND4X1M)                             0.20       2.73 f
  CLK_DIV_RX/U42/Y (MXI2X1M)                              0.18       2.90 r
  CLK_DIV_RX/U41/Y (CLKNAND2X2M)                          0.13       3.04 f
  CLK_DIV_RX/U35/Y (AND3X1M)                              0.30       3.33 f
  CLK_DIV_RX/U28/Y (AO22X1M)                              0.41       3.74 f
  CLK_DIV_RX/count_reg[0]/D (SDFFRQX2M)                   0.00       3.74 f
  data arrival time                                                  3.74

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_RX/count_reg[0]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                       95.65


  Startpoint: REGISTER_FILE/Reg_File_reg[2][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][6]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][6]/Q (SDFFRQX2M)          0.59       0.59 f
  REGISTER_FILE/REG2[6] (Register_file_8_16_test_1)       0.00       0.59 f
  PRESCALE_MUX/Prescale[4] (Mux_Prescale)                 0.00       0.59 f
  PRESCALE_MUX/U18/Y (NOR3BX2M)                           0.21       0.80 f
  PRESCALE_MUX/U14/Y (AND2X2M)                            0.22       1.01 f
  PRESCALE_MUX/clk_div[1] (Mux_Prescale)                  0.00       1.01 f
  CLK_DIV_RX/i_div_ratio[1] (ClkDiv_test_0)               0.00       1.01 f
  CLK_DIV_RX/U6/Y (OR2X2M)                                0.20       1.21 f
  CLK_DIV_RX/U19/Y (OR2X1M)                               0.24       1.46 f
  CLK_DIV_RX/U21/Y (NOR2X1M)                              0.18       1.63 r
  CLK_DIV_RX/U23/Y (CLKNAND2X2M)                          0.15       1.79 f
  CLK_DIV_RX/U26/Y (NOR2X1M)                              0.14       1.92 r
  CLK_DIV_RX/U27/Y (CLKXOR2X2M)                           0.24       2.16 r
  CLK_DIV_RX/U48/Y (CLKXOR2X2M)                           0.21       2.37 f
  CLK_DIV_RX/U44/Y (NOR4X1M)                              0.15       2.52 r
  CLK_DIV_RX/U43/Y (NAND4X1M)                             0.20       2.73 f
  CLK_DIV_RX/U42/Y (MXI2X1M)                              0.18       2.90 r
  CLK_DIV_RX/U41/Y (CLKNAND2X2M)                          0.13       3.04 f
  CLK_DIV_RX/U35/Y (AND3X1M)                              0.30       3.33 f
  CLK_DIV_RX/U33/Y (AO22X1M)                              0.41       3.74 f
  CLK_DIV_RX/count_reg[5]/D (SDFFRQX2M)                   0.00       3.74 f
  data arrival time                                                  3.74

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_RX/count_reg[5]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                       95.65


  Startpoint: REGISTER_FILE/Reg_File_reg[2][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][6]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][6]/Q (SDFFRQX2M)          0.59       0.59 f
  REGISTER_FILE/REG2[6] (Register_file_8_16_test_1)       0.00       0.59 f
  PRESCALE_MUX/Prescale[4] (Mux_Prescale)                 0.00       0.59 f
  PRESCALE_MUX/U18/Y (NOR3BX2M)                           0.21       0.80 f
  PRESCALE_MUX/U14/Y (AND2X2M)                            0.22       1.01 f
  PRESCALE_MUX/clk_div[1] (Mux_Prescale)                  0.00       1.01 f
  CLK_DIV_RX/i_div_ratio[1] (ClkDiv_test_0)               0.00       1.01 f
  CLK_DIV_RX/U6/Y (OR2X2M)                                0.20       1.21 f
  CLK_DIV_RX/U19/Y (OR2X1M)                               0.24       1.46 f
  CLK_DIV_RX/U21/Y (NOR2X1M)                              0.18       1.63 r
  CLK_DIV_RX/U23/Y (CLKNAND2X2M)                          0.15       1.79 f
  CLK_DIV_RX/U26/Y (NOR2X1M)                              0.14       1.92 r
  CLK_DIV_RX/U27/Y (CLKXOR2X2M)                           0.24       2.16 r
  CLK_DIV_RX/U48/Y (CLKXOR2X2M)                           0.21       2.37 f
  CLK_DIV_RX/U44/Y (NOR4X1M)                              0.15       2.52 r
  CLK_DIV_RX/U43/Y (NAND4X1M)                             0.20       2.73 f
  CLK_DIV_RX/U42/Y (MXI2X1M)                              0.18       2.90 r
  CLK_DIV_RX/U41/Y (CLKNAND2X2M)                          0.13       3.04 f
  CLK_DIV_RX/U35/Y (AND3X1M)                              0.30       3.33 f
  CLK_DIV_RX/U32/Y (AO22X1M)                              0.41       3.74 f
  CLK_DIV_RX/count_reg[4]/D (SDFFRQX2M)                   0.00       3.74 f
  data arrival time                                                  3.74

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_RX/count_reg[4]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                       95.65


  Startpoint: REGISTER_FILE/Reg_File_reg[2][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][6]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][6]/Q (SDFFRQX2M)          0.59       0.59 f
  REGISTER_FILE/REG2[6] (Register_file_8_16_test_1)       0.00       0.59 f
  PRESCALE_MUX/Prescale[4] (Mux_Prescale)                 0.00       0.59 f
  PRESCALE_MUX/U18/Y (NOR3BX2M)                           0.21       0.80 f
  PRESCALE_MUX/U14/Y (AND2X2M)                            0.22       1.01 f
  PRESCALE_MUX/clk_div[1] (Mux_Prescale)                  0.00       1.01 f
  CLK_DIV_RX/i_div_ratio[1] (ClkDiv_test_0)               0.00       1.01 f
  CLK_DIV_RX/U6/Y (OR2X2M)                                0.20       1.21 f
  CLK_DIV_RX/U19/Y (OR2X1M)                               0.24       1.46 f
  CLK_DIV_RX/U21/Y (NOR2X1M)                              0.18       1.63 r
  CLK_DIV_RX/U23/Y (CLKNAND2X2M)                          0.15       1.79 f
  CLK_DIV_RX/U26/Y (NOR2X1M)                              0.14       1.92 r
  CLK_DIV_RX/U27/Y (CLKXOR2X2M)                           0.24       2.16 r
  CLK_DIV_RX/U48/Y (CLKXOR2X2M)                           0.21       2.37 f
  CLK_DIV_RX/U44/Y (NOR4X1M)                              0.15       2.52 r
  CLK_DIV_RX/U43/Y (NAND4X1M)                             0.20       2.73 f
  CLK_DIV_RX/U42/Y (MXI2X1M)                              0.18       2.90 r
  CLK_DIV_RX/U41/Y (CLKNAND2X2M)                          0.13       3.04 f
  CLK_DIV_RX/U35/Y (AND3X1M)                              0.30       3.33 f
  CLK_DIV_RX/U31/Y (AO22X1M)                              0.41       3.74 f
  CLK_DIV_RX/count_reg[3]/D (SDFFRQX2M)                   0.00       3.74 f
  data arrival time                                                  3.74

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_RX/count_reg[3]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                       95.65


  Startpoint: REGISTER_FILE/Reg_File_reg[2][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][6]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][6]/Q (SDFFRQX2M)          0.59       0.59 f
  REGISTER_FILE/REG2[6] (Register_file_8_16_test_1)       0.00       0.59 f
  PRESCALE_MUX/Prescale[4] (Mux_Prescale)                 0.00       0.59 f
  PRESCALE_MUX/U18/Y (NOR3BX2M)                           0.21       0.80 f
  PRESCALE_MUX/U14/Y (AND2X2M)                            0.22       1.01 f
  PRESCALE_MUX/clk_div[1] (Mux_Prescale)                  0.00       1.01 f
  CLK_DIV_RX/i_div_ratio[1] (ClkDiv_test_0)               0.00       1.01 f
  CLK_DIV_RX/U6/Y (OR2X2M)                                0.20       1.21 f
  CLK_DIV_RX/U19/Y (OR2X1M)                               0.24       1.46 f
  CLK_DIV_RX/U21/Y (NOR2X1M)                              0.18       1.63 r
  CLK_DIV_RX/U23/Y (CLKNAND2X2M)                          0.15       1.79 f
  CLK_DIV_RX/U26/Y (NOR2X1M)                              0.14       1.92 r
  CLK_DIV_RX/U27/Y (CLKXOR2X2M)                           0.24       2.16 r
  CLK_DIV_RX/U48/Y (CLKXOR2X2M)                           0.21       2.37 f
  CLK_DIV_RX/U44/Y (NOR4X1M)                              0.15       2.52 r
  CLK_DIV_RX/U43/Y (NAND4X1M)                             0.20       2.73 f
  CLK_DIV_RX/U42/Y (MXI2X1M)                              0.18       2.90 r
  CLK_DIV_RX/U41/Y (CLKNAND2X2M)                          0.13       3.04 f
  CLK_DIV_RX/U35/Y (AND3X1M)                              0.30       3.33 f
  CLK_DIV_RX/U30/Y (AO22X1M)                              0.41       3.74 f
  CLK_DIV_RX/count_reg[2]/D (SDFFRQX2M)                   0.00       3.74 f
  data arrival time                                                  3.74

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_RX/count_reg[2]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                       95.65


  Startpoint: REGISTER_FILE/Reg_File_reg[2][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_RX/count_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][6]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][6]/Q (SDFFRQX2M)          0.59       0.59 f
  REGISTER_FILE/REG2[6] (Register_file_8_16_test_1)       0.00       0.59 f
  PRESCALE_MUX/Prescale[4] (Mux_Prescale)                 0.00       0.59 f
  PRESCALE_MUX/U18/Y (NOR3BX2M)                           0.21       0.80 f
  PRESCALE_MUX/U14/Y (AND2X2M)                            0.22       1.01 f
  PRESCALE_MUX/clk_div[1] (Mux_Prescale)                  0.00       1.01 f
  CLK_DIV_RX/i_div_ratio[1] (ClkDiv_test_0)               0.00       1.01 f
  CLK_DIV_RX/U6/Y (OR2X2M)                                0.20       1.21 f
  CLK_DIV_RX/U19/Y (OR2X1M)                               0.24       1.46 f
  CLK_DIV_RX/U21/Y (NOR2X1M)                              0.18       1.63 r
  CLK_DIV_RX/U23/Y (CLKNAND2X2M)                          0.15       1.79 f
  CLK_DIV_RX/U26/Y (NOR2X1M)                              0.14       1.92 r
  CLK_DIV_RX/U27/Y (CLKXOR2X2M)                           0.24       2.16 r
  CLK_DIV_RX/U48/Y (CLKXOR2X2M)                           0.21       2.37 f
  CLK_DIV_RX/U44/Y (NOR4X1M)                              0.15       2.52 r
  CLK_DIV_RX/U43/Y (NAND4X1M)                             0.20       2.73 f
  CLK_DIV_RX/U42/Y (MXI2X1M)                              0.18       2.90 r
  CLK_DIV_RX/U41/Y (CLKNAND2X2M)                          0.13       3.04 f
  CLK_DIV_RX/U35/Y (AND3X1M)                              0.30       3.33 f
  CLK_DIV_RX/U29/Y (AO22X1M)                              0.41       3.74 f
  CLK_DIV_RX/count_reg[1]/D (SDFFRQX2M)                   0.00       3.74 f
  data arrival time                                                  3.74

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_RX/count_reg[1]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.74
  --------------------------------------------------------------------------
  slack (MET)                                                       95.65


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/Prescale[1] (edge_bit_counter_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/U28/Y (OR2X2M)      0.22       0.78 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (OR2X1M)      0.24       1.02 f
  UART/UART_Rx/edge_bit_counter_block/U46/Y (OR2X1M)      0.25       1.27 f
  UART/UART_Rx/edge_bit_counter_block/U48/Y (OR2X1M)      0.25       1.52 f
  UART/UART_Rx/edge_bit_counter_block/U51/Y (AO21XLM)     0.30       1.82 f
  UART/UART_Rx/edge_bit_counter_block/U56/Y (NAND3BX1M)
                                                          0.24       2.07 f
  UART/UART_Rx/edge_bit_counter_block/U60/Y (NOR4X1M)     0.16       2.22 r
  UART/UART_Rx/edge_bit_counter_block/U27/Y (NOR3BX2M)
                                                          0.30       2.52 r
  UART/UART_Rx/edge_bit_counter_block/U25/Y (NAND4X2M)
                                                          0.16       2.68 f
  UART/UART_Rx/edge_bit_counter_block/U24/Y (NAND3X2M)
                                                          0.11       2.80 r
  UART/UART_Rx/edge_bit_counter_block/U15/Y (INVX2M)      0.08       2.87 f
  UART/UART_Rx/edge_bit_counter_block/U9/Y (NAND2BX2M)
                                                          0.19       3.06 r
  UART/UART_Rx/edge_bit_counter_block/U23/Y (OAI21X2M)
                                                          0.12       3.18 f
  UART/UART_Rx/edge_bit_counter_block/U29/Y (AO2B2X2M)
                                                          0.31       3.50 f
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/D (SDFFRQX2M)
                                                          0.00       3.50 f
  data arrival time                                                  3.50

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (MET)                                                       95.90


  Startpoint: REGISTER_FILE/Reg_File_reg[2][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][6]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][6]/Q (SDFFRQX2M)          0.59       0.59 f
  REGISTER_FILE/REG2[6] (Register_file_8_16_test_1)       0.00       0.59 f
  PRESCALE_MUX/Prescale[4] (Mux_Prescale)                 0.00       0.59 f
  PRESCALE_MUX/U18/Y (NOR3BX2M)                           0.21       0.80 f
  PRESCALE_MUX/U14/Y (AND2X2M)                            0.22       1.01 f
  PRESCALE_MUX/clk_div[1] (Mux_Prescale)                  0.00       1.01 f
  CLK_DIV_RX/i_div_ratio[1] (ClkDiv_test_0)               0.00       1.01 f
  CLK_DIV_RX/U6/Y (OR2X2M)                                0.20       1.21 f
  CLK_DIV_RX/U19/Y (OR2X1M)                               0.24       1.46 f
  CLK_DIV_RX/U21/Y (NOR2X1M)                              0.18       1.63 r
  CLK_DIV_RX/U23/Y (CLKNAND2X2M)                          0.15       1.79 f
  CLK_DIV_RX/U26/Y (NOR2X1M)                              0.14       1.92 r
  CLK_DIV_RX/U27/Y (CLKXOR2X2M)                           0.24       2.16 r
  CLK_DIV_RX/U48/Y (CLKXOR2X2M)                           0.21       2.37 f
  CLK_DIV_RX/U44/Y (NOR4X1M)                              0.15       2.52 r
  CLK_DIV_RX/U43/Y (NAND4X1M)                             0.20       2.73 f
  CLK_DIV_RX/U42/Y (MXI2X1M)                              0.18       2.90 r
  CLK_DIV_RX/U41/Y (CLKNAND2X2M)                          0.13       3.04 f
  CLK_DIV_RX/U37/Y (AOI21X1M)                             0.15       3.19 r
  CLK_DIV_RX/U36/Y (CLKXOR2X2M)                           0.30       3.49 f
  CLK_DIV_RX/div_clk_reg/D (SDFFRQX2M)                    0.00       3.49 f
  data arrival time                                                  3.49

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_RX/div_clk_reg/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       95.91


  Startpoint: REGISTER_FILE/Reg_File_reg[2][6]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_RX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][6]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][6]/Q (SDFFRQX2M)          0.59       0.59 f
  REGISTER_FILE/REG2[6] (Register_file_8_16_test_1)       0.00       0.59 f
  PRESCALE_MUX/Prescale[4] (Mux_Prescale)                 0.00       0.59 f
  PRESCALE_MUX/U18/Y (NOR3BX2M)                           0.21       0.80 f
  PRESCALE_MUX/U14/Y (AND2X2M)                            0.22       1.01 f
  PRESCALE_MUX/clk_div[1] (Mux_Prescale)                  0.00       1.01 f
  CLK_DIV_RX/i_div_ratio[1] (ClkDiv_test_0)               0.00       1.01 f
  CLK_DIV_RX/U6/Y (OR2X2M)                                0.20       1.21 f
  CLK_DIV_RX/U19/Y (OR2X1M)                               0.24       1.46 f
  CLK_DIV_RX/U21/Y (NOR2X1M)                              0.18       1.63 r
  CLK_DIV_RX/U23/Y (CLKNAND2X2M)                          0.15       1.79 f
  CLK_DIV_RX/U26/Y (NOR2X1M)                              0.14       1.92 r
  CLK_DIV_RX/U27/Y (CLKXOR2X2M)                           0.24       2.16 r
  CLK_DIV_RX/U48/Y (CLKXOR2X2M)                           0.21       2.37 f
  CLK_DIV_RX/U44/Y (NOR4X1M)                              0.15       2.52 r
  CLK_DIV_RX/U43/Y (NAND4X1M)                             0.20       2.73 f
  CLK_DIV_RX/U42/Y (MXI2X1M)                              0.18       2.90 r
  CLK_DIV_RX/U41/Y (CLKNAND2X2M)                          0.13       3.04 f
  CLK_DIV_RX/U40/Y (OR2X1M)                               0.23       3.27 f
  CLK_DIV_RX/U39/Y (XNOR2X1M)                             0.18       3.45 f
  CLK_DIV_RX/odd_edge_tog_reg/D (SDFFSQX1M)               0.00       3.45 f
  data arrival time                                                  3.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_RX/odd_edge_tog_reg/CK (SDFFSQX1M)              0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                       95.92


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/Prescale[1] (edge_bit_counter_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/U28/Y (OR2X2M)      0.22       0.78 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (OR2X1M)      0.24       1.02 f
  UART/UART_Rx/edge_bit_counter_block/U46/Y (OR2X1M)      0.25       1.27 f
  UART/UART_Rx/edge_bit_counter_block/U48/Y (OR2X1M)      0.25       1.52 f
  UART/UART_Rx/edge_bit_counter_block/U51/Y (AO21XLM)     0.30       1.82 f
  UART/UART_Rx/edge_bit_counter_block/U56/Y (NAND3BX1M)
                                                          0.24       2.07 f
  UART/UART_Rx/edge_bit_counter_block/U60/Y (NOR4X1M)     0.16       2.22 r
  UART/UART_Rx/edge_bit_counter_block/U27/Y (NOR3BX2M)
                                                          0.30       2.52 r
  UART/UART_Rx/edge_bit_counter_block/U25/Y (NAND4X2M)
                                                          0.16       2.68 f
  UART/UART_Rx/edge_bit_counter_block/U24/Y (NAND3X2M)
                                                          0.11       2.80 r
  UART/UART_Rx/edge_bit_counter_block/U15/Y (INVX2M)      0.08       2.87 f
  UART/UART_Rx/edge_bit_counter_block/U9/Y (NAND2BX2M)
                                                          0.19       3.06 r
  UART/UART_Rx/edge_bit_counter_block/U23/Y (OAI21X2M)
                                                          0.12       3.18 f
  UART/UART_Rx/edge_bit_counter_block/U21/Y (AOI21X2M)
                                                          0.12       3.31 r
  UART/UART_Rx/edge_bit_counter_block/U19/Y (OAI32X1M)
                                                          0.10       3.41 f
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/D (SDFFRX1M)
                                                          0.00       3.41 f
  data arrival time                                                  3.41

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -3.41
  --------------------------------------------------------------------------
  slack (MET)                                                       95.96


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/FSM_block/Prescale[1] (FSM_RX_test_1)      0.00       0.57 f
  UART/UART_Rx/FSM_block/U39/Y (OR2X2M)                   0.22       0.78 f
  UART/UART_Rx/FSM_block/U79/Y (OR2X1M)                   0.24       1.02 f
  UART/UART_Rx/FSM_block/U81/Y (OR2X1M)                   0.25       1.27 f
  UART/UART_Rx/FSM_block/U83/Y (OR2X1M)                   0.25       1.52 f
  UART/UART_Rx/FSM_block/U86/Y (AO21XLM)                  0.28       1.80 f
  UART/UART_Rx/FSM_block/U100/Y (NAND4BBX1M)              0.30       2.10 f
  UART/UART_Rx/FSM_block/U104/Y (NOR4X1M)                 0.36       2.46 r
  UART/UART_Rx/FSM_block/U21/Y (NAND2X2M)                 0.15       2.61 f
  UART/UART_Rx/FSM_block/U7/Y (INVX2M)                    0.10       2.71 r
  UART/UART_Rx/FSM_block/U41/Y (NAND4X2M)                 0.09       2.81 f
  UART/UART_Rx/FSM_block/U40/Y (AND3X2M)                  0.25       3.06 f
  UART/UART_Rx/FSM_block/U9/Y (NAND4BX1M)                 0.18       3.24 r
  UART/UART_Rx/FSM_block/U35/Y (OAI2B2X1M)                0.16       3.40 f
  UART/UART_Rx/FSM_block/state_reg[2]/D (SDFFRQX2M)       0.00       3.40 f
  data arrival time                                                  3.40

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/state_reg[2]/CK (SDFFRQX2M)      0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                       95.99


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/FSM_block/Prescale[1] (FSM_RX_test_1)      0.00       0.57 f
  UART/UART_Rx/FSM_block/U39/Y (OR2X2M)                   0.22       0.78 f
  UART/UART_Rx/FSM_block/U79/Y (OR2X1M)                   0.24       1.02 f
  UART/UART_Rx/FSM_block/U81/Y (OR2X1M)                   0.25       1.27 f
  UART/UART_Rx/FSM_block/U83/Y (OR2X1M)                   0.25       1.52 f
  UART/UART_Rx/FSM_block/U86/Y (AO21XLM)                  0.28       1.80 f
  UART/UART_Rx/FSM_block/U100/Y (NAND4BBX1M)              0.30       2.10 f
  UART/UART_Rx/FSM_block/U104/Y (NOR4X1M)                 0.36       2.46 r
  UART/UART_Rx/FSM_block/U21/Y (NAND2X2M)                 0.15       2.61 f
  UART/UART_Rx/FSM_block/U7/Y (INVX2M)                    0.10       2.71 r
  UART/UART_Rx/FSM_block/U41/Y (NAND4X2M)                 0.09       2.81 f
  UART/UART_Rx/FSM_block/U40/Y (AND3X2M)                  0.25       3.06 f
  UART/UART_Rx/FSM_block/U9/Y (NAND4BX1M)                 0.18       3.24 r
  UART/UART_Rx/FSM_block/U26/Y (OAI211X2M)                0.13       3.37 f
  UART/UART_Rx/FSM_block/state_reg[0]/D (SDFFRQX2M)       0.00       3.37 f
  data arrival time                                                  3.37

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/state_reg[0]/CK (SDFFRQX2M)      0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                       96.02


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/FSM_block/Prescale[1] (FSM_RX_test_1)      0.00       0.57 f
  UART/UART_Rx/FSM_block/U39/Y (OR2X2M)                   0.22       0.78 f
  UART/UART_Rx/FSM_block/U79/Y (OR2X1M)                   0.24       1.02 f
  UART/UART_Rx/FSM_block/U81/Y (OR2X1M)                   0.25       1.27 f
  UART/UART_Rx/FSM_block/U83/Y (OR2X1M)                   0.25       1.52 f
  UART/UART_Rx/FSM_block/U86/Y (AO21XLM)                  0.28       1.80 f
  UART/UART_Rx/FSM_block/U100/Y (NAND4BBX1M)              0.30       2.10 f
  UART/UART_Rx/FSM_block/U104/Y (NOR4X1M)                 0.36       2.46 r
  UART/UART_Rx/FSM_block/U21/Y (NAND2X2M)                 0.15       2.61 f
  UART/UART_Rx/FSM_block/U7/Y (INVX2M)                    0.10       2.71 r
  UART/UART_Rx/FSM_block/U41/Y (NAND4X2M)                 0.09       2.81 f
  UART/UART_Rx/FSM_block/U40/Y (AND3X2M)                  0.25       3.06 f
  UART/UART_Rx/FSM_block/U9/Y (NAND4BX1M)                 0.18       3.24 r
  UART/UART_Rx/FSM_block/U25/Y (OAI211X2M)                0.13       3.37 f
  UART/UART_Rx/FSM_block/state_reg[1]/D (SDFFRQX2M)       0.00       3.37 f
  data arrival time                                                  3.37

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/state_reg[1]/CK (SDFFRQX2M)      0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                       96.02


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/deser_en_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/FSM_block/Prescale[1] (FSM_RX_test_1)      0.00       0.57 f
  UART/UART_Rx/FSM_block/U39/Y (OR2X2M)                   0.22       0.78 f
  UART/UART_Rx/FSM_block/U79/Y (OR2X1M)                   0.24       1.02 f
  UART/UART_Rx/FSM_block/U81/Y (OR2X1M)                   0.25       1.27 f
  UART/UART_Rx/FSM_block/U83/Y (OR2X1M)                   0.25       1.52 f
  UART/UART_Rx/FSM_block/U86/Y (AO21XLM)                  0.28       1.80 f
  UART/UART_Rx/FSM_block/U100/Y (NAND4BBX1M)              0.30       2.10 f
  UART/UART_Rx/FSM_block/U104/Y (NOR4X1M)                 0.36       2.46 r
  UART/UART_Rx/FSM_block/U21/Y (NAND2X2M)                 0.15       2.61 f
  UART/UART_Rx/FSM_block/U7/Y (INVX2M)                    0.10       2.71 r
  UART/UART_Rx/FSM_block/U41/Y (NAND4X2M)                 0.09       2.81 f
  UART/UART_Rx/FSM_block/U40/Y (AND3X2M)                  0.25       3.06 f
  UART/UART_Rx/FSM_block/U38/Y (OAI2BB2X1M)               0.22       3.28 f
  UART/UART_Rx/FSM_block/deser_en_reg/D (SDFFRQX2M)       0.00       3.28 f
  data arrival time                                                  3.28

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/deser_en_reg/CK (SDFFRQX2M)      0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                       96.12


  Startpoint: REGISTER_FILE/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[3][1]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[3][1]/Q (SDFFRQX2M)          0.49       0.49 f
  REGISTER_FILE/REG3[1] (Register_file_8_16_test_1)       0.00       0.49 f
  CLK_DIV_TX/i_div_ratio[1] (ClkDiv_test_1)               0.00       0.49 f
  CLK_DIV_TX/U5/Y (OR2X2M)                                0.21       0.70 f
  CLK_DIV_TX/U18/Y (OR2X1M)                               0.24       0.95 f
  CLK_DIV_TX/U20/Y (NOR2X1M)                              0.18       1.12 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.15       1.28 f
  CLK_DIV_TX/U25/Y (NOR2X1M)                              0.14       1.41 r
  CLK_DIV_TX/U26/Y (CLKXOR2X2M)                           0.32       1.73 f
  CLK_DIV_TX/U47/Y (CLKXOR2X2M)                           0.17       1.90 f
  CLK_DIV_TX/U43/Y (NOR4X1M)                              0.15       2.05 r
  CLK_DIV_TX/U42/Y (NAND4X1M)                             0.20       2.26 f
  CLK_DIV_TX/U41/Y (MXI2X1M)                              0.18       2.43 r
  CLK_DIV_TX/U40/Y (CLKNAND2X2M)                          0.13       2.57 f
  CLK_DIV_TX/U34/Y (AND3X1M)                              0.30       2.86 f
  CLK_DIV_TX/U33/Y (AO22X1M)                              0.41       3.27 f
  CLK_DIV_TX/count_reg[6]/D (SDFFRQX2M)                   0.00       3.27 f
  data arrival time                                                  3.27

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_TX/count_reg[6]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       96.12


  Startpoint: REGISTER_FILE/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[3][1]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[3][1]/Q (SDFFRQX2M)          0.49       0.49 f
  REGISTER_FILE/REG3[1] (Register_file_8_16_test_1)       0.00       0.49 f
  CLK_DIV_TX/i_div_ratio[1] (ClkDiv_test_1)               0.00       0.49 f
  CLK_DIV_TX/U5/Y (OR2X2M)                                0.21       0.70 f
  CLK_DIV_TX/U18/Y (OR2X1M)                               0.24       0.95 f
  CLK_DIV_TX/U20/Y (NOR2X1M)                              0.18       1.12 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.15       1.28 f
  CLK_DIV_TX/U25/Y (NOR2X1M)                              0.14       1.41 r
  CLK_DIV_TX/U26/Y (CLKXOR2X2M)                           0.32       1.73 f
  CLK_DIV_TX/U47/Y (CLKXOR2X2M)                           0.17       1.90 f
  CLK_DIV_TX/U43/Y (NOR4X1M)                              0.15       2.05 r
  CLK_DIV_TX/U42/Y (NAND4X1M)                             0.20       2.26 f
  CLK_DIV_TX/U41/Y (MXI2X1M)                              0.18       2.43 r
  CLK_DIV_TX/U40/Y (CLKNAND2X2M)                          0.13       2.57 f
  CLK_DIV_TX/U34/Y (AND3X1M)                              0.30       2.86 f
  CLK_DIV_TX/U27/Y (AO22X1M)                              0.41       3.27 f
  CLK_DIV_TX/count_reg[0]/D (SDFFRQX2M)                   0.00       3.27 f
  data arrival time                                                  3.27

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_TX/count_reg[0]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       96.12


  Startpoint: REGISTER_FILE/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[3][1]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[3][1]/Q (SDFFRQX2M)          0.49       0.49 f
  REGISTER_FILE/REG3[1] (Register_file_8_16_test_1)       0.00       0.49 f
  CLK_DIV_TX/i_div_ratio[1] (ClkDiv_test_1)               0.00       0.49 f
  CLK_DIV_TX/U5/Y (OR2X2M)                                0.21       0.70 f
  CLK_DIV_TX/U18/Y (OR2X1M)                               0.24       0.95 f
  CLK_DIV_TX/U20/Y (NOR2X1M)                              0.18       1.12 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.15       1.28 f
  CLK_DIV_TX/U25/Y (NOR2X1M)                              0.14       1.41 r
  CLK_DIV_TX/U26/Y (CLKXOR2X2M)                           0.32       1.73 f
  CLK_DIV_TX/U47/Y (CLKXOR2X2M)                           0.17       1.90 f
  CLK_DIV_TX/U43/Y (NOR4X1M)                              0.15       2.05 r
  CLK_DIV_TX/U42/Y (NAND4X1M)                             0.20       2.26 f
  CLK_DIV_TX/U41/Y (MXI2X1M)                              0.18       2.43 r
  CLK_DIV_TX/U40/Y (CLKNAND2X2M)                          0.13       2.57 f
  CLK_DIV_TX/U34/Y (AND3X1M)                              0.30       2.86 f
  CLK_DIV_TX/U32/Y (AO22X1M)                              0.41       3.27 f
  CLK_DIV_TX/count_reg[5]/D (SDFFRQX2M)                   0.00       3.27 f
  data arrival time                                                  3.27

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_TX/count_reg[5]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       96.12


  Startpoint: REGISTER_FILE/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[3][1]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[3][1]/Q (SDFFRQX2M)          0.49       0.49 f
  REGISTER_FILE/REG3[1] (Register_file_8_16_test_1)       0.00       0.49 f
  CLK_DIV_TX/i_div_ratio[1] (ClkDiv_test_1)               0.00       0.49 f
  CLK_DIV_TX/U5/Y (OR2X2M)                                0.21       0.70 f
  CLK_DIV_TX/U18/Y (OR2X1M)                               0.24       0.95 f
  CLK_DIV_TX/U20/Y (NOR2X1M)                              0.18       1.12 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.15       1.28 f
  CLK_DIV_TX/U25/Y (NOR2X1M)                              0.14       1.41 r
  CLK_DIV_TX/U26/Y (CLKXOR2X2M)                           0.32       1.73 f
  CLK_DIV_TX/U47/Y (CLKXOR2X2M)                           0.17       1.90 f
  CLK_DIV_TX/U43/Y (NOR4X1M)                              0.15       2.05 r
  CLK_DIV_TX/U42/Y (NAND4X1M)                             0.20       2.26 f
  CLK_DIV_TX/U41/Y (MXI2X1M)                              0.18       2.43 r
  CLK_DIV_TX/U40/Y (CLKNAND2X2M)                          0.13       2.57 f
  CLK_DIV_TX/U34/Y (AND3X1M)                              0.30       2.86 f
  CLK_DIV_TX/U31/Y (AO22X1M)                              0.41       3.27 f
  CLK_DIV_TX/count_reg[4]/D (SDFFRQX2M)                   0.00       3.27 f
  data arrival time                                                  3.27

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_TX/count_reg[4]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       96.12


  Startpoint: REGISTER_FILE/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[3][1]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[3][1]/Q (SDFFRQX2M)          0.49       0.49 f
  REGISTER_FILE/REG3[1] (Register_file_8_16_test_1)       0.00       0.49 f
  CLK_DIV_TX/i_div_ratio[1] (ClkDiv_test_1)               0.00       0.49 f
  CLK_DIV_TX/U5/Y (OR2X2M)                                0.21       0.70 f
  CLK_DIV_TX/U18/Y (OR2X1M)                               0.24       0.95 f
  CLK_DIV_TX/U20/Y (NOR2X1M)                              0.18       1.12 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.15       1.28 f
  CLK_DIV_TX/U25/Y (NOR2X1M)                              0.14       1.41 r
  CLK_DIV_TX/U26/Y (CLKXOR2X2M)                           0.32       1.73 f
  CLK_DIV_TX/U47/Y (CLKXOR2X2M)                           0.17       1.90 f
  CLK_DIV_TX/U43/Y (NOR4X1M)                              0.15       2.05 r
  CLK_DIV_TX/U42/Y (NAND4X1M)                             0.20       2.26 f
  CLK_DIV_TX/U41/Y (MXI2X1M)                              0.18       2.43 r
  CLK_DIV_TX/U40/Y (CLKNAND2X2M)                          0.13       2.57 f
  CLK_DIV_TX/U34/Y (AND3X1M)                              0.30       2.86 f
  CLK_DIV_TX/U30/Y (AO22X1M)                              0.41       3.27 f
  CLK_DIV_TX/count_reg[3]/D (SDFFRQX2M)                   0.00       3.27 f
  data arrival time                                                  3.27

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_TX/count_reg[3]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       96.12


  Startpoint: REGISTER_FILE/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[3][1]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[3][1]/Q (SDFFRQX2M)          0.49       0.49 f
  REGISTER_FILE/REG3[1] (Register_file_8_16_test_1)       0.00       0.49 f
  CLK_DIV_TX/i_div_ratio[1] (ClkDiv_test_1)               0.00       0.49 f
  CLK_DIV_TX/U5/Y (OR2X2M)                                0.21       0.70 f
  CLK_DIV_TX/U18/Y (OR2X1M)                               0.24       0.95 f
  CLK_DIV_TX/U20/Y (NOR2X1M)                              0.18       1.12 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.15       1.28 f
  CLK_DIV_TX/U25/Y (NOR2X1M)                              0.14       1.41 r
  CLK_DIV_TX/U26/Y (CLKXOR2X2M)                           0.32       1.73 f
  CLK_DIV_TX/U47/Y (CLKXOR2X2M)                           0.17       1.90 f
  CLK_DIV_TX/U43/Y (NOR4X1M)                              0.15       2.05 r
  CLK_DIV_TX/U42/Y (NAND4X1M)                             0.20       2.26 f
  CLK_DIV_TX/U41/Y (MXI2X1M)                              0.18       2.43 r
  CLK_DIV_TX/U40/Y (CLKNAND2X2M)                          0.13       2.57 f
  CLK_DIV_TX/U34/Y (AND3X1M)                              0.30       2.86 f
  CLK_DIV_TX/U29/Y (AO22X1M)                              0.41       3.27 f
  CLK_DIV_TX/count_reg[2]/D (SDFFRQX2M)                   0.00       3.27 f
  data arrival time                                                  3.27

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_TX/count_reg[2]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       96.12


  Startpoint: REGISTER_FILE/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_TX/count_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[3][1]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[3][1]/Q (SDFFRQX2M)          0.49       0.49 f
  REGISTER_FILE/REG3[1] (Register_file_8_16_test_1)       0.00       0.49 f
  CLK_DIV_TX/i_div_ratio[1] (ClkDiv_test_1)               0.00       0.49 f
  CLK_DIV_TX/U5/Y (OR2X2M)                                0.21       0.70 f
  CLK_DIV_TX/U18/Y (OR2X1M)                               0.24       0.95 f
  CLK_DIV_TX/U20/Y (NOR2X1M)                              0.18       1.12 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.15       1.28 f
  CLK_DIV_TX/U25/Y (NOR2X1M)                              0.14       1.41 r
  CLK_DIV_TX/U26/Y (CLKXOR2X2M)                           0.32       1.73 f
  CLK_DIV_TX/U47/Y (CLKXOR2X2M)                           0.17       1.90 f
  CLK_DIV_TX/U43/Y (NOR4X1M)                              0.15       2.05 r
  CLK_DIV_TX/U42/Y (NAND4X1M)                             0.20       2.26 f
  CLK_DIV_TX/U41/Y (MXI2X1M)                              0.18       2.43 r
  CLK_DIV_TX/U40/Y (CLKNAND2X2M)                          0.13       2.57 f
  CLK_DIV_TX/U34/Y (AND3X1M)                              0.30       2.86 f
  CLK_DIV_TX/U28/Y (AO22X1M)                              0.41       3.27 f
  CLK_DIV_TX/count_reg[1]/D (SDFFRQX2M)                   0.00       3.27 f
  data arrival time                                                  3.27

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_TX/count_reg[1]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                       96.12


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/Prescale[1] (edge_bit_counter_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/U28/Y (OR2X2M)      0.22       0.78 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (OR2X1M)      0.24       1.02 f
  UART/UART_Rx/edge_bit_counter_block/U46/Y (OR2X1M)      0.25       1.27 f
  UART/UART_Rx/edge_bit_counter_block/U48/Y (OR2X1M)      0.25       1.52 f
  UART/UART_Rx/edge_bit_counter_block/U51/Y (AO21XLM)     0.30       1.82 f
  UART/UART_Rx/edge_bit_counter_block/U56/Y (NAND3BX1M)
                                                          0.24       2.07 f
  UART/UART_Rx/edge_bit_counter_block/U60/Y (NOR4X1M)     0.16       2.22 r
  UART/UART_Rx/edge_bit_counter_block/U27/Y (NOR3BX2M)
                                                          0.30       2.52 r
  UART/UART_Rx/edge_bit_counter_block/U25/Y (NAND4X2M)
                                                          0.16       2.68 f
  UART/UART_Rx/edge_bit_counter_block/U24/Y (NAND3X2M)
                                                          0.11       2.80 r
  UART/UART_Rx/edge_bit_counter_block/U15/Y (INVX2M)      0.08       2.87 f
  UART/UART_Rx/edge_bit_counter_block/U9/Y (NAND2BX2M)
                                                          0.19       3.06 r
  UART/UART_Rx/edge_bit_counter_block/U8/Y (NAND2X2M)     0.11       3.17 f
  UART/UART_Rx/edge_bit_counter_block/U30/Y (OAI22X1M)
                                                          0.19       3.36 r
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/D (SDFFRQX2M)
                                                          0.00       3.36 r
  data arrival time                                                  3.36

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.30      99.50
  data required time                                                99.50
  --------------------------------------------------------------------------
  data required time                                                99.50
  data arrival time                                                 -3.36
  --------------------------------------------------------------------------
  slack (MET)                                                       96.15


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/data_valid_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/FSM_block/Prescale[1] (FSM_RX_test_1)      0.00       0.57 f
  UART/UART_Rx/FSM_block/U39/Y (OR2X2M)                   0.22       0.78 f
  UART/UART_Rx/FSM_block/U79/Y (OR2X1M)                   0.24       1.02 f
  UART/UART_Rx/FSM_block/U81/Y (OR2X1M)                   0.25       1.27 f
  UART/UART_Rx/FSM_block/U83/Y (OR2X1M)                   0.25       1.52 f
  UART/UART_Rx/FSM_block/U86/Y (AO21XLM)                  0.28       1.80 f
  UART/UART_Rx/FSM_block/U100/Y (NAND4BBX1M)              0.30       2.10 f
  UART/UART_Rx/FSM_block/U104/Y (NOR4X1M)                 0.36       2.46 r
  UART/UART_Rx/FSM_block/U19/Y (NAND2X2M)                 0.20       2.66 f
  UART/UART_Rx/FSM_block/U6/Y (NOR2X2M)                   0.13       2.78 r
  UART/UART_Rx/FSM_block/U44/Y (OAI32X1M)                 0.12       2.90 f
  UART/UART_Rx/FSM_block/U43/Y (AOI32X1M)                 0.19       3.09 r
  UART/UART_Rx/FSM_block/U42/Y (INVX2M)                   0.05       3.14 f
  UART/UART_Rx/FSM_block/data_valid_reg/D (SDFFRQX2M)     0.00       3.14 f
  data arrival time                                                  3.14

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/data_valid_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                       96.26


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/Prescale[1] (edge_bit_counter_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/U28/Y (OR2X2M)      0.22       0.78 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (OR2X1M)      0.24       1.02 f
  UART/UART_Rx/edge_bit_counter_block/U46/Y (OR2X1M)      0.25       1.27 f
  UART/UART_Rx/edge_bit_counter_block/U48/Y (OR2X1M)      0.25       1.52 f
  UART/UART_Rx/edge_bit_counter_block/U51/Y (AO21XLM)     0.30       1.82 f
  UART/UART_Rx/edge_bit_counter_block/U56/Y (NAND3BX1M)
                                                          0.24       2.07 f
  UART/UART_Rx/edge_bit_counter_block/U60/Y (NOR4X1M)     0.16       2.22 r
  UART/UART_Rx/edge_bit_counter_block/U27/Y (NOR3BX2M)
                                                          0.30       2.52 r
  UART/UART_Rx/edge_bit_counter_block/U25/Y (NAND4X2M)
                                                          0.16       2.68 f
  UART/UART_Rx/edge_bit_counter_block/U24/Y (NAND3X2M)
                                                          0.11       2.80 r
  UART/UART_Rx/edge_bit_counter_block/U15/Y (INVX2M)      0.08       2.87 f
  UART/UART_Rx/edge_bit_counter_block/U9/Y (NAND2BX2M)
                                                          0.19       3.06 r
  UART/UART_Rx/edge_bit_counter_block/U36/Y (NOR2X2M)     0.07       3.13 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/D (SDFFRQX2M)
                                                          0.00       3.13 f
  data arrival time                                                  3.13

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                       96.27


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/Prescale[1] (edge_bit_counter_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/U28/Y (OR2X2M)      0.22       0.78 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (OR2X1M)      0.24       1.02 f
  UART/UART_Rx/edge_bit_counter_block/U46/Y (OR2X1M)      0.25       1.27 f
  UART/UART_Rx/edge_bit_counter_block/U48/Y (OR2X1M)      0.25       1.52 f
  UART/UART_Rx/edge_bit_counter_block/U51/Y (AO21XLM)     0.30       1.82 f
  UART/UART_Rx/edge_bit_counter_block/U56/Y (NAND3BX1M)
                                                          0.24       2.07 f
  UART/UART_Rx/edge_bit_counter_block/U60/Y (NOR4X1M)     0.16       2.22 r
  UART/UART_Rx/edge_bit_counter_block/U27/Y (NOR3BX2M)
                                                          0.30       2.52 r
  UART/UART_Rx/edge_bit_counter_block/U25/Y (NAND4X2M)
                                                          0.16       2.68 f
  UART/UART_Rx/edge_bit_counter_block/U24/Y (NAND3X2M)
                                                          0.11       2.80 r
  UART/UART_Rx/edge_bit_counter_block/U15/Y (INVX2M)      0.08       2.87 f
  UART/UART_Rx/edge_bit_counter_block/U9/Y (NAND2BX2M)
                                                          0.19       3.06 r
  UART/UART_Rx/edge_bit_counter_block/U34/Y (NOR2X2M)     0.07       3.13 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/D (SDFFRQX2M)
                                                          0.00       3.13 f
  data arrival time                                                  3.13

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                       96.27


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/Prescale[1] (edge_bit_counter_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/U28/Y (OR2X2M)      0.22       0.78 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (OR2X1M)      0.24       1.02 f
  UART/UART_Rx/edge_bit_counter_block/U46/Y (OR2X1M)      0.25       1.27 f
  UART/UART_Rx/edge_bit_counter_block/U48/Y (OR2X1M)      0.25       1.52 f
  UART/UART_Rx/edge_bit_counter_block/U51/Y (AO21XLM)     0.30       1.82 f
  UART/UART_Rx/edge_bit_counter_block/U56/Y (NAND3BX1M)
                                                          0.24       2.07 f
  UART/UART_Rx/edge_bit_counter_block/U60/Y (NOR4X1M)     0.16       2.22 r
  UART/UART_Rx/edge_bit_counter_block/U27/Y (NOR3BX2M)
                                                          0.30       2.52 r
  UART/UART_Rx/edge_bit_counter_block/U25/Y (NAND4X2M)
                                                          0.16       2.68 f
  UART/UART_Rx/edge_bit_counter_block/U24/Y (NAND3X2M)
                                                          0.11       2.80 r
  UART/UART_Rx/edge_bit_counter_block/U15/Y (INVX2M)      0.08       2.87 f
  UART/UART_Rx/edge_bit_counter_block/U9/Y (NAND2BX2M)
                                                          0.19       3.06 r
  UART/UART_Rx/edge_bit_counter_block/U17/Y (NOR2BX2M)
                                                          0.07       3.13 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/D (SDFFRQX2M)
                                                          0.00       3.13 f
  data arrival time                                                  3.13

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                       96.27


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/Prescale[1] (edge_bit_counter_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/U28/Y (OR2X2M)      0.22       0.78 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (OR2X1M)      0.24       1.02 f
  UART/UART_Rx/edge_bit_counter_block/U46/Y (OR2X1M)      0.25       1.27 f
  UART/UART_Rx/edge_bit_counter_block/U48/Y (OR2X1M)      0.25       1.52 f
  UART/UART_Rx/edge_bit_counter_block/U51/Y (AO21XLM)     0.30       1.82 f
  UART/UART_Rx/edge_bit_counter_block/U56/Y (NAND3BX1M)
                                                          0.24       2.07 f
  UART/UART_Rx/edge_bit_counter_block/U60/Y (NOR4X1M)     0.16       2.22 r
  UART/UART_Rx/edge_bit_counter_block/U27/Y (NOR3BX2M)
                                                          0.30       2.52 r
  UART/UART_Rx/edge_bit_counter_block/U25/Y (NAND4X2M)
                                                          0.16       2.68 f
  UART/UART_Rx/edge_bit_counter_block/U24/Y (NAND3X2M)
                                                          0.11       2.80 r
  UART/UART_Rx/edge_bit_counter_block/U15/Y (INVX2M)      0.08       2.87 f
  UART/UART_Rx/edge_bit_counter_block/U9/Y (NAND2BX2M)
                                                          0.19       3.06 r
  UART/UART_Rx/edge_bit_counter_block/U16/Y (NOR2BX2M)
                                                          0.07       3.13 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/D (SDFFRQX2M)
                                                          0.00       3.13 f
  data arrival time                                                  3.13

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                       96.27


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/Prescale[1] (edge_bit_counter_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/U28/Y (OR2X2M)      0.22       0.78 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (OR2X1M)      0.24       1.02 f
  UART/UART_Rx/edge_bit_counter_block/U46/Y (OR2X1M)      0.25       1.27 f
  UART/UART_Rx/edge_bit_counter_block/U48/Y (OR2X1M)      0.25       1.52 f
  UART/UART_Rx/edge_bit_counter_block/U51/Y (AO21XLM)     0.30       1.82 f
  UART/UART_Rx/edge_bit_counter_block/U56/Y (NAND3BX1M)
                                                          0.24       2.07 f
  UART/UART_Rx/edge_bit_counter_block/U60/Y (NOR4X1M)     0.16       2.22 r
  UART/UART_Rx/edge_bit_counter_block/U27/Y (NOR3BX2M)
                                                          0.30       2.52 r
  UART/UART_Rx/edge_bit_counter_block/U25/Y (NAND4X2M)
                                                          0.16       2.68 f
  UART/UART_Rx/edge_bit_counter_block/U24/Y (NAND3X2M)
                                                          0.11       2.80 r
  UART/UART_Rx/edge_bit_counter_block/U15/Y (INVX2M)      0.08       2.87 f
  UART/UART_Rx/edge_bit_counter_block/U9/Y (NAND2BX2M)
                                                          0.19       3.06 r
  UART/UART_Rx/edge_bit_counter_block/U18/Y (NOR2BX2M)
                                                          0.07       3.13 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/D (SDFFRQX2M)
                                                          0.00       3.13 f
  data arrival time                                                  3.13

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                       96.27


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/enable_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/FSM_block/Prescale[1] (FSM_RX_test_1)      0.00       0.57 f
  UART/UART_Rx/FSM_block/U39/Y (OR2X2M)                   0.22       0.78 f
  UART/UART_Rx/FSM_block/U79/Y (OR2X1M)                   0.24       1.02 f
  UART/UART_Rx/FSM_block/U81/Y (OR2X1M)                   0.25       1.27 f
  UART/UART_Rx/FSM_block/U83/Y (OR2X1M)                   0.25       1.52 f
  UART/UART_Rx/FSM_block/U86/Y (AO21XLM)                  0.28       1.80 f
  UART/UART_Rx/FSM_block/U100/Y (NAND4BBX1M)              0.30       2.10 f
  UART/UART_Rx/FSM_block/U104/Y (NOR4X1M)                 0.36       2.46 r
  UART/UART_Rx/FSM_block/U21/Y (NAND2X2M)                 0.15       2.61 f
  UART/UART_Rx/FSM_block/U28/Y (OAI211X2M)                0.22       2.83 r
  UART/UART_Rx/FSM_block/U27/Y (INVX2M)                   0.06       2.89 f
  UART/UART_Rx/FSM_block/U45/Y (OAI2BB1X2M)               0.15       3.04 f
  UART/UART_Rx/FSM_block/enable_reg/D (SDFFRQX2M)         0.00       3.04 f
  data arrival time                                                  3.04

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/enable_reg/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.37


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/dat_samp_en_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/FSM_block/Prescale[1] (FSM_RX_test_1)      0.00       0.57 f
  UART/UART_Rx/FSM_block/U39/Y (OR2X2M)                   0.22       0.78 f
  UART/UART_Rx/FSM_block/U79/Y (OR2X1M)                   0.24       1.02 f
  UART/UART_Rx/FSM_block/U81/Y (OR2X1M)                   0.25       1.27 f
  UART/UART_Rx/FSM_block/U83/Y (OR2X1M)                   0.25       1.52 f
  UART/UART_Rx/FSM_block/U86/Y (AO21XLM)                  0.28       1.80 f
  UART/UART_Rx/FSM_block/U100/Y (NAND4BBX1M)              0.30       2.10 f
  UART/UART_Rx/FSM_block/U104/Y (NOR4X1M)                 0.36       2.46 r
  UART/UART_Rx/FSM_block/U21/Y (NAND2X2M)                 0.15       2.61 f
  UART/UART_Rx/FSM_block/U28/Y (OAI211X2M)                0.22       2.83 r
  UART/UART_Rx/FSM_block/U27/Y (INVX2M)                   0.06       2.89 f
  UART/UART_Rx/FSM_block/U46/Y (OAI2BB1X2M)               0.15       3.04 f
  UART/UART_Rx/FSM_block/dat_samp_en_reg/D (SDFFRQX2M)
                                                          0.00       3.04 f
  data arrival time                                                  3.04

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/dat_samp_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                       96.37


  Startpoint: REGISTER_FILE/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[3][1]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[3][1]/Q (SDFFRQX2M)          0.49       0.49 f
  REGISTER_FILE/REG3[1] (Register_file_8_16_test_1)       0.00       0.49 f
  CLK_DIV_TX/i_div_ratio[1] (ClkDiv_test_1)               0.00       0.49 f
  CLK_DIV_TX/U5/Y (OR2X2M)                                0.21       0.70 f
  CLK_DIV_TX/U18/Y (OR2X1M)                               0.24       0.95 f
  CLK_DIV_TX/U20/Y (NOR2X1M)                              0.18       1.12 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.15       1.28 f
  CLK_DIV_TX/U25/Y (NOR2X1M)                              0.14       1.41 r
  CLK_DIV_TX/U26/Y (CLKXOR2X2M)                           0.32       1.73 f
  CLK_DIV_TX/U47/Y (CLKXOR2X2M)                           0.17       1.90 f
  CLK_DIV_TX/U43/Y (NOR4X1M)                              0.15       2.05 r
  CLK_DIV_TX/U42/Y (NAND4X1M)                             0.20       2.26 f
  CLK_DIV_TX/U41/Y (MXI2X1M)                              0.18       2.43 r
  CLK_DIV_TX/U40/Y (CLKNAND2X2M)                          0.13       2.57 f
  CLK_DIV_TX/U36/Y (AOI21X1M)                             0.15       2.72 r
  CLK_DIV_TX/U35/Y (CLKXOR2X2M)                           0.30       3.02 f
  CLK_DIV_TX/div_clk_reg/D (SDFFRQX2M)                    0.00       3.02 f
  data arrival time                                                  3.02

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_TX/div_clk_reg/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                       96.38


  Startpoint: REGISTER_FILE/Reg_File_reg[3][1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CLK_DIV_TX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[3][1]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[3][1]/Q (SDFFRQX2M)          0.49       0.49 f
  REGISTER_FILE/REG3[1] (Register_file_8_16_test_1)       0.00       0.49 f
  CLK_DIV_TX/i_div_ratio[1] (ClkDiv_test_1)               0.00       0.49 f
  CLK_DIV_TX/U5/Y (OR2X2M)                                0.21       0.70 f
  CLK_DIV_TX/U18/Y (OR2X1M)                               0.24       0.95 f
  CLK_DIV_TX/U20/Y (NOR2X1M)                              0.18       1.12 r
  CLK_DIV_TX/U22/Y (CLKNAND2X2M)                          0.15       1.28 f
  CLK_DIV_TX/U25/Y (NOR2X1M)                              0.14       1.41 r
  CLK_DIV_TX/U26/Y (CLKXOR2X2M)                           0.32       1.73 f
  CLK_DIV_TX/U47/Y (CLKXOR2X2M)                           0.17       1.90 f
  CLK_DIV_TX/U43/Y (NOR4X1M)                              0.15       2.05 r
  CLK_DIV_TX/U42/Y (NAND4X1M)                             0.20       2.26 f
  CLK_DIV_TX/U41/Y (MXI2X1M)                              0.18       2.43 r
  CLK_DIV_TX/U40/Y (CLKNAND2X2M)                          0.13       2.57 f
  CLK_DIV_TX/U39/Y (OR2X1M)                               0.23       2.80 f
  CLK_DIV_TX/U38/Y (XNOR2X1M)                             0.18       2.98 f
  CLK_DIV_TX/odd_edge_tog_reg/D (SDFFSQX2M)               0.00       2.98 f
  data arrival time                                                  2.98

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CLK_DIV_TX/odd_edge_tog_reg/CK (SDFFSQX2M)              0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                       96.39


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL_test_1)               0.00       0.37 r
  U5/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16_test_1)
                                                          0.00       0.73 r
  REGISTER_FILE/U231/Y (INVX2M)                           0.12       0.85 f
  REGISTER_FILE/U147/Y (BUFX2M)                           0.17       1.02 f
  REGISTER_FILE/U146/Y (INVX2M)                           0.77       1.79 r
  REGISTER_FILE/U197/Y (MX4X1M)                           0.49       2.29 f
  REGISTER_FILE/U228/Y (MX4X1M)                           0.34       2.63 f
  REGISTER_FILE/U227/Y (AO22X1M)                          0.32       2.95 f
  REGISTER_FILE/RdData_reg[7]/D (SDFFQX2M)                0.00       2.95 f
  data arrival time                                                  2.95

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[7]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL_test_1)               0.00       0.37 r
  U5/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16_test_1)
                                                          0.00       0.73 r
  REGISTER_FILE/U231/Y (INVX2M)                           0.12       0.85 f
  REGISTER_FILE/U147/Y (BUFX2M)                           0.17       1.02 f
  REGISTER_FILE/U146/Y (INVX2M)                           0.77       1.79 r
  REGISTER_FILE/U196/Y (MX4X1M)                           0.49       2.29 f
  REGISTER_FILE/U224/Y (MX4X1M)                           0.34       2.63 f
  REGISTER_FILE/U223/Y (AO22X1M)                          0.32       2.95 f
  REGISTER_FILE/RdData_reg[6]/D (SDFFQX2M)                0.00       2.95 f
  data arrival time                                                  2.95

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[6]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL_test_1)               0.00       0.37 r
  U5/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16_test_1)
                                                          0.00       0.73 r
  REGISTER_FILE/U231/Y (INVX2M)                           0.12       0.85 f
  REGISTER_FILE/U147/Y (BUFX2M)                           0.17       1.02 f
  REGISTER_FILE/U146/Y (INVX2M)                           0.77       1.79 r
  REGISTER_FILE/U195/Y (MX4X1M)                           0.49       2.29 f
  REGISTER_FILE/U220/Y (MX4X1M)                           0.34       2.63 f
  REGISTER_FILE/U219/Y (AO22X1M)                          0.32       2.95 f
  REGISTER_FILE/RdData_reg[5]/D (SDFFQX2M)                0.00       2.95 f
  data arrival time                                                  2.95

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[5]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL_test_1)               0.00       0.37 r
  U5/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16_test_1)
                                                          0.00       0.73 r
  REGISTER_FILE/U231/Y (INVX2M)                           0.12       0.85 f
  REGISTER_FILE/U147/Y (BUFX2M)                           0.17       1.02 f
  REGISTER_FILE/U144/Y (INVX2M)                           0.77       1.79 r
  REGISTER_FILE/U194/Y (MX4X1M)                           0.49       2.29 f
  REGISTER_FILE/U216/Y (MX4X1M)                           0.34       2.63 f
  REGISTER_FILE/U215/Y (AO22X1M)                          0.32       2.95 f
  REGISTER_FILE/RdData_reg[4]/D (SDFFQX2M)                0.00       2.95 f
  data arrival time                                                  2.95

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[4]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL_test_1)               0.00       0.37 r
  U5/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16_test_1)
                                                          0.00       0.73 r
  REGISTER_FILE/U231/Y (INVX2M)                           0.12       0.85 f
  REGISTER_FILE/U147/Y (BUFX2M)                           0.17       1.02 f
  REGISTER_FILE/U144/Y (INVX2M)                           0.77       1.79 r
  REGISTER_FILE/U193/Y (MX4X1M)                           0.49       2.29 f
  REGISTER_FILE/U212/Y (MX4X1M)                           0.34       2.63 f
  REGISTER_FILE/U211/Y (AO22X1M)                          0.32       2.95 f
  REGISTER_FILE/RdData_reg[3]/D (SDFFQX2M)                0.00       2.95 f
  data arrival time                                                  2.95

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[3]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL_test_1)               0.00       0.37 r
  U5/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16_test_1)
                                                          0.00       0.73 r
  REGISTER_FILE/U231/Y (INVX2M)                           0.12       0.85 f
  REGISTER_FILE/U147/Y (BUFX2M)                           0.17       1.02 f
  REGISTER_FILE/U144/Y (INVX2M)                           0.77       1.79 r
  REGISTER_FILE/U192/Y (MX4X1M)                           0.49       2.29 f
  REGISTER_FILE/U208/Y (MX4X1M)                           0.34       2.63 f
  REGISTER_FILE/U207/Y (AO22X1M)                          0.32       2.95 f
  REGISTER_FILE/RdData_reg[2]/D (SDFFQX2M)                0.00       2.95 f
  data arrival time                                                  2.95

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[2]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL_test_1)               0.00       0.37 r
  U5/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16_test_1)
                                                          0.00       0.73 r
  REGISTER_FILE/U231/Y (INVX2M)                           0.12       0.85 f
  REGISTER_FILE/U147/Y (BUFX2M)                           0.17       1.02 f
  REGISTER_FILE/U144/Y (INVX2M)                           0.77       1.79 r
  REGISTER_FILE/U206/Y (MX4X1M)                           0.49       2.29 f
  REGISTER_FILE/U204/Y (MX4X1M)                           0.34       2.63 f
  REGISTER_FILE/U203/Y (AO22X1M)                          0.32       2.95 f
  REGISTER_FILE/RdData_reg[1]/D (SDFFQX2M)                0.00       2.95 f
  data arrival time                                                  2.95

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[1]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: CONTROL_UNIT/Address_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[0]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[0] (SYS_CTRL_test_1)               0.00       0.37 r
  U5/Y (BUFX2M)                                           0.36       0.73 r
  REGISTER_FILE/Address[0] (Register_file_8_16_test_1)
                                                          0.00       0.73 r
  REGISTER_FILE/U231/Y (INVX2M)                           0.12       0.85 f
  REGISTER_FILE/U147/Y (BUFX2M)                           0.17       1.02 f
  REGISTER_FILE/U146/Y (INVX2M)                           0.77       1.79 r
  REGISTER_FILE/U191/Y (MX4X1M)                           0.49       2.29 f
  REGISTER_FILE/U200/Y (MX4X1M)                           0.34       2.63 f
  REGISTER_FILE/U199/Y (AO22X1M)                          0.32       2.95 f
  REGISTER_FILE/RdData_reg[0]/D (SDFFQX2M)                0.00       2.95 f
  data arrival time                                                  2.95

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/RdData_reg[0]/CK (SDFFQX2M)               0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                       96.49


  Startpoint: REGISTER_FILE/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][3]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][3]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[3] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[1] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[1] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/Prescale[1] (edge_bit_counter_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/edge_bit_counter_block/U28/Y (OR2X2M)      0.22       0.78 f
  UART/UART_Rx/edge_bit_counter_block/U44/Y (OR2X1M)      0.24       1.02 f
  UART/UART_Rx/edge_bit_counter_block/U46/Y (OR2X1M)      0.25       1.27 f
  UART/UART_Rx/edge_bit_counter_block/U48/Y (OR2X1M)      0.25       1.52 f
  UART/UART_Rx/edge_bit_counter_block/U51/Y (AO21XLM)     0.30       1.82 f
  UART/UART_Rx/edge_bit_counter_block/U65/Y (NAND4BBX1M)
                                                          0.30       2.12 f
  UART/UART_Rx/edge_bit_counter_block/U69/Y (NOR4X1M)     0.25       2.37 r
  UART/UART_Rx/edge_bit_counter_block/U33/Y (NAND3X2M)
                                                          0.14       2.51 f
  UART/UART_Rx/edge_bit_counter_block/U32/Y (CLKXOR2X2M)
                                                          0.21       2.72 r
  UART/UART_Rx/edge_bit_counter_block/U31/Y (NOR2BX2M)
                                                          0.04       2.76 f
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/D (SDFFRQX2M)
                                                          0.00       2.76 f
  data arrival time                                                  2.76

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.39      99.41
  data required time                                                99.41
  --------------------------------------------------------------------------
  data required time                                                99.41
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                       96.65


  Startpoint: REGISTER_FILE/Reg_File_reg[2][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][5]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][5]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[5] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[3] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[3] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/deserializer_block/Prescale[3] (deserializer_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/deserializer_block/U41/Y (AND2X1M)         0.25       0.82 f
  UART/UART_Rx/deserializer_block/U39/Y (AND2X1M)         0.18       1.00 f
  UART/UART_Rx/deserializer_block/U38/Y (CLKXOR2X2M)      0.27       1.27 r
  UART/UART_Rx/deserializer_block/U48/Y (CLKXOR2X2M)      0.21       1.48 f
  UART/UART_Rx/deserializer_block/U51/Y (NOR4X1M)         0.20       1.69 r
  UART/UART_Rx/deserializer_block/U26/Y (AND2X2M)         0.18       1.86 r
  UART/UART_Rx/deserializer_block/U4/Y (NOR2BX2M)         0.19       2.06 r
  UART/UART_Rx/deserializer_block/U25/Y (AND2X2M)         0.21       2.27 r
  UART/UART_Rx/deserializer_block/U18/Y (NAND3X2M)        0.11       2.38 f
  UART/UART_Rx/deserializer_block/U17/Y (OAI2BB2X1M)      0.24       2.63 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[4]/D (SDFFQX2M)
                                                          0.00       2.63 f
  data arrival time                                                  2.63

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       96.81


  Startpoint: REGISTER_FILE/Reg_File_reg[2][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][5]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][5]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[5] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[3] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[3] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/deserializer_block/Prescale[3] (deserializer_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/deserializer_block/U41/Y (AND2X1M)         0.25       0.82 f
  UART/UART_Rx/deserializer_block/U39/Y (AND2X1M)         0.18       1.00 f
  UART/UART_Rx/deserializer_block/U38/Y (CLKXOR2X2M)      0.27       1.27 r
  UART/UART_Rx/deserializer_block/U48/Y (CLKXOR2X2M)      0.21       1.48 f
  UART/UART_Rx/deserializer_block/U51/Y (NOR4X1M)         0.20       1.69 r
  UART/UART_Rx/deserializer_block/U26/Y (AND2X2M)         0.18       1.86 r
  UART/UART_Rx/deserializer_block/U4/Y (NOR2BX2M)         0.19       2.06 r
  UART/UART_Rx/deserializer_block/U25/Y (AND2X2M)         0.21       2.27 r
  UART/UART_Rx/deserializer_block/U22/Y (NAND3X2M)        0.11       2.38 f
  UART/UART_Rx/deserializer_block/U21/Y (OAI2BB2X1M)      0.24       2.62 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[5]/D (SDFFQX2M)
                                                          0.00       2.62 f
  data arrival time                                                  2.62

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                       96.81


  Startpoint: REGISTER_FILE/Reg_File_reg[2][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][5]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][5]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[5] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[3] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[3] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/deserializer_block/Prescale[3] (deserializer_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/deserializer_block/U41/Y (AND2X1M)         0.25       0.82 f
  UART/UART_Rx/deserializer_block/U39/Y (AND2X1M)         0.18       1.00 f
  UART/UART_Rx/deserializer_block/U38/Y (CLKXOR2X2M)      0.27       1.27 r
  UART/UART_Rx/deserializer_block/U48/Y (CLKXOR2X2M)      0.21       1.48 f
  UART/UART_Rx/deserializer_block/U51/Y (NOR4X1M)         0.20       1.69 r
  UART/UART_Rx/deserializer_block/U26/Y (AND2X2M)         0.18       1.86 r
  UART/UART_Rx/deserializer_block/U4/Y (NOR2BX2M)         0.19       2.06 r
  UART/UART_Rx/deserializer_block/U25/Y (AND2X2M)         0.21       2.27 r
  UART/UART_Rx/deserializer_block/U24/Y (NAND3X2M)        0.11       2.38 f
  UART/UART_Rx/deserializer_block/U23/Y (OAI2BB2X1M)      0.24       2.62 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[6]/D (SDFFQX2M)
                                                          0.00       2.62 f
  data arrival time                                                  2.62

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                       96.81


  Startpoint: REGISTER_FILE/Reg_File_reg[2][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][5]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][5]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[5] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[3] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[3] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/deserializer_block/Prescale[3] (deserializer_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/deserializer_block/U41/Y (AND2X1M)         0.25       0.82 f
  UART/UART_Rx/deserializer_block/U39/Y (AND2X1M)         0.18       1.00 f
  UART/UART_Rx/deserializer_block/U38/Y (CLKXOR2X2M)      0.27       1.27 r
  UART/UART_Rx/deserializer_block/U48/Y (CLKXOR2X2M)      0.21       1.48 f
  UART/UART_Rx/deserializer_block/U51/Y (NOR4X1M)         0.20       1.69 r
  UART/UART_Rx/deserializer_block/U26/Y (AND2X2M)         0.18       1.86 r
  UART/UART_Rx/deserializer_block/U4/Y (NOR2BX2M)         0.19       2.06 r
  UART/UART_Rx/deserializer_block/U25/Y (AND2X2M)         0.21       2.27 r
  UART/UART_Rx/deserializer_block/U16/Y (NAND3X2M)        0.11       2.38 f
  UART/UART_Rx/deserializer_block/U15/Y (OAI2BB2X1M)      0.23       2.61 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[3]/D (SDFFQX2M)
                                                          0.00       2.61 f
  data arrival time                                                  2.61

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       96.83


  Startpoint: REGISTER_FILE/Reg_File_reg[2][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/strt_chk_en_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][4]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][4]/Q (SDFFRQX2M)          0.58       0.58 f
  REGISTER_FILE/REG2[4] (Register_file_8_16_test_1)       0.00       0.58 f
  UART/Prescale[2] (UART_TOP_test_1)                      0.00       0.58 f
  UART/UART_Rx/Prescale[2] (UART_RX_TOP_test_1)           0.00       0.58 f
  UART/UART_Rx/FSM_block/Prescale[2] (FSM_RX_test_1)      0.00       0.58 f
  UART/UART_Rx/FSM_block/U56/CO (ADDHX1M)                 0.25       0.83 f
  UART/UART_Rx/FSM_block/U58/CO (ADDHX1M)                 0.19       1.02 f
  UART/UART_Rx/FSM_block/U57/CO (ADDHX1M)                 0.19       1.21 f
  UART/UART_Rx/FSM_block/U49/S (ADDHX1M)                  0.14       1.35 r
  UART/UART_Rx/FSM_block/U92/Y (CLKXOR2X2M)               0.25       1.60 f
  UART/UART_Rx/FSM_block/U95/Y (NOR4X1M)                  0.39       1.99 r
  UART/UART_Rx/FSM_block/U55/Y (NAND3X2M)                 0.13       2.12 f
  UART/UART_Rx/FSM_block/U54/Y (NOR3BX2M)                 0.18       2.30 f
  UART/UART_Rx/FSM_block/U53/Y (OAI2BB2X1M)               0.23       2.53 f
  UART/UART_Rx/FSM_block/strt_chk_en_reg/D (SDFFRQX2M)
                                                          0.00       2.53 f
  data arrival time                                                  2.53

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/strt_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                       96.86


  Startpoint: REGISTER_FILE/Reg_File_reg[2][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][5]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][5]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[5] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[3] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[3] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/deserializer_block/Prescale[3] (deserializer_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/deserializer_block/U41/Y (AND2X1M)         0.25       0.82 f
  UART/UART_Rx/deserializer_block/U39/Y (AND2X1M)         0.18       1.00 f
  UART/UART_Rx/deserializer_block/U38/Y (CLKXOR2X2M)      0.27       1.27 r
  UART/UART_Rx/deserializer_block/U48/Y (CLKXOR2X2M)      0.21       1.48 f
  UART/UART_Rx/deserializer_block/U51/Y (NOR4X1M)         0.20       1.69 r
  UART/UART_Rx/deserializer_block/U26/Y (AND2X2M)         0.18       1.86 r
  UART/UART_Rx/deserializer_block/U4/Y (NOR2BX2M)         0.19       2.06 r
  UART/UART_Rx/deserializer_block/U5/Y (AND3X2M)          0.21       2.27 r
  UART/UART_Rx/deserializer_block/U20/Y (NAND2X2M)        0.07       2.34 f
  UART/UART_Rx/deserializer_block/U19/Y (OAI2BB2X1M)      0.23       2.57 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[2]/D (SDFFQX2M)
                                                          0.00       2.57 f
  data arrival time                                                  2.57

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                       96.87


  Startpoint: REGISTER_FILE/Reg_File_reg[2][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][5]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][5]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[5] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[3] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[3] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/deserializer_block/Prescale[3] (deserializer_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/deserializer_block/U41/Y (AND2X1M)         0.25       0.82 f
  UART/UART_Rx/deserializer_block/U39/Y (AND2X1M)         0.18       1.00 f
  UART/UART_Rx/deserializer_block/U38/Y (CLKXOR2X2M)      0.27       1.27 r
  UART/UART_Rx/deserializer_block/U48/Y (CLKXOR2X2M)      0.21       1.48 f
  UART/UART_Rx/deserializer_block/U51/Y (NOR4X1M)         0.20       1.69 r
  UART/UART_Rx/deserializer_block/U26/Y (AND2X2M)         0.18       1.86 r
  UART/UART_Rx/deserializer_block/U4/Y (NOR2BX2M)         0.19       2.06 r
  UART/UART_Rx/deserializer_block/U5/Y (AND3X2M)          0.21       2.27 r
  UART/UART_Rx/deserializer_block/U14/Y (NAND2X2M)        0.07       2.34 f
  UART/UART_Rx/deserializer_block/U13/Y (OAI2BB2X1M)      0.22       2.56 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[1]/D (SDFFQX2M)
                                                          0.00       2.56 f
  data arrival time                                                  2.56

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                       96.88


  Startpoint: REGISTER_FILE/Reg_File_reg[2][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/par_chk_en_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][4]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][4]/Q (SDFFRQX2M)          0.58       0.58 f
  REGISTER_FILE/REG2[4] (Register_file_8_16_test_1)       0.00       0.58 f
  UART/Prescale[2] (UART_TOP_test_1)                      0.00       0.58 f
  UART/UART_Rx/Prescale[2] (UART_RX_TOP_test_1)           0.00       0.58 f
  UART/UART_Rx/FSM_block/Prescale[2] (FSM_RX_test_1)      0.00       0.58 f
  UART/UART_Rx/FSM_block/U56/CO (ADDHX1M)                 0.25       0.83 f
  UART/UART_Rx/FSM_block/U58/CO (ADDHX1M)                 0.19       1.02 f
  UART/UART_Rx/FSM_block/U57/CO (ADDHX1M)                 0.19       1.21 f
  UART/UART_Rx/FSM_block/U49/S (ADDHX1M)                  0.14       1.35 r
  UART/UART_Rx/FSM_block/U92/Y (CLKXOR2X2M)               0.25       1.60 f
  UART/UART_Rx/FSM_block/U95/Y (NOR4X1M)                  0.39       1.99 r
  UART/UART_Rx/FSM_block/U52/Y (NAND3X2M)                 0.13       2.12 f
  UART/UART_Rx/FSM_block/U51/Y (NOR3BX2M)                 0.17       2.29 f
  UART/UART_Rx/FSM_block/U50/Y (OAI2BB2X1M)               0.22       2.51 f
  UART/UART_Rx/FSM_block/par_chk_en_reg/D (SDFFRQX2M)     0.00       2.51 f
  data arrival time                                                  2.51

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/par_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                       96.89


  Startpoint: REGISTER_FILE/Reg_File_reg[2][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][5]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][5]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[5] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[3] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[3] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/deserializer_block/Prescale[3] (deserializer_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/deserializer_block/U41/Y (AND2X1M)         0.25       0.82 f
  UART/UART_Rx/deserializer_block/U39/Y (AND2X1M)         0.18       1.00 f
  UART/UART_Rx/deserializer_block/U38/Y (CLKXOR2X2M)      0.27       1.27 r
  UART/UART_Rx/deserializer_block/U48/Y (CLKXOR2X2M)      0.21       1.48 f
  UART/UART_Rx/deserializer_block/U51/Y (NOR4X1M)         0.20       1.69 r
  UART/UART_Rx/deserializer_block/U26/Y (AND2X2M)         0.18       1.86 r
  UART/UART_Rx/deserializer_block/U4/Y (NOR2BX2M)         0.19       2.06 r
  UART/UART_Rx/deserializer_block/U31/Y (NAND4X2M)        0.14       2.20 f
  UART/UART_Rx/deserializer_block/U30/Y (OAI2BB2X1M)      0.25       2.45 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[0]/D (SDFFQX2M)
                                                          0.00       2.45 f
  data arrival time                                                  2.45

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                       96.99


  Startpoint: REGISTER_FILE/Reg_File_reg[2][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/FSM_block/stp_chk_en_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][4]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][4]/Q (SDFFRQX2M)          0.58       0.58 f
  REGISTER_FILE/REG2[4] (Register_file_8_16_test_1)       0.00       0.58 f
  UART/Prescale[2] (UART_TOP_test_1)                      0.00       0.58 f
  UART/UART_Rx/Prescale[2] (UART_RX_TOP_test_1)           0.00       0.58 f
  UART/UART_Rx/FSM_block/Prescale[2] (FSM_RX_test_1)      0.00       0.58 f
  UART/UART_Rx/FSM_block/U56/CO (ADDHX1M)                 0.25       0.83 f
  UART/UART_Rx/FSM_block/U58/CO (ADDHX1M)                 0.19       1.02 f
  UART/UART_Rx/FSM_block/U57/CO (ADDHX1M)                 0.19       1.21 f
  UART/UART_Rx/FSM_block/U49/S (ADDHX1M)                  0.14       1.35 r
  UART/UART_Rx/FSM_block/U92/Y (CLKXOR2X2M)               0.25       1.60 f
  UART/UART_Rx/FSM_block/U95/Y (NOR4X1M)                  0.39       1.99 r
  UART/UART_Rx/FSM_block/U48/Y (AOI211X2M)                0.17       2.16 f
  UART/UART_Rx/FSM_block/U47/Y (OAI2BB2X1M)               0.25       2.40 f
  UART/UART_Rx/FSM_block/stp_chk_en_reg/D (SDFFRQX2M)     0.00       2.40 f
  data arrival time                                                  2.40

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/FSM_block/stp_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                       96.99


  Startpoint: REGISTER_FILE/Reg_File_reg[2][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/data_sampling_block/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][4]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][4]/Q (SDFFRQX2M)          0.58       0.58 f
  REGISTER_FILE/REG2[4] (Register_file_8_16_test_1)       0.00       0.58 f
  UART/Prescale[2] (UART_TOP_test_1)                      0.00       0.58 f
  UART/UART_Rx/Prescale[2] (UART_RX_TOP_test_1)           0.00       0.58 f
  UART/UART_Rx/data_sampling_block/Prescale[2] (data_sampling_test_1)
                                                          0.00       0.58 f
  UART/UART_Rx/data_sampling_block/U15/Y (OR2X2M)         0.22       0.80 f
  UART/UART_Rx/data_sampling_block/U23/Y (OR2X1M)         0.27       1.06 f
  UART/UART_Rx/data_sampling_block/U26/Y (NOR3X1M)        0.24       1.30 r
  UART/UART_Rx/data_sampling_block/U28/Y (NAND2BX1M)      0.17       1.47 r
  UART/UART_Rx/data_sampling_block/U43/Y (CLKXOR2X2M)     0.21       1.68 f
  UART/UART_Rx/data_sampling_block/U46/Y (NOR4X1M)        0.34       2.02 r
  UART/UART_Rx/data_sampling_block/U7/Y (NOR4BBX1M)       0.16       2.18 f
  UART/UART_Rx/data_sampling_block/U10/Y (AOI21X2M)       0.14       2.32 r
  UART/UART_Rx/data_sampling_block/U8/Y (OAI2BB2X1M)      0.09       2.41 f
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/D (SDFFQX2M)
                                                          0.00       2.41 f
  data arrival time                                                  2.41

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                       97.03


  Startpoint: REGISTER_FILE/Reg_File_reg[2][4]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/data_sampling_block/saving_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][4]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][4]/Q (SDFFRQX2M)          0.58       0.58 f
  REGISTER_FILE/REG2[4] (Register_file_8_16_test_1)       0.00       0.58 f
  UART/Prescale[2] (UART_TOP_test_1)                      0.00       0.58 f
  UART/UART_Rx/Prescale[2] (UART_RX_TOP_test_1)           0.00       0.58 f
  UART/UART_Rx/data_sampling_block/Prescale[2] (data_sampling_test_1)
                                                          0.00       0.58 f
  UART/UART_Rx/data_sampling_block/U15/Y (OR2X2M)         0.22       0.80 f
  UART/UART_Rx/data_sampling_block/U23/Y (OR2X1M)         0.27       1.06 f
  UART/UART_Rx/data_sampling_block/U26/Y (NOR3X1M)        0.24       1.30 r
  UART/UART_Rx/data_sampling_block/U28/Y (NAND2BX1M)      0.17       1.47 r
  UART/UART_Rx/data_sampling_block/U43/Y (CLKXOR2X2M)     0.21       1.68 f
  UART/UART_Rx/data_sampling_block/U46/Y (NOR4X1M)        0.34       2.02 r
  UART/UART_Rx/data_sampling_block/U14/Y (NAND2X2M)       0.12       2.14 f
  UART/UART_Rx/data_sampling_block/U13/Y (OAI2BB2X1M)     0.25       2.38 f
  UART/UART_Rx/data_sampling_block/saving_reg[0]/D (SDFFQX2M)
                                                          0.00       2.38 f
  data arrival time                                                  2.38

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/data_sampling_block/saving_reg[0]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                       97.05


  Startpoint: REGISTER_FILE/Reg_File_reg[2][5]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[2][5]/CK (SDFFRQX2M)         0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[2][5]/Q (SDFFRQX2M)          0.57       0.57 f
  REGISTER_FILE/REG2[5] (Register_file_8_16_test_1)       0.00       0.57 f
  UART/Prescale[3] (UART_TOP_test_1)                      0.00       0.57 f
  UART/UART_Rx/Prescale[3] (UART_RX_TOP_test_1)           0.00       0.57 f
  UART/UART_Rx/deserializer_block/Prescale[3] (deserializer_test_1)
                                                          0.00       0.57 f
  UART/UART_Rx/deserializer_block/U41/Y (AND2X1M)         0.25       0.82 f
  UART/UART_Rx/deserializer_block/U39/Y (AND2X1M)         0.18       1.00 f
  UART/UART_Rx/deserializer_block/U38/Y (CLKXOR2X2M)      0.27       1.27 r
  UART/UART_Rx/deserializer_block/U48/Y (CLKXOR2X2M)      0.21       1.48 f
  UART/UART_Rx/deserializer_block/U51/Y (NOR4X1M)         0.20       1.69 r
  UART/UART_Rx/deserializer_block/U26/Y (AND2X2M)         0.18       1.86 r
  UART/UART_Rx/deserializer_block/U28/Y (NAND4X2M)        0.12       1.98 f
  UART/UART_Rx/deserializer_block/U27/Y (OAI2BB2X1M)      0.25       2.23 f
  UART/UART_Rx/deserializer_block/P_DATA_reg[7]/D (SDFFQX2M)
                                                          0.00       2.23 f
  data arrival time                                                  2.23

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK (SDFFQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                       97.21


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (SDFFRQX2M)     0.38       0.38 r
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.30       0.69 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.81 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.88 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR_test_1)        0.00       0.88 f
  ASYN_FIFO/wfull (ASYNC_FIFO_test_1)                     0.00       0.88 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL_test_1)                0.00       0.88 f
  CONTROL_UNIT/U5/Y (INVX2M)                              0.09       0.97 r
  CONTROL_UNIT/U43/Y (NAND3X2M)                           0.11       1.08 f
  CONTROL_UNIT/U9/Y (NOR2X2M)                             0.34       1.42 r
  CONTROL_UNIT/U72/Y (NOR3BX2M)                           0.10       1.52 f
  CONTROL_UNIT/U71/Y (BUFX2M)                             0.21       1.73 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.33       2.06 r
  CONTROL_UNIT/U51/Y (AOI22X1M)                           0.14       2.21 f
  CONTROL_UNIT/U49/Y (NAND2X2M)                           0.11       2.31 r
  CONTROL_UNIT/TX_P_DATA_reg[1]/D (SDFFRQX2M)             0.00       2.31 r
  data arrival time                                                  2.31

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[1]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.27      99.53
  data required time                                                99.53
  --------------------------------------------------------------------------
  data required time                                                99.53
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                       97.21


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (SDFFRQX2M)     0.38       0.38 r
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.30       0.69 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.81 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.88 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR_test_1)        0.00       0.88 f
  ASYN_FIFO/wfull (ASYNC_FIFO_test_1)                     0.00       0.88 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL_test_1)                0.00       0.88 f
  CONTROL_UNIT/U5/Y (INVX2M)                              0.09       0.97 r
  CONTROL_UNIT/U43/Y (NAND3X2M)                           0.11       1.08 f
  CONTROL_UNIT/U9/Y (NOR2X2M)                             0.34       1.42 r
  CONTROL_UNIT/U72/Y (NOR3BX2M)                           0.10       1.52 f
  CONTROL_UNIT/U71/Y (BUFX2M)                             0.21       1.73 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.33       2.06 r
  CONTROL_UNIT/U69/Y (AOI22X1M)                           0.14       2.21 f
  CONTROL_UNIT/U67/Y (NAND2X2M)                           0.09       2.30 r
  CONTROL_UNIT/TX_P_DATA_reg[7]/D (SDFFRQX2M)             0.00       2.30 r
  data arrival time                                                  2.30

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[7]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.27      99.53
  data required time                                                99.53
  --------------------------------------------------------------------------
  data required time                                                99.53
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                       97.23


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (SDFFRQX2M)     0.38       0.38 r
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.30       0.69 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.81 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.88 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR_test_1)        0.00       0.88 f
  ASYN_FIFO/wfull (ASYNC_FIFO_test_1)                     0.00       0.88 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL_test_1)                0.00       0.88 f
  CONTROL_UNIT/U5/Y (INVX2M)                              0.09       0.97 r
  CONTROL_UNIT/U43/Y (NAND3X2M)                           0.11       1.08 f
  CONTROL_UNIT/U9/Y (NOR2X2M)                             0.34       1.42 r
  CONTROL_UNIT/U72/Y (NOR3BX2M)                           0.10       1.52 f
  CONTROL_UNIT/U71/Y (BUFX2M)                             0.21       1.73 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.33       2.06 r
  CONTROL_UNIT/U66/Y (AOI22X1M)                           0.14       2.21 f
  CONTROL_UNIT/U64/Y (NAND2X2M)                           0.09       2.30 r
  CONTROL_UNIT/TX_P_DATA_reg[6]/D (SDFFRQX2M)             0.00       2.30 r
  data arrival time                                                  2.30

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[6]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.27      99.53
  data required time                                                99.53
  --------------------------------------------------------------------------
  data required time                                                99.53
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                       97.23


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (SDFFRQX2M)     0.38       0.38 r
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.30       0.69 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.81 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.88 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR_test_1)        0.00       0.88 f
  ASYN_FIFO/wfull (ASYNC_FIFO_test_1)                     0.00       0.88 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL_test_1)                0.00       0.88 f
  CONTROL_UNIT/U5/Y (INVX2M)                              0.09       0.97 r
  CONTROL_UNIT/U43/Y (NAND3X2M)                           0.11       1.08 f
  CONTROL_UNIT/U9/Y (NOR2X2M)                             0.34       1.42 r
  CONTROL_UNIT/U72/Y (NOR3BX2M)                           0.10       1.52 f
  CONTROL_UNIT/U71/Y (BUFX2M)                             0.21       1.73 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.33       2.06 r
  CONTROL_UNIT/U63/Y (AOI22X1M)                           0.14       2.21 f
  CONTROL_UNIT/U61/Y (NAND2X2M)                           0.09       2.30 r
  CONTROL_UNIT/TX_P_DATA_reg[5]/D (SDFFRQX2M)             0.00       2.30 r
  data arrival time                                                  2.30

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[5]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.27      99.53
  data required time                                                99.53
  --------------------------------------------------------------------------
  data required time                                                99.53
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                       97.23


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (SDFFRQX2M)     0.38       0.38 r
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.30       0.69 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.81 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.88 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR_test_1)        0.00       0.88 f
  ASYN_FIFO/wfull (ASYNC_FIFO_test_1)                     0.00       0.88 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL_test_1)                0.00       0.88 f
  CONTROL_UNIT/U5/Y (INVX2M)                              0.09       0.97 r
  CONTROL_UNIT/U43/Y (NAND3X2M)                           0.11       1.08 f
  CONTROL_UNIT/U9/Y (NOR2X2M)                             0.34       1.42 r
  CONTROL_UNIT/U72/Y (NOR3BX2M)                           0.10       1.52 f
  CONTROL_UNIT/U71/Y (BUFX2M)                             0.21       1.73 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.33       2.06 r
  CONTROL_UNIT/U60/Y (AOI22X1M)                           0.14       2.21 f
  CONTROL_UNIT/U58/Y (NAND2X2M)                           0.09       2.30 r
  CONTROL_UNIT/TX_P_DATA_reg[4]/D (SDFFRQX2M)             0.00       2.30 r
  data arrival time                                                  2.30

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[4]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.27      99.53
  data required time                                                99.53
  --------------------------------------------------------------------------
  data required time                                                99.53
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                       97.23


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (SDFFRQX2M)     0.38       0.38 r
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.30       0.69 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.81 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.88 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR_test_1)        0.00       0.88 f
  ASYN_FIFO/wfull (ASYNC_FIFO_test_1)                     0.00       0.88 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL_test_1)                0.00       0.88 f
  CONTROL_UNIT/U5/Y (INVX2M)                              0.09       0.97 r
  CONTROL_UNIT/U43/Y (NAND3X2M)                           0.11       1.08 f
  CONTROL_UNIT/U9/Y (NOR2X2M)                             0.34       1.42 r
  CONTROL_UNIT/U72/Y (NOR3BX2M)                           0.10       1.52 f
  CONTROL_UNIT/U71/Y (BUFX2M)                             0.21       1.73 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.33       2.06 r
  CONTROL_UNIT/U57/Y (AOI22X1M)                           0.14       2.21 f
  CONTROL_UNIT/U55/Y (NAND2X2M)                           0.09       2.30 r
  CONTROL_UNIT/TX_P_DATA_reg[3]/D (SDFFRQX2M)             0.00       2.30 r
  data arrival time                                                  2.30

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[3]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.27      99.53
  data required time                                                99.53
  --------------------------------------------------------------------------
  data required time                                                99.53
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                       97.23


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (SDFFRQX2M)     0.38       0.38 r
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.30       0.69 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.81 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.88 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR_test_1)        0.00       0.88 f
  ASYN_FIFO/wfull (ASYNC_FIFO_test_1)                     0.00       0.88 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL_test_1)                0.00       0.88 f
  CONTROL_UNIT/U5/Y (INVX2M)                              0.09       0.97 r
  CONTROL_UNIT/U43/Y (NAND3X2M)                           0.11       1.08 f
  CONTROL_UNIT/U9/Y (NOR2X2M)                             0.34       1.42 r
  CONTROL_UNIT/U72/Y (NOR3BX2M)                           0.10       1.52 f
  CONTROL_UNIT/U71/Y (BUFX2M)                             0.21       1.73 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.33       2.06 r
  CONTROL_UNIT/U54/Y (AOI22X1M)                           0.14       2.21 f
  CONTROL_UNIT/U52/Y (NAND2X2M)                           0.09       2.30 r
  CONTROL_UNIT/TX_P_DATA_reg[2]/D (SDFFRQX2M)             0.00       2.30 r
  data arrival time                                                  2.30

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[2]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.27      99.53
  data required time                                                99.53
  --------------------------------------------------------------------------
  data required time                                                99.53
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                       97.23


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (SDFFRQX2M)     0.38       0.38 r
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.30       0.69 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.81 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.88 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR_test_1)        0.00       0.88 f
  ASYN_FIFO/wfull (ASYNC_FIFO_test_1)                     0.00       0.88 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL_test_1)                0.00       0.88 f
  CONTROL_UNIT/U5/Y (INVX2M)                              0.09       0.97 r
  CONTROL_UNIT/U43/Y (NAND3X2M)                           0.11       1.08 f
  CONTROL_UNIT/U9/Y (NOR2X2M)                             0.34       1.42 r
  CONTROL_UNIT/U72/Y (NOR3BX2M)                           0.10       1.52 f
  CONTROL_UNIT/U71/Y (BUFX2M)                             0.21       1.73 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.33       2.06 r
  CONTROL_UNIT/U48/Y (AOI22X1M)                           0.14       2.21 f
  CONTROL_UNIT/U46/Y (NAND2X2M)                           0.09       2.30 r
  CONTROL_UNIT/TX_P_DATA_reg[0]/D (SDFFRQX2M)             0.00       2.30 r
  data arrival time                                                  2.30

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_P_DATA_reg[0]/CK (SDFFRQX2M)            0.00      99.80 r
  library setup time                                     -0.27      99.53
  data required time                                                99.53
  --------------------------------------------------------------------------
  data required time                                                99.53
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                       97.23


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: CONTROL_UNIT/TX_D_VLD_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/Q (SDFFRQX2M)     0.38       0.38 r
  ASYN_FIFO/link_FIFO_Write/U12/Y (CLKXOR2X2M)            0.30       0.69 f
  ASYN_FIFO/link_FIFO_Write/U8/Y (NAND4X2M)               0.12       0.81 r
  ASYN_FIFO/link_FIFO_Write/U3/Y (INVX2M)                 0.07       0.88 f
  ASYN_FIFO/link_FIFO_Write/wfull (FIFO_WR_test_1)        0.00       0.88 f
  ASYN_FIFO/wfull (ASYNC_FIFO_test_1)                     0.00       0.88 f
  CONTROL_UNIT/FIFO_FULL (SYS_CTRL_test_1)                0.00       0.88 f
  CONTROL_UNIT/U5/Y (INVX2M)                              0.09       0.97 r
  CONTROL_UNIT/U43/Y (NAND3X2M)                           0.11       1.08 f
  CONTROL_UNIT/U9/Y (NOR2X2M)                             0.34       1.42 r
  CONTROL_UNIT/U72/Y (NOR3BX2M)                           0.10       1.52 f
  CONTROL_UNIT/U71/Y (BUFX2M)                             0.21       1.73 f
  CONTROL_UNIT/U10/Y (NOR2X2M)                            0.33       2.06 r
  CONTROL_UNIT/U40/Y (INVX2M)                             0.08       2.15 f
  CONTROL_UNIT/U38/Y (OAI211X2M)                          0.08       2.23 r
  CONTROL_UNIT/TX_D_VLD_reg/D (SDFFRQX2M)                 0.00       2.23 r
  data arrival time                                                  2.23

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  CONTROL_UNIT/TX_D_VLD_reg/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.29      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                       97.28


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (SDFFRQX2M)     0.49       0.49 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD_test_1)      0.00       0.49 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.49 f
  ASYN_FIFO/link_Memory/U143/Y (INVX4M)                   0.49       0.99 r
  ASYN_FIFO/link_Memory/U179/Y (MX4X1M)                   0.45       1.43 f
  ASYN_FIFO/link_Memory/U177/Y (MX2X2M)                   0.22       1.66 f
  ASYN_FIFO/link_Memory/rdata[6] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.66 f
  ASYN_FIFO/rdata[6] (ASYNC_FIFO_test_1)                  0.00       1.66 f
  UART/TX_IN_P[6] (UART_TOP_test_1)                       0.00       1.66 f
  UART/UART_Tx/P_DATA[6] (UART_TX_TOP_test_1)             0.00       1.66 f
  UART/UART_Tx/linkserializer/P_DATA[6] (serializer_test_1)
                                                          0.00       1.66 f
  UART/UART_Tx/linkserializer/U46/Y (AO22X1M)             0.37       2.03 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/D (SDFFRQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                       97.37


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (SDFFRQX2M)     0.49       0.49 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD_test_1)      0.00       0.49 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.49 f
  ASYN_FIFO/link_Memory/U143/Y (INVX4M)                   0.49       0.99 r
  ASYN_FIFO/link_Memory/U176/Y (MX4X1M)                   0.45       1.43 f
  ASYN_FIFO/link_Memory/U174/Y (MX2X2M)                   0.22       1.66 f
  ASYN_FIFO/link_Memory/rdata[5] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.66 f
  ASYN_FIFO/rdata[5] (ASYNC_FIFO_test_1)                  0.00       1.66 f
  UART/TX_IN_P[5] (UART_TOP_test_1)                       0.00       1.66 f
  UART/UART_Tx/P_DATA[5] (UART_TX_TOP_test_1)             0.00       1.66 f
  UART/UART_Tx/linkserializer/P_DATA[5] (serializer_test_1)
                                                          0.00       1.66 f
  UART/UART_Tx/linkserializer/U45/Y (AO22X1M)             0.37       2.03 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/D (SDFFRQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                       97.37


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (SDFFRQX2M)     0.49       0.49 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD_test_1)      0.00       0.49 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.49 f
  ASYN_FIFO/link_Memory/U143/Y (INVX4M)                   0.49       0.99 r
  ASYN_FIFO/link_Memory/U164/Y (MX4X1M)                   0.45       1.43 f
  ASYN_FIFO/link_Memory/U162/Y (MX2X2M)                   0.22       1.66 f
  ASYN_FIFO/link_Memory/rdata[1] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.66 f
  ASYN_FIFO/rdata[1] (ASYNC_FIFO_test_1)                  0.00       1.66 f
  UART/TX_IN_P[1] (UART_TOP_test_1)                       0.00       1.66 f
  UART/UART_Tx/P_DATA[1] (UART_TX_TOP_test_1)             0.00       1.66 f
  UART/UART_Tx/linkserializer/P_DATA[1] (serializer_test_1)
                                                          0.00       1.66 f
  UART/UART_Tx/linkserializer/U28/Y (AO22X1M)             0.37       2.03 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/D (SDFFRQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                       97.37


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (SDFFRQX2M)     0.49       0.49 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD_test_1)      0.00       0.49 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.49 f
  ASYN_FIFO/link_Memory/U143/Y (INVX4M)                   0.49       0.99 r
  ASYN_FIFO/link_Memory/U173/Y (MX4X1M)                   0.45       1.43 f
  ASYN_FIFO/link_Memory/U171/Y (MX2X2M)                   0.22       1.66 f
  ASYN_FIFO/link_Memory/rdata[4] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.66 f
  ASYN_FIFO/rdata[4] (ASYNC_FIFO_test_1)                  0.00       1.66 f
  UART/TX_IN_P[4] (UART_TOP_test_1)                       0.00       1.66 f
  UART/UART_Tx/P_DATA[4] (UART_TX_TOP_test_1)             0.00       1.66 f
  UART/UART_Tx/linkserializer/P_DATA[4] (serializer_test_1)
                                                          0.00       1.66 f
  UART/UART_Tx/linkserializer/U44/Y (AO22X1M)             0.37       2.03 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/D (SDFFRQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                       97.37


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (SDFFRQX2M)     0.49       0.49 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD_test_1)      0.00       0.49 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.49 f
  ASYN_FIFO/link_Memory/U143/Y (INVX4M)                   0.49       0.99 r
  ASYN_FIFO/link_Memory/U161/Y (MX4X1M)                   0.45       1.43 f
  ASYN_FIFO/link_Memory/U159/Y (MX2X2M)                   0.22       1.66 f
  ASYN_FIFO/link_Memory/rdata[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.66 f
  ASYN_FIFO/rdata[0] (ASYNC_FIFO_test_1)                  0.00       1.66 f
  UART/TX_IN_P[0] (UART_TOP_test_1)                       0.00       1.66 f
  UART/UART_Tx/P_DATA[0] (UART_TX_TOP_test_1)             0.00       1.66 f
  UART/UART_Tx/linkserializer/P_DATA[0] (serializer_test_1)
                                                          0.00       1.66 f
  UART/UART_Tx/linkserializer/U27/Y (AO22X1M)             0.37       2.03 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/D (SDFFRQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                       97.37


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (SDFFRQX2M)     0.49       0.49 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD_test_1)      0.00       0.49 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.49 f
  ASYN_FIFO/link_Memory/U143/Y (INVX4M)                   0.49       0.99 r
  ASYN_FIFO/link_Memory/U170/Y (MX4X1M)                   0.45       1.43 f
  ASYN_FIFO/link_Memory/U168/Y (MX2X2M)                   0.22       1.66 f
  ASYN_FIFO/link_Memory/rdata[3] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.66 f
  ASYN_FIFO/rdata[3] (ASYNC_FIFO_test_1)                  0.00       1.66 f
  UART/TX_IN_P[3] (UART_TOP_test_1)                       0.00       1.66 f
  UART/UART_Tx/P_DATA[3] (UART_TX_TOP_test_1)             0.00       1.66 f
  UART/UART_Tx/linkserializer/P_DATA[3] (serializer_test_1)
                                                          0.00       1.66 f
  UART/UART_Tx/linkserializer/U43/Y (AO22X1M)             0.37       2.03 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/D (SDFFRQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                       97.37


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (SDFFRQX2M)     0.49       0.49 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD_test_1)      0.00       0.49 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.49 f
  ASYN_FIFO/link_Memory/U143/Y (INVX4M)                   0.49       0.99 r
  ASYN_FIFO/link_Memory/U167/Y (MX4X1M)                   0.45       1.43 f
  ASYN_FIFO/link_Memory/U165/Y (MX2X2M)                   0.22       1.66 f
  ASYN_FIFO/link_Memory/rdata[2] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.66 f
  ASYN_FIFO/rdata[2] (ASYNC_FIFO_test_1)                  0.00       1.66 f
  UART/TX_IN_P[2] (UART_TOP_test_1)                       0.00       1.66 f
  UART/UART_Tx/P_DATA[2] (UART_TX_TOP_test_1)             0.00       1.66 f
  UART/UART_Tx/linkserializer/P_DATA[2] (serializer_test_1)
                                                          0.00       1.66 f
  UART/UART_Tx/linkserializer/U29/Y (AO22X1M)             0.37       2.03 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/D (SDFFRQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                       97.37


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U141/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U149/Y (NAND3X2M)                         0.31       1.67 f
  REGISTER_FILE/U181/Y (OAI2BB2X1M)                       0.34       2.01 f
  REGISTER_FILE/Reg_File_reg[15][7]/D (SDFFQX2M)          0.00       2.01 f
  data arrival time                                                  2.01

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][7]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.43


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U141/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U149/Y (NAND3X2M)                         0.31       1.67 f
  REGISTER_FILE/U180/Y (OAI2BB2X1M)                       0.34       2.01 f
  REGISTER_FILE/Reg_File_reg[15][6]/D (SDFFQX2M)          0.00       2.01 f
  data arrival time                                                  2.01

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][6]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.43


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U141/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U149/Y (NAND3X2M)                         0.31       1.67 f
  REGISTER_FILE/U179/Y (OAI2BB2X1M)                       0.34       2.01 f
  REGISTER_FILE/Reg_File_reg[15][5]/D (SDFFQX2M)          0.00       2.01 f
  data arrival time                                                  2.01

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][5]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.43


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U141/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U149/Y (NAND3X2M)                         0.31       1.67 f
  REGISTER_FILE/U178/Y (OAI2BB2X1M)                       0.34       2.01 f
  REGISTER_FILE/Reg_File_reg[15][4]/D (SDFFQX2M)          0.00       2.01 f
  data arrival time                                                  2.01

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][4]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.43


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U141/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U149/Y (NAND3X2M)                         0.31       1.67 f
  REGISTER_FILE/U177/Y (OAI2BB2X1M)                       0.34       2.01 f
  REGISTER_FILE/Reg_File_reg[15][3]/D (SDFFQX2M)          0.00       2.01 f
  data arrival time                                                  2.01

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][3]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.43


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U141/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U149/Y (NAND3X2M)                         0.31       1.67 f
  REGISTER_FILE/U176/Y (OAI2BB2X1M)                       0.34       2.01 f
  REGISTER_FILE/Reg_File_reg[15][2]/D (SDFFQX2M)          0.00       2.01 f
  data arrival time                                                  2.01

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][2]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.43


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U141/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U149/Y (NAND3X2M)                         0.31       1.67 f
  REGISTER_FILE/U175/Y (OAI2BB2X1M)                       0.34       2.01 f
  REGISTER_FILE/Reg_File_reg[15][1]/D (SDFFQX2M)          0.00       2.01 f
  data arrival time                                                  2.01

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][1]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.43


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U141/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U149/Y (NAND3X2M)                         0.31       1.67 f
  REGISTER_FILE/U174/Y (OAI2BB2X1M)                       0.34       2.01 f
  REGISTER_FILE/Reg_File_reg[15][0]/D (SDFFQX2M)          0.00       2.01 f
  data arrival time                                                  2.01

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[15][0]/CK (SDFFQX2M)         0.00      99.80 r
  library setup time                                     -0.36      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                       97.43


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U165/Y (NAND2X2M)                         0.23       1.59 f
  REGISTER_FILE/U360/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[2][0]/D (SDFFSQX2M)          0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[2][0]/CK (SDFFSQX2M)         0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.49


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U165/Y (NAND2X2M)                         0.23       1.59 f
  REGISTER_FILE/U361/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[2][7]/D (SDFFSQX2M)          0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[2][7]/CK (SDFFSQX2M)         0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.49


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U164/Y (NAND2X2M)                         0.23       1.59 f
  REGISTER_FILE/U359/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[3][5]/D (SDFFSQX2M)          0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[3][5]/CK (SDFFSQX2M)         0.00      99.80 r
  library setup time                                     -0.43      99.37
  data required time                                                99.37
  --------------------------------------------------------------------------
  data required time                                                99.37
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.49


  Startpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/Q (SDFFRQX2M)     0.49       0.49 f
  ASYN_FIFO/link_FIFO_Read/raddr[0] (FIFO_RD_test_1)      0.00       0.49 f
  ASYN_FIFO/link_Memory/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.49 f
  ASYN_FIFO/link_Memory/U143/Y (INVX4M)                   0.49       0.99 r
  ASYN_FIFO/link_Memory/U156/Y (MX4X1M)                   0.45       1.43 f
  ASYN_FIFO/link_Memory/U154/Y (MX2X2M)                   0.22       1.66 f
  ASYN_FIFO/link_Memory/rdata[7] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.66 f
  ASYN_FIFO/rdata[7] (ASYNC_FIFO_test_1)                  0.00       1.66 f
  UART/TX_IN_P[7] (UART_TOP_test_1)                       0.00       1.66 f
  UART/UART_Tx/P_DATA[7] (UART_TX_TOP_test_1)             0.00       1.66 f
  UART/UART_Tx/linkserializer/P_DATA[7] (serializer_test_1)
                                                          0.00       1.66 f
  UART/UART_Tx/linkserializer/U14/Y (OAI2BB2X1M)          0.23       1.88 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/D (SDFFRQX2M)
                                                          0.00       1.88 f
  data arrival time                                                  1.88

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.40      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                       97.51


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[11][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U168/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U334/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[11][7]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[11][7]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[11][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U168/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U333/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[11][6]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[11][6]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[11][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U168/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U332/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[11][5]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[11][5]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[11][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U168/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U331/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[11][4]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[11][4]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[11][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U168/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U330/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[11][3]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[11][3]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[11][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U168/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U329/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[11][2]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[11][2]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[11][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U168/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U328/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[11][1]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[11][1]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[11][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U168/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U327/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[11][0]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[11][0]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[10][7]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U169/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U342/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[10][7]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[10][7]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[10][6]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U169/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U341/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[10][6]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[10][6]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[10][5]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U169/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U340/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[10][5]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[10][5]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[10][4]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U169/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U339/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[10][4]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[10][4]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[10][3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U169/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U338/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[10][3]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[10][3]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[10][2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U169/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U337/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[10][2]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[10][2]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[10][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U169/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U336/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[10][1]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[10][1]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[10][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U169/Y (NAND2X2M)                         0.24       1.60 f
  REGISTER_FILE/U335/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[10][0]/D (SDFFRQX2M)         0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[10][0]/CK (SDFFRQX2M)        0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.52


  Startpoint: CONTROL_UNIT/Address_reg[1]
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: REGISTER_FILE/Reg_File_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/Address_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  CONTROL_UNIT/Address_reg[1]/Q (SDFFRQX2M)               0.37       0.37 r
  CONTROL_UNIT/Address[1] (SYS_CTRL_test_1)               0.00       0.37 r
  U6/Y (BUFX2M)                                           0.59       0.96 r
  REGISTER_FILE/Address[1] (Register_file_8_16_test_1)
                                                          0.00       0.96 r
  REGISTER_FILE/U232/Y (INVX2M)                           0.15       1.12 f
  REGISTER_FILE/U143/Y (NOR2X2M)                          0.24       1.36 r
  REGISTER_FILE/U165/Y (NAND2X2M)                         0.23       1.59 f
  REGISTER_FILE/U289/Y (OAI2BB2X1M)                       0.28       1.87 f
  REGISTER_FILE/Reg_File_reg[2][1]/D (SDFFRQX2M)          0.00       1.87 f
  data arrival time                                                  1.87

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER_FILE/Reg_File_reg[2][1]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.41      99.39
  data required time                                                99.39
  --------------------------------------------------------------------------
  data required time                                                99.39
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       97.53


1
