vendor_name = ModelSim
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/adder.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/main_controller.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/extensor_sinal.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Mem_Instr.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/ALU_decoder.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/alu_decoder_waveform.vwf
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mult4.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mult4_waveform.vwf
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/banco_reg.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/banco_waveform.vwf
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mux.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mux_wave.vwf
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mem_instr_wave.vwf
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/ALU.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/alu_wave.vwf
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Data_mem.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/data_mem_waveform.vwf
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_1.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_2.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_13.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_9.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/reg_5.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/Processador_Pipeline.bdf
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/extensor_wave.vwf
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/adder4.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/adder4_wave.vwf
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/mux5.vhd
source_file = 1, C:/Users/david/Desktop/UFMG/AOC/Trabalho_final/db/Processador_Pipeline.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Processador_Pipeline
instance = comp, \CLK~I , CLK, Processador_Pipeline, 1
