--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab_final.twx lab_final.ncd -o lab_final.twr lab_final.pcf
-ucf lab_final.ucf

Design file:              lab_final.ncd
Physical constraint file: lab_final.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock C_Shift
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AorD        |    3.227(R)|    0.126(R)|C_Shift_BUFGP     |   0.000|
IRorDR      |    2.941(R)|    0.105(R)|C_Shift_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock C_Write
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AorD        |    4.124(R)|   -0.480(R)|C_Write_BUFGP     |   0.000|
IRorDR      |    3.838(R)|   -0.512(R)|C_Write_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock C_WriteOne
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AorD        |    3.264(R)|   -0.527(R)|C_WriteOne_IBUF   |   0.000|
IRorDR      |    2.978(R)|   -0.298(R)|C_WriteOne_IBUF   |   0.000|
------------+------------+------------+------------------+--------+

Clock C_Write to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
NEG         |   31.160(R)|C_Write_BUFGP     |   0.000|
OFL         |   30.876(R)|C_Write_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CLK_1       |    9.072(R)|Clock_BUFGP       |   0.000|
CLK_LED     |    9.397(R)|Clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock EN_D_Memory to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
NEG         |   33.138(R)|XLXI_60/WCLK_DM   |   0.000|
OFL         |   32.854(R)|XLXI_60/WCLK_DM   |   0.000|
------------+------------+------------------+--------+

Clock EN_I_Memory to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
NEG         |   30.566(R)|XLXI_60/WCLK_IM   |   0.000|
OFL         |   30.282(R)|XLXI_60/WCLK_IM   |   0.000|
------------+------------+------------------+--------+

Clock RunMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
NEG         |   33.204(R)|XLXI_60/WCLK_DM   |   0.000|
            |   32.104(R)|XLXI_60/WCLK_IM   |   0.000|
OFL         |   32.920(R)|XLXI_60/WCLK_DM   |   0.000|
            |   31.820(R)|XLXI_60/WCLK_IM   |   0.000|
------------+------------+------------------+--------+

Clock btn_Memory to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
NEG         |   32.146(R)|XLXI_53/XLXN_18   |   0.000|
            |   32.351(R)|XLXI_60/WCLK_DM   |   0.000|
            |   29.899(R)|XLXI_60/WCLK_IM   |   0.000|
OFL         |   31.862(R)|XLXI_53/XLXN_18   |   0.000|
            |   32.067(R)|XLXI_60/WCLK_DM   |   0.000|
            |   29.615(R)|XLXI_60/WCLK_IM   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock C_Shift
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_WriteOne     |    2.656|         |         |         |
EN_D_Memory    |    2.845|    2.845|         |         |
EN_I_Memory    |    3.374|    3.374|         |         |
RunMode        |    3.361|    3.361|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C_Write
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Shift        |    2.270|         |         |         |
C_WriteOne     |    2.589|         |         |         |
EN_D_Memory    |    4.135|    4.135|         |         |
EN_I_Memory    |    4.664|    4.664|         |         |
RunMode        |    4.258|    4.258|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C_WriteOne
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   12.065|         |         |         |
C_WriteOne     |    2.214|         |         |         |
EN_D_Memory    |    4.141|    4.141|         |         |
EN_I_Memory    |   12.696|    4.670|         |         |
RunMode        |   12.696|   10.355|         |         |
SWITCH_SPeed   |    2.214|         |         |         |
btn_Memory     |   12.696|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |   12.908|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EN_D_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   10.807|         |         |         |
EN_D_Memory    |    4.666|    4.666|         |         |
RunMode        |    6.615|    6.615|         |         |
btn_Memory     |   10.204|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EN_I_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   12.065|         |         |         |
C_WriteOne     |    2.214|         |         |         |
EN_I_Memory    |   12.696|    4.569|         |         |
RunMode        |   12.696|   10.297|         |         |
SWITCH_SPeed   |    2.214|         |         |         |
btn_Memory     |   12.696|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RunMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   12.065|         |         |         |
C_WriteOne     |    2.214|         |         |         |
EN_D_Memory    |    4.613|    4.613|         |         |
EN_I_Memory    |   12.696|    3.338|         |         |
RunMode        |   12.696|    9.836|         |         |
SWITCH_SPeed   |    2.214|         |         |         |
btn_Memory     |   12.696|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SWITCH_SPeed
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   12.065|         |         |         |
C_WriteOne     |    2.214|         |         |         |
EN_I_Memory    |   12.696|         |         |         |
RunMode        |   12.696|    9.610|         |         |
SWITCH_SPeed   |    2.214|         |         |         |
btn_Memory     |   12.696|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn_Memory
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C_Write        |   11.571|         |         |         |
EN_D_Memory    |    5.295|    5.295|         |         |
EN_I_Memory    |   12.271|    5.102|         |         |
RunMode        |   12.271|   10.539|         |         |
btn_Memory     |   12.271|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+--------------------+---------+
Source Pad     |Destination Pad     |  Delay  |
---------------+--------------------+---------+
EN_D_Memory    |EnableDataLED       |    6.163|
EN_I_Memory    |EnableInstructionLED|    6.627|
RunMode        |CLK_LED             |    8.591|
RunMode        |NEG                 |   30.731|
RunMode        |OFL                 |   30.447|
RunMode        |RunModeLED          |    6.599|
RunMode        |sseg<0>             |   14.156|
RunMode        |sseg<1>             |   12.521|
RunMode        |sseg<2>             |   11.902|
RunMode        |sseg<3>             |   11.351|
RunMode        |sseg<4>             |   11.778|
RunMode        |sseg<5>             |   12.558|
RunMode        |sseg<6>             |   12.539|
SWITCH_SPeed   |CLK_1               |    7.785|
SWITCH_SPeed   |CLK_LED             |    7.589|
---------------+--------------------+---------+


Analysis completed Tue May 15 00:39:37 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



