Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/puftester/tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 3b4cb2963bd04272a241049259b388dd --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_top_puf_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_top_puf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.top_puf [top_puf_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_puf
Built simulation snapshot tb_top_puf_time_synth
