(window.webpackJsonp=window.webpackJsonp||[]).push([[114],{473:function(_,v,t){"use strict";t.r(v);var s=t(25),i=Object(s.a)({},(function(){var _=this,v=_.$createElement,t=_._self._c||v;return t("ContentSlotsDistributor",{attrs:{"slot-key":_.$parent.slotKey}},[t("h1",{attrs:{id:"第三章-系统总线"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#第三章-系统总线"}},[_._v("#")]),_._v(" 第三章:系统总线")]),_._v(" "),t("h2",{attrs:{id:"_3-1-总线的基本概念"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_3-1-总线的基本概念"}},[_._v("#")]),_._v(" 3.1 总线的基本概念")]),_._v(" "),t("p",[_._v("总线将计算机的五大部分连接起来了。")]),_._v(" "),t("p",[_._v("如果两两连接，不仅线组织起来复杂，修改也复杂。")]),_._v(" "),t("p",[_._v("总线连接各个部件的信息传输线，是各个部件共享的"),t("strong",[_._v("传输介质")]),_._v("。")]),_._v(" "),t("p",[_._v("总线分为"),t("strong",[_._v("串行")]),_._v("和"),t("strong",[_._v("并行")]),_._v("两种传输方式。")]),_._v(" "),t("ul",[t("li",[_._v("单总线结构。（优点缺点待补充！！！）")]),_._v(" "),t("li",[_._v("面向 CPU 的双总线结构。")]),_._v(" "),t("li",[_._v("以存储器位中心的双总线设计。")])]),_._v(" "),t("h2",{attrs:{id:"_3-2-总线的分类"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_3-2-总线的分类"}},[_._v("#")]),_._v(" 3.2 总线的分类")]),_._v(" "),t("ol",[t("li",[_._v("片内总线：芯片内部的总线。")]),_._v(" "),t("li",[_._v("系统总线：计算机各部件之间的信息传输。\n"),t("ol",[t("li",[_._v("数据总线：双向")]),_._v(" "),t("li",[_._v("地址总线：单向")]),_._v(" "),t("li",[_._v("控制总线：双向")])])])]),_._v(" "),t("h2",{attrs:{id:"_3-3-总线特性及性能指标"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_3-3-总线特性及性能指标"}},[_._v("#")]),_._v(" 3.3 总线特性及性能指标")]),_._v(" "),t("ol",[t("li",[t("p",[_._v("总线的物理实现")])]),_._v(" "),t("li",[t("p",[_._v("总线特性")]),_._v(" "),t("ol",[t("li",[_._v("机械特性：尺寸，形状，管脚数及排列顺序。")]),_._v(" "),t("li",[_._v("电气特性：传输方向和有效的电平范围。")]),_._v(" "),t("li",[_._v("功能特性：每根传输线的功能：地址，数据，控制。")]),_._v(" "),t("li",[_._v("时间特性：信号的时序关系。")])])]),_._v(" "),t("li",[t("p",[_._v("总线的性能指标")]),_._v(" "),t("ol",[t("li",[_._v("总线的宽度，数据线的根数")]),_._v(" "),t("li",[_._v("标准传输率，每秒传输的最大字节数（MBps）")]),_._v(" "),t("li",[_._v("时钟同步/异步，同步，异步")]),_._v(" "),t("li",[_._v("总线复用，地址线与数据线的复用")]),_._v(" "),t("li",[_._v("信号线数，地址线，数据线和控制线的总和")]),_._v(" "),t("li",[_._v("总线控制方式，突发，自动，仲裁，逻辑，计数。")]),_._v(" "),t("li",[_._v("其他指标，负载能力。")])])]),_._v(" "),t("li",[t("p",[_._v("总线的标准")])])]),_._v(" "),t("p",[_._v("总线是在不断的发展，在发展的过程中不断的形成了多种标准。")]),_._v(" "),t("p",[t("img",{attrs:{src:"https://cdn.jsdelivr.net/gh/weijiew/pic@master/images/20200821214544.png",alt:""}})]),_._v(" "),t("h2",{attrs:{id:"_3-4-总线结构"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_3-4-总线结构"}},[_._v("#")]),_._v(" 3.4 总线结构")]),_._v(" "),t("ol",[t("li",[_._v("单总线结构")])]),_._v(" "),t("p",[_._v("计算机的所有部分都和总线"),t("strong",[_._v("直接相连")]),_._v("，但是每一部分使用总线的频率各不相同导致总线成为了性能的"),t("strong",[_._v("瓶颈")]),_._v("。")]),_._v(" "),t("p",[t("img",{attrs:{src:"https://cdn.jsdelivr.net/gh/weijiew/pic@master/images/20200821214740.png",alt:""}})]),_._v(" "),t("ol",{attrs:{start:"2"}},[t("li",[_._v("多总线结构")])]),_._v(" "),t("p",[_._v("针对单总线的缺点，多总线结构出现了。")]),_._v(" "),t("p",[_._v("多总线结构又分多种，例如双总线结构：")]),_._v(" "),t("p",[t("img",{attrs:{src:"https://cdn.jsdelivr.net/gh/weijiew/pic@master/images/20200821215154.png",alt:""}})]),_._v(" "),t("p",[_._v("通道是由操作系统管理的一种特殊功能的处理器，由通道对 I/O 统一管理。")]),_._v(" "),t("p",[_._v("三总线结构：")]),_._v(" "),t("p",[t("img",{attrs:{src:"https://cdn.jsdelivr.net/gh/weijiew/pic@master/images/20200821215648.png",alt:""}})]),_._v(" "),t("p",[_._v("三总线结构的又一形式：")]),_._v(" "),t("p",[t("img",{attrs:{src:"https://cdn.jsdelivr.net/gh/weijiew/pic@master/images/20200821215708.png",alt:""}})]),_._v(" "),t("p",[_._v("四总线结构：（高速缓存的引入）")]),_._v(" "),t("p",[t("img",{attrs:{src:"https://cdn.jsdelivr.net/gh/weijiew/pic@master/images/20200821215809.png",alt:""}})]),_._v(" "),t("h2",{attrs:{id:"_3-5-总线控制"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#_3-5-总线控制"}},[_._v("#")]),_._v(" 3.5 总线控制")]),_._v(" "),t("ol",[t("li",[_._v("总线判优控制")])]),_._v(" "),t("ul",[t("li",[_._v("主设备 对总线有"),t("strong",[_._v("控制权")]),_._v("。")]),_._v(" "),t("li",[_._v("从设置 响应从主设备发来的总线命令。")]),_._v(" "),t("li",[_._v("总线判优控制：集中式，分布式。\n"),t("ul",[t("li",[_._v("集中式:链式查询，计数器定时查询，独立请求方式。")]),_._v(" "),t("li",[_._v("分布式。")])])])]),_._v(" "),t("h3",{attrs:{id:"链式查询"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#链式查询"}},[_._v("#")]),_._v(" 链式查询")]),_._v(" "),t("p",[t("img",{attrs:{src:"https://cdn.jsdelivr.net/gh/weijiew/pic@master/images/20200821220558.png",alt:""}})]),_._v(" "),t("h3",{attrs:{id:"计数器定时查询"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#计数器定时查询"}},[_._v("#")]),_._v(" 计数器定时查询")]),_._v(" "),t("p",[t("img",{attrs:{src:"https://cdn.jsdelivr.net/gh/weijiew/pic@master/images/20200821220906.png",alt:""}})]),_._v(" "),t("p",[_._v("总线控制部件里面有一个计数器，当某个设备向总线提出了 BR （总线请求）时。总线控制部件会逐个查询 I/O 接口，查询是谁发出的 BR 请求。")]),_._v(" "),t("p",[_._v("I/O 接口的顺序是固定了，优先级按顺序逐个递减。也可以通过软件的方式来设置优先级的顺序。")]),_._v(" "),t("p",[_._v("与链式查询相比，少了 BG ，但是多个设备地址线，设备地址线与设备地址的个数相关。")]),_._v(" "),t("h3",{attrs:{id:"独立请求方式"}},[t("a",{staticClass:"header-anchor",attrs:{href:"#独立请求方式"}},[_._v("#")]),_._v(" 独立请求方式")]),_._v(" "),t("p",[_._v("每个 I/O 接口都存在 BG 和 BR 。都可以独立的和总线控制部件相连。")]),_._v(" "),t("p",[_._v("优先级顺序按照排队器的设定来确定。")]),_._v(" "),t("p",[t("img",{attrs:{src:"https://cdn.jsdelivr.net/gh/weijiew/pic@master/images/20200821220836.png",alt:""}})]),_._v(" "),t("ol",{attrs:{start:"2"}},[t("li",[_._v("总线通信控制")])]),_._v(" "),t("ul",[t("li",[_._v("目的： 解决双方协调配合问题。")]),_._v(" "),t("li",[_._v("总线传输周期：\n"),t("ul",[t("li",[_._v("申请分配阶段")]),_._v(" "),t("li",[_._v("寻址阶段")]),_._v(" "),t("li",[_._v("传输阶段")]),_._v(" "),t("li",[_._v("结束阶段")])])])]),_._v(" "),t("ol",{attrs:{start:"3"}},[t("li",[_._v("总线通信的四种方式")])]),_._v(" "),t("ul",[t("li",[_._v("同步通信：由"),t("strong",[_._v("统一时标")]),_._v("控制数据传送。")]),_._v(" "),t("li",[_._v("异步通信：采用"),t("strong",[_._v("应答方式")]),_._v("，没有公共时钟标准。")]),_._v(" "),t("li",[_._v("半同步通信：同步异步相结合。不互锁，半互锁，全互锁。")]),_._v(" "),t("li",[_._v("分离式通信：充分挖掘系统总线每个瞬间的潜力。")])])])}),[],!1,null,null,null);v.default=i.exports}}]);