/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/glbl.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/adc_control.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/axi_fifo_spi.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/axi_master.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/axi_slave.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/axi_spi_if_top.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/axi_spi_test_transfer.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/clk_gen.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/counter.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/fifo.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/ip/blk_mem_gen_0/blk_mem_gen_v8_4_3/blk_mem_gen_v8_4.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/ip/blk_mem_gen_0/xil_defaultlib/blk_mem_gen_0.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/spi_master.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/spi_slave.v
/home/ICer/ic_prjs/axi_spi_if/sim_axi/vcs/srcs/utils.v
