# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
# File: C:\Users\kbelv\src\projects\clock\quartusII\binary_clock_pins.csv
# Generated on: Tue Jun 02 22:24:06 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
AMPM,Output,PIN_B12,7,B7_N0,PIN_B12,2.5 V,,,,,
clk_60_in,Input,PIN_D12,7,B7_N0,PIN_D12,2.5 V,,,,,
HALT,Input,PIN_T8,3,B3_N0,PIN_T8,2.5 V,,,,,
HR_KEY,Input,PIN_E1,1,B1_N0,PIN_E1,2.5 V,,,,,
hr_out[3],Output,PIN_D11,7,B7_N0,PIN_D11,2.5 V,,,,,
hr_out[2],Output,PIN_B11,7,B7_N0,PIN_B11,2.5 V,,,,,
hr_out[1],Output,PIN_E10,7,B7_N0,PIN_E10,2.5 V,,,,,
hr_out[0],Output,PIN_D9,7,B7_N0,PIN_D9,2.5 V,,,,,
INC_SW,Input,PIN_B9,7,B7_N0,PIN_B9,2.5 V,,,,,
MIN_KEY,Input,PIN_J15,5,B5_N0,PIN_J15,2.5 V,,,,,
min_out[5],Output,PIN_E9,7,B7_N0,PIN_E9,2.5 V,,,,,
min_out[4],Output,PIN_F8,8,B8_N0,PIN_F8,2.5 V,,,,,
min_out[3],Output,PIN_D8,8,B8_N0,PIN_D8,2.5 V,,,,,
min_out[2],Output,PIN_E6,8,B8_N0,PIN_E6,2.5 V,,,,,
min_out[1],Output,PIN_C6,8,B8_N0,PIN_C6,2.5 V,,,,,
min_out[0],Output,PIN_D6,8,B8_N0,PIN_D6,2.5 V,,,,,
ms_out[3],Output,PIN_C9,7,B7_N0,PIN_C9,2.5 V,,,,,
ms_out[2],Output,PIN_E11,7,B7_N0,PIN_E11,2.5 V,,,,,
ms_out[1],Output,PIN_C11,7,B7_N0,PIN_C11,2.5 V,,,,,
ms_out[0],Output,PIN_A12,7,B7_N0,PIN_A12,2.5 V,,,,,
RST,Input,PIN_M1,2,B2_N0,PIN_M1,2.5 V,,,,,
sec_out[5],Output,PIN_B7,8,B8_N0,PIN_B7,2.5 V,,,,,
sec_out[4],Output,PIN_A7,8,B8_N0,PIN_A7,2.5 V,,,,,
sec_out[3],Output,PIN_C8,8,B8_N0,PIN_C8,2.5 V,,,,,
sec_out[2],Output,PIN_E7,8,B8_N0,PIN_E7,2.5 V,,,,,
sec_out[1],Output,PIN_E8,8,B8_N0,PIN_E8,2.5 V,,,,,
sec_out[0],Output,PIN_F9,7,B7_N0,PIN_F9,2.5 V,,,,,
