.nh
.TH "QADD16 -- AArch32" "7" " "  "instruction" "general"
.SS QADD16
 Saturating Add 16

 Saturating Add 16 performs two 16-bit integer additions, saturates the results
 to the 16-bit signed integer range -215 <= x <= 215 - 1, and writes the results
 to the destination register.

 For more information about the constrained unpredictable behavior of this
 instruction, see Architectural Constraints on UNPREDICTABLE behaviors.


It has encodings from the following instruction sets:  A32 (A1) and  T32 (T1).

.SS A1 - A32
 
                                                                   
                                             10                    
                                           11 |                    
         28        23    20      16      12 | | 9 8 7   5 4       0
          |         |     |       |       | | | | | |   | |       |
  |. . . .|0 1 1 0 0|0 1 0|. . . .|. . . .|1|1|1|1|0|0 0|1|. . . .|
  |                 |     |       |               | |     |
  `-cond(!= 1111)   `-op1 `-Rn    `-Rd            | `-op2 `-Rm
                                                  `-B
  
  
 
.SS A1
 
 QADD16{<c>}{<q>} {<Rd>,} <Rn>, <Rm>
 
 d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
 if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
.SS T1 - T32
 
                                                                   
                                                                   
                                                                   
                   08    05      01      12       8 7 6 5 4       0
                    |     |       |       |       | | | | |       |
   1 1 1 1 1 0 1 0 1|0 0 1|. . . .|1 1 1 1|. . . .|0|0|0|1|. . . .|
                    |     |               |         | | | |
                    `-op1 `-Rn            `-Rd      | | | `-Rm
                                                    | | `-S
                                                    | `-H
                                                    `-U
  
  
 
.SS T1
 
 QADD16{<c>}{<q>} {<Rd>,} <Rn>, <Rm>
 
 d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);
 if d == 15 || n == 15 || m == 15 then UNPREDICTABLE; // Armv8-A removes UNPREDICTABLE for R13
 
 if ConditionPassed() then
     EncodingSpecificOperations();
     sum1 = SInt(R[n]<15:0>) + SInt(R[m]<15:0>);
     sum2 = SInt(R[n]<31:16>) + SInt(R[m]<31:16>);
     R[d]<15:0>  = SignedSat(sum1, 16);
     R[d]<31:16> = SignedSat(sum2, 16);
 

.SS Assembler Symbols

 <c>
  See Standard assembler syntax fields.

 <q>
  See Standard assembler syntax fields.

 <Rd>
  Encoded in Rd
  Is the general-purpose destination register, encoded in the "Rd" field.

 <Rn>
  Encoded in Rn
  Is the first general-purpose source register, encoded in the "Rn" field.

 <Rm>
  Encoded in Rm
  Is the second general-purpose source register, encoded in the "Rm" field.



.SS Operation

 if ConditionPassed() then
     EncodingSpecificOperations();
     sum1 = SInt(R[n]<15:0>) + SInt(R[m]<15:0>);
     sum2 = SInt(R[n]<31:16>) + SInt(R[m]<31:16>);
     R[d]<15:0>  = SignedSat(sum1, 16);
     R[d]<31:16> = SignedSat(sum2, 16);

