\hypertarget{struct_i_w_d_g___type_def}{}\doxysection{IWDG\+\_\+\+Type\+Def结构体 参考}
\label{struct_i_w_d_g___type_def}\index{IWDG\_TypeDef@{IWDG\_TypeDef}}


IWDG Register Structure Definition  




{\ttfamily \#include $<$reg\+\_\+iwdg.\+h$>$}

\doxysubsection*{Public 属性}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i_w_d_g___type_def_a8c023c4da0b4e63659de212c9637fe64}{KR}}
\begin{DoxyCompactList}\small\item\em Key Register offset\+: 0x00 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i_w_d_g___type_def_aaf308a8dc659da672cad626d2d5a24c0}{PR}}
\begin{DoxyCompactList}\small\item\em Prescaler Register offset\+: 0x04 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i_w_d_g___type_def_abe07b1ba40f4e8dbe4391e6520969b85}{RLR}}
\begin{DoxyCompactList}\small\item\em Reload Register offset\+: 0x08 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i_w_d_g___type_def_a402bd51c53d38e5215f0c323bfe644c6}{SR}}
\begin{DoxyCompactList}\small\item\em Status Register offset\+: 0x0C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i_w_d_g___type_def_afb1f700c973c8436cc07c680c50d4327}{CR}}
\begin{DoxyCompactList}\small\item\em Control Register offset\+: 0x10 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i_w_d_g___type_def_a5602d815c45b41e0352f3415be84cd02}{IGEN}}
\begin{DoxyCompactList}\small\item\em Interrupt Generator Register offset\+: 0x14 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i_w_d_g___type_def_a614adad2a41c180459d47fac75730c40}{CNT}}
\begin{DoxyCompactList}\small\item\em Interrupt Generator count Register offset\+: 0x18 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_i_w_d_g___type_def_a1bc2b71a8f97a9e33689e5d79ed525e9}{PS}}
\begin{DoxyCompactList}\small\item\em Prescaler count Register offset\+: 0x1C \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
IWDG Register Structure Definition 

在文件 \mbox{\hyperlink{reg__iwdg_8h_source}{reg\+\_\+iwdg.\+h}} 第 \mbox{\hyperlink{reg__iwdg_8h_source_l00047}{47}} 行定义.



\doxysubsection{类成员变量说明}
\mbox{\Hypertarget{struct_i_w_d_g___type_def_a614adad2a41c180459d47fac75730c40}\label{struct_i_w_d_g___type_def_a614adad2a41c180459d47fac75730c40}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!CNT@{CNT}}
\index{CNT@{CNT}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNT}{CNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} IWDG\+\_\+\+Type\+Def\+::\+CNT}



Interrupt Generator count Register offset\+: 0x18 



在文件 \mbox{\hyperlink{reg__iwdg_8h_source}{reg\+\_\+iwdg.\+h}} 第 \mbox{\hyperlink{reg__iwdg_8h_source_l00054}{54}} 行定义.

\mbox{\Hypertarget{struct_i_w_d_g___type_def_afb1f700c973c8436cc07c680c50d4327}\label{struct_i_w_d_g___type_def_afb1f700c973c8436cc07c680c50d4327}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!CR@{CR}}
\index{CR@{CR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} IWDG\+\_\+\+Type\+Def\+::\+CR}



Control Register offset\+: 0x10 



在文件 \mbox{\hyperlink{reg__iwdg_8h_source}{reg\+\_\+iwdg.\+h}} 第 \mbox{\hyperlink{reg__iwdg_8h_source_l00052}{52}} 行定义.

\mbox{\Hypertarget{struct_i_w_d_g___type_def_a5602d815c45b41e0352f3415be84cd02}\label{struct_i_w_d_g___type_def_a5602d815c45b41e0352f3415be84cd02}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!IGEN@{IGEN}}
\index{IGEN@{IGEN}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IGEN}{IGEN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} IWDG\+\_\+\+Type\+Def\+::\+IGEN}



Interrupt Generator Register offset\+: 0x14 



在文件 \mbox{\hyperlink{reg__iwdg_8h_source}{reg\+\_\+iwdg.\+h}} 第 \mbox{\hyperlink{reg__iwdg_8h_source_l00053}{53}} 行定义.

\mbox{\Hypertarget{struct_i_w_d_g___type_def_a8c023c4da0b4e63659de212c9637fe64}\label{struct_i_w_d_g___type_def_a8c023c4da0b4e63659de212c9637fe64}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!KR@{KR}}
\index{KR@{KR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KR}{KR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} IWDG\+\_\+\+Type\+Def\+::\+KR}



Key Register offset\+: 0x00 



在文件 \mbox{\hyperlink{reg__iwdg_8h_source}{reg\+\_\+iwdg.\+h}} 第 \mbox{\hyperlink{reg__iwdg_8h_source_l00048}{48}} 行定义.

\mbox{\Hypertarget{struct_i_w_d_g___type_def_aaf308a8dc659da672cad626d2d5a24c0}\label{struct_i_w_d_g___type_def_aaf308a8dc659da672cad626d2d5a24c0}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!PR@{PR}}
\index{PR@{PR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR}{PR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} IWDG\+\_\+\+Type\+Def\+::\+PR}



Prescaler Register offset\+: 0x04 



在文件 \mbox{\hyperlink{reg__iwdg_8h_source}{reg\+\_\+iwdg.\+h}} 第 \mbox{\hyperlink{reg__iwdg_8h_source_l00049}{49}} 行定义.

\mbox{\Hypertarget{struct_i_w_d_g___type_def_a1bc2b71a8f97a9e33689e5d79ed525e9}\label{struct_i_w_d_g___type_def_a1bc2b71a8f97a9e33689e5d79ed525e9}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!PS@{PS}}
\index{PS@{PS}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PS}{PS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} IWDG\+\_\+\+Type\+Def\+::\+PS}



Prescaler count Register offset\+: 0x1C 



在文件 \mbox{\hyperlink{reg__iwdg_8h_source}{reg\+\_\+iwdg.\+h}} 第 \mbox{\hyperlink{reg__iwdg_8h_source_l00055}{55}} 行定义.

\mbox{\Hypertarget{struct_i_w_d_g___type_def_abe07b1ba40f4e8dbe4391e6520969b85}\label{struct_i_w_d_g___type_def_abe07b1ba40f4e8dbe4391e6520969b85}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!RLR@{RLR}}
\index{RLR@{RLR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RLR}{RLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} IWDG\+\_\+\+Type\+Def\+::\+RLR}



Reload Register offset\+: 0x08 



在文件 \mbox{\hyperlink{reg__iwdg_8h_source}{reg\+\_\+iwdg.\+h}} 第 \mbox{\hyperlink{reg__iwdg_8h_source_l00050}{50}} 行定义.

\mbox{\Hypertarget{struct_i_w_d_g___type_def_a402bd51c53d38e5215f0c323bfe644c6}\label{struct_i_w_d_g___type_def_a402bd51c53d38e5215f0c323bfe644c6}} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!SR@{SR}}
\index{SR@{SR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} IWDG\+\_\+\+Type\+Def\+::\+SR}



Status Register offset\+: 0x0C 



在文件 \mbox{\hyperlink{reg__iwdg_8h_source}{reg\+\_\+iwdg.\+h}} 第 \mbox{\hyperlink{reg__iwdg_8h_source_l00051}{51}} 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/\mbox{\hyperlink{reg__iwdg_8h}{reg\+\_\+iwdg.\+h}}\end{DoxyCompactItemize}
