
---------- Begin Simulation Statistics ----------
final_tick                               270776427409000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45937                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804440                       # Number of bytes of host memory used
host_op_rate                                    76713                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   217.69                       # Real time elapsed on the host
host_tick_rate                               42020342                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009147                       # Number of seconds simulated
sim_ticks                                  9147355250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       164295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        331234                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1235075                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60661                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1266818                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       952348                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1235075                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       282727                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1334595                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           33760                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12683                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6151711                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4092069                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60729                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1374411                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2199662                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17953322                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.930169                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.294185                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14470826     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       946289      5.27%     85.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       119526      0.67%     86.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       190079      1.06%     87.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       479883      2.67%     90.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       254169      1.42%     91.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68588      0.38%     92.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49551      0.28%     92.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1374411      7.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17953322                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.829468                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.829468                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14420120                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19635856                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1013064                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1894559                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60926                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        875986                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3010762                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10894                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              287501                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   608                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1334595                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1501307                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16653413                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12436                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12410612                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1890                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121852                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.072950                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1548365                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       986108                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.678372                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18264656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.138511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.558424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14722651     80.61%     80.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           311202      1.70%     82.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           190358      1.04%     83.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           215766      1.18%     84.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           336537      1.84%     86.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           277453      1.52%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           430837      2.36%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           101964      0.56%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1677888      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18264656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16020651                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9302747                       # number of floating regfile writes
system.switch_cpus.idleCycles                   30034                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67970                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1088267                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.991077                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3335229                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             287491                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7616914                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3065947                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4807                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       320848                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18897058                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3047738                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       109004                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18131439                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          78689                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        773366                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60926                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        900820                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        21943                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        32775                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          248                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       414836                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        62326                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          219                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19926                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        48044                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23645601                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17895415                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589739                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13944736                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.978175                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17920901                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15388098                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7185575                       # number of integer regfile writes
system.switch_cpus.ipc                       0.546607                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.546607                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35739      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7997115     43.84%     44.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           31      0.00%     44.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            79      0.00%     44.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       899011      4.93%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1537242      8.43%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41289      0.23%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394971      7.65%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20123      0.11%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1499001      8.22%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436120      7.87%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1075570      5.90%     87.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       227233      1.25%     88.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2012764     11.03%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64147      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18240449                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9749684                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19317601                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9415183                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10141836                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              313852                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017206                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          103707     33.04%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          52212     16.64%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71459     22.77%     72.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19588      6.24%     78.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4164      1.33%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          22029      7.02%     87.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4301      1.37%     88.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        36331     11.58%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           61      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8768878                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35778223                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8480232                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10952734                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18897055                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18240449                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2197298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        36424                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      3321841                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18264656                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.998675                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.869186                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12636484     69.19%     69.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1443271      7.90%     77.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1070590      5.86%     82.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       877350      4.80%     87.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       772968      4.23%     91.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       523321      2.87%     94.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       451823      2.47%     97.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       306259      1.68%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182590      1.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18264656                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.997035                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1501569                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   298                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        42582                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16888                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3065947                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       320848                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5604570                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18294690                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11539492                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1522802                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1367219                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         467802                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        137975                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46957571                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19347714                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22318154                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2359979                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         684154                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60926                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2937039                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3191057                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16838368                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     16998575                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4553571                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35478201                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38110612                       # The number of ROB writes
system.switch_cpus.timesIdled                     390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       111459                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368422                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         111459                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             155246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16540                       # Transaction distribution
system.membus.trans_dist::CleanEvict           147755                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11692                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11692                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        155247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       498172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       498172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 498172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11742592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11742592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11742592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            166939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  166939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              166939                       # Request fanout histogram
system.membus.reqLayer2.occupancy           431323500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          891978000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9147355250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        37582                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          172                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          325591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12329                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           465                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172076                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553291                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13148544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13189312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          179793                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1058560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           364663                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.305649                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.460683                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 253204     69.44%     69.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 111459     30.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             364663                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          205422500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276601999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            694500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           16                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        17915                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17931                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           16                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        17915                       # number of overall hits
system.l2.overall_hits::total                   17931                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          447                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       166487                       # number of demand (read+write) misses
system.l2.demand_misses::total                 166939                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          447                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       166487                       # number of overall misses
system.l2.overall_misses::total                166939                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     39768000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13699429000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13739197000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     39768000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13699429000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13739197000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184402                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184870                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184402                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184870                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.965443                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.902848                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.903008                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.965443                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.902848                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.903008                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88966.442953                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82285.277529                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82300.702652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88966.442953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82285.277529                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82300.702652                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16540                       # number of writebacks
system.l2.writebacks::total                     16540                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       166487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            166934                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       166487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           166934                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     35298000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12034569000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12069867000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     35298000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12034569000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12069867000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.965443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.902848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.902980                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.965443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.902848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.902980                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78966.442953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72285.337594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72303.227623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78966.442953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72285.337594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72303.227623                       # average overall mshr miss latency
system.l2.replacements                         179793                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        21042                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21042                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        21042                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21042                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          172                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              172                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          172                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          172                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        95962                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         95962                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          637                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   637                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        11691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11692                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    942208000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     942208000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.948329                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80592.592593                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80585.699624                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    825298000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    825298000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.948329                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948252                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70592.592593                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70592.592593                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          447                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     39768000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39768000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.965443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.965591                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88966.442953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88570.155902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          447                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          447                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     35298000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35298000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.965443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.961290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78966.442953                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78966.442953                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       154796                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          154798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12757221000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12757221000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.899590                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.899591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82413.117910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82412.053127                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       154796                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       154796                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11209271000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11209271000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.899590                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.899579                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72413.182511                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72413.182511                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2033.526779                       # Cycle average of tags in use
system.l2.tags.total_refs                      269119                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    179793                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.496827                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     149.077474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.013637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.020506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.700284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1881.714877                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.072792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.918806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992933                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1145                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    918685                       # Number of tag accesses
system.l2.tags.data_accesses                   918685                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        28608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10655168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10684096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        28608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1058560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1058560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       166487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              166939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16540                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16540                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             20990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3127461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1164835923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1167998368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3127461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3141454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115723067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115723067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115723067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            20990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3127461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1164835923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1283721434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    166218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000348310250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1017                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1017                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              341174                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15510                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      166934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16540                       # Number of write requests accepted
system.mem_ctrls.readBursts                    166934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16540                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    269                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              676                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2063703000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  833325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5188671750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12382.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31132.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   128115                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12239                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                166934                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16540                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   98216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.774954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.214231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.700651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18465     43.12%     43.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9578     22.37%     65.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4199      9.81%     75.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2535      5.92%     81.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1421      3.32%     84.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1158      2.70%     87.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          960      2.24%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          628      1.47%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3874      9.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42818                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     163.088496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.929074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    292.859517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           836     82.20%     82.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           88      8.65%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           47      4.62%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           23      2.26%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           10      0.98%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            8      0.79%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.10%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.29%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1017                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.235988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.219183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.779513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              917     90.17%     90.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      1.38%     91.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               46      4.52%     96.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      3.15%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.39%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.29%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1017                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10666560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1056768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10683776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1058560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1166.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1167.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9147234500                       # Total gap between requests
system.mem_ctrls.avgGap                      49855.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        28608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10637952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1056768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3127461.350098981056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1162953849.420027732849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115527162.892246916890                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       166487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16540                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     16856250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5171815500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 218393978750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37709.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31064.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13203989.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            134053500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             71247330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           545931540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           36884520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     721587360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3986235720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        155488800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5651428770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.821066                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    368732000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    305240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8473373000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            171702720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             91246980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           644056560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           49308120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     721587360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3988036920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        154209600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5820148260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.265686                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    362383750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    305240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8479721250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9147345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1500666                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1500673                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1500666                       # number of overall hits
system.cpu.icache.overall_hits::total         1500673                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          641                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            643                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          641                       # number of overall misses
system.cpu.icache.overall_misses::total           643                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     51554500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51554500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     51554500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51554500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1501307                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1501316                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1501307                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1501316                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000427                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000428                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000427                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000428                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80428.237129                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80178.071540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80428.237129                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80178.071540                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   108.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          172                       # number of writebacks
system.cpu.icache.writebacks::total               172                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          178                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          463                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          463                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     40635500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40635500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     40635500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40635500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000308                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000308                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000308                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000308                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87765.658747                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87765.658747                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87765.658747                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87765.658747                       # average overall mshr miss latency
system.cpu.icache.replacements                    172                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1500666                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1500673                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          641                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           643                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     51554500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51554500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1501307                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1501316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000427                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000428                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80428.237129                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80178.071540                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     40635500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40635500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000308                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87765.658747                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87765.658747                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              415013                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               172                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2412.866279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000040                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008959                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.572266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3003097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3003097                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2459317                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2459320                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2459317                       # number of overall hits
system.cpu.dcache.overall_hits::total         2459320                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       769492                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         769495                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       769492                       # number of overall misses
system.cpu.dcache.overall_misses::total        769495                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52546043893                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52546043893                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52546043893                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52546043893                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3228809                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3228815                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3228809                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3228815                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.238321                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.238321                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.238321                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.238321                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68286.666909                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68286.400682                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68286.666909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68286.400682                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       959603                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             23067                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.600685                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21042                       # number of writebacks
system.cpu.dcache.writebacks::total             21042                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       585088                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       585088                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       585088                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       585088                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184404                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14177456394                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14177456394                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14177456394                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14177456394                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057112                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057112                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 76882.586029                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76882.586029                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 76882.586029                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76882.586029                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183380                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2213169                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2213172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       757116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        757118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  51563786000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51563786000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2970285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2970290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254897                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254897                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68105.529404                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68105.349496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       585040                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       585040                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172076                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172076                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13209749000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13209749000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057932                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057932                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 76766.946001                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76766.946001                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246148                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12377                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    982257893                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    982257893                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047872                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 79367.961619                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79361.549083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    967707394                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    967707394                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 78496.706197                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78496.706197                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270776427409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.034470                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2564388                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183380                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.984011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.034467                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6642034                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6642034                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270803877082000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61426                       # Simulator instruction rate (inst/s)
host_mem_usage                                 814912                       # Number of bytes of host memory used
host_op_rate                                   102889                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   651.19                       # Real time elapsed on the host
host_tick_rate                               42153120                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027450                       # Number of seconds simulated
sim_ticks                                 27449673000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       501075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1002323                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3799486                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       198303                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3910213                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2909201                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3799486                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       890285                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4150607                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118233                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        48290                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18611606                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12735559                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       198386                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4188102                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7461065                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     53718589                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.936369                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.308430                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     43339984     80.68%     80.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2714398      5.05%     85.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       438054      0.82%     86.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       630463      1.17%     87.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1303583      2.43%     90.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       698893      1.30%     91.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       230881      0.43%     91.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       174231      0.32%     92.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4188102      7.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     53718589                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.829978                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.829978                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      42677254                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60252460                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3310364                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6081126                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         201844                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2497772                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9262718                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35193                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1180746                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1835                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4150607                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4813434                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              49571470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         41706                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37942063                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          570                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          403688                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.075604                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4994293                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3027434                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.691120                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     54768360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.168587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.581888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         43894714     80.15%     80.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           872608      1.59%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           606677      1.11%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           679376      1.24%     84.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           990746      1.81%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           965629      1.76%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1332719      2.43%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           317061      0.58%     90.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5108830      9.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     54768360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46287465                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27196218                       # number of floating regfile writes
system.switch_cpus.idleCycles                  130986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       221940                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3326986                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.008627                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10631886                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1180692                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22594366                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9453162                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          169                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19718                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1314811                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57814008                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9451194                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       361504                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55372971                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         237540                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2052004                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         201844                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2430833                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        75535                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       125316                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          746                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          754                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          165                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1405221                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       323781                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          754                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        68488                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153452                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70569298                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54547736                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594661                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41964827                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.993595                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54660208                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48778118                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22740363                       # number of integer regfile writes
system.switch_cpus.ipc                       0.546455                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.546455                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       144051      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24946015     44.76%     45.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          223      0.00%     45.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           342      0.00%     45.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2829807      5.08%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4384570      7.87%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127949      0.23%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085555      7.33%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52376      0.09%     65.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4233996      7.60%     73.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8487      0.02%     73.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4148640      7.44%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3527310      6.33%     87.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       845980      1.52%     88.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6046754     10.85%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351247      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55734476                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28760235                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56924794                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27697021                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30027495                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1010107                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018124                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          301897     29.89%     29.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         165749     16.41%     46.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     46.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       227885     22.56%     69.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        63845      6.32%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11850      1.17%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          83556      8.27%     84.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         21384      2.12%     86.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       128606     12.73%     99.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3414      0.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27840297                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    110448711                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26850715                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35300829                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57813479                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55734476                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          529                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7513585                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       126087                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          484                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10559176                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     54768360                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.017640                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.893446                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     37717464     68.87%     68.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4366958      7.97%     76.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3177240      5.80%     82.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2632883      4.81%     87.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2336136      4.27%     91.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1625359      2.97%     94.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1364906      2.49%     97.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       925698      1.69%     98.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       621716      1.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     54768360                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.015212                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4813526                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   118                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       157475                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        65683                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9453162                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1314811                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17638322                       # number of misc regfile reads
system.switch_cpus.numCycles                 54899346                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        34555020                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4281336                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4338690                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1428267                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        421256                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143378831                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59287394                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68301168                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7378682                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1796757                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         201844                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8292024                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10683423                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48687430                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     54056963                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2100                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           68                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13119127                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           68                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            107255823                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116574307                       # The number of ROB writes
system.switch_cpus.timesIdled                    1952                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       332105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1145760                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         332106                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27449673000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             470531                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48039                       # Transaction distribution
system.membus.trans_dist::CleanEvict           453035                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30719                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30719                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        470530                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1503573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1503573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1503573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35154496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35154496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35154496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            501249                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  501249    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              501249                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1298485000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2681316750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27449673000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27449673000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27449673000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27449673000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            539014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       111023                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2957                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1004013                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33949                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3123                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535890                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1709520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1718723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       389120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40500736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40889856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          545196                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3074496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1118159                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.297013                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.456945                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 786052     70.30%     70.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 332106     29.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1118159                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          638821000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         854760499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4684999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27449673000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1317                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        70397                       # number of demand (read+write) hits
system.l2.demand_hits::total                    71714                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1317                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        70397                       # number of overall hits
system.l2.overall_hits::total                   71714                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1806                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       499443                       # number of demand (read+write) misses
system.l2.demand_misses::total                 501249                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1806                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       499443                       # number of overall misses
system.l2.overall_misses::total                501249                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    158663000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  41412120000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      41570783000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    158663000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  41412120000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     41570783000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3123                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       569840                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572963                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3123                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       569840                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572963                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.578290                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.876462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.874837                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.578290                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.876462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.874837                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87853.266888                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82916.609103                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82934.395879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87853.266888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82916.609103                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82934.395879                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48039                       # number of writebacks
system.l2.writebacks::total                     48039                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       499443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            501249                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       499443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           501249                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    140603000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  36417680000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36558283000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    140603000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  36417680000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36558283000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.578290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.876462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.874837                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.578290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.876462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.874837                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77853.266888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72916.589080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72934.375929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77853.266888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72916.589080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72934.375929                       # average overall mshr miss latency
system.l2.replacements                         545196                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62984                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62984                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62984                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62984                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2957                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2957                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2957                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2957                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       287984                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        287984                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3231                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3231                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        30719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30719                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2513816000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2513816000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33950                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33950                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.904831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.904831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81832.611739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81832.611739                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        30719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2206626000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2206626000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.904831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.904831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71832.611739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71832.611739                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    158663000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    158663000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.578290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.578290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87853.266888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87853.266888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1806                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    140603000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    140603000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.578290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.578290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77853.266888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77853.266888                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        67166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             67166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       468724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          468724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  38898304000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  38898304000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       535890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.874665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.874665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82987.651582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82987.651582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       468724                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       468724                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  34211054000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34211054000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.874665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.874665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72987.630247                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72987.630247                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27449673000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      861116                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    547244                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.573550                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     153.007363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.941833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1890.050804                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.074711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.922876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          944                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2836714                       # Number of tag accesses
system.l2.tags.data_accesses                  2836714                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27449673000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       115584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     31964352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32079936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       115584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3074496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3074496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       499443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              501249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48039                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48039                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4210761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1164471140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1168681900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4210761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4210761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112004832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112004832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112004832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4210761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1164471140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1280686732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     48025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    498730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000605399750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2961                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2961                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1019511                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              45140                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      501249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48039                       # Number of write requests accepted
system.mem_ctrls.readBursts                    501249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48039                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    713                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2025                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6496233250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2502680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15881283250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12978.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31728.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   377389                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34281                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                501249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48039                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  288987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  158779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       136897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.451142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.289719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.218253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        60535     44.22%     44.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31235     22.82%     67.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13816     10.09%     77.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8445      6.17%     83.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4652      3.40%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3541      2.59%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2709      1.98%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1809      1.32%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10155      7.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       136897                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     168.899358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.565633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    287.177198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1816     61.33%     61.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          295      9.96%     71.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          196      6.62%     77.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          122      4.12%     82.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           71      2.40%     84.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           61      2.06%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           61      2.06%     88.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           43      1.45%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           29      0.98%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           31      1.05%     92.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           34      1.15%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           45      1.52%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           17      0.57%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           16      0.54%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           17      0.57%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           21      0.71%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           14      0.47%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            8      0.27%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            5      0.17%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            7      0.24%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           21      0.71%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            5      0.17%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            8      0.27%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            3      0.10%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            2      0.07%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855           13      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2961                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.221547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.206886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.725656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2665     90.00%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      1.69%     91.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              159      5.37%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               71      2.40%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.37%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2961                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32034304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   45632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3074048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                32079936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3074496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1167.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1168.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27449654000                       # Total gap between requests
system.mem_ctrls.avgGap                      49973.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       115584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     31918720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3074048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4210760.543486255221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1162808751.856534004211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111988510.755665466189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       499443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        48039                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     66169750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15815113500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 671227804250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36638.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31665.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13972559.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            432726840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            229992180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1654994880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          112209120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2167220640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12021712680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        417126720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17035983060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.626084                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    979396500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    916760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25553516500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            544724880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            289531935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1918832160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          138517920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2167220640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12014793450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        422953440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17496574425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.405569                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    987641750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    916760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25545271250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    36597018000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270803877082000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6310302                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6310309                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6310302                       # number of overall hits
system.cpu.icache.overall_hits::total         6310309                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4439                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4441                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4439                       # number of overall misses
system.cpu.icache.overall_misses::total          4441                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    269087000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    269087000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    269087000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    269087000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314741                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314750                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314741                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314750                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000703                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000703                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000703                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000703                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 60618.833071                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60591.533438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 60618.833071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60591.533438                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          905                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.416667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3129                       # number of writebacks
system.cpu.icache.writebacks::total              3129                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          853                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          853                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          853                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          853                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3586                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3586                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3586                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3586                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    217911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    217911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    217911500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    217911500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000568                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000568                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000568                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000568                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 60767.289459                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60767.289459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 60767.289459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60767.289459                       # average overall mshr miss latency
system.cpu.icache.replacements                   3129                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6310302                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6310309                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4439                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4441                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    269087000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    269087000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314741                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314750                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000703                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000703                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 60618.833071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60591.533438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          853                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          853                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    217911500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    217911500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000568                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000568                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 60767.289459                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60767.289459                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270803877082000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.050174                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6313897                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3588                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1759.726031                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000111                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.050063                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          328                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12633088                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12633088                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270803877082000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270803877082000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270803877082000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270803877082000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270803877082000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270803877082000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270803877082000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10250764                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10250767                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10266836                       # number of overall hits
system.cpu.dcache.overall_hits::total        10266839                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3061906                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3061909                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3062232                       # number of overall misses
system.cpu.dcache.overall_misses::total       3062235                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 209332296286                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 209332296286                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 209332296286                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 209332296286                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13312670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13312676                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13329068                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13329074                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.229999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.230000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.229741                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229741                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68366.663211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68366.596227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68359.385013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68359.318043                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4106560                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            102838                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.932321                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        84026                       # number of writebacks
system.cpu.dcache.writebacks::total             84026                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2307821                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2307821                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2307821                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2307821                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       754085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754085                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754242                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  57226636791                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57226636791                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  57235322791                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57235322791                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056644                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056644                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056586                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056586                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75888.841166                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75888.841166                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75884.560646                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75884.560646                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753220                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9047711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9047714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3015366                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3015368                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 205705903000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 205705903000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12063077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12063082                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.249967                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.249967                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68219.215511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68219.170264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2307554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2307554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707812                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707812                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  53659427000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  53659427000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75810.281544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75810.281544                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46540                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46541                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3626393286                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3626393286                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77919.924495                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77918.250274                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46273                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3567209791                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3567209791                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77090.523437                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77090.523437                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16072                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16072                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          326                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          326                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16398                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16398                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.019880                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.019880                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      8686000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8686000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009574                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009574                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 55324.840764                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55324.840764                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270803877082000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.138262                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11021083                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754244                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.612092                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.138260                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000135                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000135                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27412392                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27412392                       # Number of data accesses

---------- End Simulation Statistics   ----------
