/* Router NI definitions */
#define NI_R0_BASEADDR	XPAR_NETWORK_INTERFACE_0_S00_AXI_BASEADDR
#define NI_R1_BASEADDR	XPAR_NETWORK_INTERFACE_1_S00_AXI_BASEADDR
#define NI_R2_BASEADDR	XPAR_NETWORK_INTERFACE_2_S00_AXI_BASEADDR
#define NI_R3_BASEADDR	XPAR_NETWORK_INTERFACE_3_S00_AXI_BASEADDR

/* NI register offset definitions */
#define NI_INPUT_REG_OFFSET		NETWORK_INTERFACE_S00_AXI_SLV_REG1_OFFSET
#define NI_RTS_REG_OFFSET		NETWORK_INTERFACE_S00_AXI_SLV_REG2_OFFSET
#define NI_OUTPUT_REG_OFFSET	NETWORK_INTERFACE_S00_AXI_SLV_REG0_OFFSET

#define NI_RTS_SET		1
#define NI_RTS_RESET	0

/* Header flit data offsets */
#define SRC_ADDR_OFFSET 		8
#define DST_ADDR_OFFSET			12
#define PACKET_LENGTH_OFFSET	16

/* Flit offsets */
#define PAYLOAD_OFFSET			1
#define FLIT_TYPE_OFFSET		29

/* Flit type definitions */
#define FLIT_TYPE_HEADER	0b001
#define FLIT_TYPE_BODY		0b010
#define FLIT_TYPE_TAIL		0b100

/* Masks for decoding flits */
#define FLIT_CONTENT_MASK		0b11111111111111111111111111111110
#define FLIT_PARITY_BIT_MASK	0b00000000000000000000000000000001
#define FLIT_TYPE_MASK			0b11100000000000000000000000000000
#define FLIT_PAYLOAD_MASK		0b00011111111111111111111111111110

/* Flit receiving errors */
#define FLIT_OK				0
#define FLIT_INVALID_PARITY	1
#define FLIT_INVALID_TYPE	2

/* Masks for decoding the header */
#define FLIT_ID_MASK		0b0000000000000000000011111111
#define FLIT_SCR_ADDR_MASK	0b0000000000000000111100000000
#define FLIT_DST_ADDR_MASK	0b0000000000001111000000000000
#define FLIT_LENGHT_MASK	0b1111111111110000000000000000

/* Header decoding errors */
#define HEADER_OK					0
#define HEADER_INVALID_ID			1
#define HEADER_INVALID_SRC_ADDR		2
#define HEADER_INVALID_DST_ADDR		3
#define HEADER_SRC_ADDR_IS_DST_ADDR	4
#define HEADER_INVALID_LENGTH		5

#define SIZEOF_PACKET_ID		8
