read -sv run_verilog_mid/adder_32b_9_100_df8315da7ac2144f2c1acdf17fd0d78a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_100_df8315da7ac2144f2c1acdf17fd0d78a_yosys.v
