// Seed: 575544368
module module_0;
  tri1 id_1 = 1;
  parameter id_2 = 1;
  parameter id_3 = 1;
  tri1 id_4 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  module_0 modCall_1 ();
  inout wire _id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  output logic [7:0] id_1;
  assign id_2[1-1 : id_4] = id_4;
  assign id_1[id_4] = -1;
  integer id_6[id_4 : -1];
  wire id_7;
  ;
  logic [-1 : 1] id_8 = id_3;
endmodule
