// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// VCS coverage exclude_file
module mem_64x2(
  input  [5:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [1:0] R0_data,
  input  [5:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:63];
  reg       _R0_en_d0;
  reg [5:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 2'bx;
endmodule

module SDPReadWriteSmem(
  input        clock,
               reset,
  input  [5:0] io_rd_addr,
  output [1:0] io_data_out,
  input  [5:0] io_wr_addr,
  input        io_wr_en,
  input  [1:0] io_data_in
);

  wire [1:0] _mem_ext_R0_data;
  reg        hazard_reg;
  reg  [1:0] din_buff;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff <= 2'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff <= io_data_in;
    end
  end // always @(posedge)
  mem_64x2 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = hazard_reg ? din_buff : _mem_ext_R0_data;
endmodule

// VCS coverage exclude_file
module mem_64x278(
  input  [5:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [277:0] R0_data,
  input  [5:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [277:0] W0_data
);

  reg [277:0] Memory[0:63];
  reg         _R0_en_d0;
  reg [5:0]   _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 278'bx;
endmodule

module icache_ReadWriteSmem(
  input          clock,
                 io_wr_en,
  input  [5:0]   io_addr,
  input  [20:0]  io_data_in_tag,
  input  [255:0] io_data_in_data,
  output         io_data_out_valid,
  output [20:0]  io_data_out_tag,
  output [255:0] io_data_out_data
);

  wire [277:0] _mem_ext_R0_data;
  mem_64x278 mem_ext (
    .R0_addr (io_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data ({io_data_in_data, io_data_in_tag, 1'h1})
  );
  assign io_data_out_valid = _mem_ext_R0_data[0];
  assign io_data_out_tag = _mem_ext_R0_data[21:1];
  assign io_data_out_data = _mem_ext_R0_data[277:22];
endmodule

module instruction_validator(
  input  [1:0] io_instruction_index,
  output [3:0] io_instruction_output
);

  wire [3:0][3:0] _GEN = '{4'h1, 4'h3, 4'h7, 4'hF};
  assign io_instruction_output = _GEN[io_instruction_index];
endmodule

module instruction_cache(
  input          clock,
                 reset,
  output         io_cpu_addr_ready,
  input          io_cpu_addr_valid,
  input  [31:0]  io_cpu_addr_bits,
  output         io_DRAM_resp_ready,
  input          io_DRAM_resp_valid,
  input  [255:0] io_DRAM_resp_bits_data,
  input          io_cache_data_ready,
  output         io_cache_data_valid,
  output [31:0]  io_cache_data_bits_fetch_PC,
  output         io_cache_data_bits_valid_bits_0,
                 io_cache_data_bits_valid_bits_1,
                 io_cache_data_bits_valid_bits_2,
                 io_cache_data_bits_valid_bits_3,
  output [31:0]  io_cache_data_bits_instructions_0_instruction,
                 io_cache_data_bits_instructions_1_instruction,
                 io_cache_data_bits_instructions_2_instruction,
                 io_cache_data_bits_instructions_3_instruction,
  input          io_DRAM_request_ready,
  output         io_DRAM_request_valid,
  output [31:0]  io_DRAM_request_bits_addr,
                 io_DRAM_request_bits_wr_data
);

  wire             miss;
  wire             hit;
  wire [1:0]       hit_oh;
  wire [3:0]       _validator_io_instruction_output;
  wire             _data_memory_1_io_data_out_valid;
  wire [20:0]      _data_memory_1_io_data_out_tag;
  wire [255:0]     _data_memory_1_io_data_out_data;
  wire             _data_memory_0_io_data_out_valid;
  wire [20:0]      _data_memory_0_io_data_out_tag;
  wire [255:0]     _data_memory_0_io_data_out_data;
  wire [1:0]       _LRU_memory_io_data_out;
  reg  [1:0]       cache_state;
  reg  [31:0]      fetch_PC_buf;
  reg  [31:0]      replay_address;
  reg              request_valid;
  reg  [31:0]      request_addr;
  reg              resp_ready;
  reg              cache_valid;
  wire             io_cache_data_valid_0 = cache_valid | hit;
  reg  [31:0]      request_addr_REG;
  wire [31:0]      current_address =
    (|cache_state) | miss ? replay_address : io_cpu_addr_bits;
  wire [20:0]      current_packet_tag = current_address[31:11];
  wire [5:0]       current_packet_set = current_address[10:5];
  wire             current_packet_fetch_packet = current_address[4];
  wire [2:0]       current_packet_instruction_offset = current_address[4:2];
  reg  [5:0]       LRU_memory_io_wr_addr_REG;
  wire [1:0]       allocate_way =
    _LRU_memory_io_data_out[1] ? {1'h0, ~(_LRU_memory_io_data_out[0])} : 2'h2;
  wire             _data_memory_1_io_wr_en_T_2 = cache_state == 2'h1;
  reg  [20:0]      hit_oh_vec_0_REG;
  wire             hit_oh_vec_0 =
    _data_memory_0_io_data_out_tag == hit_oh_vec_0_REG & _data_memory_0_io_data_out_valid;
  reg  [20:0]      hit_oh_vec_1_REG;
  wire             hit_oh_vec_1 =
    _data_memory_1_io_data_out_tag == hit_oh_vec_1_REG & _data_memory_1_io_data_out_valid;
  assign hit_oh = {hit_oh_vec_1, hit_oh_vec_0};
  wire             replay_valid = cache_state == 2'h2;
  reg              hit_REG;
  reg              hit_REG_2;
  assign hit = (|hit_oh) & (hit_REG | replay_valid) & ~hit_REG_2;
  reg              miss_REG;
  reg              miss_REG_2;
  assign miss = ~(|hit_oh) & (miss_REG | replay_valid) & ~miss_REG_2;
  wire [255:0]     hit_instruction_data =
    hit_oh_vec_1
      ? _data_memory_1_io_data_out_data
      : hit_oh_vec_0 ? _data_memory_0_io_data_out_data : 256'h0;
  reg              io_cache_data_bits_instructions_0_instruction_REG;
  wire [7:0][31:0] _GEN =
    {{hit_instruction_data[255:224]},
     {hit_instruction_data[223:192]},
     {hit_instruction_data[191:160]},
     {hit_instruction_data[159:128]},
     {hit_instruction_data[127:96]},
     {hit_instruction_data[95:64]},
     {hit_instruction_data[63:32]},
     {hit_instruction_data[31:0]}};
  reg              io_cache_data_bits_instructions_1_instruction_REG;
  reg              io_cache_data_bits_instructions_2_instruction_REG;
  reg              io_cache_data_bits_instructions_3_instruction_REG;
  always @(posedge clock) begin
    if (reset) begin
      cache_state <= 2'h0;
      fetch_PC_buf <= 32'h0;
      replay_address <= 32'h0;
      request_valid <= 1'h0;
      request_addr <= 32'h0;
      resp_ready <= 1'h0;
      cache_valid <= 1'h0;
    end
    else begin
      if (|cache_state) begin
        automatic logic _GEN_0 = cache_state == 2'h1;
        automatic logic _GEN_1 = _GEN_0 & io_DRAM_request_ready & request_valid;
        automatic logic _GEN_2;
        _GEN_2 = io_DRAM_resp_valid & resp_ready;
        if (_GEN_0) begin
          if (_GEN_2)
            cache_state <= 2'h2;
          cache_valid <= _GEN_2 | cache_valid;
        end
        else begin
          automatic logic _GEN_3 =
            cache_state == 2'h2 & io_cache_data_valid_0 & io_cache_data_ready;
          if (_GEN_3)
            cache_state <= 2'h0;
          cache_valid <= ~_GEN_3 & cache_valid;
        end
        request_valid <= ~_GEN_1 & request_valid;
        if (_GEN_1)
          request_addr <= 32'h0;
        resp_ready <= ~(_GEN_0 & _GEN_2) & resp_ready;
      end
      else begin
        if (miss) begin
          cache_state <= 2'h1;
          request_addr <= request_addr_REG & 32'hFFFFFFE0;
        end
        request_valid <= miss | request_valid;
        resp_ready <= miss | resp_ready;
      end
      if ((|cache_state) | miss) begin
      end
      else begin
        fetch_PC_buf <= io_cpu_addr_bits;
        replay_address <= io_cpu_addr_bits;
      end
    end
    request_addr_REG <= io_cpu_addr_bits;
    LRU_memory_io_wr_addr_REG <= current_packet_set;
    hit_oh_vec_0_REG <= current_packet_tag;
    hit_oh_vec_1_REG <= current_packet_tag;
    hit_REG <= io_cpu_addr_valid & ~(|cache_state);
    hit_REG_2 <= reset;
    miss_REG <= io_cpu_addr_valid;
    miss_REG_2 <= reset;
    io_cache_data_bits_instructions_0_instruction_REG <= current_packet_fetch_packet;
    io_cache_data_bits_instructions_1_instruction_REG <= current_packet_fetch_packet;
    io_cache_data_bits_instructions_2_instruction_REG <= current_packet_fetch_packet;
    io_cache_data_bits_instructions_3_instruction_REG <= current_packet_fetch_packet;
  end // always @(posedge)
  SDPReadWriteSmem LRU_memory (
    .clock       (clock),
    .reset       (reset),
    .io_rd_addr  (current_packet_set),
    .io_data_out (_LRU_memory_io_data_out),
    .io_wr_addr  (LRU_memory_io_wr_addr_REG),
    .io_wr_en    (hit),
    .io_data_in
      ({2{(_LRU_memory_io_data_out | hit_oh) != 2'h3}} & _LRU_memory_io_data_out | hit_oh)
  );
  icache_ReadWriteSmem data_memory_0 (
    .clock             (clock),
    .io_wr_en
      (io_DRAM_resp_valid & allocate_way[0] & _data_memory_1_io_wr_en_T_2),
    .io_addr           (current_packet_set),
    .io_data_in_tag    (replay_address[31:11]),
    .io_data_in_data   (io_DRAM_resp_bits_data),
    .io_data_out_valid (_data_memory_0_io_data_out_valid),
    .io_data_out_tag   (_data_memory_0_io_data_out_tag),
    .io_data_out_data  (_data_memory_0_io_data_out_data)
  );
  icache_ReadWriteSmem data_memory_1 (
    .clock             (clock),
    .io_wr_en
      (io_DRAM_resp_valid & allocate_way[1] & _data_memory_1_io_wr_en_T_2),
    .io_addr           (current_packet_set),
    .io_data_in_tag    (replay_address[31:11]),
    .io_data_in_data   (io_DRAM_resp_bits_data),
    .io_data_out_valid (_data_memory_1_io_data_out_valid),
    .io_data_out_tag   (_data_memory_1_io_data_out_tag),
    .io_data_out_data  (_data_memory_1_io_data_out_data)
  );
  instruction_validator validator (
    .io_instruction_index  (current_packet_instruction_offset[1:0]),
    .io_instruction_output (_validator_io_instruction_output)
  );
  assign io_cpu_addr_ready = ~(|cache_state) & ~miss;
  assign io_DRAM_resp_ready = resp_ready;
  assign io_cache_data_valid = io_cache_data_valid_0;
  assign io_cache_data_bits_fetch_PC = fetch_PC_buf;
  assign io_cache_data_bits_valid_bits_0 =
    _validator_io_instruction_output[3] & io_cache_data_valid_0;
  assign io_cache_data_bits_valid_bits_1 =
    _validator_io_instruction_output[2] & io_cache_data_valid_0;
  assign io_cache_data_bits_valid_bits_2 =
    _validator_io_instruction_output[1] & io_cache_data_valid_0;
  assign io_cache_data_bits_valid_bits_3 =
    _validator_io_instruction_output[0] & io_cache_data_valid_0;
  assign io_cache_data_bits_instructions_0_instruction =
    _GEN[{io_cache_data_bits_instructions_0_instruction_REG, 2'h0}];
  assign io_cache_data_bits_instructions_1_instruction =
    _GEN[{io_cache_data_bits_instructions_1_instruction_REG, 2'h0} + 3'h1];
  assign io_cache_data_bits_instructions_2_instruction =
    _GEN[{io_cache_data_bits_instructions_2_instruction_REG, 2'h0} + 3'h2];
  assign io_cache_data_bits_instructions_3_instruction =
    _GEN[{io_cache_data_bits_instructions_3_instruction_REG, 2'h0} + 3'h3];
  assign io_DRAM_request_valid = request_valid;
  assign io_DRAM_request_bits_addr = request_addr;
  assign io_DRAM_request_bits_wr_data = 32'h0;
endmodule

// VCS coverage exclude_file
module mem_65536x2(
  input  [15:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [1:0]  R0_data,
  input  [15:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [1:0]  R1_data,
  input  [15:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [1:0]  W0_data
);

  reg [1:0]  Memory[0:65535];
  reg        _R0_en_d0;
  reg [15:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [15:0] _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 2'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 2'bx;
endmodule

module PHT_memory(
  input         clock,
  input  [15:0] io_addrA,
  output [15:0] io_readDataA,
  input  [15:0] io_addrB,
  output [15:0] io_readDataB,
  input  [15:0] io_addrC,
  input  [1:0]  io_writeDataC,
  input         io_writeEnableC
);

  wire [1:0] _mem_ext_R0_data;
  wire [1:0] _mem_ext_R1_data;
  mem_65536x2 mem_ext (
    .R0_addr (io_addrB),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .R1_addr (io_addrA),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_mem_ext_R1_data),
    .W0_addr (io_addrC),
    .W0_en   (io_writeEnableC),
    .W0_clk  (clock),
    .W0_data (io_writeDataC)
  );
  assign io_readDataA = {14'h0, _mem_ext_R1_data};
  assign io_readDataB = {14'h0, _mem_ext_R0_data};
endmodule

module gshare(
  input         clock,
  input  [15:0] io_predict_GHR,
  input  [31:0] io_predict_PC,
  input         io_predict_valid,
  output        io_T_NT,
                io_valid,
  input         io_commit_valid,
  input  [31:0] io_commit_fetch_PC,
  input         io_commit_T_NT,
  input  [15:0] io_commit_GHR
);

  wire [15:0] _PHT_io_readDataA;
  wire [15:0] _PHT_io_readDataB;
  wire [15:0] hashed_predict_addr = io_predict_PC[15:0] ^ io_predict_GHR;
  wire [15:0] hashed_commit_addr = io_commit_fetch_PC[15:0] ^ io_commit_GHR;
  reg         io_valid_REG;
  reg  [15:0] PHT_io_addrC_REG;
  reg         PHT_io_writeEnableC_REG;
  reg         REG;
  always @(posedge clock) begin
    io_valid_REG <= io_predict_valid;
    PHT_io_addrC_REG <= hashed_commit_addr;
    PHT_io_writeEnableC_REG <= io_commit_valid;
    REG <= io_commit_T_NT;
  end // always @(posedge)
  PHT_memory PHT (
    .clock           (clock),
    .io_addrA        (hashed_predict_addr),
    .io_readDataA    (_PHT_io_readDataA),
    .io_addrB        (hashed_commit_addr),
    .io_readDataB    (_PHT_io_readDataB),
    .io_addrC        (PHT_io_addrC_REG),
    .io_writeDataC
      (REG
         ? (_PHT_io_readDataB[1:0] != 2'h3
              ? _PHT_io_readDataB[1:0] + 2'h1
              : _PHT_io_readDataB[1:0])
         : (|(_PHT_io_readDataB[1:0]))
             ? _PHT_io_readDataB[1:0] - 2'h1
             : _PHT_io_readDataB[1:0]),
    .io_writeEnableC (PHT_io_writeEnableC_REG)
  );
  assign io_T_NT = _PHT_io_readDataA[1];
  assign io_valid = io_valid_REG;
endmodule

// VCS coverage exclude_file
module mem_4096x56(
  input  [11:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [55:0] R0_data,
  input  [11:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [55:0] W0_data
);

  reg [55:0] Memory[0:4095];
  reg        _R0_en_d0;
  reg [11:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 56'bx;
endmodule

module hash_BTB_mem(
  input         clock,
                reset,
  input  [11:0] io_rd_addr,
  output        io_data_out_BTB_valid,
  output [17:0] io_data_out_BTB_tag,
  output [31:0] io_data_out_BTB_target,
  output [2:0]  io_data_out_BTB_br_type,
  input  [11:0] io_wr_addr,
  input         io_wr_en,
  input  [17:0] io_data_in_BTB_tag,
  input  [31:0] io_data_in_BTB_target,
  input  [2:0]  io_data_in_BTB_br_type
);

  wire [55:0] _mem_ext_R0_data;
  reg         hazard_reg;
  reg         din_buff_BTB_valid;
  reg  [17:0] din_buff_BTB_tag;
  reg  [31:0] din_buff_BTB_target;
  reg  [2:0]  din_buff_BTB_br_type;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff_BTB_valid <= 1'h0;
      din_buff_BTB_tag <= 18'h0;
      din_buff_BTB_target <= 32'h0;
      din_buff_BTB_br_type <= 3'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff_BTB_valid <= 1'h1;
      din_buff_BTB_tag <= io_data_in_BTB_tag;
      din_buff_BTB_target <= io_data_in_BTB_target;
      din_buff_BTB_br_type <= io_data_in_BTB_br_type;
    end
  end // always @(posedge)
  mem_4096x56 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data
      ({2'h0, io_data_in_BTB_br_type, io_data_in_BTB_target, io_data_in_BTB_tag, 1'h1})
  );
  assign io_data_out_BTB_valid = hazard_reg ? din_buff_BTB_valid : _mem_ext_R0_data[0];
  assign io_data_out_BTB_tag = hazard_reg ? din_buff_BTB_tag : _mem_ext_R0_data[18:1];
  assign io_data_out_BTB_target =
    hazard_reg ? din_buff_BTB_target : _mem_ext_R0_data[50:19];
  assign io_data_out_BTB_br_type =
    hazard_reg ? din_buff_BTB_br_type : _mem_ext_R0_data[53:51];
endmodule

module hash_BTB(
  input         clock,
                reset,
  input  [31:0] io_predict_PC,
  input         io_predict_valid,
  output        io_BTB_hit,
                io_BTB_output_BTB_valid,
  output [31:0] io_BTB_output_BTB_target,
  output [2:0]  io_BTB_output_BTB_br_type,
  input         io_commit_valid,
  input  [31:0] io_commit_fetch_PC,
  input  [2:0]  io_commit_br_type,
  input  [31:0] io_commit_expected_PC
);

  wire        _BTB_memory_io_data_out_BTB_valid;
  wire [17:0] _BTB_memory_io_data_out_BTB_tag;
  reg  [15:0] io_BTB_hit_REG;
  reg         io_BTB_output_BTB_valid_REG;
  always @(posedge clock) begin
    io_BTB_hit_REG <= io_predict_PC[31:16];
    io_BTB_output_BTB_valid_REG <= io_predict_valid;
  end // always @(posedge)
  hash_BTB_mem BTB_memory (
    .clock                   (clock),
    .reset                   (reset),
    .io_rd_addr              (io_predict_PC[15:4]),
    .io_data_out_BTB_valid   (_BTB_memory_io_data_out_BTB_valid),
    .io_data_out_BTB_tag     (_BTB_memory_io_data_out_BTB_tag),
    .io_data_out_BTB_target  (io_BTB_output_BTB_target),
    .io_data_out_BTB_br_type (io_BTB_output_BTB_br_type),
    .io_wr_addr              (io_commit_fetch_PC[15:4]),
    .io_wr_en                (io_commit_valid),
    .io_data_in_BTB_tag      ({2'h0, io_commit_fetch_PC[31:16]}),
    .io_data_in_BTB_target   (io_commit_expected_PC),
    .io_data_in_BTB_br_type  (io_commit_br_type)
  );
  assign io_BTB_hit =
    {2'h0, io_BTB_hit_REG} == _BTB_memory_io_data_out_BTB_tag
    & _BTB_memory_io_data_out_BTB_valid;
  assign io_BTB_output_BTB_valid = io_BTB_output_BTB_valid_REG;
endmodule

// VCS coverage exclude_file
module mem_128x39(
  input  [6:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [38:0] R0_data,
  input  [6:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [38:0] W0_data
);

  reg [38:0] Memory[0:127];
  reg        _R0_en_d0;
  reg [6:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 39'bx;
endmodule

module SDPReadWriteSmem_1(
  input         clock,
                reset,
  input  [6:0]  io_rd_addr,
  output [38:0] io_data_out,
  input  [6:0]  io_wr_addr,
  input         io_wr_en,
  input  [38:0] io_data_in
);

  wire [38:0] _mem_ext_R0_data;
  reg         hazard_reg;
  reg  [38:0] din_buff;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff <= 39'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff <= io_data_in;
    end
  end // always @(posedge)
  mem_128x39 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = hazard_reg ? din_buff : _mem_ext_R0_data;
endmodule

module RAS(
  input         clock,
                reset,
  input  [31:0] io_wr_addr,
  input         io_wr_valid,
                io_rd_valid,
  input  [6:0]  io_revert_NEXT,
                io_revert_TOS,
  input         io_revert_valid,
  output [31:0] io_ret_addr,
  output [6:0]  io_NEXT,
                io_TOS
);

  wire [6:0]  NOS;
  wire [38:0] _RAS_memory_io_data_out;
  reg  [6:0]  NEXT;
  reg  [6:0]  TOS;
  assign NOS = _RAS_memory_io_data_out[38:32];
  always @(posedge clock) begin
    if (reset) begin
      NEXT <= 7'h0;
      TOS <= 7'h0;
    end
    else if (io_revert_valid) begin
      NEXT <= io_revert_NEXT;
      TOS <= io_revert_TOS;
    end
    else if (io_wr_valid) begin
      NEXT <= NEXT + 7'h1;
      TOS <= NEXT;
    end
    else if (io_rd_valid)
      TOS <= NOS;
  end // always @(posedge)
  SDPReadWriteSmem_1 RAS_memory (
    .clock       (clock),
    .reset       (reset),
    .io_rd_addr
      (io_wr_valid ? NEXT : io_rd_valid ? NOS : io_revert_valid ? io_revert_TOS : TOS),
    .io_data_out (_RAS_memory_io_data_out),
    .io_wr_addr  (NEXT),
    .io_wr_en    (io_wr_valid),
    .io_data_in  ({TOS, io_wr_addr})
  );
  assign io_ret_addr = _RAS_memory_io_data_out[31:0];
  assign io_NEXT = NEXT;
  assign io_TOS = TOS;
endmodule

module BP(
  input         clock,
                reset,
                io_predict_valid,
  input  [31:0] io_predict_bits,
  input         io_commit_valid,
  input  [31:0] io_commit_fetch_PC,
  input         io_commit_T_NT,
  input  [2:0]  io_commit_br_type,
  input         io_commit_is_misprediction,
  input  [31:0] io_commit_expected_PC,
  input  [15:0] io_commit_GHR,
  input  [6:0]  io_commit_TOS,
                io_commit_NEXT,
  input  [31:0] io_RAS_update_call_addr,
  input         io_RAS_update_call,
                io_RAS_update_ret,
  output [6:0]  io_RAS_read_NEXT,
                io_RAS_read_TOS,
  output [31:0] io_RAS_read_ret_addr,
  input  [15:0] io_GHR,
  output        io_prediction_valid,
                io_prediction_bits_hit,
  output [31:0] io_prediction_bits_target,
  output [2:0]  io_prediction_bits_br_type,
  output [15:0] io_prediction_bits_GHR,
  output        io_prediction_bits_T_NT
);

  wire _BTB_io_BTB_output_BTB_valid;
  wire _gshare_io_valid;
  gshare gshare (
    .clock              (clock),
    .io_predict_GHR     (io_GHR),
    .io_predict_PC      (io_predict_bits),
    .io_predict_valid   (io_predict_valid),
    .io_T_NT            (io_prediction_bits_T_NT),
    .io_valid           (_gshare_io_valid),
    .io_commit_valid    ((|io_commit_br_type) & io_commit_valid),
    .io_commit_fetch_PC (io_commit_fetch_PC),
    .io_commit_T_NT     (io_commit_T_NT),
    .io_commit_GHR      (io_commit_GHR)
  );
  hash_BTB BTB (
    .clock                     (clock),
    .reset                     (reset),
    .io_predict_PC             (io_predict_bits),
    .io_predict_valid          (io_predict_valid),
    .io_BTB_hit                (io_prediction_bits_hit),
    .io_BTB_output_BTB_valid   (_BTB_io_BTB_output_BTB_valid),
    .io_BTB_output_BTB_target  (io_prediction_bits_target),
    .io_BTB_output_BTB_br_type (io_prediction_bits_br_type),
    .io_commit_valid           (io_commit_T_NT & io_commit_valid),
    .io_commit_fetch_PC        (io_commit_fetch_PC),
    .io_commit_br_type         (io_commit_br_type),
    .io_commit_expected_PC     (io_commit_expected_PC)
  );
  RAS RAS (
    .clock           (clock),
    .reset           (reset),
    .io_wr_addr      (io_RAS_update_call_addr),
    .io_wr_valid     (io_RAS_update_call & ~io_commit_is_misprediction),
    .io_rd_valid     (io_RAS_update_ret & ~io_commit_is_misprediction),
    .io_revert_NEXT  (io_commit_NEXT),
    .io_revert_TOS   (io_commit_TOS),
    .io_revert_valid (io_commit_is_misprediction),
    .io_ret_addr     (io_RAS_read_ret_addr),
    .io_NEXT         (io_RAS_read_NEXT),
    .io_TOS          (io_RAS_read_TOS)
  );
  assign io_prediction_valid = _BTB_io_BTB_output_BTB_valid & _gshare_io_valid;
  assign io_prediction_bits_GHR = io_GHR;
endmodule

module branch_decoder(
  input         clock,
                reset,
  input  [31:0] io_fetch_PC,
                io_instruction,
  input         io_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input         io_prediction_bits_T_NT,
  input  [31:0] io_RAS_read_ret_addr,
  output        io_T_NT,
  output [2:0]  io_metadata_br_type,
  output [31:0] io_metadata_Imm,
                io_metadata_instruction_PC,
                io_metadata_RAS,
                io_metadata_BTB_target
);

  wire        BR = io_instruction[6:2] == 5'h18;
  wire        JALR = io_instruction[6:2] == 5'h19;
  wire        JAL = io_instruction[6:2] == 5'h1B;
  wire [31:0] imm =
    io_instruction[6:0] == 7'h63
      ? {19'h0,
         io_instruction[31],
         io_instruction[7],
         io_instruction[30:25],
         io_instruction[11:8],
         1'h0}
      : io_instruction[6:0] == 7'h6F
          ? {11'h0,
             io_instruction[31],
             io_instruction[19:12],
             io_instruction[20],
             io_instruction[30:21],
             1'h0}
          : io_instruction[6:0] == 7'h13 | io_instruction[6:0] == 7'h3
            | io_instruction[6:0] == 7'h67
              ? {20'h0, io_instruction[31:20]}
              : io_instruction[6:0] == 7'h23
                  ? {20'h0, io_instruction[31:25], io_instruction[11:7]}
                  : io_instruction[6:0] == 7'h17 | io_instruction[6:0] == 7'h37
                      ? {io_instruction[31:12], 12'h0}
                      : 32'h0;
  wire        _RET_T_2 = io_instruction[19:15] == 5'h1;
  wire        CALL = JALR & io_instruction[11:7] == 5'h1 & _RET_T_2;
  wire        RET = JALR & io_instruction[11:7] == 5'h0 & _RET_T_2 & imm == 32'h0;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset & CALL & RET) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: Cant have call and ret both be valid\n    at branch_decoder.scala:78 assert(!(CALL && RET), \"Cant have call and ret both be valid\")\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_T_NT =
    JAL
      ? io_valid
      : JALR
          ? io_valid & (RET | io_prediction_bits_hit)
          : BR & io_valid & io_prediction_bits_T_NT;
  assign io_metadata_br_type =
    CALL ? 3'h5 : RET ? 3'h4 : JAL ? 3'h2 : JALR ? 3'h3 : {2'h0, BR};
  assign io_metadata_Imm = imm;
  assign io_metadata_instruction_PC = io_fetch_PC;
  assign io_metadata_RAS = io_RAS_read_ret_addr;
  assign io_metadata_BTB_target = io_prediction_bits_target;
endmodule

module branch_decoder_1(
  input         clock,
                reset,
  input  [31:0] io_fetch_PC,
                io_instruction,
  input         io_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input         io_prediction_bits_T_NT,
  input  [31:0] io_RAS_read_ret_addr,
  output        io_T_NT,
  output [2:0]  io_metadata_br_type,
  output [31:0] io_metadata_Imm,
                io_metadata_instruction_PC,
                io_metadata_RAS,
                io_metadata_BTB_target
);

  wire        BR = io_instruction[6:2] == 5'h18;
  wire        JALR = io_instruction[6:2] == 5'h19;
  wire        JAL = io_instruction[6:2] == 5'h1B;
  wire [31:0] imm =
    io_instruction[6:0] == 7'h63
      ? {19'h0,
         io_instruction[31],
         io_instruction[7],
         io_instruction[30:25],
         io_instruction[11:8],
         1'h0}
      : io_instruction[6:0] == 7'h6F
          ? {11'h0,
             io_instruction[31],
             io_instruction[19:12],
             io_instruction[20],
             io_instruction[30:21],
             1'h0}
          : io_instruction[6:0] == 7'h13 | io_instruction[6:0] == 7'h3
            | io_instruction[6:0] == 7'h67
              ? {20'h0, io_instruction[31:20]}
              : io_instruction[6:0] == 7'h23
                  ? {20'h0, io_instruction[31:25], io_instruction[11:7]}
                  : io_instruction[6:0] == 7'h17 | io_instruction[6:0] == 7'h37
                      ? {io_instruction[31:12], 12'h0}
                      : 32'h0;
  wire        _RET_T_2 = io_instruction[19:15] == 5'h1;
  wire        CALL = JALR & io_instruction[11:7] == 5'h1 & _RET_T_2;
  wire        RET = JALR & io_instruction[11:7] == 5'h0 & _RET_T_2 & imm == 32'h0;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset & CALL & RET) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: Cant have call and ret both be valid\n    at branch_decoder.scala:78 assert(!(CALL && RET), \"Cant have call and ret both be valid\")\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_T_NT =
    JAL
      ? io_valid
      : JALR
          ? io_valid & (RET | io_prediction_bits_hit)
          : BR & io_valid & io_prediction_bits_T_NT;
  assign io_metadata_br_type =
    CALL ? 3'h5 : RET ? 3'h4 : JAL ? 3'h2 : JALR ? 3'h3 : {2'h0, BR};
  assign io_metadata_Imm = imm;
  assign io_metadata_instruction_PC = io_fetch_PC + 32'h4;
  assign io_metadata_RAS = io_RAS_read_ret_addr;
  assign io_metadata_BTB_target = io_prediction_bits_target;
endmodule

module branch_decoder_2(
  input         clock,
                reset,
  input  [31:0] io_fetch_PC,
                io_instruction,
  input         io_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input         io_prediction_bits_T_NT,
  input  [31:0] io_RAS_read_ret_addr,
  output        io_T_NT,
  output [2:0]  io_metadata_br_type,
  output [31:0] io_metadata_Imm,
                io_metadata_instruction_PC,
                io_metadata_RAS,
                io_metadata_BTB_target
);

  wire        BR = io_instruction[6:2] == 5'h18;
  wire        JALR = io_instruction[6:2] == 5'h19;
  wire        JAL = io_instruction[6:2] == 5'h1B;
  wire [31:0] imm =
    io_instruction[6:0] == 7'h63
      ? {19'h0,
         io_instruction[31],
         io_instruction[7],
         io_instruction[30:25],
         io_instruction[11:8],
         1'h0}
      : io_instruction[6:0] == 7'h6F
          ? {11'h0,
             io_instruction[31],
             io_instruction[19:12],
             io_instruction[20],
             io_instruction[30:21],
             1'h0}
          : io_instruction[6:0] == 7'h13 | io_instruction[6:0] == 7'h3
            | io_instruction[6:0] == 7'h67
              ? {20'h0, io_instruction[31:20]}
              : io_instruction[6:0] == 7'h23
                  ? {20'h0, io_instruction[31:25], io_instruction[11:7]}
                  : io_instruction[6:0] == 7'h17 | io_instruction[6:0] == 7'h37
                      ? {io_instruction[31:12], 12'h0}
                      : 32'h0;
  wire        _RET_T_2 = io_instruction[19:15] == 5'h1;
  wire        CALL = JALR & io_instruction[11:7] == 5'h1 & _RET_T_2;
  wire        RET = JALR & io_instruction[11:7] == 5'h0 & _RET_T_2 & imm == 32'h0;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset & CALL & RET) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: Cant have call and ret both be valid\n    at branch_decoder.scala:78 assert(!(CALL && RET), \"Cant have call and ret both be valid\")\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_T_NT =
    JAL
      ? io_valid
      : JALR
          ? io_valid & (RET | io_prediction_bits_hit)
          : BR & io_valid & io_prediction_bits_T_NT;
  assign io_metadata_br_type =
    CALL ? 3'h5 : RET ? 3'h4 : JAL ? 3'h2 : JALR ? 3'h3 : {2'h0, BR};
  assign io_metadata_Imm = imm;
  assign io_metadata_instruction_PC = io_fetch_PC + 32'h8;
  assign io_metadata_RAS = io_RAS_read_ret_addr;
  assign io_metadata_BTB_target = io_prediction_bits_target;
endmodule

module branch_decoder_3(
  input         clock,
                reset,
  input  [31:0] io_fetch_PC,
                io_instruction,
  input         io_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input         io_prediction_bits_T_NT,
  input  [31:0] io_RAS_read_ret_addr,
  output        io_T_NT,
  output [2:0]  io_metadata_br_type,
  output [31:0] io_metadata_Imm,
                io_metadata_instruction_PC,
                io_metadata_RAS,
                io_metadata_BTB_target
);

  wire        BR = io_instruction[6:2] == 5'h18;
  wire        JALR = io_instruction[6:2] == 5'h19;
  wire        JAL = io_instruction[6:2] == 5'h1B;
  wire [31:0] imm =
    io_instruction[6:0] == 7'h63
      ? {19'h0,
         io_instruction[31],
         io_instruction[7],
         io_instruction[30:25],
         io_instruction[11:8],
         1'h0}
      : io_instruction[6:0] == 7'h6F
          ? {11'h0,
             io_instruction[31],
             io_instruction[19:12],
             io_instruction[20],
             io_instruction[30:21],
             1'h0}
          : io_instruction[6:0] == 7'h13 | io_instruction[6:0] == 7'h3
            | io_instruction[6:0] == 7'h67
              ? {20'h0, io_instruction[31:20]}
              : io_instruction[6:0] == 7'h23
                  ? {20'h0, io_instruction[31:25], io_instruction[11:7]}
                  : io_instruction[6:0] == 7'h17 | io_instruction[6:0] == 7'h37
                      ? {io_instruction[31:12], 12'h0}
                      : 32'h0;
  wire        _RET_T_2 = io_instruction[19:15] == 5'h1;
  wire        CALL = JALR & io_instruction[11:7] == 5'h1 & _RET_T_2;
  wire        RET = JALR & io_instruction[11:7] == 5'h0 & _RET_T_2 & imm == 32'h0;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset & CALL & RET) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: Cant have call and ret both be valid\n    at branch_decoder.scala:78 assert(!(CALL && RET), \"Cant have call and ret both be valid\")\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign io_T_NT =
    JAL
      ? io_valid
      : JALR
          ? io_valid & (RET | io_prediction_bits_hit)
          : BR & io_valid & io_prediction_bits_T_NT;
  assign io_metadata_br_type =
    CALL ? 3'h5 : RET ? 3'h4 : JAL ? 3'h2 : JALR ? 3'h3 : {2'h0, BR};
  assign io_metadata_Imm = imm;
  assign io_metadata_instruction_PC = io_fetch_PC + 32'hC;
  assign io_metadata_RAS = io_RAS_read_ret_addr;
  assign io_metadata_BTB_target = io_prediction_bits_target;
endmodule

module decoder_validator(
  input  [3:0] io_instruction_T_NT_mask,
  output [3:0] io_instruction_validity
);

  wire [3:0][3:0] _GEN = '{4'hF, 4'h7, 4'h3, 4'h1};
  assign io_instruction_validity =
    _GEN[io_instruction_T_NT_mask[0]
           ? 2'h0
           : io_instruction_T_NT_mask[1] ? 2'h1 : {1'h1, ~(io_instruction_T_NT_mask[2])}];
endmodule

module predecoder(
  input         clock,
                reset,
  output        io_prediction_ready,
  input         io_prediction_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input         io_prediction_bits_T_NT,
  output        io_fetch_packet_ready,
  input         io_fetch_packet_valid,
  input  [31:0] io_fetch_packet_bits_fetch_PC,
  input         io_fetch_packet_bits_valid_bits_0,
                io_fetch_packet_bits_valid_bits_1,
                io_fetch_packet_bits_valid_bits_2,
                io_fetch_packet_bits_valid_bits_3,
  input  [31:0] io_fetch_packet_bits_instructions_0_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_0_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_0_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_1_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_1_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_1_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_2_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_2_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_2_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_3_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_3_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_3_ROB_index,
  input  [6:0]  io_RAS_read_NEXT,
                io_RAS_read_TOS,
  input  [31:0] io_RAS_read_ret_addr,
  input         io_commit_is_misprediction,
  input  [15:0] io_commit_GHR,
  output        io_revert_valid,
  output [31:0] io_revert_bits_PC,
  output [15:0] io_GHR,
  input         io_final_fetch_packet_ready,
  output        io_final_fetch_packet_valid,
  output [31:0] io_final_fetch_packet_bits_fetch_PC,
  output        io_final_fetch_packet_bits_valid_bits_0,
                io_final_fetch_packet_bits_valid_bits_1,
                io_final_fetch_packet_bits_valid_bits_2,
                io_final_fetch_packet_bits_valid_bits_3,
  output [31:0] io_final_fetch_packet_bits_instructions_0_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_0_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_0_ROB_index,
  output [31:0] io_final_fetch_packet_bits_instructions_1_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_1_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_1_ROB_index,
  output [31:0] io_final_fetch_packet_bits_instructions_2_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_2_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_2_ROB_index,
  output [31:0] io_final_fetch_packet_bits_instructions_3_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_3_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_3_ROB_index,
  output [31:0] io_RAS_update_call_addr,
  output        io_RAS_update_call,
                io_RAS_update_ret,
  input         io_predictions_ready,
  output        io_predictions_valid,
  output [31:0] io_predictions_bits_fetch_PC,
                io_predictions_bits_predicted_PC,
  output        io_predictions_bits_T_NT,
  output [2:0]  io_predictions_bits_br_type,
  output [15:0] io_predictions_bits_GHR,
  output [6:0]  io_predictions_bits_NEXT,
                io_predictions_bits_TOS,
  output [31:0] io_predictions_bits_resolved_PC
);

  wire [31:0] PC_expected;
  wire [3:0]  _decoder_validator_io_instruction_validity;
  wire        _decoders_3_io_T_NT;
  wire [2:0]  _decoders_3_io_metadata_br_type;
  wire [31:0] _decoders_3_io_metadata_Imm;
  wire [31:0] _decoders_3_io_metadata_instruction_PC;
  wire [31:0] _decoders_3_io_metadata_RAS;
  wire [31:0] _decoders_3_io_metadata_BTB_target;
  wire        _decoders_2_io_T_NT;
  wire [2:0]  _decoders_2_io_metadata_br_type;
  wire [31:0] _decoders_2_io_metadata_Imm;
  wire [31:0] _decoders_2_io_metadata_instruction_PC;
  wire [31:0] _decoders_2_io_metadata_RAS;
  wire [31:0] _decoders_2_io_metadata_BTB_target;
  wire        _decoders_1_io_T_NT;
  wire [2:0]  _decoders_1_io_metadata_br_type;
  wire [31:0] _decoders_1_io_metadata_Imm;
  wire [31:0] _decoders_1_io_metadata_instruction_PC;
  wire [31:0] _decoders_1_io_metadata_RAS;
  wire [31:0] _decoders_1_io_metadata_BTB_target;
  wire        _decoders_0_io_T_NT;
  wire [2:0]  _decoders_0_io_metadata_br_type;
  wire [31:0] _decoders_0_io_metadata_Imm;
  wire [31:0] _decoders_0_io_metadata_instruction_PC;
  wire [31:0] _decoders_0_io_metadata_RAS;
  wire [31:0] _decoders_0_io_metadata_BTB_target;
  wire        inputs_valid = io_fetch_packet_valid & io_prediction_valid;
  reg  [2:0]  metadata_reg_0_br_type;
  reg  [31:0] metadata_reg_0_Imm;
  reg  [31:0] metadata_reg_0_instruction_PC;
  reg  [31:0] metadata_reg_0_RAS;
  reg  [31:0] metadata_reg_0_BTB_target;
  reg  [2:0]  metadata_reg_1_br_type;
  reg  [31:0] metadata_reg_1_Imm;
  reg  [31:0] metadata_reg_1_instruction_PC;
  reg  [31:0] metadata_reg_1_RAS;
  reg  [31:0] metadata_reg_1_BTB_target;
  reg  [2:0]  metadata_reg_2_br_type;
  reg  [31:0] metadata_reg_2_Imm;
  reg  [31:0] metadata_reg_2_instruction_PC;
  reg  [31:0] metadata_reg_2_RAS;
  reg  [31:0] metadata_reg_2_BTB_target;
  reg  [2:0]  metadata_reg_3_br_type;
  reg  [31:0] metadata_reg_3_Imm;
  reg  [31:0] metadata_reg_3_instruction_PC;
  reg  [31:0] metadata_reg_3_RAS;
  reg  [31:0] metadata_reg_3_BTB_target;
  reg         T_NT_reg_0;
  reg         T_NT_reg_1;
  reg         T_NT_reg_2;
  reg         T_NT_reg_3;
  wire [2:0]  metadata_out_br_type =
    T_NT_reg_0
      ? metadata_reg_0_br_type
      : T_NT_reg_1
          ? metadata_reg_1_br_type
          : T_NT_reg_2
              ? metadata_reg_2_br_type
              : T_NT_reg_3 ? metadata_reg_3_br_type : 3'h0;
  wire [31:0] metadata_out_instruction_PC =
    T_NT_reg_0
      ? metadata_reg_0_instruction_PC
      : T_NT_reg_1
          ? metadata_reg_1_instruction_PC
          : T_NT_reg_2
              ? metadata_reg_2_instruction_PC
              : T_NT_reg_3 ? metadata_reg_3_instruction_PC : 32'h0;
  reg  [31:0] PC_next_reg;
  wire        PC_mismatch = PC_expected != io_fetch_packet_bits_fetch_PC & inputs_valid;
  reg  [15:0] GHR;
  wire        has_control =
    metadata_reg_3_br_type == 3'h1 | metadata_reg_3_br_type == 3'h2
    | metadata_reg_3_br_type == 3'h3 | metadata_reg_3_br_type == 3'h5
    | metadata_reg_3_br_type == 3'h4 | metadata_reg_2_br_type == 3'h1
    | metadata_reg_2_br_type == 3'h2 | metadata_reg_2_br_type == 3'h3
    | metadata_reg_2_br_type == 3'h5 | metadata_reg_2_br_type == 3'h4
    | metadata_reg_1_br_type == 3'h1 | metadata_reg_1_br_type == 3'h2
    | metadata_reg_1_br_type == 3'h3 | metadata_reg_1_br_type == 3'h5
    | metadata_reg_1_br_type == 3'h4 | metadata_reg_0_br_type == 3'h1
    | metadata_reg_0_br_type == 3'h2 | metadata_reg_0_br_type == 3'h3
    | metadata_reg_0_br_type == 3'h5 | metadata_reg_0_br_type == 3'h4;
  wire [15:0] _GEN = {GHR[14:0], |{T_NT_reg_3, T_NT_reg_2, T_NT_reg_1, T_NT_reg_0}};
  wire        use_RAS = metadata_out_br_type == 3'h4;
  reg  [31:0] PC_next_REG;
  wire [31:0] PC_next =
    metadata_out_br_type == 3'h3 & metadata_out_br_type != 3'h4
      ? (T_NT_reg_0
           ? metadata_reg_0_BTB_target
           : T_NT_reg_1
               ? metadata_reg_1_BTB_target
               : T_NT_reg_2
                   ? metadata_reg_2_BTB_target
                   : T_NT_reg_3 ? metadata_reg_3_BTB_target : 32'h0)
      : use_RAS
          ? (T_NT_reg_0
               ? metadata_reg_0_RAS
               : T_NT_reg_1
                   ? metadata_reg_1_RAS
                   : T_NT_reg_2
                       ? metadata_reg_2_RAS
                       : T_NT_reg_3 ? metadata_reg_3_RAS : 32'h0)
          : metadata_out_br_type == 3'h1 | metadata_out_br_type == 3'h2
              ? metadata_out_instruction_PC
                + (T_NT_reg_0
                     ? metadata_reg_0_Imm
                     : T_NT_reg_1
                         ? metadata_reg_1_Imm
                         : T_NT_reg_2
                             ? metadata_reg_2_Imm
                             : T_NT_reg_3 ? metadata_reg_3_Imm : 32'h0)
              : PC_next_REG;
  reg         PC_next_reg_REG;
  reg         PC_expected_REG;
  assign PC_expected = PC_expected_REG ? PC_next : PC_next_reg;
  wire [3:0]  T_NT_mask =
    {_decoders_3_io_T_NT, _decoders_2_io_T_NT, _decoders_1_io_T_NT, _decoders_0_io_T_NT};
  reg  [31:0] io_final_fetch_packet_bits_instructions_0_REG_instruction;
  reg  [3:0]  io_final_fetch_packet_bits_instructions_0_REG_packet_index;
  reg  [5:0]  io_final_fetch_packet_bits_instructions_0_REG_ROB_index;
  reg         io_final_fetch_packet_bits_valid_bits_0_REG;
  reg         io_final_fetch_packet_bits_valid_bits_0_REG_1;
  wire        io_final_fetch_packet_bits_valid_bits_0_0 =
    io_final_fetch_packet_bits_valid_bits_0_REG
    & io_final_fetch_packet_bits_valid_bits_0_REG_1;
  reg  [31:0] io_final_fetch_packet_bits_instructions_1_REG_instruction;
  reg  [3:0]  io_final_fetch_packet_bits_instructions_1_REG_packet_index;
  reg  [5:0]  io_final_fetch_packet_bits_instructions_1_REG_ROB_index;
  reg         io_final_fetch_packet_bits_valid_bits_1_REG;
  reg         io_final_fetch_packet_bits_valid_bits_1_REG_1;
  wire        io_final_fetch_packet_bits_valid_bits_1_0 =
    io_final_fetch_packet_bits_valid_bits_1_REG
    & io_final_fetch_packet_bits_valid_bits_1_REG_1;
  reg  [31:0] io_final_fetch_packet_bits_instructions_2_REG_instruction;
  reg  [3:0]  io_final_fetch_packet_bits_instructions_2_REG_packet_index;
  reg  [5:0]  io_final_fetch_packet_bits_instructions_2_REG_ROB_index;
  reg         io_final_fetch_packet_bits_valid_bits_2_REG;
  reg         io_final_fetch_packet_bits_valid_bits_2_REG_1;
  wire        io_final_fetch_packet_bits_valid_bits_2_0 =
    io_final_fetch_packet_bits_valid_bits_2_REG
    & io_final_fetch_packet_bits_valid_bits_2_REG_1;
  reg  [31:0] io_final_fetch_packet_bits_instructions_3_REG_instruction;
  reg  [3:0]  io_final_fetch_packet_bits_instructions_3_REG_packet_index;
  reg  [5:0]  io_final_fetch_packet_bits_instructions_3_REG_ROB_index;
  reg         io_final_fetch_packet_bits_valid_bits_3_REG;
  reg         io_final_fetch_packet_bits_valid_bits_3_REG_1;
  wire        io_final_fetch_packet_bits_valid_bits_3_0 =
    io_final_fetch_packet_bits_valid_bits_3_REG
    & io_final_fetch_packet_bits_valid_bits_3_REG_1;
  reg  [31:0] io_predictions_bits_fetch_PC_REG;
  reg  [6:0]  io_predictions_bits_NEXT_REG;
  reg  [6:0]  io_predictions_bits_TOS_REG;
  reg  [31:0] io_predictions_bits_resolved_PC_REG;
  reg         io_predictions_bits_T_NT_REG;
  wire        _io_fetch_packet_ready_T =
    io_final_fetch_packet_ready & io_predictions_ready;
  reg         io_final_fetch_packet_valid_REG;
  always @(posedge clock) begin
    automatic logic stage_1_valid = io_fetch_packet_valid & ~PC_mismatch;
    metadata_reg_0_br_type <= _decoders_0_io_metadata_br_type;
    metadata_reg_0_Imm <= _decoders_0_io_metadata_Imm;
    metadata_reg_0_instruction_PC <= _decoders_0_io_metadata_instruction_PC;
    metadata_reg_0_RAS <= _decoders_0_io_metadata_RAS;
    metadata_reg_0_BTB_target <= _decoders_0_io_metadata_BTB_target;
    metadata_reg_1_br_type <= _decoders_1_io_metadata_br_type;
    metadata_reg_1_Imm <= _decoders_1_io_metadata_Imm;
    metadata_reg_1_instruction_PC <= _decoders_1_io_metadata_instruction_PC;
    metadata_reg_1_RAS <= _decoders_1_io_metadata_RAS;
    metadata_reg_1_BTB_target <= _decoders_1_io_metadata_BTB_target;
    metadata_reg_2_br_type <= _decoders_2_io_metadata_br_type;
    metadata_reg_2_Imm <= _decoders_2_io_metadata_Imm;
    metadata_reg_2_instruction_PC <= _decoders_2_io_metadata_instruction_PC;
    metadata_reg_2_RAS <= _decoders_2_io_metadata_RAS;
    metadata_reg_2_BTB_target <= _decoders_2_io_metadata_BTB_target;
    metadata_reg_3_br_type <= _decoders_3_io_metadata_br_type;
    metadata_reg_3_Imm <= _decoders_3_io_metadata_Imm;
    metadata_reg_3_instruction_PC <= _decoders_3_io_metadata_instruction_PC;
    metadata_reg_3_RAS <= _decoders_3_io_metadata_RAS;
    metadata_reg_3_BTB_target <= _decoders_3_io_metadata_BTB_target;
    T_NT_reg_0 <= _decoders_0_io_T_NT;
    T_NT_reg_1 <= _decoders_1_io_T_NT;
    T_NT_reg_2 <= _decoders_2_io_T_NT;
    T_NT_reg_3 <= _decoders_3_io_T_NT;
    PC_next_REG <= io_fetch_packet_bits_fetch_PC + 32'h10;
    PC_next_reg_REG <= stage_1_valid;
    PC_expected_REG <= stage_1_valid;
    io_final_fetch_packet_bits_instructions_0_REG_instruction <=
      io_fetch_packet_bits_instructions_0_instruction;
    io_final_fetch_packet_bits_instructions_0_REG_packet_index <=
      io_fetch_packet_bits_instructions_0_packet_index;
    io_final_fetch_packet_bits_instructions_0_REG_ROB_index <=
      io_fetch_packet_bits_instructions_0_ROB_index;
    io_final_fetch_packet_bits_valid_bits_0_REG <=
      _decoder_validator_io_instruction_validity[0];
    io_final_fetch_packet_bits_valid_bits_0_REG_1 <= inputs_valid;
    io_final_fetch_packet_bits_instructions_1_REG_instruction <=
      io_fetch_packet_bits_instructions_1_instruction;
    io_final_fetch_packet_bits_instructions_1_REG_packet_index <=
      io_fetch_packet_bits_instructions_1_packet_index;
    io_final_fetch_packet_bits_instructions_1_REG_ROB_index <=
      io_fetch_packet_bits_instructions_1_ROB_index;
    io_final_fetch_packet_bits_valid_bits_1_REG <=
      _decoder_validator_io_instruction_validity[1];
    io_final_fetch_packet_bits_valid_bits_1_REG_1 <= inputs_valid;
    io_final_fetch_packet_bits_instructions_2_REG_instruction <=
      io_fetch_packet_bits_instructions_2_instruction;
    io_final_fetch_packet_bits_instructions_2_REG_packet_index <=
      io_fetch_packet_bits_instructions_2_packet_index;
    io_final_fetch_packet_bits_instructions_2_REG_ROB_index <=
      io_fetch_packet_bits_instructions_2_ROB_index;
    io_final_fetch_packet_bits_valid_bits_2_REG <=
      _decoder_validator_io_instruction_validity[2];
    io_final_fetch_packet_bits_valid_bits_2_REG_1 <= inputs_valid;
    io_final_fetch_packet_bits_instructions_3_REG_instruction <=
      io_fetch_packet_bits_instructions_3_instruction;
    io_final_fetch_packet_bits_instructions_3_REG_packet_index <=
      io_fetch_packet_bits_instructions_3_packet_index;
    io_final_fetch_packet_bits_instructions_3_REG_ROB_index <=
      io_fetch_packet_bits_instructions_3_ROB_index;
    io_final_fetch_packet_bits_valid_bits_3_REG <=
      _decoder_validator_io_instruction_validity[3];
    io_final_fetch_packet_bits_valid_bits_3_REG_1 <= inputs_valid;
    io_predictions_bits_fetch_PC_REG <= io_fetch_packet_bits_fetch_PC;
    io_predictions_bits_NEXT_REG <= io_RAS_read_NEXT;
    io_predictions_bits_TOS_REG <= io_RAS_read_TOS;
    io_predictions_bits_resolved_PC_REG <= io_fetch_packet_bits_fetch_PC;
    io_predictions_bits_T_NT_REG <= |T_NT_mask;
    io_final_fetch_packet_valid_REG <=
      inputs_valid & PC_expected == io_fetch_packet_bits_fetch_PC;
    if (reset) begin
      PC_next_reg <= 32'h0;
      GHR <= 16'h0;
    end
    else begin
      if (PC_next_reg_REG)
        PC_next_reg <= PC_next;
      if (io_commit_is_misprediction)
        GHR <= io_commit_GHR;
      else if (has_control)
        GHR <= _GEN;
    end
  end // always @(posedge)
  branch_decoder decoders_0 (
    .clock                      (clock),
    .reset                      (reset),
    .io_fetch_PC                (io_fetch_packet_bits_fetch_PC),
    .io_instruction             (io_fetch_packet_bits_instructions_0_instruction),
    .io_valid                   (io_fetch_packet_bits_valid_bits_0),
    .io_prediction_bits_hit     (io_prediction_bits_hit),
    .io_prediction_bits_target  (io_prediction_bits_target),
    .io_prediction_bits_T_NT    (io_prediction_bits_T_NT),
    .io_RAS_read_ret_addr       (io_RAS_read_ret_addr),
    .io_T_NT                    (_decoders_0_io_T_NT),
    .io_metadata_br_type        (_decoders_0_io_metadata_br_type),
    .io_metadata_Imm            (_decoders_0_io_metadata_Imm),
    .io_metadata_instruction_PC (_decoders_0_io_metadata_instruction_PC),
    .io_metadata_RAS            (_decoders_0_io_metadata_RAS),
    .io_metadata_BTB_target     (_decoders_0_io_metadata_BTB_target)
  );
  branch_decoder_1 decoders_1 (
    .clock                      (clock),
    .reset                      (reset),
    .io_fetch_PC                (io_fetch_packet_bits_fetch_PC),
    .io_instruction             (io_fetch_packet_bits_instructions_1_instruction),
    .io_valid                   (io_fetch_packet_bits_valid_bits_1),
    .io_prediction_bits_hit     (io_prediction_bits_hit),
    .io_prediction_bits_target  (io_prediction_bits_target),
    .io_prediction_bits_T_NT    (io_prediction_bits_T_NT),
    .io_RAS_read_ret_addr       (io_RAS_read_ret_addr),
    .io_T_NT                    (_decoders_1_io_T_NT),
    .io_metadata_br_type        (_decoders_1_io_metadata_br_type),
    .io_metadata_Imm            (_decoders_1_io_metadata_Imm),
    .io_metadata_instruction_PC (_decoders_1_io_metadata_instruction_PC),
    .io_metadata_RAS            (_decoders_1_io_metadata_RAS),
    .io_metadata_BTB_target     (_decoders_1_io_metadata_BTB_target)
  );
  branch_decoder_2 decoders_2 (
    .clock                      (clock),
    .reset                      (reset),
    .io_fetch_PC                (io_fetch_packet_bits_fetch_PC),
    .io_instruction             (io_fetch_packet_bits_instructions_2_instruction),
    .io_valid                   (io_fetch_packet_bits_valid_bits_2),
    .io_prediction_bits_hit     (io_prediction_bits_hit),
    .io_prediction_bits_target  (io_prediction_bits_target),
    .io_prediction_bits_T_NT    (io_prediction_bits_T_NT),
    .io_RAS_read_ret_addr       (io_RAS_read_ret_addr),
    .io_T_NT                    (_decoders_2_io_T_NT),
    .io_metadata_br_type        (_decoders_2_io_metadata_br_type),
    .io_metadata_Imm            (_decoders_2_io_metadata_Imm),
    .io_metadata_instruction_PC (_decoders_2_io_metadata_instruction_PC),
    .io_metadata_RAS            (_decoders_2_io_metadata_RAS),
    .io_metadata_BTB_target     (_decoders_2_io_metadata_BTB_target)
  );
  branch_decoder_3 decoders_3 (
    .clock                      (clock),
    .reset                      (reset),
    .io_fetch_PC                (io_fetch_packet_bits_fetch_PC),
    .io_instruction             (io_fetch_packet_bits_instructions_3_instruction),
    .io_valid                   (io_fetch_packet_bits_valid_bits_3),
    .io_prediction_bits_hit     (io_prediction_bits_hit),
    .io_prediction_bits_target  (io_prediction_bits_target),
    .io_prediction_bits_T_NT    (io_prediction_bits_T_NT),
    .io_RAS_read_ret_addr       (io_RAS_read_ret_addr),
    .io_T_NT                    (_decoders_3_io_T_NT),
    .io_metadata_br_type        (_decoders_3_io_metadata_br_type),
    .io_metadata_Imm            (_decoders_3_io_metadata_Imm),
    .io_metadata_instruction_PC (_decoders_3_io_metadata_instruction_PC),
    .io_metadata_RAS            (_decoders_3_io_metadata_RAS),
    .io_metadata_BTB_target     (_decoders_3_io_metadata_BTB_target)
  );
  decoder_validator decoder_validator (
    .io_instruction_T_NT_mask (T_NT_mask),
    .io_instruction_validity  (_decoder_validator_io_instruction_validity)
  );
  assign io_prediction_ready = _io_fetch_packet_ready_T & ~PC_mismatch;
  assign io_fetch_packet_ready = _io_fetch_packet_ready_T & ~PC_mismatch;
  assign io_revert_valid = PC_mismatch;
  assign io_revert_bits_PC = PC_expected;
  assign io_GHR = has_control ? _GEN : GHR;
  assign io_final_fetch_packet_valid = io_final_fetch_packet_valid_REG;
  assign io_final_fetch_packet_bits_fetch_PC = io_fetch_packet_bits_fetch_PC;
  assign io_final_fetch_packet_bits_valid_bits_0 =
    io_final_fetch_packet_bits_valid_bits_0_0;
  assign io_final_fetch_packet_bits_valid_bits_1 =
    io_final_fetch_packet_bits_valid_bits_1_0;
  assign io_final_fetch_packet_bits_valid_bits_2 =
    io_final_fetch_packet_bits_valid_bits_2_0;
  assign io_final_fetch_packet_bits_valid_bits_3 =
    io_final_fetch_packet_bits_valid_bits_3_0;
  assign io_final_fetch_packet_bits_instructions_0_instruction =
    io_final_fetch_packet_bits_instructions_0_REG_instruction;
  assign io_final_fetch_packet_bits_instructions_0_packet_index =
    io_final_fetch_packet_bits_instructions_0_REG_packet_index;
  assign io_final_fetch_packet_bits_instructions_0_ROB_index =
    io_final_fetch_packet_bits_instructions_0_REG_ROB_index;
  assign io_final_fetch_packet_bits_instructions_1_instruction =
    io_final_fetch_packet_bits_instructions_1_REG_instruction;
  assign io_final_fetch_packet_bits_instructions_1_packet_index =
    io_final_fetch_packet_bits_instructions_1_REG_packet_index;
  assign io_final_fetch_packet_bits_instructions_1_ROB_index =
    io_final_fetch_packet_bits_instructions_1_REG_ROB_index;
  assign io_final_fetch_packet_bits_instructions_2_instruction =
    io_final_fetch_packet_bits_instructions_2_REG_instruction;
  assign io_final_fetch_packet_bits_instructions_2_packet_index =
    io_final_fetch_packet_bits_instructions_2_REG_packet_index;
  assign io_final_fetch_packet_bits_instructions_2_ROB_index =
    io_final_fetch_packet_bits_instructions_2_REG_ROB_index;
  assign io_final_fetch_packet_bits_instructions_3_instruction =
    io_final_fetch_packet_bits_instructions_3_REG_instruction;
  assign io_final_fetch_packet_bits_instructions_3_packet_index =
    io_final_fetch_packet_bits_instructions_3_REG_packet_index;
  assign io_final_fetch_packet_bits_instructions_3_ROB_index =
    io_final_fetch_packet_bits_instructions_3_REG_ROB_index;
  assign io_RAS_update_call_addr = metadata_out_instruction_PC;
  assign io_RAS_update_call = metadata_out_br_type == 3'h5;
  assign io_RAS_update_ret = use_RAS;
  assign io_predictions_valid =
    (|metadata_reg_3_br_type) & io_final_fetch_packet_bits_valid_bits_3_0
    | (|metadata_reg_2_br_type) & io_final_fetch_packet_bits_valid_bits_2_0
    | (|metadata_reg_1_br_type) & io_final_fetch_packet_bits_valid_bits_1_0
    | (|metadata_reg_0_br_type) & io_final_fetch_packet_bits_valid_bits_0_0;
  assign io_predictions_bits_fetch_PC = io_predictions_bits_fetch_PC_REG;
  assign io_predictions_bits_predicted_PC = PC_expected;
  assign io_predictions_bits_T_NT = io_predictions_bits_T_NT_REG;
  assign io_predictions_bits_br_type = metadata_out_br_type;
  assign io_predictions_bits_GHR = 16'h0;
  assign io_predictions_bits_NEXT = io_predictions_bits_NEXT_REG;
  assign io_predictions_bits_TOS = io_predictions_bits_TOS_REG;
  assign io_predictions_bits_resolved_PC = io_predictions_bits_resolved_PC_REG + 32'h10;
endmodule

module PC_arbit(
  input         clock,
                reset,
                io_commit_valid,
                io_commit_is_misprediction,
  input  [31:0] io_commit_expected_PC,
  input         io_prediction_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input  [2:0]  io_prediction_bits_br_type,
  input         io_revert_valid,
  input  [31:0] io_revert_bits_PC,
                io_RAS_read_ret_addr,
  input         io_PC_next_ready,
  output        io_PC_next_valid,
  output [31:0] io_PC_next_bits
);

  wire [31:0] io_PC_next_bits_0;
  wire        misprediction;
  reg  [31:0] PC;
  reg  [31:0] correction_address_reg;
  wire        correct_stage_active = misprediction | io_revert_valid;
  assign misprediction = io_commit_is_misprediction & io_commit_valid;
  wire        is_ret = io_prediction_bits_br_type == 3'h4;
  reg         REG;
  assign io_PC_next_bits_0 =
    REG
      ? correction_address_reg
      : io_prediction_valid & io_prediction_bits_hit & ~is_ret & ~correct_stage_active
          ? io_prediction_bits_target
          : is_ret & ~correct_stage_active ? io_RAS_read_ret_addr : PC;
  wire        io_PC_next_valid_0 = ~correct_stage_active & io_PC_next_ready;
  always @(posedge clock) begin
    if (reset) begin
      PC <= 32'h0;
      correction_address_reg <= 32'h0;
    end
    else begin
      automatic logic [31:0] correction_address;
      correction_address =
        io_revert_valid
          ? io_revert_bits_PC
          : misprediction & io_commit_valid & io_commit_is_misprediction
              ? io_commit_expected_PC
              : 32'h0;
      if (correct_stage_active)
        PC <= correction_address;
      else if (io_PC_next_valid_0)
        PC <= io_PC_next_bits_0 + {27'h0, 3'h4 - {1'h0, io_PC_next_bits_0[3:2]}, 2'h0};
      correction_address_reg <= correction_address;
    end
    REG <= correct_stage_active;
  end // always @(posedge)
  assign io_PC_next_valid = io_PC_next_valid_0;
  assign io_PC_next_bits = io_PC_next_bits_0;
endmodule

// VCS coverage exclude_file
module ram_16x204(
  input  [3:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [203:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [203:0] W0_data
);

  reg [203:0] Memory[0:15];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 204'bx;
endmodule

module Queue16_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [31:0] io_enq_bits_instructions_0_instruction,
                io_enq_bits_instructions_1_instruction,
                io_enq_bits_instructions_2_instruction,
                io_enq_bits_instructions_3_instruction,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [31:0] io_deq_bits_instructions_0_instruction,
  output [3:0]  io_deq_bits_instructions_0_packet_index,
  output [5:0]  io_deq_bits_instructions_0_ROB_index,
  output [31:0] io_deq_bits_instructions_1_instruction,
  output [3:0]  io_deq_bits_instructions_1_packet_index,
  output [5:0]  io_deq_bits_instructions_1_ROB_index,
  output [31:0] io_deq_bits_instructions_2_instruction,
  output [3:0]  io_deq_bits_instructions_2_packet_index,
  output [5:0]  io_deq_bits_instructions_2_ROB_index,
  output [31:0] io_deq_bits_instructions_3_instruction,
  output [3:0]  io_deq_bits_instructions_3_packet_index,
  output [5:0]  io_deq_bits_instructions_3_ROB_index
);

  wire [203:0] _ram_ext_R0_data;
  reg  [3:0]   enq_ptr_value;
  reg  [3:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         io_deq_valid_0 = io_enq_valid | ~empty;
  wire         do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire         do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (do_enq)
        enq_ptr_value <= enq_ptr_value + 4'h1;
      if (do_deq)
        deq_ptr_value <= deq_ptr_value + 4'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge)
  ram_16x204 ram_ext (
    .R0_addr (deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({10'h3,
        io_enq_bits_instructions_3_instruction,
        10'h2,
        io_enq_bits_instructions_2_instruction,
        10'h1,
        io_enq_bits_instructions_1_instruction,
        10'h0,
        io_enq_bits_instructions_0_instruction,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_fetch_PC})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_fetch_PC = empty ? io_enq_bits_fetch_PC : _ram_ext_R0_data[31:0];
  assign io_deq_bits_valid_bits_0 =
    empty ? io_enq_bits_valid_bits_0 : _ram_ext_R0_data[32];
  assign io_deq_bits_valid_bits_1 =
    empty ? io_enq_bits_valid_bits_1 : _ram_ext_R0_data[33];
  assign io_deq_bits_valid_bits_2 =
    empty ? io_enq_bits_valid_bits_2 : _ram_ext_R0_data[34];
  assign io_deq_bits_valid_bits_3 =
    empty ? io_enq_bits_valid_bits_3 : _ram_ext_R0_data[35];
  assign io_deq_bits_instructions_0_instruction =
    empty ? io_enq_bits_instructions_0_instruction : _ram_ext_R0_data[67:36];
  assign io_deq_bits_instructions_0_packet_index = empty ? 4'h0 : _ram_ext_R0_data[71:68];
  assign io_deq_bits_instructions_0_ROB_index = empty ? 6'h0 : _ram_ext_R0_data[77:72];
  assign io_deq_bits_instructions_1_instruction =
    empty ? io_enq_bits_instructions_1_instruction : _ram_ext_R0_data[109:78];
  assign io_deq_bits_instructions_1_packet_index =
    empty ? 4'h1 : _ram_ext_R0_data[113:110];
  assign io_deq_bits_instructions_1_ROB_index = empty ? 6'h0 : _ram_ext_R0_data[119:114];
  assign io_deq_bits_instructions_2_instruction =
    empty ? io_enq_bits_instructions_2_instruction : _ram_ext_R0_data[151:120];
  assign io_deq_bits_instructions_2_packet_index =
    empty ? 4'h2 : _ram_ext_R0_data[155:152];
  assign io_deq_bits_instructions_2_ROB_index = empty ? 6'h0 : _ram_ext_R0_data[161:156];
  assign io_deq_bits_instructions_3_instruction =
    empty ? io_enq_bits_instructions_3_instruction : _ram_ext_R0_data[193:162];
  assign io_deq_bits_instructions_3_packet_index =
    empty ? 4'h3 : _ram_ext_R0_data[197:194];
  assign io_deq_bits_instructions_3_ROB_index = empty ? 6'h0 : _ram_ext_R0_data[203:198];
endmodule

module Q(
  input         clock,
                reset,
  output        io_in_ready,
  input         io_in_valid,
  input  [31:0] io_in_bits_fetch_PC,
  input         io_in_bits_valid_bits_0,
                io_in_bits_valid_bits_1,
                io_in_bits_valid_bits_2,
                io_in_bits_valid_bits_3,
  input  [31:0] io_in_bits_instructions_0_instruction,
                io_in_bits_instructions_1_instruction,
                io_in_bits_instructions_2_instruction,
                io_in_bits_instructions_3_instruction,
  input         io_out_ready,
  output        io_out_valid,
  output [31:0] io_out_bits_fetch_PC,
  output        io_out_bits_valid_bits_0,
                io_out_bits_valid_bits_1,
                io_out_bits_valid_bits_2,
                io_out_bits_valid_bits_3,
  output [31:0] io_out_bits_instructions_0_instruction,
  output [3:0]  io_out_bits_instructions_0_packet_index,
  output [5:0]  io_out_bits_instructions_0_ROB_index,
  output [31:0] io_out_bits_instructions_1_instruction,
  output [3:0]  io_out_bits_instructions_1_packet_index,
  output [5:0]  io_out_bits_instructions_1_ROB_index,
  output [31:0] io_out_bits_instructions_2_instruction,
  output [3:0]  io_out_bits_instructions_2_packet_index,
  output [5:0]  io_out_bits_instructions_2_ROB_index,
  output [31:0] io_out_bits_instructions_3_instruction,
  output [3:0]  io_out_bits_instructions_3_packet_index,
  output [5:0]  io_out_bits_instructions_3_ROB_index
);

  Queue16_fetch_packet queue (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_enq_ready                            (io_in_ready),
    .io_enq_valid                            (io_in_valid),
    .io_enq_bits_fetch_PC                    (io_in_bits_fetch_PC),
    .io_enq_bits_valid_bits_0                (io_in_bits_valid_bits_0),
    .io_enq_bits_valid_bits_1                (io_in_bits_valid_bits_1),
    .io_enq_bits_valid_bits_2                (io_in_bits_valid_bits_2),
    .io_enq_bits_valid_bits_3                (io_in_bits_valid_bits_3),
    .io_enq_bits_instructions_0_instruction  (io_in_bits_instructions_0_instruction),
    .io_enq_bits_instructions_1_instruction  (io_in_bits_instructions_1_instruction),
    .io_enq_bits_instructions_2_instruction  (io_in_bits_instructions_2_instruction),
    .io_enq_bits_instructions_3_instruction  (io_in_bits_instructions_3_instruction),
    .io_deq_ready                            (io_out_ready),
    .io_deq_valid                            (io_out_valid),
    .io_deq_bits_fetch_PC                    (io_out_bits_fetch_PC),
    .io_deq_bits_valid_bits_0                (io_out_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1                (io_out_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2                (io_out_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3                (io_out_bits_valid_bits_3),
    .io_deq_bits_instructions_0_instruction  (io_out_bits_instructions_0_instruction),
    .io_deq_bits_instructions_0_packet_index (io_out_bits_instructions_0_packet_index),
    .io_deq_bits_instructions_0_ROB_index    (io_out_bits_instructions_0_ROB_index),
    .io_deq_bits_instructions_1_instruction  (io_out_bits_instructions_1_instruction),
    .io_deq_bits_instructions_1_packet_index (io_out_bits_instructions_1_packet_index),
    .io_deq_bits_instructions_1_ROB_index    (io_out_bits_instructions_1_ROB_index),
    .io_deq_bits_instructions_2_instruction  (io_out_bits_instructions_2_instruction),
    .io_deq_bits_instructions_2_packet_index (io_out_bits_instructions_2_packet_index),
    .io_deq_bits_instructions_2_ROB_index    (io_out_bits_instructions_2_ROB_index),
    .io_deq_bits_instructions_3_instruction  (io_out_bits_instructions_3_instruction),
    .io_deq_bits_instructions_3_packet_index (io_out_bits_instructions_3_packet_index),
    .io_deq_bits_instructions_3_ROB_index    (io_out_bits_instructions_3_ROB_index)
  );
endmodule

// VCS coverage exclude_file
module ram_16x32(
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:15];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;
endmodule

module Queue16_UInt32(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits
);

  wire [31:0] _ram_ext_R0_data;
  reg  [3:0]  enq_ptr_value;
  reg  [3:0]  deq_ptr_value;
  reg         maybe_full;
  wire        ptr_match = enq_ptr_value == deq_ptr_value;
  wire        empty = ptr_match & ~maybe_full;
  wire        full = ptr_match & maybe_full;
  wire        io_deq_valid_0 = io_enq_valid | ~empty;
  wire        do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire        do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (do_enq)
        enq_ptr_value <= enq_ptr_value + 4'h1;
      if (do_deq)
        deq_ptr_value <= deq_ptr_value + 4'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge)
  ram_16x32 ram_ext (
    .R0_addr (deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;
endmodule

module Q_1(
  input         clock,
                reset,
  output        io_in_ready,
  input         io_in_valid,
  input  [31:0] io_in_bits,
  input         io_out_ready,
  output        io_out_valid,
  output [31:0] io_out_bits
);

  Queue16_UInt32 queue (
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_ready),
    .io_enq_valid (io_in_valid),
    .io_enq_bits  (io_in_bits),
    .io_deq_ready (io_out_ready),
    .io_deq_valid (io_out_valid),
    .io_deq_bits  (io_out_bits)
  );
endmodule

// VCS coverage exclude_file
module ram_16x34(
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [33:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [33:0] W0_data
);

  reg [33:0] Memory[0:15];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 34'bx;
endmodule

module Queue16_prediction(
  input         clock,
                reset,
                io_enq_valid,
                io_enq_bits_hit,
  input  [31:0] io_enq_bits_target,
  input  [2:0]  io_enq_bits_br_type,
  input  [15:0] io_enq_bits_GHR,
  input         io_enq_bits_T_NT,
                io_deq_ready,
  output        io_deq_valid,
                io_deq_bits_hit,
  output [31:0] io_deq_bits_target,
  output        io_deq_bits_T_NT
);

  wire [33:0] _ram_ext_R0_data;
  reg  [3:0]  enq_ptr_value;
  reg  [3:0]  deq_ptr_value;
  reg         maybe_full;
  wire        ptr_match = enq_ptr_value == deq_ptr_value;
  wire        empty = ptr_match & ~maybe_full;
  wire        io_deq_valid_0 = io_enq_valid | ~empty;
  wire        do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire        do_enq = ~(empty & io_deq_ready) & ~(ptr_match & maybe_full) & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (do_enq)
        enq_ptr_value <= enq_ptr_value + 4'h1;
      if (do_deq)
        deq_ptr_value <= deq_ptr_value + 4'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge)
  ram_16x34 ram_ext (
    .R0_addr (deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_T_NT, io_enq_bits_target, io_enq_bits_hit})
  );
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_hit = empty ? io_enq_bits_hit : _ram_ext_R0_data[0];
  assign io_deq_bits_target = empty ? io_enq_bits_target : _ram_ext_R0_data[32:1];
  assign io_deq_bits_T_NT = empty ? io_enq_bits_T_NT : _ram_ext_R0_data[33];
endmodule

module Q_2(
  input         clock,
                reset,
                io_in_valid,
                io_in_bits_hit,
  input  [31:0] io_in_bits_target,
  input  [2:0]  io_in_bits_br_type,
  input  [15:0] io_in_bits_GHR,
  input         io_in_bits_T_NT,
                io_out_ready,
  output        io_out_valid,
                io_out_bits_hit,
  output [31:0] io_out_bits_target,
  output        io_out_bits_T_NT
);

  Queue16_prediction queue (
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (io_in_valid),
    .io_enq_bits_hit     (io_in_bits_hit),
    .io_enq_bits_target  (io_in_bits_target),
    .io_enq_bits_br_type (io_in_bits_br_type),
    .io_enq_bits_GHR     (io_in_bits_GHR),
    .io_enq_bits_T_NT    (io_in_bits_T_NT),
    .io_deq_ready        (io_out_ready),
    .io_deq_valid        (io_out_valid),
    .io_deq_bits_hit     (io_out_bits_hit),
    .io_deq_bits_target  (io_out_bits_target),
    .io_deq_bits_T_NT    (io_out_bits_T_NT)
  );
endmodule

module instruction_fetch(
  input          clock,
                 reset,
                 io_commit_valid,
  input  [31:0]  io_commit_fetch_PC,
  input          io_commit_T_NT,
  input  [2:0]   io_commit_br_type,
  input          io_commit_is_misprediction,
  input  [31:0]  io_commit_expected_PC,
  input  [15:0]  io_commit_GHR,
  input  [6:0]   io_commit_TOS,
                 io_commit_NEXT,
  input          io_DRAM_request_ready,
  output         io_DRAM_request_valid,
  output [31:0]  io_DRAM_request_bits_addr,
                 io_DRAM_request_bits_wr_data,
  output         io_DRAM_resp_ready,
  input          io_DRAM_resp_valid,
  input  [255:0] io_DRAM_resp_bits_data,
  input          io_fetch_packet_ready,
  output         io_fetch_packet_valid,
  output [31:0]  io_fetch_packet_bits_fetch_PC,
  output         io_fetch_packet_bits_valid_bits_0,
                 io_fetch_packet_bits_valid_bits_1,
                 io_fetch_packet_bits_valid_bits_2,
                 io_fetch_packet_bits_valid_bits_3,
  output [31:0]  io_fetch_packet_bits_instructions_0_instruction,
  output [3:0]   io_fetch_packet_bits_instructions_0_packet_index,
  output [5:0]   io_fetch_packet_bits_instructions_0_ROB_index,
  output [31:0]  io_fetch_packet_bits_instructions_1_instruction,
  output [3:0]   io_fetch_packet_bits_instructions_1_packet_index,
  output [5:0]   io_fetch_packet_bits_instructions_1_ROB_index,
  output [31:0]  io_fetch_packet_bits_instructions_2_instruction,
  output [3:0]   io_fetch_packet_bits_instructions_2_packet_index,
  output [5:0]   io_fetch_packet_bits_instructions_2_ROB_index,
  output [31:0]  io_fetch_packet_bits_instructions_3_instruction,
  output [3:0]   io_fetch_packet_bits_instructions_3_packet_index,
  output [5:0]   io_fetch_packet_bits_instructions_3_ROB_index,
  input          io_predictions_ready,
  output         io_predictions_valid,
  output [31:0]  io_predictions_bits_fetch_PC,
                 io_predictions_bits_predicted_PC,
  output         io_predictions_bits_T_NT,
  output [2:0]   io_predictions_bits_br_type,
  output [15:0]  io_predictions_bits_GHR,
  output [6:0]   io_predictions_bits_NEXT,
                 io_predictions_bits_TOS,
  output [31:0]  io_predictions_bits_resolved_PC
);

  wire        _BTB_Q_io_out_valid;
  wire        _BTB_Q_io_out_bits_hit;
  wire [31:0] _BTB_Q_io_out_bits_target;
  wire        _BTB_Q_io_out_bits_T_NT;
  wire        _PC_Q_io_in_ready;
  wire        _PC_Q_io_out_valid;
  wire [31:0] _PC_Q_io_out_bits;
  wire        _instruction_Q_io_in_ready;
  wire        _instruction_Q_io_out_valid;
  wire [31:0] _instruction_Q_io_out_bits_fetch_PC;
  wire        _instruction_Q_io_out_bits_valid_bits_0;
  wire        _instruction_Q_io_out_bits_valid_bits_1;
  wire        _instruction_Q_io_out_bits_valid_bits_2;
  wire        _instruction_Q_io_out_bits_valid_bits_3;
  wire [31:0] _instruction_Q_io_out_bits_instructions_0_instruction;
  wire [3:0]  _instruction_Q_io_out_bits_instructions_0_packet_index;
  wire [5:0]  _instruction_Q_io_out_bits_instructions_0_ROB_index;
  wire [31:0] _instruction_Q_io_out_bits_instructions_1_instruction;
  wire [3:0]  _instruction_Q_io_out_bits_instructions_1_packet_index;
  wire [5:0]  _instruction_Q_io_out_bits_instructions_1_ROB_index;
  wire [31:0] _instruction_Q_io_out_bits_instructions_2_instruction;
  wire [3:0]  _instruction_Q_io_out_bits_instructions_2_packet_index;
  wire [5:0]  _instruction_Q_io_out_bits_instructions_2_ROB_index;
  wire [31:0] _instruction_Q_io_out_bits_instructions_3_instruction;
  wire [3:0]  _instruction_Q_io_out_bits_instructions_3_packet_index;
  wire [5:0]  _instruction_Q_io_out_bits_instructions_3_ROB_index;
  wire        _PC_gen_io_PC_next_valid;
  wire [31:0] _PC_gen_io_PC_next_bits;
  wire        _predecoder_io_prediction_ready;
  wire        _predecoder_io_fetch_packet_ready;
  wire        _predecoder_io_revert_valid;
  wire [31:0] _predecoder_io_revert_bits_PC;
  wire [15:0] _predecoder_io_GHR;
  wire [31:0] _predecoder_io_RAS_update_call_addr;
  wire        _predecoder_io_RAS_update_call;
  wire        _predecoder_io_RAS_update_ret;
  wire [6:0]  _bp_io_RAS_read_NEXT;
  wire [6:0]  _bp_io_RAS_read_TOS;
  wire [31:0] _bp_io_RAS_read_ret_addr;
  wire        _bp_io_prediction_valid;
  wire        _bp_io_prediction_bits_hit;
  wire [31:0] _bp_io_prediction_bits_target;
  wire [2:0]  _bp_io_prediction_bits_br_type;
  wire [15:0] _bp_io_prediction_bits_GHR;
  wire        _bp_io_prediction_bits_T_NT;
  wire        _instruction_cache_io_cpu_addr_ready;
  wire        _instruction_cache_io_cache_data_valid;
  wire [31:0] _instruction_cache_io_cache_data_bits_fetch_PC;
  wire        _instruction_cache_io_cache_data_bits_valid_bits_0;
  wire        _instruction_cache_io_cache_data_bits_valid_bits_1;
  wire        _instruction_cache_io_cache_data_bits_valid_bits_2;
  wire        _instruction_cache_io_cache_data_bits_valid_bits_3;
  wire [31:0] _instruction_cache_io_cache_data_bits_instructions_0_instruction;
  wire [31:0] _instruction_cache_io_cache_data_bits_instructions_1_instruction;
  wire [31:0] _instruction_cache_io_cache_data_bits_instructions_2_instruction;
  wire [31:0] _instruction_cache_io_cache_data_bits_instructions_3_instruction;
  instruction_cache instruction_cache (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_cpu_addr_ready                             (_instruction_cache_io_cpu_addr_ready),
    .io_cpu_addr_valid                             (_PC_Q_io_out_valid),
    .io_cpu_addr_bits                              (_PC_Q_io_out_bits),
    .io_DRAM_resp_ready                            (io_DRAM_resp_ready),
    .io_DRAM_resp_valid                            (io_DRAM_resp_valid),
    .io_DRAM_resp_bits_data                        (io_DRAM_resp_bits_data),
    .io_cache_data_ready                           (_instruction_Q_io_in_ready),
    .io_cache_data_valid
      (_instruction_cache_io_cache_data_valid),
    .io_cache_data_bits_fetch_PC
      (_instruction_cache_io_cache_data_bits_fetch_PC),
    .io_cache_data_bits_valid_bits_0
      (_instruction_cache_io_cache_data_bits_valid_bits_0),
    .io_cache_data_bits_valid_bits_1
      (_instruction_cache_io_cache_data_bits_valid_bits_1),
    .io_cache_data_bits_valid_bits_2
      (_instruction_cache_io_cache_data_bits_valid_bits_2),
    .io_cache_data_bits_valid_bits_3
      (_instruction_cache_io_cache_data_bits_valid_bits_3),
    .io_cache_data_bits_instructions_0_instruction
      (_instruction_cache_io_cache_data_bits_instructions_0_instruction),
    .io_cache_data_bits_instructions_1_instruction
      (_instruction_cache_io_cache_data_bits_instructions_1_instruction),
    .io_cache_data_bits_instructions_2_instruction
      (_instruction_cache_io_cache_data_bits_instructions_2_instruction),
    .io_cache_data_bits_instructions_3_instruction
      (_instruction_cache_io_cache_data_bits_instructions_3_instruction),
    .io_DRAM_request_ready                         (io_DRAM_request_ready),
    .io_DRAM_request_valid                         (io_DRAM_request_valid),
    .io_DRAM_request_bits_addr                     (io_DRAM_request_bits_addr),
    .io_DRAM_request_bits_wr_data                  (io_DRAM_request_bits_wr_data)
  );
  BP bp (
    .clock                      (clock),
    .reset                      (reset),
    .io_predict_valid           (_PC_gen_io_PC_next_valid),
    .io_predict_bits            (_PC_gen_io_PC_next_bits),
    .io_commit_valid            (io_commit_valid),
    .io_commit_fetch_PC         (io_commit_fetch_PC),
    .io_commit_T_NT             (io_commit_T_NT),
    .io_commit_br_type          (io_commit_br_type),
    .io_commit_is_misprediction (io_commit_is_misprediction),
    .io_commit_expected_PC      (io_commit_expected_PC),
    .io_commit_GHR              (io_commit_GHR),
    .io_commit_TOS              (io_commit_TOS),
    .io_commit_NEXT             (io_commit_NEXT),
    .io_RAS_update_call_addr    (_predecoder_io_RAS_update_call_addr),
    .io_RAS_update_call         (_predecoder_io_RAS_update_call),
    .io_RAS_update_ret          (_predecoder_io_RAS_update_ret),
    .io_RAS_read_NEXT           (_bp_io_RAS_read_NEXT),
    .io_RAS_read_TOS            (_bp_io_RAS_read_TOS),
    .io_RAS_read_ret_addr       (_bp_io_RAS_read_ret_addr),
    .io_GHR                     (_predecoder_io_GHR),
    .io_prediction_valid        (_bp_io_prediction_valid),
    .io_prediction_bits_hit     (_bp_io_prediction_bits_hit),
    .io_prediction_bits_target  (_bp_io_prediction_bits_target),
    .io_prediction_bits_br_type (_bp_io_prediction_bits_br_type),
    .io_prediction_bits_GHR     (_bp_io_prediction_bits_GHR),
    .io_prediction_bits_T_NT    (_bp_io_prediction_bits_T_NT)
  );
  predecoder predecoder (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_prediction_ready
      (_predecoder_io_prediction_ready),
    .io_prediction_valid                                    (_BTB_Q_io_out_valid),
    .io_prediction_bits_hit                                 (_BTB_Q_io_out_bits_hit),
    .io_prediction_bits_target                              (_BTB_Q_io_out_bits_target),
    .io_prediction_bits_T_NT                                (_BTB_Q_io_out_bits_T_NT),
    .io_fetch_packet_ready
      (_predecoder_io_fetch_packet_ready),
    .io_fetch_packet_valid                                  (_instruction_Q_io_out_valid),
    .io_fetch_packet_bits_fetch_PC
      (_instruction_Q_io_out_bits_fetch_PC),
    .io_fetch_packet_bits_valid_bits_0
      (_instruction_Q_io_out_bits_valid_bits_0),
    .io_fetch_packet_bits_valid_bits_1
      (_instruction_Q_io_out_bits_valid_bits_1),
    .io_fetch_packet_bits_valid_bits_2
      (_instruction_Q_io_out_bits_valid_bits_2),
    .io_fetch_packet_bits_valid_bits_3
      (_instruction_Q_io_out_bits_valid_bits_3),
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_Q_io_out_bits_instructions_0_instruction),
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_Q_io_out_bits_instructions_0_packet_index),
    .io_fetch_packet_bits_instructions_0_ROB_index
      (_instruction_Q_io_out_bits_instructions_0_ROB_index),
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_Q_io_out_bits_instructions_1_instruction),
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_Q_io_out_bits_instructions_1_packet_index),
    .io_fetch_packet_bits_instructions_1_ROB_index
      (_instruction_Q_io_out_bits_instructions_1_ROB_index),
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_Q_io_out_bits_instructions_2_instruction),
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_Q_io_out_bits_instructions_2_packet_index),
    .io_fetch_packet_bits_instructions_2_ROB_index
      (_instruction_Q_io_out_bits_instructions_2_ROB_index),
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_Q_io_out_bits_instructions_3_instruction),
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_Q_io_out_bits_instructions_3_packet_index),
    .io_fetch_packet_bits_instructions_3_ROB_index
      (_instruction_Q_io_out_bits_instructions_3_ROB_index),
    .io_RAS_read_NEXT                                       (_bp_io_RAS_read_NEXT),
    .io_RAS_read_TOS                                        (_bp_io_RAS_read_TOS),
    .io_RAS_read_ret_addr                                   (_bp_io_RAS_read_ret_addr),
    .io_commit_is_misprediction                             (io_commit_is_misprediction),
    .io_commit_GHR                                          (io_commit_GHR),
    .io_revert_valid                                        (_predecoder_io_revert_valid),
    .io_revert_bits_PC
      (_predecoder_io_revert_bits_PC),
    .io_GHR                                                 (_predecoder_io_GHR),
    .io_final_fetch_packet_ready                            (io_fetch_packet_ready),
    .io_final_fetch_packet_valid                            (io_fetch_packet_valid),
    .io_final_fetch_packet_bits_fetch_PC
      (io_fetch_packet_bits_fetch_PC),
    .io_final_fetch_packet_bits_valid_bits_0
      (io_fetch_packet_bits_valid_bits_0),
    .io_final_fetch_packet_bits_valid_bits_1
      (io_fetch_packet_bits_valid_bits_1),
    .io_final_fetch_packet_bits_valid_bits_2
      (io_fetch_packet_bits_valid_bits_2),
    .io_final_fetch_packet_bits_valid_bits_3
      (io_fetch_packet_bits_valid_bits_3),
    .io_final_fetch_packet_bits_instructions_0_instruction
      (io_fetch_packet_bits_instructions_0_instruction),
    .io_final_fetch_packet_bits_instructions_0_packet_index
      (io_fetch_packet_bits_instructions_0_packet_index),
    .io_final_fetch_packet_bits_instructions_0_ROB_index
      (io_fetch_packet_bits_instructions_0_ROB_index),
    .io_final_fetch_packet_bits_instructions_1_instruction
      (io_fetch_packet_bits_instructions_1_instruction),
    .io_final_fetch_packet_bits_instructions_1_packet_index
      (io_fetch_packet_bits_instructions_1_packet_index),
    .io_final_fetch_packet_bits_instructions_1_ROB_index
      (io_fetch_packet_bits_instructions_1_ROB_index),
    .io_final_fetch_packet_bits_instructions_2_instruction
      (io_fetch_packet_bits_instructions_2_instruction),
    .io_final_fetch_packet_bits_instructions_2_packet_index
      (io_fetch_packet_bits_instructions_2_packet_index),
    .io_final_fetch_packet_bits_instructions_2_ROB_index
      (io_fetch_packet_bits_instructions_2_ROB_index),
    .io_final_fetch_packet_bits_instructions_3_instruction
      (io_fetch_packet_bits_instructions_3_instruction),
    .io_final_fetch_packet_bits_instructions_3_packet_index
      (io_fetch_packet_bits_instructions_3_packet_index),
    .io_final_fetch_packet_bits_instructions_3_ROB_index
      (io_fetch_packet_bits_instructions_3_ROB_index),
    .io_RAS_update_call_addr
      (_predecoder_io_RAS_update_call_addr),
    .io_RAS_update_call
      (_predecoder_io_RAS_update_call),
    .io_RAS_update_ret
      (_predecoder_io_RAS_update_ret),
    .io_predictions_ready                                   (io_predictions_ready),
    .io_predictions_valid                                   (io_predictions_valid),
    .io_predictions_bits_fetch_PC
      (io_predictions_bits_fetch_PC),
    .io_predictions_bits_predicted_PC
      (io_predictions_bits_predicted_PC),
    .io_predictions_bits_T_NT                               (io_predictions_bits_T_NT),
    .io_predictions_bits_br_type                            (io_predictions_bits_br_type),
    .io_predictions_bits_GHR                                (io_predictions_bits_GHR),
    .io_predictions_bits_NEXT                               (io_predictions_bits_NEXT),
    .io_predictions_bits_TOS                                (io_predictions_bits_TOS),
    .io_predictions_bits_resolved_PC
      (io_predictions_bits_resolved_PC)
  );
  PC_arbit PC_gen (
    .clock                      (clock),
    .reset                      (reset),
    .io_commit_valid            (io_commit_valid),
    .io_commit_is_misprediction (io_commit_is_misprediction),
    .io_commit_expected_PC      (io_commit_expected_PC),
    .io_prediction_valid        (_bp_io_prediction_valid),
    .io_prediction_bits_hit     (_bp_io_prediction_bits_hit),
    .io_prediction_bits_target  (_bp_io_prediction_bits_target),
    .io_prediction_bits_br_type (_bp_io_prediction_bits_br_type),
    .io_revert_valid            (_predecoder_io_revert_valid),
    .io_revert_bits_PC          (_predecoder_io_revert_bits_PC),
    .io_RAS_read_ret_addr       (_bp_io_RAS_read_ret_addr),
    .io_PC_next_ready           (_PC_Q_io_in_ready),
    .io_PC_next_valid           (_PC_gen_io_PC_next_valid),
    .io_PC_next_bits            (_PC_gen_io_PC_next_bits)
  );
  Q instruction_Q (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_in_ready                             (_instruction_Q_io_in_ready),
    .io_in_valid                             (_instruction_cache_io_cache_data_valid),
    .io_in_bits_fetch_PC
      (_instruction_cache_io_cache_data_bits_fetch_PC),
    .io_in_bits_valid_bits_0
      (_instruction_cache_io_cache_data_bits_valid_bits_0),
    .io_in_bits_valid_bits_1
      (_instruction_cache_io_cache_data_bits_valid_bits_1),
    .io_in_bits_valid_bits_2
      (_instruction_cache_io_cache_data_bits_valid_bits_2),
    .io_in_bits_valid_bits_3
      (_instruction_cache_io_cache_data_bits_valid_bits_3),
    .io_in_bits_instructions_0_instruction
      (_instruction_cache_io_cache_data_bits_instructions_0_instruction),
    .io_in_bits_instructions_1_instruction
      (_instruction_cache_io_cache_data_bits_instructions_1_instruction),
    .io_in_bits_instructions_2_instruction
      (_instruction_cache_io_cache_data_bits_instructions_2_instruction),
    .io_in_bits_instructions_3_instruction
      (_instruction_cache_io_cache_data_bits_instructions_3_instruction),
    .io_out_ready                            (_predecoder_io_fetch_packet_ready),
    .io_out_valid                            (_instruction_Q_io_out_valid),
    .io_out_bits_fetch_PC                    (_instruction_Q_io_out_bits_fetch_PC),
    .io_out_bits_valid_bits_0                (_instruction_Q_io_out_bits_valid_bits_0),
    .io_out_bits_valid_bits_1                (_instruction_Q_io_out_bits_valid_bits_1),
    .io_out_bits_valid_bits_2                (_instruction_Q_io_out_bits_valid_bits_2),
    .io_out_bits_valid_bits_3                (_instruction_Q_io_out_bits_valid_bits_3),
    .io_out_bits_instructions_0_instruction
      (_instruction_Q_io_out_bits_instructions_0_instruction),
    .io_out_bits_instructions_0_packet_index
      (_instruction_Q_io_out_bits_instructions_0_packet_index),
    .io_out_bits_instructions_0_ROB_index
      (_instruction_Q_io_out_bits_instructions_0_ROB_index),
    .io_out_bits_instructions_1_instruction
      (_instruction_Q_io_out_bits_instructions_1_instruction),
    .io_out_bits_instructions_1_packet_index
      (_instruction_Q_io_out_bits_instructions_1_packet_index),
    .io_out_bits_instructions_1_ROB_index
      (_instruction_Q_io_out_bits_instructions_1_ROB_index),
    .io_out_bits_instructions_2_instruction
      (_instruction_Q_io_out_bits_instructions_2_instruction),
    .io_out_bits_instructions_2_packet_index
      (_instruction_Q_io_out_bits_instructions_2_packet_index),
    .io_out_bits_instructions_2_ROB_index
      (_instruction_Q_io_out_bits_instructions_2_ROB_index),
    .io_out_bits_instructions_3_instruction
      (_instruction_Q_io_out_bits_instructions_3_instruction),
    .io_out_bits_instructions_3_packet_index
      (_instruction_Q_io_out_bits_instructions_3_packet_index),
    .io_out_bits_instructions_3_ROB_index
      (_instruction_Q_io_out_bits_instructions_3_ROB_index)
  );
  Q_1 PC_Q (
    .clock        (clock),
    .reset        (reset),
    .io_in_ready  (_PC_Q_io_in_ready),
    .io_in_valid  (_PC_gen_io_PC_next_valid),
    .io_in_bits   (_PC_gen_io_PC_next_bits),
    .io_out_ready (_instruction_cache_io_cpu_addr_ready),
    .io_out_valid (_PC_Q_io_out_valid),
    .io_out_bits  (_PC_Q_io_out_bits)
  );
  Q_2 BTB_Q (
    .clock              (clock),
    .reset              (reset),
    .io_in_valid        (_bp_io_prediction_valid),
    .io_in_bits_hit     (_bp_io_prediction_bits_hit),
    .io_in_bits_target  (_bp_io_prediction_bits_target),
    .io_in_bits_br_type (_bp_io_prediction_bits_br_type),
    .io_in_bits_GHR     (_bp_io_prediction_bits_GHR),
    .io_in_bits_T_NT    (_bp_io_prediction_bits_T_NT),
    .io_out_ready       (_predecoder_io_prediction_ready),
    .io_out_valid       (_BTB_Q_io_out_valid),
    .io_out_bits_hit    (_BTB_Q_io_out_bits_hit),
    .io_out_bits_target (_BTB_Q_io_out_bits_target),
    .io_out_bits_T_NT   (_BTB_Q_io_out_bits_T_NT)
  );
endmodule

module decoder(
  input         clock,
                reset,
  output        io_instruction_ready,
  input         io_instruction_valid,
  input  [31:0] io_instruction_bits_instruction,
  input  [3:0]  io_instruction_bits_packet_index,
  input  [5:0]  io_instruction_bits_ROB_index,
  input         io_decoded_instruction_ready,
  output        io_decoded_instruction_valid,
                io_decoded_instruction_bits_ready_bits_RS1_ready,
                io_decoded_instruction_bits_ready_bits_RS2_ready,
  output [5:0]  io_decoded_instruction_bits_RD,
  output        io_decoded_instruction_bits_RD_valid,
  output [5:0]  io_decoded_instruction_bits_RS1,
  output        io_decoded_instruction_bits_RS1_valid,
  output [5:0]  io_decoded_instruction_bits_RS2,
  output        io_decoded_instruction_bits_RS2_valid,
  output [31:0] io_decoded_instruction_bits_IMM,
  output [2:0]  io_decoded_instruction_bits_FUNCT3,
  output [3:0]  io_decoded_instruction_bits_packet_index,
  output [5:0]  io_decoded_instruction_bits_ROB_index,
  output [4:0]  io_decoded_instruction_bits_instructionType,
  output [1:0]  io_decoded_instruction_bits_portID,
                io_decoded_instruction_bits_RS_type,
  output        io_decoded_instruction_bits_needs_ALU,
                io_decoded_instruction_bits_needs_branch_unit,
                io_decoded_instruction_bits_needs_CSRs,
                io_decoded_instruction_bits_SUBTRACT,
                io_decoded_instruction_bits_MULTIPLY,
                io_decoded_instruction_bits_IMMEDIATE,
                io_decoded_instruction_bits_IS_LOAD,
                io_decoded_instruction_bits_IS_STORE
);

  wire [4:0] instructionType = io_instruction_bits_instruction[6:2];
  wire       IS_LOAD = instructionType == 5'h0;
  wire       IMMEDIATE = instructionType == 5'h4;
  wire       _is_INT_T_11 = instructionType == 5'h5;
  wire       IS_STORE = instructionType == 5'h8;
  wire       _is_INT_T = instructionType == 5'hC;
  wire       _is_INT_T_9 = instructionType == 5'hD;
  wire       _is_INT_T_3 = instructionType == 5'h18;
  wire       _is_INT_T_7 = instructionType == 5'h19;
  wire       _is_INT_T_5 = instructionType == 5'h1B;
  wire       _io_decoded_instruction_bits_RD_valid_T_13 = instructionType == 5'h1C;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset
          & ~(IS_LOAD | instructionType == 5'h1 | instructionType == 5'h2
              | instructionType == 5'h3 | IMMEDIATE | _is_INT_T_11
              | instructionType == 5'h6 | IS_STORE | instructionType == 5'h9
              | instructionType == 5'hA | instructionType == 5'hB | _is_INT_T
              | _is_INT_T_9 | instructionType == 5'hE | instructionType == 5'h10
              | instructionType == 5'h11 | instructionType == 5'h12
              | instructionType == 5'h13 | instructionType == 5'h14
              | instructionType == 5'h16 | _is_INT_T_3 | _is_INT_T_7 | _is_INT_T_5
              | _io_decoded_instruction_bits_RD_valid_T_13
              | instructionType == 5'h1E)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: Enum state must be valid, got %d!\n    at decoder.scala:68 assert(valid, \"Enum state must be valid, got %%%%d!\", opcode(6,2))\n",
                 instructionType);
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire       _needs_ALU_T_1 = io_instruction_bits_instruction[31:25] == 7'h20;
  wire       needs_branch_unit = _is_INT_T_3 | _is_INT_T_5 | _is_INT_T_7;
  wire       needs_ALU =
    _is_INT_T & (_needs_ALU_T_1 | io_instruction_bits_instruction[31:25] == 7'h0)
    | IMMEDIATE;
  wire       needs_memory = IS_STORE | IS_LOAD;
  reg  [1:0] next_ALU_port_0;
  reg  [1:0] next_ALU_port_1;
  reg  [1:0] next_ALU_port_2;
  always @(posedge clock) begin
    if (reset) begin
      next_ALU_port_0 <= 2'h0;
      next_ALU_port_1 <= 2'h1;
      next_ALU_port_2 <= 2'h2;
    end
    else if (needs_ALU) begin
      next_ALU_port_0 <= next_ALU_port_1;
      next_ALU_port_1 <= next_ALU_port_2;
      next_ALU_port_2 <= next_ALU_port_0;
    end
  end // always @(posedge)
  assign io_instruction_ready = io_decoded_instruction_ready;
  assign io_decoded_instruction_valid = io_instruction_valid;
  assign io_decoded_instruction_bits_ready_bits_RS1_ready = 1'h0;
  assign io_decoded_instruction_bits_ready_bits_RS2_ready = 1'h0;
  assign io_decoded_instruction_bits_RD = {1'h0, io_instruction_bits_instruction[11:7]};
  assign io_decoded_instruction_bits_RD_valid =
    (_is_INT_T | IMMEDIATE | IS_LOAD | _is_INT_T_5 | _is_INT_T_7 | _is_INT_T_9
     | _is_INT_T_11 | _io_decoded_instruction_bits_RD_valid_T_13) & io_instruction_valid;
  assign io_decoded_instruction_bits_RS1 = {1'h0, io_instruction_bits_instruction[19:15]};
  assign io_decoded_instruction_bits_RS1_valid =
    (_is_INT_T | IMMEDIATE | IS_LOAD | IS_STORE | _is_INT_T_7 | _is_INT_T_3)
    & io_instruction_valid;
  assign io_decoded_instruction_bits_RS2 = {1'h0, io_instruction_bits_instruction[24:20]};
  assign io_decoded_instruction_bits_RS2_valid =
    (_is_INT_T | IS_STORE | _is_INT_T_3) & io_instruction_valid;
  assign io_decoded_instruction_bits_IMM =
    io_instruction_bits_instruction[6:0] == 7'h63
      ? {19'h0,
         io_instruction_bits_instruction[31],
         io_instruction_bits_instruction[7],
         io_instruction_bits_instruction[30:25],
         io_instruction_bits_instruction[11:8],
         1'h0}
      : io_instruction_bits_instruction[6:0] == 7'h6F
          ? {11'h0,
             io_instruction_bits_instruction[31],
             io_instruction_bits_instruction[19:12],
             io_instruction_bits_instruction[20],
             io_instruction_bits_instruction[30:21],
             1'h0}
          : io_instruction_bits_instruction[6:0] == 7'h13
            | io_instruction_bits_instruction[6:0] == 7'h3
            | io_instruction_bits_instruction[6:0] == 7'h67
              ? {20'h0, io_instruction_bits_instruction[31:20]}
              : io_instruction_bits_instruction[6:0] == 7'h23
                  ? {20'h0,
                     io_instruction_bits_instruction[31:25],
                     io_instruction_bits_instruction[11:7]}
                  : io_instruction_bits_instruction[6:0] == 7'h17
                    | io_instruction_bits_instruction[6:0] == 7'h37
                      ? {io_instruction_bits_instruction[31:12], 12'h0}
                      : 32'h0;
  assign io_decoded_instruction_bits_FUNCT3 = io_instruction_bits_instruction[14:12];
  assign io_decoded_instruction_bits_packet_index = io_instruction_bits_packet_index;
  assign io_decoded_instruction_bits_ROB_index = io_instruction_bits_ROB_index;
  assign io_decoded_instruction_bits_instructionType = instructionType;
  assign io_decoded_instruction_bits_portID =
    needs_ALU
      ? next_ALU_port_0
      : needs_branch_unit
          ? 2'h0
          : _is_INT_T
            & (io_instruction_bits_instruction[14:12] == 3'h4
               | io_instruction_bits_instruction[14:12] == 3'h5
               | io_instruction_bits_instruction[14:12] == 3'h6
               | (&(io_instruction_bits_instruction[14:12])))
            & io_instruction_bits_instruction[25]
              ? 2'h1
              : {2{needs_memory}};
  assign io_decoded_instruction_bits_RS_type =
    _is_INT_T | IMMEDIATE | _is_INT_T_3 | _is_INT_T_5 | _is_INT_T_7 | _is_INT_T_9
    | _is_INT_T_11
      ? 2'h0
      : IS_LOAD | IS_STORE ? 2'h1 : 2'h2;
  assign io_decoded_instruction_bits_needs_ALU = needs_ALU;
  assign io_decoded_instruction_bits_needs_branch_unit = needs_branch_unit;
  assign io_decoded_instruction_bits_needs_CSRs = 1'h0;
  assign io_decoded_instruction_bits_SUBTRACT = (_is_INT_T | IMMEDIATE) & _needs_ALU_T_1;
  assign io_decoded_instruction_bits_MULTIPLY =
    _is_INT_T & io_instruction_bits_instruction[31:25] == 7'h1;
  assign io_decoded_instruction_bits_IMMEDIATE = IMMEDIATE;
  assign io_decoded_instruction_bits_IS_LOAD = IS_LOAD;
  assign io_decoded_instruction_bits_IS_STORE = IS_STORE;
endmodule

module fetch_packet_decoder(
  input         clock,
                reset,
  output        io_fetch_packet_ready,
  input         io_fetch_packet_valid,
  input  [31:0] io_fetch_packet_bits_fetch_PC,
  input         io_fetch_packet_bits_valid_bits_0,
                io_fetch_packet_bits_valid_bits_1,
                io_fetch_packet_bits_valid_bits_2,
                io_fetch_packet_bits_valid_bits_3,
  input  [31:0] io_fetch_packet_bits_instructions_0_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_0_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_0_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_1_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_1_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_1_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_2_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_2_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_2_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_3_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_3_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_3_ROB_index,
  input         io_decoded_fetch_packet_ready,
  output        io_decoded_fetch_packet_valid,
  output [31:0] io_decoded_fetch_packet_bits_fetch_PC,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  output [31:0] io_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  output [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE,
                io_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD,
                io_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE,
                io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  output [31:0] io_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  output [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE,
                io_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD,
                io_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE,
                io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  output [31:0] io_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  output [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE,
                io_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD,
                io_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE,
                io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  output [31:0] io_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  output [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE,
                io_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD,
                io_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE,
                io_decoded_fetch_packet_bits_valid_bits_0,
                io_decoded_fetch_packet_bits_valid_bits_1,
                io_decoded_fetch_packet_bits_valid_bits_2,
                io_decoded_fetch_packet_bits_valid_bits_3
);

  wire        _decoders_3_io_decoded_instruction_bits_ready_bits_RS1_ready;
  wire        _decoders_3_io_decoded_instruction_bits_ready_bits_RS2_ready;
  wire [5:0]  _decoders_3_io_decoded_instruction_bits_RD;
  wire        _decoders_3_io_decoded_instruction_bits_RD_valid;
  wire [5:0]  _decoders_3_io_decoded_instruction_bits_RS1;
  wire        _decoders_3_io_decoded_instruction_bits_RS1_valid;
  wire [5:0]  _decoders_3_io_decoded_instruction_bits_RS2;
  wire        _decoders_3_io_decoded_instruction_bits_RS2_valid;
  wire [31:0] _decoders_3_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_3_io_decoded_instruction_bits_FUNCT3;
  wire [3:0]  _decoders_3_io_decoded_instruction_bits_packet_index;
  wire [5:0]  _decoders_3_io_decoded_instruction_bits_ROB_index;
  wire [4:0]  _decoders_3_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_RS_type;
  wire        _decoders_3_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_3_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_3_io_decoded_instruction_bits_needs_CSRs;
  wire        _decoders_3_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_3_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_3_io_decoded_instruction_bits_IMMEDIATE;
  wire        _decoders_3_io_decoded_instruction_bits_IS_LOAD;
  wire        _decoders_3_io_decoded_instruction_bits_IS_STORE;
  wire        _decoders_2_io_decoded_instruction_bits_ready_bits_RS1_ready;
  wire        _decoders_2_io_decoded_instruction_bits_ready_bits_RS2_ready;
  wire [5:0]  _decoders_2_io_decoded_instruction_bits_RD;
  wire        _decoders_2_io_decoded_instruction_bits_RD_valid;
  wire [5:0]  _decoders_2_io_decoded_instruction_bits_RS1;
  wire        _decoders_2_io_decoded_instruction_bits_RS1_valid;
  wire [5:0]  _decoders_2_io_decoded_instruction_bits_RS2;
  wire        _decoders_2_io_decoded_instruction_bits_RS2_valid;
  wire [31:0] _decoders_2_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_2_io_decoded_instruction_bits_FUNCT3;
  wire [3:0]  _decoders_2_io_decoded_instruction_bits_packet_index;
  wire [5:0]  _decoders_2_io_decoded_instruction_bits_ROB_index;
  wire [4:0]  _decoders_2_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_RS_type;
  wire        _decoders_2_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_2_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_2_io_decoded_instruction_bits_needs_CSRs;
  wire        _decoders_2_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_2_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_2_io_decoded_instruction_bits_IMMEDIATE;
  wire        _decoders_2_io_decoded_instruction_bits_IS_LOAD;
  wire        _decoders_2_io_decoded_instruction_bits_IS_STORE;
  wire        _decoders_1_io_decoded_instruction_bits_ready_bits_RS1_ready;
  wire        _decoders_1_io_decoded_instruction_bits_ready_bits_RS2_ready;
  wire [5:0]  _decoders_1_io_decoded_instruction_bits_RD;
  wire        _decoders_1_io_decoded_instruction_bits_RD_valid;
  wire [5:0]  _decoders_1_io_decoded_instruction_bits_RS1;
  wire        _decoders_1_io_decoded_instruction_bits_RS1_valid;
  wire [5:0]  _decoders_1_io_decoded_instruction_bits_RS2;
  wire        _decoders_1_io_decoded_instruction_bits_RS2_valid;
  wire [31:0] _decoders_1_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_1_io_decoded_instruction_bits_FUNCT3;
  wire [3:0]  _decoders_1_io_decoded_instruction_bits_packet_index;
  wire [5:0]  _decoders_1_io_decoded_instruction_bits_ROB_index;
  wire [4:0]  _decoders_1_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_RS_type;
  wire        _decoders_1_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_1_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_1_io_decoded_instruction_bits_needs_CSRs;
  wire        _decoders_1_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_1_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_1_io_decoded_instruction_bits_IMMEDIATE;
  wire        _decoders_1_io_decoded_instruction_bits_IS_LOAD;
  wire        _decoders_1_io_decoded_instruction_bits_IS_STORE;
  wire        _decoders_0_io_decoded_instruction_bits_ready_bits_RS1_ready;
  wire        _decoders_0_io_decoded_instruction_bits_ready_bits_RS2_ready;
  wire [5:0]  _decoders_0_io_decoded_instruction_bits_RD;
  wire        _decoders_0_io_decoded_instruction_bits_RD_valid;
  wire [5:0]  _decoders_0_io_decoded_instruction_bits_RS1;
  wire        _decoders_0_io_decoded_instruction_bits_RS1_valid;
  wire [5:0]  _decoders_0_io_decoded_instruction_bits_RS2;
  wire        _decoders_0_io_decoded_instruction_bits_RS2_valid;
  wire [31:0] _decoders_0_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_0_io_decoded_instruction_bits_FUNCT3;
  wire [3:0]  _decoders_0_io_decoded_instruction_bits_packet_index;
  wire [5:0]  _decoders_0_io_decoded_instruction_bits_ROB_index;
  wire [4:0]  _decoders_0_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_RS_type;
  wire        _decoders_0_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_0_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_0_io_decoded_instruction_bits_needs_CSRs;
  wire        _decoders_0_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_0_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_0_io_decoded_instruction_bits_IMMEDIATE;
  wire        _decoders_0_io_decoded_instruction_bits_IS_LOAD;
  wire        _decoders_0_io_decoded_instruction_bits_IS_STORE;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_0_REG_ready_bits_RS1_ready;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_0_REG_ready_bits_RS2_ready;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RD;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RD_valid;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS1;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS1_valid;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS2;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS2_valid;
  reg  [31:0] io_decoded_fetch_packet_bits_decoded_instruction_0_REG_IMM;
  reg  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_REG_FUNCT3;
  reg  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_REG_packet_index;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_REG_ROB_index;
  reg  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_REG_instructionType;
  reg  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_REG_portID;
  reg  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS_type;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_ALU;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_branch_unit;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_CSRs;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_0_REG_SUBTRACT;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_0_REG_MULTIPLY;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_0_REG_IMMEDIATE;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_0_REG_IS_LOAD;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_0_REG_IS_STORE;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_1_REG_ready_bits_RS1_ready;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_1_REG_ready_bits_RS2_ready;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RD;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RD_valid;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS1;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS1_valid;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS2;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS2_valid;
  reg  [31:0] io_decoded_fetch_packet_bits_decoded_instruction_1_REG_IMM;
  reg  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_REG_FUNCT3;
  reg  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_REG_packet_index;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_REG_ROB_index;
  reg  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_REG_instructionType;
  reg  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_REG_portID;
  reg  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS_type;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_ALU;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_branch_unit;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_CSRs;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_1_REG_SUBTRACT;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_1_REG_MULTIPLY;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_1_REG_IMMEDIATE;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_1_REG_IS_LOAD;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_1_REG_IS_STORE;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_2_REG_ready_bits_RS1_ready;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_2_REG_ready_bits_RS2_ready;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RD;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RD_valid;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS1;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS1_valid;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS2;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS2_valid;
  reg  [31:0] io_decoded_fetch_packet_bits_decoded_instruction_2_REG_IMM;
  reg  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_REG_FUNCT3;
  reg  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_REG_packet_index;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_REG_ROB_index;
  reg  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_REG_instructionType;
  reg  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_REG_portID;
  reg  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS_type;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_ALU;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_branch_unit;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_CSRs;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_2_REG_SUBTRACT;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_2_REG_MULTIPLY;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_2_REG_IMMEDIATE;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_2_REG_IS_LOAD;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_2_REG_IS_STORE;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_3_REG_ready_bits_RS1_ready;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_3_REG_ready_bits_RS2_ready;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RD;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RD_valid;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS1;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS1_valid;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS2;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS2_valid;
  reg  [31:0] io_decoded_fetch_packet_bits_decoded_instruction_3_REG_IMM;
  reg  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_REG_FUNCT3;
  reg  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_REG_packet_index;
  reg  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_REG_ROB_index;
  reg  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_REG_instructionType;
  reg  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_REG_portID;
  reg  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS_type;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_ALU;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_branch_unit;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_CSRs;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_3_REG_SUBTRACT;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_3_REG_MULTIPLY;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_3_REG_IMMEDIATE;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_3_REG_IS_LOAD;
  reg         io_decoded_fetch_packet_bits_decoded_instruction_3_REG_IS_STORE;
  reg         io_decoded_fetch_packet_valid_REG;
  reg  [31:0] io_decoded_fetch_packet_bits_fetch_PC_REG;
  reg         REG_0;
  reg         REG_1;
  reg         REG_2;
  reg         REG_3;
  always @(posedge clock) begin
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_ready_bits_RS1_ready <=
      _decoders_0_io_decoded_instruction_bits_ready_bits_RS1_ready;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_ready_bits_RS2_ready <=
      _decoders_0_io_decoded_instruction_bits_ready_bits_RS2_ready;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RD <=
      _decoders_0_io_decoded_instruction_bits_RD;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RD_valid <=
      _decoders_0_io_decoded_instruction_bits_RD_valid;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS1 <=
      _decoders_0_io_decoded_instruction_bits_RS1;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS1_valid <=
      _decoders_0_io_decoded_instruction_bits_RS1_valid;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS2 <=
      _decoders_0_io_decoded_instruction_bits_RS2;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS2_valid <=
      _decoders_0_io_decoded_instruction_bits_RS2_valid;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_IMM <=
      _decoders_0_io_decoded_instruction_bits_IMM;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_FUNCT3 <=
      _decoders_0_io_decoded_instruction_bits_FUNCT3;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_packet_index <=
      _decoders_0_io_decoded_instruction_bits_packet_index;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_ROB_index <=
      _decoders_0_io_decoded_instruction_bits_ROB_index;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_instructionType <=
      _decoders_0_io_decoded_instruction_bits_instructionType;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_portID <=
      _decoders_0_io_decoded_instruction_bits_portID;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS_type <=
      _decoders_0_io_decoded_instruction_bits_RS_type;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_ALU <=
      _decoders_0_io_decoded_instruction_bits_needs_ALU;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_branch_unit <=
      _decoders_0_io_decoded_instruction_bits_needs_branch_unit;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_CSRs <=
      _decoders_0_io_decoded_instruction_bits_needs_CSRs;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_SUBTRACT <=
      _decoders_0_io_decoded_instruction_bits_SUBTRACT;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_MULTIPLY <=
      _decoders_0_io_decoded_instruction_bits_MULTIPLY;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_IMMEDIATE <=
      _decoders_0_io_decoded_instruction_bits_IMMEDIATE;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_IS_LOAD <=
      _decoders_0_io_decoded_instruction_bits_IS_LOAD;
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_IS_STORE <=
      _decoders_0_io_decoded_instruction_bits_IS_STORE;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_ready_bits_RS1_ready <=
      _decoders_1_io_decoded_instruction_bits_ready_bits_RS1_ready;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_ready_bits_RS2_ready <=
      _decoders_1_io_decoded_instruction_bits_ready_bits_RS2_ready;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RD <=
      _decoders_1_io_decoded_instruction_bits_RD;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RD_valid <=
      _decoders_1_io_decoded_instruction_bits_RD_valid;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS1 <=
      _decoders_1_io_decoded_instruction_bits_RS1;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS1_valid <=
      _decoders_1_io_decoded_instruction_bits_RS1_valid;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS2 <=
      _decoders_1_io_decoded_instruction_bits_RS2;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS2_valid <=
      _decoders_1_io_decoded_instruction_bits_RS2_valid;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_IMM <=
      _decoders_1_io_decoded_instruction_bits_IMM;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_FUNCT3 <=
      _decoders_1_io_decoded_instruction_bits_FUNCT3;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_packet_index <=
      _decoders_1_io_decoded_instruction_bits_packet_index;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_ROB_index <=
      _decoders_1_io_decoded_instruction_bits_ROB_index;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_instructionType <=
      _decoders_1_io_decoded_instruction_bits_instructionType;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_portID <=
      _decoders_1_io_decoded_instruction_bits_portID;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS_type <=
      _decoders_1_io_decoded_instruction_bits_RS_type;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_ALU <=
      _decoders_1_io_decoded_instruction_bits_needs_ALU;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_branch_unit <=
      _decoders_1_io_decoded_instruction_bits_needs_branch_unit;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_CSRs <=
      _decoders_1_io_decoded_instruction_bits_needs_CSRs;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_SUBTRACT <=
      _decoders_1_io_decoded_instruction_bits_SUBTRACT;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_MULTIPLY <=
      _decoders_1_io_decoded_instruction_bits_MULTIPLY;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_IMMEDIATE <=
      _decoders_1_io_decoded_instruction_bits_IMMEDIATE;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_IS_LOAD <=
      _decoders_1_io_decoded_instruction_bits_IS_LOAD;
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_IS_STORE <=
      _decoders_1_io_decoded_instruction_bits_IS_STORE;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_ready_bits_RS1_ready <=
      _decoders_2_io_decoded_instruction_bits_ready_bits_RS1_ready;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_ready_bits_RS2_ready <=
      _decoders_2_io_decoded_instruction_bits_ready_bits_RS2_ready;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RD <=
      _decoders_2_io_decoded_instruction_bits_RD;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RD_valid <=
      _decoders_2_io_decoded_instruction_bits_RD_valid;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS1 <=
      _decoders_2_io_decoded_instruction_bits_RS1;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS1_valid <=
      _decoders_2_io_decoded_instruction_bits_RS1_valid;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS2 <=
      _decoders_2_io_decoded_instruction_bits_RS2;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS2_valid <=
      _decoders_2_io_decoded_instruction_bits_RS2_valid;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_IMM <=
      _decoders_2_io_decoded_instruction_bits_IMM;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_FUNCT3 <=
      _decoders_2_io_decoded_instruction_bits_FUNCT3;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_packet_index <=
      _decoders_2_io_decoded_instruction_bits_packet_index;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_ROB_index <=
      _decoders_2_io_decoded_instruction_bits_ROB_index;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_instructionType <=
      _decoders_2_io_decoded_instruction_bits_instructionType;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_portID <=
      _decoders_2_io_decoded_instruction_bits_portID;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS_type <=
      _decoders_2_io_decoded_instruction_bits_RS_type;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_ALU <=
      _decoders_2_io_decoded_instruction_bits_needs_ALU;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_branch_unit <=
      _decoders_2_io_decoded_instruction_bits_needs_branch_unit;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_CSRs <=
      _decoders_2_io_decoded_instruction_bits_needs_CSRs;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_SUBTRACT <=
      _decoders_2_io_decoded_instruction_bits_SUBTRACT;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_MULTIPLY <=
      _decoders_2_io_decoded_instruction_bits_MULTIPLY;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_IMMEDIATE <=
      _decoders_2_io_decoded_instruction_bits_IMMEDIATE;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_IS_LOAD <=
      _decoders_2_io_decoded_instruction_bits_IS_LOAD;
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_IS_STORE <=
      _decoders_2_io_decoded_instruction_bits_IS_STORE;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_ready_bits_RS1_ready <=
      _decoders_3_io_decoded_instruction_bits_ready_bits_RS1_ready;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_ready_bits_RS2_ready <=
      _decoders_3_io_decoded_instruction_bits_ready_bits_RS2_ready;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RD <=
      _decoders_3_io_decoded_instruction_bits_RD;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RD_valid <=
      _decoders_3_io_decoded_instruction_bits_RD_valid;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS1 <=
      _decoders_3_io_decoded_instruction_bits_RS1;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS1_valid <=
      _decoders_3_io_decoded_instruction_bits_RS1_valid;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS2 <=
      _decoders_3_io_decoded_instruction_bits_RS2;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS2_valid <=
      _decoders_3_io_decoded_instruction_bits_RS2_valid;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_IMM <=
      _decoders_3_io_decoded_instruction_bits_IMM;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_FUNCT3 <=
      _decoders_3_io_decoded_instruction_bits_FUNCT3;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_packet_index <=
      _decoders_3_io_decoded_instruction_bits_packet_index;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_ROB_index <=
      _decoders_3_io_decoded_instruction_bits_ROB_index;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_instructionType <=
      _decoders_3_io_decoded_instruction_bits_instructionType;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_portID <=
      _decoders_3_io_decoded_instruction_bits_portID;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS_type <=
      _decoders_3_io_decoded_instruction_bits_RS_type;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_ALU <=
      _decoders_3_io_decoded_instruction_bits_needs_ALU;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_branch_unit <=
      _decoders_3_io_decoded_instruction_bits_needs_branch_unit;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_CSRs <=
      _decoders_3_io_decoded_instruction_bits_needs_CSRs;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_SUBTRACT <=
      _decoders_3_io_decoded_instruction_bits_SUBTRACT;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_MULTIPLY <=
      _decoders_3_io_decoded_instruction_bits_MULTIPLY;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_IMMEDIATE <=
      _decoders_3_io_decoded_instruction_bits_IMMEDIATE;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_IS_LOAD <=
      _decoders_3_io_decoded_instruction_bits_IS_LOAD;
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_IS_STORE <=
      _decoders_3_io_decoded_instruction_bits_IS_STORE;
    io_decoded_fetch_packet_valid_REG <= io_fetch_packet_valid;
    io_decoded_fetch_packet_bits_fetch_PC_REG <= io_fetch_packet_bits_fetch_PC;
    REG_0 <= io_fetch_packet_bits_valid_bits_0;
    REG_1 <= io_fetch_packet_bits_valid_bits_1;
    REG_2 <= io_fetch_packet_bits_valid_bits_2;
    REG_3 <= io_fetch_packet_bits_valid_bits_3;
  end // always @(posedge)
  decoder decoders_0 (
    .clock                                            (clock),
    .reset                                            (reset),
    .io_instruction_ready                             (/* unused */),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_0),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_0_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_0_packet_index),
    .io_instruction_bits_ROB_index
      (io_fetch_packet_bits_instructions_0_ROB_index),
    .io_decoded_instruction_ready                     (io_decoded_fetch_packet_ready),
    .io_decoded_instruction_valid                     (/* unused */),
    .io_decoded_instruction_bits_ready_bits_RS1_ready
      (_decoders_0_io_decoded_instruction_bits_ready_bits_RS1_ready),
    .io_decoded_instruction_bits_ready_bits_RS2_ready
      (_decoders_0_io_decoded_instruction_bits_ready_bits_RS2_ready),
    .io_decoded_instruction_bits_RD
      (_decoders_0_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_0_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_0_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_0_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_0_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_0_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_0_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_0_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_0_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_ROB_index
      (_decoders_0_io_decoded_instruction_bits_ROB_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_0_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_0_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_0_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_0_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_0_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_needs_CSRs
      (_decoders_0_io_decoded_instruction_bits_needs_CSRs),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_0_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_0_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IMMEDIATE
      (_decoders_0_io_decoded_instruction_bits_IMMEDIATE),
    .io_decoded_instruction_bits_IS_LOAD
      (_decoders_0_io_decoded_instruction_bits_IS_LOAD),
    .io_decoded_instruction_bits_IS_STORE
      (_decoders_0_io_decoded_instruction_bits_IS_STORE)
  );
  decoder decoders_1 (
    .clock                                            (clock),
    .reset                                            (reset),
    .io_instruction_ready                             (/* unused */),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_1),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_1_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_1_packet_index),
    .io_instruction_bits_ROB_index
      (io_fetch_packet_bits_instructions_1_ROB_index),
    .io_decoded_instruction_ready                     (io_decoded_fetch_packet_ready),
    .io_decoded_instruction_valid                     (/* unused */),
    .io_decoded_instruction_bits_ready_bits_RS1_ready
      (_decoders_1_io_decoded_instruction_bits_ready_bits_RS1_ready),
    .io_decoded_instruction_bits_ready_bits_RS2_ready
      (_decoders_1_io_decoded_instruction_bits_ready_bits_RS2_ready),
    .io_decoded_instruction_bits_RD
      (_decoders_1_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_1_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_1_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_1_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_1_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_1_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_1_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_1_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_1_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_ROB_index
      (_decoders_1_io_decoded_instruction_bits_ROB_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_1_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_1_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_1_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_1_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_1_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_needs_CSRs
      (_decoders_1_io_decoded_instruction_bits_needs_CSRs),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_1_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_1_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IMMEDIATE
      (_decoders_1_io_decoded_instruction_bits_IMMEDIATE),
    .io_decoded_instruction_bits_IS_LOAD
      (_decoders_1_io_decoded_instruction_bits_IS_LOAD),
    .io_decoded_instruction_bits_IS_STORE
      (_decoders_1_io_decoded_instruction_bits_IS_STORE)
  );
  decoder decoders_2 (
    .clock                                            (clock),
    .reset                                            (reset),
    .io_instruction_ready                             (/* unused */),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_2),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_2_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_2_packet_index),
    .io_instruction_bits_ROB_index
      (io_fetch_packet_bits_instructions_2_ROB_index),
    .io_decoded_instruction_ready                     (io_decoded_fetch_packet_ready),
    .io_decoded_instruction_valid                     (/* unused */),
    .io_decoded_instruction_bits_ready_bits_RS1_ready
      (_decoders_2_io_decoded_instruction_bits_ready_bits_RS1_ready),
    .io_decoded_instruction_bits_ready_bits_RS2_ready
      (_decoders_2_io_decoded_instruction_bits_ready_bits_RS2_ready),
    .io_decoded_instruction_bits_RD
      (_decoders_2_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_2_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_2_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_2_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_2_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_2_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_2_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_2_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_2_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_ROB_index
      (_decoders_2_io_decoded_instruction_bits_ROB_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_2_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_2_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_2_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_2_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_2_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_needs_CSRs
      (_decoders_2_io_decoded_instruction_bits_needs_CSRs),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_2_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_2_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IMMEDIATE
      (_decoders_2_io_decoded_instruction_bits_IMMEDIATE),
    .io_decoded_instruction_bits_IS_LOAD
      (_decoders_2_io_decoded_instruction_bits_IS_LOAD),
    .io_decoded_instruction_bits_IS_STORE
      (_decoders_2_io_decoded_instruction_bits_IS_STORE)
  );
  decoder decoders_3 (
    .clock                                            (clock),
    .reset                                            (reset),
    .io_instruction_ready                             (/* unused */),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_3),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_3_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_3_packet_index),
    .io_instruction_bits_ROB_index
      (io_fetch_packet_bits_instructions_3_ROB_index),
    .io_decoded_instruction_ready                     (io_decoded_fetch_packet_ready),
    .io_decoded_instruction_valid                     (/* unused */),
    .io_decoded_instruction_bits_ready_bits_RS1_ready
      (_decoders_3_io_decoded_instruction_bits_ready_bits_RS1_ready),
    .io_decoded_instruction_bits_ready_bits_RS2_ready
      (_decoders_3_io_decoded_instruction_bits_ready_bits_RS2_ready),
    .io_decoded_instruction_bits_RD
      (_decoders_3_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_3_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_3_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_3_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_3_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_3_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_3_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_3_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_3_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_ROB_index
      (_decoders_3_io_decoded_instruction_bits_ROB_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_3_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_3_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_3_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_3_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_3_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_needs_CSRs
      (_decoders_3_io_decoded_instruction_bits_needs_CSRs),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_3_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_3_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IMMEDIATE
      (_decoders_3_io_decoded_instruction_bits_IMMEDIATE),
    .io_decoded_instruction_bits_IS_LOAD
      (_decoders_3_io_decoded_instruction_bits_IS_LOAD),
    .io_decoded_instruction_bits_IS_STORE
      (_decoders_3_io_decoded_instruction_bits_IS_STORE)
  );
  assign io_fetch_packet_ready = io_decoded_fetch_packet_ready;
  assign io_decoded_fetch_packet_valid = io_decoded_fetch_packet_valid_REG;
  assign io_decoded_fetch_packet_bits_fetch_PC =
    io_decoded_fetch_packet_bits_fetch_PC_REG;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_ready_bits_RS1_ready;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_ready_bits_RS2_ready;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_RD =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RD;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RD_valid;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_RS1 =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS1;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS1_valid;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_RS2 =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS2;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS2_valid;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_IMM =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_IMM;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3 =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_FUNCT3;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_packet_index;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_ROB_index;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_instructionType;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_portID =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_portID;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_RS_type;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_ALU;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_branch_unit;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_CSRs;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_SUBTRACT;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_MULTIPLY;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_IMMEDIATE;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_IS_LOAD;
  assign io_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE =
    io_decoded_fetch_packet_bits_decoded_instruction_0_REG_IS_STORE;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_ready_bits_RS1_ready;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_ready_bits_RS2_ready;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_RD =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RD;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RD_valid;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_RS1 =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS1;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS1_valid;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_RS2 =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS2;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS2_valid;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_IMM =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_IMM;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3 =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_FUNCT3;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_packet_index;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_ROB_index;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_instructionType;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_portID =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_portID;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_RS_type;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_ALU;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_branch_unit;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_CSRs;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_SUBTRACT;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_MULTIPLY;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_IMMEDIATE;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_IS_LOAD;
  assign io_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE =
    io_decoded_fetch_packet_bits_decoded_instruction_1_REG_IS_STORE;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_ready_bits_RS1_ready;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_ready_bits_RS2_ready;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_RD =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RD;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RD_valid;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_RS1 =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS1;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS1_valid;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_RS2 =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS2;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS2_valid;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_IMM =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_IMM;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3 =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_FUNCT3;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_packet_index;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_ROB_index;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_instructionType;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_portID =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_portID;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_RS_type;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_ALU;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_branch_unit;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_CSRs;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_SUBTRACT;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_MULTIPLY;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_IMMEDIATE;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_IS_LOAD;
  assign io_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE =
    io_decoded_fetch_packet_bits_decoded_instruction_2_REG_IS_STORE;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_ready_bits_RS1_ready;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_ready_bits_RS2_ready;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_RD =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RD;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RD_valid;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_RS1 =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS1;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS1_valid;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_RS2 =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS2;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS2_valid;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_IMM =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_IMM;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3 =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_FUNCT3;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_packet_index;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_ROB_index;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_instructionType;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_portID =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_portID;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_RS_type;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_ALU;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_branch_unit;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_CSRs;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_SUBTRACT;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_MULTIPLY;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_IMMEDIATE;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_IS_LOAD;
  assign io_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE =
    io_decoded_fetch_packet_bits_decoded_instruction_3_REG_IS_STORE;
  assign io_decoded_fetch_packet_bits_valid_bits_0 = REG_0;
  assign io_decoded_fetch_packet_bits_valid_bits_1 = REG_1;
  assign io_decoded_fetch_packet_bits_valid_bits_2 = REG_2;
  assign io_decoded_fetch_packet_bits_valid_bits_3 = REG_3;
endmodule

// VCS coverage exclude_file
module ram_16x344(
  input  [3:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [343:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [343:0] W0_data
);

  reg [343:0] Memory[0:15];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 344'bx;
endmodule

module Queue16_decoded_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [5:0]  io_enq_bits_decoded_instruction_0_RD,
  input         io_enq_bits_decoded_instruction_0_RD_valid,
  input  [5:0]  io_enq_bits_decoded_instruction_0_RS1,
  input         io_enq_bits_decoded_instruction_0_RS1_valid,
  input  [5:0]  io_enq_bits_decoded_instruction_0_RS2,
  input         io_enq_bits_decoded_instruction_0_RS2_valid,
  input  [31:0] io_enq_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_0_FUNCT3,
  input  [3:0]  io_enq_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_0_ROB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_0_portID,
                io_enq_bits_decoded_instruction_0_RS_type,
  input         io_enq_bits_decoded_instruction_0_needs_ALU,
                io_enq_bits_decoded_instruction_0_needs_branch_unit,
                io_enq_bits_decoded_instruction_0_needs_CSRs,
                io_enq_bits_decoded_instruction_0_SUBTRACT,
                io_enq_bits_decoded_instruction_0_MULTIPLY,
                io_enq_bits_decoded_instruction_0_IMMEDIATE,
                io_enq_bits_decoded_instruction_0_IS_LOAD,
                io_enq_bits_decoded_instruction_0_IS_STORE,
                io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [5:0]  io_enq_bits_decoded_instruction_1_RD,
  input         io_enq_bits_decoded_instruction_1_RD_valid,
  input  [5:0]  io_enq_bits_decoded_instruction_1_RS1,
  input         io_enq_bits_decoded_instruction_1_RS1_valid,
  input  [5:0]  io_enq_bits_decoded_instruction_1_RS2,
  input         io_enq_bits_decoded_instruction_1_RS2_valid,
  input  [31:0] io_enq_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_1_FUNCT3,
  input  [3:0]  io_enq_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_1_ROB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_1_portID,
                io_enq_bits_decoded_instruction_1_RS_type,
  input         io_enq_bits_decoded_instruction_1_needs_ALU,
                io_enq_bits_decoded_instruction_1_needs_branch_unit,
                io_enq_bits_decoded_instruction_1_needs_CSRs,
                io_enq_bits_decoded_instruction_1_SUBTRACT,
                io_enq_bits_decoded_instruction_1_MULTIPLY,
                io_enq_bits_decoded_instruction_1_IMMEDIATE,
                io_enq_bits_decoded_instruction_1_IS_LOAD,
                io_enq_bits_decoded_instruction_1_IS_STORE,
                io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [5:0]  io_enq_bits_decoded_instruction_2_RD,
  input         io_enq_bits_decoded_instruction_2_RD_valid,
  input  [5:0]  io_enq_bits_decoded_instruction_2_RS1,
  input         io_enq_bits_decoded_instruction_2_RS1_valid,
  input  [5:0]  io_enq_bits_decoded_instruction_2_RS2,
  input         io_enq_bits_decoded_instruction_2_RS2_valid,
  input  [31:0] io_enq_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_2_FUNCT3,
  input  [3:0]  io_enq_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_2_ROB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_2_portID,
                io_enq_bits_decoded_instruction_2_RS_type,
  input         io_enq_bits_decoded_instruction_2_needs_ALU,
                io_enq_bits_decoded_instruction_2_needs_branch_unit,
                io_enq_bits_decoded_instruction_2_needs_CSRs,
                io_enq_bits_decoded_instruction_2_SUBTRACT,
                io_enq_bits_decoded_instruction_2_MULTIPLY,
                io_enq_bits_decoded_instruction_2_IMMEDIATE,
                io_enq_bits_decoded_instruction_2_IS_LOAD,
                io_enq_bits_decoded_instruction_2_IS_STORE,
                io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [5:0]  io_enq_bits_decoded_instruction_3_RD,
  input         io_enq_bits_decoded_instruction_3_RD_valid,
  input  [5:0]  io_enq_bits_decoded_instruction_3_RS1,
  input         io_enq_bits_decoded_instruction_3_RS1_valid,
  input  [5:0]  io_enq_bits_decoded_instruction_3_RS2,
  input         io_enq_bits_decoded_instruction_3_RS2_valid,
  input  [31:0] io_enq_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_3_FUNCT3,
  input  [3:0]  io_enq_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_3_ROB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_3_portID,
                io_enq_bits_decoded_instruction_3_RS_type,
  input         io_enq_bits_decoded_instruction_3_needs_ALU,
                io_enq_bits_decoded_instruction_3_needs_branch_unit,
                io_enq_bits_decoded_instruction_3_needs_CSRs,
                io_enq_bits_decoded_instruction_3_SUBTRACT,
                io_enq_bits_decoded_instruction_3_MULTIPLY,
                io_enq_bits_decoded_instruction_3_IMMEDIATE,
                io_enq_bits_decoded_instruction_3_IS_LOAD,
                io_enq_bits_decoded_instruction_3_IS_STORE,
                io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
                io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output [5:0]  io_deq_bits_decoded_instruction_0_RD,
  output        io_deq_bits_decoded_instruction_0_RD_valid,
  output [5:0]  io_deq_bits_decoded_instruction_0_RS1,
  output        io_deq_bits_decoded_instruction_0_RS1_valid,
  output [5:0]  io_deq_bits_decoded_instruction_0_RS2,
  output        io_deq_bits_decoded_instruction_0_RS2_valid,
  output [31:0] io_deq_bits_decoded_instruction_0_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_0_FUNCT3,
  output [3:0]  io_deq_bits_decoded_instruction_0_packet_index,
  output [4:0]  io_deq_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_0_portID,
                io_deq_bits_decoded_instruction_0_RS_type,
  output        io_deq_bits_decoded_instruction_0_needs_ALU,
                io_deq_bits_decoded_instruction_0_needs_branch_unit,
                io_deq_bits_decoded_instruction_0_needs_CSRs,
                io_deq_bits_decoded_instruction_0_SUBTRACT,
                io_deq_bits_decoded_instruction_0_MULTIPLY,
                io_deq_bits_decoded_instruction_0_IMMEDIATE,
                io_deq_bits_decoded_instruction_0_IS_LOAD,
                io_deq_bits_decoded_instruction_0_IS_STORE,
  output [5:0]  io_deq_bits_decoded_instruction_1_RD,
  output        io_deq_bits_decoded_instruction_1_RD_valid,
  output [5:0]  io_deq_bits_decoded_instruction_1_RS1,
  output        io_deq_bits_decoded_instruction_1_RS1_valid,
  output [5:0]  io_deq_bits_decoded_instruction_1_RS2,
  output        io_deq_bits_decoded_instruction_1_RS2_valid,
  output [31:0] io_deq_bits_decoded_instruction_1_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_1_FUNCT3,
  output [3:0]  io_deq_bits_decoded_instruction_1_packet_index,
  output [4:0]  io_deq_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_1_portID,
                io_deq_bits_decoded_instruction_1_RS_type,
  output        io_deq_bits_decoded_instruction_1_needs_ALU,
                io_deq_bits_decoded_instruction_1_needs_branch_unit,
                io_deq_bits_decoded_instruction_1_needs_CSRs,
                io_deq_bits_decoded_instruction_1_SUBTRACT,
                io_deq_bits_decoded_instruction_1_MULTIPLY,
                io_deq_bits_decoded_instruction_1_IMMEDIATE,
                io_deq_bits_decoded_instruction_1_IS_LOAD,
                io_deq_bits_decoded_instruction_1_IS_STORE,
  output [5:0]  io_deq_bits_decoded_instruction_2_RD,
  output        io_deq_bits_decoded_instruction_2_RD_valid,
  output [5:0]  io_deq_bits_decoded_instruction_2_RS1,
  output        io_deq_bits_decoded_instruction_2_RS1_valid,
  output [5:0]  io_deq_bits_decoded_instruction_2_RS2,
  output        io_deq_bits_decoded_instruction_2_RS2_valid,
  output [31:0] io_deq_bits_decoded_instruction_2_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_2_FUNCT3,
  output [3:0]  io_deq_bits_decoded_instruction_2_packet_index,
  output [4:0]  io_deq_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_2_portID,
                io_deq_bits_decoded_instruction_2_RS_type,
  output        io_deq_bits_decoded_instruction_2_needs_ALU,
                io_deq_bits_decoded_instruction_2_needs_branch_unit,
                io_deq_bits_decoded_instruction_2_needs_CSRs,
                io_deq_bits_decoded_instruction_2_SUBTRACT,
                io_deq_bits_decoded_instruction_2_MULTIPLY,
                io_deq_bits_decoded_instruction_2_IMMEDIATE,
                io_deq_bits_decoded_instruction_2_IS_LOAD,
                io_deq_bits_decoded_instruction_2_IS_STORE,
  output [5:0]  io_deq_bits_decoded_instruction_3_RD,
  output        io_deq_bits_decoded_instruction_3_RD_valid,
  output [5:0]  io_deq_bits_decoded_instruction_3_RS1,
  output        io_deq_bits_decoded_instruction_3_RS1_valid,
  output [5:0]  io_deq_bits_decoded_instruction_3_RS2,
  output        io_deq_bits_decoded_instruction_3_RS2_valid,
  output [31:0] io_deq_bits_decoded_instruction_3_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_3_FUNCT3,
  output [3:0]  io_deq_bits_decoded_instruction_3_packet_index,
  output [4:0]  io_deq_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_3_portID,
                io_deq_bits_decoded_instruction_3_RS_type,
  output        io_deq_bits_decoded_instruction_3_needs_ALU,
                io_deq_bits_decoded_instruction_3_needs_branch_unit,
                io_deq_bits_decoded_instruction_3_needs_CSRs,
                io_deq_bits_decoded_instruction_3_SUBTRACT,
                io_deq_bits_decoded_instruction_3_MULTIPLY,
                io_deq_bits_decoded_instruction_3_IMMEDIATE,
                io_deq_bits_decoded_instruction_3_IS_LOAD,
                io_deq_bits_decoded_instruction_3_IS_STORE,
                io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3
);

  wire [343:0] _ram_ext_R0_data;
  reg  [3:0]   enq_ptr_value;
  reg  [3:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         io_deq_valid_0 = io_enq_valid | ~empty;
  wire         do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire         do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (do_enq)
        enq_ptr_value <= enq_ptr_value + 4'h1;
      if (do_deq)
        deq_ptr_value <= deq_ptr_value + 4'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge)
  ram_16x344 ram_ext (
    .R0_addr (deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_decoded_instruction_3_IS_STORE,
        io_enq_bits_decoded_instruction_3_IS_LOAD,
        io_enq_bits_decoded_instruction_3_IMMEDIATE,
        io_enq_bits_decoded_instruction_3_MULTIPLY,
        io_enq_bits_decoded_instruction_3_SUBTRACT,
        io_enq_bits_decoded_instruction_3_needs_CSRs,
        io_enq_bits_decoded_instruction_3_needs_branch_unit,
        io_enq_bits_decoded_instruction_3_needs_ALU,
        io_enq_bits_decoded_instruction_3_RS_type,
        io_enq_bits_decoded_instruction_3_portID,
        io_enq_bits_decoded_instruction_3_instructionType,
        io_enq_bits_decoded_instruction_3_packet_index,
        io_enq_bits_decoded_instruction_3_FUNCT3,
        io_enq_bits_decoded_instruction_3_IMM,
        io_enq_bits_decoded_instruction_3_RS2_valid,
        io_enq_bits_decoded_instruction_3_RS2,
        io_enq_bits_decoded_instruction_3_RS1_valid,
        io_enq_bits_decoded_instruction_3_RS1,
        io_enq_bits_decoded_instruction_3_RD_valid,
        io_enq_bits_decoded_instruction_3_RD,
        io_enq_bits_decoded_instruction_2_IS_STORE,
        io_enq_bits_decoded_instruction_2_IS_LOAD,
        io_enq_bits_decoded_instruction_2_IMMEDIATE,
        io_enq_bits_decoded_instruction_2_MULTIPLY,
        io_enq_bits_decoded_instruction_2_SUBTRACT,
        io_enq_bits_decoded_instruction_2_needs_CSRs,
        io_enq_bits_decoded_instruction_2_needs_branch_unit,
        io_enq_bits_decoded_instruction_2_needs_ALU,
        io_enq_bits_decoded_instruction_2_RS_type,
        io_enq_bits_decoded_instruction_2_portID,
        io_enq_bits_decoded_instruction_2_instructionType,
        io_enq_bits_decoded_instruction_2_packet_index,
        io_enq_bits_decoded_instruction_2_FUNCT3,
        io_enq_bits_decoded_instruction_2_IMM,
        io_enq_bits_decoded_instruction_2_RS2_valid,
        io_enq_bits_decoded_instruction_2_RS2,
        io_enq_bits_decoded_instruction_2_RS1_valid,
        io_enq_bits_decoded_instruction_2_RS1,
        io_enq_bits_decoded_instruction_2_RD_valid,
        io_enq_bits_decoded_instruction_2_RD,
        io_enq_bits_decoded_instruction_1_IS_STORE,
        io_enq_bits_decoded_instruction_1_IS_LOAD,
        io_enq_bits_decoded_instruction_1_IMMEDIATE,
        io_enq_bits_decoded_instruction_1_MULTIPLY,
        io_enq_bits_decoded_instruction_1_SUBTRACT,
        io_enq_bits_decoded_instruction_1_needs_CSRs,
        io_enq_bits_decoded_instruction_1_needs_branch_unit,
        io_enq_bits_decoded_instruction_1_needs_ALU,
        io_enq_bits_decoded_instruction_1_RS_type,
        io_enq_bits_decoded_instruction_1_portID,
        io_enq_bits_decoded_instruction_1_instructionType,
        io_enq_bits_decoded_instruction_1_packet_index,
        io_enq_bits_decoded_instruction_1_FUNCT3,
        io_enq_bits_decoded_instruction_1_IMM,
        io_enq_bits_decoded_instruction_1_RS2_valid,
        io_enq_bits_decoded_instruction_1_RS2,
        io_enq_bits_decoded_instruction_1_RS1_valid,
        io_enq_bits_decoded_instruction_1_RS1,
        io_enq_bits_decoded_instruction_1_RD_valid,
        io_enq_bits_decoded_instruction_1_RD,
        io_enq_bits_decoded_instruction_0_IS_STORE,
        io_enq_bits_decoded_instruction_0_IS_LOAD,
        io_enq_bits_decoded_instruction_0_IMMEDIATE,
        io_enq_bits_decoded_instruction_0_MULTIPLY,
        io_enq_bits_decoded_instruction_0_SUBTRACT,
        io_enq_bits_decoded_instruction_0_needs_CSRs,
        io_enq_bits_decoded_instruction_0_needs_branch_unit,
        io_enq_bits_decoded_instruction_0_needs_ALU,
        io_enq_bits_decoded_instruction_0_RS_type,
        io_enq_bits_decoded_instruction_0_portID,
        io_enq_bits_decoded_instruction_0_instructionType,
        io_enq_bits_decoded_instruction_0_packet_index,
        io_enq_bits_decoded_instruction_0_FUNCT3,
        io_enq_bits_decoded_instruction_0_IMM,
        io_enq_bits_decoded_instruction_0_RS2_valid,
        io_enq_bits_decoded_instruction_0_RS2,
        io_enq_bits_decoded_instruction_0_RS1_valid,
        io_enq_bits_decoded_instruction_0_RS1,
        io_enq_bits_decoded_instruction_0_RD_valid,
        io_enq_bits_decoded_instruction_0_RD,
        io_enq_bits_fetch_PC})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_fetch_PC = empty ? io_enq_bits_fetch_PC : _ram_ext_R0_data[31:0];
  assign io_deq_bits_decoded_instruction_0_RD =
    empty ? io_enq_bits_decoded_instruction_0_RD : _ram_ext_R0_data[37:32];
  assign io_deq_bits_decoded_instruction_0_RD_valid =
    empty ? io_enq_bits_decoded_instruction_0_RD_valid : _ram_ext_R0_data[38];
  assign io_deq_bits_decoded_instruction_0_RS1 =
    empty ? io_enq_bits_decoded_instruction_0_RS1 : _ram_ext_R0_data[44:39];
  assign io_deq_bits_decoded_instruction_0_RS1_valid =
    empty ? io_enq_bits_decoded_instruction_0_RS1_valid : _ram_ext_R0_data[45];
  assign io_deq_bits_decoded_instruction_0_RS2 =
    empty ? io_enq_bits_decoded_instruction_0_RS2 : _ram_ext_R0_data[51:46];
  assign io_deq_bits_decoded_instruction_0_RS2_valid =
    empty ? io_enq_bits_decoded_instruction_0_RS2_valid : _ram_ext_R0_data[52];
  assign io_deq_bits_decoded_instruction_0_IMM =
    empty ? io_enq_bits_decoded_instruction_0_IMM : _ram_ext_R0_data[84:53];
  assign io_deq_bits_decoded_instruction_0_FUNCT3 =
    empty ? io_enq_bits_decoded_instruction_0_FUNCT3 : _ram_ext_R0_data[87:85];
  assign io_deq_bits_decoded_instruction_0_packet_index =
    empty ? io_enq_bits_decoded_instruction_0_packet_index : _ram_ext_R0_data[91:88];
  assign io_deq_bits_decoded_instruction_0_instructionType =
    empty ? io_enq_bits_decoded_instruction_0_instructionType : _ram_ext_R0_data[96:92];
  assign io_deq_bits_decoded_instruction_0_portID =
    empty ? io_enq_bits_decoded_instruction_0_portID : _ram_ext_R0_data[98:97];
  assign io_deq_bits_decoded_instruction_0_RS_type =
    empty ? io_enq_bits_decoded_instruction_0_RS_type : _ram_ext_R0_data[100:99];
  assign io_deq_bits_decoded_instruction_0_needs_ALU =
    empty ? io_enq_bits_decoded_instruction_0_needs_ALU : _ram_ext_R0_data[101];
  assign io_deq_bits_decoded_instruction_0_needs_branch_unit =
    empty ? io_enq_bits_decoded_instruction_0_needs_branch_unit : _ram_ext_R0_data[102];
  assign io_deq_bits_decoded_instruction_0_needs_CSRs =
    empty ? io_enq_bits_decoded_instruction_0_needs_CSRs : _ram_ext_R0_data[103];
  assign io_deq_bits_decoded_instruction_0_SUBTRACT =
    empty ? io_enq_bits_decoded_instruction_0_SUBTRACT : _ram_ext_R0_data[104];
  assign io_deq_bits_decoded_instruction_0_MULTIPLY =
    empty ? io_enq_bits_decoded_instruction_0_MULTIPLY : _ram_ext_R0_data[105];
  assign io_deq_bits_decoded_instruction_0_IMMEDIATE =
    empty ? io_enq_bits_decoded_instruction_0_IMMEDIATE : _ram_ext_R0_data[106];
  assign io_deq_bits_decoded_instruction_0_IS_LOAD =
    empty ? io_enq_bits_decoded_instruction_0_IS_LOAD : _ram_ext_R0_data[107];
  assign io_deq_bits_decoded_instruction_0_IS_STORE =
    empty ? io_enq_bits_decoded_instruction_0_IS_STORE : _ram_ext_R0_data[108];
  assign io_deq_bits_decoded_instruction_1_RD =
    empty ? io_enq_bits_decoded_instruction_1_RD : _ram_ext_R0_data[114:109];
  assign io_deq_bits_decoded_instruction_1_RD_valid =
    empty ? io_enq_bits_decoded_instruction_1_RD_valid : _ram_ext_R0_data[115];
  assign io_deq_bits_decoded_instruction_1_RS1 =
    empty ? io_enq_bits_decoded_instruction_1_RS1 : _ram_ext_R0_data[121:116];
  assign io_deq_bits_decoded_instruction_1_RS1_valid =
    empty ? io_enq_bits_decoded_instruction_1_RS1_valid : _ram_ext_R0_data[122];
  assign io_deq_bits_decoded_instruction_1_RS2 =
    empty ? io_enq_bits_decoded_instruction_1_RS2 : _ram_ext_R0_data[128:123];
  assign io_deq_bits_decoded_instruction_1_RS2_valid =
    empty ? io_enq_bits_decoded_instruction_1_RS2_valid : _ram_ext_R0_data[129];
  assign io_deq_bits_decoded_instruction_1_IMM =
    empty ? io_enq_bits_decoded_instruction_1_IMM : _ram_ext_R0_data[161:130];
  assign io_deq_bits_decoded_instruction_1_FUNCT3 =
    empty ? io_enq_bits_decoded_instruction_1_FUNCT3 : _ram_ext_R0_data[164:162];
  assign io_deq_bits_decoded_instruction_1_packet_index =
    empty ? io_enq_bits_decoded_instruction_1_packet_index : _ram_ext_R0_data[168:165];
  assign io_deq_bits_decoded_instruction_1_instructionType =
    empty ? io_enq_bits_decoded_instruction_1_instructionType : _ram_ext_R0_data[173:169];
  assign io_deq_bits_decoded_instruction_1_portID =
    empty ? io_enq_bits_decoded_instruction_1_portID : _ram_ext_R0_data[175:174];
  assign io_deq_bits_decoded_instruction_1_RS_type =
    empty ? io_enq_bits_decoded_instruction_1_RS_type : _ram_ext_R0_data[177:176];
  assign io_deq_bits_decoded_instruction_1_needs_ALU =
    empty ? io_enq_bits_decoded_instruction_1_needs_ALU : _ram_ext_R0_data[178];
  assign io_deq_bits_decoded_instruction_1_needs_branch_unit =
    empty ? io_enq_bits_decoded_instruction_1_needs_branch_unit : _ram_ext_R0_data[179];
  assign io_deq_bits_decoded_instruction_1_needs_CSRs =
    empty ? io_enq_bits_decoded_instruction_1_needs_CSRs : _ram_ext_R0_data[180];
  assign io_deq_bits_decoded_instruction_1_SUBTRACT =
    empty ? io_enq_bits_decoded_instruction_1_SUBTRACT : _ram_ext_R0_data[181];
  assign io_deq_bits_decoded_instruction_1_MULTIPLY =
    empty ? io_enq_bits_decoded_instruction_1_MULTIPLY : _ram_ext_R0_data[182];
  assign io_deq_bits_decoded_instruction_1_IMMEDIATE =
    empty ? io_enq_bits_decoded_instruction_1_IMMEDIATE : _ram_ext_R0_data[183];
  assign io_deq_bits_decoded_instruction_1_IS_LOAD =
    empty ? io_enq_bits_decoded_instruction_1_IS_LOAD : _ram_ext_R0_data[184];
  assign io_deq_bits_decoded_instruction_1_IS_STORE =
    empty ? io_enq_bits_decoded_instruction_1_IS_STORE : _ram_ext_R0_data[185];
  assign io_deq_bits_decoded_instruction_2_RD =
    empty ? io_enq_bits_decoded_instruction_2_RD : _ram_ext_R0_data[191:186];
  assign io_deq_bits_decoded_instruction_2_RD_valid =
    empty ? io_enq_bits_decoded_instruction_2_RD_valid : _ram_ext_R0_data[192];
  assign io_deq_bits_decoded_instruction_2_RS1 =
    empty ? io_enq_bits_decoded_instruction_2_RS1 : _ram_ext_R0_data[198:193];
  assign io_deq_bits_decoded_instruction_2_RS1_valid =
    empty ? io_enq_bits_decoded_instruction_2_RS1_valid : _ram_ext_R0_data[199];
  assign io_deq_bits_decoded_instruction_2_RS2 =
    empty ? io_enq_bits_decoded_instruction_2_RS2 : _ram_ext_R0_data[205:200];
  assign io_deq_bits_decoded_instruction_2_RS2_valid =
    empty ? io_enq_bits_decoded_instruction_2_RS2_valid : _ram_ext_R0_data[206];
  assign io_deq_bits_decoded_instruction_2_IMM =
    empty ? io_enq_bits_decoded_instruction_2_IMM : _ram_ext_R0_data[238:207];
  assign io_deq_bits_decoded_instruction_2_FUNCT3 =
    empty ? io_enq_bits_decoded_instruction_2_FUNCT3 : _ram_ext_R0_data[241:239];
  assign io_deq_bits_decoded_instruction_2_packet_index =
    empty ? io_enq_bits_decoded_instruction_2_packet_index : _ram_ext_R0_data[245:242];
  assign io_deq_bits_decoded_instruction_2_instructionType =
    empty ? io_enq_bits_decoded_instruction_2_instructionType : _ram_ext_R0_data[250:246];
  assign io_deq_bits_decoded_instruction_2_portID =
    empty ? io_enq_bits_decoded_instruction_2_portID : _ram_ext_R0_data[252:251];
  assign io_deq_bits_decoded_instruction_2_RS_type =
    empty ? io_enq_bits_decoded_instruction_2_RS_type : _ram_ext_R0_data[254:253];
  assign io_deq_bits_decoded_instruction_2_needs_ALU =
    empty ? io_enq_bits_decoded_instruction_2_needs_ALU : _ram_ext_R0_data[255];
  assign io_deq_bits_decoded_instruction_2_needs_branch_unit =
    empty ? io_enq_bits_decoded_instruction_2_needs_branch_unit : _ram_ext_R0_data[256];
  assign io_deq_bits_decoded_instruction_2_needs_CSRs =
    empty ? io_enq_bits_decoded_instruction_2_needs_CSRs : _ram_ext_R0_data[257];
  assign io_deq_bits_decoded_instruction_2_SUBTRACT =
    empty ? io_enq_bits_decoded_instruction_2_SUBTRACT : _ram_ext_R0_data[258];
  assign io_deq_bits_decoded_instruction_2_MULTIPLY =
    empty ? io_enq_bits_decoded_instruction_2_MULTIPLY : _ram_ext_R0_data[259];
  assign io_deq_bits_decoded_instruction_2_IMMEDIATE =
    empty ? io_enq_bits_decoded_instruction_2_IMMEDIATE : _ram_ext_R0_data[260];
  assign io_deq_bits_decoded_instruction_2_IS_LOAD =
    empty ? io_enq_bits_decoded_instruction_2_IS_LOAD : _ram_ext_R0_data[261];
  assign io_deq_bits_decoded_instruction_2_IS_STORE =
    empty ? io_enq_bits_decoded_instruction_2_IS_STORE : _ram_ext_R0_data[262];
  assign io_deq_bits_decoded_instruction_3_RD =
    empty ? io_enq_bits_decoded_instruction_3_RD : _ram_ext_R0_data[268:263];
  assign io_deq_bits_decoded_instruction_3_RD_valid =
    empty ? io_enq_bits_decoded_instruction_3_RD_valid : _ram_ext_R0_data[269];
  assign io_deq_bits_decoded_instruction_3_RS1 =
    empty ? io_enq_bits_decoded_instruction_3_RS1 : _ram_ext_R0_data[275:270];
  assign io_deq_bits_decoded_instruction_3_RS1_valid =
    empty ? io_enq_bits_decoded_instruction_3_RS1_valid : _ram_ext_R0_data[276];
  assign io_deq_bits_decoded_instruction_3_RS2 =
    empty ? io_enq_bits_decoded_instruction_3_RS2 : _ram_ext_R0_data[282:277];
  assign io_deq_bits_decoded_instruction_3_RS2_valid =
    empty ? io_enq_bits_decoded_instruction_3_RS2_valid : _ram_ext_R0_data[283];
  assign io_deq_bits_decoded_instruction_3_IMM =
    empty ? io_enq_bits_decoded_instruction_3_IMM : _ram_ext_R0_data[315:284];
  assign io_deq_bits_decoded_instruction_3_FUNCT3 =
    empty ? io_enq_bits_decoded_instruction_3_FUNCT3 : _ram_ext_R0_data[318:316];
  assign io_deq_bits_decoded_instruction_3_packet_index =
    empty ? io_enq_bits_decoded_instruction_3_packet_index : _ram_ext_R0_data[322:319];
  assign io_deq_bits_decoded_instruction_3_instructionType =
    empty ? io_enq_bits_decoded_instruction_3_instructionType : _ram_ext_R0_data[327:323];
  assign io_deq_bits_decoded_instruction_3_portID =
    empty ? io_enq_bits_decoded_instruction_3_portID : _ram_ext_R0_data[329:328];
  assign io_deq_bits_decoded_instruction_3_RS_type =
    empty ? io_enq_bits_decoded_instruction_3_RS_type : _ram_ext_R0_data[331:330];
  assign io_deq_bits_decoded_instruction_3_needs_ALU =
    empty ? io_enq_bits_decoded_instruction_3_needs_ALU : _ram_ext_R0_data[332];
  assign io_deq_bits_decoded_instruction_3_needs_branch_unit =
    empty ? io_enq_bits_decoded_instruction_3_needs_branch_unit : _ram_ext_R0_data[333];
  assign io_deq_bits_decoded_instruction_3_needs_CSRs =
    empty ? io_enq_bits_decoded_instruction_3_needs_CSRs : _ram_ext_R0_data[334];
  assign io_deq_bits_decoded_instruction_3_SUBTRACT =
    empty ? io_enq_bits_decoded_instruction_3_SUBTRACT : _ram_ext_R0_data[335];
  assign io_deq_bits_decoded_instruction_3_MULTIPLY =
    empty ? io_enq_bits_decoded_instruction_3_MULTIPLY : _ram_ext_R0_data[336];
  assign io_deq_bits_decoded_instruction_3_IMMEDIATE =
    empty ? io_enq_bits_decoded_instruction_3_IMMEDIATE : _ram_ext_R0_data[337];
  assign io_deq_bits_decoded_instruction_3_IS_LOAD =
    empty ? io_enq_bits_decoded_instruction_3_IS_LOAD : _ram_ext_R0_data[338];
  assign io_deq_bits_decoded_instruction_3_IS_STORE =
    empty ? io_enq_bits_decoded_instruction_3_IS_STORE : _ram_ext_R0_data[339];
  assign io_deq_bits_valid_bits_0 =
    empty ? io_enq_bits_valid_bits_0 : _ram_ext_R0_data[340];
  assign io_deq_bits_valid_bits_1 =
    empty ? io_enq_bits_valid_bits_1 : _ram_ext_R0_data[341];
  assign io_deq_bits_valid_bits_2 =
    empty ? io_enq_bits_valid_bits_2 : _ram_ext_R0_data[342];
  assign io_deq_bits_valid_bits_3 =
    empty ? io_enq_bits_valid_bits_3 : _ram_ext_R0_data[343];
endmodule

module Q_3(
  input         clock,
                reset,
  output        io_in_ready,
  input         io_in_valid,
  input  [31:0] io_in_bits_fetch_PC,
  input         io_in_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_in_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [5:0]  io_in_bits_decoded_instruction_0_RD,
  input         io_in_bits_decoded_instruction_0_RD_valid,
  input  [5:0]  io_in_bits_decoded_instruction_0_RS1,
  input         io_in_bits_decoded_instruction_0_RS1_valid,
  input  [5:0]  io_in_bits_decoded_instruction_0_RS2,
  input         io_in_bits_decoded_instruction_0_RS2_valid,
  input  [31:0] io_in_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_in_bits_decoded_instruction_0_FUNCT3,
  input  [3:0]  io_in_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_in_bits_decoded_instruction_0_ROB_index,
  input  [4:0]  io_in_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_in_bits_decoded_instruction_0_portID,
                io_in_bits_decoded_instruction_0_RS_type,
  input         io_in_bits_decoded_instruction_0_needs_ALU,
                io_in_bits_decoded_instruction_0_needs_branch_unit,
                io_in_bits_decoded_instruction_0_needs_CSRs,
                io_in_bits_decoded_instruction_0_SUBTRACT,
                io_in_bits_decoded_instruction_0_MULTIPLY,
                io_in_bits_decoded_instruction_0_IMMEDIATE,
                io_in_bits_decoded_instruction_0_IS_LOAD,
                io_in_bits_decoded_instruction_0_IS_STORE,
                io_in_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_in_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [5:0]  io_in_bits_decoded_instruction_1_RD,
  input         io_in_bits_decoded_instruction_1_RD_valid,
  input  [5:0]  io_in_bits_decoded_instruction_1_RS1,
  input         io_in_bits_decoded_instruction_1_RS1_valid,
  input  [5:0]  io_in_bits_decoded_instruction_1_RS2,
  input         io_in_bits_decoded_instruction_1_RS2_valid,
  input  [31:0] io_in_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_in_bits_decoded_instruction_1_FUNCT3,
  input  [3:0]  io_in_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_in_bits_decoded_instruction_1_ROB_index,
  input  [4:0]  io_in_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_in_bits_decoded_instruction_1_portID,
                io_in_bits_decoded_instruction_1_RS_type,
  input         io_in_bits_decoded_instruction_1_needs_ALU,
                io_in_bits_decoded_instruction_1_needs_branch_unit,
                io_in_bits_decoded_instruction_1_needs_CSRs,
                io_in_bits_decoded_instruction_1_SUBTRACT,
                io_in_bits_decoded_instruction_1_MULTIPLY,
                io_in_bits_decoded_instruction_1_IMMEDIATE,
                io_in_bits_decoded_instruction_1_IS_LOAD,
                io_in_bits_decoded_instruction_1_IS_STORE,
                io_in_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_in_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [5:0]  io_in_bits_decoded_instruction_2_RD,
  input         io_in_bits_decoded_instruction_2_RD_valid,
  input  [5:0]  io_in_bits_decoded_instruction_2_RS1,
  input         io_in_bits_decoded_instruction_2_RS1_valid,
  input  [5:0]  io_in_bits_decoded_instruction_2_RS2,
  input         io_in_bits_decoded_instruction_2_RS2_valid,
  input  [31:0] io_in_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_in_bits_decoded_instruction_2_FUNCT3,
  input  [3:0]  io_in_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_in_bits_decoded_instruction_2_ROB_index,
  input  [4:0]  io_in_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_in_bits_decoded_instruction_2_portID,
                io_in_bits_decoded_instruction_2_RS_type,
  input         io_in_bits_decoded_instruction_2_needs_ALU,
                io_in_bits_decoded_instruction_2_needs_branch_unit,
                io_in_bits_decoded_instruction_2_needs_CSRs,
                io_in_bits_decoded_instruction_2_SUBTRACT,
                io_in_bits_decoded_instruction_2_MULTIPLY,
                io_in_bits_decoded_instruction_2_IMMEDIATE,
                io_in_bits_decoded_instruction_2_IS_LOAD,
                io_in_bits_decoded_instruction_2_IS_STORE,
                io_in_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_in_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [5:0]  io_in_bits_decoded_instruction_3_RD,
  input         io_in_bits_decoded_instruction_3_RD_valid,
  input  [5:0]  io_in_bits_decoded_instruction_3_RS1,
  input         io_in_bits_decoded_instruction_3_RS1_valid,
  input  [5:0]  io_in_bits_decoded_instruction_3_RS2,
  input         io_in_bits_decoded_instruction_3_RS2_valid,
  input  [31:0] io_in_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_in_bits_decoded_instruction_3_FUNCT3,
  input  [3:0]  io_in_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_in_bits_decoded_instruction_3_ROB_index,
  input  [4:0]  io_in_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_in_bits_decoded_instruction_3_portID,
                io_in_bits_decoded_instruction_3_RS_type,
  input         io_in_bits_decoded_instruction_3_needs_ALU,
                io_in_bits_decoded_instruction_3_needs_branch_unit,
                io_in_bits_decoded_instruction_3_needs_CSRs,
                io_in_bits_decoded_instruction_3_SUBTRACT,
                io_in_bits_decoded_instruction_3_MULTIPLY,
                io_in_bits_decoded_instruction_3_IMMEDIATE,
                io_in_bits_decoded_instruction_3_IS_LOAD,
                io_in_bits_decoded_instruction_3_IS_STORE,
                io_in_bits_valid_bits_0,
                io_in_bits_valid_bits_1,
                io_in_bits_valid_bits_2,
                io_in_bits_valid_bits_3,
                io_out_ready,
  output        io_out_valid,
  output [31:0] io_out_bits_fetch_PC,
  output [5:0]  io_out_bits_decoded_instruction_0_RD,
  output        io_out_bits_decoded_instruction_0_RD_valid,
  output [5:0]  io_out_bits_decoded_instruction_0_RS1,
  output        io_out_bits_decoded_instruction_0_RS1_valid,
  output [5:0]  io_out_bits_decoded_instruction_0_RS2,
  output        io_out_bits_decoded_instruction_0_RS2_valid,
  output [31:0] io_out_bits_decoded_instruction_0_IMM,
  output [2:0]  io_out_bits_decoded_instruction_0_FUNCT3,
  output [3:0]  io_out_bits_decoded_instruction_0_packet_index,
  output [4:0]  io_out_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_out_bits_decoded_instruction_0_portID,
                io_out_bits_decoded_instruction_0_RS_type,
  output        io_out_bits_decoded_instruction_0_needs_ALU,
                io_out_bits_decoded_instruction_0_needs_branch_unit,
                io_out_bits_decoded_instruction_0_needs_CSRs,
                io_out_bits_decoded_instruction_0_SUBTRACT,
                io_out_bits_decoded_instruction_0_MULTIPLY,
                io_out_bits_decoded_instruction_0_IMMEDIATE,
                io_out_bits_decoded_instruction_0_IS_LOAD,
                io_out_bits_decoded_instruction_0_IS_STORE,
  output [5:0]  io_out_bits_decoded_instruction_1_RD,
  output        io_out_bits_decoded_instruction_1_RD_valid,
  output [5:0]  io_out_bits_decoded_instruction_1_RS1,
  output        io_out_bits_decoded_instruction_1_RS1_valid,
  output [5:0]  io_out_bits_decoded_instruction_1_RS2,
  output        io_out_bits_decoded_instruction_1_RS2_valid,
  output [31:0] io_out_bits_decoded_instruction_1_IMM,
  output [2:0]  io_out_bits_decoded_instruction_1_FUNCT3,
  output [3:0]  io_out_bits_decoded_instruction_1_packet_index,
  output [4:0]  io_out_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_out_bits_decoded_instruction_1_portID,
                io_out_bits_decoded_instruction_1_RS_type,
  output        io_out_bits_decoded_instruction_1_needs_ALU,
                io_out_bits_decoded_instruction_1_needs_branch_unit,
                io_out_bits_decoded_instruction_1_needs_CSRs,
                io_out_bits_decoded_instruction_1_SUBTRACT,
                io_out_bits_decoded_instruction_1_MULTIPLY,
                io_out_bits_decoded_instruction_1_IMMEDIATE,
                io_out_bits_decoded_instruction_1_IS_LOAD,
                io_out_bits_decoded_instruction_1_IS_STORE,
  output [5:0]  io_out_bits_decoded_instruction_2_RD,
  output        io_out_bits_decoded_instruction_2_RD_valid,
  output [5:0]  io_out_bits_decoded_instruction_2_RS1,
  output        io_out_bits_decoded_instruction_2_RS1_valid,
  output [5:0]  io_out_bits_decoded_instruction_2_RS2,
  output        io_out_bits_decoded_instruction_2_RS2_valid,
  output [31:0] io_out_bits_decoded_instruction_2_IMM,
  output [2:0]  io_out_bits_decoded_instruction_2_FUNCT3,
  output [3:0]  io_out_bits_decoded_instruction_2_packet_index,
  output [4:0]  io_out_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_out_bits_decoded_instruction_2_portID,
                io_out_bits_decoded_instruction_2_RS_type,
  output        io_out_bits_decoded_instruction_2_needs_ALU,
                io_out_bits_decoded_instruction_2_needs_branch_unit,
                io_out_bits_decoded_instruction_2_needs_CSRs,
                io_out_bits_decoded_instruction_2_SUBTRACT,
                io_out_bits_decoded_instruction_2_MULTIPLY,
                io_out_bits_decoded_instruction_2_IMMEDIATE,
                io_out_bits_decoded_instruction_2_IS_LOAD,
                io_out_bits_decoded_instruction_2_IS_STORE,
  output [5:0]  io_out_bits_decoded_instruction_3_RD,
  output        io_out_bits_decoded_instruction_3_RD_valid,
  output [5:0]  io_out_bits_decoded_instruction_3_RS1,
  output        io_out_bits_decoded_instruction_3_RS1_valid,
  output [5:0]  io_out_bits_decoded_instruction_3_RS2,
  output        io_out_bits_decoded_instruction_3_RS2_valid,
  output [31:0] io_out_bits_decoded_instruction_3_IMM,
  output [2:0]  io_out_bits_decoded_instruction_3_FUNCT3,
  output [3:0]  io_out_bits_decoded_instruction_3_packet_index,
  output [4:0]  io_out_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_out_bits_decoded_instruction_3_portID,
                io_out_bits_decoded_instruction_3_RS_type,
  output        io_out_bits_decoded_instruction_3_needs_ALU,
                io_out_bits_decoded_instruction_3_needs_branch_unit,
                io_out_bits_decoded_instruction_3_needs_CSRs,
                io_out_bits_decoded_instruction_3_SUBTRACT,
                io_out_bits_decoded_instruction_3_MULTIPLY,
                io_out_bits_decoded_instruction_3_IMMEDIATE,
                io_out_bits_decoded_instruction_3_IS_LOAD,
                io_out_bits_decoded_instruction_3_IS_STORE,
                io_out_bits_valid_bits_0,
                io_out_bits_valid_bits_1,
                io_out_bits_valid_bits_2,
                io_out_bits_valid_bits_3
);

  Queue16_decoded_fetch_packet queue (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_enq_ready                                           (io_in_ready),
    .io_enq_valid                                           (io_in_valid),
    .io_enq_bits_fetch_PC                                   (io_in_bits_fetch_PC),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready
      (io_in_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready
      (io_in_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_0_RD
      (io_in_bits_decoded_instruction_0_RD),
    .io_enq_bits_decoded_instruction_0_RD_valid
      (io_in_bits_decoded_instruction_0_RD_valid),
    .io_enq_bits_decoded_instruction_0_RS1
      (io_in_bits_decoded_instruction_0_RS1),
    .io_enq_bits_decoded_instruction_0_RS1_valid
      (io_in_bits_decoded_instruction_0_RS1_valid),
    .io_enq_bits_decoded_instruction_0_RS2
      (io_in_bits_decoded_instruction_0_RS2),
    .io_enq_bits_decoded_instruction_0_RS2_valid
      (io_in_bits_decoded_instruction_0_RS2_valid),
    .io_enq_bits_decoded_instruction_0_IMM
      (io_in_bits_decoded_instruction_0_IMM),
    .io_enq_bits_decoded_instruction_0_FUNCT3
      (io_in_bits_decoded_instruction_0_FUNCT3),
    .io_enq_bits_decoded_instruction_0_packet_index
      (io_in_bits_decoded_instruction_0_packet_index),
    .io_enq_bits_decoded_instruction_0_ROB_index
      (io_in_bits_decoded_instruction_0_ROB_index),
    .io_enq_bits_decoded_instruction_0_instructionType
      (io_in_bits_decoded_instruction_0_instructionType),
    .io_enq_bits_decoded_instruction_0_portID
      (io_in_bits_decoded_instruction_0_portID),
    .io_enq_bits_decoded_instruction_0_RS_type
      (io_in_bits_decoded_instruction_0_RS_type),
    .io_enq_bits_decoded_instruction_0_needs_ALU
      (io_in_bits_decoded_instruction_0_needs_ALU),
    .io_enq_bits_decoded_instruction_0_needs_branch_unit
      (io_in_bits_decoded_instruction_0_needs_branch_unit),
    .io_enq_bits_decoded_instruction_0_needs_CSRs
      (io_in_bits_decoded_instruction_0_needs_CSRs),
    .io_enq_bits_decoded_instruction_0_SUBTRACT
      (io_in_bits_decoded_instruction_0_SUBTRACT),
    .io_enq_bits_decoded_instruction_0_MULTIPLY
      (io_in_bits_decoded_instruction_0_MULTIPLY),
    .io_enq_bits_decoded_instruction_0_IMMEDIATE
      (io_in_bits_decoded_instruction_0_IMMEDIATE),
    .io_enq_bits_decoded_instruction_0_IS_LOAD
      (io_in_bits_decoded_instruction_0_IS_LOAD),
    .io_enq_bits_decoded_instruction_0_IS_STORE
      (io_in_bits_decoded_instruction_0_IS_STORE),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready
      (io_in_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready
      (io_in_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_1_RD
      (io_in_bits_decoded_instruction_1_RD),
    .io_enq_bits_decoded_instruction_1_RD_valid
      (io_in_bits_decoded_instruction_1_RD_valid),
    .io_enq_bits_decoded_instruction_1_RS1
      (io_in_bits_decoded_instruction_1_RS1),
    .io_enq_bits_decoded_instruction_1_RS1_valid
      (io_in_bits_decoded_instruction_1_RS1_valid),
    .io_enq_bits_decoded_instruction_1_RS2
      (io_in_bits_decoded_instruction_1_RS2),
    .io_enq_bits_decoded_instruction_1_RS2_valid
      (io_in_bits_decoded_instruction_1_RS2_valid),
    .io_enq_bits_decoded_instruction_1_IMM
      (io_in_bits_decoded_instruction_1_IMM),
    .io_enq_bits_decoded_instruction_1_FUNCT3
      (io_in_bits_decoded_instruction_1_FUNCT3),
    .io_enq_bits_decoded_instruction_1_packet_index
      (io_in_bits_decoded_instruction_1_packet_index),
    .io_enq_bits_decoded_instruction_1_ROB_index
      (io_in_bits_decoded_instruction_1_ROB_index),
    .io_enq_bits_decoded_instruction_1_instructionType
      (io_in_bits_decoded_instruction_1_instructionType),
    .io_enq_bits_decoded_instruction_1_portID
      (io_in_bits_decoded_instruction_1_portID),
    .io_enq_bits_decoded_instruction_1_RS_type
      (io_in_bits_decoded_instruction_1_RS_type),
    .io_enq_bits_decoded_instruction_1_needs_ALU
      (io_in_bits_decoded_instruction_1_needs_ALU),
    .io_enq_bits_decoded_instruction_1_needs_branch_unit
      (io_in_bits_decoded_instruction_1_needs_branch_unit),
    .io_enq_bits_decoded_instruction_1_needs_CSRs
      (io_in_bits_decoded_instruction_1_needs_CSRs),
    .io_enq_bits_decoded_instruction_1_SUBTRACT
      (io_in_bits_decoded_instruction_1_SUBTRACT),
    .io_enq_bits_decoded_instruction_1_MULTIPLY
      (io_in_bits_decoded_instruction_1_MULTIPLY),
    .io_enq_bits_decoded_instruction_1_IMMEDIATE
      (io_in_bits_decoded_instruction_1_IMMEDIATE),
    .io_enq_bits_decoded_instruction_1_IS_LOAD
      (io_in_bits_decoded_instruction_1_IS_LOAD),
    .io_enq_bits_decoded_instruction_1_IS_STORE
      (io_in_bits_decoded_instruction_1_IS_STORE),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready
      (io_in_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready
      (io_in_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_2_RD
      (io_in_bits_decoded_instruction_2_RD),
    .io_enq_bits_decoded_instruction_2_RD_valid
      (io_in_bits_decoded_instruction_2_RD_valid),
    .io_enq_bits_decoded_instruction_2_RS1
      (io_in_bits_decoded_instruction_2_RS1),
    .io_enq_bits_decoded_instruction_2_RS1_valid
      (io_in_bits_decoded_instruction_2_RS1_valid),
    .io_enq_bits_decoded_instruction_2_RS2
      (io_in_bits_decoded_instruction_2_RS2),
    .io_enq_bits_decoded_instruction_2_RS2_valid
      (io_in_bits_decoded_instruction_2_RS2_valid),
    .io_enq_bits_decoded_instruction_2_IMM
      (io_in_bits_decoded_instruction_2_IMM),
    .io_enq_bits_decoded_instruction_2_FUNCT3
      (io_in_bits_decoded_instruction_2_FUNCT3),
    .io_enq_bits_decoded_instruction_2_packet_index
      (io_in_bits_decoded_instruction_2_packet_index),
    .io_enq_bits_decoded_instruction_2_ROB_index
      (io_in_bits_decoded_instruction_2_ROB_index),
    .io_enq_bits_decoded_instruction_2_instructionType
      (io_in_bits_decoded_instruction_2_instructionType),
    .io_enq_bits_decoded_instruction_2_portID
      (io_in_bits_decoded_instruction_2_portID),
    .io_enq_bits_decoded_instruction_2_RS_type
      (io_in_bits_decoded_instruction_2_RS_type),
    .io_enq_bits_decoded_instruction_2_needs_ALU
      (io_in_bits_decoded_instruction_2_needs_ALU),
    .io_enq_bits_decoded_instruction_2_needs_branch_unit
      (io_in_bits_decoded_instruction_2_needs_branch_unit),
    .io_enq_bits_decoded_instruction_2_needs_CSRs
      (io_in_bits_decoded_instruction_2_needs_CSRs),
    .io_enq_bits_decoded_instruction_2_SUBTRACT
      (io_in_bits_decoded_instruction_2_SUBTRACT),
    .io_enq_bits_decoded_instruction_2_MULTIPLY
      (io_in_bits_decoded_instruction_2_MULTIPLY),
    .io_enq_bits_decoded_instruction_2_IMMEDIATE
      (io_in_bits_decoded_instruction_2_IMMEDIATE),
    .io_enq_bits_decoded_instruction_2_IS_LOAD
      (io_in_bits_decoded_instruction_2_IS_LOAD),
    .io_enq_bits_decoded_instruction_2_IS_STORE
      (io_in_bits_decoded_instruction_2_IS_STORE),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready
      (io_in_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready
      (io_in_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_3_RD
      (io_in_bits_decoded_instruction_3_RD),
    .io_enq_bits_decoded_instruction_3_RD_valid
      (io_in_bits_decoded_instruction_3_RD_valid),
    .io_enq_bits_decoded_instruction_3_RS1
      (io_in_bits_decoded_instruction_3_RS1),
    .io_enq_bits_decoded_instruction_3_RS1_valid
      (io_in_bits_decoded_instruction_3_RS1_valid),
    .io_enq_bits_decoded_instruction_3_RS2
      (io_in_bits_decoded_instruction_3_RS2),
    .io_enq_bits_decoded_instruction_3_RS2_valid
      (io_in_bits_decoded_instruction_3_RS2_valid),
    .io_enq_bits_decoded_instruction_3_IMM
      (io_in_bits_decoded_instruction_3_IMM),
    .io_enq_bits_decoded_instruction_3_FUNCT3
      (io_in_bits_decoded_instruction_3_FUNCT3),
    .io_enq_bits_decoded_instruction_3_packet_index
      (io_in_bits_decoded_instruction_3_packet_index),
    .io_enq_bits_decoded_instruction_3_ROB_index
      (io_in_bits_decoded_instruction_3_ROB_index),
    .io_enq_bits_decoded_instruction_3_instructionType
      (io_in_bits_decoded_instruction_3_instructionType),
    .io_enq_bits_decoded_instruction_3_portID
      (io_in_bits_decoded_instruction_3_portID),
    .io_enq_bits_decoded_instruction_3_RS_type
      (io_in_bits_decoded_instruction_3_RS_type),
    .io_enq_bits_decoded_instruction_3_needs_ALU
      (io_in_bits_decoded_instruction_3_needs_ALU),
    .io_enq_bits_decoded_instruction_3_needs_branch_unit
      (io_in_bits_decoded_instruction_3_needs_branch_unit),
    .io_enq_bits_decoded_instruction_3_needs_CSRs
      (io_in_bits_decoded_instruction_3_needs_CSRs),
    .io_enq_bits_decoded_instruction_3_SUBTRACT
      (io_in_bits_decoded_instruction_3_SUBTRACT),
    .io_enq_bits_decoded_instruction_3_MULTIPLY
      (io_in_bits_decoded_instruction_3_MULTIPLY),
    .io_enq_bits_decoded_instruction_3_IMMEDIATE
      (io_in_bits_decoded_instruction_3_IMMEDIATE),
    .io_enq_bits_decoded_instruction_3_IS_LOAD
      (io_in_bits_decoded_instruction_3_IS_LOAD),
    .io_enq_bits_decoded_instruction_3_IS_STORE
      (io_in_bits_decoded_instruction_3_IS_STORE),
    .io_enq_bits_valid_bits_0                               (io_in_bits_valid_bits_0),
    .io_enq_bits_valid_bits_1                               (io_in_bits_valid_bits_1),
    .io_enq_bits_valid_bits_2                               (io_in_bits_valid_bits_2),
    .io_enq_bits_valid_bits_3                               (io_in_bits_valid_bits_3),
    .io_deq_ready                                           (io_out_ready),
    .io_deq_valid                                           (io_out_valid),
    .io_deq_bits_fetch_PC                                   (io_out_bits_fetch_PC),
    .io_deq_bits_decoded_instruction_0_RD
      (io_out_bits_decoded_instruction_0_RD),
    .io_deq_bits_decoded_instruction_0_RD_valid
      (io_out_bits_decoded_instruction_0_RD_valid),
    .io_deq_bits_decoded_instruction_0_RS1
      (io_out_bits_decoded_instruction_0_RS1),
    .io_deq_bits_decoded_instruction_0_RS1_valid
      (io_out_bits_decoded_instruction_0_RS1_valid),
    .io_deq_bits_decoded_instruction_0_RS2
      (io_out_bits_decoded_instruction_0_RS2),
    .io_deq_bits_decoded_instruction_0_RS2_valid
      (io_out_bits_decoded_instruction_0_RS2_valid),
    .io_deq_bits_decoded_instruction_0_IMM
      (io_out_bits_decoded_instruction_0_IMM),
    .io_deq_bits_decoded_instruction_0_FUNCT3
      (io_out_bits_decoded_instruction_0_FUNCT3),
    .io_deq_bits_decoded_instruction_0_packet_index
      (io_out_bits_decoded_instruction_0_packet_index),
    .io_deq_bits_decoded_instruction_0_instructionType
      (io_out_bits_decoded_instruction_0_instructionType),
    .io_deq_bits_decoded_instruction_0_portID
      (io_out_bits_decoded_instruction_0_portID),
    .io_deq_bits_decoded_instruction_0_RS_type
      (io_out_bits_decoded_instruction_0_RS_type),
    .io_deq_bits_decoded_instruction_0_needs_ALU
      (io_out_bits_decoded_instruction_0_needs_ALU),
    .io_deq_bits_decoded_instruction_0_needs_branch_unit
      (io_out_bits_decoded_instruction_0_needs_branch_unit),
    .io_deq_bits_decoded_instruction_0_needs_CSRs
      (io_out_bits_decoded_instruction_0_needs_CSRs),
    .io_deq_bits_decoded_instruction_0_SUBTRACT
      (io_out_bits_decoded_instruction_0_SUBTRACT),
    .io_deq_bits_decoded_instruction_0_MULTIPLY
      (io_out_bits_decoded_instruction_0_MULTIPLY),
    .io_deq_bits_decoded_instruction_0_IMMEDIATE
      (io_out_bits_decoded_instruction_0_IMMEDIATE),
    .io_deq_bits_decoded_instruction_0_IS_LOAD
      (io_out_bits_decoded_instruction_0_IS_LOAD),
    .io_deq_bits_decoded_instruction_0_IS_STORE
      (io_out_bits_decoded_instruction_0_IS_STORE),
    .io_deq_bits_decoded_instruction_1_RD
      (io_out_bits_decoded_instruction_1_RD),
    .io_deq_bits_decoded_instruction_1_RD_valid
      (io_out_bits_decoded_instruction_1_RD_valid),
    .io_deq_bits_decoded_instruction_1_RS1
      (io_out_bits_decoded_instruction_1_RS1),
    .io_deq_bits_decoded_instruction_1_RS1_valid
      (io_out_bits_decoded_instruction_1_RS1_valid),
    .io_deq_bits_decoded_instruction_1_RS2
      (io_out_bits_decoded_instruction_1_RS2),
    .io_deq_bits_decoded_instruction_1_RS2_valid
      (io_out_bits_decoded_instruction_1_RS2_valid),
    .io_deq_bits_decoded_instruction_1_IMM
      (io_out_bits_decoded_instruction_1_IMM),
    .io_deq_bits_decoded_instruction_1_FUNCT3
      (io_out_bits_decoded_instruction_1_FUNCT3),
    .io_deq_bits_decoded_instruction_1_packet_index
      (io_out_bits_decoded_instruction_1_packet_index),
    .io_deq_bits_decoded_instruction_1_instructionType
      (io_out_bits_decoded_instruction_1_instructionType),
    .io_deq_bits_decoded_instruction_1_portID
      (io_out_bits_decoded_instruction_1_portID),
    .io_deq_bits_decoded_instruction_1_RS_type
      (io_out_bits_decoded_instruction_1_RS_type),
    .io_deq_bits_decoded_instruction_1_needs_ALU
      (io_out_bits_decoded_instruction_1_needs_ALU),
    .io_deq_bits_decoded_instruction_1_needs_branch_unit
      (io_out_bits_decoded_instruction_1_needs_branch_unit),
    .io_deq_bits_decoded_instruction_1_needs_CSRs
      (io_out_bits_decoded_instruction_1_needs_CSRs),
    .io_deq_bits_decoded_instruction_1_SUBTRACT
      (io_out_bits_decoded_instruction_1_SUBTRACT),
    .io_deq_bits_decoded_instruction_1_MULTIPLY
      (io_out_bits_decoded_instruction_1_MULTIPLY),
    .io_deq_bits_decoded_instruction_1_IMMEDIATE
      (io_out_bits_decoded_instruction_1_IMMEDIATE),
    .io_deq_bits_decoded_instruction_1_IS_LOAD
      (io_out_bits_decoded_instruction_1_IS_LOAD),
    .io_deq_bits_decoded_instruction_1_IS_STORE
      (io_out_bits_decoded_instruction_1_IS_STORE),
    .io_deq_bits_decoded_instruction_2_RD
      (io_out_bits_decoded_instruction_2_RD),
    .io_deq_bits_decoded_instruction_2_RD_valid
      (io_out_bits_decoded_instruction_2_RD_valid),
    .io_deq_bits_decoded_instruction_2_RS1
      (io_out_bits_decoded_instruction_2_RS1),
    .io_deq_bits_decoded_instruction_2_RS1_valid
      (io_out_bits_decoded_instruction_2_RS1_valid),
    .io_deq_bits_decoded_instruction_2_RS2
      (io_out_bits_decoded_instruction_2_RS2),
    .io_deq_bits_decoded_instruction_2_RS2_valid
      (io_out_bits_decoded_instruction_2_RS2_valid),
    .io_deq_bits_decoded_instruction_2_IMM
      (io_out_bits_decoded_instruction_2_IMM),
    .io_deq_bits_decoded_instruction_2_FUNCT3
      (io_out_bits_decoded_instruction_2_FUNCT3),
    .io_deq_bits_decoded_instruction_2_packet_index
      (io_out_bits_decoded_instruction_2_packet_index),
    .io_deq_bits_decoded_instruction_2_instructionType
      (io_out_bits_decoded_instruction_2_instructionType),
    .io_deq_bits_decoded_instruction_2_portID
      (io_out_bits_decoded_instruction_2_portID),
    .io_deq_bits_decoded_instruction_2_RS_type
      (io_out_bits_decoded_instruction_2_RS_type),
    .io_deq_bits_decoded_instruction_2_needs_ALU
      (io_out_bits_decoded_instruction_2_needs_ALU),
    .io_deq_bits_decoded_instruction_2_needs_branch_unit
      (io_out_bits_decoded_instruction_2_needs_branch_unit),
    .io_deq_bits_decoded_instruction_2_needs_CSRs
      (io_out_bits_decoded_instruction_2_needs_CSRs),
    .io_deq_bits_decoded_instruction_2_SUBTRACT
      (io_out_bits_decoded_instruction_2_SUBTRACT),
    .io_deq_bits_decoded_instruction_2_MULTIPLY
      (io_out_bits_decoded_instruction_2_MULTIPLY),
    .io_deq_bits_decoded_instruction_2_IMMEDIATE
      (io_out_bits_decoded_instruction_2_IMMEDIATE),
    .io_deq_bits_decoded_instruction_2_IS_LOAD
      (io_out_bits_decoded_instruction_2_IS_LOAD),
    .io_deq_bits_decoded_instruction_2_IS_STORE
      (io_out_bits_decoded_instruction_2_IS_STORE),
    .io_deq_bits_decoded_instruction_3_RD
      (io_out_bits_decoded_instruction_3_RD),
    .io_deq_bits_decoded_instruction_3_RD_valid
      (io_out_bits_decoded_instruction_3_RD_valid),
    .io_deq_bits_decoded_instruction_3_RS1
      (io_out_bits_decoded_instruction_3_RS1),
    .io_deq_bits_decoded_instruction_3_RS1_valid
      (io_out_bits_decoded_instruction_3_RS1_valid),
    .io_deq_bits_decoded_instruction_3_RS2
      (io_out_bits_decoded_instruction_3_RS2),
    .io_deq_bits_decoded_instruction_3_RS2_valid
      (io_out_bits_decoded_instruction_3_RS2_valid),
    .io_deq_bits_decoded_instruction_3_IMM
      (io_out_bits_decoded_instruction_3_IMM),
    .io_deq_bits_decoded_instruction_3_FUNCT3
      (io_out_bits_decoded_instruction_3_FUNCT3),
    .io_deq_bits_decoded_instruction_3_packet_index
      (io_out_bits_decoded_instruction_3_packet_index),
    .io_deq_bits_decoded_instruction_3_instructionType
      (io_out_bits_decoded_instruction_3_instructionType),
    .io_deq_bits_decoded_instruction_3_portID
      (io_out_bits_decoded_instruction_3_portID),
    .io_deq_bits_decoded_instruction_3_RS_type
      (io_out_bits_decoded_instruction_3_RS_type),
    .io_deq_bits_decoded_instruction_3_needs_ALU
      (io_out_bits_decoded_instruction_3_needs_ALU),
    .io_deq_bits_decoded_instruction_3_needs_branch_unit
      (io_out_bits_decoded_instruction_3_needs_branch_unit),
    .io_deq_bits_decoded_instruction_3_needs_CSRs
      (io_out_bits_decoded_instruction_3_needs_CSRs),
    .io_deq_bits_decoded_instruction_3_SUBTRACT
      (io_out_bits_decoded_instruction_3_SUBTRACT),
    .io_deq_bits_decoded_instruction_3_MULTIPLY
      (io_out_bits_decoded_instruction_3_MULTIPLY),
    .io_deq_bits_decoded_instruction_3_IMMEDIATE
      (io_out_bits_decoded_instruction_3_IMMEDIATE),
    .io_deq_bits_decoded_instruction_3_IS_LOAD
      (io_out_bits_decoded_instruction_3_IS_LOAD),
    .io_deq_bits_decoded_instruction_3_IS_STORE
      (io_out_bits_decoded_instruction_3_IS_STORE),
    .io_deq_bits_valid_bits_0                               (io_out_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1                               (io_out_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2                               (io_out_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3                               (io_out_bits_valid_bits_3)
  );
endmodule

module reorder_free_inputs(
  input        io_free_valid_0,
               io_free_valid_1,
               io_free_valid_2,
               io_free_valid_3,
  input  [5:0] io_free_values_0,
               io_free_values_1,
               io_free_values_2,
               io_free_values_3,
  output       io_free_valid_sorted_0,
               io_free_valid_sorted_1,
               io_free_valid_sorted_2,
               io_free_valid_sorted_3,
  output [5:0] io_free_values_sorted_0,
               io_free_values_sorted_1,
               io_free_values_sorted_2,
               io_free_values_sorted_3
);

  wire [3:0] sels_0 =
    io_free_valid_0
      ? 4'h1
      : io_free_valid_1 ? 4'h2 : io_free_valid_2 ? 4'h4 : {io_free_valid_3, 3'h0};
  wire [3:0] _sels_T_10 = ~sels_0;
  wire [3:0] sels_1 =
    io_free_valid_0 & _sels_T_10[0]
      ? 4'h1
      : io_free_valid_1 & _sels_T_10[1]
          ? 4'h2
          : io_free_valid_2 & _sels_T_10[2]
              ? 4'h4
              : {io_free_valid_3 & _sels_T_10[3], 3'h0};
  wire [3:0] _sels_T_12 = ~sels_1;
  wire       _GEN = io_free_valid_0 & _sels_T_10[0];
  wire       _GEN_0 = io_free_valid_1 & _sels_T_10[1];
  wire       _GEN_1 = io_free_valid_2 & _sels_T_10[2];
  wire       _GEN_2 = io_free_valid_3 & _sels_T_10[3];
  wire [3:0] sels_2 =
    _GEN & _sels_T_12[0]
      ? 4'h1
      : _GEN_0 & _sels_T_12[1]
          ? 4'h2
          : _GEN_1 & _sels_T_12[2] ? 4'h4 : {_GEN_2 & _sels_T_12[3], 3'h0};
  wire [3:0] _sels_T_14 = ~sels_2;
  wire [3:0] sels_3 =
    _GEN & _sels_T_12[0] & _sels_T_14[0]
      ? 4'h1
      : _GEN_0 & _sels_T_12[1] & _sels_T_14[1]
          ? 4'h2
          : _GEN_1 & _sels_T_12[2] & _sels_T_14[2]
              ? 4'h4
              : {_GEN_2 & _sels_T_12[3] & _sels_T_14[3], 3'h0};
  assign io_free_valid_sorted_0 =
    sels_0[0] & io_free_valid_0 | sels_0[1] & io_free_valid_1 | sels_0[2]
    & io_free_valid_2 | sels_0[3] & io_free_valid_3;
  assign io_free_valid_sorted_1 =
    sels_1[0] & io_free_valid_0 | sels_1[1] & io_free_valid_1 | sels_1[2]
    & io_free_valid_2 | sels_1[3] & io_free_valid_3;
  assign io_free_valid_sorted_2 =
    sels_2[0] & io_free_valid_0 | sels_2[1] & io_free_valid_1 | sels_2[2]
    & io_free_valid_2 | sels_2[3] & io_free_valid_3;
  assign io_free_valid_sorted_3 =
    sels_3[0] & io_free_valid_0 | sels_3[1] & io_free_valid_1 | sels_3[2]
    & io_free_valid_2 | sels_3[3] & io_free_valid_3;
  assign io_free_values_sorted_0 =
    (sels_0[0] ? io_free_values_0 : 6'h0) | (sels_0[1] ? io_free_values_1 : 6'h0)
    | (sels_0[2] ? io_free_values_2 : 6'h0) | (sels_0[3] ? io_free_values_3 : 6'h0);
  assign io_free_values_sorted_1 =
    (sels_1[0] ? io_free_values_0 : 6'h0) | (sels_1[1] ? io_free_values_1 : 6'h0)
    | (sels_1[2] ? io_free_values_2 : 6'h0) | (sels_1[3] ? io_free_values_3 : 6'h0);
  assign io_free_values_sorted_2 =
    (sels_2[0] ? io_free_values_0 : 6'h0) | (sels_2[1] ? io_free_values_1 : 6'h0)
    | (sels_2[2] ? io_free_values_2 : 6'h0) | (sels_2[3] ? io_free_values_3 : 6'h0);
  assign io_free_values_sorted_3 =
    (sels_3[0] ? io_free_values_0 : 6'h0) | (sels_3[1] ? io_free_values_1 : 6'h0)
    | (sels_3[2] ? io_free_values_2 : 6'h0) | (sels_3[3] ? io_free_values_3 : 6'h0);
endmodule

module free_list(
  input        clock,
               reset,
               io_rename_valid_0,
               io_rename_valid_1,
               io_rename_valid_2,
               io_rename_valid_3,
  output [5:0] io_renamed_values_0,
               io_renamed_values_1,
               io_renamed_values_2,
               io_renamed_values_3,
  input        io_free_valid_0,
               io_free_valid_1,
               io_free_valid_2,
               io_free_valid_3,
  input  [5:0] io_free_values_0,
               io_free_values_1,
               io_free_values_2,
               io_free_values_3,
  output       io_empty
);

  wire             _input_sorter_io_free_valid_sorted_0;
  wire             _input_sorter_io_free_valid_sorted_1;
  wire             _input_sorter_io_free_valid_sorted_2;
  wire             _input_sorter_io_free_valid_sorted_3;
  wire [5:0]       _input_sorter_io_free_values_sorted_0;
  wire [5:0]       _input_sorter_io_free_values_sorted_1;
  wire [5:0]       _input_sorter_io_free_values_sorted_2;
  wire [5:0]       _input_sorter_io_free_values_sorted_3;
  reg  [6:0]       front_pointer;
  reg  [6:0]       back_pointer;
  reg  [5:0]       free_list_buffer_0;
  reg  [5:0]       free_list_buffer_1;
  reg  [5:0]       free_list_buffer_2;
  reg  [5:0]       free_list_buffer_3;
  reg  [5:0]       free_list_buffer_4;
  reg  [5:0]       free_list_buffer_5;
  reg  [5:0]       free_list_buffer_6;
  reg  [5:0]       free_list_buffer_7;
  reg  [5:0]       free_list_buffer_8;
  reg  [5:0]       free_list_buffer_9;
  reg  [5:0]       free_list_buffer_10;
  reg  [5:0]       free_list_buffer_11;
  reg  [5:0]       free_list_buffer_12;
  reg  [5:0]       free_list_buffer_13;
  reg  [5:0]       free_list_buffer_14;
  reg  [5:0]       free_list_buffer_15;
  reg  [5:0]       free_list_buffer_16;
  reg  [5:0]       free_list_buffer_17;
  reg  [5:0]       free_list_buffer_18;
  reg  [5:0]       free_list_buffer_19;
  reg  [5:0]       free_list_buffer_20;
  reg  [5:0]       free_list_buffer_21;
  reg  [5:0]       free_list_buffer_22;
  reg  [5:0]       free_list_buffer_23;
  reg  [5:0]       free_list_buffer_24;
  reg  [5:0]       free_list_buffer_25;
  reg  [5:0]       free_list_buffer_26;
  reg  [5:0]       free_list_buffer_27;
  reg  [5:0]       free_list_buffer_28;
  reg  [5:0]       free_list_buffer_29;
  reg  [5:0]       free_list_buffer_30;
  reg  [5:0]       free_list_buffer_31;
  reg  [5:0]       free_list_buffer_32;
  reg  [5:0]       free_list_buffer_33;
  reg  [5:0]       free_list_buffer_34;
  reg  [5:0]       free_list_buffer_35;
  reg  [5:0]       free_list_buffer_36;
  reg  [5:0]       free_list_buffer_37;
  reg  [5:0]       free_list_buffer_38;
  reg  [5:0]       free_list_buffer_39;
  reg  [5:0]       free_list_buffer_40;
  reg  [5:0]       free_list_buffer_41;
  reg  [5:0]       free_list_buffer_42;
  reg  [5:0]       free_list_buffer_43;
  reg  [5:0]       free_list_buffer_44;
  reg  [5:0]       free_list_buffer_45;
  reg  [5:0]       free_list_buffer_46;
  reg  [5:0]       free_list_buffer_47;
  reg  [5:0]       free_list_buffer_48;
  reg  [5:0]       free_list_buffer_49;
  reg  [5:0]       free_list_buffer_50;
  reg  [5:0]       free_list_buffer_51;
  reg  [5:0]       free_list_buffer_52;
  reg  [5:0]       free_list_buffer_53;
  reg  [5:0]       free_list_buffer_54;
  reg  [5:0]       free_list_buffer_55;
  reg  [5:0]       free_list_buffer_56;
  reg  [5:0]       free_list_buffer_57;
  reg  [5:0]       free_list_buffer_58;
  reg  [5:0]       free_list_buffer_59;
  reg  [5:0]       free_list_buffer_60;
  reg  [5:0]       free_list_buffer_61;
  reg  [5:0]       free_list_buffer_62;
  wire [1:0]       _GEN = {1'h0, io_rename_valid_0};
  wire [1:0]       _GEN_0 = {1'h0, io_rename_valid_1};
  wire [1:0]       _GEN_1 = {1'h0, io_rename_valid_2};
  wire [1:0]       _GEN_2 = {1'h0, io_rename_valid_3};
  wire [63:0][5:0] _GEN_3 =
    {{free_list_buffer_0},
     {free_list_buffer_62},
     {free_list_buffer_61},
     {free_list_buffer_60},
     {free_list_buffer_59},
     {free_list_buffer_58},
     {free_list_buffer_57},
     {free_list_buffer_56},
     {free_list_buffer_55},
     {free_list_buffer_54},
     {free_list_buffer_53},
     {free_list_buffer_52},
     {free_list_buffer_51},
     {free_list_buffer_50},
     {free_list_buffer_49},
     {free_list_buffer_48},
     {free_list_buffer_47},
     {free_list_buffer_46},
     {free_list_buffer_45},
     {free_list_buffer_44},
     {free_list_buffer_43},
     {free_list_buffer_42},
     {free_list_buffer_41},
     {free_list_buffer_40},
     {free_list_buffer_39},
     {free_list_buffer_38},
     {free_list_buffer_37},
     {free_list_buffer_36},
     {free_list_buffer_35},
     {free_list_buffer_34},
     {free_list_buffer_33},
     {free_list_buffer_32},
     {free_list_buffer_31},
     {free_list_buffer_30},
     {free_list_buffer_29},
     {free_list_buffer_28},
     {free_list_buffer_27},
     {free_list_buffer_26},
     {free_list_buffer_25},
     {free_list_buffer_24},
     {free_list_buffer_23},
     {free_list_buffer_22},
     {free_list_buffer_21},
     {free_list_buffer_20},
     {free_list_buffer_19},
     {free_list_buffer_18},
     {free_list_buffer_17},
     {free_list_buffer_16},
     {free_list_buffer_15},
     {free_list_buffer_14},
     {free_list_buffer_13},
     {free_list_buffer_12},
     {free_list_buffer_11},
     {free_list_buffer_10},
     {free_list_buffer_9},
     {free_list_buffer_8},
     {free_list_buffer_7},
     {free_list_buffer_6},
     {free_list_buffer_5},
     {free_list_buffer_4},
     {free_list_buffer_3},
     {free_list_buffer_2},
     {free_list_buffer_1},
     {free_list_buffer_0}};
  wire [1:0]       _renamed_index_3_T_1 = _GEN + _GEN_0;
  wire [3:0][5:0]  _GEN_4 =
    {{_GEN_3[front_pointer[5:0] + 6'h3]},
     {_GEN_3[front_pointer[5:0] + 6'h2]},
     {_GEN_3[front_pointer[5:0] + 6'h1]},
     {_GEN_3[front_pointer[5:0]]}};
  wire [6:0]       _io_empty_T_5 = front_pointer + 7'h4;
  wire             io_empty_0 =
    _io_empty_T_5[5:0] == back_pointer[5:0] & _io_empty_T_5[6] != back_pointer[6];
  always @(posedge clock) begin
    if (reset) begin
      front_pointer <= 7'h0;
      back_pointer <= 7'h0;
      free_list_buffer_0 <= 6'h1;
      free_list_buffer_1 <= 6'h2;
      free_list_buffer_2 <= 6'h3;
      free_list_buffer_3 <= 6'h4;
      free_list_buffer_4 <= 6'h5;
      free_list_buffer_5 <= 6'h6;
      free_list_buffer_6 <= 6'h7;
      free_list_buffer_7 <= 6'h8;
      free_list_buffer_8 <= 6'h9;
      free_list_buffer_9 <= 6'hA;
      free_list_buffer_10 <= 6'hB;
      free_list_buffer_11 <= 6'hC;
      free_list_buffer_12 <= 6'hD;
      free_list_buffer_13 <= 6'hE;
      free_list_buffer_14 <= 6'hF;
      free_list_buffer_15 <= 6'h10;
      free_list_buffer_16 <= 6'h11;
      free_list_buffer_17 <= 6'h12;
      free_list_buffer_18 <= 6'h13;
      free_list_buffer_19 <= 6'h14;
      free_list_buffer_20 <= 6'h15;
      free_list_buffer_21 <= 6'h16;
      free_list_buffer_22 <= 6'h17;
      free_list_buffer_23 <= 6'h18;
      free_list_buffer_24 <= 6'h19;
      free_list_buffer_25 <= 6'h1A;
      free_list_buffer_26 <= 6'h1B;
      free_list_buffer_27 <= 6'h1C;
      free_list_buffer_28 <= 6'h1D;
      free_list_buffer_29 <= 6'h1E;
      free_list_buffer_30 <= 6'h1F;
      free_list_buffer_31 <= 6'h20;
      free_list_buffer_32 <= 6'h21;
      free_list_buffer_33 <= 6'h22;
      free_list_buffer_34 <= 6'h23;
      free_list_buffer_35 <= 6'h24;
      free_list_buffer_36 <= 6'h25;
      free_list_buffer_37 <= 6'h26;
      free_list_buffer_38 <= 6'h27;
      free_list_buffer_39 <= 6'h28;
      free_list_buffer_40 <= 6'h29;
      free_list_buffer_41 <= 6'h2A;
      free_list_buffer_42 <= 6'h2B;
      free_list_buffer_43 <= 6'h2C;
      free_list_buffer_44 <= 6'h2D;
      free_list_buffer_45 <= 6'h2E;
      free_list_buffer_46 <= 6'h2F;
      free_list_buffer_47 <= 6'h30;
      free_list_buffer_48 <= 6'h31;
      free_list_buffer_49 <= 6'h32;
      free_list_buffer_50 <= 6'h33;
      free_list_buffer_51 <= 6'h34;
      free_list_buffer_52 <= 6'h35;
      free_list_buffer_53 <= 6'h36;
      free_list_buffer_54 <= 6'h37;
      free_list_buffer_55 <= 6'h38;
      free_list_buffer_56 <= 6'h39;
      free_list_buffer_57 <= 6'h3A;
      free_list_buffer_58 <= 6'h3B;
      free_list_buffer_59 <= 6'h3C;
      free_list_buffer_60 <= 6'h3D;
      free_list_buffer_61 <= 6'h3E;
      free_list_buffer_62 <= 6'h3F;
    end
    else begin
      automatic logic [5:0] _GEN_5;
      automatic logic [5:0] _GEN_6;
      automatic logic [5:0] _GEN_7 = back_pointer[5:0] + 6'h3;
      _GEN_5 = back_pointer[5:0] + 6'h1;
      _GEN_6 = back_pointer[5:0] + 6'h2;
      if (~io_empty_0)
        front_pointer <=
          front_pointer + {4'h0, {1'h0, _GEN + _GEN_0} + {1'h0, _GEN_1 + _GEN_2}};
      back_pointer <=
        back_pointer
        + {4'h0,
           {1'h0,
            {1'h0, _input_sorter_io_free_valid_sorted_0}
              + {1'h0, _input_sorter_io_free_valid_sorted_1}}
             + {1'h0,
                {1'h0, _input_sorter_io_free_valid_sorted_2}
                  + {1'h0, _input_sorter_io_free_valid_sorted_3}}};
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h0)
        free_list_buffer_0 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h0)
        free_list_buffer_0 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h0)
        free_list_buffer_0 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h0)
        free_list_buffer_0 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h1)
        free_list_buffer_1 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h1)
        free_list_buffer_1 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h1)
        free_list_buffer_1 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1)
        free_list_buffer_1 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h2)
        free_list_buffer_2 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h2)
        free_list_buffer_2 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h2)
        free_list_buffer_2 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2)
        free_list_buffer_2 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h3)
        free_list_buffer_3 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h3)
        free_list_buffer_3 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h3)
        free_list_buffer_3 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h3)
        free_list_buffer_3 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h4)
        free_list_buffer_4 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h4)
        free_list_buffer_4 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h4)
        free_list_buffer_4 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h4)
        free_list_buffer_4 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h5)
        free_list_buffer_5 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h5)
        free_list_buffer_5 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h5)
        free_list_buffer_5 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h5)
        free_list_buffer_5 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h6)
        free_list_buffer_6 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h6)
        free_list_buffer_6 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h6)
        free_list_buffer_6 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h6)
        free_list_buffer_6 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h7)
        free_list_buffer_7 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h7)
        free_list_buffer_7 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h7)
        free_list_buffer_7 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h7)
        free_list_buffer_7 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h8)
        free_list_buffer_8 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h8)
        free_list_buffer_8 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h8)
        free_list_buffer_8 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h8)
        free_list_buffer_8 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h9)
        free_list_buffer_9 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h9)
        free_list_buffer_9 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h9)
        free_list_buffer_9 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h9)
        free_list_buffer_9 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'hA)
        free_list_buffer_10 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'hA)
        free_list_buffer_10 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'hA)
        free_list_buffer_10 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'hA)
        free_list_buffer_10 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'hB)
        free_list_buffer_11 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'hB)
        free_list_buffer_11 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'hB)
        free_list_buffer_11 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'hB)
        free_list_buffer_11 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'hC)
        free_list_buffer_12 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'hC)
        free_list_buffer_12 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'hC)
        free_list_buffer_12 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'hC)
        free_list_buffer_12 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'hD)
        free_list_buffer_13 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'hD)
        free_list_buffer_13 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'hD)
        free_list_buffer_13 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'hD)
        free_list_buffer_13 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'hE)
        free_list_buffer_14 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'hE)
        free_list_buffer_14 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'hE)
        free_list_buffer_14 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'hE)
        free_list_buffer_14 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'hF)
        free_list_buffer_15 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'hF)
        free_list_buffer_15 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'hF)
        free_list_buffer_15 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'hF)
        free_list_buffer_15 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h10)
        free_list_buffer_16 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h10)
        free_list_buffer_16 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h10)
        free_list_buffer_16 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h10)
        free_list_buffer_16 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h11)
        free_list_buffer_17 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h11)
        free_list_buffer_17 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h11)
        free_list_buffer_17 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h11)
        free_list_buffer_17 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h12)
        free_list_buffer_18 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h12)
        free_list_buffer_18 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h12)
        free_list_buffer_18 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h12)
        free_list_buffer_18 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h13)
        free_list_buffer_19 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h13)
        free_list_buffer_19 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h13)
        free_list_buffer_19 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h13)
        free_list_buffer_19 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h14)
        free_list_buffer_20 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h14)
        free_list_buffer_20 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h14)
        free_list_buffer_20 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h14)
        free_list_buffer_20 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h15)
        free_list_buffer_21 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h15)
        free_list_buffer_21 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h15)
        free_list_buffer_21 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h15)
        free_list_buffer_21 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h16)
        free_list_buffer_22 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h16)
        free_list_buffer_22 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h16)
        free_list_buffer_22 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h16)
        free_list_buffer_22 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h17)
        free_list_buffer_23 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h17)
        free_list_buffer_23 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h17)
        free_list_buffer_23 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h17)
        free_list_buffer_23 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h18)
        free_list_buffer_24 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h18)
        free_list_buffer_24 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h18)
        free_list_buffer_24 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h18)
        free_list_buffer_24 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h19)
        free_list_buffer_25 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h19)
        free_list_buffer_25 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h19)
        free_list_buffer_25 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h19)
        free_list_buffer_25 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h1A)
        free_list_buffer_26 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h1A)
        free_list_buffer_26 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h1A)
        free_list_buffer_26 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1A)
        free_list_buffer_26 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h1B)
        free_list_buffer_27 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h1B)
        free_list_buffer_27 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h1B)
        free_list_buffer_27 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1B)
        free_list_buffer_27 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h1C)
        free_list_buffer_28 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h1C)
        free_list_buffer_28 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h1C)
        free_list_buffer_28 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1C)
        free_list_buffer_28 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h1D)
        free_list_buffer_29 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h1D)
        free_list_buffer_29 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h1D)
        free_list_buffer_29 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1D)
        free_list_buffer_29 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h1E)
        free_list_buffer_30 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h1E)
        free_list_buffer_30 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h1E)
        free_list_buffer_30 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1E)
        free_list_buffer_30 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h1F)
        free_list_buffer_31 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h1F)
        free_list_buffer_31 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h1F)
        free_list_buffer_31 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h1F)
        free_list_buffer_31 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h20)
        free_list_buffer_32 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h20)
        free_list_buffer_32 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h20)
        free_list_buffer_32 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h20)
        free_list_buffer_32 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h21)
        free_list_buffer_33 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h21)
        free_list_buffer_33 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h21)
        free_list_buffer_33 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h21)
        free_list_buffer_33 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h22)
        free_list_buffer_34 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h22)
        free_list_buffer_34 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h22)
        free_list_buffer_34 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h22)
        free_list_buffer_34 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h23)
        free_list_buffer_35 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h23)
        free_list_buffer_35 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h23)
        free_list_buffer_35 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h23)
        free_list_buffer_35 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h24)
        free_list_buffer_36 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h24)
        free_list_buffer_36 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h24)
        free_list_buffer_36 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h24)
        free_list_buffer_36 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h25)
        free_list_buffer_37 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h25)
        free_list_buffer_37 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h25)
        free_list_buffer_37 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h25)
        free_list_buffer_37 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h26)
        free_list_buffer_38 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h26)
        free_list_buffer_38 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h26)
        free_list_buffer_38 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h26)
        free_list_buffer_38 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h27)
        free_list_buffer_39 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h27)
        free_list_buffer_39 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h27)
        free_list_buffer_39 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h27)
        free_list_buffer_39 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h28)
        free_list_buffer_40 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h28)
        free_list_buffer_40 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h28)
        free_list_buffer_40 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h28)
        free_list_buffer_40 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h29)
        free_list_buffer_41 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h29)
        free_list_buffer_41 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h29)
        free_list_buffer_41 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h29)
        free_list_buffer_41 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h2A)
        free_list_buffer_42 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h2A)
        free_list_buffer_42 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h2A)
        free_list_buffer_42 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2A)
        free_list_buffer_42 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h2B)
        free_list_buffer_43 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h2B)
        free_list_buffer_43 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h2B)
        free_list_buffer_43 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2B)
        free_list_buffer_43 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h2C)
        free_list_buffer_44 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h2C)
        free_list_buffer_44 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h2C)
        free_list_buffer_44 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2C)
        free_list_buffer_44 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h2D)
        free_list_buffer_45 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h2D)
        free_list_buffer_45 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h2D)
        free_list_buffer_45 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2D)
        free_list_buffer_45 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h2E)
        free_list_buffer_46 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h2E)
        free_list_buffer_46 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h2E)
        free_list_buffer_46 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2E)
        free_list_buffer_46 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h2F)
        free_list_buffer_47 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h2F)
        free_list_buffer_47 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h2F)
        free_list_buffer_47 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h2F)
        free_list_buffer_47 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h30)
        free_list_buffer_48 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h30)
        free_list_buffer_48 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h30)
        free_list_buffer_48 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h30)
        free_list_buffer_48 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h31)
        free_list_buffer_49 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h31)
        free_list_buffer_49 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h31)
        free_list_buffer_49 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h31)
        free_list_buffer_49 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h32)
        free_list_buffer_50 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h32)
        free_list_buffer_50 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h32)
        free_list_buffer_50 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h32)
        free_list_buffer_50 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h33)
        free_list_buffer_51 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h33)
        free_list_buffer_51 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h33)
        free_list_buffer_51 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h33)
        free_list_buffer_51 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h34)
        free_list_buffer_52 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h34)
        free_list_buffer_52 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h34)
        free_list_buffer_52 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h34)
        free_list_buffer_52 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h35)
        free_list_buffer_53 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h35)
        free_list_buffer_53 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h35)
        free_list_buffer_53 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h35)
        free_list_buffer_53 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h36)
        free_list_buffer_54 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h36)
        free_list_buffer_54 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h36)
        free_list_buffer_54 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h36)
        free_list_buffer_54 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h37)
        free_list_buffer_55 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h37)
        free_list_buffer_55 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h37)
        free_list_buffer_55 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h37)
        free_list_buffer_55 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h38)
        free_list_buffer_56 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h38)
        free_list_buffer_56 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h38)
        free_list_buffer_56 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h38)
        free_list_buffer_56 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h39)
        free_list_buffer_57 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h39)
        free_list_buffer_57 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h39)
        free_list_buffer_57 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h39)
        free_list_buffer_57 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h3A)
        free_list_buffer_58 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h3A)
        free_list_buffer_58 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h3A)
        free_list_buffer_58 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h3A)
        free_list_buffer_58 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h3B)
        free_list_buffer_59 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h3B)
        free_list_buffer_59 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h3B)
        free_list_buffer_59 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h3B)
        free_list_buffer_59 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h3C)
        free_list_buffer_60 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h3C)
        free_list_buffer_60 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h3C)
        free_list_buffer_60 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h3C)
        free_list_buffer_60 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h3D)
        free_list_buffer_61 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h3D)
        free_list_buffer_61 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h3D)
        free_list_buffer_61 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h3D)
        free_list_buffer_61 <= _input_sorter_io_free_values_sorted_0;
      if (_input_sorter_io_free_valid_sorted_3 & _GEN_7 == 6'h3E)
        free_list_buffer_62 <= _input_sorter_io_free_values_sorted_3;
      else if (_input_sorter_io_free_valid_sorted_2 & _GEN_6 == 6'h3E)
        free_list_buffer_62 <= _input_sorter_io_free_values_sorted_2;
      else if (_input_sorter_io_free_valid_sorted_1 & _GEN_5 == 6'h3E)
        free_list_buffer_62 <= _input_sorter_io_free_values_sorted_1;
      else if (_input_sorter_io_free_valid_sorted_0 & back_pointer[5:0] == 6'h3E)
        free_list_buffer_62 <= _input_sorter_io_free_values_sorted_0;
    end
  end // always @(posedge)
  reorder_free_inputs input_sorter (
    .io_free_valid_0         (io_free_valid_0),
    .io_free_valid_1         (io_free_valid_1),
    .io_free_valid_2         (io_free_valid_2),
    .io_free_valid_3         (io_free_valid_3),
    .io_free_values_0        (io_free_values_0),
    .io_free_values_1        (io_free_values_1),
    .io_free_values_2        (io_free_values_2),
    .io_free_values_3        (io_free_values_3),
    .io_free_valid_sorted_0  (_input_sorter_io_free_valid_sorted_0),
    .io_free_valid_sorted_1  (_input_sorter_io_free_valid_sorted_1),
    .io_free_valid_sorted_2  (_input_sorter_io_free_valid_sorted_2),
    .io_free_valid_sorted_3  (_input_sorter_io_free_valid_sorted_3),
    .io_free_values_sorted_0 (_input_sorter_io_free_values_sorted_0),
    .io_free_values_sorted_1 (_input_sorter_io_free_values_sorted_1),
    .io_free_values_sorted_2 (_input_sorter_io_free_values_sorted_2),
    .io_free_values_sorted_3 (_input_sorter_io_free_values_sorted_3)
  );
  assign io_renamed_values_0 =
    io_rename_valid_0 ? _GEN_4[{1'h0, io_rename_valid_0 - 1'h1}] : 6'h0;
  assign io_renamed_values_1 =
    io_rename_valid_1 ? _GEN_4[_renamed_index_3_T_1 - 2'h1] : 6'h0;
  assign io_renamed_values_2 =
    io_rename_valid_2 ? _GEN_4[_GEN + _GEN_0 + _GEN_1 - 2'h1] : 6'h0;
  assign io_renamed_values_3 =
    io_rename_valid_3 ? _GEN_4[_renamed_index_3_T_1 + _GEN_1 + _GEN_2 - 2'h1] : 6'h0;
  assign io_empty = io_empty_0;
endmodule

module WAW_handler(
  input        io_decoder_RD_valid_bits_0,
               io_decoder_RD_valid_bits_1,
               io_decoder_RD_valid_bits_2,
               io_decoder_RD_valid_bits_3,
  input  [4:0] io_decoder_RD_values_0,
               io_decoder_RD_values_1,
               io_decoder_RD_values_2,
               io_decoder_RD_values_3,
  input  [5:0] io_free_list_RD_values_0,
               io_free_list_RD_values_1,
               io_free_list_RD_values_2,
               io_free_list_RD_values_3,
  output       io_RAT_wr_en_0,
               io_RAT_wr_en_1,
               io_RAT_wr_en_2,
               io_RAT_wr_en_3,
  output [4:0] io_RAT_RD_values_0,
               io_RAT_RD_values_1,
               io_RAT_RD_values_2,
               io_RAT_RD_values_3,
  output [5:0] io_FL_RD_values_0,
               io_FL_RD_values_1,
               io_FL_RD_values_2,
               io_FL_RD_values_3
);

  assign io_RAT_wr_en_0 =
    io_decoder_RD_valid_bits_0
    & (io_decoder_RD_values_0 != io_decoder_RD_values_1 | ~io_decoder_RD_valid_bits_1)
    & (io_decoder_RD_values_0 != io_decoder_RD_values_2 | ~io_decoder_RD_valid_bits_2)
    & (io_decoder_RD_values_0 != io_decoder_RD_values_3 | ~io_decoder_RD_valid_bits_3);
  assign io_RAT_wr_en_1 =
    io_decoder_RD_valid_bits_1
    & (io_decoder_RD_values_1 != io_decoder_RD_values_2 | ~io_decoder_RD_valid_bits_2)
    & (io_decoder_RD_values_1 != io_decoder_RD_values_3 | ~io_decoder_RD_valid_bits_3);
  assign io_RAT_wr_en_2 =
    io_decoder_RD_valid_bits_2
    & (io_decoder_RD_values_2 != io_decoder_RD_values_3 | ~io_decoder_RD_valid_bits_3);
  assign io_RAT_wr_en_3 = io_decoder_RD_valid_bits_3;
  assign io_RAT_RD_values_0 = io_decoder_RD_values_0;
  assign io_RAT_RD_values_1 = io_decoder_RD_values_1;
  assign io_RAT_RD_values_2 = io_decoder_RD_values_2;
  assign io_RAT_RD_values_3 = io_decoder_RD_values_3;
  assign io_FL_RD_values_0 = io_free_list_RD_values_0;
  assign io_FL_RD_values_1 = io_free_list_RD_values_1;
  assign io_FL_RD_values_2 = io_free_list_RD_values_2;
  assign io_FL_RD_values_3 = io_free_list_RD_values_3;
endmodule

module RAT(
  input        clock,
               reset,
  input  [4:0] io_instruction_RD_0,
               io_instruction_RD_1,
               io_instruction_RD_2,
               io_instruction_RD_3,
               io_instruction_RS1_0,
               io_instruction_RS1_1,
               io_instruction_RS1_2,
               io_instruction_RS1_3,
               io_instruction_RS2_0,
               io_instruction_RS2_1,
               io_instruction_RS2_2,
               io_instruction_RS2_3,
  input        io_free_list_wr_en_0,
               io_free_list_wr_en_1,
               io_free_list_wr_en_2,
               io_free_list_wr_en_3,
  input  [5:0] io_free_list_RD_0,
               io_free_list_RD_1,
               io_free_list_RD_2,
               io_free_list_RD_3,
  input        io_create_checkpoint,
  output [3:0] io_active_checkpoint_value,
  input        io_restore_checkpoint,
  input  [3:0] io_restore_checkpoint_value,
  output [5:0] io_RAT_RD_0,
               io_RAT_RD_1,
               io_RAT_RD_2,
               io_RAT_RD_3,
               io_RAT_RS1_0,
               io_RAT_RS1_1,
               io_RAT_RS1_2,
               io_RAT_RS1_3,
               io_RAT_RS2_0,
               io_RAT_RS2_1,
               io_RAT_RS2_2,
               io_RAT_RS2_3
);

  reg [3:0] active_RAT;
  reg [5:0] RAT_memories_0_0;
  reg [5:0] RAT_memories_0_1;
  reg [5:0] RAT_memories_0_2;
  reg [5:0] RAT_memories_0_3;
  reg [5:0] RAT_memories_0_4;
  reg [5:0] RAT_memories_0_5;
  reg [5:0] RAT_memories_0_6;
  reg [5:0] RAT_memories_0_7;
  reg [5:0] RAT_memories_0_8;
  reg [5:0] RAT_memories_0_9;
  reg [5:0] RAT_memories_0_10;
  reg [5:0] RAT_memories_0_11;
  reg [5:0] RAT_memories_0_12;
  reg [5:0] RAT_memories_0_13;
  reg [5:0] RAT_memories_0_14;
  reg [5:0] RAT_memories_0_15;
  reg [5:0] RAT_memories_0_16;
  reg [5:0] RAT_memories_0_17;
  reg [5:0] RAT_memories_0_18;
  reg [5:0] RAT_memories_0_19;
  reg [5:0] RAT_memories_0_20;
  reg [5:0] RAT_memories_0_21;
  reg [5:0] RAT_memories_0_22;
  reg [5:0] RAT_memories_0_23;
  reg [5:0] RAT_memories_0_24;
  reg [5:0] RAT_memories_0_25;
  reg [5:0] RAT_memories_0_26;
  reg [5:0] RAT_memories_0_27;
  reg [5:0] RAT_memories_0_28;
  reg [5:0] RAT_memories_0_29;
  reg [5:0] RAT_memories_0_30;
  reg [5:0] RAT_memories_0_31;
  reg [5:0] RAT_memories_1_0;
  reg [5:0] RAT_memories_1_1;
  reg [5:0] RAT_memories_1_2;
  reg [5:0] RAT_memories_1_3;
  reg [5:0] RAT_memories_1_4;
  reg [5:0] RAT_memories_1_5;
  reg [5:0] RAT_memories_1_6;
  reg [5:0] RAT_memories_1_7;
  reg [5:0] RAT_memories_1_8;
  reg [5:0] RAT_memories_1_9;
  reg [5:0] RAT_memories_1_10;
  reg [5:0] RAT_memories_1_11;
  reg [5:0] RAT_memories_1_12;
  reg [5:0] RAT_memories_1_13;
  reg [5:0] RAT_memories_1_14;
  reg [5:0] RAT_memories_1_15;
  reg [5:0] RAT_memories_1_16;
  reg [5:0] RAT_memories_1_17;
  reg [5:0] RAT_memories_1_18;
  reg [5:0] RAT_memories_1_19;
  reg [5:0] RAT_memories_1_20;
  reg [5:0] RAT_memories_1_21;
  reg [5:0] RAT_memories_1_22;
  reg [5:0] RAT_memories_1_23;
  reg [5:0] RAT_memories_1_24;
  reg [5:0] RAT_memories_1_25;
  reg [5:0] RAT_memories_1_26;
  reg [5:0] RAT_memories_1_27;
  reg [5:0] RAT_memories_1_28;
  reg [5:0] RAT_memories_1_29;
  reg [5:0] RAT_memories_1_30;
  reg [5:0] RAT_memories_1_31;
  reg [5:0] RAT_memories_2_0;
  reg [5:0] RAT_memories_2_1;
  reg [5:0] RAT_memories_2_2;
  reg [5:0] RAT_memories_2_3;
  reg [5:0] RAT_memories_2_4;
  reg [5:0] RAT_memories_2_5;
  reg [5:0] RAT_memories_2_6;
  reg [5:0] RAT_memories_2_7;
  reg [5:0] RAT_memories_2_8;
  reg [5:0] RAT_memories_2_9;
  reg [5:0] RAT_memories_2_10;
  reg [5:0] RAT_memories_2_11;
  reg [5:0] RAT_memories_2_12;
  reg [5:0] RAT_memories_2_13;
  reg [5:0] RAT_memories_2_14;
  reg [5:0] RAT_memories_2_15;
  reg [5:0] RAT_memories_2_16;
  reg [5:0] RAT_memories_2_17;
  reg [5:0] RAT_memories_2_18;
  reg [5:0] RAT_memories_2_19;
  reg [5:0] RAT_memories_2_20;
  reg [5:0] RAT_memories_2_21;
  reg [5:0] RAT_memories_2_22;
  reg [5:0] RAT_memories_2_23;
  reg [5:0] RAT_memories_2_24;
  reg [5:0] RAT_memories_2_25;
  reg [5:0] RAT_memories_2_26;
  reg [5:0] RAT_memories_2_27;
  reg [5:0] RAT_memories_2_28;
  reg [5:0] RAT_memories_2_29;
  reg [5:0] RAT_memories_2_30;
  reg [5:0] RAT_memories_2_31;
  reg [5:0] RAT_memories_3_0;
  reg [5:0] RAT_memories_3_1;
  reg [5:0] RAT_memories_3_2;
  reg [5:0] RAT_memories_3_3;
  reg [5:0] RAT_memories_3_4;
  reg [5:0] RAT_memories_3_5;
  reg [5:0] RAT_memories_3_6;
  reg [5:0] RAT_memories_3_7;
  reg [5:0] RAT_memories_3_8;
  reg [5:0] RAT_memories_3_9;
  reg [5:0] RAT_memories_3_10;
  reg [5:0] RAT_memories_3_11;
  reg [5:0] RAT_memories_3_12;
  reg [5:0] RAT_memories_3_13;
  reg [5:0] RAT_memories_3_14;
  reg [5:0] RAT_memories_3_15;
  reg [5:0] RAT_memories_3_16;
  reg [5:0] RAT_memories_3_17;
  reg [5:0] RAT_memories_3_18;
  reg [5:0] RAT_memories_3_19;
  reg [5:0] RAT_memories_3_20;
  reg [5:0] RAT_memories_3_21;
  reg [5:0] RAT_memories_3_22;
  reg [5:0] RAT_memories_3_23;
  reg [5:0] RAT_memories_3_24;
  reg [5:0] RAT_memories_3_25;
  reg [5:0] RAT_memories_3_26;
  reg [5:0] RAT_memories_3_27;
  reg [5:0] RAT_memories_3_28;
  reg [5:0] RAT_memories_3_29;
  reg [5:0] RAT_memories_3_30;
  reg [5:0] RAT_memories_3_31;
  reg [5:0] RAT_memories_4_0;
  reg [5:0] RAT_memories_4_1;
  reg [5:0] RAT_memories_4_2;
  reg [5:0] RAT_memories_4_3;
  reg [5:0] RAT_memories_4_4;
  reg [5:0] RAT_memories_4_5;
  reg [5:0] RAT_memories_4_6;
  reg [5:0] RAT_memories_4_7;
  reg [5:0] RAT_memories_4_8;
  reg [5:0] RAT_memories_4_9;
  reg [5:0] RAT_memories_4_10;
  reg [5:0] RAT_memories_4_11;
  reg [5:0] RAT_memories_4_12;
  reg [5:0] RAT_memories_4_13;
  reg [5:0] RAT_memories_4_14;
  reg [5:0] RAT_memories_4_15;
  reg [5:0] RAT_memories_4_16;
  reg [5:0] RAT_memories_4_17;
  reg [5:0] RAT_memories_4_18;
  reg [5:0] RAT_memories_4_19;
  reg [5:0] RAT_memories_4_20;
  reg [5:0] RAT_memories_4_21;
  reg [5:0] RAT_memories_4_22;
  reg [5:0] RAT_memories_4_23;
  reg [5:0] RAT_memories_4_24;
  reg [5:0] RAT_memories_4_25;
  reg [5:0] RAT_memories_4_26;
  reg [5:0] RAT_memories_4_27;
  reg [5:0] RAT_memories_4_28;
  reg [5:0] RAT_memories_4_29;
  reg [5:0] RAT_memories_4_30;
  reg [5:0] RAT_memories_4_31;
  reg [5:0] RAT_memories_5_0;
  reg [5:0] RAT_memories_5_1;
  reg [5:0] RAT_memories_5_2;
  reg [5:0] RAT_memories_5_3;
  reg [5:0] RAT_memories_5_4;
  reg [5:0] RAT_memories_5_5;
  reg [5:0] RAT_memories_5_6;
  reg [5:0] RAT_memories_5_7;
  reg [5:0] RAT_memories_5_8;
  reg [5:0] RAT_memories_5_9;
  reg [5:0] RAT_memories_5_10;
  reg [5:0] RAT_memories_5_11;
  reg [5:0] RAT_memories_5_12;
  reg [5:0] RAT_memories_5_13;
  reg [5:0] RAT_memories_5_14;
  reg [5:0] RAT_memories_5_15;
  reg [5:0] RAT_memories_5_16;
  reg [5:0] RAT_memories_5_17;
  reg [5:0] RAT_memories_5_18;
  reg [5:0] RAT_memories_5_19;
  reg [5:0] RAT_memories_5_20;
  reg [5:0] RAT_memories_5_21;
  reg [5:0] RAT_memories_5_22;
  reg [5:0] RAT_memories_5_23;
  reg [5:0] RAT_memories_5_24;
  reg [5:0] RAT_memories_5_25;
  reg [5:0] RAT_memories_5_26;
  reg [5:0] RAT_memories_5_27;
  reg [5:0] RAT_memories_5_28;
  reg [5:0] RAT_memories_5_29;
  reg [5:0] RAT_memories_5_30;
  reg [5:0] RAT_memories_5_31;
  reg [5:0] RAT_memories_6_0;
  reg [5:0] RAT_memories_6_1;
  reg [5:0] RAT_memories_6_2;
  reg [5:0] RAT_memories_6_3;
  reg [5:0] RAT_memories_6_4;
  reg [5:0] RAT_memories_6_5;
  reg [5:0] RAT_memories_6_6;
  reg [5:0] RAT_memories_6_7;
  reg [5:0] RAT_memories_6_8;
  reg [5:0] RAT_memories_6_9;
  reg [5:0] RAT_memories_6_10;
  reg [5:0] RAT_memories_6_11;
  reg [5:0] RAT_memories_6_12;
  reg [5:0] RAT_memories_6_13;
  reg [5:0] RAT_memories_6_14;
  reg [5:0] RAT_memories_6_15;
  reg [5:0] RAT_memories_6_16;
  reg [5:0] RAT_memories_6_17;
  reg [5:0] RAT_memories_6_18;
  reg [5:0] RAT_memories_6_19;
  reg [5:0] RAT_memories_6_20;
  reg [5:0] RAT_memories_6_21;
  reg [5:0] RAT_memories_6_22;
  reg [5:0] RAT_memories_6_23;
  reg [5:0] RAT_memories_6_24;
  reg [5:0] RAT_memories_6_25;
  reg [5:0] RAT_memories_6_26;
  reg [5:0] RAT_memories_6_27;
  reg [5:0] RAT_memories_6_28;
  reg [5:0] RAT_memories_6_29;
  reg [5:0] RAT_memories_6_30;
  reg [5:0] RAT_memories_6_31;
  reg [5:0] RAT_memories_7_0;
  reg [5:0] RAT_memories_7_1;
  reg [5:0] RAT_memories_7_2;
  reg [5:0] RAT_memories_7_3;
  reg [5:0] RAT_memories_7_4;
  reg [5:0] RAT_memories_7_5;
  reg [5:0] RAT_memories_7_6;
  reg [5:0] RAT_memories_7_7;
  reg [5:0] RAT_memories_7_8;
  reg [5:0] RAT_memories_7_9;
  reg [5:0] RAT_memories_7_10;
  reg [5:0] RAT_memories_7_11;
  reg [5:0] RAT_memories_7_12;
  reg [5:0] RAT_memories_7_13;
  reg [5:0] RAT_memories_7_14;
  reg [5:0] RAT_memories_7_15;
  reg [5:0] RAT_memories_7_16;
  reg [5:0] RAT_memories_7_17;
  reg [5:0] RAT_memories_7_18;
  reg [5:0] RAT_memories_7_19;
  reg [5:0] RAT_memories_7_20;
  reg [5:0] RAT_memories_7_21;
  reg [5:0] RAT_memories_7_22;
  reg [5:0] RAT_memories_7_23;
  reg [5:0] RAT_memories_7_24;
  reg [5:0] RAT_memories_7_25;
  reg [5:0] RAT_memories_7_26;
  reg [5:0] RAT_memories_7_27;
  reg [5:0] RAT_memories_7_28;
  reg [5:0] RAT_memories_7_29;
  reg [5:0] RAT_memories_7_30;
  reg [5:0] RAT_memories_7_31;
  reg [5:0] RAT_memories_8_0;
  reg [5:0] RAT_memories_8_1;
  reg [5:0] RAT_memories_8_2;
  reg [5:0] RAT_memories_8_3;
  reg [5:0] RAT_memories_8_4;
  reg [5:0] RAT_memories_8_5;
  reg [5:0] RAT_memories_8_6;
  reg [5:0] RAT_memories_8_7;
  reg [5:0] RAT_memories_8_8;
  reg [5:0] RAT_memories_8_9;
  reg [5:0] RAT_memories_8_10;
  reg [5:0] RAT_memories_8_11;
  reg [5:0] RAT_memories_8_12;
  reg [5:0] RAT_memories_8_13;
  reg [5:0] RAT_memories_8_14;
  reg [5:0] RAT_memories_8_15;
  reg [5:0] RAT_memories_8_16;
  reg [5:0] RAT_memories_8_17;
  reg [5:0] RAT_memories_8_18;
  reg [5:0] RAT_memories_8_19;
  reg [5:0] RAT_memories_8_20;
  reg [5:0] RAT_memories_8_21;
  reg [5:0] RAT_memories_8_22;
  reg [5:0] RAT_memories_8_23;
  reg [5:0] RAT_memories_8_24;
  reg [5:0] RAT_memories_8_25;
  reg [5:0] RAT_memories_8_26;
  reg [5:0] RAT_memories_8_27;
  reg [5:0] RAT_memories_8_28;
  reg [5:0] RAT_memories_8_29;
  reg [5:0] RAT_memories_8_30;
  reg [5:0] RAT_memories_8_31;
  reg [5:0] RAT_memories_9_0;
  reg [5:0] RAT_memories_9_1;
  reg [5:0] RAT_memories_9_2;
  reg [5:0] RAT_memories_9_3;
  reg [5:0] RAT_memories_9_4;
  reg [5:0] RAT_memories_9_5;
  reg [5:0] RAT_memories_9_6;
  reg [5:0] RAT_memories_9_7;
  reg [5:0] RAT_memories_9_8;
  reg [5:0] RAT_memories_9_9;
  reg [5:0] RAT_memories_9_10;
  reg [5:0] RAT_memories_9_11;
  reg [5:0] RAT_memories_9_12;
  reg [5:0] RAT_memories_9_13;
  reg [5:0] RAT_memories_9_14;
  reg [5:0] RAT_memories_9_15;
  reg [5:0] RAT_memories_9_16;
  reg [5:0] RAT_memories_9_17;
  reg [5:0] RAT_memories_9_18;
  reg [5:0] RAT_memories_9_19;
  reg [5:0] RAT_memories_9_20;
  reg [5:0] RAT_memories_9_21;
  reg [5:0] RAT_memories_9_22;
  reg [5:0] RAT_memories_9_23;
  reg [5:0] RAT_memories_9_24;
  reg [5:0] RAT_memories_9_25;
  reg [5:0] RAT_memories_9_26;
  reg [5:0] RAT_memories_9_27;
  reg [5:0] RAT_memories_9_28;
  reg [5:0] RAT_memories_9_29;
  reg [5:0] RAT_memories_9_30;
  reg [5:0] RAT_memories_9_31;
  reg [5:0] RAT_memories_10_0;
  reg [5:0] RAT_memories_10_1;
  reg [5:0] RAT_memories_10_2;
  reg [5:0] RAT_memories_10_3;
  reg [5:0] RAT_memories_10_4;
  reg [5:0] RAT_memories_10_5;
  reg [5:0] RAT_memories_10_6;
  reg [5:0] RAT_memories_10_7;
  reg [5:0] RAT_memories_10_8;
  reg [5:0] RAT_memories_10_9;
  reg [5:0] RAT_memories_10_10;
  reg [5:0] RAT_memories_10_11;
  reg [5:0] RAT_memories_10_12;
  reg [5:0] RAT_memories_10_13;
  reg [5:0] RAT_memories_10_14;
  reg [5:0] RAT_memories_10_15;
  reg [5:0] RAT_memories_10_16;
  reg [5:0] RAT_memories_10_17;
  reg [5:0] RAT_memories_10_18;
  reg [5:0] RAT_memories_10_19;
  reg [5:0] RAT_memories_10_20;
  reg [5:0] RAT_memories_10_21;
  reg [5:0] RAT_memories_10_22;
  reg [5:0] RAT_memories_10_23;
  reg [5:0] RAT_memories_10_24;
  reg [5:0] RAT_memories_10_25;
  reg [5:0] RAT_memories_10_26;
  reg [5:0] RAT_memories_10_27;
  reg [5:0] RAT_memories_10_28;
  reg [5:0] RAT_memories_10_29;
  reg [5:0] RAT_memories_10_30;
  reg [5:0] RAT_memories_10_31;
  reg [5:0] RAT_memories_11_0;
  reg [5:0] RAT_memories_11_1;
  reg [5:0] RAT_memories_11_2;
  reg [5:0] RAT_memories_11_3;
  reg [5:0] RAT_memories_11_4;
  reg [5:0] RAT_memories_11_5;
  reg [5:0] RAT_memories_11_6;
  reg [5:0] RAT_memories_11_7;
  reg [5:0] RAT_memories_11_8;
  reg [5:0] RAT_memories_11_9;
  reg [5:0] RAT_memories_11_10;
  reg [5:0] RAT_memories_11_11;
  reg [5:0] RAT_memories_11_12;
  reg [5:0] RAT_memories_11_13;
  reg [5:0] RAT_memories_11_14;
  reg [5:0] RAT_memories_11_15;
  reg [5:0] RAT_memories_11_16;
  reg [5:0] RAT_memories_11_17;
  reg [5:0] RAT_memories_11_18;
  reg [5:0] RAT_memories_11_19;
  reg [5:0] RAT_memories_11_20;
  reg [5:0] RAT_memories_11_21;
  reg [5:0] RAT_memories_11_22;
  reg [5:0] RAT_memories_11_23;
  reg [5:0] RAT_memories_11_24;
  reg [5:0] RAT_memories_11_25;
  reg [5:0] RAT_memories_11_26;
  reg [5:0] RAT_memories_11_27;
  reg [5:0] RAT_memories_11_28;
  reg [5:0] RAT_memories_11_29;
  reg [5:0] RAT_memories_11_30;
  reg [5:0] RAT_memories_11_31;
  reg [5:0] RAT_memories_12_0;
  reg [5:0] RAT_memories_12_1;
  reg [5:0] RAT_memories_12_2;
  reg [5:0] RAT_memories_12_3;
  reg [5:0] RAT_memories_12_4;
  reg [5:0] RAT_memories_12_5;
  reg [5:0] RAT_memories_12_6;
  reg [5:0] RAT_memories_12_7;
  reg [5:0] RAT_memories_12_8;
  reg [5:0] RAT_memories_12_9;
  reg [5:0] RAT_memories_12_10;
  reg [5:0] RAT_memories_12_11;
  reg [5:0] RAT_memories_12_12;
  reg [5:0] RAT_memories_12_13;
  reg [5:0] RAT_memories_12_14;
  reg [5:0] RAT_memories_12_15;
  reg [5:0] RAT_memories_12_16;
  reg [5:0] RAT_memories_12_17;
  reg [5:0] RAT_memories_12_18;
  reg [5:0] RAT_memories_12_19;
  reg [5:0] RAT_memories_12_20;
  reg [5:0] RAT_memories_12_21;
  reg [5:0] RAT_memories_12_22;
  reg [5:0] RAT_memories_12_23;
  reg [5:0] RAT_memories_12_24;
  reg [5:0] RAT_memories_12_25;
  reg [5:0] RAT_memories_12_26;
  reg [5:0] RAT_memories_12_27;
  reg [5:0] RAT_memories_12_28;
  reg [5:0] RAT_memories_12_29;
  reg [5:0] RAT_memories_12_30;
  reg [5:0] RAT_memories_12_31;
  reg [5:0] RAT_memories_13_0;
  reg [5:0] RAT_memories_13_1;
  reg [5:0] RAT_memories_13_2;
  reg [5:0] RAT_memories_13_3;
  reg [5:0] RAT_memories_13_4;
  reg [5:0] RAT_memories_13_5;
  reg [5:0] RAT_memories_13_6;
  reg [5:0] RAT_memories_13_7;
  reg [5:0] RAT_memories_13_8;
  reg [5:0] RAT_memories_13_9;
  reg [5:0] RAT_memories_13_10;
  reg [5:0] RAT_memories_13_11;
  reg [5:0] RAT_memories_13_12;
  reg [5:0] RAT_memories_13_13;
  reg [5:0] RAT_memories_13_14;
  reg [5:0] RAT_memories_13_15;
  reg [5:0] RAT_memories_13_16;
  reg [5:0] RAT_memories_13_17;
  reg [5:0] RAT_memories_13_18;
  reg [5:0] RAT_memories_13_19;
  reg [5:0] RAT_memories_13_20;
  reg [5:0] RAT_memories_13_21;
  reg [5:0] RAT_memories_13_22;
  reg [5:0] RAT_memories_13_23;
  reg [5:0] RAT_memories_13_24;
  reg [5:0] RAT_memories_13_25;
  reg [5:0] RAT_memories_13_26;
  reg [5:0] RAT_memories_13_27;
  reg [5:0] RAT_memories_13_28;
  reg [5:0] RAT_memories_13_29;
  reg [5:0] RAT_memories_13_30;
  reg [5:0] RAT_memories_13_31;
  reg [5:0] RAT_memories_14_0;
  reg [5:0] RAT_memories_14_1;
  reg [5:0] RAT_memories_14_2;
  reg [5:0] RAT_memories_14_3;
  reg [5:0] RAT_memories_14_4;
  reg [5:0] RAT_memories_14_5;
  reg [5:0] RAT_memories_14_6;
  reg [5:0] RAT_memories_14_7;
  reg [5:0] RAT_memories_14_8;
  reg [5:0] RAT_memories_14_9;
  reg [5:0] RAT_memories_14_10;
  reg [5:0] RAT_memories_14_11;
  reg [5:0] RAT_memories_14_12;
  reg [5:0] RAT_memories_14_13;
  reg [5:0] RAT_memories_14_14;
  reg [5:0] RAT_memories_14_15;
  reg [5:0] RAT_memories_14_16;
  reg [5:0] RAT_memories_14_17;
  reg [5:0] RAT_memories_14_18;
  reg [5:0] RAT_memories_14_19;
  reg [5:0] RAT_memories_14_20;
  reg [5:0] RAT_memories_14_21;
  reg [5:0] RAT_memories_14_22;
  reg [5:0] RAT_memories_14_23;
  reg [5:0] RAT_memories_14_24;
  reg [5:0] RAT_memories_14_25;
  reg [5:0] RAT_memories_14_26;
  reg [5:0] RAT_memories_14_27;
  reg [5:0] RAT_memories_14_28;
  reg [5:0] RAT_memories_14_29;
  reg [5:0] RAT_memories_14_30;
  reg [5:0] RAT_memories_14_31;
  reg [5:0] RAT_memories_15_0;
  reg [5:0] RAT_memories_15_1;
  reg [5:0] RAT_memories_15_2;
  reg [5:0] RAT_memories_15_3;
  reg [5:0] RAT_memories_15_4;
  reg [5:0] RAT_memories_15_5;
  reg [5:0] RAT_memories_15_6;
  reg [5:0] RAT_memories_15_7;
  reg [5:0] RAT_memories_15_8;
  reg [5:0] RAT_memories_15_9;
  reg [5:0] RAT_memories_15_10;
  reg [5:0] RAT_memories_15_11;
  reg [5:0] RAT_memories_15_12;
  reg [5:0] RAT_memories_15_13;
  reg [5:0] RAT_memories_15_14;
  reg [5:0] RAT_memories_15_15;
  reg [5:0] RAT_memories_15_16;
  reg [5:0] RAT_memories_15_17;
  reg [5:0] RAT_memories_15_18;
  reg [5:0] RAT_memories_15_19;
  reg [5:0] RAT_memories_15_20;
  reg [5:0] RAT_memories_15_21;
  reg [5:0] RAT_memories_15_22;
  reg [5:0] RAT_memories_15_23;
  reg [5:0] RAT_memories_15_24;
  reg [5:0] RAT_memories_15_25;
  reg [5:0] RAT_memories_15_26;
  reg [5:0] RAT_memories_15_27;
  reg [5:0] RAT_memories_15_28;
  reg [5:0] RAT_memories_15_29;
  reg [5:0] RAT_memories_15_30;
  reg [5:0] RAT_memories_15_31;
  reg [5:0] io_RAT_RD_0_REG;
  reg [5:0] io_RAT_RS1_0_REG;
  reg [5:0] io_RAT_RS2_0_REG;
  reg [5:0] io_RAT_RD_1_REG;
  reg [5:0] io_RAT_RS1_1_REG;
  reg [5:0] io_RAT_RS2_1_REG;
  reg [5:0] io_RAT_RD_2_REG;
  reg [5:0] io_RAT_RS1_2_REG;
  reg [5:0] io_RAT_RS2_2_REG;
  reg [5:0] io_RAT_RD_3_REG;
  reg [5:0] io_RAT_RS1_3_REG;
  reg [5:0] io_RAT_RS2_3_REG;
  always @(posedge clock) begin
    automatic logic [15:0][5:0] _GEN =
      {{RAT_memories_15_31},
       {RAT_memories_14_31},
       {RAT_memories_13_31},
       {RAT_memories_12_31},
       {RAT_memories_11_31},
       {RAT_memories_10_31},
       {RAT_memories_9_31},
       {RAT_memories_8_31},
       {RAT_memories_7_31},
       {RAT_memories_6_31},
       {RAT_memories_5_31},
       {RAT_memories_4_31},
       {RAT_memories_3_31},
       {RAT_memories_2_31},
       {RAT_memories_1_31},
       {RAT_memories_0_31}};
    automatic logic [15:0][5:0] _GEN_0 =
      {{RAT_memories_15_30},
       {RAT_memories_14_30},
       {RAT_memories_13_30},
       {RAT_memories_12_30},
       {RAT_memories_11_30},
       {RAT_memories_10_30},
       {RAT_memories_9_30},
       {RAT_memories_8_30},
       {RAT_memories_7_30},
       {RAT_memories_6_30},
       {RAT_memories_5_30},
       {RAT_memories_4_30},
       {RAT_memories_3_30},
       {RAT_memories_2_30},
       {RAT_memories_1_30},
       {RAT_memories_0_30}};
    automatic logic [15:0][5:0] _GEN_1 =
      {{RAT_memories_15_29},
       {RAT_memories_14_29},
       {RAT_memories_13_29},
       {RAT_memories_12_29},
       {RAT_memories_11_29},
       {RAT_memories_10_29},
       {RAT_memories_9_29},
       {RAT_memories_8_29},
       {RAT_memories_7_29},
       {RAT_memories_6_29},
       {RAT_memories_5_29},
       {RAT_memories_4_29},
       {RAT_memories_3_29},
       {RAT_memories_2_29},
       {RAT_memories_1_29},
       {RAT_memories_0_29}};
    automatic logic [15:0][5:0] _GEN_2 =
      {{RAT_memories_15_28},
       {RAT_memories_14_28},
       {RAT_memories_13_28},
       {RAT_memories_12_28},
       {RAT_memories_11_28},
       {RAT_memories_10_28},
       {RAT_memories_9_28},
       {RAT_memories_8_28},
       {RAT_memories_7_28},
       {RAT_memories_6_28},
       {RAT_memories_5_28},
       {RAT_memories_4_28},
       {RAT_memories_3_28},
       {RAT_memories_2_28},
       {RAT_memories_1_28},
       {RAT_memories_0_28}};
    automatic logic [15:0][5:0] _GEN_3 =
      {{RAT_memories_15_27},
       {RAT_memories_14_27},
       {RAT_memories_13_27},
       {RAT_memories_12_27},
       {RAT_memories_11_27},
       {RAT_memories_10_27},
       {RAT_memories_9_27},
       {RAT_memories_8_27},
       {RAT_memories_7_27},
       {RAT_memories_6_27},
       {RAT_memories_5_27},
       {RAT_memories_4_27},
       {RAT_memories_3_27},
       {RAT_memories_2_27},
       {RAT_memories_1_27},
       {RAT_memories_0_27}};
    automatic logic [15:0][5:0] _GEN_4 =
      {{RAT_memories_15_26},
       {RAT_memories_14_26},
       {RAT_memories_13_26},
       {RAT_memories_12_26},
       {RAT_memories_11_26},
       {RAT_memories_10_26},
       {RAT_memories_9_26},
       {RAT_memories_8_26},
       {RAT_memories_7_26},
       {RAT_memories_6_26},
       {RAT_memories_5_26},
       {RAT_memories_4_26},
       {RAT_memories_3_26},
       {RAT_memories_2_26},
       {RAT_memories_1_26},
       {RAT_memories_0_26}};
    automatic logic [15:0][5:0] _GEN_5 =
      {{RAT_memories_15_25},
       {RAT_memories_14_25},
       {RAT_memories_13_25},
       {RAT_memories_12_25},
       {RAT_memories_11_25},
       {RAT_memories_10_25},
       {RAT_memories_9_25},
       {RAT_memories_8_25},
       {RAT_memories_7_25},
       {RAT_memories_6_25},
       {RAT_memories_5_25},
       {RAT_memories_4_25},
       {RAT_memories_3_25},
       {RAT_memories_2_25},
       {RAT_memories_1_25},
       {RAT_memories_0_25}};
    automatic logic [15:0][5:0] _GEN_6 =
      {{RAT_memories_15_24},
       {RAT_memories_14_24},
       {RAT_memories_13_24},
       {RAT_memories_12_24},
       {RAT_memories_11_24},
       {RAT_memories_10_24},
       {RAT_memories_9_24},
       {RAT_memories_8_24},
       {RAT_memories_7_24},
       {RAT_memories_6_24},
       {RAT_memories_5_24},
       {RAT_memories_4_24},
       {RAT_memories_3_24},
       {RAT_memories_2_24},
       {RAT_memories_1_24},
       {RAT_memories_0_24}};
    automatic logic [15:0][5:0] _GEN_7 =
      {{RAT_memories_15_23},
       {RAT_memories_14_23},
       {RAT_memories_13_23},
       {RAT_memories_12_23},
       {RAT_memories_11_23},
       {RAT_memories_10_23},
       {RAT_memories_9_23},
       {RAT_memories_8_23},
       {RAT_memories_7_23},
       {RAT_memories_6_23},
       {RAT_memories_5_23},
       {RAT_memories_4_23},
       {RAT_memories_3_23},
       {RAT_memories_2_23},
       {RAT_memories_1_23},
       {RAT_memories_0_23}};
    automatic logic [15:0][5:0] _GEN_8 =
      {{RAT_memories_15_22},
       {RAT_memories_14_22},
       {RAT_memories_13_22},
       {RAT_memories_12_22},
       {RAT_memories_11_22},
       {RAT_memories_10_22},
       {RAT_memories_9_22},
       {RAT_memories_8_22},
       {RAT_memories_7_22},
       {RAT_memories_6_22},
       {RAT_memories_5_22},
       {RAT_memories_4_22},
       {RAT_memories_3_22},
       {RAT_memories_2_22},
       {RAT_memories_1_22},
       {RAT_memories_0_22}};
    automatic logic [15:0][5:0] _GEN_9 =
      {{RAT_memories_15_21},
       {RAT_memories_14_21},
       {RAT_memories_13_21},
       {RAT_memories_12_21},
       {RAT_memories_11_21},
       {RAT_memories_10_21},
       {RAT_memories_9_21},
       {RAT_memories_8_21},
       {RAT_memories_7_21},
       {RAT_memories_6_21},
       {RAT_memories_5_21},
       {RAT_memories_4_21},
       {RAT_memories_3_21},
       {RAT_memories_2_21},
       {RAT_memories_1_21},
       {RAT_memories_0_21}};
    automatic logic [15:0][5:0] _GEN_10 =
      {{RAT_memories_15_20},
       {RAT_memories_14_20},
       {RAT_memories_13_20},
       {RAT_memories_12_20},
       {RAT_memories_11_20},
       {RAT_memories_10_20},
       {RAT_memories_9_20},
       {RAT_memories_8_20},
       {RAT_memories_7_20},
       {RAT_memories_6_20},
       {RAT_memories_5_20},
       {RAT_memories_4_20},
       {RAT_memories_3_20},
       {RAT_memories_2_20},
       {RAT_memories_1_20},
       {RAT_memories_0_20}};
    automatic logic [15:0][5:0] _GEN_11 =
      {{RAT_memories_15_19},
       {RAT_memories_14_19},
       {RAT_memories_13_19},
       {RAT_memories_12_19},
       {RAT_memories_11_19},
       {RAT_memories_10_19},
       {RAT_memories_9_19},
       {RAT_memories_8_19},
       {RAT_memories_7_19},
       {RAT_memories_6_19},
       {RAT_memories_5_19},
       {RAT_memories_4_19},
       {RAT_memories_3_19},
       {RAT_memories_2_19},
       {RAT_memories_1_19},
       {RAT_memories_0_19}};
    automatic logic [15:0][5:0] _GEN_12 =
      {{RAT_memories_15_18},
       {RAT_memories_14_18},
       {RAT_memories_13_18},
       {RAT_memories_12_18},
       {RAT_memories_11_18},
       {RAT_memories_10_18},
       {RAT_memories_9_18},
       {RAT_memories_8_18},
       {RAT_memories_7_18},
       {RAT_memories_6_18},
       {RAT_memories_5_18},
       {RAT_memories_4_18},
       {RAT_memories_3_18},
       {RAT_memories_2_18},
       {RAT_memories_1_18},
       {RAT_memories_0_18}};
    automatic logic [15:0][5:0] _GEN_13 =
      {{RAT_memories_15_17},
       {RAT_memories_14_17},
       {RAT_memories_13_17},
       {RAT_memories_12_17},
       {RAT_memories_11_17},
       {RAT_memories_10_17},
       {RAT_memories_9_17},
       {RAT_memories_8_17},
       {RAT_memories_7_17},
       {RAT_memories_6_17},
       {RAT_memories_5_17},
       {RAT_memories_4_17},
       {RAT_memories_3_17},
       {RAT_memories_2_17},
       {RAT_memories_1_17},
       {RAT_memories_0_17}};
    automatic logic [15:0][5:0] _GEN_14 =
      {{RAT_memories_15_16},
       {RAT_memories_14_16},
       {RAT_memories_13_16},
       {RAT_memories_12_16},
       {RAT_memories_11_16},
       {RAT_memories_10_16},
       {RAT_memories_9_16},
       {RAT_memories_8_16},
       {RAT_memories_7_16},
       {RAT_memories_6_16},
       {RAT_memories_5_16},
       {RAT_memories_4_16},
       {RAT_memories_3_16},
       {RAT_memories_2_16},
       {RAT_memories_1_16},
       {RAT_memories_0_16}};
    automatic logic [15:0][5:0] _GEN_15 =
      {{RAT_memories_15_15},
       {RAT_memories_14_15},
       {RAT_memories_13_15},
       {RAT_memories_12_15},
       {RAT_memories_11_15},
       {RAT_memories_10_15},
       {RAT_memories_9_15},
       {RAT_memories_8_15},
       {RAT_memories_7_15},
       {RAT_memories_6_15},
       {RAT_memories_5_15},
       {RAT_memories_4_15},
       {RAT_memories_3_15},
       {RAT_memories_2_15},
       {RAT_memories_1_15},
       {RAT_memories_0_15}};
    automatic logic [15:0][5:0] _GEN_16 =
      {{RAT_memories_15_14},
       {RAT_memories_14_14},
       {RAT_memories_13_14},
       {RAT_memories_12_14},
       {RAT_memories_11_14},
       {RAT_memories_10_14},
       {RAT_memories_9_14},
       {RAT_memories_8_14},
       {RAT_memories_7_14},
       {RAT_memories_6_14},
       {RAT_memories_5_14},
       {RAT_memories_4_14},
       {RAT_memories_3_14},
       {RAT_memories_2_14},
       {RAT_memories_1_14},
       {RAT_memories_0_14}};
    automatic logic [15:0][5:0] _GEN_17 =
      {{RAT_memories_15_13},
       {RAT_memories_14_13},
       {RAT_memories_13_13},
       {RAT_memories_12_13},
       {RAT_memories_11_13},
       {RAT_memories_10_13},
       {RAT_memories_9_13},
       {RAT_memories_8_13},
       {RAT_memories_7_13},
       {RAT_memories_6_13},
       {RAT_memories_5_13},
       {RAT_memories_4_13},
       {RAT_memories_3_13},
       {RAT_memories_2_13},
       {RAT_memories_1_13},
       {RAT_memories_0_13}};
    automatic logic [15:0][5:0] _GEN_18 =
      {{RAT_memories_15_12},
       {RAT_memories_14_12},
       {RAT_memories_13_12},
       {RAT_memories_12_12},
       {RAT_memories_11_12},
       {RAT_memories_10_12},
       {RAT_memories_9_12},
       {RAT_memories_8_12},
       {RAT_memories_7_12},
       {RAT_memories_6_12},
       {RAT_memories_5_12},
       {RAT_memories_4_12},
       {RAT_memories_3_12},
       {RAT_memories_2_12},
       {RAT_memories_1_12},
       {RAT_memories_0_12}};
    automatic logic [15:0][5:0] _GEN_19 =
      {{RAT_memories_15_11},
       {RAT_memories_14_11},
       {RAT_memories_13_11},
       {RAT_memories_12_11},
       {RAT_memories_11_11},
       {RAT_memories_10_11},
       {RAT_memories_9_11},
       {RAT_memories_8_11},
       {RAT_memories_7_11},
       {RAT_memories_6_11},
       {RAT_memories_5_11},
       {RAT_memories_4_11},
       {RAT_memories_3_11},
       {RAT_memories_2_11},
       {RAT_memories_1_11},
       {RAT_memories_0_11}};
    automatic logic [15:0][5:0] _GEN_20 =
      {{RAT_memories_15_10},
       {RAT_memories_14_10},
       {RAT_memories_13_10},
       {RAT_memories_12_10},
       {RAT_memories_11_10},
       {RAT_memories_10_10},
       {RAT_memories_9_10},
       {RAT_memories_8_10},
       {RAT_memories_7_10},
       {RAT_memories_6_10},
       {RAT_memories_5_10},
       {RAT_memories_4_10},
       {RAT_memories_3_10},
       {RAT_memories_2_10},
       {RAT_memories_1_10},
       {RAT_memories_0_10}};
    automatic logic [15:0][5:0] _GEN_21 =
      {{RAT_memories_15_9},
       {RAT_memories_14_9},
       {RAT_memories_13_9},
       {RAT_memories_12_9},
       {RAT_memories_11_9},
       {RAT_memories_10_9},
       {RAT_memories_9_9},
       {RAT_memories_8_9},
       {RAT_memories_7_9},
       {RAT_memories_6_9},
       {RAT_memories_5_9},
       {RAT_memories_4_9},
       {RAT_memories_3_9},
       {RAT_memories_2_9},
       {RAT_memories_1_9},
       {RAT_memories_0_9}};
    automatic logic [15:0][5:0] _GEN_22 =
      {{RAT_memories_15_8},
       {RAT_memories_14_8},
       {RAT_memories_13_8},
       {RAT_memories_12_8},
       {RAT_memories_11_8},
       {RAT_memories_10_8},
       {RAT_memories_9_8},
       {RAT_memories_8_8},
       {RAT_memories_7_8},
       {RAT_memories_6_8},
       {RAT_memories_5_8},
       {RAT_memories_4_8},
       {RAT_memories_3_8},
       {RAT_memories_2_8},
       {RAT_memories_1_8},
       {RAT_memories_0_8}};
    automatic logic [15:0][5:0] _GEN_23 =
      {{RAT_memories_15_7},
       {RAT_memories_14_7},
       {RAT_memories_13_7},
       {RAT_memories_12_7},
       {RAT_memories_11_7},
       {RAT_memories_10_7},
       {RAT_memories_9_7},
       {RAT_memories_8_7},
       {RAT_memories_7_7},
       {RAT_memories_6_7},
       {RAT_memories_5_7},
       {RAT_memories_4_7},
       {RAT_memories_3_7},
       {RAT_memories_2_7},
       {RAT_memories_1_7},
       {RAT_memories_0_7}};
    automatic logic [15:0][5:0] _GEN_24 =
      {{RAT_memories_15_6},
       {RAT_memories_14_6},
       {RAT_memories_13_6},
       {RAT_memories_12_6},
       {RAT_memories_11_6},
       {RAT_memories_10_6},
       {RAT_memories_9_6},
       {RAT_memories_8_6},
       {RAT_memories_7_6},
       {RAT_memories_6_6},
       {RAT_memories_5_6},
       {RAT_memories_4_6},
       {RAT_memories_3_6},
       {RAT_memories_2_6},
       {RAT_memories_1_6},
       {RAT_memories_0_6}};
    automatic logic [15:0][5:0] _GEN_25 =
      {{RAT_memories_15_5},
       {RAT_memories_14_5},
       {RAT_memories_13_5},
       {RAT_memories_12_5},
       {RAT_memories_11_5},
       {RAT_memories_10_5},
       {RAT_memories_9_5},
       {RAT_memories_8_5},
       {RAT_memories_7_5},
       {RAT_memories_6_5},
       {RAT_memories_5_5},
       {RAT_memories_4_5},
       {RAT_memories_3_5},
       {RAT_memories_2_5},
       {RAT_memories_1_5},
       {RAT_memories_0_5}};
    automatic logic [15:0][5:0] _GEN_26 =
      {{RAT_memories_15_4},
       {RAT_memories_14_4},
       {RAT_memories_13_4},
       {RAT_memories_12_4},
       {RAT_memories_11_4},
       {RAT_memories_10_4},
       {RAT_memories_9_4},
       {RAT_memories_8_4},
       {RAT_memories_7_4},
       {RAT_memories_6_4},
       {RAT_memories_5_4},
       {RAT_memories_4_4},
       {RAT_memories_3_4},
       {RAT_memories_2_4},
       {RAT_memories_1_4},
       {RAT_memories_0_4}};
    automatic logic [15:0][5:0] _GEN_27 =
      {{RAT_memories_15_3},
       {RAT_memories_14_3},
       {RAT_memories_13_3},
       {RAT_memories_12_3},
       {RAT_memories_11_3},
       {RAT_memories_10_3},
       {RAT_memories_9_3},
       {RAT_memories_8_3},
       {RAT_memories_7_3},
       {RAT_memories_6_3},
       {RAT_memories_5_3},
       {RAT_memories_4_3},
       {RAT_memories_3_3},
       {RAT_memories_2_3},
       {RAT_memories_1_3},
       {RAT_memories_0_3}};
    automatic logic [15:0][5:0] _GEN_28 =
      {{RAT_memories_15_2},
       {RAT_memories_14_2},
       {RAT_memories_13_2},
       {RAT_memories_12_2},
       {RAT_memories_11_2},
       {RAT_memories_10_2},
       {RAT_memories_9_2},
       {RAT_memories_8_2},
       {RAT_memories_7_2},
       {RAT_memories_6_2},
       {RAT_memories_5_2},
       {RAT_memories_4_2},
       {RAT_memories_3_2},
       {RAT_memories_2_2},
       {RAT_memories_1_2},
       {RAT_memories_0_2}};
    automatic logic [15:0][5:0] _GEN_29 =
      {{RAT_memories_15_1},
       {RAT_memories_14_1},
       {RAT_memories_13_1},
       {RAT_memories_12_1},
       {RAT_memories_11_1},
       {RAT_memories_10_1},
       {RAT_memories_9_1},
       {RAT_memories_8_1},
       {RAT_memories_7_1},
       {RAT_memories_6_1},
       {RAT_memories_5_1},
       {RAT_memories_4_1},
       {RAT_memories_3_1},
       {RAT_memories_2_1},
       {RAT_memories_1_1},
       {RAT_memories_0_1}};
    automatic logic [15:0][5:0] _GEN_30 =
      {{RAT_memories_15_0},
       {RAT_memories_14_0},
       {RAT_memories_13_0},
       {RAT_memories_12_0},
       {RAT_memories_11_0},
       {RAT_memories_10_0},
       {RAT_memories_9_0},
       {RAT_memories_8_0},
       {RAT_memories_7_0},
       {RAT_memories_6_0},
       {RAT_memories_5_0},
       {RAT_memories_4_0},
       {RAT_memories_3_0},
       {RAT_memories_2_0},
       {RAT_memories_1_0},
       {RAT_memories_0_0}};
    automatic logic [31:0][5:0] _GEN_31 =
      {{_GEN[active_RAT]},
       {_GEN_0[active_RAT]},
       {_GEN_1[active_RAT]},
       {_GEN_2[active_RAT]},
       {_GEN_3[active_RAT]},
       {_GEN_4[active_RAT]},
       {_GEN_5[active_RAT]},
       {_GEN_6[active_RAT]},
       {_GEN_7[active_RAT]},
       {_GEN_8[active_RAT]},
       {_GEN_9[active_RAT]},
       {_GEN_10[active_RAT]},
       {_GEN_11[active_RAT]},
       {_GEN_12[active_RAT]},
       {_GEN_13[active_RAT]},
       {_GEN_14[active_RAT]},
       {_GEN_15[active_RAT]},
       {_GEN_16[active_RAT]},
       {_GEN_17[active_RAT]},
       {_GEN_18[active_RAT]},
       {_GEN_19[active_RAT]},
       {_GEN_20[active_RAT]},
       {_GEN_21[active_RAT]},
       {_GEN_22[active_RAT]},
       {_GEN_23[active_RAT]},
       {_GEN_24[active_RAT]},
       {_GEN_25[active_RAT]},
       {_GEN_26[active_RAT]},
       {_GEN_27[active_RAT]},
       {_GEN_28[active_RAT]},
       {_GEN_29[active_RAT]},
       {_GEN_30[active_RAT]}};
    if (reset) begin
      active_RAT <= 4'h0;
      RAT_memories_0_0 <= 6'h0;
      RAT_memories_0_1 <= 6'h0;
      RAT_memories_0_2 <= 6'h0;
      RAT_memories_0_3 <= 6'h0;
      RAT_memories_0_4 <= 6'h0;
      RAT_memories_0_5 <= 6'h0;
      RAT_memories_0_6 <= 6'h0;
      RAT_memories_0_7 <= 6'h0;
      RAT_memories_0_8 <= 6'h0;
      RAT_memories_0_9 <= 6'h0;
      RAT_memories_0_10 <= 6'h0;
      RAT_memories_0_11 <= 6'h0;
      RAT_memories_0_12 <= 6'h0;
      RAT_memories_0_13 <= 6'h0;
      RAT_memories_0_14 <= 6'h0;
      RAT_memories_0_15 <= 6'h0;
      RAT_memories_0_16 <= 6'h0;
      RAT_memories_0_17 <= 6'h0;
      RAT_memories_0_18 <= 6'h0;
      RAT_memories_0_19 <= 6'h0;
      RAT_memories_0_20 <= 6'h0;
      RAT_memories_0_21 <= 6'h0;
      RAT_memories_0_22 <= 6'h0;
      RAT_memories_0_23 <= 6'h0;
      RAT_memories_0_24 <= 6'h0;
      RAT_memories_0_25 <= 6'h0;
      RAT_memories_0_26 <= 6'h0;
      RAT_memories_0_27 <= 6'h0;
      RAT_memories_0_28 <= 6'h0;
      RAT_memories_0_29 <= 6'h0;
      RAT_memories_0_30 <= 6'h0;
      RAT_memories_0_31 <= 6'h0;
      RAT_memories_1_0 <= 6'h0;
      RAT_memories_1_1 <= 6'h0;
      RAT_memories_1_2 <= 6'h0;
      RAT_memories_1_3 <= 6'h0;
      RAT_memories_1_4 <= 6'h0;
      RAT_memories_1_5 <= 6'h0;
      RAT_memories_1_6 <= 6'h0;
      RAT_memories_1_7 <= 6'h0;
      RAT_memories_1_8 <= 6'h0;
      RAT_memories_1_9 <= 6'h0;
      RAT_memories_1_10 <= 6'h0;
      RAT_memories_1_11 <= 6'h0;
      RAT_memories_1_12 <= 6'h0;
      RAT_memories_1_13 <= 6'h0;
      RAT_memories_1_14 <= 6'h0;
      RAT_memories_1_15 <= 6'h0;
      RAT_memories_1_16 <= 6'h0;
      RAT_memories_1_17 <= 6'h0;
      RAT_memories_1_18 <= 6'h0;
      RAT_memories_1_19 <= 6'h0;
      RAT_memories_1_20 <= 6'h0;
      RAT_memories_1_21 <= 6'h0;
      RAT_memories_1_22 <= 6'h0;
      RAT_memories_1_23 <= 6'h0;
      RAT_memories_1_24 <= 6'h0;
      RAT_memories_1_25 <= 6'h0;
      RAT_memories_1_26 <= 6'h0;
      RAT_memories_1_27 <= 6'h0;
      RAT_memories_1_28 <= 6'h0;
      RAT_memories_1_29 <= 6'h0;
      RAT_memories_1_30 <= 6'h0;
      RAT_memories_1_31 <= 6'h0;
      RAT_memories_2_0 <= 6'h0;
      RAT_memories_2_1 <= 6'h0;
      RAT_memories_2_2 <= 6'h0;
      RAT_memories_2_3 <= 6'h0;
      RAT_memories_2_4 <= 6'h0;
      RAT_memories_2_5 <= 6'h0;
      RAT_memories_2_6 <= 6'h0;
      RAT_memories_2_7 <= 6'h0;
      RAT_memories_2_8 <= 6'h0;
      RAT_memories_2_9 <= 6'h0;
      RAT_memories_2_10 <= 6'h0;
      RAT_memories_2_11 <= 6'h0;
      RAT_memories_2_12 <= 6'h0;
      RAT_memories_2_13 <= 6'h0;
      RAT_memories_2_14 <= 6'h0;
      RAT_memories_2_15 <= 6'h0;
      RAT_memories_2_16 <= 6'h0;
      RAT_memories_2_17 <= 6'h0;
      RAT_memories_2_18 <= 6'h0;
      RAT_memories_2_19 <= 6'h0;
      RAT_memories_2_20 <= 6'h0;
      RAT_memories_2_21 <= 6'h0;
      RAT_memories_2_22 <= 6'h0;
      RAT_memories_2_23 <= 6'h0;
      RAT_memories_2_24 <= 6'h0;
      RAT_memories_2_25 <= 6'h0;
      RAT_memories_2_26 <= 6'h0;
      RAT_memories_2_27 <= 6'h0;
      RAT_memories_2_28 <= 6'h0;
      RAT_memories_2_29 <= 6'h0;
      RAT_memories_2_30 <= 6'h0;
      RAT_memories_2_31 <= 6'h0;
      RAT_memories_3_0 <= 6'h0;
      RAT_memories_3_1 <= 6'h0;
      RAT_memories_3_2 <= 6'h0;
      RAT_memories_3_3 <= 6'h0;
      RAT_memories_3_4 <= 6'h0;
      RAT_memories_3_5 <= 6'h0;
      RAT_memories_3_6 <= 6'h0;
      RAT_memories_3_7 <= 6'h0;
      RAT_memories_3_8 <= 6'h0;
      RAT_memories_3_9 <= 6'h0;
      RAT_memories_3_10 <= 6'h0;
      RAT_memories_3_11 <= 6'h0;
      RAT_memories_3_12 <= 6'h0;
      RAT_memories_3_13 <= 6'h0;
      RAT_memories_3_14 <= 6'h0;
      RAT_memories_3_15 <= 6'h0;
      RAT_memories_3_16 <= 6'h0;
      RAT_memories_3_17 <= 6'h0;
      RAT_memories_3_18 <= 6'h0;
      RAT_memories_3_19 <= 6'h0;
      RAT_memories_3_20 <= 6'h0;
      RAT_memories_3_21 <= 6'h0;
      RAT_memories_3_22 <= 6'h0;
      RAT_memories_3_23 <= 6'h0;
      RAT_memories_3_24 <= 6'h0;
      RAT_memories_3_25 <= 6'h0;
      RAT_memories_3_26 <= 6'h0;
      RAT_memories_3_27 <= 6'h0;
      RAT_memories_3_28 <= 6'h0;
      RAT_memories_3_29 <= 6'h0;
      RAT_memories_3_30 <= 6'h0;
      RAT_memories_3_31 <= 6'h0;
      RAT_memories_4_0 <= 6'h0;
      RAT_memories_4_1 <= 6'h0;
      RAT_memories_4_2 <= 6'h0;
      RAT_memories_4_3 <= 6'h0;
      RAT_memories_4_4 <= 6'h0;
      RAT_memories_4_5 <= 6'h0;
      RAT_memories_4_6 <= 6'h0;
      RAT_memories_4_7 <= 6'h0;
      RAT_memories_4_8 <= 6'h0;
      RAT_memories_4_9 <= 6'h0;
      RAT_memories_4_10 <= 6'h0;
      RAT_memories_4_11 <= 6'h0;
      RAT_memories_4_12 <= 6'h0;
      RAT_memories_4_13 <= 6'h0;
      RAT_memories_4_14 <= 6'h0;
      RAT_memories_4_15 <= 6'h0;
      RAT_memories_4_16 <= 6'h0;
      RAT_memories_4_17 <= 6'h0;
      RAT_memories_4_18 <= 6'h0;
      RAT_memories_4_19 <= 6'h0;
      RAT_memories_4_20 <= 6'h0;
      RAT_memories_4_21 <= 6'h0;
      RAT_memories_4_22 <= 6'h0;
      RAT_memories_4_23 <= 6'h0;
      RAT_memories_4_24 <= 6'h0;
      RAT_memories_4_25 <= 6'h0;
      RAT_memories_4_26 <= 6'h0;
      RAT_memories_4_27 <= 6'h0;
      RAT_memories_4_28 <= 6'h0;
      RAT_memories_4_29 <= 6'h0;
      RAT_memories_4_30 <= 6'h0;
      RAT_memories_4_31 <= 6'h0;
      RAT_memories_5_0 <= 6'h0;
      RAT_memories_5_1 <= 6'h0;
      RAT_memories_5_2 <= 6'h0;
      RAT_memories_5_3 <= 6'h0;
      RAT_memories_5_4 <= 6'h0;
      RAT_memories_5_5 <= 6'h0;
      RAT_memories_5_6 <= 6'h0;
      RAT_memories_5_7 <= 6'h0;
      RAT_memories_5_8 <= 6'h0;
      RAT_memories_5_9 <= 6'h0;
      RAT_memories_5_10 <= 6'h0;
      RAT_memories_5_11 <= 6'h0;
      RAT_memories_5_12 <= 6'h0;
      RAT_memories_5_13 <= 6'h0;
      RAT_memories_5_14 <= 6'h0;
      RAT_memories_5_15 <= 6'h0;
      RAT_memories_5_16 <= 6'h0;
      RAT_memories_5_17 <= 6'h0;
      RAT_memories_5_18 <= 6'h0;
      RAT_memories_5_19 <= 6'h0;
      RAT_memories_5_20 <= 6'h0;
      RAT_memories_5_21 <= 6'h0;
      RAT_memories_5_22 <= 6'h0;
      RAT_memories_5_23 <= 6'h0;
      RAT_memories_5_24 <= 6'h0;
      RAT_memories_5_25 <= 6'h0;
      RAT_memories_5_26 <= 6'h0;
      RAT_memories_5_27 <= 6'h0;
      RAT_memories_5_28 <= 6'h0;
      RAT_memories_5_29 <= 6'h0;
      RAT_memories_5_30 <= 6'h0;
      RAT_memories_5_31 <= 6'h0;
      RAT_memories_6_0 <= 6'h0;
      RAT_memories_6_1 <= 6'h0;
      RAT_memories_6_2 <= 6'h0;
      RAT_memories_6_3 <= 6'h0;
      RAT_memories_6_4 <= 6'h0;
      RAT_memories_6_5 <= 6'h0;
      RAT_memories_6_6 <= 6'h0;
      RAT_memories_6_7 <= 6'h0;
      RAT_memories_6_8 <= 6'h0;
      RAT_memories_6_9 <= 6'h0;
      RAT_memories_6_10 <= 6'h0;
      RAT_memories_6_11 <= 6'h0;
      RAT_memories_6_12 <= 6'h0;
      RAT_memories_6_13 <= 6'h0;
      RAT_memories_6_14 <= 6'h0;
      RAT_memories_6_15 <= 6'h0;
      RAT_memories_6_16 <= 6'h0;
      RAT_memories_6_17 <= 6'h0;
      RAT_memories_6_18 <= 6'h0;
      RAT_memories_6_19 <= 6'h0;
      RAT_memories_6_20 <= 6'h0;
      RAT_memories_6_21 <= 6'h0;
      RAT_memories_6_22 <= 6'h0;
      RAT_memories_6_23 <= 6'h0;
      RAT_memories_6_24 <= 6'h0;
      RAT_memories_6_25 <= 6'h0;
      RAT_memories_6_26 <= 6'h0;
      RAT_memories_6_27 <= 6'h0;
      RAT_memories_6_28 <= 6'h0;
      RAT_memories_6_29 <= 6'h0;
      RAT_memories_6_30 <= 6'h0;
      RAT_memories_6_31 <= 6'h0;
      RAT_memories_7_0 <= 6'h0;
      RAT_memories_7_1 <= 6'h0;
      RAT_memories_7_2 <= 6'h0;
      RAT_memories_7_3 <= 6'h0;
      RAT_memories_7_4 <= 6'h0;
      RAT_memories_7_5 <= 6'h0;
      RAT_memories_7_6 <= 6'h0;
      RAT_memories_7_7 <= 6'h0;
      RAT_memories_7_8 <= 6'h0;
      RAT_memories_7_9 <= 6'h0;
      RAT_memories_7_10 <= 6'h0;
      RAT_memories_7_11 <= 6'h0;
      RAT_memories_7_12 <= 6'h0;
      RAT_memories_7_13 <= 6'h0;
      RAT_memories_7_14 <= 6'h0;
      RAT_memories_7_15 <= 6'h0;
      RAT_memories_7_16 <= 6'h0;
      RAT_memories_7_17 <= 6'h0;
      RAT_memories_7_18 <= 6'h0;
      RAT_memories_7_19 <= 6'h0;
      RAT_memories_7_20 <= 6'h0;
      RAT_memories_7_21 <= 6'h0;
      RAT_memories_7_22 <= 6'h0;
      RAT_memories_7_23 <= 6'h0;
      RAT_memories_7_24 <= 6'h0;
      RAT_memories_7_25 <= 6'h0;
      RAT_memories_7_26 <= 6'h0;
      RAT_memories_7_27 <= 6'h0;
      RAT_memories_7_28 <= 6'h0;
      RAT_memories_7_29 <= 6'h0;
      RAT_memories_7_30 <= 6'h0;
      RAT_memories_7_31 <= 6'h0;
      RAT_memories_8_0 <= 6'h0;
      RAT_memories_8_1 <= 6'h0;
      RAT_memories_8_2 <= 6'h0;
      RAT_memories_8_3 <= 6'h0;
      RAT_memories_8_4 <= 6'h0;
      RAT_memories_8_5 <= 6'h0;
      RAT_memories_8_6 <= 6'h0;
      RAT_memories_8_7 <= 6'h0;
      RAT_memories_8_8 <= 6'h0;
      RAT_memories_8_9 <= 6'h0;
      RAT_memories_8_10 <= 6'h0;
      RAT_memories_8_11 <= 6'h0;
      RAT_memories_8_12 <= 6'h0;
      RAT_memories_8_13 <= 6'h0;
      RAT_memories_8_14 <= 6'h0;
      RAT_memories_8_15 <= 6'h0;
      RAT_memories_8_16 <= 6'h0;
      RAT_memories_8_17 <= 6'h0;
      RAT_memories_8_18 <= 6'h0;
      RAT_memories_8_19 <= 6'h0;
      RAT_memories_8_20 <= 6'h0;
      RAT_memories_8_21 <= 6'h0;
      RAT_memories_8_22 <= 6'h0;
      RAT_memories_8_23 <= 6'h0;
      RAT_memories_8_24 <= 6'h0;
      RAT_memories_8_25 <= 6'h0;
      RAT_memories_8_26 <= 6'h0;
      RAT_memories_8_27 <= 6'h0;
      RAT_memories_8_28 <= 6'h0;
      RAT_memories_8_29 <= 6'h0;
      RAT_memories_8_30 <= 6'h0;
      RAT_memories_8_31 <= 6'h0;
      RAT_memories_9_0 <= 6'h0;
      RAT_memories_9_1 <= 6'h0;
      RAT_memories_9_2 <= 6'h0;
      RAT_memories_9_3 <= 6'h0;
      RAT_memories_9_4 <= 6'h0;
      RAT_memories_9_5 <= 6'h0;
      RAT_memories_9_6 <= 6'h0;
      RAT_memories_9_7 <= 6'h0;
      RAT_memories_9_8 <= 6'h0;
      RAT_memories_9_9 <= 6'h0;
      RAT_memories_9_10 <= 6'h0;
      RAT_memories_9_11 <= 6'h0;
      RAT_memories_9_12 <= 6'h0;
      RAT_memories_9_13 <= 6'h0;
      RAT_memories_9_14 <= 6'h0;
      RAT_memories_9_15 <= 6'h0;
      RAT_memories_9_16 <= 6'h0;
      RAT_memories_9_17 <= 6'h0;
      RAT_memories_9_18 <= 6'h0;
      RAT_memories_9_19 <= 6'h0;
      RAT_memories_9_20 <= 6'h0;
      RAT_memories_9_21 <= 6'h0;
      RAT_memories_9_22 <= 6'h0;
      RAT_memories_9_23 <= 6'h0;
      RAT_memories_9_24 <= 6'h0;
      RAT_memories_9_25 <= 6'h0;
      RAT_memories_9_26 <= 6'h0;
      RAT_memories_9_27 <= 6'h0;
      RAT_memories_9_28 <= 6'h0;
      RAT_memories_9_29 <= 6'h0;
      RAT_memories_9_30 <= 6'h0;
      RAT_memories_9_31 <= 6'h0;
      RAT_memories_10_0 <= 6'h0;
      RAT_memories_10_1 <= 6'h0;
      RAT_memories_10_2 <= 6'h0;
      RAT_memories_10_3 <= 6'h0;
      RAT_memories_10_4 <= 6'h0;
      RAT_memories_10_5 <= 6'h0;
      RAT_memories_10_6 <= 6'h0;
      RAT_memories_10_7 <= 6'h0;
      RAT_memories_10_8 <= 6'h0;
      RAT_memories_10_9 <= 6'h0;
      RAT_memories_10_10 <= 6'h0;
      RAT_memories_10_11 <= 6'h0;
      RAT_memories_10_12 <= 6'h0;
      RAT_memories_10_13 <= 6'h0;
      RAT_memories_10_14 <= 6'h0;
      RAT_memories_10_15 <= 6'h0;
      RAT_memories_10_16 <= 6'h0;
      RAT_memories_10_17 <= 6'h0;
      RAT_memories_10_18 <= 6'h0;
      RAT_memories_10_19 <= 6'h0;
      RAT_memories_10_20 <= 6'h0;
      RAT_memories_10_21 <= 6'h0;
      RAT_memories_10_22 <= 6'h0;
      RAT_memories_10_23 <= 6'h0;
      RAT_memories_10_24 <= 6'h0;
      RAT_memories_10_25 <= 6'h0;
      RAT_memories_10_26 <= 6'h0;
      RAT_memories_10_27 <= 6'h0;
      RAT_memories_10_28 <= 6'h0;
      RAT_memories_10_29 <= 6'h0;
      RAT_memories_10_30 <= 6'h0;
      RAT_memories_10_31 <= 6'h0;
      RAT_memories_11_0 <= 6'h0;
      RAT_memories_11_1 <= 6'h0;
      RAT_memories_11_2 <= 6'h0;
      RAT_memories_11_3 <= 6'h0;
      RAT_memories_11_4 <= 6'h0;
      RAT_memories_11_5 <= 6'h0;
      RAT_memories_11_6 <= 6'h0;
      RAT_memories_11_7 <= 6'h0;
      RAT_memories_11_8 <= 6'h0;
      RAT_memories_11_9 <= 6'h0;
      RAT_memories_11_10 <= 6'h0;
      RAT_memories_11_11 <= 6'h0;
      RAT_memories_11_12 <= 6'h0;
      RAT_memories_11_13 <= 6'h0;
      RAT_memories_11_14 <= 6'h0;
      RAT_memories_11_15 <= 6'h0;
      RAT_memories_11_16 <= 6'h0;
      RAT_memories_11_17 <= 6'h0;
      RAT_memories_11_18 <= 6'h0;
      RAT_memories_11_19 <= 6'h0;
      RAT_memories_11_20 <= 6'h0;
      RAT_memories_11_21 <= 6'h0;
      RAT_memories_11_22 <= 6'h0;
      RAT_memories_11_23 <= 6'h0;
      RAT_memories_11_24 <= 6'h0;
      RAT_memories_11_25 <= 6'h0;
      RAT_memories_11_26 <= 6'h0;
      RAT_memories_11_27 <= 6'h0;
      RAT_memories_11_28 <= 6'h0;
      RAT_memories_11_29 <= 6'h0;
      RAT_memories_11_30 <= 6'h0;
      RAT_memories_11_31 <= 6'h0;
      RAT_memories_12_0 <= 6'h0;
      RAT_memories_12_1 <= 6'h0;
      RAT_memories_12_2 <= 6'h0;
      RAT_memories_12_3 <= 6'h0;
      RAT_memories_12_4 <= 6'h0;
      RAT_memories_12_5 <= 6'h0;
      RAT_memories_12_6 <= 6'h0;
      RAT_memories_12_7 <= 6'h0;
      RAT_memories_12_8 <= 6'h0;
      RAT_memories_12_9 <= 6'h0;
      RAT_memories_12_10 <= 6'h0;
      RAT_memories_12_11 <= 6'h0;
      RAT_memories_12_12 <= 6'h0;
      RAT_memories_12_13 <= 6'h0;
      RAT_memories_12_14 <= 6'h0;
      RAT_memories_12_15 <= 6'h0;
      RAT_memories_12_16 <= 6'h0;
      RAT_memories_12_17 <= 6'h0;
      RAT_memories_12_18 <= 6'h0;
      RAT_memories_12_19 <= 6'h0;
      RAT_memories_12_20 <= 6'h0;
      RAT_memories_12_21 <= 6'h0;
      RAT_memories_12_22 <= 6'h0;
      RAT_memories_12_23 <= 6'h0;
      RAT_memories_12_24 <= 6'h0;
      RAT_memories_12_25 <= 6'h0;
      RAT_memories_12_26 <= 6'h0;
      RAT_memories_12_27 <= 6'h0;
      RAT_memories_12_28 <= 6'h0;
      RAT_memories_12_29 <= 6'h0;
      RAT_memories_12_30 <= 6'h0;
      RAT_memories_12_31 <= 6'h0;
      RAT_memories_13_0 <= 6'h0;
      RAT_memories_13_1 <= 6'h0;
      RAT_memories_13_2 <= 6'h0;
      RAT_memories_13_3 <= 6'h0;
      RAT_memories_13_4 <= 6'h0;
      RAT_memories_13_5 <= 6'h0;
      RAT_memories_13_6 <= 6'h0;
      RAT_memories_13_7 <= 6'h0;
      RAT_memories_13_8 <= 6'h0;
      RAT_memories_13_9 <= 6'h0;
      RAT_memories_13_10 <= 6'h0;
      RAT_memories_13_11 <= 6'h0;
      RAT_memories_13_12 <= 6'h0;
      RAT_memories_13_13 <= 6'h0;
      RAT_memories_13_14 <= 6'h0;
      RAT_memories_13_15 <= 6'h0;
      RAT_memories_13_16 <= 6'h0;
      RAT_memories_13_17 <= 6'h0;
      RAT_memories_13_18 <= 6'h0;
      RAT_memories_13_19 <= 6'h0;
      RAT_memories_13_20 <= 6'h0;
      RAT_memories_13_21 <= 6'h0;
      RAT_memories_13_22 <= 6'h0;
      RAT_memories_13_23 <= 6'h0;
      RAT_memories_13_24 <= 6'h0;
      RAT_memories_13_25 <= 6'h0;
      RAT_memories_13_26 <= 6'h0;
      RAT_memories_13_27 <= 6'h0;
      RAT_memories_13_28 <= 6'h0;
      RAT_memories_13_29 <= 6'h0;
      RAT_memories_13_30 <= 6'h0;
      RAT_memories_13_31 <= 6'h0;
      RAT_memories_14_0 <= 6'h0;
      RAT_memories_14_1 <= 6'h0;
      RAT_memories_14_2 <= 6'h0;
      RAT_memories_14_3 <= 6'h0;
      RAT_memories_14_4 <= 6'h0;
      RAT_memories_14_5 <= 6'h0;
      RAT_memories_14_6 <= 6'h0;
      RAT_memories_14_7 <= 6'h0;
      RAT_memories_14_8 <= 6'h0;
      RAT_memories_14_9 <= 6'h0;
      RAT_memories_14_10 <= 6'h0;
      RAT_memories_14_11 <= 6'h0;
      RAT_memories_14_12 <= 6'h0;
      RAT_memories_14_13 <= 6'h0;
      RAT_memories_14_14 <= 6'h0;
      RAT_memories_14_15 <= 6'h0;
      RAT_memories_14_16 <= 6'h0;
      RAT_memories_14_17 <= 6'h0;
      RAT_memories_14_18 <= 6'h0;
      RAT_memories_14_19 <= 6'h0;
      RAT_memories_14_20 <= 6'h0;
      RAT_memories_14_21 <= 6'h0;
      RAT_memories_14_22 <= 6'h0;
      RAT_memories_14_23 <= 6'h0;
      RAT_memories_14_24 <= 6'h0;
      RAT_memories_14_25 <= 6'h0;
      RAT_memories_14_26 <= 6'h0;
      RAT_memories_14_27 <= 6'h0;
      RAT_memories_14_28 <= 6'h0;
      RAT_memories_14_29 <= 6'h0;
      RAT_memories_14_30 <= 6'h0;
      RAT_memories_14_31 <= 6'h0;
      RAT_memories_15_0 <= 6'h0;
      RAT_memories_15_1 <= 6'h0;
      RAT_memories_15_2 <= 6'h0;
      RAT_memories_15_3 <= 6'h0;
      RAT_memories_15_4 <= 6'h0;
      RAT_memories_15_5 <= 6'h0;
      RAT_memories_15_6 <= 6'h0;
      RAT_memories_15_7 <= 6'h0;
      RAT_memories_15_8 <= 6'h0;
      RAT_memories_15_9 <= 6'h0;
      RAT_memories_15_10 <= 6'h0;
      RAT_memories_15_11 <= 6'h0;
      RAT_memories_15_12 <= 6'h0;
      RAT_memories_15_13 <= 6'h0;
      RAT_memories_15_14 <= 6'h0;
      RAT_memories_15_15 <= 6'h0;
      RAT_memories_15_16 <= 6'h0;
      RAT_memories_15_17 <= 6'h0;
      RAT_memories_15_18 <= 6'h0;
      RAT_memories_15_19 <= 6'h0;
      RAT_memories_15_20 <= 6'h0;
      RAT_memories_15_21 <= 6'h0;
      RAT_memories_15_22 <= 6'h0;
      RAT_memories_15_23 <= 6'h0;
      RAT_memories_15_24 <= 6'h0;
      RAT_memories_15_25 <= 6'h0;
      RAT_memories_15_26 <= 6'h0;
      RAT_memories_15_27 <= 6'h0;
      RAT_memories_15_28 <= 6'h0;
      RAT_memories_15_29 <= 6'h0;
      RAT_memories_15_30 <= 6'h0;
      RAT_memories_15_31 <= 6'h0;
    end
    else begin
      automatic logic       _GEN_32;
      automatic logic       _GEN_33;
      automatic logic       _GEN_34;
      automatic logic       _GEN_35;
      automatic logic       is_being_written_vec_0;
      automatic logic       _GEN_36 = io_instruction_RD_0 == 5'h1;
      automatic logic       _GEN_37 = io_instruction_RD_1 == 5'h1;
      automatic logic       _GEN_38 = io_instruction_RD_2 == 5'h1;
      automatic logic       _GEN_39 = io_instruction_RD_3 == 5'h1;
      automatic logic       is_being_written_vec_1 =
        _GEN_36 & io_free_list_wr_en_0 | _GEN_37 & io_free_list_wr_en_1 | _GEN_38
        & io_free_list_wr_en_2 | _GEN_39 & io_free_list_wr_en_3;
      automatic logic       _GEN_40 = io_instruction_RD_0 == 5'h2;
      automatic logic       _GEN_41 = io_instruction_RD_1 == 5'h2;
      automatic logic       _GEN_42 = io_instruction_RD_2 == 5'h2;
      automatic logic       _GEN_43 = io_instruction_RD_3 == 5'h2;
      automatic logic       is_being_written_vec_2 =
        _GEN_40 & io_free_list_wr_en_0 | _GEN_41 & io_free_list_wr_en_1 | _GEN_42
        & io_free_list_wr_en_2 | _GEN_43 & io_free_list_wr_en_3;
      automatic logic       _GEN_44 = io_instruction_RD_0 == 5'h3;
      automatic logic       _GEN_45 = io_instruction_RD_1 == 5'h3;
      automatic logic       _GEN_46 = io_instruction_RD_2 == 5'h3;
      automatic logic       _GEN_47 = io_instruction_RD_3 == 5'h3;
      automatic logic       is_being_written_vec_3 =
        _GEN_44 & io_free_list_wr_en_0 | _GEN_45 & io_free_list_wr_en_1 | _GEN_46
        & io_free_list_wr_en_2 | _GEN_47 & io_free_list_wr_en_3;
      automatic logic       _GEN_48 = io_instruction_RD_0 == 5'h4;
      automatic logic       _GEN_49 = io_instruction_RD_1 == 5'h4;
      automatic logic       _GEN_50 = io_instruction_RD_2 == 5'h4;
      automatic logic       _GEN_51 = io_instruction_RD_3 == 5'h4;
      automatic logic       is_being_written_vec_4 =
        _GEN_48 & io_free_list_wr_en_0 | _GEN_49 & io_free_list_wr_en_1 | _GEN_50
        & io_free_list_wr_en_2 | _GEN_51 & io_free_list_wr_en_3;
      automatic logic       _GEN_52 = io_instruction_RD_0 == 5'h5;
      automatic logic       _GEN_53 = io_instruction_RD_1 == 5'h5;
      automatic logic       _GEN_54 = io_instruction_RD_2 == 5'h5;
      automatic logic       _GEN_55 = io_instruction_RD_3 == 5'h5;
      automatic logic       is_being_written_vec_5 =
        _GEN_52 & io_free_list_wr_en_0 | _GEN_53 & io_free_list_wr_en_1 | _GEN_54
        & io_free_list_wr_en_2 | _GEN_55 & io_free_list_wr_en_3;
      automatic logic       _GEN_56 = io_instruction_RD_0 == 5'h6;
      automatic logic       _GEN_57 = io_instruction_RD_1 == 5'h6;
      automatic logic       _GEN_58 = io_instruction_RD_2 == 5'h6;
      automatic logic       _GEN_59 = io_instruction_RD_3 == 5'h6;
      automatic logic       is_being_written_vec_6 =
        _GEN_56 & io_free_list_wr_en_0 | _GEN_57 & io_free_list_wr_en_1 | _GEN_58
        & io_free_list_wr_en_2 | _GEN_59 & io_free_list_wr_en_3;
      automatic logic       _GEN_60 = io_instruction_RD_0 == 5'h7;
      automatic logic       _GEN_61 = io_instruction_RD_1 == 5'h7;
      automatic logic       _GEN_62 = io_instruction_RD_2 == 5'h7;
      automatic logic       _GEN_63 = io_instruction_RD_3 == 5'h7;
      automatic logic       is_being_written_vec_7 =
        _GEN_60 & io_free_list_wr_en_0 | _GEN_61 & io_free_list_wr_en_1 | _GEN_62
        & io_free_list_wr_en_2 | _GEN_63 & io_free_list_wr_en_3;
      automatic logic       _GEN_64 = io_instruction_RD_0 == 5'h8;
      automatic logic       _GEN_65 = io_instruction_RD_1 == 5'h8;
      automatic logic       _GEN_66 = io_instruction_RD_2 == 5'h8;
      automatic logic       _GEN_67 = io_instruction_RD_3 == 5'h8;
      automatic logic       is_being_written_vec_8 =
        _GEN_64 & io_free_list_wr_en_0 | _GEN_65 & io_free_list_wr_en_1 | _GEN_66
        & io_free_list_wr_en_2 | _GEN_67 & io_free_list_wr_en_3;
      automatic logic       _GEN_68 = io_instruction_RD_0 == 5'h9;
      automatic logic       _GEN_69 = io_instruction_RD_1 == 5'h9;
      automatic logic       _GEN_70 = io_instruction_RD_2 == 5'h9;
      automatic logic       _GEN_71 = io_instruction_RD_3 == 5'h9;
      automatic logic       is_being_written_vec_9 =
        _GEN_68 & io_free_list_wr_en_0 | _GEN_69 & io_free_list_wr_en_1 | _GEN_70
        & io_free_list_wr_en_2 | _GEN_71 & io_free_list_wr_en_3;
      automatic logic       _GEN_72 = io_instruction_RD_0 == 5'hA;
      automatic logic       _GEN_73 = io_instruction_RD_1 == 5'hA;
      automatic logic       _GEN_74 = io_instruction_RD_2 == 5'hA;
      automatic logic       _GEN_75 = io_instruction_RD_3 == 5'hA;
      automatic logic       is_being_written_vec_10 =
        _GEN_72 & io_free_list_wr_en_0 | _GEN_73 & io_free_list_wr_en_1 | _GEN_74
        & io_free_list_wr_en_2 | _GEN_75 & io_free_list_wr_en_3;
      automatic logic       _GEN_76 = io_instruction_RD_0 == 5'hB;
      automatic logic       _GEN_77 = io_instruction_RD_1 == 5'hB;
      automatic logic       _GEN_78 = io_instruction_RD_2 == 5'hB;
      automatic logic       _GEN_79 = io_instruction_RD_3 == 5'hB;
      automatic logic       is_being_written_vec_11 =
        _GEN_76 & io_free_list_wr_en_0 | _GEN_77 & io_free_list_wr_en_1 | _GEN_78
        & io_free_list_wr_en_2 | _GEN_79 & io_free_list_wr_en_3;
      automatic logic       _GEN_80 = io_instruction_RD_0 == 5'hC;
      automatic logic       _GEN_81 = io_instruction_RD_1 == 5'hC;
      automatic logic       _GEN_82 = io_instruction_RD_2 == 5'hC;
      automatic logic       _GEN_83 = io_instruction_RD_3 == 5'hC;
      automatic logic       is_being_written_vec_12 =
        _GEN_80 & io_free_list_wr_en_0 | _GEN_81 & io_free_list_wr_en_1 | _GEN_82
        & io_free_list_wr_en_2 | _GEN_83 & io_free_list_wr_en_3;
      automatic logic       _GEN_84 = io_instruction_RD_0 == 5'hD;
      automatic logic       _GEN_85 = io_instruction_RD_1 == 5'hD;
      automatic logic       _GEN_86 = io_instruction_RD_2 == 5'hD;
      automatic logic       _GEN_87 = io_instruction_RD_3 == 5'hD;
      automatic logic       is_being_written_vec_13 =
        _GEN_84 & io_free_list_wr_en_0 | _GEN_85 & io_free_list_wr_en_1 | _GEN_86
        & io_free_list_wr_en_2 | _GEN_87 & io_free_list_wr_en_3;
      automatic logic       _GEN_88 = io_instruction_RD_0 == 5'hE;
      automatic logic       _GEN_89 = io_instruction_RD_1 == 5'hE;
      automatic logic       _GEN_90 = io_instruction_RD_2 == 5'hE;
      automatic logic       _GEN_91 = io_instruction_RD_3 == 5'hE;
      automatic logic       is_being_written_vec_14 =
        _GEN_88 & io_free_list_wr_en_0 | _GEN_89 & io_free_list_wr_en_1 | _GEN_90
        & io_free_list_wr_en_2 | _GEN_91 & io_free_list_wr_en_3;
      automatic logic       _GEN_92 = io_instruction_RD_0 == 5'hF;
      automatic logic       _GEN_93 = io_instruction_RD_1 == 5'hF;
      automatic logic       _GEN_94 = io_instruction_RD_2 == 5'hF;
      automatic logic       _GEN_95 = io_instruction_RD_3 == 5'hF;
      automatic logic       is_being_written_vec_15 =
        _GEN_92 & io_free_list_wr_en_0 | _GEN_93 & io_free_list_wr_en_1 | _GEN_94
        & io_free_list_wr_en_2 | _GEN_95 & io_free_list_wr_en_3;
      automatic logic       _GEN_96;
      automatic logic       _GEN_97;
      automatic logic       _GEN_98;
      automatic logic       _GEN_99;
      automatic logic       is_being_written_vec_16;
      automatic logic       _GEN_100;
      automatic logic       _GEN_101;
      automatic logic       _GEN_102;
      automatic logic       _GEN_103;
      automatic logic       is_being_written_vec_17;
      automatic logic       _GEN_104;
      automatic logic       _GEN_105;
      automatic logic       _GEN_106;
      automatic logic       _GEN_107;
      automatic logic       is_being_written_vec_18;
      automatic logic       _GEN_108;
      automatic logic       _GEN_109;
      automatic logic       _GEN_110;
      automatic logic       _GEN_111;
      automatic logic       is_being_written_vec_19;
      automatic logic       _GEN_112;
      automatic logic       _GEN_113;
      automatic logic       _GEN_114;
      automatic logic       _GEN_115;
      automatic logic       is_being_written_vec_20;
      automatic logic       _GEN_116;
      automatic logic       _GEN_117;
      automatic logic       _GEN_118;
      automatic logic       _GEN_119;
      automatic logic       is_being_written_vec_21;
      automatic logic       _GEN_120;
      automatic logic       _GEN_121;
      automatic logic       _GEN_122;
      automatic logic       _GEN_123;
      automatic logic       is_being_written_vec_22;
      automatic logic       _GEN_124;
      automatic logic       _GEN_125;
      automatic logic       _GEN_126;
      automatic logic       _GEN_127;
      automatic logic       is_being_written_vec_23;
      automatic logic       _GEN_128;
      automatic logic       _GEN_129;
      automatic logic       _GEN_130;
      automatic logic       _GEN_131;
      automatic logic       is_being_written_vec_24;
      automatic logic       _GEN_132;
      automatic logic       _GEN_133;
      automatic logic       _GEN_134;
      automatic logic       _GEN_135;
      automatic logic       is_being_written_vec_25;
      automatic logic       _GEN_136;
      automatic logic       _GEN_137;
      automatic logic       _GEN_138;
      automatic logic       _GEN_139;
      automatic logic       is_being_written_vec_26;
      automatic logic       _GEN_140;
      automatic logic       _GEN_141;
      automatic logic       _GEN_142;
      automatic logic       _GEN_143;
      automatic logic       is_being_written_vec_27;
      automatic logic       _GEN_144;
      automatic logic       _GEN_145;
      automatic logic       _GEN_146;
      automatic logic       _GEN_147;
      automatic logic       is_being_written_vec_28;
      automatic logic       _GEN_148;
      automatic logic       _GEN_149;
      automatic logic       _GEN_150;
      automatic logic       _GEN_151;
      automatic logic       is_being_written_vec_29;
      automatic logic       _GEN_152;
      automatic logic       _GEN_153;
      automatic logic       _GEN_154;
      automatic logic       _GEN_155;
      automatic logic       is_being_written_vec_30;
      automatic logic       is_being_written_vec_31 =
        (&io_instruction_RD_0) & io_free_list_wr_en_0 | (&io_instruction_RD_1)
        & io_free_list_wr_en_1 | (&io_instruction_RD_2) & io_free_list_wr_en_2
        | (&io_instruction_RD_3) & io_free_list_wr_en_3;
      automatic logic [5:0] wr_data_in_1;
      automatic logic [5:0] wr_data_in_2;
      automatic logic [5:0] wr_data_in_3;
      automatic logic [5:0] wr_data_in_4;
      automatic logic [5:0] wr_data_in_5;
      automatic logic [5:0] wr_data_in_6;
      automatic logic [5:0] wr_data_in_7;
      automatic logic [5:0] wr_data_in_8;
      automatic logic [5:0] wr_data_in_9;
      automatic logic [5:0] wr_data_in_10;
      automatic logic [5:0] wr_data_in_11;
      automatic logic [5:0] wr_data_in_12;
      automatic logic [5:0] wr_data_in_13;
      automatic logic [5:0] wr_data_in_14;
      automatic logic [5:0] wr_data_in_15;
      automatic logic       _GEN_156 = active_RAT == 4'h0;
      automatic logic [3:0] _GEN_157 = active_RAT + 4'h1;
      automatic logic       _GEN_158;
      automatic logic       _GEN_159 = active_RAT == 4'h1;
      automatic logic       _GEN_160;
      automatic logic       _GEN_161 = active_RAT == 4'h2;
      automatic logic       _GEN_162;
      automatic logic       _GEN_163 = active_RAT == 4'h3;
      automatic logic       _GEN_164;
      automatic logic       _GEN_165 = active_RAT == 4'h4;
      automatic logic       _GEN_166;
      automatic logic       _GEN_167 = active_RAT == 4'h5;
      automatic logic       _GEN_168;
      automatic logic       _GEN_169 = active_RAT == 4'h6;
      automatic logic       _GEN_170;
      automatic logic       _GEN_171 = active_RAT == 4'h7;
      automatic logic       _GEN_172;
      automatic logic       _GEN_173 = active_RAT == 4'h8;
      automatic logic       _GEN_174;
      automatic logic       _GEN_175 = active_RAT == 4'h9;
      automatic logic       _GEN_176;
      automatic logic       _GEN_177 = active_RAT == 4'hA;
      automatic logic       _GEN_178;
      automatic logic       _GEN_179 = active_RAT == 4'hB;
      automatic logic       _GEN_180;
      automatic logic       _GEN_181 = active_RAT == 4'hC;
      automatic logic       _GEN_182;
      automatic logic       _GEN_183 = active_RAT == 4'hD;
      automatic logic       _GEN_184;
      automatic logic       _GEN_185 = active_RAT == 4'hE;
      automatic logic       _GEN_186;
      automatic logic       _GEN_187;
      _GEN_32 = io_instruction_RD_0 == 5'h0;
      _GEN_33 = io_instruction_RD_1 == 5'h0;
      _GEN_34 = io_instruction_RD_2 == 5'h0;
      _GEN_35 = io_instruction_RD_3 == 5'h0;
      is_being_written_vec_0 =
        _GEN_32 & io_free_list_wr_en_0 | _GEN_33 & io_free_list_wr_en_1 | _GEN_34
        & io_free_list_wr_en_2 | _GEN_35 & io_free_list_wr_en_3;
      _GEN_96 = io_instruction_RD_0 == 5'h10;
      _GEN_97 = io_instruction_RD_1 == 5'h10;
      _GEN_98 = io_instruction_RD_2 == 5'h10;
      _GEN_99 = io_instruction_RD_3 == 5'h10;
      is_being_written_vec_16 =
        _GEN_96 & io_free_list_wr_en_0 | _GEN_97 & io_free_list_wr_en_1 | _GEN_98
        & io_free_list_wr_en_2 | _GEN_99 & io_free_list_wr_en_3;
      _GEN_100 = io_instruction_RD_0 == 5'h11;
      _GEN_101 = io_instruction_RD_1 == 5'h11;
      _GEN_102 = io_instruction_RD_2 == 5'h11;
      _GEN_103 = io_instruction_RD_3 == 5'h11;
      is_being_written_vec_17 =
        _GEN_100 & io_free_list_wr_en_0 | _GEN_101 & io_free_list_wr_en_1 | _GEN_102
        & io_free_list_wr_en_2 | _GEN_103 & io_free_list_wr_en_3;
      _GEN_104 = io_instruction_RD_0 == 5'h12;
      _GEN_105 = io_instruction_RD_1 == 5'h12;
      _GEN_106 = io_instruction_RD_2 == 5'h12;
      _GEN_107 = io_instruction_RD_3 == 5'h12;
      is_being_written_vec_18 =
        _GEN_104 & io_free_list_wr_en_0 | _GEN_105 & io_free_list_wr_en_1 | _GEN_106
        & io_free_list_wr_en_2 | _GEN_107 & io_free_list_wr_en_3;
      _GEN_108 = io_instruction_RD_0 == 5'h13;
      _GEN_109 = io_instruction_RD_1 == 5'h13;
      _GEN_110 = io_instruction_RD_2 == 5'h13;
      _GEN_111 = io_instruction_RD_3 == 5'h13;
      is_being_written_vec_19 =
        _GEN_108 & io_free_list_wr_en_0 | _GEN_109 & io_free_list_wr_en_1 | _GEN_110
        & io_free_list_wr_en_2 | _GEN_111 & io_free_list_wr_en_3;
      _GEN_112 = io_instruction_RD_0 == 5'h14;
      _GEN_113 = io_instruction_RD_1 == 5'h14;
      _GEN_114 = io_instruction_RD_2 == 5'h14;
      _GEN_115 = io_instruction_RD_3 == 5'h14;
      is_being_written_vec_20 =
        _GEN_112 & io_free_list_wr_en_0 | _GEN_113 & io_free_list_wr_en_1 | _GEN_114
        & io_free_list_wr_en_2 | _GEN_115 & io_free_list_wr_en_3;
      _GEN_116 = io_instruction_RD_0 == 5'h15;
      _GEN_117 = io_instruction_RD_1 == 5'h15;
      _GEN_118 = io_instruction_RD_2 == 5'h15;
      _GEN_119 = io_instruction_RD_3 == 5'h15;
      is_being_written_vec_21 =
        _GEN_116 & io_free_list_wr_en_0 | _GEN_117 & io_free_list_wr_en_1 | _GEN_118
        & io_free_list_wr_en_2 | _GEN_119 & io_free_list_wr_en_3;
      _GEN_120 = io_instruction_RD_0 == 5'h16;
      _GEN_121 = io_instruction_RD_1 == 5'h16;
      _GEN_122 = io_instruction_RD_2 == 5'h16;
      _GEN_123 = io_instruction_RD_3 == 5'h16;
      is_being_written_vec_22 =
        _GEN_120 & io_free_list_wr_en_0 | _GEN_121 & io_free_list_wr_en_1 | _GEN_122
        & io_free_list_wr_en_2 | _GEN_123 & io_free_list_wr_en_3;
      _GEN_124 = io_instruction_RD_0 == 5'h17;
      _GEN_125 = io_instruction_RD_1 == 5'h17;
      _GEN_126 = io_instruction_RD_2 == 5'h17;
      _GEN_127 = io_instruction_RD_3 == 5'h17;
      is_being_written_vec_23 =
        _GEN_124 & io_free_list_wr_en_0 | _GEN_125 & io_free_list_wr_en_1 | _GEN_126
        & io_free_list_wr_en_2 | _GEN_127 & io_free_list_wr_en_3;
      _GEN_128 = io_instruction_RD_0 == 5'h18;
      _GEN_129 = io_instruction_RD_1 == 5'h18;
      _GEN_130 = io_instruction_RD_2 == 5'h18;
      _GEN_131 = io_instruction_RD_3 == 5'h18;
      is_being_written_vec_24 =
        _GEN_128 & io_free_list_wr_en_0 | _GEN_129 & io_free_list_wr_en_1 | _GEN_130
        & io_free_list_wr_en_2 | _GEN_131 & io_free_list_wr_en_3;
      _GEN_132 = io_instruction_RD_0 == 5'h19;
      _GEN_133 = io_instruction_RD_1 == 5'h19;
      _GEN_134 = io_instruction_RD_2 == 5'h19;
      _GEN_135 = io_instruction_RD_3 == 5'h19;
      is_being_written_vec_25 =
        _GEN_132 & io_free_list_wr_en_0 | _GEN_133 & io_free_list_wr_en_1 | _GEN_134
        & io_free_list_wr_en_2 | _GEN_135 & io_free_list_wr_en_3;
      _GEN_136 = io_instruction_RD_0 == 5'h1A;
      _GEN_137 = io_instruction_RD_1 == 5'h1A;
      _GEN_138 = io_instruction_RD_2 == 5'h1A;
      _GEN_139 = io_instruction_RD_3 == 5'h1A;
      is_being_written_vec_26 =
        _GEN_136 & io_free_list_wr_en_0 | _GEN_137 & io_free_list_wr_en_1 | _GEN_138
        & io_free_list_wr_en_2 | _GEN_139 & io_free_list_wr_en_3;
      _GEN_140 = io_instruction_RD_0 == 5'h1B;
      _GEN_141 = io_instruction_RD_1 == 5'h1B;
      _GEN_142 = io_instruction_RD_2 == 5'h1B;
      _GEN_143 = io_instruction_RD_3 == 5'h1B;
      is_being_written_vec_27 =
        _GEN_140 & io_free_list_wr_en_0 | _GEN_141 & io_free_list_wr_en_1 | _GEN_142
        & io_free_list_wr_en_2 | _GEN_143 & io_free_list_wr_en_3;
      _GEN_144 = io_instruction_RD_0 == 5'h1C;
      _GEN_145 = io_instruction_RD_1 == 5'h1C;
      _GEN_146 = io_instruction_RD_2 == 5'h1C;
      _GEN_147 = io_instruction_RD_3 == 5'h1C;
      is_being_written_vec_28 =
        _GEN_144 & io_free_list_wr_en_0 | _GEN_145 & io_free_list_wr_en_1 | _GEN_146
        & io_free_list_wr_en_2 | _GEN_147 & io_free_list_wr_en_3;
      _GEN_148 = io_instruction_RD_0 == 5'h1D;
      _GEN_149 = io_instruction_RD_1 == 5'h1D;
      _GEN_150 = io_instruction_RD_2 == 5'h1D;
      _GEN_151 = io_instruction_RD_3 == 5'h1D;
      is_being_written_vec_29 =
        _GEN_148 & io_free_list_wr_en_0 | _GEN_149 & io_free_list_wr_en_1 | _GEN_150
        & io_free_list_wr_en_2 | _GEN_151 & io_free_list_wr_en_3;
      _GEN_152 = io_instruction_RD_0 == 5'h1E;
      _GEN_153 = io_instruction_RD_1 == 5'h1E;
      _GEN_154 = io_instruction_RD_2 == 5'h1E;
      _GEN_155 = io_instruction_RD_3 == 5'h1E;
      is_being_written_vec_30 =
        _GEN_152 & io_free_list_wr_en_0 | _GEN_153 & io_free_list_wr_en_1 | _GEN_154
        & io_free_list_wr_en_2 | _GEN_155 & io_free_list_wr_en_3;
      wr_data_in_1 =
        _GEN_39
          ? io_free_list_RD_3
          : _GEN_38
              ? io_free_list_RD_2
              : _GEN_37 ? io_free_list_RD_1 : _GEN_36 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_2 =
        _GEN_43
          ? io_free_list_RD_3
          : _GEN_42
              ? io_free_list_RD_2
              : _GEN_41 ? io_free_list_RD_1 : _GEN_40 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_3 =
        _GEN_47
          ? io_free_list_RD_3
          : _GEN_46
              ? io_free_list_RD_2
              : _GEN_45 ? io_free_list_RD_1 : _GEN_44 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_4 =
        _GEN_51
          ? io_free_list_RD_3
          : _GEN_50
              ? io_free_list_RD_2
              : _GEN_49 ? io_free_list_RD_1 : _GEN_48 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_5 =
        _GEN_55
          ? io_free_list_RD_3
          : _GEN_54
              ? io_free_list_RD_2
              : _GEN_53 ? io_free_list_RD_1 : _GEN_52 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_6 =
        _GEN_59
          ? io_free_list_RD_3
          : _GEN_58
              ? io_free_list_RD_2
              : _GEN_57 ? io_free_list_RD_1 : _GEN_56 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_7 =
        _GEN_63
          ? io_free_list_RD_3
          : _GEN_62
              ? io_free_list_RD_2
              : _GEN_61 ? io_free_list_RD_1 : _GEN_60 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_8 =
        _GEN_67
          ? io_free_list_RD_3
          : _GEN_66
              ? io_free_list_RD_2
              : _GEN_65 ? io_free_list_RD_1 : _GEN_64 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_9 =
        _GEN_71
          ? io_free_list_RD_3
          : _GEN_70
              ? io_free_list_RD_2
              : _GEN_69 ? io_free_list_RD_1 : _GEN_68 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_10 =
        _GEN_75
          ? io_free_list_RD_3
          : _GEN_74
              ? io_free_list_RD_2
              : _GEN_73 ? io_free_list_RD_1 : _GEN_72 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_11 =
        _GEN_79
          ? io_free_list_RD_3
          : _GEN_78
              ? io_free_list_RD_2
              : _GEN_77 ? io_free_list_RD_1 : _GEN_76 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_12 =
        _GEN_83
          ? io_free_list_RD_3
          : _GEN_82
              ? io_free_list_RD_2
              : _GEN_81 ? io_free_list_RD_1 : _GEN_80 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_13 =
        _GEN_87
          ? io_free_list_RD_3
          : _GEN_86
              ? io_free_list_RD_2
              : _GEN_85 ? io_free_list_RD_1 : _GEN_84 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_14 =
        _GEN_91
          ? io_free_list_RD_3
          : _GEN_90
              ? io_free_list_RD_2
              : _GEN_89 ? io_free_list_RD_1 : _GEN_88 ? io_free_list_RD_0 : 6'h0;
      wr_data_in_15 =
        _GEN_95
          ? io_free_list_RD_3
          : _GEN_94
              ? io_free_list_RD_2
              : _GEN_93 ? io_free_list_RD_1 : _GEN_92 ? io_free_list_RD_0 : 6'h0;
      _GEN_158 = _GEN_157 == 4'h0 & io_create_checkpoint;
      _GEN_160 = _GEN_157 == 4'h1 & io_create_checkpoint;
      _GEN_162 = _GEN_157 == 4'h2 & io_create_checkpoint;
      _GEN_164 = _GEN_157 == 4'h3 & io_create_checkpoint;
      _GEN_166 = _GEN_157 == 4'h4 & io_create_checkpoint;
      _GEN_168 = _GEN_157 == 4'h5 & io_create_checkpoint;
      _GEN_170 = _GEN_157 == 4'h6 & io_create_checkpoint;
      _GEN_172 = _GEN_157 == 4'h7 & io_create_checkpoint;
      _GEN_174 = _GEN_157 == 4'h8 & io_create_checkpoint;
      _GEN_176 = _GEN_157 == 4'h9 & io_create_checkpoint;
      _GEN_178 = _GEN_157 == 4'hA & io_create_checkpoint;
      _GEN_180 = _GEN_157 == 4'hB & io_create_checkpoint;
      _GEN_182 = _GEN_157 == 4'hC & io_create_checkpoint;
      _GEN_184 = _GEN_157 == 4'hD & io_create_checkpoint;
      _GEN_186 = _GEN_157 == 4'hE & io_create_checkpoint;
      _GEN_187 = (&_GEN_157) & io_create_checkpoint;
      if (io_restore_checkpoint)
        active_RAT <= io_restore_checkpoint_value;
      else if (io_create_checkpoint)
        active_RAT <= active_RAT + 4'h1;
      if (_GEN_156 & is_being_written_vec_0)
        RAT_memories_0_0 <=
          _GEN_35
            ? io_free_list_RD_3
            : _GEN_34
                ? io_free_list_RD_2
                : _GEN_33 ? io_free_list_RD_1 : _GEN_32 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_0 <= RAT_memories_4_0;
      if (_GEN_156 & is_being_written_vec_1)
        RAT_memories_0_1 <= wr_data_in_1;
      else if (_GEN_158)
        RAT_memories_0_1 <= RAT_memories_4_1;
      if (_GEN_156 & is_being_written_vec_2)
        RAT_memories_0_2 <= wr_data_in_2;
      else if (_GEN_158)
        RAT_memories_0_2 <= RAT_memories_4_2;
      if (_GEN_156 & is_being_written_vec_3)
        RAT_memories_0_3 <= wr_data_in_3;
      else if (_GEN_158)
        RAT_memories_0_3 <= RAT_memories_4_3;
      if (_GEN_156 & is_being_written_vec_4)
        RAT_memories_0_4 <= wr_data_in_4;
      else if (_GEN_158)
        RAT_memories_0_4 <= RAT_memories_4_4;
      if (_GEN_156 & is_being_written_vec_5)
        RAT_memories_0_5 <= wr_data_in_5;
      else if (_GEN_158)
        RAT_memories_0_5 <= RAT_memories_4_5;
      if (_GEN_156 & is_being_written_vec_6)
        RAT_memories_0_6 <= wr_data_in_6;
      else if (_GEN_158)
        RAT_memories_0_6 <= RAT_memories_4_6;
      if (_GEN_156 & is_being_written_vec_7)
        RAT_memories_0_7 <= wr_data_in_7;
      else if (_GEN_158)
        RAT_memories_0_7 <= RAT_memories_4_7;
      if (_GEN_156 & is_being_written_vec_8)
        RAT_memories_0_8 <= wr_data_in_8;
      else if (_GEN_158)
        RAT_memories_0_8 <= RAT_memories_4_8;
      if (_GEN_156 & is_being_written_vec_9)
        RAT_memories_0_9 <= wr_data_in_9;
      else if (_GEN_158)
        RAT_memories_0_9 <= RAT_memories_4_9;
      if (_GEN_156 & is_being_written_vec_10)
        RAT_memories_0_10 <= wr_data_in_10;
      else if (_GEN_158)
        RAT_memories_0_10 <= RAT_memories_4_10;
      if (_GEN_156 & is_being_written_vec_11)
        RAT_memories_0_11 <= wr_data_in_11;
      else if (_GEN_158)
        RAT_memories_0_11 <= RAT_memories_4_11;
      if (_GEN_156 & is_being_written_vec_12)
        RAT_memories_0_12 <= wr_data_in_12;
      else if (_GEN_158)
        RAT_memories_0_12 <= RAT_memories_4_12;
      if (_GEN_156 & is_being_written_vec_13)
        RAT_memories_0_13 <= wr_data_in_13;
      else if (_GEN_158)
        RAT_memories_0_13 <= RAT_memories_4_13;
      if (_GEN_156 & is_being_written_vec_14)
        RAT_memories_0_14 <= wr_data_in_14;
      else if (_GEN_158)
        RAT_memories_0_14 <= RAT_memories_4_14;
      if (_GEN_156 & is_being_written_vec_15)
        RAT_memories_0_15 <= wr_data_in_15;
      else if (_GEN_158)
        RAT_memories_0_15 <= RAT_memories_4_15;
      if (_GEN_156 & is_being_written_vec_16)
        RAT_memories_0_16 <=
          _GEN_99
            ? io_free_list_RD_3
            : _GEN_98
                ? io_free_list_RD_2
                : _GEN_97 ? io_free_list_RD_1 : _GEN_96 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_16 <= RAT_memories_4_16;
      if (_GEN_156 & is_being_written_vec_17)
        RAT_memories_0_17 <=
          _GEN_103
            ? io_free_list_RD_3
            : _GEN_102
                ? io_free_list_RD_2
                : _GEN_101 ? io_free_list_RD_1 : _GEN_100 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_17 <= RAT_memories_4_17;
      if (_GEN_156 & is_being_written_vec_18)
        RAT_memories_0_18 <=
          _GEN_107
            ? io_free_list_RD_3
            : _GEN_106
                ? io_free_list_RD_2
                : _GEN_105 ? io_free_list_RD_1 : _GEN_104 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_18 <= RAT_memories_4_18;
      if (_GEN_156 & is_being_written_vec_19)
        RAT_memories_0_19 <=
          _GEN_111
            ? io_free_list_RD_3
            : _GEN_110
                ? io_free_list_RD_2
                : _GEN_109 ? io_free_list_RD_1 : _GEN_108 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_19 <= RAT_memories_4_19;
      if (_GEN_156 & is_being_written_vec_20)
        RAT_memories_0_20 <=
          _GEN_115
            ? io_free_list_RD_3
            : _GEN_114
                ? io_free_list_RD_2
                : _GEN_113 ? io_free_list_RD_1 : _GEN_112 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_20 <= RAT_memories_4_20;
      if (_GEN_156 & is_being_written_vec_21)
        RAT_memories_0_21 <=
          _GEN_119
            ? io_free_list_RD_3
            : _GEN_118
                ? io_free_list_RD_2
                : _GEN_117 ? io_free_list_RD_1 : _GEN_116 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_21 <= RAT_memories_4_21;
      if (_GEN_156 & is_being_written_vec_22)
        RAT_memories_0_22 <=
          _GEN_123
            ? io_free_list_RD_3
            : _GEN_122
                ? io_free_list_RD_2
                : _GEN_121 ? io_free_list_RD_1 : _GEN_120 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_22 <= RAT_memories_4_22;
      if (_GEN_156 & is_being_written_vec_23)
        RAT_memories_0_23 <=
          _GEN_127
            ? io_free_list_RD_3
            : _GEN_126
                ? io_free_list_RD_2
                : _GEN_125 ? io_free_list_RD_1 : _GEN_124 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_23 <= RAT_memories_4_23;
      if (_GEN_156 & is_being_written_vec_24)
        RAT_memories_0_24 <=
          _GEN_131
            ? io_free_list_RD_3
            : _GEN_130
                ? io_free_list_RD_2
                : _GEN_129 ? io_free_list_RD_1 : _GEN_128 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_24 <= RAT_memories_4_24;
      if (_GEN_156 & is_being_written_vec_25)
        RAT_memories_0_25 <=
          _GEN_135
            ? io_free_list_RD_3
            : _GEN_134
                ? io_free_list_RD_2
                : _GEN_133 ? io_free_list_RD_1 : _GEN_132 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_25 <= RAT_memories_4_25;
      if (_GEN_156 & is_being_written_vec_26)
        RAT_memories_0_26 <=
          _GEN_139
            ? io_free_list_RD_3
            : _GEN_138
                ? io_free_list_RD_2
                : _GEN_137 ? io_free_list_RD_1 : _GEN_136 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_26 <= RAT_memories_4_26;
      if (_GEN_156 & is_being_written_vec_27)
        RAT_memories_0_27 <=
          _GEN_143
            ? io_free_list_RD_3
            : _GEN_142
                ? io_free_list_RD_2
                : _GEN_141 ? io_free_list_RD_1 : _GEN_140 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_27 <= RAT_memories_4_27;
      if (_GEN_156 & is_being_written_vec_28)
        RAT_memories_0_28 <=
          _GEN_147
            ? io_free_list_RD_3
            : _GEN_146
                ? io_free_list_RD_2
                : _GEN_145 ? io_free_list_RD_1 : _GEN_144 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_28 <= RAT_memories_4_28;
      if (_GEN_156 & is_being_written_vec_29)
        RAT_memories_0_29 <=
          _GEN_151
            ? io_free_list_RD_3
            : _GEN_150
                ? io_free_list_RD_2
                : _GEN_149 ? io_free_list_RD_1 : _GEN_148 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_29 <= RAT_memories_4_29;
      if (_GEN_156 & is_being_written_vec_30)
        RAT_memories_0_30 <=
          _GEN_155
            ? io_free_list_RD_3
            : _GEN_154
                ? io_free_list_RD_2
                : _GEN_153 ? io_free_list_RD_1 : _GEN_152 ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_30 <= RAT_memories_4_30;
      if (_GEN_156 & is_being_written_vec_31)
        RAT_memories_0_31 <=
          (&io_instruction_RD_3)
            ? io_free_list_RD_3
            : (&io_instruction_RD_2)
                ? io_free_list_RD_2
                : (&io_instruction_RD_1)
                    ? io_free_list_RD_1
                    : (&io_instruction_RD_0) ? io_free_list_RD_0 : 6'h0;
      else if (_GEN_158)
        RAT_memories_0_31 <= RAT_memories_4_31;
      if (_GEN_159 & is_being_written_vec_0)
        RAT_memories_1_0 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_0 <= RAT_memories_0_0;
      if (_GEN_159 & is_being_written_vec_1)
        RAT_memories_1_1 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_1 <= RAT_memories_0_1;
      if (_GEN_159 & is_being_written_vec_2)
        RAT_memories_1_2 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_2 <= RAT_memories_0_2;
      if (_GEN_159 & is_being_written_vec_3)
        RAT_memories_1_3 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_3 <= RAT_memories_0_3;
      if (_GEN_159 & is_being_written_vec_4)
        RAT_memories_1_4 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_4 <= RAT_memories_0_4;
      if (_GEN_159 & is_being_written_vec_5)
        RAT_memories_1_5 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_5 <= RAT_memories_0_5;
      if (_GEN_159 & is_being_written_vec_6)
        RAT_memories_1_6 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_6 <= RAT_memories_0_6;
      if (_GEN_159 & is_being_written_vec_7)
        RAT_memories_1_7 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_7 <= RAT_memories_0_7;
      if (_GEN_159 & is_being_written_vec_8)
        RAT_memories_1_8 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_8 <= RAT_memories_0_8;
      if (_GEN_159 & is_being_written_vec_9)
        RAT_memories_1_9 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_9 <= RAT_memories_0_9;
      if (_GEN_159 & is_being_written_vec_10)
        RAT_memories_1_10 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_10 <= RAT_memories_0_10;
      if (_GEN_159 & is_being_written_vec_11)
        RAT_memories_1_11 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_11 <= RAT_memories_0_11;
      if (_GEN_159 & is_being_written_vec_12)
        RAT_memories_1_12 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_12 <= RAT_memories_0_12;
      if (_GEN_159 & is_being_written_vec_13)
        RAT_memories_1_13 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_13 <= RAT_memories_0_13;
      if (_GEN_159 & is_being_written_vec_14)
        RAT_memories_1_14 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_14 <= RAT_memories_0_14;
      if (_GEN_159 & is_being_written_vec_15)
        RAT_memories_1_15 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_15 <= RAT_memories_0_15;
      if (_GEN_159 & is_being_written_vec_16)
        RAT_memories_1_16 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_16 <= RAT_memories_0_16;
      if (_GEN_159 & is_being_written_vec_17)
        RAT_memories_1_17 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_17 <= RAT_memories_0_17;
      if (_GEN_159 & is_being_written_vec_18)
        RAT_memories_1_18 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_18 <= RAT_memories_0_18;
      if (_GEN_159 & is_being_written_vec_19)
        RAT_memories_1_19 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_19 <= RAT_memories_0_19;
      if (_GEN_159 & is_being_written_vec_20)
        RAT_memories_1_20 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_20 <= RAT_memories_0_20;
      if (_GEN_159 & is_being_written_vec_21)
        RAT_memories_1_21 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_21 <= RAT_memories_0_21;
      if (_GEN_159 & is_being_written_vec_22)
        RAT_memories_1_22 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_22 <= RAT_memories_0_22;
      if (_GEN_159 & is_being_written_vec_23)
        RAT_memories_1_23 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_23 <= RAT_memories_0_23;
      if (_GEN_159 & is_being_written_vec_24)
        RAT_memories_1_24 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_24 <= RAT_memories_0_24;
      if (_GEN_159 & is_being_written_vec_25)
        RAT_memories_1_25 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_25 <= RAT_memories_0_25;
      if (_GEN_159 & is_being_written_vec_26)
        RAT_memories_1_26 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_26 <= RAT_memories_0_26;
      if (_GEN_159 & is_being_written_vec_27)
        RAT_memories_1_27 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_27 <= RAT_memories_0_27;
      if (_GEN_159 & is_being_written_vec_28)
        RAT_memories_1_28 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_28 <= RAT_memories_0_28;
      if (_GEN_159 & is_being_written_vec_29)
        RAT_memories_1_29 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_29 <= RAT_memories_0_29;
      if (_GEN_159 & is_being_written_vec_30)
        RAT_memories_1_30 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_30 <= RAT_memories_0_30;
      if (_GEN_159 & is_being_written_vec_31)
        RAT_memories_1_31 <= wr_data_in_1;
      else if (_GEN_160)
        RAT_memories_1_31 <= RAT_memories_0_31;
      if (_GEN_161 & is_being_written_vec_0)
        RAT_memories_2_0 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_0 <= RAT_memories_1_0;
      if (_GEN_161 & is_being_written_vec_1)
        RAT_memories_2_1 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_1 <= RAT_memories_1_1;
      if (_GEN_161 & is_being_written_vec_2)
        RAT_memories_2_2 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_2 <= RAT_memories_1_2;
      if (_GEN_161 & is_being_written_vec_3)
        RAT_memories_2_3 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_3 <= RAT_memories_1_3;
      if (_GEN_161 & is_being_written_vec_4)
        RAT_memories_2_4 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_4 <= RAT_memories_1_4;
      if (_GEN_161 & is_being_written_vec_5)
        RAT_memories_2_5 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_5 <= RAT_memories_1_5;
      if (_GEN_161 & is_being_written_vec_6)
        RAT_memories_2_6 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_6 <= RAT_memories_1_6;
      if (_GEN_161 & is_being_written_vec_7)
        RAT_memories_2_7 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_7 <= RAT_memories_1_7;
      if (_GEN_161 & is_being_written_vec_8)
        RAT_memories_2_8 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_8 <= RAT_memories_1_8;
      if (_GEN_161 & is_being_written_vec_9)
        RAT_memories_2_9 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_9 <= RAT_memories_1_9;
      if (_GEN_161 & is_being_written_vec_10)
        RAT_memories_2_10 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_10 <= RAT_memories_1_10;
      if (_GEN_161 & is_being_written_vec_11)
        RAT_memories_2_11 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_11 <= RAT_memories_1_11;
      if (_GEN_161 & is_being_written_vec_12)
        RAT_memories_2_12 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_12 <= RAT_memories_1_12;
      if (_GEN_161 & is_being_written_vec_13)
        RAT_memories_2_13 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_13 <= RAT_memories_1_13;
      if (_GEN_161 & is_being_written_vec_14)
        RAT_memories_2_14 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_14 <= RAT_memories_1_14;
      if (_GEN_161 & is_being_written_vec_15)
        RAT_memories_2_15 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_15 <= RAT_memories_1_15;
      if (_GEN_161 & is_being_written_vec_16)
        RAT_memories_2_16 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_16 <= RAT_memories_1_16;
      if (_GEN_161 & is_being_written_vec_17)
        RAT_memories_2_17 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_17 <= RAT_memories_1_17;
      if (_GEN_161 & is_being_written_vec_18)
        RAT_memories_2_18 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_18 <= RAT_memories_1_18;
      if (_GEN_161 & is_being_written_vec_19)
        RAT_memories_2_19 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_19 <= RAT_memories_1_19;
      if (_GEN_161 & is_being_written_vec_20)
        RAT_memories_2_20 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_20 <= RAT_memories_1_20;
      if (_GEN_161 & is_being_written_vec_21)
        RAT_memories_2_21 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_21 <= RAT_memories_1_21;
      if (_GEN_161 & is_being_written_vec_22)
        RAT_memories_2_22 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_22 <= RAT_memories_1_22;
      if (_GEN_161 & is_being_written_vec_23)
        RAT_memories_2_23 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_23 <= RAT_memories_1_23;
      if (_GEN_161 & is_being_written_vec_24)
        RAT_memories_2_24 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_24 <= RAT_memories_1_24;
      if (_GEN_161 & is_being_written_vec_25)
        RAT_memories_2_25 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_25 <= RAT_memories_1_25;
      if (_GEN_161 & is_being_written_vec_26)
        RAT_memories_2_26 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_26 <= RAT_memories_1_26;
      if (_GEN_161 & is_being_written_vec_27)
        RAT_memories_2_27 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_27 <= RAT_memories_1_27;
      if (_GEN_161 & is_being_written_vec_28)
        RAT_memories_2_28 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_28 <= RAT_memories_1_28;
      if (_GEN_161 & is_being_written_vec_29)
        RAT_memories_2_29 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_29 <= RAT_memories_1_29;
      if (_GEN_161 & is_being_written_vec_30)
        RAT_memories_2_30 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_30 <= RAT_memories_1_30;
      if (_GEN_161 & is_being_written_vec_31)
        RAT_memories_2_31 <= wr_data_in_2;
      else if (_GEN_162)
        RAT_memories_2_31 <= RAT_memories_1_31;
      if (_GEN_163 & is_being_written_vec_0)
        RAT_memories_3_0 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_0 <= RAT_memories_2_0;
      if (_GEN_163 & is_being_written_vec_1)
        RAT_memories_3_1 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_1 <= RAT_memories_2_1;
      if (_GEN_163 & is_being_written_vec_2)
        RAT_memories_3_2 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_2 <= RAT_memories_2_2;
      if (_GEN_163 & is_being_written_vec_3)
        RAT_memories_3_3 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_3 <= RAT_memories_2_3;
      if (_GEN_163 & is_being_written_vec_4)
        RAT_memories_3_4 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_4 <= RAT_memories_2_4;
      if (_GEN_163 & is_being_written_vec_5)
        RAT_memories_3_5 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_5 <= RAT_memories_2_5;
      if (_GEN_163 & is_being_written_vec_6)
        RAT_memories_3_6 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_6 <= RAT_memories_2_6;
      if (_GEN_163 & is_being_written_vec_7)
        RAT_memories_3_7 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_7 <= RAT_memories_2_7;
      if (_GEN_163 & is_being_written_vec_8)
        RAT_memories_3_8 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_8 <= RAT_memories_2_8;
      if (_GEN_163 & is_being_written_vec_9)
        RAT_memories_3_9 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_9 <= RAT_memories_2_9;
      if (_GEN_163 & is_being_written_vec_10)
        RAT_memories_3_10 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_10 <= RAT_memories_2_10;
      if (_GEN_163 & is_being_written_vec_11)
        RAT_memories_3_11 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_11 <= RAT_memories_2_11;
      if (_GEN_163 & is_being_written_vec_12)
        RAT_memories_3_12 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_12 <= RAT_memories_2_12;
      if (_GEN_163 & is_being_written_vec_13)
        RAT_memories_3_13 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_13 <= RAT_memories_2_13;
      if (_GEN_163 & is_being_written_vec_14)
        RAT_memories_3_14 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_14 <= RAT_memories_2_14;
      if (_GEN_163 & is_being_written_vec_15)
        RAT_memories_3_15 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_15 <= RAT_memories_2_15;
      if (_GEN_163 & is_being_written_vec_16)
        RAT_memories_3_16 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_16 <= RAT_memories_2_16;
      if (_GEN_163 & is_being_written_vec_17)
        RAT_memories_3_17 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_17 <= RAT_memories_2_17;
      if (_GEN_163 & is_being_written_vec_18)
        RAT_memories_3_18 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_18 <= RAT_memories_2_18;
      if (_GEN_163 & is_being_written_vec_19)
        RAT_memories_3_19 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_19 <= RAT_memories_2_19;
      if (_GEN_163 & is_being_written_vec_20)
        RAT_memories_3_20 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_20 <= RAT_memories_2_20;
      if (_GEN_163 & is_being_written_vec_21)
        RAT_memories_3_21 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_21 <= RAT_memories_2_21;
      if (_GEN_163 & is_being_written_vec_22)
        RAT_memories_3_22 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_22 <= RAT_memories_2_22;
      if (_GEN_163 & is_being_written_vec_23)
        RAT_memories_3_23 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_23 <= RAT_memories_2_23;
      if (_GEN_163 & is_being_written_vec_24)
        RAT_memories_3_24 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_24 <= RAT_memories_2_24;
      if (_GEN_163 & is_being_written_vec_25)
        RAT_memories_3_25 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_25 <= RAT_memories_2_25;
      if (_GEN_163 & is_being_written_vec_26)
        RAT_memories_3_26 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_26 <= RAT_memories_2_26;
      if (_GEN_163 & is_being_written_vec_27)
        RAT_memories_3_27 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_27 <= RAT_memories_2_27;
      if (_GEN_163 & is_being_written_vec_28)
        RAT_memories_3_28 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_28 <= RAT_memories_2_28;
      if (_GEN_163 & is_being_written_vec_29)
        RAT_memories_3_29 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_29 <= RAT_memories_2_29;
      if (_GEN_163 & is_being_written_vec_30)
        RAT_memories_3_30 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_30 <= RAT_memories_2_30;
      if (_GEN_163 & is_being_written_vec_31)
        RAT_memories_3_31 <= wr_data_in_3;
      else if (_GEN_164)
        RAT_memories_3_31 <= RAT_memories_2_31;
      if (_GEN_165 & is_being_written_vec_0)
        RAT_memories_4_0 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_0 <= RAT_memories_3_0;
      if (_GEN_165 & is_being_written_vec_1)
        RAT_memories_4_1 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_1 <= RAT_memories_3_1;
      if (_GEN_165 & is_being_written_vec_2)
        RAT_memories_4_2 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_2 <= RAT_memories_3_2;
      if (_GEN_165 & is_being_written_vec_3)
        RAT_memories_4_3 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_3 <= RAT_memories_3_3;
      if (_GEN_165 & is_being_written_vec_4)
        RAT_memories_4_4 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_4 <= RAT_memories_3_4;
      if (_GEN_165 & is_being_written_vec_5)
        RAT_memories_4_5 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_5 <= RAT_memories_3_5;
      if (_GEN_165 & is_being_written_vec_6)
        RAT_memories_4_6 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_6 <= RAT_memories_3_6;
      if (_GEN_165 & is_being_written_vec_7)
        RAT_memories_4_7 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_7 <= RAT_memories_3_7;
      if (_GEN_165 & is_being_written_vec_8)
        RAT_memories_4_8 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_8 <= RAT_memories_3_8;
      if (_GEN_165 & is_being_written_vec_9)
        RAT_memories_4_9 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_9 <= RAT_memories_3_9;
      if (_GEN_165 & is_being_written_vec_10)
        RAT_memories_4_10 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_10 <= RAT_memories_3_10;
      if (_GEN_165 & is_being_written_vec_11)
        RAT_memories_4_11 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_11 <= RAT_memories_3_11;
      if (_GEN_165 & is_being_written_vec_12)
        RAT_memories_4_12 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_12 <= RAT_memories_3_12;
      if (_GEN_165 & is_being_written_vec_13)
        RAT_memories_4_13 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_13 <= RAT_memories_3_13;
      if (_GEN_165 & is_being_written_vec_14)
        RAT_memories_4_14 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_14 <= RAT_memories_3_14;
      if (_GEN_165 & is_being_written_vec_15)
        RAT_memories_4_15 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_15 <= RAT_memories_3_15;
      if (_GEN_165 & is_being_written_vec_16)
        RAT_memories_4_16 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_16 <= RAT_memories_3_16;
      if (_GEN_165 & is_being_written_vec_17)
        RAT_memories_4_17 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_17 <= RAT_memories_3_17;
      if (_GEN_165 & is_being_written_vec_18)
        RAT_memories_4_18 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_18 <= RAT_memories_3_18;
      if (_GEN_165 & is_being_written_vec_19)
        RAT_memories_4_19 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_19 <= RAT_memories_3_19;
      if (_GEN_165 & is_being_written_vec_20)
        RAT_memories_4_20 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_20 <= RAT_memories_3_20;
      if (_GEN_165 & is_being_written_vec_21)
        RAT_memories_4_21 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_21 <= RAT_memories_3_21;
      if (_GEN_165 & is_being_written_vec_22)
        RAT_memories_4_22 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_22 <= RAT_memories_3_22;
      if (_GEN_165 & is_being_written_vec_23)
        RAT_memories_4_23 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_23 <= RAT_memories_3_23;
      if (_GEN_165 & is_being_written_vec_24)
        RAT_memories_4_24 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_24 <= RAT_memories_3_24;
      if (_GEN_165 & is_being_written_vec_25)
        RAT_memories_4_25 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_25 <= RAT_memories_3_25;
      if (_GEN_165 & is_being_written_vec_26)
        RAT_memories_4_26 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_26 <= RAT_memories_3_26;
      if (_GEN_165 & is_being_written_vec_27)
        RAT_memories_4_27 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_27 <= RAT_memories_3_27;
      if (_GEN_165 & is_being_written_vec_28)
        RAT_memories_4_28 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_28 <= RAT_memories_3_28;
      if (_GEN_165 & is_being_written_vec_29)
        RAT_memories_4_29 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_29 <= RAT_memories_3_29;
      if (_GEN_165 & is_being_written_vec_30)
        RAT_memories_4_30 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_30 <= RAT_memories_3_30;
      if (_GEN_165 & is_being_written_vec_31)
        RAT_memories_4_31 <= wr_data_in_4;
      else if (_GEN_166)
        RAT_memories_4_31 <= RAT_memories_3_31;
      if (_GEN_167 & is_being_written_vec_0)
        RAT_memories_5_0 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_0 <= RAT_memories_4_0;
      if (_GEN_167 & is_being_written_vec_1)
        RAT_memories_5_1 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_1 <= RAT_memories_4_1;
      if (_GEN_167 & is_being_written_vec_2)
        RAT_memories_5_2 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_2 <= RAT_memories_4_2;
      if (_GEN_167 & is_being_written_vec_3)
        RAT_memories_5_3 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_3 <= RAT_memories_4_3;
      if (_GEN_167 & is_being_written_vec_4)
        RAT_memories_5_4 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_4 <= RAT_memories_4_4;
      if (_GEN_167 & is_being_written_vec_5)
        RAT_memories_5_5 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_5 <= RAT_memories_4_5;
      if (_GEN_167 & is_being_written_vec_6)
        RAT_memories_5_6 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_6 <= RAT_memories_4_6;
      if (_GEN_167 & is_being_written_vec_7)
        RAT_memories_5_7 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_7 <= RAT_memories_4_7;
      if (_GEN_167 & is_being_written_vec_8)
        RAT_memories_5_8 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_8 <= RAT_memories_4_8;
      if (_GEN_167 & is_being_written_vec_9)
        RAT_memories_5_9 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_9 <= RAT_memories_4_9;
      if (_GEN_167 & is_being_written_vec_10)
        RAT_memories_5_10 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_10 <= RAT_memories_4_10;
      if (_GEN_167 & is_being_written_vec_11)
        RAT_memories_5_11 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_11 <= RAT_memories_4_11;
      if (_GEN_167 & is_being_written_vec_12)
        RAT_memories_5_12 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_12 <= RAT_memories_4_12;
      if (_GEN_167 & is_being_written_vec_13)
        RAT_memories_5_13 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_13 <= RAT_memories_4_13;
      if (_GEN_167 & is_being_written_vec_14)
        RAT_memories_5_14 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_14 <= RAT_memories_4_14;
      if (_GEN_167 & is_being_written_vec_15)
        RAT_memories_5_15 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_15 <= RAT_memories_4_15;
      if (_GEN_167 & is_being_written_vec_16)
        RAT_memories_5_16 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_16 <= RAT_memories_4_16;
      if (_GEN_167 & is_being_written_vec_17)
        RAT_memories_5_17 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_17 <= RAT_memories_4_17;
      if (_GEN_167 & is_being_written_vec_18)
        RAT_memories_5_18 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_18 <= RAT_memories_4_18;
      if (_GEN_167 & is_being_written_vec_19)
        RAT_memories_5_19 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_19 <= RAT_memories_4_19;
      if (_GEN_167 & is_being_written_vec_20)
        RAT_memories_5_20 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_20 <= RAT_memories_4_20;
      if (_GEN_167 & is_being_written_vec_21)
        RAT_memories_5_21 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_21 <= RAT_memories_4_21;
      if (_GEN_167 & is_being_written_vec_22)
        RAT_memories_5_22 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_22 <= RAT_memories_4_22;
      if (_GEN_167 & is_being_written_vec_23)
        RAT_memories_5_23 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_23 <= RAT_memories_4_23;
      if (_GEN_167 & is_being_written_vec_24)
        RAT_memories_5_24 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_24 <= RAT_memories_4_24;
      if (_GEN_167 & is_being_written_vec_25)
        RAT_memories_5_25 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_25 <= RAT_memories_4_25;
      if (_GEN_167 & is_being_written_vec_26)
        RAT_memories_5_26 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_26 <= RAT_memories_4_26;
      if (_GEN_167 & is_being_written_vec_27)
        RAT_memories_5_27 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_27 <= RAT_memories_4_27;
      if (_GEN_167 & is_being_written_vec_28)
        RAT_memories_5_28 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_28 <= RAT_memories_4_28;
      if (_GEN_167 & is_being_written_vec_29)
        RAT_memories_5_29 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_29 <= RAT_memories_4_29;
      if (_GEN_167 & is_being_written_vec_30)
        RAT_memories_5_30 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_30 <= RAT_memories_4_30;
      if (_GEN_167 & is_being_written_vec_31)
        RAT_memories_5_31 <= wr_data_in_5;
      else if (_GEN_168)
        RAT_memories_5_31 <= RAT_memories_4_31;
      if (_GEN_169 & is_being_written_vec_0)
        RAT_memories_6_0 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_0 <= RAT_memories_5_0;
      if (_GEN_169 & is_being_written_vec_1)
        RAT_memories_6_1 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_1 <= RAT_memories_5_1;
      if (_GEN_169 & is_being_written_vec_2)
        RAT_memories_6_2 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_2 <= RAT_memories_5_2;
      if (_GEN_169 & is_being_written_vec_3)
        RAT_memories_6_3 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_3 <= RAT_memories_5_3;
      if (_GEN_169 & is_being_written_vec_4)
        RAT_memories_6_4 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_4 <= RAT_memories_5_4;
      if (_GEN_169 & is_being_written_vec_5)
        RAT_memories_6_5 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_5 <= RAT_memories_5_5;
      if (_GEN_169 & is_being_written_vec_6)
        RAT_memories_6_6 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_6 <= RAT_memories_5_6;
      if (_GEN_169 & is_being_written_vec_7)
        RAT_memories_6_7 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_7 <= RAT_memories_5_7;
      if (_GEN_169 & is_being_written_vec_8)
        RAT_memories_6_8 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_8 <= RAT_memories_5_8;
      if (_GEN_169 & is_being_written_vec_9)
        RAT_memories_6_9 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_9 <= RAT_memories_5_9;
      if (_GEN_169 & is_being_written_vec_10)
        RAT_memories_6_10 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_10 <= RAT_memories_5_10;
      if (_GEN_169 & is_being_written_vec_11)
        RAT_memories_6_11 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_11 <= RAT_memories_5_11;
      if (_GEN_169 & is_being_written_vec_12)
        RAT_memories_6_12 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_12 <= RAT_memories_5_12;
      if (_GEN_169 & is_being_written_vec_13)
        RAT_memories_6_13 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_13 <= RAT_memories_5_13;
      if (_GEN_169 & is_being_written_vec_14)
        RAT_memories_6_14 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_14 <= RAT_memories_5_14;
      if (_GEN_169 & is_being_written_vec_15)
        RAT_memories_6_15 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_15 <= RAT_memories_5_15;
      if (_GEN_169 & is_being_written_vec_16)
        RAT_memories_6_16 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_16 <= RAT_memories_5_16;
      if (_GEN_169 & is_being_written_vec_17)
        RAT_memories_6_17 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_17 <= RAT_memories_5_17;
      if (_GEN_169 & is_being_written_vec_18)
        RAT_memories_6_18 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_18 <= RAT_memories_5_18;
      if (_GEN_169 & is_being_written_vec_19)
        RAT_memories_6_19 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_19 <= RAT_memories_5_19;
      if (_GEN_169 & is_being_written_vec_20)
        RAT_memories_6_20 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_20 <= RAT_memories_5_20;
      if (_GEN_169 & is_being_written_vec_21)
        RAT_memories_6_21 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_21 <= RAT_memories_5_21;
      if (_GEN_169 & is_being_written_vec_22)
        RAT_memories_6_22 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_22 <= RAT_memories_5_22;
      if (_GEN_169 & is_being_written_vec_23)
        RAT_memories_6_23 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_23 <= RAT_memories_5_23;
      if (_GEN_169 & is_being_written_vec_24)
        RAT_memories_6_24 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_24 <= RAT_memories_5_24;
      if (_GEN_169 & is_being_written_vec_25)
        RAT_memories_6_25 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_25 <= RAT_memories_5_25;
      if (_GEN_169 & is_being_written_vec_26)
        RAT_memories_6_26 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_26 <= RAT_memories_5_26;
      if (_GEN_169 & is_being_written_vec_27)
        RAT_memories_6_27 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_27 <= RAT_memories_5_27;
      if (_GEN_169 & is_being_written_vec_28)
        RAT_memories_6_28 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_28 <= RAT_memories_5_28;
      if (_GEN_169 & is_being_written_vec_29)
        RAT_memories_6_29 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_29 <= RAT_memories_5_29;
      if (_GEN_169 & is_being_written_vec_30)
        RAT_memories_6_30 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_30 <= RAT_memories_5_30;
      if (_GEN_169 & is_being_written_vec_31)
        RAT_memories_6_31 <= wr_data_in_6;
      else if (_GEN_170)
        RAT_memories_6_31 <= RAT_memories_5_31;
      if (_GEN_171 & is_being_written_vec_0)
        RAT_memories_7_0 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_0 <= RAT_memories_6_0;
      if (_GEN_171 & is_being_written_vec_1)
        RAT_memories_7_1 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_1 <= RAT_memories_6_1;
      if (_GEN_171 & is_being_written_vec_2)
        RAT_memories_7_2 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_2 <= RAT_memories_6_2;
      if (_GEN_171 & is_being_written_vec_3)
        RAT_memories_7_3 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_3 <= RAT_memories_6_3;
      if (_GEN_171 & is_being_written_vec_4)
        RAT_memories_7_4 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_4 <= RAT_memories_6_4;
      if (_GEN_171 & is_being_written_vec_5)
        RAT_memories_7_5 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_5 <= RAT_memories_6_5;
      if (_GEN_171 & is_being_written_vec_6)
        RAT_memories_7_6 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_6 <= RAT_memories_6_6;
      if (_GEN_171 & is_being_written_vec_7)
        RAT_memories_7_7 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_7 <= RAT_memories_6_7;
      if (_GEN_171 & is_being_written_vec_8)
        RAT_memories_7_8 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_8 <= RAT_memories_6_8;
      if (_GEN_171 & is_being_written_vec_9)
        RAT_memories_7_9 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_9 <= RAT_memories_6_9;
      if (_GEN_171 & is_being_written_vec_10)
        RAT_memories_7_10 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_10 <= RAT_memories_6_10;
      if (_GEN_171 & is_being_written_vec_11)
        RAT_memories_7_11 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_11 <= RAT_memories_6_11;
      if (_GEN_171 & is_being_written_vec_12)
        RAT_memories_7_12 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_12 <= RAT_memories_6_12;
      if (_GEN_171 & is_being_written_vec_13)
        RAT_memories_7_13 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_13 <= RAT_memories_6_13;
      if (_GEN_171 & is_being_written_vec_14)
        RAT_memories_7_14 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_14 <= RAT_memories_6_14;
      if (_GEN_171 & is_being_written_vec_15)
        RAT_memories_7_15 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_15 <= RAT_memories_6_15;
      if (_GEN_171 & is_being_written_vec_16)
        RAT_memories_7_16 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_16 <= RAT_memories_6_16;
      if (_GEN_171 & is_being_written_vec_17)
        RAT_memories_7_17 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_17 <= RAT_memories_6_17;
      if (_GEN_171 & is_being_written_vec_18)
        RAT_memories_7_18 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_18 <= RAT_memories_6_18;
      if (_GEN_171 & is_being_written_vec_19)
        RAT_memories_7_19 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_19 <= RAT_memories_6_19;
      if (_GEN_171 & is_being_written_vec_20)
        RAT_memories_7_20 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_20 <= RAT_memories_6_20;
      if (_GEN_171 & is_being_written_vec_21)
        RAT_memories_7_21 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_21 <= RAT_memories_6_21;
      if (_GEN_171 & is_being_written_vec_22)
        RAT_memories_7_22 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_22 <= RAT_memories_6_22;
      if (_GEN_171 & is_being_written_vec_23)
        RAT_memories_7_23 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_23 <= RAT_memories_6_23;
      if (_GEN_171 & is_being_written_vec_24)
        RAT_memories_7_24 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_24 <= RAT_memories_6_24;
      if (_GEN_171 & is_being_written_vec_25)
        RAT_memories_7_25 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_25 <= RAT_memories_6_25;
      if (_GEN_171 & is_being_written_vec_26)
        RAT_memories_7_26 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_26 <= RAT_memories_6_26;
      if (_GEN_171 & is_being_written_vec_27)
        RAT_memories_7_27 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_27 <= RAT_memories_6_27;
      if (_GEN_171 & is_being_written_vec_28)
        RAT_memories_7_28 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_28 <= RAT_memories_6_28;
      if (_GEN_171 & is_being_written_vec_29)
        RAT_memories_7_29 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_29 <= RAT_memories_6_29;
      if (_GEN_171 & is_being_written_vec_30)
        RAT_memories_7_30 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_30 <= RAT_memories_6_30;
      if (_GEN_171 & is_being_written_vec_31)
        RAT_memories_7_31 <= wr_data_in_7;
      else if (_GEN_172)
        RAT_memories_7_31 <= RAT_memories_6_31;
      if (_GEN_173 & is_being_written_vec_0)
        RAT_memories_8_0 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_0 <= RAT_memories_7_0;
      if (_GEN_173 & is_being_written_vec_1)
        RAT_memories_8_1 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_1 <= RAT_memories_7_1;
      if (_GEN_173 & is_being_written_vec_2)
        RAT_memories_8_2 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_2 <= RAT_memories_7_2;
      if (_GEN_173 & is_being_written_vec_3)
        RAT_memories_8_3 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_3 <= RAT_memories_7_3;
      if (_GEN_173 & is_being_written_vec_4)
        RAT_memories_8_4 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_4 <= RAT_memories_7_4;
      if (_GEN_173 & is_being_written_vec_5)
        RAT_memories_8_5 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_5 <= RAT_memories_7_5;
      if (_GEN_173 & is_being_written_vec_6)
        RAT_memories_8_6 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_6 <= RAT_memories_7_6;
      if (_GEN_173 & is_being_written_vec_7)
        RAT_memories_8_7 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_7 <= RAT_memories_7_7;
      if (_GEN_173 & is_being_written_vec_8)
        RAT_memories_8_8 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_8 <= RAT_memories_7_8;
      if (_GEN_173 & is_being_written_vec_9)
        RAT_memories_8_9 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_9 <= RAT_memories_7_9;
      if (_GEN_173 & is_being_written_vec_10)
        RAT_memories_8_10 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_10 <= RAT_memories_7_10;
      if (_GEN_173 & is_being_written_vec_11)
        RAT_memories_8_11 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_11 <= RAT_memories_7_11;
      if (_GEN_173 & is_being_written_vec_12)
        RAT_memories_8_12 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_12 <= RAT_memories_7_12;
      if (_GEN_173 & is_being_written_vec_13)
        RAT_memories_8_13 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_13 <= RAT_memories_7_13;
      if (_GEN_173 & is_being_written_vec_14)
        RAT_memories_8_14 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_14 <= RAT_memories_7_14;
      if (_GEN_173 & is_being_written_vec_15)
        RAT_memories_8_15 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_15 <= RAT_memories_7_15;
      if (_GEN_173 & is_being_written_vec_16)
        RAT_memories_8_16 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_16 <= RAT_memories_7_16;
      if (_GEN_173 & is_being_written_vec_17)
        RAT_memories_8_17 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_17 <= RAT_memories_7_17;
      if (_GEN_173 & is_being_written_vec_18)
        RAT_memories_8_18 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_18 <= RAT_memories_7_18;
      if (_GEN_173 & is_being_written_vec_19)
        RAT_memories_8_19 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_19 <= RAT_memories_7_19;
      if (_GEN_173 & is_being_written_vec_20)
        RAT_memories_8_20 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_20 <= RAT_memories_7_20;
      if (_GEN_173 & is_being_written_vec_21)
        RAT_memories_8_21 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_21 <= RAT_memories_7_21;
      if (_GEN_173 & is_being_written_vec_22)
        RAT_memories_8_22 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_22 <= RAT_memories_7_22;
      if (_GEN_173 & is_being_written_vec_23)
        RAT_memories_8_23 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_23 <= RAT_memories_7_23;
      if (_GEN_173 & is_being_written_vec_24)
        RAT_memories_8_24 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_24 <= RAT_memories_7_24;
      if (_GEN_173 & is_being_written_vec_25)
        RAT_memories_8_25 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_25 <= RAT_memories_7_25;
      if (_GEN_173 & is_being_written_vec_26)
        RAT_memories_8_26 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_26 <= RAT_memories_7_26;
      if (_GEN_173 & is_being_written_vec_27)
        RAT_memories_8_27 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_27 <= RAT_memories_7_27;
      if (_GEN_173 & is_being_written_vec_28)
        RAT_memories_8_28 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_28 <= RAT_memories_7_28;
      if (_GEN_173 & is_being_written_vec_29)
        RAT_memories_8_29 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_29 <= RAT_memories_7_29;
      if (_GEN_173 & is_being_written_vec_30)
        RAT_memories_8_30 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_30 <= RAT_memories_7_30;
      if (_GEN_173 & is_being_written_vec_31)
        RAT_memories_8_31 <= wr_data_in_8;
      else if (_GEN_174)
        RAT_memories_8_31 <= RAT_memories_7_31;
      if (_GEN_175 & is_being_written_vec_0)
        RAT_memories_9_0 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_0 <= RAT_memories_8_0;
      if (_GEN_175 & is_being_written_vec_1)
        RAT_memories_9_1 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_1 <= RAT_memories_8_1;
      if (_GEN_175 & is_being_written_vec_2)
        RAT_memories_9_2 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_2 <= RAT_memories_8_2;
      if (_GEN_175 & is_being_written_vec_3)
        RAT_memories_9_3 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_3 <= RAT_memories_8_3;
      if (_GEN_175 & is_being_written_vec_4)
        RAT_memories_9_4 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_4 <= RAT_memories_8_4;
      if (_GEN_175 & is_being_written_vec_5)
        RAT_memories_9_5 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_5 <= RAT_memories_8_5;
      if (_GEN_175 & is_being_written_vec_6)
        RAT_memories_9_6 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_6 <= RAT_memories_8_6;
      if (_GEN_175 & is_being_written_vec_7)
        RAT_memories_9_7 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_7 <= RAT_memories_8_7;
      if (_GEN_175 & is_being_written_vec_8)
        RAT_memories_9_8 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_8 <= RAT_memories_8_8;
      if (_GEN_175 & is_being_written_vec_9)
        RAT_memories_9_9 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_9 <= RAT_memories_8_9;
      if (_GEN_175 & is_being_written_vec_10)
        RAT_memories_9_10 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_10 <= RAT_memories_8_10;
      if (_GEN_175 & is_being_written_vec_11)
        RAT_memories_9_11 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_11 <= RAT_memories_8_11;
      if (_GEN_175 & is_being_written_vec_12)
        RAT_memories_9_12 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_12 <= RAT_memories_8_12;
      if (_GEN_175 & is_being_written_vec_13)
        RAT_memories_9_13 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_13 <= RAT_memories_8_13;
      if (_GEN_175 & is_being_written_vec_14)
        RAT_memories_9_14 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_14 <= RAT_memories_8_14;
      if (_GEN_175 & is_being_written_vec_15)
        RAT_memories_9_15 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_15 <= RAT_memories_8_15;
      if (_GEN_175 & is_being_written_vec_16)
        RAT_memories_9_16 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_16 <= RAT_memories_8_16;
      if (_GEN_175 & is_being_written_vec_17)
        RAT_memories_9_17 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_17 <= RAT_memories_8_17;
      if (_GEN_175 & is_being_written_vec_18)
        RAT_memories_9_18 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_18 <= RAT_memories_8_18;
      if (_GEN_175 & is_being_written_vec_19)
        RAT_memories_9_19 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_19 <= RAT_memories_8_19;
      if (_GEN_175 & is_being_written_vec_20)
        RAT_memories_9_20 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_20 <= RAT_memories_8_20;
      if (_GEN_175 & is_being_written_vec_21)
        RAT_memories_9_21 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_21 <= RAT_memories_8_21;
      if (_GEN_175 & is_being_written_vec_22)
        RAT_memories_9_22 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_22 <= RAT_memories_8_22;
      if (_GEN_175 & is_being_written_vec_23)
        RAT_memories_9_23 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_23 <= RAT_memories_8_23;
      if (_GEN_175 & is_being_written_vec_24)
        RAT_memories_9_24 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_24 <= RAT_memories_8_24;
      if (_GEN_175 & is_being_written_vec_25)
        RAT_memories_9_25 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_25 <= RAT_memories_8_25;
      if (_GEN_175 & is_being_written_vec_26)
        RAT_memories_9_26 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_26 <= RAT_memories_8_26;
      if (_GEN_175 & is_being_written_vec_27)
        RAT_memories_9_27 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_27 <= RAT_memories_8_27;
      if (_GEN_175 & is_being_written_vec_28)
        RAT_memories_9_28 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_28 <= RAT_memories_8_28;
      if (_GEN_175 & is_being_written_vec_29)
        RAT_memories_9_29 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_29 <= RAT_memories_8_29;
      if (_GEN_175 & is_being_written_vec_30)
        RAT_memories_9_30 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_30 <= RAT_memories_8_30;
      if (_GEN_175 & is_being_written_vec_31)
        RAT_memories_9_31 <= wr_data_in_9;
      else if (_GEN_176)
        RAT_memories_9_31 <= RAT_memories_8_31;
      if (_GEN_177 & is_being_written_vec_0)
        RAT_memories_10_0 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_0 <= RAT_memories_9_0;
      if (_GEN_177 & is_being_written_vec_1)
        RAT_memories_10_1 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_1 <= RAT_memories_9_1;
      if (_GEN_177 & is_being_written_vec_2)
        RAT_memories_10_2 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_2 <= RAT_memories_9_2;
      if (_GEN_177 & is_being_written_vec_3)
        RAT_memories_10_3 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_3 <= RAT_memories_9_3;
      if (_GEN_177 & is_being_written_vec_4)
        RAT_memories_10_4 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_4 <= RAT_memories_9_4;
      if (_GEN_177 & is_being_written_vec_5)
        RAT_memories_10_5 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_5 <= RAT_memories_9_5;
      if (_GEN_177 & is_being_written_vec_6)
        RAT_memories_10_6 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_6 <= RAT_memories_9_6;
      if (_GEN_177 & is_being_written_vec_7)
        RAT_memories_10_7 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_7 <= RAT_memories_9_7;
      if (_GEN_177 & is_being_written_vec_8)
        RAT_memories_10_8 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_8 <= RAT_memories_9_8;
      if (_GEN_177 & is_being_written_vec_9)
        RAT_memories_10_9 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_9 <= RAT_memories_9_9;
      if (_GEN_177 & is_being_written_vec_10)
        RAT_memories_10_10 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_10 <= RAT_memories_9_10;
      if (_GEN_177 & is_being_written_vec_11)
        RAT_memories_10_11 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_11 <= RAT_memories_9_11;
      if (_GEN_177 & is_being_written_vec_12)
        RAT_memories_10_12 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_12 <= RAT_memories_9_12;
      if (_GEN_177 & is_being_written_vec_13)
        RAT_memories_10_13 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_13 <= RAT_memories_9_13;
      if (_GEN_177 & is_being_written_vec_14)
        RAT_memories_10_14 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_14 <= RAT_memories_9_14;
      if (_GEN_177 & is_being_written_vec_15)
        RAT_memories_10_15 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_15 <= RAT_memories_9_15;
      if (_GEN_177 & is_being_written_vec_16)
        RAT_memories_10_16 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_16 <= RAT_memories_9_16;
      if (_GEN_177 & is_being_written_vec_17)
        RAT_memories_10_17 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_17 <= RAT_memories_9_17;
      if (_GEN_177 & is_being_written_vec_18)
        RAT_memories_10_18 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_18 <= RAT_memories_9_18;
      if (_GEN_177 & is_being_written_vec_19)
        RAT_memories_10_19 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_19 <= RAT_memories_9_19;
      if (_GEN_177 & is_being_written_vec_20)
        RAT_memories_10_20 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_20 <= RAT_memories_9_20;
      if (_GEN_177 & is_being_written_vec_21)
        RAT_memories_10_21 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_21 <= RAT_memories_9_21;
      if (_GEN_177 & is_being_written_vec_22)
        RAT_memories_10_22 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_22 <= RAT_memories_9_22;
      if (_GEN_177 & is_being_written_vec_23)
        RAT_memories_10_23 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_23 <= RAT_memories_9_23;
      if (_GEN_177 & is_being_written_vec_24)
        RAT_memories_10_24 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_24 <= RAT_memories_9_24;
      if (_GEN_177 & is_being_written_vec_25)
        RAT_memories_10_25 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_25 <= RAT_memories_9_25;
      if (_GEN_177 & is_being_written_vec_26)
        RAT_memories_10_26 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_26 <= RAT_memories_9_26;
      if (_GEN_177 & is_being_written_vec_27)
        RAT_memories_10_27 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_27 <= RAT_memories_9_27;
      if (_GEN_177 & is_being_written_vec_28)
        RAT_memories_10_28 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_28 <= RAT_memories_9_28;
      if (_GEN_177 & is_being_written_vec_29)
        RAT_memories_10_29 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_29 <= RAT_memories_9_29;
      if (_GEN_177 & is_being_written_vec_30)
        RAT_memories_10_30 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_30 <= RAT_memories_9_30;
      if (_GEN_177 & is_being_written_vec_31)
        RAT_memories_10_31 <= wr_data_in_10;
      else if (_GEN_178)
        RAT_memories_10_31 <= RAT_memories_9_31;
      if (_GEN_179 & is_being_written_vec_0)
        RAT_memories_11_0 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_0 <= RAT_memories_10_0;
      if (_GEN_179 & is_being_written_vec_1)
        RAT_memories_11_1 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_1 <= RAT_memories_10_1;
      if (_GEN_179 & is_being_written_vec_2)
        RAT_memories_11_2 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_2 <= RAT_memories_10_2;
      if (_GEN_179 & is_being_written_vec_3)
        RAT_memories_11_3 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_3 <= RAT_memories_10_3;
      if (_GEN_179 & is_being_written_vec_4)
        RAT_memories_11_4 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_4 <= RAT_memories_10_4;
      if (_GEN_179 & is_being_written_vec_5)
        RAT_memories_11_5 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_5 <= RAT_memories_10_5;
      if (_GEN_179 & is_being_written_vec_6)
        RAT_memories_11_6 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_6 <= RAT_memories_10_6;
      if (_GEN_179 & is_being_written_vec_7)
        RAT_memories_11_7 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_7 <= RAT_memories_10_7;
      if (_GEN_179 & is_being_written_vec_8)
        RAT_memories_11_8 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_8 <= RAT_memories_10_8;
      if (_GEN_179 & is_being_written_vec_9)
        RAT_memories_11_9 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_9 <= RAT_memories_10_9;
      if (_GEN_179 & is_being_written_vec_10)
        RAT_memories_11_10 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_10 <= RAT_memories_10_10;
      if (_GEN_179 & is_being_written_vec_11)
        RAT_memories_11_11 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_11 <= RAT_memories_10_11;
      if (_GEN_179 & is_being_written_vec_12)
        RAT_memories_11_12 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_12 <= RAT_memories_10_12;
      if (_GEN_179 & is_being_written_vec_13)
        RAT_memories_11_13 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_13 <= RAT_memories_10_13;
      if (_GEN_179 & is_being_written_vec_14)
        RAT_memories_11_14 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_14 <= RAT_memories_10_14;
      if (_GEN_179 & is_being_written_vec_15)
        RAT_memories_11_15 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_15 <= RAT_memories_10_15;
      if (_GEN_179 & is_being_written_vec_16)
        RAT_memories_11_16 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_16 <= RAT_memories_10_16;
      if (_GEN_179 & is_being_written_vec_17)
        RAT_memories_11_17 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_17 <= RAT_memories_10_17;
      if (_GEN_179 & is_being_written_vec_18)
        RAT_memories_11_18 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_18 <= RAT_memories_10_18;
      if (_GEN_179 & is_being_written_vec_19)
        RAT_memories_11_19 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_19 <= RAT_memories_10_19;
      if (_GEN_179 & is_being_written_vec_20)
        RAT_memories_11_20 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_20 <= RAT_memories_10_20;
      if (_GEN_179 & is_being_written_vec_21)
        RAT_memories_11_21 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_21 <= RAT_memories_10_21;
      if (_GEN_179 & is_being_written_vec_22)
        RAT_memories_11_22 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_22 <= RAT_memories_10_22;
      if (_GEN_179 & is_being_written_vec_23)
        RAT_memories_11_23 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_23 <= RAT_memories_10_23;
      if (_GEN_179 & is_being_written_vec_24)
        RAT_memories_11_24 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_24 <= RAT_memories_10_24;
      if (_GEN_179 & is_being_written_vec_25)
        RAT_memories_11_25 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_25 <= RAT_memories_10_25;
      if (_GEN_179 & is_being_written_vec_26)
        RAT_memories_11_26 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_26 <= RAT_memories_10_26;
      if (_GEN_179 & is_being_written_vec_27)
        RAT_memories_11_27 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_27 <= RAT_memories_10_27;
      if (_GEN_179 & is_being_written_vec_28)
        RAT_memories_11_28 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_28 <= RAT_memories_10_28;
      if (_GEN_179 & is_being_written_vec_29)
        RAT_memories_11_29 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_29 <= RAT_memories_10_29;
      if (_GEN_179 & is_being_written_vec_30)
        RAT_memories_11_30 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_30 <= RAT_memories_10_30;
      if (_GEN_179 & is_being_written_vec_31)
        RAT_memories_11_31 <= wr_data_in_11;
      else if (_GEN_180)
        RAT_memories_11_31 <= RAT_memories_10_31;
      if (_GEN_181 & is_being_written_vec_0)
        RAT_memories_12_0 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_0 <= RAT_memories_11_0;
      if (_GEN_181 & is_being_written_vec_1)
        RAT_memories_12_1 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_1 <= RAT_memories_11_1;
      if (_GEN_181 & is_being_written_vec_2)
        RAT_memories_12_2 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_2 <= RAT_memories_11_2;
      if (_GEN_181 & is_being_written_vec_3)
        RAT_memories_12_3 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_3 <= RAT_memories_11_3;
      if (_GEN_181 & is_being_written_vec_4)
        RAT_memories_12_4 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_4 <= RAT_memories_11_4;
      if (_GEN_181 & is_being_written_vec_5)
        RAT_memories_12_5 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_5 <= RAT_memories_11_5;
      if (_GEN_181 & is_being_written_vec_6)
        RAT_memories_12_6 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_6 <= RAT_memories_11_6;
      if (_GEN_181 & is_being_written_vec_7)
        RAT_memories_12_7 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_7 <= RAT_memories_11_7;
      if (_GEN_181 & is_being_written_vec_8)
        RAT_memories_12_8 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_8 <= RAT_memories_11_8;
      if (_GEN_181 & is_being_written_vec_9)
        RAT_memories_12_9 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_9 <= RAT_memories_11_9;
      if (_GEN_181 & is_being_written_vec_10)
        RAT_memories_12_10 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_10 <= RAT_memories_11_10;
      if (_GEN_181 & is_being_written_vec_11)
        RAT_memories_12_11 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_11 <= RAT_memories_11_11;
      if (_GEN_181 & is_being_written_vec_12)
        RAT_memories_12_12 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_12 <= RAT_memories_11_12;
      if (_GEN_181 & is_being_written_vec_13)
        RAT_memories_12_13 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_13 <= RAT_memories_11_13;
      if (_GEN_181 & is_being_written_vec_14)
        RAT_memories_12_14 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_14 <= RAT_memories_11_14;
      if (_GEN_181 & is_being_written_vec_15)
        RAT_memories_12_15 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_15 <= RAT_memories_11_15;
      if (_GEN_181 & is_being_written_vec_16)
        RAT_memories_12_16 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_16 <= RAT_memories_11_16;
      if (_GEN_181 & is_being_written_vec_17)
        RAT_memories_12_17 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_17 <= RAT_memories_11_17;
      if (_GEN_181 & is_being_written_vec_18)
        RAT_memories_12_18 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_18 <= RAT_memories_11_18;
      if (_GEN_181 & is_being_written_vec_19)
        RAT_memories_12_19 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_19 <= RAT_memories_11_19;
      if (_GEN_181 & is_being_written_vec_20)
        RAT_memories_12_20 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_20 <= RAT_memories_11_20;
      if (_GEN_181 & is_being_written_vec_21)
        RAT_memories_12_21 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_21 <= RAT_memories_11_21;
      if (_GEN_181 & is_being_written_vec_22)
        RAT_memories_12_22 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_22 <= RAT_memories_11_22;
      if (_GEN_181 & is_being_written_vec_23)
        RAT_memories_12_23 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_23 <= RAT_memories_11_23;
      if (_GEN_181 & is_being_written_vec_24)
        RAT_memories_12_24 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_24 <= RAT_memories_11_24;
      if (_GEN_181 & is_being_written_vec_25)
        RAT_memories_12_25 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_25 <= RAT_memories_11_25;
      if (_GEN_181 & is_being_written_vec_26)
        RAT_memories_12_26 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_26 <= RAT_memories_11_26;
      if (_GEN_181 & is_being_written_vec_27)
        RAT_memories_12_27 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_27 <= RAT_memories_11_27;
      if (_GEN_181 & is_being_written_vec_28)
        RAT_memories_12_28 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_28 <= RAT_memories_11_28;
      if (_GEN_181 & is_being_written_vec_29)
        RAT_memories_12_29 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_29 <= RAT_memories_11_29;
      if (_GEN_181 & is_being_written_vec_30)
        RAT_memories_12_30 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_30 <= RAT_memories_11_30;
      if (_GEN_181 & is_being_written_vec_31)
        RAT_memories_12_31 <= wr_data_in_12;
      else if (_GEN_182)
        RAT_memories_12_31 <= RAT_memories_11_31;
      if (_GEN_183 & is_being_written_vec_0)
        RAT_memories_13_0 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_0 <= RAT_memories_12_0;
      if (_GEN_183 & is_being_written_vec_1)
        RAT_memories_13_1 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_1 <= RAT_memories_12_1;
      if (_GEN_183 & is_being_written_vec_2)
        RAT_memories_13_2 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_2 <= RAT_memories_12_2;
      if (_GEN_183 & is_being_written_vec_3)
        RAT_memories_13_3 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_3 <= RAT_memories_12_3;
      if (_GEN_183 & is_being_written_vec_4)
        RAT_memories_13_4 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_4 <= RAT_memories_12_4;
      if (_GEN_183 & is_being_written_vec_5)
        RAT_memories_13_5 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_5 <= RAT_memories_12_5;
      if (_GEN_183 & is_being_written_vec_6)
        RAT_memories_13_6 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_6 <= RAT_memories_12_6;
      if (_GEN_183 & is_being_written_vec_7)
        RAT_memories_13_7 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_7 <= RAT_memories_12_7;
      if (_GEN_183 & is_being_written_vec_8)
        RAT_memories_13_8 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_8 <= RAT_memories_12_8;
      if (_GEN_183 & is_being_written_vec_9)
        RAT_memories_13_9 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_9 <= RAT_memories_12_9;
      if (_GEN_183 & is_being_written_vec_10)
        RAT_memories_13_10 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_10 <= RAT_memories_12_10;
      if (_GEN_183 & is_being_written_vec_11)
        RAT_memories_13_11 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_11 <= RAT_memories_12_11;
      if (_GEN_183 & is_being_written_vec_12)
        RAT_memories_13_12 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_12 <= RAT_memories_12_12;
      if (_GEN_183 & is_being_written_vec_13)
        RAT_memories_13_13 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_13 <= RAT_memories_12_13;
      if (_GEN_183 & is_being_written_vec_14)
        RAT_memories_13_14 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_14 <= RAT_memories_12_14;
      if (_GEN_183 & is_being_written_vec_15)
        RAT_memories_13_15 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_15 <= RAT_memories_12_15;
      if (_GEN_183 & is_being_written_vec_16)
        RAT_memories_13_16 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_16 <= RAT_memories_12_16;
      if (_GEN_183 & is_being_written_vec_17)
        RAT_memories_13_17 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_17 <= RAT_memories_12_17;
      if (_GEN_183 & is_being_written_vec_18)
        RAT_memories_13_18 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_18 <= RAT_memories_12_18;
      if (_GEN_183 & is_being_written_vec_19)
        RAT_memories_13_19 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_19 <= RAT_memories_12_19;
      if (_GEN_183 & is_being_written_vec_20)
        RAT_memories_13_20 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_20 <= RAT_memories_12_20;
      if (_GEN_183 & is_being_written_vec_21)
        RAT_memories_13_21 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_21 <= RAT_memories_12_21;
      if (_GEN_183 & is_being_written_vec_22)
        RAT_memories_13_22 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_22 <= RAT_memories_12_22;
      if (_GEN_183 & is_being_written_vec_23)
        RAT_memories_13_23 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_23 <= RAT_memories_12_23;
      if (_GEN_183 & is_being_written_vec_24)
        RAT_memories_13_24 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_24 <= RAT_memories_12_24;
      if (_GEN_183 & is_being_written_vec_25)
        RAT_memories_13_25 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_25 <= RAT_memories_12_25;
      if (_GEN_183 & is_being_written_vec_26)
        RAT_memories_13_26 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_26 <= RAT_memories_12_26;
      if (_GEN_183 & is_being_written_vec_27)
        RAT_memories_13_27 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_27 <= RAT_memories_12_27;
      if (_GEN_183 & is_being_written_vec_28)
        RAT_memories_13_28 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_28 <= RAT_memories_12_28;
      if (_GEN_183 & is_being_written_vec_29)
        RAT_memories_13_29 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_29 <= RAT_memories_12_29;
      if (_GEN_183 & is_being_written_vec_30)
        RAT_memories_13_30 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_30 <= RAT_memories_12_30;
      if (_GEN_183 & is_being_written_vec_31)
        RAT_memories_13_31 <= wr_data_in_13;
      else if (_GEN_184)
        RAT_memories_13_31 <= RAT_memories_12_31;
      if (_GEN_185 & is_being_written_vec_0)
        RAT_memories_14_0 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_0 <= RAT_memories_13_0;
      if (_GEN_185 & is_being_written_vec_1)
        RAT_memories_14_1 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_1 <= RAT_memories_13_1;
      if (_GEN_185 & is_being_written_vec_2)
        RAT_memories_14_2 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_2 <= RAT_memories_13_2;
      if (_GEN_185 & is_being_written_vec_3)
        RAT_memories_14_3 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_3 <= RAT_memories_13_3;
      if (_GEN_185 & is_being_written_vec_4)
        RAT_memories_14_4 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_4 <= RAT_memories_13_4;
      if (_GEN_185 & is_being_written_vec_5)
        RAT_memories_14_5 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_5 <= RAT_memories_13_5;
      if (_GEN_185 & is_being_written_vec_6)
        RAT_memories_14_6 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_6 <= RAT_memories_13_6;
      if (_GEN_185 & is_being_written_vec_7)
        RAT_memories_14_7 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_7 <= RAT_memories_13_7;
      if (_GEN_185 & is_being_written_vec_8)
        RAT_memories_14_8 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_8 <= RAT_memories_13_8;
      if (_GEN_185 & is_being_written_vec_9)
        RAT_memories_14_9 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_9 <= RAT_memories_13_9;
      if (_GEN_185 & is_being_written_vec_10)
        RAT_memories_14_10 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_10 <= RAT_memories_13_10;
      if (_GEN_185 & is_being_written_vec_11)
        RAT_memories_14_11 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_11 <= RAT_memories_13_11;
      if (_GEN_185 & is_being_written_vec_12)
        RAT_memories_14_12 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_12 <= RAT_memories_13_12;
      if (_GEN_185 & is_being_written_vec_13)
        RAT_memories_14_13 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_13 <= RAT_memories_13_13;
      if (_GEN_185 & is_being_written_vec_14)
        RAT_memories_14_14 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_14 <= RAT_memories_13_14;
      if (_GEN_185 & is_being_written_vec_15)
        RAT_memories_14_15 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_15 <= RAT_memories_13_15;
      if (_GEN_185 & is_being_written_vec_16)
        RAT_memories_14_16 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_16 <= RAT_memories_13_16;
      if (_GEN_185 & is_being_written_vec_17)
        RAT_memories_14_17 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_17 <= RAT_memories_13_17;
      if (_GEN_185 & is_being_written_vec_18)
        RAT_memories_14_18 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_18 <= RAT_memories_13_18;
      if (_GEN_185 & is_being_written_vec_19)
        RAT_memories_14_19 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_19 <= RAT_memories_13_19;
      if (_GEN_185 & is_being_written_vec_20)
        RAT_memories_14_20 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_20 <= RAT_memories_13_20;
      if (_GEN_185 & is_being_written_vec_21)
        RAT_memories_14_21 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_21 <= RAT_memories_13_21;
      if (_GEN_185 & is_being_written_vec_22)
        RAT_memories_14_22 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_22 <= RAT_memories_13_22;
      if (_GEN_185 & is_being_written_vec_23)
        RAT_memories_14_23 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_23 <= RAT_memories_13_23;
      if (_GEN_185 & is_being_written_vec_24)
        RAT_memories_14_24 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_24 <= RAT_memories_13_24;
      if (_GEN_185 & is_being_written_vec_25)
        RAT_memories_14_25 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_25 <= RAT_memories_13_25;
      if (_GEN_185 & is_being_written_vec_26)
        RAT_memories_14_26 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_26 <= RAT_memories_13_26;
      if (_GEN_185 & is_being_written_vec_27)
        RAT_memories_14_27 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_27 <= RAT_memories_13_27;
      if (_GEN_185 & is_being_written_vec_28)
        RAT_memories_14_28 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_28 <= RAT_memories_13_28;
      if (_GEN_185 & is_being_written_vec_29)
        RAT_memories_14_29 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_29 <= RAT_memories_13_29;
      if (_GEN_185 & is_being_written_vec_30)
        RAT_memories_14_30 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_30 <= RAT_memories_13_30;
      if (_GEN_185 & is_being_written_vec_31)
        RAT_memories_14_31 <= wr_data_in_14;
      else if (_GEN_186)
        RAT_memories_14_31 <= RAT_memories_13_31;
      if ((&active_RAT) & is_being_written_vec_0)
        RAT_memories_15_0 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_0 <= RAT_memories_14_0;
      if ((&active_RAT) & is_being_written_vec_1)
        RAT_memories_15_1 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_1 <= RAT_memories_14_1;
      if ((&active_RAT) & is_being_written_vec_2)
        RAT_memories_15_2 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_2 <= RAT_memories_14_2;
      if ((&active_RAT) & is_being_written_vec_3)
        RAT_memories_15_3 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_3 <= RAT_memories_14_3;
      if ((&active_RAT) & is_being_written_vec_4)
        RAT_memories_15_4 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_4 <= RAT_memories_14_4;
      if ((&active_RAT) & is_being_written_vec_5)
        RAT_memories_15_5 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_5 <= RAT_memories_14_5;
      if ((&active_RAT) & is_being_written_vec_6)
        RAT_memories_15_6 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_6 <= RAT_memories_14_6;
      if ((&active_RAT) & is_being_written_vec_7)
        RAT_memories_15_7 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_7 <= RAT_memories_14_7;
      if ((&active_RAT) & is_being_written_vec_8)
        RAT_memories_15_8 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_8 <= RAT_memories_14_8;
      if ((&active_RAT) & is_being_written_vec_9)
        RAT_memories_15_9 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_9 <= RAT_memories_14_9;
      if ((&active_RAT) & is_being_written_vec_10)
        RAT_memories_15_10 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_10 <= RAT_memories_14_10;
      if ((&active_RAT) & is_being_written_vec_11)
        RAT_memories_15_11 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_11 <= RAT_memories_14_11;
      if ((&active_RAT) & is_being_written_vec_12)
        RAT_memories_15_12 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_12 <= RAT_memories_14_12;
      if ((&active_RAT) & is_being_written_vec_13)
        RAT_memories_15_13 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_13 <= RAT_memories_14_13;
      if ((&active_RAT) & is_being_written_vec_14)
        RAT_memories_15_14 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_14 <= RAT_memories_14_14;
      if ((&active_RAT) & is_being_written_vec_15)
        RAT_memories_15_15 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_15 <= RAT_memories_14_15;
      if ((&active_RAT) & is_being_written_vec_16)
        RAT_memories_15_16 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_16 <= RAT_memories_14_16;
      if ((&active_RAT) & is_being_written_vec_17)
        RAT_memories_15_17 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_17 <= RAT_memories_14_17;
      if ((&active_RAT) & is_being_written_vec_18)
        RAT_memories_15_18 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_18 <= RAT_memories_14_18;
      if ((&active_RAT) & is_being_written_vec_19)
        RAT_memories_15_19 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_19 <= RAT_memories_14_19;
      if ((&active_RAT) & is_being_written_vec_20)
        RAT_memories_15_20 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_20 <= RAT_memories_14_20;
      if ((&active_RAT) & is_being_written_vec_21)
        RAT_memories_15_21 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_21 <= RAT_memories_14_21;
      if ((&active_RAT) & is_being_written_vec_22)
        RAT_memories_15_22 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_22 <= RAT_memories_14_22;
      if ((&active_RAT) & is_being_written_vec_23)
        RAT_memories_15_23 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_23 <= RAT_memories_14_23;
      if ((&active_RAT) & is_being_written_vec_24)
        RAT_memories_15_24 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_24 <= RAT_memories_14_24;
      if ((&active_RAT) & is_being_written_vec_25)
        RAT_memories_15_25 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_25 <= RAT_memories_14_25;
      if ((&active_RAT) & is_being_written_vec_26)
        RAT_memories_15_26 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_26 <= RAT_memories_14_26;
      if ((&active_RAT) & is_being_written_vec_27)
        RAT_memories_15_27 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_27 <= RAT_memories_14_27;
      if ((&active_RAT) & is_being_written_vec_28)
        RAT_memories_15_28 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_28 <= RAT_memories_14_28;
      if ((&active_RAT) & is_being_written_vec_29)
        RAT_memories_15_29 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_29 <= RAT_memories_14_29;
      if ((&active_RAT) & is_being_written_vec_30)
        RAT_memories_15_30 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_30 <= RAT_memories_14_30;
      if ((&active_RAT) & is_being_written_vec_31)
        RAT_memories_15_31 <= wr_data_in_15;
      else if (_GEN_187)
        RAT_memories_15_31 <= RAT_memories_14_31;
    end
    io_RAT_RD_0_REG <= _GEN_31[io_instruction_RD_0];
    io_RAT_RS1_0_REG <= _GEN_31[io_instruction_RS1_0];
    io_RAT_RS2_0_REG <= _GEN_31[io_instruction_RS2_0];
    io_RAT_RD_1_REG <= _GEN_31[io_instruction_RD_1];
    io_RAT_RS1_1_REG <= _GEN_31[io_instruction_RS1_1];
    io_RAT_RS2_1_REG <= _GEN_31[io_instruction_RS2_1];
    io_RAT_RD_2_REG <= _GEN_31[io_instruction_RD_2];
    io_RAT_RS1_2_REG <= _GEN_31[io_instruction_RS1_2];
    io_RAT_RS2_2_REG <= _GEN_31[io_instruction_RS2_2];
    io_RAT_RD_3_REG <= _GEN_31[io_instruction_RD_3];
    io_RAT_RS1_3_REG <= _GEN_31[io_instruction_RS1_3];
    io_RAT_RS2_3_REG <= _GEN_31[io_instruction_RS2_3];
  end // always @(posedge)
  assign io_active_checkpoint_value = active_RAT;
  assign io_RAT_RD_0 = io_RAT_RD_0_REG;
  assign io_RAT_RD_1 = io_RAT_RD_1_REG;
  assign io_RAT_RD_2 = io_RAT_RD_2_REG;
  assign io_RAT_RD_3 = io_RAT_RD_3_REG;
  assign io_RAT_RS1_0 = io_RAT_RS1_0_REG;
  assign io_RAT_RS1_1 = io_RAT_RS1_1_REG;
  assign io_RAT_RS1_2 = io_RAT_RS1_2_REG;
  assign io_RAT_RS1_3 = io_RAT_RS1_3_REG;
  assign io_RAT_RS2_0 = io_RAT_RS2_0_REG;
  assign io_RAT_RS2_1 = io_RAT_RS2_1_REG;
  assign io_RAT_RS2_2 = io_RAT_RS2_2_REG;
  assign io_RAT_RS2_3 = io_RAT_RS2_3_REG;
endmodule

module rename(
  input         clock,
                reset,
  output        io_decoded_fetch_packet_ready,
  input         io_decoded_fetch_packet_valid,
  input  [31:0] io_decoded_fetch_packet_bits_fetch_PC,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  input  [31:0] io_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  input  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE,
                io_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD,
                io_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  input  [31:0] io_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  input  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE,
                io_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD,
                io_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  input  [31:0] io_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  input  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE,
                io_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD,
                io_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  input  [31:0] io_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  input  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE,
                io_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD,
                io_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE,
                io_decoded_fetch_packet_bits_valid_bits_0,
                io_decoded_fetch_packet_bits_valid_bits_1,
                io_decoded_fetch_packet_bits_valid_bits_2,
                io_decoded_fetch_packet_bits_valid_bits_3,
                io_renamed_decoded_fetch_packet_ready,
  output        io_renamed_decoded_fetch_packet_valid,
  output [31:0] io_renamed_decoded_fetch_packet_bits_fetch_PC,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  output [31:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  output [31:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  output [31:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  output [31:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE,
                io_renamed_decoded_fetch_packet_bits_valid_bits_0,
                io_renamed_decoded_fetch_packet_bits_valid_bits_1,
                io_renamed_decoded_fetch_packet_bits_valid_bits_2,
                io_renamed_decoded_fetch_packet_bits_valid_bits_3,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_RAT_IDX,
  input  [63:0] io_FU_outputs_0_bits_RD,
  input         io_FU_outputs_0_bits_RD_valid,
  input  [63:0] io_FU_outputs_1_bits_RD,
  input         io_FU_outputs_1_bits_RD_valid,
  input  [63:0] io_FU_outputs_2_bits_RD,
  input         io_FU_outputs_2_bits_RD_valid,
  input  [63:0] io_FU_outputs_3_bits_RD,
  input         io_FU_outputs_3_bits_RD_valid,
                io_create_checkpoint,
                io_restore_checkpoint,
  input  [3:0]  io_restore_checkpoint_value
);

  wire [5:0]  renamed_RS2_0;
  wire [5:0]  renamed_RS1_0;
  wire [5:0]  renamed_RD_3;
  wire [5:0]  renamed_RD_2;
  wire [5:0]  renamed_RD_1;
  wire [5:0]  renamed_RD_0;
  wire [5:0]  _RAT_io_RAT_RS1_1;
  wire [5:0]  _RAT_io_RAT_RS1_2;
  wire [5:0]  _RAT_io_RAT_RS1_3;
  wire [5:0]  _RAT_io_RAT_RS2_1;
  wire [5:0]  _RAT_io_RAT_RS2_2;
  wire [5:0]  _RAT_io_RAT_RS2_3;
  wire        _WAW_handler_io_RAT_wr_en_0;
  wire        _WAW_handler_io_RAT_wr_en_1;
  wire        _WAW_handler_io_RAT_wr_en_2;
  wire        _WAW_handler_io_RAT_wr_en_3;
  wire [4:0]  _WAW_handler_io_RAT_RD_values_0;
  wire [4:0]  _WAW_handler_io_RAT_RD_values_1;
  wire [4:0]  _WAW_handler_io_RAT_RD_values_2;
  wire [4:0]  _WAW_handler_io_RAT_RD_values_3;
  wire [5:0]  _WAW_handler_io_FL_RD_values_0;
  wire [5:0]  _WAW_handler_io_FL_RD_values_1;
  wire [5:0]  _WAW_handler_io_FL_RD_values_2;
  wire [5:0]  _WAW_handler_io_FL_RD_values_3;
  wire [5:0]  _free_list_io_renamed_values_0;
  wire [5:0]  _free_list_io_renamed_values_1;
  wire [5:0]  _free_list_io_renamed_values_2;
  wire [5:0]  _free_list_io_renamed_values_3;
  wire        _free_list_io_empty;
  wire        instruction_RD_valid_0 =
    io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
    & io_decoded_fetch_packet_valid
    & (|io_decoded_fetch_packet_bits_decoded_instruction_0_RD);
  wire        instruction_RD_valid_1 =
    io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
    & io_decoded_fetch_packet_valid
    & (|io_decoded_fetch_packet_bits_decoded_instruction_1_RD);
  wire        instruction_RD_valid_2 =
    io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
    & io_decoded_fetch_packet_valid
    & (|io_decoded_fetch_packet_bits_decoded_instruction_2_RD);
  wire        instruction_RD_valid_3 =
    io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
    & io_decoded_fetch_packet_valid
    & (|io_decoded_fetch_packet_bits_decoded_instruction_3_RD);
  reg  [5:0]  REG;
  reg  [5:0]  REG_1;
  reg  [5:0]  renamed_RS1_1_REG;
  wire [5:0]  renamed_RS1_1 = REG == REG_1 ? renamed_RS1_1_REG : _RAT_io_RAT_RS1_1;
  reg  [5:0]  REG_2;
  reg  [5:0]  REG_3;
  reg  [5:0]  renamed_RS2_1_REG;
  wire [5:0]  renamed_RS2_1 = REG_2 == REG_3 ? renamed_RS2_1_REG : _RAT_io_RAT_RS2_1;
  reg  [5:0]  REG_4;
  reg  [5:0]  REG_5;
  reg  [5:0]  renamed_RS1_2_REG;
  reg  [5:0]  REG_6;
  reg  [5:0]  REG_7;
  reg  [5:0]  renamed_RS2_2_REG;
  reg  [5:0]  REG_8;
  reg  [5:0]  REG_9;
  reg  [5:0]  renamed_RS1_2_REG_1;
  wire [5:0]  renamed_RS1_2 =
    REG_8 == REG_9
      ? renamed_RS1_2_REG_1
      : REG_4 == REG_5 ? renamed_RS1_2_REG : _RAT_io_RAT_RS1_2;
  reg  [5:0]  REG_10;
  reg  [5:0]  REG_11;
  reg  [5:0]  renamed_RS2_2_REG_1;
  wire [5:0]  renamed_RS2_2 =
    REG_10 == REG_11
      ? renamed_RS2_2_REG_1
      : REG_6 == REG_7 ? renamed_RS2_2_REG : _RAT_io_RAT_RS2_2;
  reg  [5:0]  REG_12;
  reg  [5:0]  REG_13;
  reg  [5:0]  renamed_RS1_3_REG;
  reg  [5:0]  REG_14;
  reg  [5:0]  REG_15;
  reg  [5:0]  renamed_RS2_3_REG;
  reg  [5:0]  REG_16;
  reg  [5:0]  REG_17;
  reg  [5:0]  renamed_RS1_3_REG_1;
  reg  [5:0]  REG_18;
  reg  [5:0]  REG_19;
  reg  [5:0]  renamed_RS2_3_REG_1;
  reg  [5:0]  REG_20;
  reg  [5:0]  REG_21;
  reg  [5:0]  renamed_RS1_3_REG_2;
  wire [5:0]  renamed_RS1_3 =
    REG_20 == REG_21
      ? renamed_RS1_3_REG_2
      : REG_16 == REG_17
          ? renamed_RS1_3_REG_1
          : REG_12 == REG_13 ? renamed_RS1_3_REG : _RAT_io_RAT_RS1_3;
  reg  [5:0]  REG_22;
  reg  [5:0]  REG_23;
  reg  [5:0]  renamed_RS2_3_REG_2;
  wire [5:0]  renamed_RS2_3 =
    REG_22 == REG_23
      ? renamed_RS2_3_REG_2
      : REG_18 == REG_19
          ? renamed_RS2_3_REG_1
          : REG_14 == REG_15 ? renamed_RS2_3_REG : _RAT_io_RAT_RS2_3;
  reg  [31:0] io_renamed_decoded_fetch_packet_bits_REG_fetch_PC;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS1_valid;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS2_valid;
  reg  [31:0] io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IMM;
  reg  [2:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_FUNCT3;
  reg  [3:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_packet_index;
  reg  [4:0]
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_instructionType;
  reg  [1:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_portID;
  reg  [1:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS_type;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_ALU;
  reg
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_branch_unit;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_CSRs;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_SUBTRACT;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_MULTIPLY;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IMMEDIATE;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IS_LOAD;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IS_STORE;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS1_valid;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS2_valid;
  reg  [31:0] io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IMM;
  reg  [2:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_FUNCT3;
  reg  [3:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_packet_index;
  reg  [4:0]
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_instructionType;
  reg  [1:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_portID;
  reg  [1:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS_type;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_ALU;
  reg
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_branch_unit;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_CSRs;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_SUBTRACT;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_MULTIPLY;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IMMEDIATE;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IS_LOAD;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IS_STORE;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS1_valid;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS2_valid;
  reg  [31:0] io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IMM;
  reg  [2:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_FUNCT3;
  reg  [3:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_packet_index;
  reg  [4:0]
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_instructionType;
  reg  [1:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_portID;
  reg  [1:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS_type;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_ALU;
  reg
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_branch_unit;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_CSRs;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_SUBTRACT;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_MULTIPLY;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IMMEDIATE;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IS_LOAD;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IS_STORE;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS1_valid;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS2_valid;
  reg  [31:0] io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IMM;
  reg  [2:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_FUNCT3;
  reg  [3:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_packet_index;
  reg  [4:0]
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_instructionType;
  reg  [1:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_portID;
  reg  [1:0]  io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS_type;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_ALU;
  reg
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_branch_unit;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_CSRs;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_SUBTRACT;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_MULTIPLY;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IMMEDIATE;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IS_LOAD;
  reg         io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IS_STORE;
  reg         io_renamed_decoded_fetch_packet_bits_REG_valid_bits_0;
  reg         io_renamed_decoded_fetch_packet_bits_REG_valid_bits_1;
  reg         io_renamed_decoded_fetch_packet_bits_REG_valid_bits_2;
  reg         io_renamed_decoded_fetch_packet_bits_REG_valid_bits_3;
  reg  [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_REG;
  reg         io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid_REG;
  reg  [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_REG;
  reg         io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid_REG;
  reg  [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_REG;
  reg         io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid_REG;
  reg  [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_REG;
  reg         io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid_REG;
  reg         io_renamed_decoded_fetch_packet_valid_REG;
  always @(posedge clock) begin
    REG <= io_decoded_fetch_packet_bits_decoded_instruction_1_RS1;
    REG_1 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
    renamed_RS1_1_REG <= _free_list_io_renamed_values_0;
    REG_2 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RS2;
    REG_3 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
    renamed_RS2_1_REG <= _free_list_io_renamed_values_0;
    REG_4 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RS1;
    REG_5 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
    renamed_RS1_2_REG <= _free_list_io_renamed_values_0;
    REG_6 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RS2;
    REG_7 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
    renamed_RS2_2_REG <= _free_list_io_renamed_values_0;
    REG_8 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RS1;
    REG_9 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RD;
    renamed_RS1_2_REG_1 <= _free_list_io_renamed_values_1;
    REG_10 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RS2;
    REG_11 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RD;
    renamed_RS2_2_REG_1 <= _free_list_io_renamed_values_1;
    REG_12 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS1;
    REG_13 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
    renamed_RS1_3_REG <= _free_list_io_renamed_values_0;
    REG_14 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS2;
    REG_15 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
    renamed_RS2_3_REG <= _free_list_io_renamed_values_0;
    REG_16 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS1;
    REG_17 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RD;
    renamed_RS1_3_REG_1 <= _free_list_io_renamed_values_1;
    REG_18 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS2;
    REG_19 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RD;
    renamed_RS2_3_REG_1 <= _free_list_io_renamed_values_1;
    REG_20 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS1;
    REG_21 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RD;
    renamed_RS1_3_REG_2 <= _free_list_io_renamed_values_2;
    REG_22 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS2;
    REG_23 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RD;
    renamed_RS2_3_REG_2 <= _free_list_io_renamed_values_2;
    io_renamed_decoded_fetch_packet_bits_REG_fetch_PC <=
      io_decoded_fetch_packet_bits_fetch_PC;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS1_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS2_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IMM <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_IMM;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_FUNCT3 <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_packet_index <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_instructionType <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_portID <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_portID;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS_type <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_ALU <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_branch_unit <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_CSRs <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_SUBTRACT <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_MULTIPLY <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IMMEDIATE <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IS_LOAD <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IS_STORE <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS1_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS2_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IMM <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_IMM;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_FUNCT3 <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_packet_index <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_instructionType <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_portID <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_portID;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS_type <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_ALU <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_branch_unit <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_CSRs <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_SUBTRACT <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_MULTIPLY <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IMMEDIATE <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IS_LOAD <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IS_STORE <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS1_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS2_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IMM <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_IMM;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_FUNCT3 <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_packet_index <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_instructionType <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_portID <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_portID;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS_type <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_ALU <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_branch_unit <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_CSRs <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_SUBTRACT <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_MULTIPLY <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IMMEDIATE <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IS_LOAD <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IS_STORE <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS1_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS2_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IMM <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_IMM;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_FUNCT3 <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_packet_index <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_instructionType <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_portID <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_portID;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS_type <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_ALU <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_branch_unit <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_CSRs <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_SUBTRACT <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_MULTIPLY <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IMMEDIATE <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IS_LOAD <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD;
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IS_STORE <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE;
    io_renamed_decoded_fetch_packet_bits_REG_valid_bits_0 <=
      io_decoded_fetch_packet_bits_valid_bits_0;
    io_renamed_decoded_fetch_packet_bits_REG_valid_bits_1 <=
      io_decoded_fetch_packet_bits_valid_bits_1;
    io_renamed_decoded_fetch_packet_bits_REG_valid_bits_2 <=
      io_decoded_fetch_packet_bits_valid_bits_2;
    io_renamed_decoded_fetch_packet_bits_REG_valid_bits_3 <=
      io_decoded_fetch_packet_bits_valid_bits_3;
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_REG <=
      _free_list_io_renamed_values_0;
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid_REG <=
      instruction_RD_valid_0;
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_REG <=
      _free_list_io_renamed_values_1;
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid_REG <=
      instruction_RD_valid_1;
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_REG <=
      _free_list_io_renamed_values_2;
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid_REG <=
      instruction_RD_valid_2;
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_REG <=
      _free_list_io_renamed_values_3;
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid_REG <=
      instruction_RD_valid_3;
    io_renamed_decoded_fetch_packet_valid_REG <= io_decoded_fetch_packet_valid;
  end // always @(posedge)
  free_list free_list (
    .clock               (clock),
    .reset               (reset),
    .io_rename_valid_0   (instruction_RD_valid_0),
    .io_rename_valid_1   (instruction_RD_valid_1),
    .io_rename_valid_2   (instruction_RD_valid_2),
    .io_rename_valid_3   (instruction_RD_valid_3),
    .io_renamed_values_0 (_free_list_io_renamed_values_0),
    .io_renamed_values_1 (_free_list_io_renamed_values_1),
    .io_renamed_values_2 (_free_list_io_renamed_values_2),
    .io_renamed_values_3 (_free_list_io_renamed_values_3),
    .io_free_valid_0     (io_FU_outputs_0_bits_RD_valid),
    .io_free_valid_1     (io_FU_outputs_1_bits_RD_valid),
    .io_free_valid_2     (io_FU_outputs_2_bits_RD_valid),
    .io_free_valid_3     (io_FU_outputs_3_bits_RD_valid),
    .io_free_values_0    (io_FU_outputs_0_bits_RD[5:0]),
    .io_free_values_1    (io_FU_outputs_1_bits_RD[5:0]),
    .io_free_values_2    (io_FU_outputs_2_bits_RD[5:0]),
    .io_free_values_3    (io_FU_outputs_3_bits_RD[5:0]),
    .io_empty            (_free_list_io_empty)
  );
  WAW_handler WAW_handler (
    .io_decoder_RD_valid_bits_0 (instruction_RD_valid_0),
    .io_decoder_RD_valid_bits_1 (instruction_RD_valid_1),
    .io_decoder_RD_valid_bits_2 (instruction_RD_valid_2),
    .io_decoder_RD_valid_bits_3 (instruction_RD_valid_3),
    .io_decoder_RD_values_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD[4:0]),
    .io_decoder_RD_values_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD[4:0]),
    .io_decoder_RD_values_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD[4:0]),
    .io_decoder_RD_values_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD[4:0]),
    .io_free_list_RD_values_0   (_free_list_io_renamed_values_0),
    .io_free_list_RD_values_1   (_free_list_io_renamed_values_1),
    .io_free_list_RD_values_2   (_free_list_io_renamed_values_2),
    .io_free_list_RD_values_3   (_free_list_io_renamed_values_3),
    .io_RAT_wr_en_0             (_WAW_handler_io_RAT_wr_en_0),
    .io_RAT_wr_en_1             (_WAW_handler_io_RAT_wr_en_1),
    .io_RAT_wr_en_2             (_WAW_handler_io_RAT_wr_en_2),
    .io_RAT_wr_en_3             (_WAW_handler_io_RAT_wr_en_3),
    .io_RAT_RD_values_0         (_WAW_handler_io_RAT_RD_values_0),
    .io_RAT_RD_values_1         (_WAW_handler_io_RAT_RD_values_1),
    .io_RAT_RD_values_2         (_WAW_handler_io_RAT_RD_values_2),
    .io_RAT_RD_values_3         (_WAW_handler_io_RAT_RD_values_3),
    .io_FL_RD_values_0          (_WAW_handler_io_FL_RD_values_0),
    .io_FL_RD_values_1          (_WAW_handler_io_FL_RD_values_1),
    .io_FL_RD_values_2          (_WAW_handler_io_FL_RD_values_2),
    .io_FL_RD_values_3          (_WAW_handler_io_FL_RD_values_3)
  );
  RAT RAT (
    .clock                       (clock),
    .reset                       (reset),
    .io_instruction_RD_0         (_WAW_handler_io_RAT_RD_values_0),
    .io_instruction_RD_1         (_WAW_handler_io_RAT_RD_values_1),
    .io_instruction_RD_2         (_WAW_handler_io_RAT_RD_values_2),
    .io_instruction_RD_3         (_WAW_handler_io_RAT_RD_values_3),
    .io_instruction_RS1_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS1[4:0]),
    .io_instruction_RS1_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1[4:0]),
    .io_instruction_RS1_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1[4:0]),
    .io_instruction_RS1_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1[4:0]),
    .io_instruction_RS2_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS2[4:0]),
    .io_instruction_RS2_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2[4:0]),
    .io_instruction_RS2_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2[4:0]),
    .io_instruction_RS2_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2[4:0]),
    .io_free_list_wr_en_0        (_WAW_handler_io_RAT_wr_en_0),
    .io_free_list_wr_en_1        (_WAW_handler_io_RAT_wr_en_1),
    .io_free_list_wr_en_2        (_WAW_handler_io_RAT_wr_en_2),
    .io_free_list_wr_en_3        (_WAW_handler_io_RAT_wr_en_3),
    .io_free_list_RD_0           (_WAW_handler_io_FL_RD_values_0),
    .io_free_list_RD_1           (_WAW_handler_io_FL_RD_values_1),
    .io_free_list_RD_2           (_WAW_handler_io_FL_RD_values_2),
    .io_free_list_RD_3           (_WAW_handler_io_FL_RD_values_3),
    .io_create_checkpoint        (io_create_checkpoint),
    .io_active_checkpoint_value  (io_renamed_decoded_fetch_packet_bits_RAT_IDX),
    .io_restore_checkpoint       (io_restore_checkpoint),
    .io_restore_checkpoint_value (io_restore_checkpoint_value),
    .io_RAT_RD_0                 (renamed_RD_0),
    .io_RAT_RD_1                 (renamed_RD_1),
    .io_RAT_RD_2                 (renamed_RD_2),
    .io_RAT_RD_3                 (renamed_RD_3),
    .io_RAT_RS1_0                (renamed_RS1_0),
    .io_RAT_RS1_1                (_RAT_io_RAT_RS1_1),
    .io_RAT_RS1_2                (_RAT_io_RAT_RS1_2),
    .io_RAT_RS1_3                (_RAT_io_RAT_RS1_3),
    .io_RAT_RS2_0                (renamed_RS2_0),
    .io_RAT_RS2_1                (_RAT_io_RAT_RS2_1),
    .io_RAT_RS2_2                (_RAT_io_RAT_RS2_2),
    .io_RAT_RS2_3                (_RAT_io_RAT_RS2_3)
  );
  assign io_decoded_fetch_packet_ready =
    ~_free_list_io_empty & io_renamed_decoded_fetch_packet_ready;
  assign io_renamed_decoded_fetch_packet_valid =
    io_renamed_decoded_fetch_packet_valid_REG;
  assign io_renamed_decoded_fetch_packet_bits_fetch_PC =
    io_renamed_decoded_fetch_packet_bits_REG_fetch_PC;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD =
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_REG;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid =
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid_REG;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1 = renamed_RS1_0;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS1_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2 = renamed_RS2_0;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS2_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IMM;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3 =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_FUNCT3;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_packet_index;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_instructionType;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_portID;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS_type;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_ALU;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_branch_unit;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_CSRs;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_SUBTRACT;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_MULTIPLY;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IMMEDIATE;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IS_LOAD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IS_STORE;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD =
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_REG;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid =
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid_REG;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1 = renamed_RS1_1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS1_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2 = renamed_RS2_1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS2_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IMM;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3 =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_FUNCT3;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_packet_index;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_instructionType;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_portID;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS_type;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_ALU;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_branch_unit;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_CSRs;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_SUBTRACT;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_MULTIPLY;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IMMEDIATE;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IS_LOAD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IS_STORE;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD =
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_REG;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid =
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid_REG;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1 = renamed_RS1_2;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS1_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2 = renamed_RS2_2;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS2_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IMM;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3 =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_FUNCT3;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_packet_index;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_instructionType;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_portID;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS_type;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_ALU;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_branch_unit;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_CSRs;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_SUBTRACT;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_MULTIPLY;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IMMEDIATE;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IS_LOAD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IS_STORE;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD =
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_REG;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid =
    io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid_REG;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1 = renamed_RS1_3;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS1_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2 = renamed_RS2_3;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS2_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IMM;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3 =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_FUNCT3;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_packet_index;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_instructionType;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_portID;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS_type;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_ALU;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_branch_unit;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_CSRs;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_SUBTRACT;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_MULTIPLY;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IMMEDIATE;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IS_LOAD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE =
    io_renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IS_STORE;
  assign io_renamed_decoded_fetch_packet_bits_valid_bits_0 =
    io_renamed_decoded_fetch_packet_bits_REG_valid_bits_0;
  assign io_renamed_decoded_fetch_packet_bits_valid_bits_1 =
    io_renamed_decoded_fetch_packet_bits_REG_valid_bits_1;
  assign io_renamed_decoded_fetch_packet_bits_valid_bits_2 =
    io_renamed_decoded_fetch_packet_bits_REG_valid_bits_2;
  assign io_renamed_decoded_fetch_packet_bits_valid_bits_3 =
    io_renamed_decoded_fetch_packet_bits_REG_valid_bits_3;
endmodule

module frontend(
  input          clock,
                 reset,
  output         io_DRAM_resp_ready,
  input          io_DRAM_resp_valid,
  input  [255:0] io_DRAM_resp_bits_data,
  input          io_DRAM_request_ready,
  output         io_DRAM_request_valid,
  output [31:0]  io_DRAM_request_bits_addr,
                 io_DRAM_request_bits_wr_data,
  input          io_commit_valid,
  input  [31:0]  io_commit_fetch_PC,
  input          io_commit_T_NT,
  input  [2:0]   io_commit_br_type,
  input          io_commit_is_misprediction,
  input  [31:0]  io_commit_expected_PC,
  input  [15:0]  io_commit_GHR,
  input  [6:0]   io_commit_TOS,
                 io_commit_NEXT,
  input  [3:0]   io_commit_RAT_IDX,
  input          io_predictions_ready,
  output         io_predictions_valid,
  output [31:0]  io_predictions_bits_fetch_PC,
                 io_predictions_bits_predicted_PC,
  output         io_predictions_bits_T_NT,
  output [2:0]   io_predictions_bits_br_type,
  output [15:0]  io_predictions_bits_GHR,
  output [6:0]   io_predictions_bits_NEXT,
                 io_predictions_bits_TOS,
  output [31:0]  io_predictions_bits_resolved_PC,
  input          io_renamed_decoded_fetch_packet_ready,
  output         io_renamed_decoded_fetch_packet_valid,
  output [31:0]  io_renamed_decoded_fetch_packet_bits_fetch_PC,
  output [5:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  output [31:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  output [2:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  output [3:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  output [4:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  output [1:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE,
  output [5:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  output [31:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  output [2:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  output [3:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  output [4:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  output [1:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE,
  output [5:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  output [31:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  output [2:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  output [3:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  output [4:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  output [1:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE,
  output [5:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  output [5:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  output [31:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  output [2:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  output [3:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  output [4:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  output [1:0]   io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  output         io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD,
                 io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE,
                 io_renamed_decoded_fetch_packet_bits_valid_bits_0,
                 io_renamed_decoded_fetch_packet_bits_valid_bits_1,
                 io_renamed_decoded_fetch_packet_bits_valid_bits_2,
                 io_renamed_decoded_fetch_packet_bits_valid_bits_3,
  output [3:0]   io_renamed_decoded_fetch_packet_bits_RAT_IDX,
  input  [63:0]  io_FU_outputs_0_bits_RD,
  input          io_FU_outputs_0_bits_RD_valid,
  input  [63:0]  io_FU_outputs_1_bits_RD,
  input          io_FU_outputs_1_bits_RD_valid,
  input  [63:0]  io_FU_outputs_2_bits_RD,
  input          io_FU_outputs_2_bits_RD_valid,
  input  [63:0]  io_FU_outputs_3_bits_RD,
  input          io_FU_outputs_3_bits_RD_valid
);

  wire        _rename_io_decoded_fetch_packet_ready;
  wire        _instruction_queue_io_in_ready;
  wire        _instruction_queue_io_out_valid;
  wire [31:0] _instruction_queue_io_out_bits_fetch_PC;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_0_RD;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_RD_valid;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_0_RS1;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_RS1_valid;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_0_RS2;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_RS2_valid;
  wire [31:0] _instruction_queue_io_out_bits_decoded_instruction_0_IMM;
  wire [2:0]  _instruction_queue_io_out_bits_decoded_instruction_0_FUNCT3;
  wire [3:0]  _instruction_queue_io_out_bits_decoded_instruction_0_packet_index;
  wire [4:0]  _instruction_queue_io_out_bits_decoded_instruction_0_instructionType;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_0_portID;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_0_RS_type;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_needs_ALU;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_needs_branch_unit;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_needs_CSRs;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_SUBTRACT;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_MULTIPLY;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_IMMEDIATE;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_IS_LOAD;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_IS_STORE;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_1_RD;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_RD_valid;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_1_RS1;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_RS1_valid;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_1_RS2;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_RS2_valid;
  wire [31:0] _instruction_queue_io_out_bits_decoded_instruction_1_IMM;
  wire [2:0]  _instruction_queue_io_out_bits_decoded_instruction_1_FUNCT3;
  wire [3:0]  _instruction_queue_io_out_bits_decoded_instruction_1_packet_index;
  wire [4:0]  _instruction_queue_io_out_bits_decoded_instruction_1_instructionType;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_1_portID;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_1_RS_type;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_needs_ALU;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_needs_branch_unit;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_needs_CSRs;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_SUBTRACT;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_MULTIPLY;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_IMMEDIATE;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_IS_LOAD;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_IS_STORE;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_2_RD;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_RD_valid;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_2_RS1;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_RS1_valid;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_2_RS2;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_RS2_valid;
  wire [31:0] _instruction_queue_io_out_bits_decoded_instruction_2_IMM;
  wire [2:0]  _instruction_queue_io_out_bits_decoded_instruction_2_FUNCT3;
  wire [3:0]  _instruction_queue_io_out_bits_decoded_instruction_2_packet_index;
  wire [4:0]  _instruction_queue_io_out_bits_decoded_instruction_2_instructionType;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_2_portID;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_2_RS_type;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_needs_ALU;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_needs_branch_unit;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_needs_CSRs;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_SUBTRACT;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_MULTIPLY;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_IMMEDIATE;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_IS_LOAD;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_IS_STORE;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_3_RD;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_RD_valid;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_3_RS1;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_RS1_valid;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_3_RS2;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_RS2_valid;
  wire [31:0] _instruction_queue_io_out_bits_decoded_instruction_3_IMM;
  wire [2:0]  _instruction_queue_io_out_bits_decoded_instruction_3_FUNCT3;
  wire [3:0]  _instruction_queue_io_out_bits_decoded_instruction_3_packet_index;
  wire [4:0]  _instruction_queue_io_out_bits_decoded_instruction_3_instructionType;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_3_portID;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_3_RS_type;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_needs_ALU;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_needs_branch_unit;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_needs_CSRs;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_SUBTRACT;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_MULTIPLY;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_IMMEDIATE;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_IS_LOAD;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_IS_STORE;
  wire        _instruction_queue_io_out_bits_valid_bits_0;
  wire        _instruction_queue_io_out_bits_valid_bits_1;
  wire        _instruction_queue_io_out_bits_valid_bits_2;
  wire        _instruction_queue_io_out_bits_valid_bits_3;
  wire        _decoders_io_fetch_packet_ready;
  wire        _decoders_io_decoded_fetch_packet_valid;
  wire [31:0] _decoders_io_decoded_fetch_packet_bits_fetch_PC;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid;
  wire [31:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3;
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index;
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid;
  wire [31:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3;
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index;
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid;
  wire [31:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3;
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index;
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid;
  wire [31:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3;
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index;
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE;
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_0;
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_1;
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_2;
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_3;
  wire        _instruction_fetch_io_fetch_packet_valid;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_fetch_PC;
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_0;
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_1;
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_2;
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_3;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_0_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index;
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_0_ROB_index;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_1_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index;
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_1_ROB_index;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_2_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index;
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_2_ROB_index;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_3_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index;
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_3_ROB_index;
  wire        _instruction_fetch_io_predictions_valid;
  wire        _GEN = io_commit_valid & io_commit_is_misprediction;
  instruction_fetch instruction_fetch (
    .clock                                            (clock),
    .reset                                            (reset),
    .io_commit_valid                                  (io_commit_valid),
    .io_commit_fetch_PC                               (io_commit_fetch_PC),
    .io_commit_T_NT                                   (io_commit_T_NT),
    .io_commit_br_type                                (io_commit_br_type),
    .io_commit_is_misprediction                       (io_commit_is_misprediction),
    .io_commit_expected_PC                            (io_commit_expected_PC),
    .io_commit_GHR                                    (io_commit_GHR),
    .io_commit_TOS                                    (io_commit_TOS),
    .io_commit_NEXT                                   (io_commit_NEXT),
    .io_DRAM_request_ready                            (io_DRAM_request_ready),
    .io_DRAM_request_valid                            (io_DRAM_request_valid),
    .io_DRAM_request_bits_addr                        (io_DRAM_request_bits_addr),
    .io_DRAM_request_bits_wr_data                     (io_DRAM_request_bits_wr_data),
    .io_DRAM_resp_ready                               (io_DRAM_resp_ready),
    .io_DRAM_resp_valid                               (io_DRAM_resp_valid),
    .io_DRAM_resp_bits_data                           (io_DRAM_resp_bits_data),
    .io_fetch_packet_ready                            (_decoders_io_fetch_packet_ready),
    .io_fetch_packet_valid
      (_instruction_fetch_io_fetch_packet_valid),
    .io_fetch_packet_bits_fetch_PC
      (_instruction_fetch_io_fetch_packet_bits_fetch_PC),
    .io_fetch_packet_bits_valid_bits_0
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_0),
    .io_fetch_packet_bits_valid_bits_1
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_1),
    .io_fetch_packet_bits_valid_bits_2
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_2),
    .io_fetch_packet_bits_valid_bits_3
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_3),
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_instruction),
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index),
    .io_fetch_packet_bits_instructions_0_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_ROB_index),
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_instruction),
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index),
    .io_fetch_packet_bits_instructions_1_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_ROB_index),
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_instruction),
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index),
    .io_fetch_packet_bits_instructions_2_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_ROB_index),
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_instruction),
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index),
    .io_fetch_packet_bits_instructions_3_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_ROB_index),
    .io_predictions_ready                             (io_predictions_ready),
    .io_predictions_valid
      (_instruction_fetch_io_predictions_valid),
    .io_predictions_bits_fetch_PC                     (io_predictions_bits_fetch_PC),
    .io_predictions_bits_predicted_PC                 (io_predictions_bits_predicted_PC),
    .io_predictions_bits_T_NT                         (io_predictions_bits_T_NT),
    .io_predictions_bits_br_type                      (io_predictions_bits_br_type),
    .io_predictions_bits_GHR                          (io_predictions_bits_GHR),
    .io_predictions_bits_NEXT                         (io_predictions_bits_NEXT),
    .io_predictions_bits_TOS                          (io_predictions_bits_TOS),
    .io_predictions_bits_resolved_PC                  (io_predictions_bits_resolved_PC)
  );
  fetch_packet_decoder decoders (
    .clock                                                                   (clock),
    .reset                                                                   (reset),
    .io_fetch_packet_ready
      (_decoders_io_fetch_packet_ready),
    .io_fetch_packet_valid
      (_instruction_fetch_io_fetch_packet_valid),
    .io_fetch_packet_bits_fetch_PC
      (_instruction_fetch_io_fetch_packet_bits_fetch_PC),
    .io_fetch_packet_bits_valid_bits_0
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_0),
    .io_fetch_packet_bits_valid_bits_1
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_1),
    .io_fetch_packet_bits_valid_bits_2
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_2),
    .io_fetch_packet_bits_valid_bits_3
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_3),
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_instruction),
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index),
    .io_fetch_packet_bits_instructions_0_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_ROB_index),
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_instruction),
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index),
    .io_fetch_packet_bits_instructions_1_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_ROB_index),
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_instruction),
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index),
    .io_fetch_packet_bits_instructions_2_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_ROB_index),
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_instruction),
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index),
    .io_fetch_packet_bits_instructions_3_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_ROB_index),
    .io_decoded_fetch_packet_ready
      (_instruction_queue_io_in_ready),
    .io_decoded_fetch_packet_valid
      (_decoders_io_decoded_fetch_packet_valid),
    .io_decoded_fetch_packet_bits_fetch_PC
      (_decoders_io_decoded_fetch_packet_bits_fetch_PC),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE),
    .io_decoded_fetch_packet_bits_valid_bits_0
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_0),
    .io_decoded_fetch_packet_bits_valid_bits_1
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_1),
    .io_decoded_fetch_packet_bits_valid_bits_2
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_2),
    .io_decoded_fetch_packet_bits_valid_bits_3
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_3)
  );
  Q_3 instruction_queue (
    .clock                                                 (clock),
    .reset                                                 (reset),
    .io_in_ready
      (_instruction_queue_io_in_ready),
    .io_in_valid
      (_decoders_io_decoded_fetch_packet_valid),
    .io_in_bits_fetch_PC
      (_decoders_io_decoded_fetch_packet_bits_fetch_PC),
    .io_in_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_in_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_in_bits_decoded_instruction_0_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_in_bits_decoded_instruction_0_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_in_bits_decoded_instruction_0_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_in_bits_decoded_instruction_0_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_in_bits_decoded_instruction_0_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_in_bits_decoded_instruction_0_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_in_bits_decoded_instruction_0_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_in_bits_decoded_instruction_0_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_in_bits_decoded_instruction_0_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_in_bits_decoded_instruction_0_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_in_bits_decoded_instruction_0_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_in_bits_decoded_instruction_0_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_in_bits_decoded_instruction_0_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_in_bits_decoded_instruction_0_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_in_bits_decoded_instruction_0_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_in_bits_decoded_instruction_0_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_in_bits_decoded_instruction_0_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_in_bits_decoded_instruction_0_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_in_bits_decoded_instruction_0_IMMEDIATE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE),
    .io_in_bits_decoded_instruction_0_IS_LOAD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD),
    .io_in_bits_decoded_instruction_0_IS_STORE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE),
    .io_in_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_in_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_in_bits_decoded_instruction_1_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_in_bits_decoded_instruction_1_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_in_bits_decoded_instruction_1_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_in_bits_decoded_instruction_1_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_in_bits_decoded_instruction_1_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_in_bits_decoded_instruction_1_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_in_bits_decoded_instruction_1_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_in_bits_decoded_instruction_1_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_in_bits_decoded_instruction_1_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_in_bits_decoded_instruction_1_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_in_bits_decoded_instruction_1_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_in_bits_decoded_instruction_1_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_in_bits_decoded_instruction_1_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_in_bits_decoded_instruction_1_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_in_bits_decoded_instruction_1_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_in_bits_decoded_instruction_1_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_in_bits_decoded_instruction_1_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_in_bits_decoded_instruction_1_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_in_bits_decoded_instruction_1_IMMEDIATE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE),
    .io_in_bits_decoded_instruction_1_IS_LOAD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD),
    .io_in_bits_decoded_instruction_1_IS_STORE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE),
    .io_in_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_in_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_in_bits_decoded_instruction_2_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_in_bits_decoded_instruction_2_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_in_bits_decoded_instruction_2_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_in_bits_decoded_instruction_2_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_in_bits_decoded_instruction_2_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_in_bits_decoded_instruction_2_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_in_bits_decoded_instruction_2_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_in_bits_decoded_instruction_2_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_in_bits_decoded_instruction_2_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_in_bits_decoded_instruction_2_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_in_bits_decoded_instruction_2_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_in_bits_decoded_instruction_2_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_in_bits_decoded_instruction_2_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_in_bits_decoded_instruction_2_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_in_bits_decoded_instruction_2_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_in_bits_decoded_instruction_2_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_in_bits_decoded_instruction_2_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_in_bits_decoded_instruction_2_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_in_bits_decoded_instruction_2_IMMEDIATE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE),
    .io_in_bits_decoded_instruction_2_IS_LOAD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD),
    .io_in_bits_decoded_instruction_2_IS_STORE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE),
    .io_in_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_in_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_in_bits_decoded_instruction_3_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_in_bits_decoded_instruction_3_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_in_bits_decoded_instruction_3_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_in_bits_decoded_instruction_3_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_in_bits_decoded_instruction_3_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_in_bits_decoded_instruction_3_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_in_bits_decoded_instruction_3_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_in_bits_decoded_instruction_3_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_in_bits_decoded_instruction_3_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_in_bits_decoded_instruction_3_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_in_bits_decoded_instruction_3_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_in_bits_decoded_instruction_3_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_in_bits_decoded_instruction_3_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_in_bits_decoded_instruction_3_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_in_bits_decoded_instruction_3_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_in_bits_decoded_instruction_3_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_in_bits_decoded_instruction_3_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_in_bits_decoded_instruction_3_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_in_bits_decoded_instruction_3_IMMEDIATE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE),
    .io_in_bits_decoded_instruction_3_IS_LOAD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD),
    .io_in_bits_decoded_instruction_3_IS_STORE
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE),
    .io_in_bits_valid_bits_0
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_0),
    .io_in_bits_valid_bits_1
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_1),
    .io_in_bits_valid_bits_2
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_2),
    .io_in_bits_valid_bits_3
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_3),
    .io_out_ready
      (_rename_io_decoded_fetch_packet_ready),
    .io_out_valid
      (_instruction_queue_io_out_valid),
    .io_out_bits_fetch_PC
      (_instruction_queue_io_out_bits_fetch_PC),
    .io_out_bits_decoded_instruction_0_RD
      (_instruction_queue_io_out_bits_decoded_instruction_0_RD),
    .io_out_bits_decoded_instruction_0_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RD_valid),
    .io_out_bits_decoded_instruction_0_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS1),
    .io_out_bits_decoded_instruction_0_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS1_valid),
    .io_out_bits_decoded_instruction_0_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS2),
    .io_out_bits_decoded_instruction_0_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS2_valid),
    .io_out_bits_decoded_instruction_0_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_0_IMM),
    .io_out_bits_decoded_instruction_0_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_0_FUNCT3),
    .io_out_bits_decoded_instruction_0_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_0_packet_index),
    .io_out_bits_decoded_instruction_0_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_0_instructionType),
    .io_out_bits_decoded_instruction_0_portID
      (_instruction_queue_io_out_bits_decoded_instruction_0_portID),
    .io_out_bits_decoded_instruction_0_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS_type),
    .io_out_bits_decoded_instruction_0_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_ALU),
    .io_out_bits_decoded_instruction_0_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_branch_unit),
    .io_out_bits_decoded_instruction_0_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_CSRs),
    .io_out_bits_decoded_instruction_0_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_0_SUBTRACT),
    .io_out_bits_decoded_instruction_0_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_0_MULTIPLY),
    .io_out_bits_decoded_instruction_0_IMMEDIATE
      (_instruction_queue_io_out_bits_decoded_instruction_0_IMMEDIATE),
    .io_out_bits_decoded_instruction_0_IS_LOAD
      (_instruction_queue_io_out_bits_decoded_instruction_0_IS_LOAD),
    .io_out_bits_decoded_instruction_0_IS_STORE
      (_instruction_queue_io_out_bits_decoded_instruction_0_IS_STORE),
    .io_out_bits_decoded_instruction_1_RD
      (_instruction_queue_io_out_bits_decoded_instruction_1_RD),
    .io_out_bits_decoded_instruction_1_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RD_valid),
    .io_out_bits_decoded_instruction_1_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS1),
    .io_out_bits_decoded_instruction_1_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS1_valid),
    .io_out_bits_decoded_instruction_1_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS2),
    .io_out_bits_decoded_instruction_1_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS2_valid),
    .io_out_bits_decoded_instruction_1_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_1_IMM),
    .io_out_bits_decoded_instruction_1_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_1_FUNCT3),
    .io_out_bits_decoded_instruction_1_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_1_packet_index),
    .io_out_bits_decoded_instruction_1_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_1_instructionType),
    .io_out_bits_decoded_instruction_1_portID
      (_instruction_queue_io_out_bits_decoded_instruction_1_portID),
    .io_out_bits_decoded_instruction_1_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS_type),
    .io_out_bits_decoded_instruction_1_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_ALU),
    .io_out_bits_decoded_instruction_1_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_branch_unit),
    .io_out_bits_decoded_instruction_1_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_CSRs),
    .io_out_bits_decoded_instruction_1_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_1_SUBTRACT),
    .io_out_bits_decoded_instruction_1_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_1_MULTIPLY),
    .io_out_bits_decoded_instruction_1_IMMEDIATE
      (_instruction_queue_io_out_bits_decoded_instruction_1_IMMEDIATE),
    .io_out_bits_decoded_instruction_1_IS_LOAD
      (_instruction_queue_io_out_bits_decoded_instruction_1_IS_LOAD),
    .io_out_bits_decoded_instruction_1_IS_STORE
      (_instruction_queue_io_out_bits_decoded_instruction_1_IS_STORE),
    .io_out_bits_decoded_instruction_2_RD
      (_instruction_queue_io_out_bits_decoded_instruction_2_RD),
    .io_out_bits_decoded_instruction_2_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RD_valid),
    .io_out_bits_decoded_instruction_2_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS1),
    .io_out_bits_decoded_instruction_2_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS1_valid),
    .io_out_bits_decoded_instruction_2_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS2),
    .io_out_bits_decoded_instruction_2_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS2_valid),
    .io_out_bits_decoded_instruction_2_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_2_IMM),
    .io_out_bits_decoded_instruction_2_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_2_FUNCT3),
    .io_out_bits_decoded_instruction_2_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_2_packet_index),
    .io_out_bits_decoded_instruction_2_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_2_instructionType),
    .io_out_bits_decoded_instruction_2_portID
      (_instruction_queue_io_out_bits_decoded_instruction_2_portID),
    .io_out_bits_decoded_instruction_2_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS_type),
    .io_out_bits_decoded_instruction_2_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_ALU),
    .io_out_bits_decoded_instruction_2_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_branch_unit),
    .io_out_bits_decoded_instruction_2_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_CSRs),
    .io_out_bits_decoded_instruction_2_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_2_SUBTRACT),
    .io_out_bits_decoded_instruction_2_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_2_MULTIPLY),
    .io_out_bits_decoded_instruction_2_IMMEDIATE
      (_instruction_queue_io_out_bits_decoded_instruction_2_IMMEDIATE),
    .io_out_bits_decoded_instruction_2_IS_LOAD
      (_instruction_queue_io_out_bits_decoded_instruction_2_IS_LOAD),
    .io_out_bits_decoded_instruction_2_IS_STORE
      (_instruction_queue_io_out_bits_decoded_instruction_2_IS_STORE),
    .io_out_bits_decoded_instruction_3_RD
      (_instruction_queue_io_out_bits_decoded_instruction_3_RD),
    .io_out_bits_decoded_instruction_3_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RD_valid),
    .io_out_bits_decoded_instruction_3_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS1),
    .io_out_bits_decoded_instruction_3_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS1_valid),
    .io_out_bits_decoded_instruction_3_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS2),
    .io_out_bits_decoded_instruction_3_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS2_valid),
    .io_out_bits_decoded_instruction_3_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_3_IMM),
    .io_out_bits_decoded_instruction_3_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_3_FUNCT3),
    .io_out_bits_decoded_instruction_3_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_3_packet_index),
    .io_out_bits_decoded_instruction_3_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_3_instructionType),
    .io_out_bits_decoded_instruction_3_portID
      (_instruction_queue_io_out_bits_decoded_instruction_3_portID),
    .io_out_bits_decoded_instruction_3_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS_type),
    .io_out_bits_decoded_instruction_3_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_ALU),
    .io_out_bits_decoded_instruction_3_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_branch_unit),
    .io_out_bits_decoded_instruction_3_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_CSRs),
    .io_out_bits_decoded_instruction_3_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_3_SUBTRACT),
    .io_out_bits_decoded_instruction_3_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_3_MULTIPLY),
    .io_out_bits_decoded_instruction_3_IMMEDIATE
      (_instruction_queue_io_out_bits_decoded_instruction_3_IMMEDIATE),
    .io_out_bits_decoded_instruction_3_IS_LOAD
      (_instruction_queue_io_out_bits_decoded_instruction_3_IS_LOAD),
    .io_out_bits_decoded_instruction_3_IS_STORE
      (_instruction_queue_io_out_bits_decoded_instruction_3_IS_STORE),
    .io_out_bits_valid_bits_0
      (_instruction_queue_io_out_bits_valid_bits_0),
    .io_out_bits_valid_bits_1
      (_instruction_queue_io_out_bits_valid_bits_1),
    .io_out_bits_valid_bits_2
      (_instruction_queue_io_out_bits_valid_bits_2),
    .io_out_bits_valid_bits_3
      (_instruction_queue_io_out_bits_valid_bits_3)
  );
  rename rename (
    .clock                                                                        (clock),
    .reset                                                                        (reset),
    .io_decoded_fetch_packet_ready
      (_rename_io_decoded_fetch_packet_ready),
    .io_decoded_fetch_packet_valid
      (_instruction_queue_io_out_valid),
    .io_decoded_fetch_packet_bits_fetch_PC
      (_instruction_queue_io_out_bits_fetch_PC),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (_instruction_queue_io_out_bits_decoded_instruction_0_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_0_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_0_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_0_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_0_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (_instruction_queue_io_out_bits_decoded_instruction_0_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_0_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_0_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE
      (_instruction_queue_io_out_bits_decoded_instruction_0_IMMEDIATE),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD
      (_instruction_queue_io_out_bits_decoded_instruction_0_IS_LOAD),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE
      (_instruction_queue_io_out_bits_decoded_instruction_0_IS_STORE),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (_instruction_queue_io_out_bits_decoded_instruction_1_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_1_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_1_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_1_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_1_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (_instruction_queue_io_out_bits_decoded_instruction_1_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_1_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_1_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE
      (_instruction_queue_io_out_bits_decoded_instruction_1_IMMEDIATE),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD
      (_instruction_queue_io_out_bits_decoded_instruction_1_IS_LOAD),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE
      (_instruction_queue_io_out_bits_decoded_instruction_1_IS_STORE),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (_instruction_queue_io_out_bits_decoded_instruction_2_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_2_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_2_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_2_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_2_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (_instruction_queue_io_out_bits_decoded_instruction_2_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_2_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_2_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE
      (_instruction_queue_io_out_bits_decoded_instruction_2_IMMEDIATE),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD
      (_instruction_queue_io_out_bits_decoded_instruction_2_IS_LOAD),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE
      (_instruction_queue_io_out_bits_decoded_instruction_2_IS_STORE),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (_instruction_queue_io_out_bits_decoded_instruction_3_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_3_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_3_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_3_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_3_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (_instruction_queue_io_out_bits_decoded_instruction_3_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_3_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_3_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE
      (_instruction_queue_io_out_bits_decoded_instruction_3_IMMEDIATE),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD
      (_instruction_queue_io_out_bits_decoded_instruction_3_IS_LOAD),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE
      (_instruction_queue_io_out_bits_decoded_instruction_3_IS_STORE),
    .io_decoded_fetch_packet_bits_valid_bits_0
      (_instruction_queue_io_out_bits_valid_bits_0),
    .io_decoded_fetch_packet_bits_valid_bits_1
      (_instruction_queue_io_out_bits_valid_bits_1),
    .io_decoded_fetch_packet_bits_valid_bits_2
      (_instruction_queue_io_out_bits_valid_bits_2),
    .io_decoded_fetch_packet_bits_valid_bits_3
      (_instruction_queue_io_out_bits_valid_bits_3),
    .io_renamed_decoded_fetch_packet_ready
      (io_renamed_decoded_fetch_packet_ready),
    .io_renamed_decoded_fetch_packet_valid
      (io_renamed_decoded_fetch_packet_valid),
    .io_renamed_decoded_fetch_packet_bits_fetch_PC
      (io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_0
      (io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_1
      (io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_2
      (io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_3
      (io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_renamed_decoded_fetch_packet_bits_RAT_IDX
      (io_renamed_decoded_fetch_packet_bits_RAT_IDX),
    .io_FU_outputs_0_bits_RD
      (io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_valid
      (io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_1_bits_RD
      (io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_valid
      (io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_2_bits_RD
      (io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_valid
      (io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_3_bits_RD
      (io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_RD_valid
      (io_FU_outputs_3_bits_RD_valid),
    .io_create_checkpoint
      (_instruction_fetch_io_predictions_valid),
    .io_restore_checkpoint                                                        (_GEN),
    .io_restore_checkpoint_value
      (_GEN ? io_commit_RAT_IDX : 4'h0)
  );
  assign io_predictions_valid = _instruction_fetch_io_predictions_valid;
endmodule

module RS(
  input         clock,
                reset,
                io_backend_packet_0_valid,
  input  [5:0]  io_backend_packet_0_bits_RD,
  input         io_backend_packet_0_bits_RD_valid,
  input  [5:0]  io_backend_packet_0_bits_RS1,
  input         io_backend_packet_0_bits_RS1_valid,
  input  [5:0]  io_backend_packet_0_bits_RS2,
  input         io_backend_packet_0_bits_RS2_valid,
  input  [31:0] io_backend_packet_0_bits_IMM,
  input  [2:0]  io_backend_packet_0_bits_FUNCT3,
  input  [3:0]  io_backend_packet_0_bits_packet_index,
  input  [5:0]  io_backend_packet_0_bits_ROB_index,
  input  [4:0]  io_backend_packet_0_bits_instructionType,
  input  [1:0]  io_backend_packet_0_bits_portID,
                io_backend_packet_0_bits_RS_type,
  input         io_backend_packet_0_bits_needs_ALU,
                io_backend_packet_0_bits_needs_branch_unit,
                io_backend_packet_0_bits_needs_CSRs,
                io_backend_packet_0_bits_SUBTRACT,
                io_backend_packet_0_bits_MULTIPLY,
                io_backend_packet_0_bits_IMMEDIATE,
                io_backend_packet_0_bits_IS_LOAD,
                io_backend_packet_0_bits_IS_STORE,
                io_backend_packet_1_valid,
  input  [5:0]  io_backend_packet_1_bits_RD,
  input         io_backend_packet_1_bits_RD_valid,
  input  [5:0]  io_backend_packet_1_bits_RS1,
  input         io_backend_packet_1_bits_RS1_valid,
  input  [5:0]  io_backend_packet_1_bits_RS2,
  input         io_backend_packet_1_bits_RS2_valid,
  input  [31:0] io_backend_packet_1_bits_IMM,
  input  [2:0]  io_backend_packet_1_bits_FUNCT3,
  input  [3:0]  io_backend_packet_1_bits_packet_index,
  input  [5:0]  io_backend_packet_1_bits_ROB_index,
  input  [4:0]  io_backend_packet_1_bits_instructionType,
  input  [1:0]  io_backend_packet_1_bits_portID,
                io_backend_packet_1_bits_RS_type,
  input         io_backend_packet_1_bits_needs_ALU,
                io_backend_packet_1_bits_needs_branch_unit,
                io_backend_packet_1_bits_needs_CSRs,
                io_backend_packet_1_bits_SUBTRACT,
                io_backend_packet_1_bits_MULTIPLY,
                io_backend_packet_1_bits_IMMEDIATE,
                io_backend_packet_1_bits_IS_LOAD,
                io_backend_packet_1_bits_IS_STORE,
                io_backend_packet_2_valid,
  input  [5:0]  io_backend_packet_2_bits_RD,
  input         io_backend_packet_2_bits_RD_valid,
  input  [5:0]  io_backend_packet_2_bits_RS1,
  input         io_backend_packet_2_bits_RS1_valid,
  input  [5:0]  io_backend_packet_2_bits_RS2,
  input         io_backend_packet_2_bits_RS2_valid,
  input  [31:0] io_backend_packet_2_bits_IMM,
  input  [2:0]  io_backend_packet_2_bits_FUNCT3,
  input  [3:0]  io_backend_packet_2_bits_packet_index,
  input  [5:0]  io_backend_packet_2_bits_ROB_index,
  input  [4:0]  io_backend_packet_2_bits_instructionType,
  input  [1:0]  io_backend_packet_2_bits_portID,
                io_backend_packet_2_bits_RS_type,
  input         io_backend_packet_2_bits_needs_ALU,
                io_backend_packet_2_bits_needs_branch_unit,
                io_backend_packet_2_bits_needs_CSRs,
                io_backend_packet_2_bits_SUBTRACT,
                io_backend_packet_2_bits_MULTIPLY,
                io_backend_packet_2_bits_IMMEDIATE,
                io_backend_packet_2_bits_IS_LOAD,
                io_backend_packet_2_bits_IS_STORE,
                io_backend_packet_3_valid,
  input  [5:0]  io_backend_packet_3_bits_RD,
  input         io_backend_packet_3_bits_RD_valid,
  input  [5:0]  io_backend_packet_3_bits_RS1,
  input         io_backend_packet_3_bits_RS1_valid,
  input  [5:0]  io_backend_packet_3_bits_RS2,
  input         io_backend_packet_3_bits_RS2_valid,
  input  [31:0] io_backend_packet_3_bits_IMM,
  input  [2:0]  io_backend_packet_3_bits_FUNCT3,
  input  [3:0]  io_backend_packet_3_bits_packet_index,
  input  [5:0]  io_backend_packet_3_bits_ROB_index,
  input  [4:0]  io_backend_packet_3_bits_instructionType,
  input  [1:0]  io_backend_packet_3_bits_portID,
                io_backend_packet_3_bits_RS_type,
  input         io_backend_packet_3_bits_needs_ALU,
                io_backend_packet_3_bits_needs_branch_unit,
                io_backend_packet_3_bits_needs_CSRs,
                io_backend_packet_3_bits_SUBTRACT,
                io_backend_packet_3_bits_MULTIPLY,
                io_backend_packet_3_bits_IMMEDIATE,
                io_backend_packet_3_bits_IS_LOAD,
                io_backend_packet_3_bits_IS_STORE,
                io_FU_outputs_0_valid,
  input  [63:0] io_FU_outputs_0_bits_RD,
  input         io_FU_outputs_0_bits_RD_valid,
                io_FU_outputs_1_valid,
  input  [63:0] io_FU_outputs_1_bits_RD,
  input         io_FU_outputs_1_bits_RD_valid,
                io_FU_outputs_2_valid,
  input  [63:0] io_FU_outputs_2_bits_RD,
  input         io_FU_outputs_2_bits_RD_valid,
                io_FU_outputs_3_valid,
  input  [63:0] io_FU_outputs_3_bits_RD,
  input         io_FU_outputs_3_bits_RD_valid,
  output        io_RF_inputs_0_valid,
  output [5:0]  io_RF_inputs_0_bits_RD,
  output        io_RF_inputs_0_bits_RD_valid,
  output [5:0]  io_RF_inputs_0_bits_RS1,
                io_RF_inputs_0_bits_RS2,
  output [31:0] io_RF_inputs_0_bits_IMM,
  output [2:0]  io_RF_inputs_0_bits_FUNCT3,
  output [3:0]  io_RF_inputs_0_bits_packet_index,
  output [5:0]  io_RF_inputs_0_bits_ROB_index,
  output [4:0]  io_RF_inputs_0_bits_instructionType,
  output        io_RF_inputs_0_bits_needs_branch_unit,
                io_RF_inputs_0_bits_SUBTRACT,
                io_RF_inputs_0_bits_MULTIPLY,
                io_RF_inputs_0_bits_IMMEDIATE,
                io_RF_inputs_1_valid,
  output [5:0]  io_RF_inputs_1_bits_RD,
  output        io_RF_inputs_1_bits_RD_valid,
  output [5:0]  io_RF_inputs_1_bits_RS1,
                io_RF_inputs_1_bits_RS2,
  output [31:0] io_RF_inputs_1_bits_IMM,
  output [2:0]  io_RF_inputs_1_bits_FUNCT3,
  output [3:0]  io_RF_inputs_1_bits_packet_index,
  output [5:0]  io_RF_inputs_1_bits_ROB_index,
  output [4:0]  io_RF_inputs_1_bits_instructionType,
  output        io_RF_inputs_1_bits_SUBTRACT,
                io_RF_inputs_1_bits_MULTIPLY,
                io_RF_inputs_1_bits_IMMEDIATE,
                io_RF_inputs_2_valid,
  output [5:0]  io_RF_inputs_2_bits_RD,
  output        io_RF_inputs_2_bits_RD_valid,
  output [5:0]  io_RF_inputs_2_bits_RS1,
                io_RF_inputs_2_bits_RS2,
  output [31:0] io_RF_inputs_2_bits_IMM,
  output [2:0]  io_RF_inputs_2_bits_FUNCT3,
  output [3:0]  io_RF_inputs_2_bits_packet_index,
  output [5:0]  io_RF_inputs_2_bits_ROB_index,
  output [4:0]  io_RF_inputs_2_bits_instructionType,
  output        io_RF_inputs_2_bits_SUBTRACT,
                io_RF_inputs_2_bits_MULTIPLY,
                io_RF_inputs_2_bits_IMMEDIATE
);

  reg               reservation_station_0_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_0_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_0_decoded_instruction_RD;
  reg               reservation_station_0_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_0_decoded_instruction_RS1;
  reg               reservation_station_0_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_0_decoded_instruction_RS2;
  reg               reservation_station_0_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_0_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_0_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_0_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_0_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_0_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_0_decoded_instruction_portID;
  reg  [1:0]        reservation_station_0_decoded_instruction_RS_type;
  reg               reservation_station_0_decoded_instruction_needs_ALU;
  reg               reservation_station_0_decoded_instruction_needs_branch_unit;
  reg               reservation_station_0_decoded_instruction_needs_CSRs;
  reg               reservation_station_0_decoded_instruction_SUBTRACT;
  reg               reservation_station_0_decoded_instruction_MULTIPLY;
  reg               reservation_station_0_decoded_instruction_IMMEDIATE;
  reg               reservation_station_0_decoded_instruction_IS_LOAD;
  reg               reservation_station_0_decoded_instruction_IS_STORE;
  reg               reservation_station_0_valid;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_1_decoded_instruction_RD;
  reg               reservation_station_1_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_1_decoded_instruction_RS1;
  reg               reservation_station_1_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_1_decoded_instruction_RS2;
  reg               reservation_station_1_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_1_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_1_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_1_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_1_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_1_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_1_decoded_instruction_portID;
  reg  [1:0]        reservation_station_1_decoded_instruction_RS_type;
  reg               reservation_station_1_decoded_instruction_needs_ALU;
  reg               reservation_station_1_decoded_instruction_needs_branch_unit;
  reg               reservation_station_1_decoded_instruction_needs_CSRs;
  reg               reservation_station_1_decoded_instruction_SUBTRACT;
  reg               reservation_station_1_decoded_instruction_MULTIPLY;
  reg               reservation_station_1_decoded_instruction_IMMEDIATE;
  reg               reservation_station_1_decoded_instruction_IS_LOAD;
  reg               reservation_station_1_decoded_instruction_IS_STORE;
  reg               reservation_station_1_valid;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_2_decoded_instruction_RD;
  reg               reservation_station_2_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_2_decoded_instruction_RS1;
  reg               reservation_station_2_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_2_decoded_instruction_RS2;
  reg               reservation_station_2_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_2_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_2_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_2_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_2_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_2_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_2_decoded_instruction_portID;
  reg  [1:0]        reservation_station_2_decoded_instruction_RS_type;
  reg               reservation_station_2_decoded_instruction_needs_ALU;
  reg               reservation_station_2_decoded_instruction_needs_branch_unit;
  reg               reservation_station_2_decoded_instruction_needs_CSRs;
  reg               reservation_station_2_decoded_instruction_SUBTRACT;
  reg               reservation_station_2_decoded_instruction_MULTIPLY;
  reg               reservation_station_2_decoded_instruction_IMMEDIATE;
  reg               reservation_station_2_decoded_instruction_IS_LOAD;
  reg               reservation_station_2_decoded_instruction_IS_STORE;
  reg               reservation_station_2_valid;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_3_decoded_instruction_RD;
  reg               reservation_station_3_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_3_decoded_instruction_RS1;
  reg               reservation_station_3_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_3_decoded_instruction_RS2;
  reg               reservation_station_3_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_3_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_3_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_3_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_3_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_3_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_3_decoded_instruction_portID;
  reg  [1:0]        reservation_station_3_decoded_instruction_RS_type;
  reg               reservation_station_3_decoded_instruction_needs_ALU;
  reg               reservation_station_3_decoded_instruction_needs_branch_unit;
  reg               reservation_station_3_decoded_instruction_needs_CSRs;
  reg               reservation_station_3_decoded_instruction_SUBTRACT;
  reg               reservation_station_3_decoded_instruction_MULTIPLY;
  reg               reservation_station_3_decoded_instruction_IMMEDIATE;
  reg               reservation_station_3_decoded_instruction_IS_LOAD;
  reg               reservation_station_3_decoded_instruction_IS_STORE;
  reg               reservation_station_3_valid;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_4_decoded_instruction_RD;
  reg               reservation_station_4_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_4_decoded_instruction_RS1;
  reg               reservation_station_4_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_4_decoded_instruction_RS2;
  reg               reservation_station_4_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_4_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_4_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_4_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_4_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_4_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_4_decoded_instruction_portID;
  reg  [1:0]        reservation_station_4_decoded_instruction_RS_type;
  reg               reservation_station_4_decoded_instruction_needs_ALU;
  reg               reservation_station_4_decoded_instruction_needs_branch_unit;
  reg               reservation_station_4_decoded_instruction_needs_CSRs;
  reg               reservation_station_4_decoded_instruction_SUBTRACT;
  reg               reservation_station_4_decoded_instruction_MULTIPLY;
  reg               reservation_station_4_decoded_instruction_IMMEDIATE;
  reg               reservation_station_4_decoded_instruction_IS_LOAD;
  reg               reservation_station_4_decoded_instruction_IS_STORE;
  reg               reservation_station_4_valid;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_5_decoded_instruction_RD;
  reg               reservation_station_5_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_5_decoded_instruction_RS1;
  reg               reservation_station_5_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_5_decoded_instruction_RS2;
  reg               reservation_station_5_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_5_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_5_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_5_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_5_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_5_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_5_decoded_instruction_portID;
  reg  [1:0]        reservation_station_5_decoded_instruction_RS_type;
  reg               reservation_station_5_decoded_instruction_needs_ALU;
  reg               reservation_station_5_decoded_instruction_needs_branch_unit;
  reg               reservation_station_5_decoded_instruction_needs_CSRs;
  reg               reservation_station_5_decoded_instruction_SUBTRACT;
  reg               reservation_station_5_decoded_instruction_MULTIPLY;
  reg               reservation_station_5_decoded_instruction_IMMEDIATE;
  reg               reservation_station_5_decoded_instruction_IS_LOAD;
  reg               reservation_station_5_decoded_instruction_IS_STORE;
  reg               reservation_station_5_valid;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_6_decoded_instruction_RD;
  reg               reservation_station_6_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_6_decoded_instruction_RS1;
  reg               reservation_station_6_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_6_decoded_instruction_RS2;
  reg               reservation_station_6_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_6_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_6_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_6_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_6_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_6_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_6_decoded_instruction_portID;
  reg  [1:0]        reservation_station_6_decoded_instruction_RS_type;
  reg               reservation_station_6_decoded_instruction_needs_ALU;
  reg               reservation_station_6_decoded_instruction_needs_branch_unit;
  reg               reservation_station_6_decoded_instruction_needs_CSRs;
  reg               reservation_station_6_decoded_instruction_SUBTRACT;
  reg               reservation_station_6_decoded_instruction_MULTIPLY;
  reg               reservation_station_6_decoded_instruction_IMMEDIATE;
  reg               reservation_station_6_decoded_instruction_IS_LOAD;
  reg               reservation_station_6_decoded_instruction_IS_STORE;
  reg               reservation_station_6_valid;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_7_decoded_instruction_RD;
  reg               reservation_station_7_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_7_decoded_instruction_RS1;
  reg               reservation_station_7_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_7_decoded_instruction_RS2;
  reg               reservation_station_7_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_7_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_7_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_7_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_7_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_7_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_7_decoded_instruction_portID;
  reg  [1:0]        reservation_station_7_decoded_instruction_RS_type;
  reg               reservation_station_7_decoded_instruction_needs_ALU;
  reg               reservation_station_7_decoded_instruction_needs_branch_unit;
  reg               reservation_station_7_decoded_instruction_needs_CSRs;
  reg               reservation_station_7_decoded_instruction_SUBTRACT;
  reg               reservation_station_7_decoded_instruction_MULTIPLY;
  reg               reservation_station_7_decoded_instruction_IMMEDIATE;
  reg               reservation_station_7_decoded_instruction_IS_LOAD;
  reg               reservation_station_7_decoded_instruction_IS_STORE;
  reg               reservation_station_7_valid;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_8_decoded_instruction_RD;
  reg               reservation_station_8_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_8_decoded_instruction_RS1;
  reg               reservation_station_8_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_8_decoded_instruction_RS2;
  reg               reservation_station_8_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_8_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_8_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_8_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_8_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_8_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_8_decoded_instruction_portID;
  reg  [1:0]        reservation_station_8_decoded_instruction_RS_type;
  reg               reservation_station_8_decoded_instruction_needs_ALU;
  reg               reservation_station_8_decoded_instruction_needs_branch_unit;
  reg               reservation_station_8_decoded_instruction_needs_CSRs;
  reg               reservation_station_8_decoded_instruction_SUBTRACT;
  reg               reservation_station_8_decoded_instruction_MULTIPLY;
  reg               reservation_station_8_decoded_instruction_IMMEDIATE;
  reg               reservation_station_8_decoded_instruction_IS_LOAD;
  reg               reservation_station_8_decoded_instruction_IS_STORE;
  reg               reservation_station_8_valid;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_9_decoded_instruction_RD;
  reg               reservation_station_9_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_9_decoded_instruction_RS1;
  reg               reservation_station_9_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_9_decoded_instruction_RS2;
  reg               reservation_station_9_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_9_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_9_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_9_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_9_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_9_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_9_decoded_instruction_portID;
  reg  [1:0]        reservation_station_9_decoded_instruction_RS_type;
  reg               reservation_station_9_decoded_instruction_needs_ALU;
  reg               reservation_station_9_decoded_instruction_needs_branch_unit;
  reg               reservation_station_9_decoded_instruction_needs_CSRs;
  reg               reservation_station_9_decoded_instruction_SUBTRACT;
  reg               reservation_station_9_decoded_instruction_MULTIPLY;
  reg               reservation_station_9_decoded_instruction_IMMEDIATE;
  reg               reservation_station_9_decoded_instruction_IS_LOAD;
  reg               reservation_station_9_decoded_instruction_IS_STORE;
  reg               reservation_station_9_valid;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_10_decoded_instruction_RD;
  reg               reservation_station_10_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_10_decoded_instruction_RS1;
  reg               reservation_station_10_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_10_decoded_instruction_RS2;
  reg               reservation_station_10_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_10_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_10_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_10_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_10_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_10_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_10_decoded_instruction_portID;
  reg  [1:0]        reservation_station_10_decoded_instruction_RS_type;
  reg               reservation_station_10_decoded_instruction_needs_ALU;
  reg               reservation_station_10_decoded_instruction_needs_branch_unit;
  reg               reservation_station_10_decoded_instruction_needs_CSRs;
  reg               reservation_station_10_decoded_instruction_SUBTRACT;
  reg               reservation_station_10_decoded_instruction_MULTIPLY;
  reg               reservation_station_10_decoded_instruction_IMMEDIATE;
  reg               reservation_station_10_decoded_instruction_IS_LOAD;
  reg               reservation_station_10_decoded_instruction_IS_STORE;
  reg               reservation_station_10_valid;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_11_decoded_instruction_RD;
  reg               reservation_station_11_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_11_decoded_instruction_RS1;
  reg               reservation_station_11_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_11_decoded_instruction_RS2;
  reg               reservation_station_11_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_11_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_11_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_11_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_11_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_11_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_11_decoded_instruction_portID;
  reg  [1:0]        reservation_station_11_decoded_instruction_RS_type;
  reg               reservation_station_11_decoded_instruction_needs_ALU;
  reg               reservation_station_11_decoded_instruction_needs_branch_unit;
  reg               reservation_station_11_decoded_instruction_needs_CSRs;
  reg               reservation_station_11_decoded_instruction_SUBTRACT;
  reg               reservation_station_11_decoded_instruction_MULTIPLY;
  reg               reservation_station_11_decoded_instruction_IMMEDIATE;
  reg               reservation_station_11_decoded_instruction_IS_LOAD;
  reg               reservation_station_11_decoded_instruction_IS_STORE;
  reg               reservation_station_11_valid;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_12_decoded_instruction_RD;
  reg               reservation_station_12_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_12_decoded_instruction_RS1;
  reg               reservation_station_12_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_12_decoded_instruction_RS2;
  reg               reservation_station_12_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_12_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_12_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_12_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_12_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_12_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_12_decoded_instruction_portID;
  reg  [1:0]        reservation_station_12_decoded_instruction_RS_type;
  reg               reservation_station_12_decoded_instruction_needs_ALU;
  reg               reservation_station_12_decoded_instruction_needs_branch_unit;
  reg               reservation_station_12_decoded_instruction_needs_CSRs;
  reg               reservation_station_12_decoded_instruction_SUBTRACT;
  reg               reservation_station_12_decoded_instruction_MULTIPLY;
  reg               reservation_station_12_decoded_instruction_IMMEDIATE;
  reg               reservation_station_12_decoded_instruction_IS_LOAD;
  reg               reservation_station_12_decoded_instruction_IS_STORE;
  reg               reservation_station_12_valid;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_13_decoded_instruction_RD;
  reg               reservation_station_13_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_13_decoded_instruction_RS1;
  reg               reservation_station_13_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_13_decoded_instruction_RS2;
  reg               reservation_station_13_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_13_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_13_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_13_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_13_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_13_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_13_decoded_instruction_portID;
  reg  [1:0]        reservation_station_13_decoded_instruction_RS_type;
  reg               reservation_station_13_decoded_instruction_needs_ALU;
  reg               reservation_station_13_decoded_instruction_needs_branch_unit;
  reg               reservation_station_13_decoded_instruction_needs_CSRs;
  reg               reservation_station_13_decoded_instruction_SUBTRACT;
  reg               reservation_station_13_decoded_instruction_MULTIPLY;
  reg               reservation_station_13_decoded_instruction_IMMEDIATE;
  reg               reservation_station_13_decoded_instruction_IS_LOAD;
  reg               reservation_station_13_decoded_instruction_IS_STORE;
  reg               reservation_station_13_valid;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_14_decoded_instruction_RD;
  reg               reservation_station_14_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_14_decoded_instruction_RS1;
  reg               reservation_station_14_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_14_decoded_instruction_RS2;
  reg               reservation_station_14_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_14_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_14_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_14_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_14_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_14_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_14_decoded_instruction_portID;
  reg  [1:0]        reservation_station_14_decoded_instruction_RS_type;
  reg               reservation_station_14_decoded_instruction_needs_ALU;
  reg               reservation_station_14_decoded_instruction_needs_branch_unit;
  reg               reservation_station_14_decoded_instruction_needs_CSRs;
  reg               reservation_station_14_decoded_instruction_SUBTRACT;
  reg               reservation_station_14_decoded_instruction_MULTIPLY;
  reg               reservation_station_14_decoded_instruction_IMMEDIATE;
  reg               reservation_station_14_decoded_instruction_IS_LOAD;
  reg               reservation_station_14_decoded_instruction_IS_STORE;
  reg               reservation_station_14_valid;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_15_decoded_instruction_RD;
  reg               reservation_station_15_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_15_decoded_instruction_RS1;
  reg               reservation_station_15_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_15_decoded_instruction_RS2;
  reg               reservation_station_15_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_15_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_15_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_15_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_15_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_15_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_15_decoded_instruction_portID;
  reg  [1:0]        reservation_station_15_decoded_instruction_RS_type;
  reg               reservation_station_15_decoded_instruction_needs_ALU;
  reg               reservation_station_15_decoded_instruction_needs_branch_unit;
  reg               reservation_station_15_decoded_instruction_needs_CSRs;
  reg               reservation_station_15_decoded_instruction_SUBTRACT;
  reg               reservation_station_15_decoded_instruction_MULTIPLY;
  reg               reservation_station_15_decoded_instruction_IMMEDIATE;
  reg               reservation_station_15_decoded_instruction_IS_LOAD;
  reg               reservation_station_15_decoded_instruction_IS_STORE;
  reg               reservation_station_15_valid;
  wire [15:0]       _allocate_index_T =
    ~{reservation_station_15_valid,
      reservation_station_14_valid,
      reservation_station_13_valid,
      reservation_station_12_valid,
      reservation_station_11_valid,
      reservation_station_10_valid,
      reservation_station_9_valid,
      reservation_station_8_valid,
      reservation_station_7_valid,
      reservation_station_6_valid,
      reservation_station_5_valid,
      reservation_station_4_valid,
      reservation_station_3_valid,
      reservation_station_2_valid,
      reservation_station_1_valid,
      reservation_station_0_valid};
  wire [15:0]       allocate_index_0 =
    _allocate_index_T[0]
      ? 16'h1
      : _allocate_index_T[1]
          ? 16'h2
          : _allocate_index_T[2]
              ? 16'h4
              : _allocate_index_T[3]
                  ? 16'h8
                  : _allocate_index_T[4]
                      ? 16'h10
                      : _allocate_index_T[5]
                          ? 16'h20
                          : _allocate_index_T[6]
                              ? 16'h40
                              : _allocate_index_T[7]
                                  ? 16'h80
                                  : _allocate_index_T[8]
                                      ? 16'h100
                                      : _allocate_index_T[9]
                                          ? 16'h200
                                          : _allocate_index_T[10]
                                              ? 16'h400
                                              : _allocate_index_T[11]
                                                  ? 16'h800
                                                  : _allocate_index_T[12]
                                                      ? 16'h1000
                                                      : _allocate_index_T[13]
                                                          ? 16'h2000
                                                          : _allocate_index_T[14]
                                                              ? 16'h4000
                                                              : {_allocate_index_T[15],
                                                                 15'h0};
  wire [15:0]       _allocate_index_T_1 = ~allocate_index_0;
  wire [15:0]       allocate_index_1 =
    _allocate_index_T[0] & _allocate_index_T_1[0]
      ? 16'h1
      : _allocate_index_T[1] & _allocate_index_T_1[1]
          ? 16'h2
          : _allocate_index_T[2] & _allocate_index_T_1[2]
              ? 16'h4
              : _allocate_index_T[3] & _allocate_index_T_1[3]
                  ? 16'h8
                  : _allocate_index_T[4] & _allocate_index_T_1[4]
                      ? 16'h10
                      : _allocate_index_T[5] & _allocate_index_T_1[5]
                          ? 16'h20
                          : _allocate_index_T[6] & _allocate_index_T_1[6]
                              ? 16'h40
                              : _allocate_index_T[7] & _allocate_index_T_1[7]
                                  ? 16'h80
                                  : _allocate_index_T[8] & _allocate_index_T_1[8]
                                      ? 16'h100
                                      : _allocate_index_T[9] & _allocate_index_T_1[9]
                                          ? 16'h200
                                          : _allocate_index_T[10]
                                            & _allocate_index_T_1[10]
                                              ? 16'h400
                                              : _allocate_index_T[11]
                                                & _allocate_index_T_1[11]
                                                  ? 16'h800
                                                  : _allocate_index_T[12]
                                                    & _allocate_index_T_1[12]
                                                      ? 16'h1000
                                                      : _allocate_index_T[13]
                                                        & _allocate_index_T_1[13]
                                                          ? 16'h2000
                                                          : _allocate_index_T[14]
                                                            & _allocate_index_T_1[14]
                                                              ? 16'h4000
                                                              : {_allocate_index_T[15]
                                                                   & _allocate_index_T_1[15],
                                                                 15'h0};
  wire [15:0]       _allocate_index_T_3 = ~allocate_index_1;
  wire              _GEN = _allocate_index_T[0] & _allocate_index_T_1[0];
  wire              _GEN_0 = _allocate_index_T[1] & _allocate_index_T_1[1];
  wire              _GEN_1 = _allocate_index_T[2] & _allocate_index_T_1[2];
  wire              _GEN_2 = _allocate_index_T[3] & _allocate_index_T_1[3];
  wire              _GEN_3 = _allocate_index_T[4] & _allocate_index_T_1[4];
  wire              _GEN_4 = _allocate_index_T[5] & _allocate_index_T_1[5];
  wire              _GEN_5 = _allocate_index_T[6] & _allocate_index_T_1[6];
  wire              _GEN_6 = _allocate_index_T[7] & _allocate_index_T_1[7];
  wire              _GEN_7 = _allocate_index_T[8] & _allocate_index_T_1[8];
  wire              _GEN_8 = _allocate_index_T[9] & _allocate_index_T_1[9];
  wire              _GEN_9 = _allocate_index_T[10] & _allocate_index_T_1[10];
  wire              _GEN_10 = _allocate_index_T[11] & _allocate_index_T_1[11];
  wire              _GEN_11 = _allocate_index_T[12] & _allocate_index_T_1[12];
  wire              _GEN_12 = _allocate_index_T[13] & _allocate_index_T_1[13];
  wire              _GEN_13 = _allocate_index_T[14] & _allocate_index_T_1[14];
  wire              _GEN_14 = _allocate_index_T[15] & _allocate_index_T_1[15];
  wire [15:0]       allocate_index_2 =
    _GEN & _allocate_index_T_3[0]
      ? 16'h1
      : _GEN_0 & _allocate_index_T_3[1]
          ? 16'h2
          : _GEN_1 & _allocate_index_T_3[2]
              ? 16'h4
              : _GEN_2 & _allocate_index_T_3[3]
                  ? 16'h8
                  : _GEN_3 & _allocate_index_T_3[4]
                      ? 16'h10
                      : _GEN_4 & _allocate_index_T_3[5]
                          ? 16'h20
                          : _GEN_5 & _allocate_index_T_3[6]
                              ? 16'h40
                              : _GEN_6 & _allocate_index_T_3[7]
                                  ? 16'h80
                                  : _GEN_7 & _allocate_index_T_3[8]
                                      ? 16'h100
                                      : _GEN_8 & _allocate_index_T_3[9]
                                          ? 16'h200
                                          : _GEN_9 & _allocate_index_T_3[10]
                                              ? 16'h400
                                              : _GEN_10 & _allocate_index_T_3[11]
                                                  ? 16'h800
                                                  : _GEN_11 & _allocate_index_T_3[12]
                                                      ? 16'h1000
                                                      : _GEN_12 & _allocate_index_T_3[13]
                                                          ? 16'h2000
                                                          : _GEN_13
                                                            & _allocate_index_T_3[14]
                                                              ? 16'h4000
                                                              : {_GEN_14
                                                                   & _allocate_index_T_3[15],
                                                                 15'h0};
  wire [15:0]       _allocate_index_T_5 = ~allocate_index_2;
  wire [15:0]       allocate_index_3 =
    _GEN & _allocate_index_T_3[0] & _allocate_index_T_5[0]
      ? 16'h1
      : _GEN_0 & _allocate_index_T_3[1] & _allocate_index_T_5[1]
          ? 16'h2
          : _GEN_1 & _allocate_index_T_3[2] & _allocate_index_T_5[2]
              ? 16'h4
              : _GEN_2 & _allocate_index_T_3[3] & _allocate_index_T_5[3]
                  ? 16'h8
                  : _GEN_3 & _allocate_index_T_3[4] & _allocate_index_T_5[4]
                      ? 16'h10
                      : _GEN_4 & _allocate_index_T_3[5] & _allocate_index_T_5[5]
                          ? 16'h20
                          : _GEN_5 & _allocate_index_T_3[6] & _allocate_index_T_5[6]
                              ? 16'h40
                              : _GEN_6 & _allocate_index_T_3[7] & _allocate_index_T_5[7]
                                  ? 16'h80
                                  : _GEN_7 & _allocate_index_T_3[8]
                                    & _allocate_index_T_5[8]
                                      ? 16'h100
                                      : _GEN_8 & _allocate_index_T_3[9]
                                        & _allocate_index_T_5[9]
                                          ? 16'h200
                                          : _GEN_9 & _allocate_index_T_3[10]
                                            & _allocate_index_T_5[10]
                                              ? 16'h400
                                              : _GEN_10 & _allocate_index_T_3[11]
                                                & _allocate_index_T_5[11]
                                                  ? 16'h800
                                                  : _GEN_11 & _allocate_index_T_3[12]
                                                    & _allocate_index_T_5[12]
                                                      ? 16'h1000
                                                      : _GEN_12 & _allocate_index_T_3[13]
                                                        & _allocate_index_T_5[13]
                                                          ? 16'h2000
                                                          : _GEN_13
                                                            & _allocate_index_T_3[14]
                                                            & _allocate_index_T_5[14]
                                                              ? 16'h4000
                                                              : {_GEN_14
                                                                   & _allocate_index_T_3[15]
                                                                   & _allocate_index_T_5[15],
                                                                 15'h0};
  wire [63:0]       _GEN_15 = {58'h0, reservation_station_0_decoded_instruction_RS1};
  wire              RS1_match_0 =
    io_FU_outputs_0_bits_RD == _GEN_15 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_15
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_15 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_15
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_16 = {58'h0, reservation_station_0_decoded_instruction_RS2};
  wire              RS2_match_0 =
    io_FU_outputs_0_bits_RD == _GEN_16 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_16
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_16 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_16
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_17 = {58'h0, reservation_station_1_decoded_instruction_RS1};
  wire              RS1_match_1 =
    io_FU_outputs_0_bits_RD == _GEN_17 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_17
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_17 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_17
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_18 = {58'h0, reservation_station_1_decoded_instruction_RS2};
  wire              RS2_match_1 =
    io_FU_outputs_0_bits_RD == _GEN_18 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_18
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_18 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_18
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_19 = {58'h0, reservation_station_2_decoded_instruction_RS1};
  wire              RS1_match_2 =
    io_FU_outputs_0_bits_RD == _GEN_19 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_19
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_19 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_19
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_20 = {58'h0, reservation_station_2_decoded_instruction_RS2};
  wire              RS2_match_2 =
    io_FU_outputs_0_bits_RD == _GEN_20 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_20
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_20 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_20
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_21 = {58'h0, reservation_station_3_decoded_instruction_RS1};
  wire              RS1_match_3 =
    io_FU_outputs_0_bits_RD == _GEN_21 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_21
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_21 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_21
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_22 = {58'h0, reservation_station_3_decoded_instruction_RS2};
  wire              RS2_match_3 =
    io_FU_outputs_0_bits_RD == _GEN_22 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_22
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_22 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_22
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_23 = {58'h0, reservation_station_4_decoded_instruction_RS1};
  wire              RS1_match_4 =
    io_FU_outputs_0_bits_RD == _GEN_23 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_23
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_23 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_23
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_24 = {58'h0, reservation_station_4_decoded_instruction_RS2};
  wire              RS2_match_4 =
    io_FU_outputs_0_bits_RD == _GEN_24 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_24
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_24 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_24
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_25 = {58'h0, reservation_station_5_decoded_instruction_RS1};
  wire              RS1_match_5 =
    io_FU_outputs_0_bits_RD == _GEN_25 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_25
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_25 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_25
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_26 = {58'h0, reservation_station_5_decoded_instruction_RS2};
  wire              RS2_match_5 =
    io_FU_outputs_0_bits_RD == _GEN_26 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_26
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_26 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_26
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_27 = {58'h0, reservation_station_6_decoded_instruction_RS1};
  wire              RS1_match_6 =
    io_FU_outputs_0_bits_RD == _GEN_27 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_27
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_27 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_27
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_28 = {58'h0, reservation_station_6_decoded_instruction_RS2};
  wire              RS2_match_6 =
    io_FU_outputs_0_bits_RD == _GEN_28 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_28
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_28 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_28
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_29 = {58'h0, reservation_station_7_decoded_instruction_RS1};
  wire              RS1_match_7 =
    io_FU_outputs_0_bits_RD == _GEN_29 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_29
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_29 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_29
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_30 = {58'h0, reservation_station_7_decoded_instruction_RS2};
  wire              RS2_match_7 =
    io_FU_outputs_0_bits_RD == _GEN_30 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_30
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_30 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_30
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_31 = {58'h0, reservation_station_8_decoded_instruction_RS1};
  wire              RS1_match_8 =
    io_FU_outputs_0_bits_RD == _GEN_31 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_31
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_31 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_31
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_32 = {58'h0, reservation_station_8_decoded_instruction_RS2};
  wire              RS2_match_8 =
    io_FU_outputs_0_bits_RD == _GEN_32 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_32
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_32 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_32
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_33 = {58'h0, reservation_station_9_decoded_instruction_RS1};
  wire              RS1_match_9 =
    io_FU_outputs_0_bits_RD == _GEN_33 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_33
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_33 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_33
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_34 = {58'h0, reservation_station_9_decoded_instruction_RS2};
  wire              RS2_match_9 =
    io_FU_outputs_0_bits_RD == _GEN_34 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_34
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_34 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_34
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_35 = {58'h0, reservation_station_10_decoded_instruction_RS1};
  wire              RS1_match_10 =
    io_FU_outputs_0_bits_RD == _GEN_35 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_35
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_35 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_35
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_36 = {58'h0, reservation_station_10_decoded_instruction_RS2};
  wire              RS2_match_10 =
    io_FU_outputs_0_bits_RD == _GEN_36 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_36
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_36 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_36
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_37 = {58'h0, reservation_station_11_decoded_instruction_RS1};
  wire              RS1_match_11 =
    io_FU_outputs_0_bits_RD == _GEN_37 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_37
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_37 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_37
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_38 = {58'h0, reservation_station_11_decoded_instruction_RS2};
  wire              RS2_match_11 =
    io_FU_outputs_0_bits_RD == _GEN_38 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_38
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_38 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_38
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_39 = {58'h0, reservation_station_12_decoded_instruction_RS1};
  wire              RS1_match_12 =
    io_FU_outputs_0_bits_RD == _GEN_39 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_39
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_39 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_39
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_40 = {58'h0, reservation_station_12_decoded_instruction_RS2};
  wire              RS2_match_12 =
    io_FU_outputs_0_bits_RD == _GEN_40 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_40
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_40 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_40
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_41 = {58'h0, reservation_station_13_decoded_instruction_RS1};
  wire              RS1_match_13 =
    io_FU_outputs_0_bits_RD == _GEN_41 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_41
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_41 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_41
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_42 = {58'h0, reservation_station_13_decoded_instruction_RS2};
  wire              RS2_match_13 =
    io_FU_outputs_0_bits_RD == _GEN_42 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_42
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_42 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_42
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_43 = {58'h0, reservation_station_14_decoded_instruction_RS1};
  wire              RS1_match_14 =
    io_FU_outputs_0_bits_RD == _GEN_43 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_43
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_43 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_43
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_44 = {58'h0, reservation_station_14_decoded_instruction_RS2};
  wire              RS2_match_14 =
    io_FU_outputs_0_bits_RD == _GEN_44 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_44
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_44 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_44
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_45 = {58'h0, reservation_station_15_decoded_instruction_RS1};
  wire              RS1_match_15 =
    io_FU_outputs_0_bits_RD == _GEN_45 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_45
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_45 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_45
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire [63:0]       _GEN_46 = {58'h0, reservation_station_15_decoded_instruction_RS2};
  wire              RS2_match_15 =
    io_FU_outputs_0_bits_RD == _GEN_46 & io_FU_outputs_0_bits_RD_valid
    & io_FU_outputs_0_valid | io_FU_outputs_1_bits_RD == _GEN_46
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == _GEN_46 & io_FU_outputs_2_bits_RD_valid
    & io_FU_outputs_2_valid | io_FU_outputs_3_bits_RD == _GEN_46
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              schedulable_instructions_0 =
    (reservation_station_0_decoded_instruction_ready_bits_RS1_ready | RS1_match_0)
    & (reservation_station_0_decoded_instruction_ready_bits_RS2_ready | RS2_match_0)
    & reservation_station_0_valid;
  wire              schedulable_instructions_1 =
    (reservation_station_1_decoded_instruction_ready_bits_RS1_ready | RS1_match_1)
    & (reservation_station_1_decoded_instruction_ready_bits_RS2_ready | RS2_match_1)
    & reservation_station_1_valid;
  wire              schedulable_instructions_2 =
    (reservation_station_2_decoded_instruction_ready_bits_RS1_ready | RS1_match_2)
    & (reservation_station_2_decoded_instruction_ready_bits_RS2_ready | RS2_match_2)
    & reservation_station_2_valid;
  wire              schedulable_instructions_3 =
    (reservation_station_3_decoded_instruction_ready_bits_RS1_ready | RS1_match_3)
    & (reservation_station_3_decoded_instruction_ready_bits_RS2_ready | RS2_match_3)
    & reservation_station_3_valid;
  wire              schedulable_instructions_4 =
    (reservation_station_4_decoded_instruction_ready_bits_RS1_ready | RS1_match_4)
    & (reservation_station_4_decoded_instruction_ready_bits_RS2_ready | RS2_match_4)
    & reservation_station_4_valid;
  wire              schedulable_instructions_5 =
    (reservation_station_5_decoded_instruction_ready_bits_RS1_ready | RS1_match_5)
    & (reservation_station_5_decoded_instruction_ready_bits_RS2_ready | RS2_match_5)
    & reservation_station_5_valid;
  wire              schedulable_instructions_6 =
    (reservation_station_6_decoded_instruction_ready_bits_RS1_ready | RS1_match_6)
    & (reservation_station_6_decoded_instruction_ready_bits_RS2_ready | RS2_match_6)
    & reservation_station_6_valid;
  wire              schedulable_instructions_7 =
    (reservation_station_7_decoded_instruction_ready_bits_RS1_ready | RS1_match_7)
    & (reservation_station_7_decoded_instruction_ready_bits_RS2_ready | RS2_match_7)
    & reservation_station_7_valid;
  wire              schedulable_instructions_8 =
    (reservation_station_8_decoded_instruction_ready_bits_RS1_ready | RS1_match_8)
    & (reservation_station_8_decoded_instruction_ready_bits_RS2_ready | RS2_match_8)
    & reservation_station_8_valid;
  wire              schedulable_instructions_9 =
    (reservation_station_9_decoded_instruction_ready_bits_RS1_ready | RS1_match_9)
    & (reservation_station_9_decoded_instruction_ready_bits_RS2_ready | RS2_match_9)
    & reservation_station_9_valid;
  wire              schedulable_instructions_10 =
    (reservation_station_10_decoded_instruction_ready_bits_RS1_ready | RS1_match_10)
    & (reservation_station_10_decoded_instruction_ready_bits_RS2_ready | RS2_match_10)
    & reservation_station_10_valid;
  wire              schedulable_instructions_11 =
    (reservation_station_11_decoded_instruction_ready_bits_RS1_ready | RS1_match_11)
    & (reservation_station_11_decoded_instruction_ready_bits_RS2_ready | RS2_match_11)
    & reservation_station_11_valid;
  wire              schedulable_instructions_12 =
    (reservation_station_12_decoded_instruction_ready_bits_RS1_ready | RS1_match_12)
    & (reservation_station_12_decoded_instruction_ready_bits_RS2_ready | RS2_match_12)
    & reservation_station_12_valid;
  wire              schedulable_instructions_13 =
    (reservation_station_13_decoded_instruction_ready_bits_RS1_ready | RS1_match_13)
    & (reservation_station_13_decoded_instruction_ready_bits_RS2_ready | RS2_match_13)
    & reservation_station_13_valid;
  wire              schedulable_instructions_14 =
    (reservation_station_14_decoded_instruction_ready_bits_RS1_ready | RS1_match_14)
    & (reservation_station_14_decoded_instruction_ready_bits_RS2_ready | RS2_match_14)
    & reservation_station_14_valid;
  wire              schedulable_instructions_15 =
    (reservation_station_15_decoded_instruction_ready_bits_RS1_ready | RS1_match_15)
    & (reservation_station_15_decoded_instruction_ready_bits_RS2_ready | RS2_match_15)
    & reservation_station_15_valid;
  wire              _GEN_47 =
    reservation_station_1_decoded_instruction_portID == 2'h0 & schedulable_instructions_1;
  wire              _GEN_48 =
    reservation_station_2_decoded_instruction_portID == 2'h0 & schedulable_instructions_2;
  wire              _GEN_49 =
    reservation_station_3_decoded_instruction_portID == 2'h0 & schedulable_instructions_3;
  wire              _GEN_50 =
    reservation_station_4_decoded_instruction_portID == 2'h0 & schedulable_instructions_4;
  wire              _GEN_51 =
    reservation_station_5_decoded_instruction_portID == 2'h0 & schedulable_instructions_5;
  wire              _GEN_52 =
    reservation_station_6_decoded_instruction_portID == 2'h0 & schedulable_instructions_6;
  wire              _GEN_53 =
    reservation_station_7_decoded_instruction_portID == 2'h0 & schedulable_instructions_7;
  wire              _GEN_54 =
    reservation_station_8_decoded_instruction_portID == 2'h0 & schedulable_instructions_8;
  wire              _GEN_55 =
    reservation_station_9_decoded_instruction_portID == 2'h0 & schedulable_instructions_9;
  wire              _GEN_56 =
    reservation_station_10_decoded_instruction_portID == 2'h0
    & schedulable_instructions_10;
  wire              _GEN_57 =
    reservation_station_11_decoded_instruction_portID == 2'h0
    & schedulable_instructions_11;
  wire              _GEN_58 =
    reservation_station_12_decoded_instruction_portID == 2'h0
    & schedulable_instructions_12;
  wire              _GEN_59 =
    reservation_station_13_decoded_instruction_portID == 2'h0
    & schedulable_instructions_13;
  wire              _GEN_60 =
    reservation_station_14_decoded_instruction_portID == 2'h0
    & schedulable_instructions_14;
  wire              _GEN_61 =
    reservation_station_15_decoded_instruction_portID == 2'h0
    & schedulable_instructions_15;
  wire [3:0]        port0_RS_index =
    _GEN_61
      ? 4'hF
      : _GEN_60
          ? 4'hE
          : _GEN_59
              ? 4'hD
              : _GEN_58
                  ? 4'hC
                  : _GEN_57
                      ? 4'hB
                      : _GEN_56
                          ? 4'hA
                          : _GEN_55
                              ? 4'h9
                              : _GEN_54
                                  ? 4'h8
                                  : _GEN_53
                                      ? 4'h7
                                      : _GEN_52
                                          ? 4'h6
                                          : _GEN_51
                                              ? 4'h5
                                              : _GEN_50
                                                  ? 4'h4
                                                  : _GEN_49
                                                      ? 4'h3
                                                      : _GEN_48 ? 4'h2 : {3'h0, _GEN_47};
  wire              port0_valid =
    _GEN_61 | _GEN_60 | _GEN_59 | _GEN_58 | _GEN_57 | _GEN_56 | _GEN_55 | _GEN_54
    | _GEN_53 | _GEN_52 | _GEN_51 | _GEN_50 | _GEN_49 | _GEN_48 | _GEN_47
    | reservation_station_0_decoded_instruction_portID == 2'h0
    & schedulable_instructions_0;
  wire              _GEN_62 =
    reservation_station_1_decoded_instruction_portID == 2'h1 & schedulable_instructions_1;
  wire              _GEN_63 =
    reservation_station_2_decoded_instruction_portID == 2'h1 & schedulable_instructions_2;
  wire              _GEN_64 =
    reservation_station_3_decoded_instruction_portID == 2'h1 & schedulable_instructions_3;
  wire              _GEN_65 =
    reservation_station_4_decoded_instruction_portID == 2'h1 & schedulable_instructions_4;
  wire              _GEN_66 =
    reservation_station_5_decoded_instruction_portID == 2'h1 & schedulable_instructions_5;
  wire              _GEN_67 =
    reservation_station_6_decoded_instruction_portID == 2'h1 & schedulable_instructions_6;
  wire              _GEN_68 =
    reservation_station_7_decoded_instruction_portID == 2'h1 & schedulable_instructions_7;
  wire              _GEN_69 =
    reservation_station_8_decoded_instruction_portID == 2'h1 & schedulable_instructions_8;
  wire              _GEN_70 =
    reservation_station_9_decoded_instruction_portID == 2'h1 & schedulable_instructions_9;
  wire              _GEN_71 =
    reservation_station_10_decoded_instruction_portID == 2'h1
    & schedulable_instructions_10;
  wire              _GEN_72 =
    reservation_station_11_decoded_instruction_portID == 2'h1
    & schedulable_instructions_11;
  wire              _GEN_73 =
    reservation_station_12_decoded_instruction_portID == 2'h1
    & schedulable_instructions_12;
  wire              _GEN_74 =
    reservation_station_13_decoded_instruction_portID == 2'h1
    & schedulable_instructions_13;
  wire              _GEN_75 =
    reservation_station_14_decoded_instruction_portID == 2'h1
    & schedulable_instructions_14;
  wire              _GEN_76 =
    reservation_station_15_decoded_instruction_portID == 2'h1
    & schedulable_instructions_15;
  wire [3:0]        port1_RS_index =
    _GEN_76
      ? 4'hF
      : _GEN_75
          ? 4'hE
          : _GEN_74
              ? 4'hD
              : _GEN_73
                  ? 4'hC
                  : _GEN_72
                      ? 4'hB
                      : _GEN_71
                          ? 4'hA
                          : _GEN_70
                              ? 4'h9
                              : _GEN_69
                                  ? 4'h8
                                  : _GEN_68
                                      ? 4'h7
                                      : _GEN_67
                                          ? 4'h6
                                          : _GEN_66
                                              ? 4'h5
                                              : _GEN_65
                                                  ? 4'h4
                                                  : _GEN_64
                                                      ? 4'h3
                                                      : _GEN_63 ? 4'h2 : {3'h0, _GEN_62};
  wire              port1_valid =
    _GEN_76 | _GEN_75 | _GEN_74 | _GEN_73 | _GEN_72 | _GEN_71 | _GEN_70 | _GEN_69
    | _GEN_68 | _GEN_67 | _GEN_66 | _GEN_65 | _GEN_64 | _GEN_63 | _GEN_62
    | reservation_station_0_decoded_instruction_portID == 2'h1
    & schedulable_instructions_0;
  wire              _GEN_77 =
    reservation_station_1_decoded_instruction_portID == 2'h2 & schedulable_instructions_1;
  wire              _GEN_78 =
    reservation_station_2_decoded_instruction_portID == 2'h2 & schedulable_instructions_2;
  wire              _GEN_79 =
    reservation_station_3_decoded_instruction_portID == 2'h2 & schedulable_instructions_3;
  wire              _GEN_80 =
    reservation_station_4_decoded_instruction_portID == 2'h2 & schedulable_instructions_4;
  wire              _GEN_81 =
    reservation_station_5_decoded_instruction_portID == 2'h2 & schedulable_instructions_5;
  wire              _GEN_82 =
    reservation_station_6_decoded_instruction_portID == 2'h2 & schedulable_instructions_6;
  wire              _GEN_83 =
    reservation_station_7_decoded_instruction_portID == 2'h2 & schedulable_instructions_7;
  wire              _GEN_84 =
    reservation_station_8_decoded_instruction_portID == 2'h2 & schedulable_instructions_8;
  wire              _GEN_85 =
    reservation_station_9_decoded_instruction_portID == 2'h2 & schedulable_instructions_9;
  wire              _GEN_86 =
    reservation_station_10_decoded_instruction_portID == 2'h2
    & schedulable_instructions_10;
  wire              _GEN_87 =
    reservation_station_11_decoded_instruction_portID == 2'h2
    & schedulable_instructions_11;
  wire              _GEN_88 =
    reservation_station_12_decoded_instruction_portID == 2'h2
    & schedulable_instructions_12;
  wire              _GEN_89 =
    reservation_station_13_decoded_instruction_portID == 2'h2
    & schedulable_instructions_13;
  wire              _GEN_90 =
    reservation_station_14_decoded_instruction_portID == 2'h2
    & schedulable_instructions_14;
  wire              _GEN_91 =
    reservation_station_15_decoded_instruction_portID == 2'h2
    & schedulable_instructions_15;
  wire [3:0]        port2_RS_index =
    _GEN_91
      ? 4'hF
      : _GEN_90
          ? 4'hE
          : _GEN_89
              ? 4'hD
              : _GEN_88
                  ? 4'hC
                  : _GEN_87
                      ? 4'hB
                      : _GEN_86
                          ? 4'hA
                          : _GEN_85
                              ? 4'h9
                              : _GEN_84
                                  ? 4'h8
                                  : _GEN_83
                                      ? 4'h7
                                      : _GEN_82
                                          ? 4'h6
                                          : _GEN_81
                                              ? 4'h5
                                              : _GEN_80
                                                  ? 4'h4
                                                  : _GEN_79
                                                      ? 4'h3
                                                      : _GEN_78 ? 4'h2 : {3'h0, _GEN_77};
  wire              port2_valid =
    _GEN_91 | _GEN_90 | _GEN_89 | _GEN_88 | _GEN_87 | _GEN_86 | _GEN_85 | _GEN_84
    | _GEN_83 | _GEN_82 | _GEN_81 | _GEN_80 | _GEN_79 | _GEN_78 | _GEN_77
    | reservation_station_0_decoded_instruction_portID == 2'h2
    & schedulable_instructions_0;
  wire [15:0]       _GEN_92 =
    {{schedulable_instructions_15},
     {schedulable_instructions_14},
     {schedulable_instructions_13},
     {schedulable_instructions_12},
     {schedulable_instructions_11},
     {schedulable_instructions_10},
     {schedulable_instructions_9},
     {schedulable_instructions_8},
     {schedulable_instructions_7},
     {schedulable_instructions_6},
     {schedulable_instructions_5},
     {schedulable_instructions_4},
     {schedulable_instructions_3},
     {schedulable_instructions_2},
     {schedulable_instructions_1},
     {schedulable_instructions_0}};
  wire [15:0][5:0]  _GEN_93 =
    {{reservation_station_15_decoded_instruction_RD},
     {reservation_station_14_decoded_instruction_RD},
     {reservation_station_13_decoded_instruction_RD},
     {reservation_station_12_decoded_instruction_RD},
     {reservation_station_11_decoded_instruction_RD},
     {reservation_station_10_decoded_instruction_RD},
     {reservation_station_9_decoded_instruction_RD},
     {reservation_station_8_decoded_instruction_RD},
     {reservation_station_7_decoded_instruction_RD},
     {reservation_station_6_decoded_instruction_RD},
     {reservation_station_5_decoded_instruction_RD},
     {reservation_station_4_decoded_instruction_RD},
     {reservation_station_3_decoded_instruction_RD},
     {reservation_station_2_decoded_instruction_RD},
     {reservation_station_1_decoded_instruction_RD},
     {reservation_station_0_decoded_instruction_RD}};
  wire [15:0]       _GEN_94 =
    {{reservation_station_15_decoded_instruction_RD_valid},
     {reservation_station_14_decoded_instruction_RD_valid},
     {reservation_station_13_decoded_instruction_RD_valid},
     {reservation_station_12_decoded_instruction_RD_valid},
     {reservation_station_11_decoded_instruction_RD_valid},
     {reservation_station_10_decoded_instruction_RD_valid},
     {reservation_station_9_decoded_instruction_RD_valid},
     {reservation_station_8_decoded_instruction_RD_valid},
     {reservation_station_7_decoded_instruction_RD_valid},
     {reservation_station_6_decoded_instruction_RD_valid},
     {reservation_station_5_decoded_instruction_RD_valid},
     {reservation_station_4_decoded_instruction_RD_valid},
     {reservation_station_3_decoded_instruction_RD_valid},
     {reservation_station_2_decoded_instruction_RD_valid},
     {reservation_station_1_decoded_instruction_RD_valid},
     {reservation_station_0_decoded_instruction_RD_valid}};
  wire [15:0][5:0]  _GEN_95 =
    {{reservation_station_15_decoded_instruction_RS1},
     {reservation_station_14_decoded_instruction_RS1},
     {reservation_station_13_decoded_instruction_RS1},
     {reservation_station_12_decoded_instruction_RS1},
     {reservation_station_11_decoded_instruction_RS1},
     {reservation_station_10_decoded_instruction_RS1},
     {reservation_station_9_decoded_instruction_RS1},
     {reservation_station_8_decoded_instruction_RS1},
     {reservation_station_7_decoded_instruction_RS1},
     {reservation_station_6_decoded_instruction_RS1},
     {reservation_station_5_decoded_instruction_RS1},
     {reservation_station_4_decoded_instruction_RS1},
     {reservation_station_3_decoded_instruction_RS1},
     {reservation_station_2_decoded_instruction_RS1},
     {reservation_station_1_decoded_instruction_RS1},
     {reservation_station_0_decoded_instruction_RS1}};
  wire [15:0][5:0]  _GEN_96 =
    {{reservation_station_15_decoded_instruction_RS2},
     {reservation_station_14_decoded_instruction_RS2},
     {reservation_station_13_decoded_instruction_RS2},
     {reservation_station_12_decoded_instruction_RS2},
     {reservation_station_11_decoded_instruction_RS2},
     {reservation_station_10_decoded_instruction_RS2},
     {reservation_station_9_decoded_instruction_RS2},
     {reservation_station_8_decoded_instruction_RS2},
     {reservation_station_7_decoded_instruction_RS2},
     {reservation_station_6_decoded_instruction_RS2},
     {reservation_station_5_decoded_instruction_RS2},
     {reservation_station_4_decoded_instruction_RS2},
     {reservation_station_3_decoded_instruction_RS2},
     {reservation_station_2_decoded_instruction_RS2},
     {reservation_station_1_decoded_instruction_RS2},
     {reservation_station_0_decoded_instruction_RS2}};
  wire [15:0][31:0] _GEN_97 =
    {{reservation_station_15_decoded_instruction_IMM},
     {reservation_station_14_decoded_instruction_IMM},
     {reservation_station_13_decoded_instruction_IMM},
     {reservation_station_12_decoded_instruction_IMM},
     {reservation_station_11_decoded_instruction_IMM},
     {reservation_station_10_decoded_instruction_IMM},
     {reservation_station_9_decoded_instruction_IMM},
     {reservation_station_8_decoded_instruction_IMM},
     {reservation_station_7_decoded_instruction_IMM},
     {reservation_station_6_decoded_instruction_IMM},
     {reservation_station_5_decoded_instruction_IMM},
     {reservation_station_4_decoded_instruction_IMM},
     {reservation_station_3_decoded_instruction_IMM},
     {reservation_station_2_decoded_instruction_IMM},
     {reservation_station_1_decoded_instruction_IMM},
     {reservation_station_0_decoded_instruction_IMM}};
  wire [15:0][2:0]  _GEN_98 =
    {{reservation_station_15_decoded_instruction_FUNCT3},
     {reservation_station_14_decoded_instruction_FUNCT3},
     {reservation_station_13_decoded_instruction_FUNCT3},
     {reservation_station_12_decoded_instruction_FUNCT3},
     {reservation_station_11_decoded_instruction_FUNCT3},
     {reservation_station_10_decoded_instruction_FUNCT3},
     {reservation_station_9_decoded_instruction_FUNCT3},
     {reservation_station_8_decoded_instruction_FUNCT3},
     {reservation_station_7_decoded_instruction_FUNCT3},
     {reservation_station_6_decoded_instruction_FUNCT3},
     {reservation_station_5_decoded_instruction_FUNCT3},
     {reservation_station_4_decoded_instruction_FUNCT3},
     {reservation_station_3_decoded_instruction_FUNCT3},
     {reservation_station_2_decoded_instruction_FUNCT3},
     {reservation_station_1_decoded_instruction_FUNCT3},
     {reservation_station_0_decoded_instruction_FUNCT3}};
  wire [15:0][3:0]  _GEN_99 =
    {{reservation_station_15_decoded_instruction_packet_index},
     {reservation_station_14_decoded_instruction_packet_index},
     {reservation_station_13_decoded_instruction_packet_index},
     {reservation_station_12_decoded_instruction_packet_index},
     {reservation_station_11_decoded_instruction_packet_index},
     {reservation_station_10_decoded_instruction_packet_index},
     {reservation_station_9_decoded_instruction_packet_index},
     {reservation_station_8_decoded_instruction_packet_index},
     {reservation_station_7_decoded_instruction_packet_index},
     {reservation_station_6_decoded_instruction_packet_index},
     {reservation_station_5_decoded_instruction_packet_index},
     {reservation_station_4_decoded_instruction_packet_index},
     {reservation_station_3_decoded_instruction_packet_index},
     {reservation_station_2_decoded_instruction_packet_index},
     {reservation_station_1_decoded_instruction_packet_index},
     {reservation_station_0_decoded_instruction_packet_index}};
  wire [15:0][5:0]  _GEN_100 =
    {{reservation_station_15_decoded_instruction_ROB_index},
     {reservation_station_14_decoded_instruction_ROB_index},
     {reservation_station_13_decoded_instruction_ROB_index},
     {reservation_station_12_decoded_instruction_ROB_index},
     {reservation_station_11_decoded_instruction_ROB_index},
     {reservation_station_10_decoded_instruction_ROB_index},
     {reservation_station_9_decoded_instruction_ROB_index},
     {reservation_station_8_decoded_instruction_ROB_index},
     {reservation_station_7_decoded_instruction_ROB_index},
     {reservation_station_6_decoded_instruction_ROB_index},
     {reservation_station_5_decoded_instruction_ROB_index},
     {reservation_station_4_decoded_instruction_ROB_index},
     {reservation_station_3_decoded_instruction_ROB_index},
     {reservation_station_2_decoded_instruction_ROB_index},
     {reservation_station_1_decoded_instruction_ROB_index},
     {reservation_station_0_decoded_instruction_ROB_index}};
  wire [15:0][4:0]  _GEN_101 =
    {{reservation_station_15_decoded_instruction_instructionType},
     {reservation_station_14_decoded_instruction_instructionType},
     {reservation_station_13_decoded_instruction_instructionType},
     {reservation_station_12_decoded_instruction_instructionType},
     {reservation_station_11_decoded_instruction_instructionType},
     {reservation_station_10_decoded_instruction_instructionType},
     {reservation_station_9_decoded_instruction_instructionType},
     {reservation_station_8_decoded_instruction_instructionType},
     {reservation_station_7_decoded_instruction_instructionType},
     {reservation_station_6_decoded_instruction_instructionType},
     {reservation_station_5_decoded_instruction_instructionType},
     {reservation_station_4_decoded_instruction_instructionType},
     {reservation_station_3_decoded_instruction_instructionType},
     {reservation_station_2_decoded_instruction_instructionType},
     {reservation_station_1_decoded_instruction_instructionType},
     {reservation_station_0_decoded_instruction_instructionType}};
  wire [15:0]       _GEN_102 =
    {{reservation_station_15_decoded_instruction_needs_branch_unit},
     {reservation_station_14_decoded_instruction_needs_branch_unit},
     {reservation_station_13_decoded_instruction_needs_branch_unit},
     {reservation_station_12_decoded_instruction_needs_branch_unit},
     {reservation_station_11_decoded_instruction_needs_branch_unit},
     {reservation_station_10_decoded_instruction_needs_branch_unit},
     {reservation_station_9_decoded_instruction_needs_branch_unit},
     {reservation_station_8_decoded_instruction_needs_branch_unit},
     {reservation_station_7_decoded_instruction_needs_branch_unit},
     {reservation_station_6_decoded_instruction_needs_branch_unit},
     {reservation_station_5_decoded_instruction_needs_branch_unit},
     {reservation_station_4_decoded_instruction_needs_branch_unit},
     {reservation_station_3_decoded_instruction_needs_branch_unit},
     {reservation_station_2_decoded_instruction_needs_branch_unit},
     {reservation_station_1_decoded_instruction_needs_branch_unit},
     {reservation_station_0_decoded_instruction_needs_branch_unit}};
  wire [15:0]       _GEN_103 =
    {{reservation_station_15_decoded_instruction_SUBTRACT},
     {reservation_station_14_decoded_instruction_SUBTRACT},
     {reservation_station_13_decoded_instruction_SUBTRACT},
     {reservation_station_12_decoded_instruction_SUBTRACT},
     {reservation_station_11_decoded_instruction_SUBTRACT},
     {reservation_station_10_decoded_instruction_SUBTRACT},
     {reservation_station_9_decoded_instruction_SUBTRACT},
     {reservation_station_8_decoded_instruction_SUBTRACT},
     {reservation_station_7_decoded_instruction_SUBTRACT},
     {reservation_station_6_decoded_instruction_SUBTRACT},
     {reservation_station_5_decoded_instruction_SUBTRACT},
     {reservation_station_4_decoded_instruction_SUBTRACT},
     {reservation_station_3_decoded_instruction_SUBTRACT},
     {reservation_station_2_decoded_instruction_SUBTRACT},
     {reservation_station_1_decoded_instruction_SUBTRACT},
     {reservation_station_0_decoded_instruction_SUBTRACT}};
  wire [15:0]       _GEN_104 =
    {{reservation_station_15_decoded_instruction_MULTIPLY},
     {reservation_station_14_decoded_instruction_MULTIPLY},
     {reservation_station_13_decoded_instruction_MULTIPLY},
     {reservation_station_12_decoded_instruction_MULTIPLY},
     {reservation_station_11_decoded_instruction_MULTIPLY},
     {reservation_station_10_decoded_instruction_MULTIPLY},
     {reservation_station_9_decoded_instruction_MULTIPLY},
     {reservation_station_8_decoded_instruction_MULTIPLY},
     {reservation_station_7_decoded_instruction_MULTIPLY},
     {reservation_station_6_decoded_instruction_MULTIPLY},
     {reservation_station_5_decoded_instruction_MULTIPLY},
     {reservation_station_4_decoded_instruction_MULTIPLY},
     {reservation_station_3_decoded_instruction_MULTIPLY},
     {reservation_station_2_decoded_instruction_MULTIPLY},
     {reservation_station_1_decoded_instruction_MULTIPLY},
     {reservation_station_0_decoded_instruction_MULTIPLY}};
  wire [15:0]       _GEN_105 =
    {{reservation_station_15_decoded_instruction_IMMEDIATE},
     {reservation_station_14_decoded_instruction_IMMEDIATE},
     {reservation_station_13_decoded_instruction_IMMEDIATE},
     {reservation_station_12_decoded_instruction_IMMEDIATE},
     {reservation_station_11_decoded_instruction_IMMEDIATE},
     {reservation_station_10_decoded_instruction_IMMEDIATE},
     {reservation_station_9_decoded_instruction_IMMEDIATE},
     {reservation_station_8_decoded_instruction_IMMEDIATE},
     {reservation_station_7_decoded_instruction_IMMEDIATE},
     {reservation_station_6_decoded_instruction_IMMEDIATE},
     {reservation_station_5_decoded_instruction_IMMEDIATE},
     {reservation_station_4_decoded_instruction_IMMEDIATE},
     {reservation_station_3_decoded_instruction_IMMEDIATE},
     {reservation_station_2_decoded_instruction_IMMEDIATE},
     {reservation_station_1_decoded_instruction_IMMEDIATE},
     {reservation_station_0_decoded_instruction_IMMEDIATE}};
  always @(posedge clock) begin
    if (reset) begin
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_0_decoded_instruction_RD <= 6'h0;
      reservation_station_0_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS1 <= 6'h0;
      reservation_station_0_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS2 <= 6'h0;
      reservation_station_0_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_0_decoded_instruction_IMM <= 32'h0;
      reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_0_decoded_instruction_packet_index <= 4'h0;
      reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_0_decoded_instruction_instructionType <= 5'h0;
      reservation_station_0_decoded_instruction_portID <= 2'h0;
      reservation_station_0_decoded_instruction_RS_type <= 2'h0;
      reservation_station_0_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_0_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_0_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_0_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_0_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_0_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_0_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_0_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_0_valid <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_1_decoded_instruction_RD <= 6'h0;
      reservation_station_1_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS1 <= 6'h0;
      reservation_station_1_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS2 <= 6'h0;
      reservation_station_1_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_1_decoded_instruction_IMM <= 32'h0;
      reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_1_decoded_instruction_packet_index <= 4'h0;
      reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_1_decoded_instruction_instructionType <= 5'h0;
      reservation_station_1_decoded_instruction_portID <= 2'h0;
      reservation_station_1_decoded_instruction_RS_type <= 2'h0;
      reservation_station_1_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_1_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_1_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_1_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_1_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_1_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_1_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_1_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_2_decoded_instruction_RD <= 6'h0;
      reservation_station_2_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS1 <= 6'h0;
      reservation_station_2_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS2 <= 6'h0;
      reservation_station_2_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_2_decoded_instruction_IMM <= 32'h0;
      reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_2_decoded_instruction_packet_index <= 4'h0;
      reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_2_decoded_instruction_instructionType <= 5'h0;
      reservation_station_2_decoded_instruction_portID <= 2'h0;
      reservation_station_2_decoded_instruction_RS_type <= 2'h0;
      reservation_station_2_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_2_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_2_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_2_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_2_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_2_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_2_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_2_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_3_decoded_instruction_RD <= 6'h0;
      reservation_station_3_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS1 <= 6'h0;
      reservation_station_3_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS2 <= 6'h0;
      reservation_station_3_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_IMM <= 32'h0;
      reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_3_decoded_instruction_packet_index <= 4'h0;
      reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_3_decoded_instruction_instructionType <= 5'h0;
      reservation_station_3_decoded_instruction_portID <= 2'h0;
      reservation_station_3_decoded_instruction_RS_type <= 2'h0;
      reservation_station_3_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_3_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_3_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_3_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_3_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_3_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_3_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_3_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_3_valid <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_4_decoded_instruction_RD <= 6'h0;
      reservation_station_4_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS1 <= 6'h0;
      reservation_station_4_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS2 <= 6'h0;
      reservation_station_4_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_4_decoded_instruction_IMM <= 32'h0;
      reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_4_decoded_instruction_packet_index <= 4'h0;
      reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_4_decoded_instruction_instructionType <= 5'h0;
      reservation_station_4_decoded_instruction_portID <= 2'h0;
      reservation_station_4_decoded_instruction_RS_type <= 2'h0;
      reservation_station_4_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_4_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_4_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_4_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_4_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_4_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_4_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_4_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_4_valid <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_5_decoded_instruction_RD <= 6'h0;
      reservation_station_5_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS1 <= 6'h0;
      reservation_station_5_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS2 <= 6'h0;
      reservation_station_5_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_5_decoded_instruction_IMM <= 32'h0;
      reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_5_decoded_instruction_packet_index <= 4'h0;
      reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_5_decoded_instruction_instructionType <= 5'h0;
      reservation_station_5_decoded_instruction_portID <= 2'h0;
      reservation_station_5_decoded_instruction_RS_type <= 2'h0;
      reservation_station_5_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_5_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_5_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_5_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_5_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_5_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_5_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_5_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_5_valid <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_6_decoded_instruction_RD <= 6'h0;
      reservation_station_6_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS1 <= 6'h0;
      reservation_station_6_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS2 <= 6'h0;
      reservation_station_6_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_6_decoded_instruction_IMM <= 32'h0;
      reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_6_decoded_instruction_packet_index <= 4'h0;
      reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_6_decoded_instruction_instructionType <= 5'h0;
      reservation_station_6_decoded_instruction_portID <= 2'h0;
      reservation_station_6_decoded_instruction_RS_type <= 2'h0;
      reservation_station_6_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_6_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_6_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_6_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_6_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_6_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_6_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_6_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_6_valid <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_7_decoded_instruction_RD <= 6'h0;
      reservation_station_7_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS1 <= 6'h0;
      reservation_station_7_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS2 <= 6'h0;
      reservation_station_7_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_7_decoded_instruction_IMM <= 32'h0;
      reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_7_decoded_instruction_packet_index <= 4'h0;
      reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_7_decoded_instruction_instructionType <= 5'h0;
      reservation_station_7_decoded_instruction_portID <= 2'h0;
      reservation_station_7_decoded_instruction_RS_type <= 2'h0;
      reservation_station_7_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_7_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_7_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_7_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_7_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_7_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_7_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_7_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_7_valid <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_8_decoded_instruction_RD <= 6'h0;
      reservation_station_8_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS1 <= 6'h0;
      reservation_station_8_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS2 <= 6'h0;
      reservation_station_8_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_8_decoded_instruction_IMM <= 32'h0;
      reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_8_decoded_instruction_packet_index <= 4'h0;
      reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_8_decoded_instruction_instructionType <= 5'h0;
      reservation_station_8_decoded_instruction_portID <= 2'h0;
      reservation_station_8_decoded_instruction_RS_type <= 2'h0;
      reservation_station_8_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_8_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_8_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_8_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_8_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_8_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_8_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_8_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_8_valid <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_9_decoded_instruction_RD <= 6'h0;
      reservation_station_9_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS1 <= 6'h0;
      reservation_station_9_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS2 <= 6'h0;
      reservation_station_9_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_9_decoded_instruction_IMM <= 32'h0;
      reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_9_decoded_instruction_packet_index <= 4'h0;
      reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_9_decoded_instruction_instructionType <= 5'h0;
      reservation_station_9_decoded_instruction_portID <= 2'h0;
      reservation_station_9_decoded_instruction_RS_type <= 2'h0;
      reservation_station_9_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_9_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_9_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_9_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_9_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_9_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_9_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_9_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_9_valid <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_10_decoded_instruction_RD <= 6'h0;
      reservation_station_10_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS1 <= 6'h0;
      reservation_station_10_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS2 <= 6'h0;
      reservation_station_10_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_10_decoded_instruction_IMM <= 32'h0;
      reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_10_decoded_instruction_packet_index <= 4'h0;
      reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_10_decoded_instruction_instructionType <= 5'h0;
      reservation_station_10_decoded_instruction_portID <= 2'h0;
      reservation_station_10_decoded_instruction_RS_type <= 2'h0;
      reservation_station_10_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_10_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_10_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_10_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_10_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_10_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_10_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_10_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_10_valid <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_11_decoded_instruction_RD <= 6'h0;
      reservation_station_11_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS1 <= 6'h0;
      reservation_station_11_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS2 <= 6'h0;
      reservation_station_11_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_11_decoded_instruction_IMM <= 32'h0;
      reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_11_decoded_instruction_packet_index <= 4'h0;
      reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_11_decoded_instruction_instructionType <= 5'h0;
      reservation_station_11_decoded_instruction_portID <= 2'h0;
      reservation_station_11_decoded_instruction_RS_type <= 2'h0;
      reservation_station_11_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_11_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_11_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_11_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_11_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_11_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_11_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_11_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_11_valid <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_12_decoded_instruction_RD <= 6'h0;
      reservation_station_12_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS1 <= 6'h0;
      reservation_station_12_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS2 <= 6'h0;
      reservation_station_12_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_12_decoded_instruction_IMM <= 32'h0;
      reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_12_decoded_instruction_packet_index <= 4'h0;
      reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_12_decoded_instruction_instructionType <= 5'h0;
      reservation_station_12_decoded_instruction_portID <= 2'h0;
      reservation_station_12_decoded_instruction_RS_type <= 2'h0;
      reservation_station_12_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_12_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_12_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_12_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_12_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_12_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_12_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_12_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_12_valid <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_13_decoded_instruction_RD <= 6'h0;
      reservation_station_13_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS1 <= 6'h0;
      reservation_station_13_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS2 <= 6'h0;
      reservation_station_13_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_13_decoded_instruction_IMM <= 32'h0;
      reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_13_decoded_instruction_packet_index <= 4'h0;
      reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_13_decoded_instruction_instructionType <= 5'h0;
      reservation_station_13_decoded_instruction_portID <= 2'h0;
      reservation_station_13_decoded_instruction_RS_type <= 2'h0;
      reservation_station_13_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_13_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_13_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_13_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_13_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_13_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_13_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_13_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_13_valid <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_14_decoded_instruction_RD <= 6'h0;
      reservation_station_14_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS1 <= 6'h0;
      reservation_station_14_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS2 <= 6'h0;
      reservation_station_14_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_14_decoded_instruction_IMM <= 32'h0;
      reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_14_decoded_instruction_packet_index <= 4'h0;
      reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_14_decoded_instruction_instructionType <= 5'h0;
      reservation_station_14_decoded_instruction_portID <= 2'h0;
      reservation_station_14_decoded_instruction_RS_type <= 2'h0;
      reservation_station_14_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_14_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_14_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_14_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_14_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_14_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_14_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_14_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_14_valid <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_15_decoded_instruction_RD <= 6'h0;
      reservation_station_15_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS1 <= 6'h0;
      reservation_station_15_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS2 <= 6'h0;
      reservation_station_15_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_15_decoded_instruction_IMM <= 32'h0;
      reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_15_decoded_instruction_packet_index <= 4'h0;
      reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_15_decoded_instruction_instructionType <= 5'h0;
      reservation_station_15_decoded_instruction_portID <= 2'h0;
      reservation_station_15_decoded_instruction_RS_type <= 2'h0;
      reservation_station_15_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_15_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_15_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_15_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_15_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_15_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_15_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_15_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_15_valid <= 1'h0;
    end
    else begin
      automatic logic [6:0] _allocateIndexBinary_T_1 =
        allocate_index_0[15:9] | allocate_index_0[7:1];
      automatic logic [2:0] _allocateIndexBinary_T_3 =
        _allocateIndexBinary_T_1[6:4] | _allocateIndexBinary_T_1[2:0];
      automatic logic [3:0] allocateIndexBinary =
        {|(allocate_index_0[15:8]),
         |(_allocateIndexBinary_T_1[6:3]),
         |(_allocateIndexBinary_T_3[2:1]),
         _allocateIndexBinary_T_3[2] | _allocateIndexBinary_T_3[0]};
      automatic logic       _GEN_106;
      automatic logic       _GEN_107;
      automatic logic       _GEN_108;
      automatic logic       _GEN_109;
      automatic logic       _GEN_110;
      automatic logic       _GEN_111;
      automatic logic       _GEN_112;
      automatic logic       _GEN_113;
      automatic logic       _GEN_114;
      automatic logic       _GEN_115;
      automatic logic       _GEN_116;
      automatic logic       _GEN_117;
      automatic logic       _GEN_118;
      automatic logic       _GEN_119;
      automatic logic       _GEN_120;
      automatic logic       _GEN_121;
      automatic logic [6:0] _allocateIndexBinary_T_10 =
        allocate_index_1[15:9] | allocate_index_1[7:1];
      automatic logic [2:0] _allocateIndexBinary_T_12 =
        _allocateIndexBinary_T_10[6:4] | _allocateIndexBinary_T_10[2:0];
      automatic logic [3:0] allocateIndexBinary_1 =
        {|(allocate_index_1[15:8]),
         |(_allocateIndexBinary_T_10[6:3]),
         |(_allocateIndexBinary_T_12[2:1]),
         _allocateIndexBinary_T_12[2] | _allocateIndexBinary_T_12[0]};
      automatic logic       _GEN_122 = allocateIndexBinary_1 == 4'h0;
      automatic logic       _GEN_123;
      automatic logic       _GEN_124 = allocateIndexBinary_1 == 4'h1;
      automatic logic       _GEN_125;
      automatic logic       _GEN_126 = allocateIndexBinary_1 == 4'h2;
      automatic logic       _GEN_127;
      automatic logic       _GEN_128 = allocateIndexBinary_1 == 4'h3;
      automatic logic       _GEN_129;
      automatic logic       _GEN_130 = allocateIndexBinary_1 == 4'h4;
      automatic logic       _GEN_131;
      automatic logic       _GEN_132 = allocateIndexBinary_1 == 4'h5;
      automatic logic       _GEN_133;
      automatic logic       _GEN_134 = allocateIndexBinary_1 == 4'h6;
      automatic logic       _GEN_135;
      automatic logic       _GEN_136 = allocateIndexBinary_1 == 4'h7;
      automatic logic       _GEN_137;
      automatic logic       _GEN_138 = allocateIndexBinary_1 == 4'h8;
      automatic logic       _GEN_139;
      automatic logic       _GEN_140 = allocateIndexBinary_1 == 4'h9;
      automatic logic       _GEN_141;
      automatic logic       _GEN_142 = allocateIndexBinary_1 == 4'hA;
      automatic logic       _GEN_143;
      automatic logic       _GEN_144 = allocateIndexBinary_1 == 4'hB;
      automatic logic       _GEN_145;
      automatic logic       _GEN_146 = allocateIndexBinary_1 == 4'hC;
      automatic logic       _GEN_147;
      automatic logic       _GEN_148 = allocateIndexBinary_1 == 4'hD;
      automatic logic       _GEN_149;
      automatic logic       _GEN_150 = allocateIndexBinary_1 == 4'hE;
      automatic logic       _GEN_151;
      automatic logic       _GEN_152;
      automatic logic       _GEN_153;
      automatic logic       _GEN_154;
      automatic logic       _GEN_155;
      automatic logic       _GEN_156;
      automatic logic       _GEN_157;
      automatic logic       _GEN_158;
      automatic logic       _GEN_159;
      automatic logic       _GEN_160;
      automatic logic       _GEN_161;
      automatic logic       _GEN_162;
      automatic logic       _GEN_163;
      automatic logic       _GEN_164;
      automatic logic       _GEN_165;
      automatic logic       _GEN_166;
      automatic logic       _GEN_167;
      automatic logic       _GEN_168;
      automatic logic [6:0] _allocateIndexBinary_T_19 =
        allocate_index_2[15:9] | allocate_index_2[7:1];
      automatic logic [2:0] _allocateIndexBinary_T_21 =
        _allocateIndexBinary_T_19[6:4] | _allocateIndexBinary_T_19[2:0];
      automatic logic [3:0] allocateIndexBinary_2 =
        {|(allocate_index_2[15:8]),
         |(_allocateIndexBinary_T_19[6:3]),
         |(_allocateIndexBinary_T_21[2:1]),
         _allocateIndexBinary_T_21[2] | _allocateIndexBinary_T_21[0]};
      automatic logic       _GEN_169;
      automatic logic       _GEN_170;
      automatic logic       _GEN_171;
      automatic logic       _GEN_172;
      automatic logic       _GEN_173;
      automatic logic       _GEN_174;
      automatic logic       _GEN_175;
      automatic logic       _GEN_176;
      automatic logic       _GEN_177;
      automatic logic       _GEN_178;
      automatic logic       _GEN_179;
      automatic logic       _GEN_180;
      automatic logic       _GEN_181;
      automatic logic       _GEN_182;
      automatic logic       _GEN_183;
      automatic logic       _GEN_184;
      automatic logic [6:0] _allocateIndexBinary_T_28 =
        allocate_index_3[15:9] | allocate_index_3[7:1];
      automatic logic [2:0] _allocateIndexBinary_T_30 =
        _allocateIndexBinary_T_28[6:4] | _allocateIndexBinary_T_28[2:0];
      automatic logic [3:0] allocateIndexBinary_3 =
        {|(allocate_index_3[15:8]),
         |(_allocateIndexBinary_T_28[6:3]),
         |(_allocateIndexBinary_T_30[2:1]),
         _allocateIndexBinary_T_30[2] | _allocateIndexBinary_T_30[0]};
      automatic logic       _GEN_185 = allocateIndexBinary_3 == 4'h0;
      automatic logic       _GEN_186;
      automatic logic       _GEN_187;
      automatic logic       _GEN_188;
      automatic logic       _GEN_189;
      automatic logic       _GEN_190;
      automatic logic       _GEN_191;
      automatic logic       _GEN_192;
      automatic logic       _GEN_193;
      automatic logic       _GEN_194;
      automatic logic       _GEN_195;
      automatic logic       _GEN_196;
      automatic logic       _GEN_197;
      automatic logic       _GEN_198;
      automatic logic       _GEN_199 = allocateIndexBinary_3 == 4'h1;
      automatic logic       _GEN_200;
      automatic logic       _GEN_201;
      automatic logic       _GEN_202;
      automatic logic       _GEN_203;
      automatic logic       _GEN_204;
      automatic logic       _GEN_205;
      automatic logic       _GEN_206;
      automatic logic       _GEN_207;
      automatic logic       _GEN_208;
      automatic logic       _GEN_209;
      automatic logic       _GEN_210;
      automatic logic       _GEN_211;
      automatic logic       _GEN_212;
      automatic logic       _GEN_213 = allocateIndexBinary_3 == 4'h2;
      automatic logic       _GEN_214;
      automatic logic       _GEN_215;
      automatic logic       _GEN_216;
      automatic logic       _GEN_217;
      automatic logic       _GEN_218;
      automatic logic       _GEN_219;
      automatic logic       _GEN_220;
      automatic logic       _GEN_221;
      automatic logic       _GEN_222;
      automatic logic       _GEN_223;
      automatic logic       _GEN_224;
      automatic logic       _GEN_225;
      automatic logic       _GEN_226;
      automatic logic       _GEN_227 = allocateIndexBinary_3 == 4'h3;
      automatic logic       _GEN_228;
      automatic logic       _GEN_229;
      automatic logic       _GEN_230;
      automatic logic       _GEN_231;
      automatic logic       _GEN_232;
      automatic logic       _GEN_233;
      automatic logic       _GEN_234;
      automatic logic       _GEN_235;
      automatic logic       _GEN_236;
      automatic logic       _GEN_237;
      automatic logic       _GEN_238;
      automatic logic       _GEN_239;
      automatic logic       _GEN_240;
      automatic logic       _GEN_241 = allocateIndexBinary_3 == 4'h4;
      automatic logic       _GEN_242;
      automatic logic       _GEN_243;
      automatic logic       _GEN_244;
      automatic logic       _GEN_245;
      automatic logic       _GEN_246;
      automatic logic       _GEN_247;
      automatic logic       _GEN_248;
      automatic logic       _GEN_249;
      automatic logic       _GEN_250;
      automatic logic       _GEN_251;
      automatic logic       _GEN_252;
      automatic logic       _GEN_253;
      automatic logic       _GEN_254;
      automatic logic       _GEN_255 = allocateIndexBinary_3 == 4'h5;
      automatic logic       _GEN_256;
      automatic logic       _GEN_257;
      automatic logic       _GEN_258;
      automatic logic       _GEN_259;
      automatic logic       _GEN_260;
      automatic logic       _GEN_261;
      automatic logic       _GEN_262;
      automatic logic       _GEN_263;
      automatic logic       _GEN_264;
      automatic logic       _GEN_265;
      automatic logic       _GEN_266;
      automatic logic       _GEN_267;
      automatic logic       _GEN_268;
      automatic logic       _GEN_269 = allocateIndexBinary_3 == 4'h6;
      automatic logic       _GEN_270;
      automatic logic       _GEN_271;
      automatic logic       _GEN_272;
      automatic logic       _GEN_273;
      automatic logic       _GEN_274;
      automatic logic       _GEN_275;
      automatic logic       _GEN_276;
      automatic logic       _GEN_277;
      automatic logic       _GEN_278;
      automatic logic       _GEN_279;
      automatic logic       _GEN_280;
      automatic logic       _GEN_281;
      automatic logic       _GEN_282;
      automatic logic       _GEN_283 = allocateIndexBinary_3 == 4'h7;
      automatic logic       _GEN_284;
      automatic logic       _GEN_285;
      automatic logic       _GEN_286;
      automatic logic       _GEN_287;
      automatic logic       _GEN_288;
      automatic logic       _GEN_289;
      automatic logic       _GEN_290;
      automatic logic       _GEN_291;
      automatic logic       _GEN_292;
      automatic logic       _GEN_293;
      automatic logic       _GEN_294;
      automatic logic       _GEN_295;
      automatic logic       _GEN_296;
      automatic logic       _GEN_297 = allocateIndexBinary_3 == 4'h8;
      automatic logic       _GEN_298;
      automatic logic       _GEN_299;
      automatic logic       _GEN_300;
      automatic logic       _GEN_301;
      automatic logic       _GEN_302;
      automatic logic       _GEN_303;
      automatic logic       _GEN_304;
      automatic logic       _GEN_305;
      automatic logic       _GEN_306;
      automatic logic       _GEN_307;
      automatic logic       _GEN_308;
      automatic logic       _GEN_309;
      automatic logic       _GEN_310;
      automatic logic       _GEN_311 = allocateIndexBinary_3 == 4'h9;
      automatic logic       _GEN_312;
      automatic logic       _GEN_313;
      automatic logic       _GEN_314;
      automatic logic       _GEN_315;
      automatic logic       _GEN_316;
      automatic logic       _GEN_317;
      automatic logic       _GEN_318;
      automatic logic       _GEN_319;
      automatic logic       _GEN_320;
      automatic logic       _GEN_321;
      automatic logic       _GEN_322;
      automatic logic       _GEN_323;
      automatic logic       _GEN_324;
      automatic logic       _GEN_325 = allocateIndexBinary_3 == 4'hA;
      automatic logic       _GEN_326;
      automatic logic       _GEN_327;
      automatic logic       _GEN_328;
      automatic logic       _GEN_329;
      automatic logic       _GEN_330;
      automatic logic       _GEN_331;
      automatic logic       _GEN_332;
      automatic logic       _GEN_333;
      automatic logic       _GEN_334;
      automatic logic       _GEN_335;
      automatic logic       _GEN_336;
      automatic logic       _GEN_337;
      automatic logic       _GEN_338;
      automatic logic       _GEN_339 = allocateIndexBinary_3 == 4'hB;
      automatic logic       _GEN_340;
      automatic logic       _GEN_341;
      automatic logic       _GEN_342;
      automatic logic       _GEN_343;
      automatic logic       _GEN_344;
      automatic logic       _GEN_345;
      automatic logic       _GEN_346;
      automatic logic       _GEN_347;
      automatic logic       _GEN_348;
      automatic logic       _GEN_349;
      automatic logic       _GEN_350;
      automatic logic       _GEN_351;
      automatic logic       _GEN_352;
      automatic logic       _GEN_353 = allocateIndexBinary_3 == 4'hC;
      automatic logic       _GEN_354;
      automatic logic       _GEN_355;
      automatic logic       _GEN_356;
      automatic logic       _GEN_357;
      automatic logic       _GEN_358;
      automatic logic       _GEN_359;
      automatic logic       _GEN_360;
      automatic logic       _GEN_361;
      automatic logic       _GEN_362;
      automatic logic       _GEN_363;
      automatic logic       _GEN_364;
      automatic logic       _GEN_365;
      automatic logic       _GEN_366;
      automatic logic       _GEN_367 = allocateIndexBinary_3 == 4'hD;
      automatic logic       _GEN_368;
      automatic logic       _GEN_369;
      automatic logic       _GEN_370;
      automatic logic       _GEN_371;
      automatic logic       _GEN_372;
      automatic logic       _GEN_373;
      automatic logic       _GEN_374;
      automatic logic       _GEN_375;
      automatic logic       _GEN_376;
      automatic logic       _GEN_377;
      automatic logic       _GEN_378;
      automatic logic       _GEN_379;
      automatic logic       _GEN_380;
      automatic logic       _GEN_381 = allocateIndexBinary_3 == 4'hE;
      automatic logic       _GEN_382;
      automatic logic       _GEN_383;
      automatic logic       _GEN_384;
      automatic logic       _GEN_385;
      automatic logic       _GEN_386;
      automatic logic       _GEN_387;
      automatic logic       _GEN_388;
      automatic logic       _GEN_389;
      automatic logic       _GEN_390;
      automatic logic       _GEN_391;
      automatic logic       _GEN_392;
      automatic logic       _GEN_393;
      automatic logic       _GEN_394;
      automatic logic       _GEN_395;
      automatic logic       _GEN_396;
      automatic logic       _GEN_397;
      automatic logic       _GEN_398;
      automatic logic       _GEN_399;
      automatic logic       _GEN_400;
      automatic logic       _GEN_401;
      automatic logic       _GEN_402;
      automatic logic       _GEN_403;
      automatic logic       _GEN_404;
      automatic logic       _GEN_405;
      automatic logic       _GEN_406;
      automatic logic       _GEN_407;
      automatic logic       _GEN_408;
      automatic logic       _GEN_409;
      automatic logic       _GEN_410;
      automatic logic       _GEN_411;
      automatic logic       _GEN_412;
      automatic logic       _GEN_413;
      automatic logic       _GEN_414;
      automatic logic       _GEN_415;
      automatic logic       _GEN_416;
      automatic logic       _GEN_417;
      automatic logic       _GEN_418;
      automatic logic       _GEN_419;
      automatic logic       _GEN_420;
      automatic logic       _GEN_421;
      automatic logic       _GEN_422;
      automatic logic       _GEN_423;
      automatic logic       _GEN_424;
      automatic logic       _GEN_425;
      automatic logic       _GEN_426;
      automatic logic       _GEN_427;
      automatic logic       _GEN_428;
      automatic logic       _GEN_429;
      automatic logic       _GEN_430;
      automatic logic       _GEN_431;
      automatic logic       _GEN_432;
      automatic logic       _GEN_433;
      automatic logic       _GEN_434;
      automatic logic       _GEN_435;
      automatic logic       _GEN_436;
      automatic logic       _GEN_437;
      automatic logic       _GEN_438;
      automatic logic       _GEN_439;
      automatic logic       _GEN_440;
      automatic logic       _GEN_441;
      automatic logic       _GEN_442;
      automatic logic       _GEN_443;
      automatic logic       _GEN_444;
      automatic logic       _GEN_445;
      automatic logic       _GEN_446;
      automatic logic       _GEN_447;
      automatic logic       _GEN_448;
      automatic logic       _GEN_449;
      automatic logic       _GEN_450;
      automatic logic       _GEN_451;
      automatic logic       _GEN_452;
      automatic logic       _GEN_453;
      automatic logic       _GEN_454;
      automatic logic       _GEN_455;
      automatic logic       _GEN_456 = _GEN_92[port0_RS_index] & port0_valid;
      automatic logic       _GEN_457 = _GEN_456 & port0_RS_index == 4'h0;
      automatic logic       _GEN_458 = _GEN_456 & port0_RS_index == 4'h1;
      automatic logic       _GEN_459 = _GEN_456 & port0_RS_index == 4'h2;
      automatic logic       _GEN_460 = _GEN_456 & port0_RS_index == 4'h3;
      automatic logic       _GEN_461 = _GEN_456 & port0_RS_index == 4'h4;
      automatic logic       _GEN_462 = _GEN_456 & port0_RS_index == 4'h5;
      automatic logic       _GEN_463 = _GEN_456 & port0_RS_index == 4'h6;
      automatic logic       _GEN_464 = _GEN_456 & port0_RS_index == 4'h7;
      automatic logic       _GEN_465 = _GEN_456 & port0_RS_index == 4'h8;
      automatic logic       _GEN_466 = _GEN_456 & port0_RS_index == 4'h9;
      automatic logic       _GEN_467 = _GEN_456 & port0_RS_index == 4'hA;
      automatic logic       _GEN_468 = _GEN_456 & port0_RS_index == 4'hB;
      automatic logic       _GEN_469 = _GEN_456 & port0_RS_index == 4'hC;
      automatic logic       _GEN_470 = _GEN_456 & port0_RS_index == 4'hD;
      automatic logic       _GEN_471 = _GEN_456 & port0_RS_index == 4'hE;
      automatic logic       _GEN_472 = _GEN_456 & (&port0_RS_index);
      automatic logic       _GEN_473 = _GEN_92[port1_RS_index] & port1_valid;
      automatic logic       _GEN_474 = port1_RS_index == 4'h0;
      automatic logic       _GEN_475 = port1_RS_index == 4'h1;
      automatic logic       _GEN_476 = port1_RS_index == 4'h2;
      automatic logic       _GEN_477 = port1_RS_index == 4'h3;
      automatic logic       _GEN_478 = port1_RS_index == 4'h4;
      automatic logic       _GEN_479 = port1_RS_index == 4'h5;
      automatic logic       _GEN_480 = port1_RS_index == 4'h6;
      automatic logic       _GEN_481 = port1_RS_index == 4'h7;
      automatic logic       _GEN_482 = port1_RS_index == 4'h8;
      automatic logic       _GEN_483 = port1_RS_index == 4'h9;
      automatic logic       _GEN_484 = port1_RS_index == 4'hA;
      automatic logic       _GEN_485 = port1_RS_index == 4'hB;
      automatic logic       _GEN_486 = port1_RS_index == 4'hC;
      automatic logic       _GEN_487 = port1_RS_index == 4'hD;
      automatic logic       _GEN_488 = port1_RS_index == 4'hE;
      automatic logic       _GEN_489 = _GEN_474 | _GEN_457;
      automatic logic       _GEN_490 = _GEN_475 | _GEN_458;
      automatic logic       _GEN_491 = _GEN_476 | _GEN_459;
      automatic logic       _GEN_492 = _GEN_477 | _GEN_460;
      automatic logic       _GEN_493 = _GEN_478 | _GEN_461;
      automatic logic       _GEN_494 = _GEN_479 | _GEN_462;
      automatic logic       _GEN_495 = _GEN_480 | _GEN_463;
      automatic logic       _GEN_496 = _GEN_481 | _GEN_464;
      automatic logic       _GEN_497 = _GEN_482 | _GEN_465;
      automatic logic       _GEN_498 = _GEN_483 | _GEN_466;
      automatic logic       _GEN_499 = _GEN_484 | _GEN_467;
      automatic logic       _GEN_500 = _GEN_485 | _GEN_468;
      automatic logic       _GEN_501 = _GEN_486 | _GEN_469;
      automatic logic       _GEN_502 = _GEN_487 | _GEN_470;
      automatic logic       _GEN_503 = _GEN_488 | _GEN_471;
      automatic logic       _GEN_504 = (&port1_RS_index) | _GEN_472;
      automatic logic       _GEN_505 = _GEN_92[port2_RS_index] & port2_valid;
      automatic logic       _GEN_506 = _GEN_505 & port2_RS_index == 4'h0;
      automatic logic       _GEN_507 = _GEN_506 | _GEN_473 & _GEN_474 | _GEN_457;
      automatic logic       _GEN_508 = _GEN_505 & port2_RS_index == 4'h1;
      automatic logic       _GEN_509 = _GEN_508 | _GEN_473 & _GEN_475 | _GEN_458;
      automatic logic       _GEN_510 = _GEN_505 & port2_RS_index == 4'h2;
      automatic logic       _GEN_511 = _GEN_510 | _GEN_473 & _GEN_476 | _GEN_459;
      automatic logic       _GEN_512 = _GEN_505 & port2_RS_index == 4'h3;
      automatic logic       _GEN_513 = _GEN_512 | _GEN_473 & _GEN_477 | _GEN_460;
      automatic logic       _GEN_514 = _GEN_505 & port2_RS_index == 4'h4;
      automatic logic       _GEN_515 = _GEN_514 | _GEN_473 & _GEN_478 | _GEN_461;
      automatic logic       _GEN_516 = _GEN_505 & port2_RS_index == 4'h5;
      automatic logic       _GEN_517 = _GEN_516 | _GEN_473 & _GEN_479 | _GEN_462;
      automatic logic       _GEN_518 = _GEN_505 & port2_RS_index == 4'h6;
      automatic logic       _GEN_519 = _GEN_518 | _GEN_473 & _GEN_480 | _GEN_463;
      automatic logic       _GEN_520 = _GEN_505 & port2_RS_index == 4'h7;
      automatic logic       _GEN_521 = _GEN_520 | _GEN_473 & _GEN_481 | _GEN_464;
      automatic logic       _GEN_522 = _GEN_505 & port2_RS_index == 4'h8;
      automatic logic       _GEN_523 = _GEN_522 | _GEN_473 & _GEN_482 | _GEN_465;
      automatic logic       _GEN_524 = _GEN_505 & port2_RS_index == 4'h9;
      automatic logic       _GEN_525 = _GEN_524 | _GEN_473 & _GEN_483 | _GEN_466;
      automatic logic       _GEN_526 = _GEN_505 & port2_RS_index == 4'hA;
      automatic logic       _GEN_527 = _GEN_526 | _GEN_473 & _GEN_484 | _GEN_467;
      automatic logic       _GEN_528 = _GEN_505 & port2_RS_index == 4'hB;
      automatic logic       _GEN_529 = _GEN_528 | _GEN_473 & _GEN_485 | _GEN_468;
      automatic logic       _GEN_530 = _GEN_505 & port2_RS_index == 4'hC;
      automatic logic       _GEN_531 = _GEN_530 | _GEN_473 & _GEN_486 | _GEN_469;
      automatic logic       _GEN_532 = _GEN_505 & port2_RS_index == 4'hD;
      automatic logic       _GEN_533 = _GEN_532 | _GEN_473 & _GEN_487 | _GEN_470;
      automatic logic       _GEN_534 = _GEN_505 & port2_RS_index == 4'hE;
      automatic logic       _GEN_535 = _GEN_534 | _GEN_473 & _GEN_488 | _GEN_471;
      automatic logic       _GEN_536 = _GEN_505 & (&port2_RS_index);
      automatic logic       _GEN_537 = _GEN_536 | _GEN_473 & (&port1_RS_index) | _GEN_472;
      _GEN_106 = io_backend_packet_0_valid & allocateIndexBinary == 4'h0;
      _GEN_107 = io_backend_packet_0_valid & allocateIndexBinary == 4'h1;
      _GEN_108 = io_backend_packet_0_valid & allocateIndexBinary == 4'h2;
      _GEN_109 = io_backend_packet_0_valid & allocateIndexBinary == 4'h3;
      _GEN_110 = io_backend_packet_0_valid & allocateIndexBinary == 4'h4;
      _GEN_111 = io_backend_packet_0_valid & allocateIndexBinary == 4'h5;
      _GEN_112 = io_backend_packet_0_valid & allocateIndexBinary == 4'h6;
      _GEN_113 = io_backend_packet_0_valid & allocateIndexBinary == 4'h7;
      _GEN_114 = io_backend_packet_0_valid & allocateIndexBinary == 4'h8;
      _GEN_115 = io_backend_packet_0_valid & allocateIndexBinary == 4'h9;
      _GEN_116 = io_backend_packet_0_valid & allocateIndexBinary == 4'hA;
      _GEN_117 = io_backend_packet_0_valid & allocateIndexBinary == 4'hB;
      _GEN_118 = io_backend_packet_0_valid & allocateIndexBinary == 4'hC;
      _GEN_119 = io_backend_packet_0_valid & allocateIndexBinary == 4'hD;
      _GEN_120 = io_backend_packet_0_valid & allocateIndexBinary == 4'hE;
      _GEN_121 = io_backend_packet_0_valid & (&allocateIndexBinary);
      _GEN_123 = io_backend_packet_1_valid & _GEN_122;
      _GEN_125 = io_backend_packet_1_valid & _GEN_124;
      _GEN_127 = io_backend_packet_1_valid & _GEN_126;
      _GEN_129 = io_backend_packet_1_valid & _GEN_128;
      _GEN_131 = io_backend_packet_1_valid & _GEN_130;
      _GEN_133 = io_backend_packet_1_valid & _GEN_132;
      _GEN_135 = io_backend_packet_1_valid & _GEN_134;
      _GEN_137 = io_backend_packet_1_valid & _GEN_136;
      _GEN_139 = io_backend_packet_1_valid & _GEN_138;
      _GEN_141 = io_backend_packet_1_valid & _GEN_140;
      _GEN_143 = io_backend_packet_1_valid & _GEN_142;
      _GEN_145 = io_backend_packet_1_valid & _GEN_144;
      _GEN_147 = io_backend_packet_1_valid & _GEN_146;
      _GEN_149 = io_backend_packet_1_valid & _GEN_148;
      _GEN_151 = io_backend_packet_1_valid & _GEN_150;
      _GEN_152 = io_backend_packet_1_valid & (&allocateIndexBinary_1);
      _GEN_153 =
        io_backend_packet_1_valid
          ? _GEN_122 | _GEN_106 | reservation_station_0_valid
          : _GEN_106 | reservation_station_0_valid;
      _GEN_154 =
        io_backend_packet_1_valid
          ? _GEN_124 | _GEN_107 | reservation_station_1_valid
          : _GEN_107 | reservation_station_1_valid;
      _GEN_155 =
        io_backend_packet_1_valid
          ? _GEN_126 | _GEN_108 | reservation_station_2_valid
          : _GEN_108 | reservation_station_2_valid;
      _GEN_156 =
        io_backend_packet_1_valid
          ? _GEN_128 | _GEN_109 | reservation_station_3_valid
          : _GEN_109 | reservation_station_3_valid;
      _GEN_157 =
        io_backend_packet_1_valid
          ? _GEN_130 | _GEN_110 | reservation_station_4_valid
          : _GEN_110 | reservation_station_4_valid;
      _GEN_158 =
        io_backend_packet_1_valid
          ? _GEN_132 | _GEN_111 | reservation_station_5_valid
          : _GEN_111 | reservation_station_5_valid;
      _GEN_159 =
        io_backend_packet_1_valid
          ? _GEN_134 | _GEN_112 | reservation_station_6_valid
          : _GEN_112 | reservation_station_6_valid;
      _GEN_160 =
        io_backend_packet_1_valid
          ? _GEN_136 | _GEN_113 | reservation_station_7_valid
          : _GEN_113 | reservation_station_7_valid;
      _GEN_161 =
        io_backend_packet_1_valid
          ? _GEN_138 | _GEN_114 | reservation_station_8_valid
          : _GEN_114 | reservation_station_8_valid;
      _GEN_162 =
        io_backend_packet_1_valid
          ? _GEN_140 | _GEN_115 | reservation_station_9_valid
          : _GEN_115 | reservation_station_9_valid;
      _GEN_163 =
        io_backend_packet_1_valid
          ? _GEN_142 | _GEN_116 | reservation_station_10_valid
          : _GEN_116 | reservation_station_10_valid;
      _GEN_164 =
        io_backend_packet_1_valid
          ? _GEN_144 | _GEN_117 | reservation_station_11_valid
          : _GEN_117 | reservation_station_11_valid;
      _GEN_165 =
        io_backend_packet_1_valid
          ? _GEN_146 | _GEN_118 | reservation_station_12_valid
          : _GEN_118 | reservation_station_12_valid;
      _GEN_166 =
        io_backend_packet_1_valid
          ? _GEN_148 | _GEN_119 | reservation_station_13_valid
          : _GEN_119 | reservation_station_13_valid;
      _GEN_167 =
        io_backend_packet_1_valid
          ? _GEN_150 | _GEN_120 | reservation_station_14_valid
          : _GEN_120 | reservation_station_14_valid;
      _GEN_168 =
        io_backend_packet_1_valid
          ? (&allocateIndexBinary_1) | _GEN_121 | reservation_station_15_valid
          : _GEN_121 | reservation_station_15_valid;
      _GEN_169 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h0;
      _GEN_170 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h1;
      _GEN_171 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h2;
      _GEN_172 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h3;
      _GEN_173 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h4;
      _GEN_174 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h5;
      _GEN_175 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h6;
      _GEN_176 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h7;
      _GEN_177 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h8;
      _GEN_178 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h9;
      _GEN_179 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hA;
      _GEN_180 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hB;
      _GEN_181 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hC;
      _GEN_182 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hD;
      _GEN_183 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hE;
      _GEN_184 = io_backend_packet_2_valid & (&allocateIndexBinary_2);
      _GEN_186 = io_backend_packet_3_valid & _GEN_185;
      _GEN_187 = _GEN_186 | _GEN_169 | _GEN_123 | _GEN_106;
      _GEN_188 =
        _GEN_186
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_169
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_123
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_106
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_0_decoded_instruction_RD_valid;
      _GEN_189 =
        _GEN_186
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_169
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_123
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_106
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_0_decoded_instruction_RS1_valid;
      _GEN_190 =
        _GEN_186
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_169
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_123
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_106
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_0_decoded_instruction_RS2_valid;
      _GEN_191 =
        _GEN_186
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_169
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_123
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_106
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_0_decoded_instruction_needs_ALU;
      _GEN_192 =
        _GEN_186
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_169
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_123
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_106
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_0_decoded_instruction_needs_branch_unit;
      _GEN_193 =
        _GEN_186
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_169
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_123
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_106
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_0_decoded_instruction_needs_CSRs;
      _GEN_194 =
        _GEN_186
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_169
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_123
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_106
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_0_decoded_instruction_SUBTRACT;
      _GEN_195 =
        _GEN_186
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_169
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_123
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_106
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_0_decoded_instruction_MULTIPLY;
      _GEN_196 =
        _GEN_186
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_169
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_123
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_106
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_0_decoded_instruction_IMMEDIATE;
      _GEN_197 =
        _GEN_186
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_169
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_123
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_106
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_0_decoded_instruction_IS_LOAD;
      _GEN_198 =
        _GEN_186
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_169
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_123
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_106
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_0_decoded_instruction_IS_STORE;
      _GEN_200 = io_backend_packet_3_valid & _GEN_199;
      _GEN_201 = _GEN_200 | _GEN_170 | _GEN_125 | _GEN_107;
      _GEN_202 =
        _GEN_200
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_170
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_125
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_107
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_1_decoded_instruction_RD_valid;
      _GEN_203 =
        _GEN_200
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_170
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_125
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_107
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_1_decoded_instruction_RS1_valid;
      _GEN_204 =
        _GEN_200
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_170
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_125
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_107
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_1_decoded_instruction_RS2_valid;
      _GEN_205 =
        _GEN_200
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_170
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_125
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_107
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_1_decoded_instruction_needs_ALU;
      _GEN_206 =
        _GEN_200
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_170
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_125
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_107
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_1_decoded_instruction_needs_branch_unit;
      _GEN_207 =
        _GEN_200
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_170
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_125
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_107
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_1_decoded_instruction_needs_CSRs;
      _GEN_208 =
        _GEN_200
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_170
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_125
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_107
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_1_decoded_instruction_SUBTRACT;
      _GEN_209 =
        _GEN_200
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_170
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_125
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_107
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_1_decoded_instruction_MULTIPLY;
      _GEN_210 =
        _GEN_200
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_170
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_125
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_107
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_1_decoded_instruction_IMMEDIATE;
      _GEN_211 =
        _GEN_200
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_170
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_125
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_107
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_1_decoded_instruction_IS_LOAD;
      _GEN_212 =
        _GEN_200
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_170
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_125
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_107
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_1_decoded_instruction_IS_STORE;
      _GEN_214 = io_backend_packet_3_valid & _GEN_213;
      _GEN_215 = _GEN_214 | _GEN_171 | _GEN_127 | _GEN_108;
      _GEN_216 =
        _GEN_214
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_171
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_127
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_108
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_2_decoded_instruction_RD_valid;
      _GEN_217 =
        _GEN_214
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_171
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_127
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_108
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_2_decoded_instruction_RS1_valid;
      _GEN_218 =
        _GEN_214
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_171
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_127
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_108
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_2_decoded_instruction_RS2_valid;
      _GEN_219 =
        _GEN_214
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_171
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_127
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_108
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_2_decoded_instruction_needs_ALU;
      _GEN_220 =
        _GEN_214
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_171
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_127
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_108
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_2_decoded_instruction_needs_branch_unit;
      _GEN_221 =
        _GEN_214
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_171
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_127
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_108
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_2_decoded_instruction_needs_CSRs;
      _GEN_222 =
        _GEN_214
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_171
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_127
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_108
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_2_decoded_instruction_SUBTRACT;
      _GEN_223 =
        _GEN_214
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_171
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_127
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_108
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_2_decoded_instruction_MULTIPLY;
      _GEN_224 =
        _GEN_214
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_171
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_127
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_108
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_2_decoded_instruction_IMMEDIATE;
      _GEN_225 =
        _GEN_214
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_171
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_127
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_108
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_2_decoded_instruction_IS_LOAD;
      _GEN_226 =
        _GEN_214
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_171
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_127
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_108
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_2_decoded_instruction_IS_STORE;
      _GEN_228 = io_backend_packet_3_valid & _GEN_227;
      _GEN_229 = _GEN_228 | _GEN_172 | _GEN_129 | _GEN_109;
      _GEN_230 =
        _GEN_228
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_172
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_129
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_109
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_3_decoded_instruction_RD_valid;
      _GEN_231 =
        _GEN_228
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_172
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_129
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_109
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_3_decoded_instruction_RS1_valid;
      _GEN_232 =
        _GEN_228
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_172
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_129
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_109
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_3_decoded_instruction_RS2_valid;
      _GEN_233 =
        _GEN_228
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_172
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_129
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_109
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_3_decoded_instruction_needs_ALU;
      _GEN_234 =
        _GEN_228
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_172
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_129
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_109
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_3_decoded_instruction_needs_branch_unit;
      _GEN_235 =
        _GEN_228
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_172
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_129
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_109
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_3_decoded_instruction_needs_CSRs;
      _GEN_236 =
        _GEN_228
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_172
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_129
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_109
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_3_decoded_instruction_SUBTRACT;
      _GEN_237 =
        _GEN_228
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_172
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_129
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_109
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_3_decoded_instruction_MULTIPLY;
      _GEN_238 =
        _GEN_228
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_172
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_129
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_109
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_3_decoded_instruction_IMMEDIATE;
      _GEN_239 =
        _GEN_228
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_172
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_129
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_109
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_3_decoded_instruction_IS_LOAD;
      _GEN_240 =
        _GEN_228
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_172
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_129
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_109
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_3_decoded_instruction_IS_STORE;
      _GEN_242 = io_backend_packet_3_valid & _GEN_241;
      _GEN_243 = _GEN_242 | _GEN_173 | _GEN_131 | _GEN_110;
      _GEN_244 =
        _GEN_242
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_173
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_131
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_110
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_4_decoded_instruction_RD_valid;
      _GEN_245 =
        _GEN_242
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_173
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_131
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_110
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_4_decoded_instruction_RS1_valid;
      _GEN_246 =
        _GEN_242
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_173
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_131
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_110
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_4_decoded_instruction_RS2_valid;
      _GEN_247 =
        _GEN_242
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_173
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_131
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_110
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_4_decoded_instruction_needs_ALU;
      _GEN_248 =
        _GEN_242
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_173
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_131
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_110
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_4_decoded_instruction_needs_branch_unit;
      _GEN_249 =
        _GEN_242
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_173
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_131
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_110
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_4_decoded_instruction_needs_CSRs;
      _GEN_250 =
        _GEN_242
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_173
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_131
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_110
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_4_decoded_instruction_SUBTRACT;
      _GEN_251 =
        _GEN_242
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_173
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_131
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_110
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_4_decoded_instruction_MULTIPLY;
      _GEN_252 =
        _GEN_242
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_173
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_131
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_110
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_4_decoded_instruction_IMMEDIATE;
      _GEN_253 =
        _GEN_242
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_173
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_131
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_110
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_4_decoded_instruction_IS_LOAD;
      _GEN_254 =
        _GEN_242
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_173
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_131
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_110
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_4_decoded_instruction_IS_STORE;
      _GEN_256 = io_backend_packet_3_valid & _GEN_255;
      _GEN_257 = _GEN_256 | _GEN_174 | _GEN_133 | _GEN_111;
      _GEN_258 =
        _GEN_256
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_174
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_133
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_111
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_5_decoded_instruction_RD_valid;
      _GEN_259 =
        _GEN_256
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_174
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_133
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_111
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_5_decoded_instruction_RS1_valid;
      _GEN_260 =
        _GEN_256
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_174
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_133
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_111
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_5_decoded_instruction_RS2_valid;
      _GEN_261 =
        _GEN_256
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_174
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_133
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_111
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_5_decoded_instruction_needs_ALU;
      _GEN_262 =
        _GEN_256
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_174
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_133
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_111
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_5_decoded_instruction_needs_branch_unit;
      _GEN_263 =
        _GEN_256
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_174
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_133
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_111
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_5_decoded_instruction_needs_CSRs;
      _GEN_264 =
        _GEN_256
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_174
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_133
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_111
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_5_decoded_instruction_SUBTRACT;
      _GEN_265 =
        _GEN_256
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_174
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_133
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_111
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_5_decoded_instruction_MULTIPLY;
      _GEN_266 =
        _GEN_256
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_174
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_133
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_111
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_5_decoded_instruction_IMMEDIATE;
      _GEN_267 =
        _GEN_256
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_174
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_133
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_111
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_5_decoded_instruction_IS_LOAD;
      _GEN_268 =
        _GEN_256
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_174
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_133
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_111
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_5_decoded_instruction_IS_STORE;
      _GEN_270 = io_backend_packet_3_valid & _GEN_269;
      _GEN_271 = _GEN_270 | _GEN_175 | _GEN_135 | _GEN_112;
      _GEN_272 =
        _GEN_270
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_175
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_135
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_112
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_6_decoded_instruction_RD_valid;
      _GEN_273 =
        _GEN_270
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_175
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_135
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_112
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_6_decoded_instruction_RS1_valid;
      _GEN_274 =
        _GEN_270
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_175
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_135
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_112
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_6_decoded_instruction_RS2_valid;
      _GEN_275 =
        _GEN_270
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_175
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_135
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_112
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_6_decoded_instruction_needs_ALU;
      _GEN_276 =
        _GEN_270
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_175
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_135
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_112
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_6_decoded_instruction_needs_branch_unit;
      _GEN_277 =
        _GEN_270
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_175
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_135
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_112
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_6_decoded_instruction_needs_CSRs;
      _GEN_278 =
        _GEN_270
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_175
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_135
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_112
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_6_decoded_instruction_SUBTRACT;
      _GEN_279 =
        _GEN_270
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_175
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_135
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_112
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_6_decoded_instruction_MULTIPLY;
      _GEN_280 =
        _GEN_270
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_175
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_135
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_112
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_6_decoded_instruction_IMMEDIATE;
      _GEN_281 =
        _GEN_270
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_175
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_135
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_112
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_6_decoded_instruction_IS_LOAD;
      _GEN_282 =
        _GEN_270
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_175
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_135
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_112
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_6_decoded_instruction_IS_STORE;
      _GEN_284 = io_backend_packet_3_valid & _GEN_283;
      _GEN_285 = _GEN_284 | _GEN_176 | _GEN_137 | _GEN_113;
      _GEN_286 =
        _GEN_284
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_176
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_137
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_113
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_7_decoded_instruction_RD_valid;
      _GEN_287 =
        _GEN_284
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_176
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_137
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_113
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_7_decoded_instruction_RS1_valid;
      _GEN_288 =
        _GEN_284
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_176
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_137
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_113
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_7_decoded_instruction_RS2_valid;
      _GEN_289 =
        _GEN_284
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_176
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_137
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_113
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_7_decoded_instruction_needs_ALU;
      _GEN_290 =
        _GEN_284
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_176
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_137
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_113
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_7_decoded_instruction_needs_branch_unit;
      _GEN_291 =
        _GEN_284
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_176
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_137
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_113
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_7_decoded_instruction_needs_CSRs;
      _GEN_292 =
        _GEN_284
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_176
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_137
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_113
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_7_decoded_instruction_SUBTRACT;
      _GEN_293 =
        _GEN_284
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_176
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_137
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_113
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_7_decoded_instruction_MULTIPLY;
      _GEN_294 =
        _GEN_284
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_176
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_137
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_113
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_7_decoded_instruction_IMMEDIATE;
      _GEN_295 =
        _GEN_284
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_176
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_137
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_113
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_7_decoded_instruction_IS_LOAD;
      _GEN_296 =
        _GEN_284
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_176
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_137
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_113
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_7_decoded_instruction_IS_STORE;
      _GEN_298 = io_backend_packet_3_valid & _GEN_297;
      _GEN_299 = _GEN_298 | _GEN_177 | _GEN_139 | _GEN_114;
      _GEN_300 =
        _GEN_298
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_177
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_139
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_114
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_8_decoded_instruction_RD_valid;
      _GEN_301 =
        _GEN_298
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_177
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_139
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_114
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_8_decoded_instruction_RS1_valid;
      _GEN_302 =
        _GEN_298
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_177
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_139
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_114
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_8_decoded_instruction_RS2_valid;
      _GEN_303 =
        _GEN_298
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_177
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_139
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_114
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_8_decoded_instruction_needs_ALU;
      _GEN_304 =
        _GEN_298
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_177
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_139
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_114
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_8_decoded_instruction_needs_branch_unit;
      _GEN_305 =
        _GEN_298
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_177
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_139
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_114
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_8_decoded_instruction_needs_CSRs;
      _GEN_306 =
        _GEN_298
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_177
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_139
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_114
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_8_decoded_instruction_SUBTRACT;
      _GEN_307 =
        _GEN_298
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_177
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_139
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_114
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_8_decoded_instruction_MULTIPLY;
      _GEN_308 =
        _GEN_298
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_177
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_139
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_114
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_8_decoded_instruction_IMMEDIATE;
      _GEN_309 =
        _GEN_298
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_177
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_139
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_114
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_8_decoded_instruction_IS_LOAD;
      _GEN_310 =
        _GEN_298
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_177
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_139
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_114
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_8_decoded_instruction_IS_STORE;
      _GEN_312 = io_backend_packet_3_valid & _GEN_311;
      _GEN_313 = _GEN_312 | _GEN_178 | _GEN_141 | _GEN_115;
      _GEN_314 =
        _GEN_312
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_178
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_141
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_115
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_9_decoded_instruction_RD_valid;
      _GEN_315 =
        _GEN_312
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_178
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_141
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_115
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_9_decoded_instruction_RS1_valid;
      _GEN_316 =
        _GEN_312
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_178
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_141
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_115
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_9_decoded_instruction_RS2_valid;
      _GEN_317 =
        _GEN_312
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_178
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_141
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_115
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_9_decoded_instruction_needs_ALU;
      _GEN_318 =
        _GEN_312
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_178
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_141
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_115
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_9_decoded_instruction_needs_branch_unit;
      _GEN_319 =
        _GEN_312
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_178
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_141
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_115
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_9_decoded_instruction_needs_CSRs;
      _GEN_320 =
        _GEN_312
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_178
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_141
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_115
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_9_decoded_instruction_SUBTRACT;
      _GEN_321 =
        _GEN_312
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_178
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_141
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_115
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_9_decoded_instruction_MULTIPLY;
      _GEN_322 =
        _GEN_312
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_178
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_141
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_115
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_9_decoded_instruction_IMMEDIATE;
      _GEN_323 =
        _GEN_312
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_178
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_141
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_115
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_9_decoded_instruction_IS_LOAD;
      _GEN_324 =
        _GEN_312
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_178
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_141
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_115
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_9_decoded_instruction_IS_STORE;
      _GEN_326 = io_backend_packet_3_valid & _GEN_325;
      _GEN_327 = _GEN_326 | _GEN_179 | _GEN_143 | _GEN_116;
      _GEN_328 =
        _GEN_326
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_179
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_143
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_116
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_10_decoded_instruction_RD_valid;
      _GEN_329 =
        _GEN_326
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_179
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_143
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_116
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_10_decoded_instruction_RS1_valid;
      _GEN_330 =
        _GEN_326
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_179
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_143
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_116
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_10_decoded_instruction_RS2_valid;
      _GEN_331 =
        _GEN_326
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_179
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_143
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_116
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_10_decoded_instruction_needs_ALU;
      _GEN_332 =
        _GEN_326
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_179
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_143
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_116
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_10_decoded_instruction_needs_branch_unit;
      _GEN_333 =
        _GEN_326
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_179
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_143
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_116
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_10_decoded_instruction_needs_CSRs;
      _GEN_334 =
        _GEN_326
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_179
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_143
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_116
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_10_decoded_instruction_SUBTRACT;
      _GEN_335 =
        _GEN_326
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_179
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_143
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_116
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_10_decoded_instruction_MULTIPLY;
      _GEN_336 =
        _GEN_326
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_179
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_143
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_116
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_10_decoded_instruction_IMMEDIATE;
      _GEN_337 =
        _GEN_326
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_179
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_143
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_116
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_10_decoded_instruction_IS_LOAD;
      _GEN_338 =
        _GEN_326
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_179
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_143
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_116
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_10_decoded_instruction_IS_STORE;
      _GEN_340 = io_backend_packet_3_valid & _GEN_339;
      _GEN_341 = _GEN_340 | _GEN_180 | _GEN_145 | _GEN_117;
      _GEN_342 =
        _GEN_340
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_180
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_145
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_117
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_11_decoded_instruction_RD_valid;
      _GEN_343 =
        _GEN_340
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_180
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_145
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_117
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_11_decoded_instruction_RS1_valid;
      _GEN_344 =
        _GEN_340
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_180
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_145
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_117
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_11_decoded_instruction_RS2_valid;
      _GEN_345 =
        _GEN_340
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_180
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_145
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_117
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_11_decoded_instruction_needs_ALU;
      _GEN_346 =
        _GEN_340
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_180
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_145
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_117
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_11_decoded_instruction_needs_branch_unit;
      _GEN_347 =
        _GEN_340
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_180
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_145
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_117
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_11_decoded_instruction_needs_CSRs;
      _GEN_348 =
        _GEN_340
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_180
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_145
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_117
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_11_decoded_instruction_SUBTRACT;
      _GEN_349 =
        _GEN_340
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_180
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_145
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_117
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_11_decoded_instruction_MULTIPLY;
      _GEN_350 =
        _GEN_340
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_180
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_145
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_117
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_11_decoded_instruction_IMMEDIATE;
      _GEN_351 =
        _GEN_340
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_180
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_145
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_117
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_11_decoded_instruction_IS_LOAD;
      _GEN_352 =
        _GEN_340
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_180
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_145
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_117
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_11_decoded_instruction_IS_STORE;
      _GEN_354 = io_backend_packet_3_valid & _GEN_353;
      _GEN_355 = _GEN_354 | _GEN_181 | _GEN_147 | _GEN_118;
      _GEN_356 =
        _GEN_354
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_181
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_147
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_118
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_12_decoded_instruction_RD_valid;
      _GEN_357 =
        _GEN_354
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_181
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_147
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_118
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_12_decoded_instruction_RS1_valid;
      _GEN_358 =
        _GEN_354
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_181
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_147
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_118
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_12_decoded_instruction_RS2_valid;
      _GEN_359 =
        _GEN_354
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_181
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_147
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_118
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_12_decoded_instruction_needs_ALU;
      _GEN_360 =
        _GEN_354
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_181
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_147
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_118
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_12_decoded_instruction_needs_branch_unit;
      _GEN_361 =
        _GEN_354
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_181
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_147
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_118
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_12_decoded_instruction_needs_CSRs;
      _GEN_362 =
        _GEN_354
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_181
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_147
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_118
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_12_decoded_instruction_SUBTRACT;
      _GEN_363 =
        _GEN_354
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_181
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_147
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_118
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_12_decoded_instruction_MULTIPLY;
      _GEN_364 =
        _GEN_354
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_181
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_147
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_118
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_12_decoded_instruction_IMMEDIATE;
      _GEN_365 =
        _GEN_354
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_181
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_147
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_118
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_12_decoded_instruction_IS_LOAD;
      _GEN_366 =
        _GEN_354
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_181
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_147
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_118
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_12_decoded_instruction_IS_STORE;
      _GEN_368 = io_backend_packet_3_valid & _GEN_367;
      _GEN_369 = _GEN_368 | _GEN_182 | _GEN_149 | _GEN_119;
      _GEN_370 =
        _GEN_368
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_182
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_149
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_119
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_13_decoded_instruction_RD_valid;
      _GEN_371 =
        _GEN_368
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_182
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_149
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_119
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_13_decoded_instruction_RS1_valid;
      _GEN_372 =
        _GEN_368
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_182
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_149
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_119
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_13_decoded_instruction_RS2_valid;
      _GEN_373 =
        _GEN_368
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_182
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_149
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_119
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_13_decoded_instruction_needs_ALU;
      _GEN_374 =
        _GEN_368
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_182
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_149
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_119
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_13_decoded_instruction_needs_branch_unit;
      _GEN_375 =
        _GEN_368
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_182
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_149
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_119
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_13_decoded_instruction_needs_CSRs;
      _GEN_376 =
        _GEN_368
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_182
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_149
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_119
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_13_decoded_instruction_SUBTRACT;
      _GEN_377 =
        _GEN_368
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_182
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_149
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_119
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_13_decoded_instruction_MULTIPLY;
      _GEN_378 =
        _GEN_368
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_182
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_149
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_119
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_13_decoded_instruction_IMMEDIATE;
      _GEN_379 =
        _GEN_368
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_182
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_149
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_119
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_13_decoded_instruction_IS_LOAD;
      _GEN_380 =
        _GEN_368
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_182
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_149
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_119
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_13_decoded_instruction_IS_STORE;
      _GEN_382 = io_backend_packet_3_valid & _GEN_381;
      _GEN_383 = _GEN_382 | _GEN_183 | _GEN_151 | _GEN_120;
      _GEN_384 =
        _GEN_382
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_183
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_151
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_120
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_14_decoded_instruction_RD_valid;
      _GEN_385 =
        _GEN_382
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_183
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_151
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_120
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_14_decoded_instruction_RS1_valid;
      _GEN_386 =
        _GEN_382
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_183
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_151
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_120
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_14_decoded_instruction_RS2_valid;
      _GEN_387 =
        _GEN_382
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_183
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_151
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_120
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_14_decoded_instruction_needs_ALU;
      _GEN_388 =
        _GEN_382
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_183
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_151
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_120
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_14_decoded_instruction_needs_branch_unit;
      _GEN_389 =
        _GEN_382
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_183
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_151
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_120
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_14_decoded_instruction_needs_CSRs;
      _GEN_390 =
        _GEN_382
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_183
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_151
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_120
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_14_decoded_instruction_SUBTRACT;
      _GEN_391 =
        _GEN_382
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_183
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_151
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_120
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_14_decoded_instruction_MULTIPLY;
      _GEN_392 =
        _GEN_382
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_183
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_151
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_120
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_14_decoded_instruction_IMMEDIATE;
      _GEN_393 =
        _GEN_382
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_183
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_151
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_120
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_14_decoded_instruction_IS_LOAD;
      _GEN_394 =
        _GEN_382
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_183
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_151
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_120
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_14_decoded_instruction_IS_STORE;
      _GEN_395 = io_backend_packet_3_valid & (&allocateIndexBinary_3);
      _GEN_396 = _GEN_395 | _GEN_184 | _GEN_152 | _GEN_121;
      _GEN_397 =
        _GEN_395
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_184
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_152
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_121
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_15_decoded_instruction_RD_valid;
      _GEN_398 =
        _GEN_395
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_184
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_152
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_121
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_15_decoded_instruction_RS1_valid;
      _GEN_399 =
        _GEN_395
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_184
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_152
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_121
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_15_decoded_instruction_RS2_valid;
      _GEN_400 =
        _GEN_395
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_184
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_152
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_121
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_15_decoded_instruction_needs_ALU;
      _GEN_401 =
        _GEN_395
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_184
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_152
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_121
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_15_decoded_instruction_needs_branch_unit;
      _GEN_402 =
        _GEN_395
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_184
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_152
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_121
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_15_decoded_instruction_needs_CSRs;
      _GEN_403 =
        _GEN_395
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_184
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_152
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_121
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_15_decoded_instruction_SUBTRACT;
      _GEN_404 =
        _GEN_395
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_184
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_152
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_121
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_15_decoded_instruction_MULTIPLY;
      _GEN_405 =
        _GEN_395
          ? io_backend_packet_3_bits_IMMEDIATE
          : _GEN_184
              ? io_backend_packet_2_bits_IMMEDIATE
              : _GEN_152
                  ? io_backend_packet_1_bits_IMMEDIATE
                  : _GEN_121
                      ? io_backend_packet_0_bits_IMMEDIATE
                      : reservation_station_15_decoded_instruction_IMMEDIATE;
      _GEN_406 =
        _GEN_395
          ? io_backend_packet_3_bits_IS_LOAD
          : _GEN_184
              ? io_backend_packet_2_bits_IS_LOAD
              : _GEN_152
                  ? io_backend_packet_1_bits_IS_LOAD
                  : _GEN_121
                      ? io_backend_packet_0_bits_IS_LOAD
                      : reservation_station_15_decoded_instruction_IS_LOAD;
      _GEN_407 =
        _GEN_395
          ? io_backend_packet_3_bits_IS_STORE
          : _GEN_184
              ? io_backend_packet_2_bits_IS_STORE
              : _GEN_152
                  ? io_backend_packet_1_bits_IS_STORE
                  : _GEN_121
                      ? io_backend_packet_0_bits_IS_STORE
                      : reservation_station_15_decoded_instruction_IS_STORE;
      _GEN_408 =
        io_backend_packet_3_valid ? _GEN_185 | _GEN_169 | _GEN_153 : _GEN_169 | _GEN_153;
      _GEN_409 =
        io_backend_packet_3_valid ? _GEN_199 | _GEN_170 | _GEN_154 : _GEN_170 | _GEN_154;
      _GEN_410 =
        io_backend_packet_3_valid ? _GEN_213 | _GEN_171 | _GEN_155 : _GEN_171 | _GEN_155;
      _GEN_411 =
        io_backend_packet_3_valid ? _GEN_227 | _GEN_172 | _GEN_156 : _GEN_172 | _GEN_156;
      _GEN_412 =
        io_backend_packet_3_valid ? _GEN_241 | _GEN_173 | _GEN_157 : _GEN_173 | _GEN_157;
      _GEN_413 =
        io_backend_packet_3_valid ? _GEN_255 | _GEN_174 | _GEN_158 : _GEN_174 | _GEN_158;
      _GEN_414 =
        io_backend_packet_3_valid ? _GEN_269 | _GEN_175 | _GEN_159 : _GEN_175 | _GEN_159;
      _GEN_415 =
        io_backend_packet_3_valid ? _GEN_283 | _GEN_176 | _GEN_160 : _GEN_176 | _GEN_160;
      _GEN_416 =
        io_backend_packet_3_valid ? _GEN_297 | _GEN_177 | _GEN_161 : _GEN_177 | _GEN_161;
      _GEN_417 =
        io_backend_packet_3_valid ? _GEN_311 | _GEN_178 | _GEN_162 : _GEN_178 | _GEN_162;
      _GEN_418 =
        io_backend_packet_3_valid ? _GEN_325 | _GEN_179 | _GEN_163 : _GEN_179 | _GEN_163;
      _GEN_419 =
        io_backend_packet_3_valid ? _GEN_339 | _GEN_180 | _GEN_164 : _GEN_180 | _GEN_164;
      _GEN_420 =
        io_backend_packet_3_valid ? _GEN_353 | _GEN_181 | _GEN_165 : _GEN_181 | _GEN_165;
      _GEN_421 =
        io_backend_packet_3_valid ? _GEN_367 | _GEN_182 | _GEN_166 : _GEN_182 | _GEN_166;
      _GEN_422 =
        io_backend_packet_3_valid ? _GEN_381 | _GEN_183 | _GEN_167 : _GEN_183 | _GEN_167;
      _GEN_423 =
        io_backend_packet_3_valid
          ? (&allocateIndexBinary_3) | _GEN_184 | _GEN_168
          : _GEN_184 | _GEN_168;
      _GEN_424 =
        ~reservation_station_0_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_0_valid
          ? RS2_match_0
          : _GEN_187 | reservation_station_0_decoded_instruction_ready_bits_RS2_ready;
      _GEN_425 =
        ~reservation_station_1_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_1_valid
          ? RS2_match_1
          : _GEN_201 | reservation_station_1_decoded_instruction_ready_bits_RS2_ready;
      _GEN_426 =
        ~reservation_station_2_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_2_valid
          ? RS2_match_2
          : _GEN_215 | reservation_station_2_decoded_instruction_ready_bits_RS2_ready;
      _GEN_427 =
        ~reservation_station_3_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_3_valid
          ? RS2_match_3
          : _GEN_229 | reservation_station_3_decoded_instruction_ready_bits_RS2_ready;
      _GEN_428 =
        ~reservation_station_4_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_4_valid
          ? RS2_match_4
          : _GEN_243 | reservation_station_4_decoded_instruction_ready_bits_RS2_ready;
      _GEN_429 =
        ~reservation_station_5_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_5_valid
          ? RS2_match_5
          : _GEN_257 | reservation_station_5_decoded_instruction_ready_bits_RS2_ready;
      _GEN_430 =
        ~reservation_station_6_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_6_valid
          ? RS2_match_6
          : _GEN_271 | reservation_station_6_decoded_instruction_ready_bits_RS2_ready;
      _GEN_431 =
        ~reservation_station_7_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_7_valid
          ? RS2_match_7
          : _GEN_285 | reservation_station_7_decoded_instruction_ready_bits_RS2_ready;
      _GEN_432 =
        ~reservation_station_8_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_8_valid
          ? RS2_match_8
          : _GEN_299 | reservation_station_8_decoded_instruction_ready_bits_RS2_ready;
      _GEN_433 =
        ~reservation_station_9_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_9_valid
          ? RS2_match_9
          : _GEN_313 | reservation_station_9_decoded_instruction_ready_bits_RS2_ready;
      _GEN_434 =
        ~reservation_station_10_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_10_valid
          ? RS2_match_10
          : _GEN_327 | reservation_station_10_decoded_instruction_ready_bits_RS2_ready;
      _GEN_435 =
        ~reservation_station_11_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_11_valid
          ? RS2_match_11
          : _GEN_341 | reservation_station_11_decoded_instruction_ready_bits_RS2_ready;
      _GEN_436 =
        ~reservation_station_12_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_12_valid
          ? RS2_match_12
          : _GEN_355 | reservation_station_12_decoded_instruction_ready_bits_RS2_ready;
      _GEN_437 =
        ~reservation_station_13_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_13_valid
          ? RS2_match_13
          : _GEN_369 | reservation_station_13_decoded_instruction_ready_bits_RS2_ready;
      _GEN_438 =
        ~reservation_station_14_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_14_valid
          ? RS2_match_14
          : _GEN_383 | reservation_station_14_decoded_instruction_ready_bits_RS2_ready;
      _GEN_439 =
        ~reservation_station_15_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_15_valid
          ? RS2_match_15
          : _GEN_396 | reservation_station_15_decoded_instruction_ready_bits_RS2_ready;
      _GEN_440 =
        ~reservation_station_0_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_0_valid
          ? RS1_match_0
          : _GEN_187 | reservation_station_0_decoded_instruction_ready_bits_RS1_ready;
      _GEN_441 =
        ~reservation_station_1_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_1_valid
          ? RS1_match_1
          : _GEN_201 | reservation_station_1_decoded_instruction_ready_bits_RS1_ready;
      _GEN_442 =
        ~reservation_station_2_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_2_valid
          ? RS1_match_2
          : _GEN_215 | reservation_station_2_decoded_instruction_ready_bits_RS1_ready;
      _GEN_443 =
        ~reservation_station_3_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_3_valid
          ? RS1_match_3
          : _GEN_229 | reservation_station_3_decoded_instruction_ready_bits_RS1_ready;
      _GEN_444 =
        ~reservation_station_4_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_4_valid
          ? RS1_match_4
          : _GEN_243 | reservation_station_4_decoded_instruction_ready_bits_RS1_ready;
      _GEN_445 =
        ~reservation_station_5_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_5_valid
          ? RS1_match_5
          : _GEN_257 | reservation_station_5_decoded_instruction_ready_bits_RS1_ready;
      _GEN_446 =
        ~reservation_station_6_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_6_valid
          ? RS1_match_6
          : _GEN_271 | reservation_station_6_decoded_instruction_ready_bits_RS1_ready;
      _GEN_447 =
        ~reservation_station_7_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_7_valid
          ? RS1_match_7
          : _GEN_285 | reservation_station_7_decoded_instruction_ready_bits_RS1_ready;
      _GEN_448 =
        ~reservation_station_8_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_8_valid
          ? RS1_match_8
          : _GEN_299 | reservation_station_8_decoded_instruction_ready_bits_RS1_ready;
      _GEN_449 =
        ~reservation_station_9_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_9_valid
          ? RS1_match_9
          : _GEN_313 | reservation_station_9_decoded_instruction_ready_bits_RS1_ready;
      _GEN_450 =
        ~reservation_station_10_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_10_valid
          ? RS1_match_10
          : _GEN_327 | reservation_station_10_decoded_instruction_ready_bits_RS1_ready;
      _GEN_451 =
        ~reservation_station_11_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_11_valid
          ? RS1_match_11
          : _GEN_341 | reservation_station_11_decoded_instruction_ready_bits_RS1_ready;
      _GEN_452 =
        ~reservation_station_12_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_12_valid
          ? RS1_match_12
          : _GEN_355 | reservation_station_12_decoded_instruction_ready_bits_RS1_ready;
      _GEN_453 =
        ~reservation_station_13_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_13_valid
          ? RS1_match_13
          : _GEN_369 | reservation_station_13_decoded_instruction_ready_bits_RS1_ready;
      _GEN_454 =
        ~reservation_station_14_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_14_valid
          ? RS1_match_14
          : _GEN_383 | reservation_station_14_decoded_instruction_ready_bits_RS1_ready;
      _GEN_455 =
        ~reservation_station_15_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_15_valid
          ? RS1_match_15
          : _GEN_396 | reservation_station_15_decoded_instruction_ready_bits_RS1_ready;
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_506 & (_GEN_473 ? ~_GEN_489 & _GEN_440 : ~_GEN_457 & _GEN_440);
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_506 & (_GEN_473 ? ~_GEN_489 & _GEN_424 : ~_GEN_457 & _GEN_424);
      if (_GEN_507)
        reservation_station_0_decoded_instruction_RD <= 6'h0;
      else if (_GEN_186)
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_169)
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_123)
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_106)
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_0_decoded_instruction_RD_valid <=
        ~_GEN_506 & (_GEN_473 ? ~_GEN_489 & _GEN_188 : ~_GEN_457 & _GEN_188);
      if (_GEN_507)
        reservation_station_0_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_186)
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_169)
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_123)
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_106)
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_0_decoded_instruction_RS1_valid <=
        ~_GEN_506 & (_GEN_473 ? ~_GEN_489 & _GEN_189 : ~_GEN_457 & _GEN_189);
      if (_GEN_507)
        reservation_station_0_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_186)
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_169)
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_123)
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_106)
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_0_decoded_instruction_RS2_valid <=
        ~_GEN_506 & (_GEN_473 ? ~_GEN_489 & _GEN_190 : ~_GEN_457 & _GEN_190);
      if (_GEN_507) begin
        reservation_station_0_decoded_instruction_IMM <= 32'h0;
        reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_0_decoded_instruction_packet_index <= 4'h0;
        reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_0_decoded_instruction_instructionType <= 5'h0;
        reservation_station_0_decoded_instruction_portID <= 2'h0;
        reservation_station_0_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_186) begin
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_169) begin
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_123) begin
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_106) begin
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_0_decoded_instruction_needs_ALU <=
        ~_GEN_506 & (_GEN_473 ? ~_GEN_489 & _GEN_191 : ~_GEN_457 & _GEN_191);
      reservation_station_0_decoded_instruction_needs_branch_unit <=
        ~_GEN_506 & (_GEN_473 ? ~_GEN_489 & _GEN_192 : ~_GEN_457 & _GEN_192);
      reservation_station_0_decoded_instruction_needs_CSRs <=
        ~_GEN_506 & (_GEN_473 ? ~_GEN_489 & _GEN_193 : ~_GEN_457 & _GEN_193);
      reservation_station_0_decoded_instruction_SUBTRACT <=
        ~_GEN_506 & (_GEN_473 ? ~_GEN_489 & _GEN_194 : ~_GEN_457 & _GEN_194);
      reservation_station_0_decoded_instruction_MULTIPLY <=
        ~_GEN_506 & (_GEN_473 ? ~_GEN_489 & _GEN_195 : ~_GEN_457 & _GEN_195);
      reservation_station_0_decoded_instruction_IMMEDIATE <=
        ~_GEN_506 & (_GEN_473 ? ~_GEN_489 & _GEN_196 : ~_GEN_457 & _GEN_196);
      reservation_station_0_decoded_instruction_IS_LOAD <=
        ~_GEN_506 & (_GEN_473 ? ~_GEN_489 & _GEN_197 : ~_GEN_457 & _GEN_197);
      reservation_station_0_decoded_instruction_IS_STORE <=
        ~_GEN_506 & (_GEN_473 ? ~_GEN_489 & _GEN_198 : ~_GEN_457 & _GEN_198);
      reservation_station_0_valid <=
        ~_GEN_506 & (_GEN_473 ? ~(_GEN_474 | _GEN_457) & _GEN_408 : ~_GEN_457 & _GEN_408);
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_508 & (_GEN_473 ? ~_GEN_490 & _GEN_441 : ~_GEN_458 & _GEN_441);
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_508 & (_GEN_473 ? ~_GEN_490 & _GEN_425 : ~_GEN_458 & _GEN_425);
      if (_GEN_509)
        reservation_station_1_decoded_instruction_RD <= 6'h0;
      else if (_GEN_200)
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_170)
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_125)
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_107)
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_1_decoded_instruction_RD_valid <=
        ~_GEN_508 & (_GEN_473 ? ~_GEN_490 & _GEN_202 : ~_GEN_458 & _GEN_202);
      if (_GEN_509)
        reservation_station_1_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_200)
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_170)
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_125)
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_107)
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_1_decoded_instruction_RS1_valid <=
        ~_GEN_508 & (_GEN_473 ? ~_GEN_490 & _GEN_203 : ~_GEN_458 & _GEN_203);
      if (_GEN_509)
        reservation_station_1_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_200)
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_170)
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_125)
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_107)
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_1_decoded_instruction_RS2_valid <=
        ~_GEN_508 & (_GEN_473 ? ~_GEN_490 & _GEN_204 : ~_GEN_458 & _GEN_204);
      if (_GEN_509) begin
        reservation_station_1_decoded_instruction_IMM <= 32'h0;
        reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_1_decoded_instruction_packet_index <= 4'h0;
        reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_1_decoded_instruction_instructionType <= 5'h0;
        reservation_station_1_decoded_instruction_portID <= 2'h0;
        reservation_station_1_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_200) begin
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_170) begin
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_125) begin
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_107) begin
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_1_decoded_instruction_needs_ALU <=
        ~_GEN_508 & (_GEN_473 ? ~_GEN_490 & _GEN_205 : ~_GEN_458 & _GEN_205);
      reservation_station_1_decoded_instruction_needs_branch_unit <=
        ~_GEN_508 & (_GEN_473 ? ~_GEN_490 & _GEN_206 : ~_GEN_458 & _GEN_206);
      reservation_station_1_decoded_instruction_needs_CSRs <=
        ~_GEN_508 & (_GEN_473 ? ~_GEN_490 & _GEN_207 : ~_GEN_458 & _GEN_207);
      reservation_station_1_decoded_instruction_SUBTRACT <=
        ~_GEN_508 & (_GEN_473 ? ~_GEN_490 & _GEN_208 : ~_GEN_458 & _GEN_208);
      reservation_station_1_decoded_instruction_MULTIPLY <=
        ~_GEN_508 & (_GEN_473 ? ~_GEN_490 & _GEN_209 : ~_GEN_458 & _GEN_209);
      reservation_station_1_decoded_instruction_IMMEDIATE <=
        ~_GEN_508 & (_GEN_473 ? ~_GEN_490 & _GEN_210 : ~_GEN_458 & _GEN_210);
      reservation_station_1_decoded_instruction_IS_LOAD <=
        ~_GEN_508 & (_GEN_473 ? ~_GEN_490 & _GEN_211 : ~_GEN_458 & _GEN_211);
      reservation_station_1_decoded_instruction_IS_STORE <=
        ~_GEN_508 & (_GEN_473 ? ~_GEN_490 & _GEN_212 : ~_GEN_458 & _GEN_212);
      reservation_station_1_valid <=
        ~_GEN_508 & (_GEN_473 ? ~(_GEN_475 | _GEN_458) & _GEN_409 : ~_GEN_458 & _GEN_409);
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_510 & (_GEN_473 ? ~_GEN_491 & _GEN_442 : ~_GEN_459 & _GEN_442);
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_510 & (_GEN_473 ? ~_GEN_491 & _GEN_426 : ~_GEN_459 & _GEN_426);
      if (_GEN_511)
        reservation_station_2_decoded_instruction_RD <= 6'h0;
      else if (_GEN_214)
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_171)
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_127)
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_108)
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_2_decoded_instruction_RD_valid <=
        ~_GEN_510 & (_GEN_473 ? ~_GEN_491 & _GEN_216 : ~_GEN_459 & _GEN_216);
      if (_GEN_511)
        reservation_station_2_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_214)
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_171)
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_127)
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_108)
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_2_decoded_instruction_RS1_valid <=
        ~_GEN_510 & (_GEN_473 ? ~_GEN_491 & _GEN_217 : ~_GEN_459 & _GEN_217);
      if (_GEN_511)
        reservation_station_2_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_214)
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_171)
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_127)
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_108)
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_2_decoded_instruction_RS2_valid <=
        ~_GEN_510 & (_GEN_473 ? ~_GEN_491 & _GEN_218 : ~_GEN_459 & _GEN_218);
      if (_GEN_511) begin
        reservation_station_2_decoded_instruction_IMM <= 32'h0;
        reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_2_decoded_instruction_packet_index <= 4'h0;
        reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_2_decoded_instruction_instructionType <= 5'h0;
        reservation_station_2_decoded_instruction_portID <= 2'h0;
        reservation_station_2_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_214) begin
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_171) begin
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_127) begin
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_108) begin
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_2_decoded_instruction_needs_ALU <=
        ~_GEN_510 & (_GEN_473 ? ~_GEN_491 & _GEN_219 : ~_GEN_459 & _GEN_219);
      reservation_station_2_decoded_instruction_needs_branch_unit <=
        ~_GEN_510 & (_GEN_473 ? ~_GEN_491 & _GEN_220 : ~_GEN_459 & _GEN_220);
      reservation_station_2_decoded_instruction_needs_CSRs <=
        ~_GEN_510 & (_GEN_473 ? ~_GEN_491 & _GEN_221 : ~_GEN_459 & _GEN_221);
      reservation_station_2_decoded_instruction_SUBTRACT <=
        ~_GEN_510 & (_GEN_473 ? ~_GEN_491 & _GEN_222 : ~_GEN_459 & _GEN_222);
      reservation_station_2_decoded_instruction_MULTIPLY <=
        ~_GEN_510 & (_GEN_473 ? ~_GEN_491 & _GEN_223 : ~_GEN_459 & _GEN_223);
      reservation_station_2_decoded_instruction_IMMEDIATE <=
        ~_GEN_510 & (_GEN_473 ? ~_GEN_491 & _GEN_224 : ~_GEN_459 & _GEN_224);
      reservation_station_2_decoded_instruction_IS_LOAD <=
        ~_GEN_510 & (_GEN_473 ? ~_GEN_491 & _GEN_225 : ~_GEN_459 & _GEN_225);
      reservation_station_2_decoded_instruction_IS_STORE <=
        ~_GEN_510 & (_GEN_473 ? ~_GEN_491 & _GEN_226 : ~_GEN_459 & _GEN_226);
      reservation_station_2_valid <=
        ~_GEN_510 & (_GEN_473 ? ~(_GEN_476 | _GEN_459) & _GEN_410 : ~_GEN_459 & _GEN_410);
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_512 & (_GEN_473 ? ~_GEN_492 & _GEN_443 : ~_GEN_460 & _GEN_443);
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_512 & (_GEN_473 ? ~_GEN_492 & _GEN_427 : ~_GEN_460 & _GEN_427);
      if (_GEN_513)
        reservation_station_3_decoded_instruction_RD <= 6'h0;
      else if (_GEN_228)
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_172)
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_129)
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_109)
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_3_decoded_instruction_RD_valid <=
        ~_GEN_512 & (_GEN_473 ? ~_GEN_492 & _GEN_230 : ~_GEN_460 & _GEN_230);
      if (_GEN_513)
        reservation_station_3_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_228)
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_172)
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_129)
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_109)
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_3_decoded_instruction_RS1_valid <=
        ~_GEN_512 & (_GEN_473 ? ~_GEN_492 & _GEN_231 : ~_GEN_460 & _GEN_231);
      if (_GEN_513)
        reservation_station_3_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_228)
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_172)
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_129)
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_109)
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_3_decoded_instruction_RS2_valid <=
        ~_GEN_512 & (_GEN_473 ? ~_GEN_492 & _GEN_232 : ~_GEN_460 & _GEN_232);
      if (_GEN_513) begin
        reservation_station_3_decoded_instruction_IMM <= 32'h0;
        reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_3_decoded_instruction_packet_index <= 4'h0;
        reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_3_decoded_instruction_instructionType <= 5'h0;
        reservation_station_3_decoded_instruction_portID <= 2'h0;
        reservation_station_3_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_228) begin
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_172) begin
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_129) begin
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_109) begin
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_3_decoded_instruction_needs_ALU <=
        ~_GEN_512 & (_GEN_473 ? ~_GEN_492 & _GEN_233 : ~_GEN_460 & _GEN_233);
      reservation_station_3_decoded_instruction_needs_branch_unit <=
        ~_GEN_512 & (_GEN_473 ? ~_GEN_492 & _GEN_234 : ~_GEN_460 & _GEN_234);
      reservation_station_3_decoded_instruction_needs_CSRs <=
        ~_GEN_512 & (_GEN_473 ? ~_GEN_492 & _GEN_235 : ~_GEN_460 & _GEN_235);
      reservation_station_3_decoded_instruction_SUBTRACT <=
        ~_GEN_512 & (_GEN_473 ? ~_GEN_492 & _GEN_236 : ~_GEN_460 & _GEN_236);
      reservation_station_3_decoded_instruction_MULTIPLY <=
        ~_GEN_512 & (_GEN_473 ? ~_GEN_492 & _GEN_237 : ~_GEN_460 & _GEN_237);
      reservation_station_3_decoded_instruction_IMMEDIATE <=
        ~_GEN_512 & (_GEN_473 ? ~_GEN_492 & _GEN_238 : ~_GEN_460 & _GEN_238);
      reservation_station_3_decoded_instruction_IS_LOAD <=
        ~_GEN_512 & (_GEN_473 ? ~_GEN_492 & _GEN_239 : ~_GEN_460 & _GEN_239);
      reservation_station_3_decoded_instruction_IS_STORE <=
        ~_GEN_512 & (_GEN_473 ? ~_GEN_492 & _GEN_240 : ~_GEN_460 & _GEN_240);
      reservation_station_3_valid <=
        ~_GEN_512 & (_GEN_473 ? ~(_GEN_477 | _GEN_460) & _GEN_411 : ~_GEN_460 & _GEN_411);
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_514 & (_GEN_473 ? ~_GEN_493 & _GEN_444 : ~_GEN_461 & _GEN_444);
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_514 & (_GEN_473 ? ~_GEN_493 & _GEN_428 : ~_GEN_461 & _GEN_428);
      if (_GEN_515)
        reservation_station_4_decoded_instruction_RD <= 6'h0;
      else if (_GEN_242)
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_173)
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_131)
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_110)
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_4_decoded_instruction_RD_valid <=
        ~_GEN_514 & (_GEN_473 ? ~_GEN_493 & _GEN_244 : ~_GEN_461 & _GEN_244);
      if (_GEN_515)
        reservation_station_4_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_242)
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_173)
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_131)
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_110)
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_4_decoded_instruction_RS1_valid <=
        ~_GEN_514 & (_GEN_473 ? ~_GEN_493 & _GEN_245 : ~_GEN_461 & _GEN_245);
      if (_GEN_515)
        reservation_station_4_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_242)
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_173)
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_131)
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_110)
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_4_decoded_instruction_RS2_valid <=
        ~_GEN_514 & (_GEN_473 ? ~_GEN_493 & _GEN_246 : ~_GEN_461 & _GEN_246);
      if (_GEN_515) begin
        reservation_station_4_decoded_instruction_IMM <= 32'h0;
        reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_4_decoded_instruction_packet_index <= 4'h0;
        reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_4_decoded_instruction_instructionType <= 5'h0;
        reservation_station_4_decoded_instruction_portID <= 2'h0;
        reservation_station_4_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_242) begin
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_173) begin
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_131) begin
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_110) begin
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_4_decoded_instruction_needs_ALU <=
        ~_GEN_514 & (_GEN_473 ? ~_GEN_493 & _GEN_247 : ~_GEN_461 & _GEN_247);
      reservation_station_4_decoded_instruction_needs_branch_unit <=
        ~_GEN_514 & (_GEN_473 ? ~_GEN_493 & _GEN_248 : ~_GEN_461 & _GEN_248);
      reservation_station_4_decoded_instruction_needs_CSRs <=
        ~_GEN_514 & (_GEN_473 ? ~_GEN_493 & _GEN_249 : ~_GEN_461 & _GEN_249);
      reservation_station_4_decoded_instruction_SUBTRACT <=
        ~_GEN_514 & (_GEN_473 ? ~_GEN_493 & _GEN_250 : ~_GEN_461 & _GEN_250);
      reservation_station_4_decoded_instruction_MULTIPLY <=
        ~_GEN_514 & (_GEN_473 ? ~_GEN_493 & _GEN_251 : ~_GEN_461 & _GEN_251);
      reservation_station_4_decoded_instruction_IMMEDIATE <=
        ~_GEN_514 & (_GEN_473 ? ~_GEN_493 & _GEN_252 : ~_GEN_461 & _GEN_252);
      reservation_station_4_decoded_instruction_IS_LOAD <=
        ~_GEN_514 & (_GEN_473 ? ~_GEN_493 & _GEN_253 : ~_GEN_461 & _GEN_253);
      reservation_station_4_decoded_instruction_IS_STORE <=
        ~_GEN_514 & (_GEN_473 ? ~_GEN_493 & _GEN_254 : ~_GEN_461 & _GEN_254);
      reservation_station_4_valid <=
        ~_GEN_514 & (_GEN_473 ? ~(_GEN_478 | _GEN_461) & _GEN_412 : ~_GEN_461 & _GEN_412);
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_516 & (_GEN_473 ? ~_GEN_494 & _GEN_445 : ~_GEN_462 & _GEN_445);
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_516 & (_GEN_473 ? ~_GEN_494 & _GEN_429 : ~_GEN_462 & _GEN_429);
      if (_GEN_517)
        reservation_station_5_decoded_instruction_RD <= 6'h0;
      else if (_GEN_256)
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_174)
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_133)
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_111)
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_5_decoded_instruction_RD_valid <=
        ~_GEN_516 & (_GEN_473 ? ~_GEN_494 & _GEN_258 : ~_GEN_462 & _GEN_258);
      if (_GEN_517)
        reservation_station_5_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_256)
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_174)
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_133)
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_111)
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_5_decoded_instruction_RS1_valid <=
        ~_GEN_516 & (_GEN_473 ? ~_GEN_494 & _GEN_259 : ~_GEN_462 & _GEN_259);
      if (_GEN_517)
        reservation_station_5_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_256)
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_174)
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_133)
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_111)
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_5_decoded_instruction_RS2_valid <=
        ~_GEN_516 & (_GEN_473 ? ~_GEN_494 & _GEN_260 : ~_GEN_462 & _GEN_260);
      if (_GEN_517) begin
        reservation_station_5_decoded_instruction_IMM <= 32'h0;
        reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_5_decoded_instruction_packet_index <= 4'h0;
        reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_5_decoded_instruction_instructionType <= 5'h0;
        reservation_station_5_decoded_instruction_portID <= 2'h0;
        reservation_station_5_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_256) begin
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_174) begin
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_133) begin
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_111) begin
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_5_decoded_instruction_needs_ALU <=
        ~_GEN_516 & (_GEN_473 ? ~_GEN_494 & _GEN_261 : ~_GEN_462 & _GEN_261);
      reservation_station_5_decoded_instruction_needs_branch_unit <=
        ~_GEN_516 & (_GEN_473 ? ~_GEN_494 & _GEN_262 : ~_GEN_462 & _GEN_262);
      reservation_station_5_decoded_instruction_needs_CSRs <=
        ~_GEN_516 & (_GEN_473 ? ~_GEN_494 & _GEN_263 : ~_GEN_462 & _GEN_263);
      reservation_station_5_decoded_instruction_SUBTRACT <=
        ~_GEN_516 & (_GEN_473 ? ~_GEN_494 & _GEN_264 : ~_GEN_462 & _GEN_264);
      reservation_station_5_decoded_instruction_MULTIPLY <=
        ~_GEN_516 & (_GEN_473 ? ~_GEN_494 & _GEN_265 : ~_GEN_462 & _GEN_265);
      reservation_station_5_decoded_instruction_IMMEDIATE <=
        ~_GEN_516 & (_GEN_473 ? ~_GEN_494 & _GEN_266 : ~_GEN_462 & _GEN_266);
      reservation_station_5_decoded_instruction_IS_LOAD <=
        ~_GEN_516 & (_GEN_473 ? ~_GEN_494 & _GEN_267 : ~_GEN_462 & _GEN_267);
      reservation_station_5_decoded_instruction_IS_STORE <=
        ~_GEN_516 & (_GEN_473 ? ~_GEN_494 & _GEN_268 : ~_GEN_462 & _GEN_268);
      reservation_station_5_valid <=
        ~_GEN_516 & (_GEN_473 ? ~(_GEN_479 | _GEN_462) & _GEN_413 : ~_GEN_462 & _GEN_413);
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_518 & (_GEN_473 ? ~_GEN_495 & _GEN_446 : ~_GEN_463 & _GEN_446);
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_518 & (_GEN_473 ? ~_GEN_495 & _GEN_430 : ~_GEN_463 & _GEN_430);
      if (_GEN_519)
        reservation_station_6_decoded_instruction_RD <= 6'h0;
      else if (_GEN_270)
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_175)
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_135)
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_112)
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_6_decoded_instruction_RD_valid <=
        ~_GEN_518 & (_GEN_473 ? ~_GEN_495 & _GEN_272 : ~_GEN_463 & _GEN_272);
      if (_GEN_519)
        reservation_station_6_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_270)
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_175)
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_135)
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_112)
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_6_decoded_instruction_RS1_valid <=
        ~_GEN_518 & (_GEN_473 ? ~_GEN_495 & _GEN_273 : ~_GEN_463 & _GEN_273);
      if (_GEN_519)
        reservation_station_6_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_270)
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_175)
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_135)
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_112)
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_6_decoded_instruction_RS2_valid <=
        ~_GEN_518 & (_GEN_473 ? ~_GEN_495 & _GEN_274 : ~_GEN_463 & _GEN_274);
      if (_GEN_519) begin
        reservation_station_6_decoded_instruction_IMM <= 32'h0;
        reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_6_decoded_instruction_packet_index <= 4'h0;
        reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_6_decoded_instruction_instructionType <= 5'h0;
        reservation_station_6_decoded_instruction_portID <= 2'h0;
        reservation_station_6_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_270) begin
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_175) begin
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_135) begin
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_112) begin
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_6_decoded_instruction_needs_ALU <=
        ~_GEN_518 & (_GEN_473 ? ~_GEN_495 & _GEN_275 : ~_GEN_463 & _GEN_275);
      reservation_station_6_decoded_instruction_needs_branch_unit <=
        ~_GEN_518 & (_GEN_473 ? ~_GEN_495 & _GEN_276 : ~_GEN_463 & _GEN_276);
      reservation_station_6_decoded_instruction_needs_CSRs <=
        ~_GEN_518 & (_GEN_473 ? ~_GEN_495 & _GEN_277 : ~_GEN_463 & _GEN_277);
      reservation_station_6_decoded_instruction_SUBTRACT <=
        ~_GEN_518 & (_GEN_473 ? ~_GEN_495 & _GEN_278 : ~_GEN_463 & _GEN_278);
      reservation_station_6_decoded_instruction_MULTIPLY <=
        ~_GEN_518 & (_GEN_473 ? ~_GEN_495 & _GEN_279 : ~_GEN_463 & _GEN_279);
      reservation_station_6_decoded_instruction_IMMEDIATE <=
        ~_GEN_518 & (_GEN_473 ? ~_GEN_495 & _GEN_280 : ~_GEN_463 & _GEN_280);
      reservation_station_6_decoded_instruction_IS_LOAD <=
        ~_GEN_518 & (_GEN_473 ? ~_GEN_495 & _GEN_281 : ~_GEN_463 & _GEN_281);
      reservation_station_6_decoded_instruction_IS_STORE <=
        ~_GEN_518 & (_GEN_473 ? ~_GEN_495 & _GEN_282 : ~_GEN_463 & _GEN_282);
      reservation_station_6_valid <=
        ~_GEN_518 & (_GEN_473 ? ~(_GEN_480 | _GEN_463) & _GEN_414 : ~_GEN_463 & _GEN_414);
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_520 & (_GEN_473 ? ~_GEN_496 & _GEN_447 : ~_GEN_464 & _GEN_447);
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_520 & (_GEN_473 ? ~_GEN_496 & _GEN_431 : ~_GEN_464 & _GEN_431);
      if (_GEN_521)
        reservation_station_7_decoded_instruction_RD <= 6'h0;
      else if (_GEN_284)
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_176)
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_137)
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_113)
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_7_decoded_instruction_RD_valid <=
        ~_GEN_520 & (_GEN_473 ? ~_GEN_496 & _GEN_286 : ~_GEN_464 & _GEN_286);
      if (_GEN_521)
        reservation_station_7_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_284)
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_176)
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_137)
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_113)
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_7_decoded_instruction_RS1_valid <=
        ~_GEN_520 & (_GEN_473 ? ~_GEN_496 & _GEN_287 : ~_GEN_464 & _GEN_287);
      if (_GEN_521)
        reservation_station_7_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_284)
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_176)
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_137)
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_113)
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_7_decoded_instruction_RS2_valid <=
        ~_GEN_520 & (_GEN_473 ? ~_GEN_496 & _GEN_288 : ~_GEN_464 & _GEN_288);
      if (_GEN_521) begin
        reservation_station_7_decoded_instruction_IMM <= 32'h0;
        reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_7_decoded_instruction_packet_index <= 4'h0;
        reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_7_decoded_instruction_instructionType <= 5'h0;
        reservation_station_7_decoded_instruction_portID <= 2'h0;
        reservation_station_7_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_284) begin
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_176) begin
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_137) begin
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_113) begin
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_7_decoded_instruction_needs_ALU <=
        ~_GEN_520 & (_GEN_473 ? ~_GEN_496 & _GEN_289 : ~_GEN_464 & _GEN_289);
      reservation_station_7_decoded_instruction_needs_branch_unit <=
        ~_GEN_520 & (_GEN_473 ? ~_GEN_496 & _GEN_290 : ~_GEN_464 & _GEN_290);
      reservation_station_7_decoded_instruction_needs_CSRs <=
        ~_GEN_520 & (_GEN_473 ? ~_GEN_496 & _GEN_291 : ~_GEN_464 & _GEN_291);
      reservation_station_7_decoded_instruction_SUBTRACT <=
        ~_GEN_520 & (_GEN_473 ? ~_GEN_496 & _GEN_292 : ~_GEN_464 & _GEN_292);
      reservation_station_7_decoded_instruction_MULTIPLY <=
        ~_GEN_520 & (_GEN_473 ? ~_GEN_496 & _GEN_293 : ~_GEN_464 & _GEN_293);
      reservation_station_7_decoded_instruction_IMMEDIATE <=
        ~_GEN_520 & (_GEN_473 ? ~_GEN_496 & _GEN_294 : ~_GEN_464 & _GEN_294);
      reservation_station_7_decoded_instruction_IS_LOAD <=
        ~_GEN_520 & (_GEN_473 ? ~_GEN_496 & _GEN_295 : ~_GEN_464 & _GEN_295);
      reservation_station_7_decoded_instruction_IS_STORE <=
        ~_GEN_520 & (_GEN_473 ? ~_GEN_496 & _GEN_296 : ~_GEN_464 & _GEN_296);
      reservation_station_7_valid <=
        ~_GEN_520 & (_GEN_473 ? ~(_GEN_481 | _GEN_464) & _GEN_415 : ~_GEN_464 & _GEN_415);
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_522 & (_GEN_473 ? ~_GEN_497 & _GEN_448 : ~_GEN_465 & _GEN_448);
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_522 & (_GEN_473 ? ~_GEN_497 & _GEN_432 : ~_GEN_465 & _GEN_432);
      if (_GEN_523)
        reservation_station_8_decoded_instruction_RD <= 6'h0;
      else if (_GEN_298)
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_177)
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_139)
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_114)
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_8_decoded_instruction_RD_valid <=
        ~_GEN_522 & (_GEN_473 ? ~_GEN_497 & _GEN_300 : ~_GEN_465 & _GEN_300);
      if (_GEN_523)
        reservation_station_8_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_298)
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_177)
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_139)
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_114)
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_8_decoded_instruction_RS1_valid <=
        ~_GEN_522 & (_GEN_473 ? ~_GEN_497 & _GEN_301 : ~_GEN_465 & _GEN_301);
      if (_GEN_523)
        reservation_station_8_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_298)
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_177)
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_139)
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_114)
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_8_decoded_instruction_RS2_valid <=
        ~_GEN_522 & (_GEN_473 ? ~_GEN_497 & _GEN_302 : ~_GEN_465 & _GEN_302);
      if (_GEN_523) begin
        reservation_station_8_decoded_instruction_IMM <= 32'h0;
        reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_8_decoded_instruction_packet_index <= 4'h0;
        reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_8_decoded_instruction_instructionType <= 5'h0;
        reservation_station_8_decoded_instruction_portID <= 2'h0;
        reservation_station_8_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_298) begin
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_177) begin
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_139) begin
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_114) begin
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_8_decoded_instruction_needs_ALU <=
        ~_GEN_522 & (_GEN_473 ? ~_GEN_497 & _GEN_303 : ~_GEN_465 & _GEN_303);
      reservation_station_8_decoded_instruction_needs_branch_unit <=
        ~_GEN_522 & (_GEN_473 ? ~_GEN_497 & _GEN_304 : ~_GEN_465 & _GEN_304);
      reservation_station_8_decoded_instruction_needs_CSRs <=
        ~_GEN_522 & (_GEN_473 ? ~_GEN_497 & _GEN_305 : ~_GEN_465 & _GEN_305);
      reservation_station_8_decoded_instruction_SUBTRACT <=
        ~_GEN_522 & (_GEN_473 ? ~_GEN_497 & _GEN_306 : ~_GEN_465 & _GEN_306);
      reservation_station_8_decoded_instruction_MULTIPLY <=
        ~_GEN_522 & (_GEN_473 ? ~_GEN_497 & _GEN_307 : ~_GEN_465 & _GEN_307);
      reservation_station_8_decoded_instruction_IMMEDIATE <=
        ~_GEN_522 & (_GEN_473 ? ~_GEN_497 & _GEN_308 : ~_GEN_465 & _GEN_308);
      reservation_station_8_decoded_instruction_IS_LOAD <=
        ~_GEN_522 & (_GEN_473 ? ~_GEN_497 & _GEN_309 : ~_GEN_465 & _GEN_309);
      reservation_station_8_decoded_instruction_IS_STORE <=
        ~_GEN_522 & (_GEN_473 ? ~_GEN_497 & _GEN_310 : ~_GEN_465 & _GEN_310);
      reservation_station_8_valid <=
        ~_GEN_522 & (_GEN_473 ? ~(_GEN_482 | _GEN_465) & _GEN_416 : ~_GEN_465 & _GEN_416);
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_524 & (_GEN_473 ? ~_GEN_498 & _GEN_449 : ~_GEN_466 & _GEN_449);
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_524 & (_GEN_473 ? ~_GEN_498 & _GEN_433 : ~_GEN_466 & _GEN_433);
      if (_GEN_525)
        reservation_station_9_decoded_instruction_RD <= 6'h0;
      else if (_GEN_312)
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_178)
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_141)
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_115)
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_9_decoded_instruction_RD_valid <=
        ~_GEN_524 & (_GEN_473 ? ~_GEN_498 & _GEN_314 : ~_GEN_466 & _GEN_314);
      if (_GEN_525)
        reservation_station_9_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_312)
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_178)
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_141)
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_115)
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_9_decoded_instruction_RS1_valid <=
        ~_GEN_524 & (_GEN_473 ? ~_GEN_498 & _GEN_315 : ~_GEN_466 & _GEN_315);
      if (_GEN_525)
        reservation_station_9_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_312)
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_178)
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_141)
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_115)
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_9_decoded_instruction_RS2_valid <=
        ~_GEN_524 & (_GEN_473 ? ~_GEN_498 & _GEN_316 : ~_GEN_466 & _GEN_316);
      if (_GEN_525) begin
        reservation_station_9_decoded_instruction_IMM <= 32'h0;
        reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_9_decoded_instruction_packet_index <= 4'h0;
        reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_9_decoded_instruction_instructionType <= 5'h0;
        reservation_station_9_decoded_instruction_portID <= 2'h0;
        reservation_station_9_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_312) begin
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_178) begin
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_141) begin
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_115) begin
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_9_decoded_instruction_needs_ALU <=
        ~_GEN_524 & (_GEN_473 ? ~_GEN_498 & _GEN_317 : ~_GEN_466 & _GEN_317);
      reservation_station_9_decoded_instruction_needs_branch_unit <=
        ~_GEN_524 & (_GEN_473 ? ~_GEN_498 & _GEN_318 : ~_GEN_466 & _GEN_318);
      reservation_station_9_decoded_instruction_needs_CSRs <=
        ~_GEN_524 & (_GEN_473 ? ~_GEN_498 & _GEN_319 : ~_GEN_466 & _GEN_319);
      reservation_station_9_decoded_instruction_SUBTRACT <=
        ~_GEN_524 & (_GEN_473 ? ~_GEN_498 & _GEN_320 : ~_GEN_466 & _GEN_320);
      reservation_station_9_decoded_instruction_MULTIPLY <=
        ~_GEN_524 & (_GEN_473 ? ~_GEN_498 & _GEN_321 : ~_GEN_466 & _GEN_321);
      reservation_station_9_decoded_instruction_IMMEDIATE <=
        ~_GEN_524 & (_GEN_473 ? ~_GEN_498 & _GEN_322 : ~_GEN_466 & _GEN_322);
      reservation_station_9_decoded_instruction_IS_LOAD <=
        ~_GEN_524 & (_GEN_473 ? ~_GEN_498 & _GEN_323 : ~_GEN_466 & _GEN_323);
      reservation_station_9_decoded_instruction_IS_STORE <=
        ~_GEN_524 & (_GEN_473 ? ~_GEN_498 & _GEN_324 : ~_GEN_466 & _GEN_324);
      reservation_station_9_valid <=
        ~_GEN_524 & (_GEN_473 ? ~(_GEN_483 | _GEN_466) & _GEN_417 : ~_GEN_466 & _GEN_417);
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_526 & (_GEN_473 ? ~_GEN_499 & _GEN_450 : ~_GEN_467 & _GEN_450);
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_526 & (_GEN_473 ? ~_GEN_499 & _GEN_434 : ~_GEN_467 & _GEN_434);
      if (_GEN_527)
        reservation_station_10_decoded_instruction_RD <= 6'h0;
      else if (_GEN_326)
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_179)
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_143)
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_116)
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_10_decoded_instruction_RD_valid <=
        ~_GEN_526 & (_GEN_473 ? ~_GEN_499 & _GEN_328 : ~_GEN_467 & _GEN_328);
      if (_GEN_527)
        reservation_station_10_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_326)
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_179)
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_143)
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_116)
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_10_decoded_instruction_RS1_valid <=
        ~_GEN_526 & (_GEN_473 ? ~_GEN_499 & _GEN_329 : ~_GEN_467 & _GEN_329);
      if (_GEN_527)
        reservation_station_10_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_326)
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_179)
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_143)
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_116)
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_10_decoded_instruction_RS2_valid <=
        ~_GEN_526 & (_GEN_473 ? ~_GEN_499 & _GEN_330 : ~_GEN_467 & _GEN_330);
      if (_GEN_527) begin
        reservation_station_10_decoded_instruction_IMM <= 32'h0;
        reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_10_decoded_instruction_packet_index <= 4'h0;
        reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_10_decoded_instruction_instructionType <= 5'h0;
        reservation_station_10_decoded_instruction_portID <= 2'h0;
        reservation_station_10_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_326) begin
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_179) begin
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_143) begin
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_116) begin
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_10_decoded_instruction_needs_ALU <=
        ~_GEN_526 & (_GEN_473 ? ~_GEN_499 & _GEN_331 : ~_GEN_467 & _GEN_331);
      reservation_station_10_decoded_instruction_needs_branch_unit <=
        ~_GEN_526 & (_GEN_473 ? ~_GEN_499 & _GEN_332 : ~_GEN_467 & _GEN_332);
      reservation_station_10_decoded_instruction_needs_CSRs <=
        ~_GEN_526 & (_GEN_473 ? ~_GEN_499 & _GEN_333 : ~_GEN_467 & _GEN_333);
      reservation_station_10_decoded_instruction_SUBTRACT <=
        ~_GEN_526 & (_GEN_473 ? ~_GEN_499 & _GEN_334 : ~_GEN_467 & _GEN_334);
      reservation_station_10_decoded_instruction_MULTIPLY <=
        ~_GEN_526 & (_GEN_473 ? ~_GEN_499 & _GEN_335 : ~_GEN_467 & _GEN_335);
      reservation_station_10_decoded_instruction_IMMEDIATE <=
        ~_GEN_526 & (_GEN_473 ? ~_GEN_499 & _GEN_336 : ~_GEN_467 & _GEN_336);
      reservation_station_10_decoded_instruction_IS_LOAD <=
        ~_GEN_526 & (_GEN_473 ? ~_GEN_499 & _GEN_337 : ~_GEN_467 & _GEN_337);
      reservation_station_10_decoded_instruction_IS_STORE <=
        ~_GEN_526 & (_GEN_473 ? ~_GEN_499 & _GEN_338 : ~_GEN_467 & _GEN_338);
      reservation_station_10_valid <=
        ~_GEN_526 & (_GEN_473 ? ~(_GEN_484 | _GEN_467) & _GEN_418 : ~_GEN_467 & _GEN_418);
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_528 & (_GEN_473 ? ~_GEN_500 & _GEN_451 : ~_GEN_468 & _GEN_451);
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_528 & (_GEN_473 ? ~_GEN_500 & _GEN_435 : ~_GEN_468 & _GEN_435);
      if (_GEN_529)
        reservation_station_11_decoded_instruction_RD <= 6'h0;
      else if (_GEN_340)
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_180)
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_145)
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_117)
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_11_decoded_instruction_RD_valid <=
        ~_GEN_528 & (_GEN_473 ? ~_GEN_500 & _GEN_342 : ~_GEN_468 & _GEN_342);
      if (_GEN_529)
        reservation_station_11_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_340)
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_180)
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_145)
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_117)
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_11_decoded_instruction_RS1_valid <=
        ~_GEN_528 & (_GEN_473 ? ~_GEN_500 & _GEN_343 : ~_GEN_468 & _GEN_343);
      if (_GEN_529)
        reservation_station_11_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_340)
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_180)
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_145)
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_117)
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_11_decoded_instruction_RS2_valid <=
        ~_GEN_528 & (_GEN_473 ? ~_GEN_500 & _GEN_344 : ~_GEN_468 & _GEN_344);
      if (_GEN_529) begin
        reservation_station_11_decoded_instruction_IMM <= 32'h0;
        reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_11_decoded_instruction_packet_index <= 4'h0;
        reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_11_decoded_instruction_instructionType <= 5'h0;
        reservation_station_11_decoded_instruction_portID <= 2'h0;
        reservation_station_11_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_340) begin
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_180) begin
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_145) begin
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_117) begin
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_11_decoded_instruction_needs_ALU <=
        ~_GEN_528 & (_GEN_473 ? ~_GEN_500 & _GEN_345 : ~_GEN_468 & _GEN_345);
      reservation_station_11_decoded_instruction_needs_branch_unit <=
        ~_GEN_528 & (_GEN_473 ? ~_GEN_500 & _GEN_346 : ~_GEN_468 & _GEN_346);
      reservation_station_11_decoded_instruction_needs_CSRs <=
        ~_GEN_528 & (_GEN_473 ? ~_GEN_500 & _GEN_347 : ~_GEN_468 & _GEN_347);
      reservation_station_11_decoded_instruction_SUBTRACT <=
        ~_GEN_528 & (_GEN_473 ? ~_GEN_500 & _GEN_348 : ~_GEN_468 & _GEN_348);
      reservation_station_11_decoded_instruction_MULTIPLY <=
        ~_GEN_528 & (_GEN_473 ? ~_GEN_500 & _GEN_349 : ~_GEN_468 & _GEN_349);
      reservation_station_11_decoded_instruction_IMMEDIATE <=
        ~_GEN_528 & (_GEN_473 ? ~_GEN_500 & _GEN_350 : ~_GEN_468 & _GEN_350);
      reservation_station_11_decoded_instruction_IS_LOAD <=
        ~_GEN_528 & (_GEN_473 ? ~_GEN_500 & _GEN_351 : ~_GEN_468 & _GEN_351);
      reservation_station_11_decoded_instruction_IS_STORE <=
        ~_GEN_528 & (_GEN_473 ? ~_GEN_500 & _GEN_352 : ~_GEN_468 & _GEN_352);
      reservation_station_11_valid <=
        ~_GEN_528 & (_GEN_473 ? ~(_GEN_485 | _GEN_468) & _GEN_419 : ~_GEN_468 & _GEN_419);
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_530 & (_GEN_473 ? ~_GEN_501 & _GEN_452 : ~_GEN_469 & _GEN_452);
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_530 & (_GEN_473 ? ~_GEN_501 & _GEN_436 : ~_GEN_469 & _GEN_436);
      if (_GEN_531)
        reservation_station_12_decoded_instruction_RD <= 6'h0;
      else if (_GEN_354)
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_181)
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_147)
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_118)
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_12_decoded_instruction_RD_valid <=
        ~_GEN_530 & (_GEN_473 ? ~_GEN_501 & _GEN_356 : ~_GEN_469 & _GEN_356);
      if (_GEN_531)
        reservation_station_12_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_354)
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_181)
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_147)
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_118)
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_12_decoded_instruction_RS1_valid <=
        ~_GEN_530 & (_GEN_473 ? ~_GEN_501 & _GEN_357 : ~_GEN_469 & _GEN_357);
      if (_GEN_531)
        reservation_station_12_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_354)
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_181)
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_147)
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_118)
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_12_decoded_instruction_RS2_valid <=
        ~_GEN_530 & (_GEN_473 ? ~_GEN_501 & _GEN_358 : ~_GEN_469 & _GEN_358);
      if (_GEN_531) begin
        reservation_station_12_decoded_instruction_IMM <= 32'h0;
        reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_12_decoded_instruction_packet_index <= 4'h0;
        reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_12_decoded_instruction_instructionType <= 5'h0;
        reservation_station_12_decoded_instruction_portID <= 2'h0;
        reservation_station_12_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_354) begin
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_181) begin
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_147) begin
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_118) begin
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_12_decoded_instruction_needs_ALU <=
        ~_GEN_530 & (_GEN_473 ? ~_GEN_501 & _GEN_359 : ~_GEN_469 & _GEN_359);
      reservation_station_12_decoded_instruction_needs_branch_unit <=
        ~_GEN_530 & (_GEN_473 ? ~_GEN_501 & _GEN_360 : ~_GEN_469 & _GEN_360);
      reservation_station_12_decoded_instruction_needs_CSRs <=
        ~_GEN_530 & (_GEN_473 ? ~_GEN_501 & _GEN_361 : ~_GEN_469 & _GEN_361);
      reservation_station_12_decoded_instruction_SUBTRACT <=
        ~_GEN_530 & (_GEN_473 ? ~_GEN_501 & _GEN_362 : ~_GEN_469 & _GEN_362);
      reservation_station_12_decoded_instruction_MULTIPLY <=
        ~_GEN_530 & (_GEN_473 ? ~_GEN_501 & _GEN_363 : ~_GEN_469 & _GEN_363);
      reservation_station_12_decoded_instruction_IMMEDIATE <=
        ~_GEN_530 & (_GEN_473 ? ~_GEN_501 & _GEN_364 : ~_GEN_469 & _GEN_364);
      reservation_station_12_decoded_instruction_IS_LOAD <=
        ~_GEN_530 & (_GEN_473 ? ~_GEN_501 & _GEN_365 : ~_GEN_469 & _GEN_365);
      reservation_station_12_decoded_instruction_IS_STORE <=
        ~_GEN_530 & (_GEN_473 ? ~_GEN_501 & _GEN_366 : ~_GEN_469 & _GEN_366);
      reservation_station_12_valid <=
        ~_GEN_530 & (_GEN_473 ? ~(_GEN_486 | _GEN_469) & _GEN_420 : ~_GEN_469 & _GEN_420);
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_532 & (_GEN_473 ? ~_GEN_502 & _GEN_453 : ~_GEN_470 & _GEN_453);
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_532 & (_GEN_473 ? ~_GEN_502 & _GEN_437 : ~_GEN_470 & _GEN_437);
      if (_GEN_533)
        reservation_station_13_decoded_instruction_RD <= 6'h0;
      else if (_GEN_368)
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_182)
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_149)
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_119)
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_13_decoded_instruction_RD_valid <=
        ~_GEN_532 & (_GEN_473 ? ~_GEN_502 & _GEN_370 : ~_GEN_470 & _GEN_370);
      if (_GEN_533)
        reservation_station_13_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_368)
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_182)
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_149)
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_119)
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_13_decoded_instruction_RS1_valid <=
        ~_GEN_532 & (_GEN_473 ? ~_GEN_502 & _GEN_371 : ~_GEN_470 & _GEN_371);
      if (_GEN_533)
        reservation_station_13_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_368)
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_182)
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_149)
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_119)
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_13_decoded_instruction_RS2_valid <=
        ~_GEN_532 & (_GEN_473 ? ~_GEN_502 & _GEN_372 : ~_GEN_470 & _GEN_372);
      if (_GEN_533) begin
        reservation_station_13_decoded_instruction_IMM <= 32'h0;
        reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_13_decoded_instruction_packet_index <= 4'h0;
        reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_13_decoded_instruction_instructionType <= 5'h0;
        reservation_station_13_decoded_instruction_portID <= 2'h0;
        reservation_station_13_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_368) begin
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_182) begin
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_149) begin
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_119) begin
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_13_decoded_instruction_needs_ALU <=
        ~_GEN_532 & (_GEN_473 ? ~_GEN_502 & _GEN_373 : ~_GEN_470 & _GEN_373);
      reservation_station_13_decoded_instruction_needs_branch_unit <=
        ~_GEN_532 & (_GEN_473 ? ~_GEN_502 & _GEN_374 : ~_GEN_470 & _GEN_374);
      reservation_station_13_decoded_instruction_needs_CSRs <=
        ~_GEN_532 & (_GEN_473 ? ~_GEN_502 & _GEN_375 : ~_GEN_470 & _GEN_375);
      reservation_station_13_decoded_instruction_SUBTRACT <=
        ~_GEN_532 & (_GEN_473 ? ~_GEN_502 & _GEN_376 : ~_GEN_470 & _GEN_376);
      reservation_station_13_decoded_instruction_MULTIPLY <=
        ~_GEN_532 & (_GEN_473 ? ~_GEN_502 & _GEN_377 : ~_GEN_470 & _GEN_377);
      reservation_station_13_decoded_instruction_IMMEDIATE <=
        ~_GEN_532 & (_GEN_473 ? ~_GEN_502 & _GEN_378 : ~_GEN_470 & _GEN_378);
      reservation_station_13_decoded_instruction_IS_LOAD <=
        ~_GEN_532 & (_GEN_473 ? ~_GEN_502 & _GEN_379 : ~_GEN_470 & _GEN_379);
      reservation_station_13_decoded_instruction_IS_STORE <=
        ~_GEN_532 & (_GEN_473 ? ~_GEN_502 & _GEN_380 : ~_GEN_470 & _GEN_380);
      reservation_station_13_valid <=
        ~_GEN_532 & (_GEN_473 ? ~(_GEN_487 | _GEN_470) & _GEN_421 : ~_GEN_470 & _GEN_421);
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_534 & (_GEN_473 ? ~_GEN_503 & _GEN_454 : ~_GEN_471 & _GEN_454);
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_534 & (_GEN_473 ? ~_GEN_503 & _GEN_438 : ~_GEN_471 & _GEN_438);
      if (_GEN_535)
        reservation_station_14_decoded_instruction_RD <= 6'h0;
      else if (_GEN_382)
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_183)
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_151)
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_120)
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_14_decoded_instruction_RD_valid <=
        ~_GEN_534 & (_GEN_473 ? ~_GEN_503 & _GEN_384 : ~_GEN_471 & _GEN_384);
      if (_GEN_535)
        reservation_station_14_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_382)
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_183)
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_151)
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_120)
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_14_decoded_instruction_RS1_valid <=
        ~_GEN_534 & (_GEN_473 ? ~_GEN_503 & _GEN_385 : ~_GEN_471 & _GEN_385);
      if (_GEN_535)
        reservation_station_14_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_382)
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_183)
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_151)
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_120)
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_14_decoded_instruction_RS2_valid <=
        ~_GEN_534 & (_GEN_473 ? ~_GEN_503 & _GEN_386 : ~_GEN_471 & _GEN_386);
      if (_GEN_535) begin
        reservation_station_14_decoded_instruction_IMM <= 32'h0;
        reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_14_decoded_instruction_packet_index <= 4'h0;
        reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_14_decoded_instruction_instructionType <= 5'h0;
        reservation_station_14_decoded_instruction_portID <= 2'h0;
        reservation_station_14_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_382) begin
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_183) begin
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_151) begin
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_120) begin
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_14_decoded_instruction_needs_ALU <=
        ~_GEN_534 & (_GEN_473 ? ~_GEN_503 & _GEN_387 : ~_GEN_471 & _GEN_387);
      reservation_station_14_decoded_instruction_needs_branch_unit <=
        ~_GEN_534 & (_GEN_473 ? ~_GEN_503 & _GEN_388 : ~_GEN_471 & _GEN_388);
      reservation_station_14_decoded_instruction_needs_CSRs <=
        ~_GEN_534 & (_GEN_473 ? ~_GEN_503 & _GEN_389 : ~_GEN_471 & _GEN_389);
      reservation_station_14_decoded_instruction_SUBTRACT <=
        ~_GEN_534 & (_GEN_473 ? ~_GEN_503 & _GEN_390 : ~_GEN_471 & _GEN_390);
      reservation_station_14_decoded_instruction_MULTIPLY <=
        ~_GEN_534 & (_GEN_473 ? ~_GEN_503 & _GEN_391 : ~_GEN_471 & _GEN_391);
      reservation_station_14_decoded_instruction_IMMEDIATE <=
        ~_GEN_534 & (_GEN_473 ? ~_GEN_503 & _GEN_392 : ~_GEN_471 & _GEN_392);
      reservation_station_14_decoded_instruction_IS_LOAD <=
        ~_GEN_534 & (_GEN_473 ? ~_GEN_503 & _GEN_393 : ~_GEN_471 & _GEN_393);
      reservation_station_14_decoded_instruction_IS_STORE <=
        ~_GEN_534 & (_GEN_473 ? ~_GEN_503 & _GEN_394 : ~_GEN_471 & _GEN_394);
      reservation_station_14_valid <=
        ~_GEN_534 & (_GEN_473 ? ~(_GEN_488 | _GEN_471) & _GEN_422 : ~_GEN_471 & _GEN_422);
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_536 & (_GEN_473 ? ~_GEN_504 & _GEN_455 : ~_GEN_472 & _GEN_455);
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_536 & (_GEN_473 ? ~_GEN_504 & _GEN_439 : ~_GEN_472 & _GEN_439);
      if (_GEN_537)
        reservation_station_15_decoded_instruction_RD <= 6'h0;
      else if (_GEN_395)
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_184)
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_152)
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_121)
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_15_decoded_instruction_RD_valid <=
        ~_GEN_536 & (_GEN_473 ? ~_GEN_504 & _GEN_397 : ~_GEN_472 & _GEN_397);
      if (_GEN_537)
        reservation_station_15_decoded_instruction_RS1 <= 6'h0;
      else if (_GEN_395)
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_184)
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_152)
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_121)
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_15_decoded_instruction_RS1_valid <=
        ~_GEN_536 & (_GEN_473 ? ~_GEN_504 & _GEN_398 : ~_GEN_472 & _GEN_398);
      if (_GEN_537)
        reservation_station_15_decoded_instruction_RS2 <= 6'h0;
      else if (_GEN_395)
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_184)
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_152)
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_121)
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_15_decoded_instruction_RS2_valid <=
        ~_GEN_536 & (_GEN_473 ? ~_GEN_504 & _GEN_399 : ~_GEN_472 & _GEN_399);
      if (_GEN_537) begin
        reservation_station_15_decoded_instruction_IMM <= 32'h0;
        reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_15_decoded_instruction_packet_index <= 4'h0;
        reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_15_decoded_instruction_instructionType <= 5'h0;
        reservation_station_15_decoded_instruction_portID <= 2'h0;
        reservation_station_15_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_395) begin
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_184) begin
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_152) begin
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_121) begin
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_15_decoded_instruction_needs_ALU <=
        ~_GEN_536 & (_GEN_473 ? ~_GEN_504 & _GEN_400 : ~_GEN_472 & _GEN_400);
      reservation_station_15_decoded_instruction_needs_branch_unit <=
        ~_GEN_536 & (_GEN_473 ? ~_GEN_504 & _GEN_401 : ~_GEN_472 & _GEN_401);
      reservation_station_15_decoded_instruction_needs_CSRs <=
        ~_GEN_536 & (_GEN_473 ? ~_GEN_504 & _GEN_402 : ~_GEN_472 & _GEN_402);
      reservation_station_15_decoded_instruction_SUBTRACT <=
        ~_GEN_536 & (_GEN_473 ? ~_GEN_504 & _GEN_403 : ~_GEN_472 & _GEN_403);
      reservation_station_15_decoded_instruction_MULTIPLY <=
        ~_GEN_536 & (_GEN_473 ? ~_GEN_504 & _GEN_404 : ~_GEN_472 & _GEN_404);
      reservation_station_15_decoded_instruction_IMMEDIATE <=
        ~_GEN_536 & (_GEN_473 ? ~_GEN_504 & _GEN_405 : ~_GEN_472 & _GEN_405);
      reservation_station_15_decoded_instruction_IS_LOAD <=
        ~_GEN_536 & (_GEN_473 ? ~_GEN_504 & _GEN_406 : ~_GEN_472 & _GEN_406);
      reservation_station_15_decoded_instruction_IS_STORE <=
        ~_GEN_536 & (_GEN_473 ? ~_GEN_504 & _GEN_407 : ~_GEN_472 & _GEN_407);
      reservation_station_15_valid <=
        ~_GEN_536
        & (_GEN_473 ? ~((&port1_RS_index) | _GEN_472) & _GEN_423 : ~_GEN_472 & _GEN_423);
    end
  end // always @(posedge)
  assign io_RF_inputs_0_valid = port0_valid & _GEN_92[port0_RS_index];
  assign io_RF_inputs_0_bits_RD = port0_valid ? _GEN_93[port0_RS_index] : 6'h0;
  assign io_RF_inputs_0_bits_RD_valid = port0_valid & _GEN_94[port0_RS_index];
  assign io_RF_inputs_0_bits_RS1 = port0_valid ? _GEN_95[port0_RS_index] : 6'h0;
  assign io_RF_inputs_0_bits_RS2 = port0_valid ? _GEN_96[port0_RS_index] : 6'h0;
  assign io_RF_inputs_0_bits_IMM = port0_valid ? _GEN_97[port0_RS_index] : 32'h0;
  assign io_RF_inputs_0_bits_FUNCT3 = port0_valid ? _GEN_98[port0_RS_index] : 3'h0;
  assign io_RF_inputs_0_bits_packet_index = port0_valid ? _GEN_99[port0_RS_index] : 4'h0;
  assign io_RF_inputs_0_bits_ROB_index = port0_valid ? _GEN_100[port0_RS_index] : 6'h0;
  assign io_RF_inputs_0_bits_instructionType =
    port0_valid ? _GEN_101[port0_RS_index] : 5'h0;
  assign io_RF_inputs_0_bits_needs_branch_unit = port0_valid & _GEN_102[port0_RS_index];
  assign io_RF_inputs_0_bits_SUBTRACT = port0_valid & _GEN_103[port0_RS_index];
  assign io_RF_inputs_0_bits_MULTIPLY = port0_valid & _GEN_104[port0_RS_index];
  assign io_RF_inputs_0_bits_IMMEDIATE = port0_valid & _GEN_105[port0_RS_index];
  assign io_RF_inputs_1_valid = port1_valid & _GEN_92[port1_RS_index];
  assign io_RF_inputs_1_bits_RD = port1_valid ? _GEN_93[port1_RS_index] : 6'h0;
  assign io_RF_inputs_1_bits_RD_valid = port1_valid & _GEN_94[port1_RS_index];
  assign io_RF_inputs_1_bits_RS1 = port1_valid ? _GEN_95[port1_RS_index] : 6'h0;
  assign io_RF_inputs_1_bits_RS2 = port1_valid ? _GEN_96[port1_RS_index] : 6'h0;
  assign io_RF_inputs_1_bits_IMM = port1_valid ? _GEN_97[port1_RS_index] : 32'h0;
  assign io_RF_inputs_1_bits_FUNCT3 = port1_valid ? _GEN_98[port1_RS_index] : 3'h0;
  assign io_RF_inputs_1_bits_packet_index = port1_valid ? _GEN_99[port1_RS_index] : 4'h0;
  assign io_RF_inputs_1_bits_ROB_index = port1_valid ? _GEN_100[port1_RS_index] : 6'h0;
  assign io_RF_inputs_1_bits_instructionType =
    port1_valid ? _GEN_101[port1_RS_index] : 5'h0;
  assign io_RF_inputs_1_bits_SUBTRACT = port1_valid & _GEN_103[port1_RS_index];
  assign io_RF_inputs_1_bits_MULTIPLY = port1_valid & _GEN_104[port1_RS_index];
  assign io_RF_inputs_1_bits_IMMEDIATE = port1_valid & _GEN_105[port1_RS_index];
  assign io_RF_inputs_2_valid = port2_valid & _GEN_92[port2_RS_index];
  assign io_RF_inputs_2_bits_RD = port2_valid ? _GEN_93[port2_RS_index] : 6'h0;
  assign io_RF_inputs_2_bits_RD_valid = port2_valid & _GEN_94[port2_RS_index];
  assign io_RF_inputs_2_bits_RS1 = port2_valid ? _GEN_95[port2_RS_index] : 6'h0;
  assign io_RF_inputs_2_bits_RS2 = port2_valid ? _GEN_96[port2_RS_index] : 6'h0;
  assign io_RF_inputs_2_bits_IMM = port2_valid ? _GEN_97[port2_RS_index] : 32'h0;
  assign io_RF_inputs_2_bits_FUNCT3 = port2_valid ? _GEN_98[port2_RS_index] : 3'h0;
  assign io_RF_inputs_2_bits_packet_index = port2_valid ? _GEN_99[port2_RS_index] : 4'h0;
  assign io_RF_inputs_2_bits_ROB_index = port2_valid ? _GEN_100[port2_RS_index] : 6'h0;
  assign io_RF_inputs_2_bits_instructionType =
    port2_valid ? _GEN_101[port2_RS_index] : 5'h0;
  assign io_RF_inputs_2_bits_SUBTRACT = port2_valid & _GEN_103[port2_RS_index];
  assign io_RF_inputs_2_bits_MULTIPLY = port2_valid & _GEN_104[port2_RS_index];
  assign io_RF_inputs_2_bits_IMMEDIATE = port2_valid & _GEN_105[port2_RS_index];
endmodule

module MEMRS(
  input         clock,
                reset,
                io_backend_packet_0_valid,
  input  [5:0]  io_backend_packet_0_bits_RD,
                io_backend_packet_0_bits_RS1,
                io_backend_packet_0_bits_RS2,
  input  [31:0] io_backend_packet_0_bits_IMM,
  input  [2:0]  io_backend_packet_0_bits_FUNCT3,
  input  [3:0]  io_backend_packet_0_bits_packet_index,
  input  [5:0]  io_backend_packet_0_bits_ROB_index,
  input         io_backend_packet_0_bits_IS_LOAD,
                io_backend_packet_0_bits_IS_STORE,
                io_backend_packet_1_valid,
  input  [5:0]  io_backend_packet_1_bits_RD,
                io_backend_packet_1_bits_RS1,
                io_backend_packet_1_bits_RS2,
  input  [31:0] io_backend_packet_1_bits_IMM,
  input  [2:0]  io_backend_packet_1_bits_FUNCT3,
  input  [3:0]  io_backend_packet_1_bits_packet_index,
  input  [5:0]  io_backend_packet_1_bits_ROB_index,
  input         io_backend_packet_1_bits_IS_LOAD,
                io_backend_packet_1_bits_IS_STORE,
                io_backend_packet_2_valid,
  input  [5:0]  io_backend_packet_2_bits_RD,
                io_backend_packet_2_bits_RS1,
                io_backend_packet_2_bits_RS2,
  input  [31:0] io_backend_packet_2_bits_IMM,
  input  [2:0]  io_backend_packet_2_bits_FUNCT3,
  input  [3:0]  io_backend_packet_2_bits_packet_index,
  input  [5:0]  io_backend_packet_2_bits_ROB_index,
  input         io_backend_packet_2_bits_IS_LOAD,
                io_backend_packet_2_bits_IS_STORE,
                io_backend_packet_3_valid,
  input  [5:0]  io_backend_packet_3_bits_RD,
                io_backend_packet_3_bits_RS1,
                io_backend_packet_3_bits_RS2,
  input  [31:0] io_backend_packet_3_bits_IMM,
  input  [2:0]  io_backend_packet_3_bits_FUNCT3,
  input  [3:0]  io_backend_packet_3_bits_packet_index,
  input  [5:0]  io_backend_packet_3_bits_ROB_index,
  input         io_backend_packet_3_bits_IS_LOAD,
                io_backend_packet_3_bits_IS_STORE,
                io_FU_outputs_0_valid,
  input  [63:0] io_FU_outputs_0_bits_RD,
  input         io_FU_outputs_0_bits_RD_valid,
                io_FU_outputs_1_valid,
  input  [63:0] io_FU_outputs_1_bits_RD,
  input         io_FU_outputs_1_bits_RD_valid,
                io_FU_outputs_2_valid,
  input  [63:0] io_FU_outputs_2_bits_RD,
  input         io_FU_outputs_2_bits_RD_valid,
                io_FU_outputs_3_valid,
  input  [63:0] io_FU_outputs_3_bits_RD,
  input         io_FU_outputs_3_bits_RD_valid,
                io_commit_valid,
  input  [5:0]  io_commit_ROB_index,
  output        io_RF_inputs_3_valid,
  output [5:0]  io_RF_inputs_3_bits_RD,
                io_RF_inputs_3_bits_RS1,
                io_RF_inputs_3_bits_RS2,
  output [31:0] io_RF_inputs_3_bits_IMM,
  output [2:0]  io_RF_inputs_3_bits_FUNCT3,
  output [3:0]  io_RF_inputs_3_bits_packet_index,
  output [5:0]  io_RF_inputs_3_bits_ROB_index,
  output        io_RF_inputs_3_bits_IS_LOAD,
                io_RF_inputs_3_bits_IS_STORE
);

  reg               reservation_station_0_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_0_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_0_decoded_instruction_RD;
  reg  [5:0]        reservation_station_0_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_0_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_0_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_0_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_0_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_0_decoded_instruction_ROB_index;
  reg               reservation_station_0_decoded_instruction_IS_LOAD;
  reg               reservation_station_0_decoded_instruction_IS_STORE;
  reg               reservation_station_0_commited;
  reg               reservation_station_0_valid;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_1_decoded_instruction_RD;
  reg  [5:0]        reservation_station_1_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_1_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_1_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_1_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_1_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_1_decoded_instruction_ROB_index;
  reg               reservation_station_1_decoded_instruction_IS_LOAD;
  reg               reservation_station_1_decoded_instruction_IS_STORE;
  reg               reservation_station_1_commited;
  reg               reservation_station_1_valid;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_2_decoded_instruction_RD;
  reg  [5:0]        reservation_station_2_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_2_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_2_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_2_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_2_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_2_decoded_instruction_ROB_index;
  reg               reservation_station_2_decoded_instruction_IS_LOAD;
  reg               reservation_station_2_decoded_instruction_IS_STORE;
  reg               reservation_station_2_commited;
  reg               reservation_station_2_valid;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_3_decoded_instruction_RD;
  reg  [5:0]        reservation_station_3_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_3_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_3_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_3_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_3_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_3_decoded_instruction_ROB_index;
  reg               reservation_station_3_decoded_instruction_IS_LOAD;
  reg               reservation_station_3_decoded_instruction_IS_STORE;
  reg               reservation_station_3_commited;
  reg               reservation_station_3_valid;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_4_decoded_instruction_RD;
  reg  [5:0]        reservation_station_4_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_4_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_4_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_4_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_4_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_4_decoded_instruction_ROB_index;
  reg               reservation_station_4_decoded_instruction_IS_LOAD;
  reg               reservation_station_4_decoded_instruction_IS_STORE;
  reg               reservation_station_4_commited;
  reg               reservation_station_4_valid;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_5_decoded_instruction_RD;
  reg  [5:0]        reservation_station_5_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_5_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_5_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_5_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_5_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_5_decoded_instruction_ROB_index;
  reg               reservation_station_5_decoded_instruction_IS_LOAD;
  reg               reservation_station_5_decoded_instruction_IS_STORE;
  reg               reservation_station_5_commited;
  reg               reservation_station_5_valid;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_6_decoded_instruction_RD;
  reg  [5:0]        reservation_station_6_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_6_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_6_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_6_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_6_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_6_decoded_instruction_ROB_index;
  reg               reservation_station_6_decoded_instruction_IS_LOAD;
  reg               reservation_station_6_decoded_instruction_IS_STORE;
  reg               reservation_station_6_commited;
  reg               reservation_station_6_valid;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_7_decoded_instruction_RD;
  reg  [5:0]        reservation_station_7_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_7_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_7_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_7_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_7_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_7_decoded_instruction_ROB_index;
  reg               reservation_station_7_decoded_instruction_IS_LOAD;
  reg               reservation_station_7_decoded_instruction_IS_STORE;
  reg               reservation_station_7_commited;
  reg               reservation_station_7_valid;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_8_decoded_instruction_RD;
  reg  [5:0]        reservation_station_8_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_8_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_8_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_8_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_8_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_8_decoded_instruction_ROB_index;
  reg               reservation_station_8_decoded_instruction_IS_LOAD;
  reg               reservation_station_8_decoded_instruction_IS_STORE;
  reg               reservation_station_8_commited;
  reg               reservation_station_8_valid;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_9_decoded_instruction_RD;
  reg  [5:0]        reservation_station_9_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_9_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_9_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_9_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_9_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_9_decoded_instruction_ROB_index;
  reg               reservation_station_9_decoded_instruction_IS_LOAD;
  reg               reservation_station_9_decoded_instruction_IS_STORE;
  reg               reservation_station_9_commited;
  reg               reservation_station_9_valid;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_10_decoded_instruction_RD;
  reg  [5:0]        reservation_station_10_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_10_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_10_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_10_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_10_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_10_decoded_instruction_ROB_index;
  reg               reservation_station_10_decoded_instruction_IS_LOAD;
  reg               reservation_station_10_decoded_instruction_IS_STORE;
  reg               reservation_station_10_commited;
  reg               reservation_station_10_valid;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_11_decoded_instruction_RD;
  reg  [5:0]        reservation_station_11_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_11_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_11_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_11_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_11_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_11_decoded_instruction_ROB_index;
  reg               reservation_station_11_decoded_instruction_IS_LOAD;
  reg               reservation_station_11_decoded_instruction_IS_STORE;
  reg               reservation_station_11_commited;
  reg               reservation_station_11_valid;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_12_decoded_instruction_RD;
  reg  [5:0]        reservation_station_12_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_12_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_12_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_12_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_12_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_12_decoded_instruction_ROB_index;
  reg               reservation_station_12_decoded_instruction_IS_LOAD;
  reg               reservation_station_12_decoded_instruction_IS_STORE;
  reg               reservation_station_12_commited;
  reg               reservation_station_12_valid;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_13_decoded_instruction_RD;
  reg  [5:0]        reservation_station_13_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_13_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_13_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_13_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_13_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_13_decoded_instruction_ROB_index;
  reg               reservation_station_13_decoded_instruction_IS_LOAD;
  reg               reservation_station_13_decoded_instruction_IS_STORE;
  reg               reservation_station_13_commited;
  reg               reservation_station_13_valid;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_14_decoded_instruction_RD;
  reg  [5:0]        reservation_station_14_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_14_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_14_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_14_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_14_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_14_decoded_instruction_ROB_index;
  reg               reservation_station_14_decoded_instruction_IS_LOAD;
  reg               reservation_station_14_decoded_instruction_IS_STORE;
  reg               reservation_station_14_commited;
  reg               reservation_station_14_valid;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_15_decoded_instruction_RD;
  reg  [5:0]        reservation_station_15_decoded_instruction_RS1;
  reg  [5:0]        reservation_station_15_decoded_instruction_RS2;
  reg  [31:0]       reservation_station_15_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_15_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_15_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_15_decoded_instruction_ROB_index;
  reg               reservation_station_15_decoded_instruction_IS_LOAD;
  reg               reservation_station_15_decoded_instruction_IS_STORE;
  reg               reservation_station_15_commited;
  reg               reservation_station_15_valid;
  reg  [4:0]        front_pointer;
  reg  [4:0]        back_pointer;
  wire [63:0]       _GEN = {58'h0, reservation_station_0_decoded_instruction_RS1};
  wire              RS1_match_0 =
    io_FU_outputs_0_bits_RD == _GEN & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_0 = {58'h0, reservation_station_0_decoded_instruction_RS2};
  wire              RS2_match_0 =
    io_FU_outputs_0_bits_RD == _GEN_0 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_0
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_0 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_0
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_1 = {58'h0, reservation_station_1_decoded_instruction_RS1};
  wire              RS1_match_1 =
    io_FU_outputs_0_bits_RD == _GEN_1 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_1 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_2 = {58'h0, reservation_station_1_decoded_instruction_RS2};
  wire              RS2_match_1 =
    io_FU_outputs_0_bits_RD == _GEN_2 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_2 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_3 = {58'h0, reservation_station_2_decoded_instruction_RS1};
  wire              RS1_match_2 =
    io_FU_outputs_0_bits_RD == _GEN_3 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_3
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_3 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_3
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_4 = {58'h0, reservation_station_2_decoded_instruction_RS2};
  wire              RS2_match_2 =
    io_FU_outputs_0_bits_RD == _GEN_4 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_4
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_4 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_4
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_5 = {58'h0, reservation_station_3_decoded_instruction_RS1};
  wire              RS1_match_3 =
    io_FU_outputs_0_bits_RD == _GEN_5 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_5
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_5 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_5
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_6 = {58'h0, reservation_station_3_decoded_instruction_RS2};
  wire              RS2_match_3 =
    io_FU_outputs_0_bits_RD == _GEN_6 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_6
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_6 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_6
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_7 = {58'h0, reservation_station_4_decoded_instruction_RS1};
  wire              RS1_match_4 =
    io_FU_outputs_0_bits_RD == _GEN_7 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_7
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_7 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_7
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_8 = {58'h0, reservation_station_4_decoded_instruction_RS2};
  wire              RS2_match_4 =
    io_FU_outputs_0_bits_RD == _GEN_8 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_8
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_8 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_8
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_9 = {58'h0, reservation_station_5_decoded_instruction_RS1};
  wire              RS1_match_5 =
    io_FU_outputs_0_bits_RD == _GEN_9 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_9
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_9 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_9
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_10 = {58'h0, reservation_station_5_decoded_instruction_RS2};
  wire              RS2_match_5 =
    io_FU_outputs_0_bits_RD == _GEN_10 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_10
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_10 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_10
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_11 = {58'h0, reservation_station_6_decoded_instruction_RS1};
  wire              RS1_match_6 =
    io_FU_outputs_0_bits_RD == _GEN_11 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_11
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_11 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_11
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_12 = {58'h0, reservation_station_6_decoded_instruction_RS2};
  wire              RS2_match_6 =
    io_FU_outputs_0_bits_RD == _GEN_12 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_12
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_12 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_12
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_13 = {58'h0, reservation_station_7_decoded_instruction_RS1};
  wire              RS1_match_7 =
    io_FU_outputs_0_bits_RD == _GEN_13 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_13
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_13 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_13
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_14 = {58'h0, reservation_station_7_decoded_instruction_RS2};
  wire              RS2_match_7 =
    io_FU_outputs_0_bits_RD == _GEN_14 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_14
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_14 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_14
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_15 = {58'h0, reservation_station_8_decoded_instruction_RS1};
  wire              RS1_match_8 =
    io_FU_outputs_0_bits_RD == _GEN_15 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_15
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_15 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_15
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_16 = {58'h0, reservation_station_8_decoded_instruction_RS2};
  wire              RS2_match_8 =
    io_FU_outputs_0_bits_RD == _GEN_16 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_16
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_16 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_16
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_17 = {58'h0, reservation_station_9_decoded_instruction_RS1};
  wire              RS1_match_9 =
    io_FU_outputs_0_bits_RD == _GEN_17 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_17
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_17 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_17
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_18 = {58'h0, reservation_station_9_decoded_instruction_RS2};
  wire              RS2_match_9 =
    io_FU_outputs_0_bits_RD == _GEN_18 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_18
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_18 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_18
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_19 = {58'h0, reservation_station_10_decoded_instruction_RS1};
  wire              RS1_match_10 =
    io_FU_outputs_0_bits_RD == _GEN_19 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_19
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_19 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_19
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_20 = {58'h0, reservation_station_10_decoded_instruction_RS2};
  wire              RS2_match_10 =
    io_FU_outputs_0_bits_RD == _GEN_20 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_20
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_20 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_20
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_21 = {58'h0, reservation_station_11_decoded_instruction_RS1};
  wire              RS1_match_11 =
    io_FU_outputs_0_bits_RD == _GEN_21 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_21
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_21 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_21
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_22 = {58'h0, reservation_station_11_decoded_instruction_RS2};
  wire              RS2_match_11 =
    io_FU_outputs_0_bits_RD == _GEN_22 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_22
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_22 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_22
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_23 = {58'h0, reservation_station_12_decoded_instruction_RS1};
  wire              RS1_match_12 =
    io_FU_outputs_0_bits_RD == _GEN_23 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_23
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_23 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_23
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_24 = {58'h0, reservation_station_12_decoded_instruction_RS2};
  wire              RS2_match_12 =
    io_FU_outputs_0_bits_RD == _GEN_24 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_24
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_24 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_24
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_25 = {58'h0, reservation_station_13_decoded_instruction_RS1};
  wire              RS1_match_13 =
    io_FU_outputs_0_bits_RD == _GEN_25 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_25
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_25 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_25
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_26 = {58'h0, reservation_station_13_decoded_instruction_RS2};
  wire              RS2_match_13 =
    io_FU_outputs_0_bits_RD == _GEN_26 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_26
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_26 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_26
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_27 = {58'h0, reservation_station_14_decoded_instruction_RS1};
  wire              RS1_match_14 =
    io_FU_outputs_0_bits_RD == _GEN_27 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_27
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_27 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_27
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_28 = {58'h0, reservation_station_14_decoded_instruction_RS2};
  wire              RS2_match_14 =
    io_FU_outputs_0_bits_RD == _GEN_28 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_28
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_28 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_28
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_29 = {58'h0, reservation_station_15_decoded_instruction_RS1};
  wire              RS1_match_15 =
    io_FU_outputs_0_bits_RD == _GEN_29 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_29
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_29 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_29
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_30 = {58'h0, reservation_station_15_decoded_instruction_RS2};
  wire              RS2_match_15 =
    io_FU_outputs_0_bits_RD == _GEN_30 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_30
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_30 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_30
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [15:0]       _GEN_31 =
    {{reservation_station_15_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS1_ready}};
  wire [15:0]       _GEN_32 =
    {{reservation_station_15_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS2_ready}};
  wire [15:0][5:0]  _GEN_33 =
    {{reservation_station_15_decoded_instruction_RD},
     {reservation_station_14_decoded_instruction_RD},
     {reservation_station_13_decoded_instruction_RD},
     {reservation_station_12_decoded_instruction_RD},
     {reservation_station_11_decoded_instruction_RD},
     {reservation_station_10_decoded_instruction_RD},
     {reservation_station_9_decoded_instruction_RD},
     {reservation_station_8_decoded_instruction_RD},
     {reservation_station_7_decoded_instruction_RD},
     {reservation_station_6_decoded_instruction_RD},
     {reservation_station_5_decoded_instruction_RD},
     {reservation_station_4_decoded_instruction_RD},
     {reservation_station_3_decoded_instruction_RD},
     {reservation_station_2_decoded_instruction_RD},
     {reservation_station_1_decoded_instruction_RD},
     {reservation_station_0_decoded_instruction_RD}};
  wire [15:0][5:0]  _GEN_34 =
    {{reservation_station_15_decoded_instruction_RS1},
     {reservation_station_14_decoded_instruction_RS1},
     {reservation_station_13_decoded_instruction_RS1},
     {reservation_station_12_decoded_instruction_RS1},
     {reservation_station_11_decoded_instruction_RS1},
     {reservation_station_10_decoded_instruction_RS1},
     {reservation_station_9_decoded_instruction_RS1},
     {reservation_station_8_decoded_instruction_RS1},
     {reservation_station_7_decoded_instruction_RS1},
     {reservation_station_6_decoded_instruction_RS1},
     {reservation_station_5_decoded_instruction_RS1},
     {reservation_station_4_decoded_instruction_RS1},
     {reservation_station_3_decoded_instruction_RS1},
     {reservation_station_2_decoded_instruction_RS1},
     {reservation_station_1_decoded_instruction_RS1},
     {reservation_station_0_decoded_instruction_RS1}};
  wire [15:0][5:0]  _GEN_35 =
    {{reservation_station_15_decoded_instruction_RS2},
     {reservation_station_14_decoded_instruction_RS2},
     {reservation_station_13_decoded_instruction_RS2},
     {reservation_station_12_decoded_instruction_RS2},
     {reservation_station_11_decoded_instruction_RS2},
     {reservation_station_10_decoded_instruction_RS2},
     {reservation_station_9_decoded_instruction_RS2},
     {reservation_station_8_decoded_instruction_RS2},
     {reservation_station_7_decoded_instruction_RS2},
     {reservation_station_6_decoded_instruction_RS2},
     {reservation_station_5_decoded_instruction_RS2},
     {reservation_station_4_decoded_instruction_RS2},
     {reservation_station_3_decoded_instruction_RS2},
     {reservation_station_2_decoded_instruction_RS2},
     {reservation_station_1_decoded_instruction_RS2},
     {reservation_station_0_decoded_instruction_RS2}};
  wire [15:0][31:0] _GEN_36 =
    {{reservation_station_15_decoded_instruction_IMM},
     {reservation_station_14_decoded_instruction_IMM},
     {reservation_station_13_decoded_instruction_IMM},
     {reservation_station_12_decoded_instruction_IMM},
     {reservation_station_11_decoded_instruction_IMM},
     {reservation_station_10_decoded_instruction_IMM},
     {reservation_station_9_decoded_instruction_IMM},
     {reservation_station_8_decoded_instruction_IMM},
     {reservation_station_7_decoded_instruction_IMM},
     {reservation_station_6_decoded_instruction_IMM},
     {reservation_station_5_decoded_instruction_IMM},
     {reservation_station_4_decoded_instruction_IMM},
     {reservation_station_3_decoded_instruction_IMM},
     {reservation_station_2_decoded_instruction_IMM},
     {reservation_station_1_decoded_instruction_IMM},
     {reservation_station_0_decoded_instruction_IMM}};
  wire [15:0][2:0]  _GEN_37 =
    {{reservation_station_15_decoded_instruction_FUNCT3},
     {reservation_station_14_decoded_instruction_FUNCT3},
     {reservation_station_13_decoded_instruction_FUNCT3},
     {reservation_station_12_decoded_instruction_FUNCT3},
     {reservation_station_11_decoded_instruction_FUNCT3},
     {reservation_station_10_decoded_instruction_FUNCT3},
     {reservation_station_9_decoded_instruction_FUNCT3},
     {reservation_station_8_decoded_instruction_FUNCT3},
     {reservation_station_7_decoded_instruction_FUNCT3},
     {reservation_station_6_decoded_instruction_FUNCT3},
     {reservation_station_5_decoded_instruction_FUNCT3},
     {reservation_station_4_decoded_instruction_FUNCT3},
     {reservation_station_3_decoded_instruction_FUNCT3},
     {reservation_station_2_decoded_instruction_FUNCT3},
     {reservation_station_1_decoded_instruction_FUNCT3},
     {reservation_station_0_decoded_instruction_FUNCT3}};
  wire [15:0][3:0]  _GEN_38 =
    {{reservation_station_15_decoded_instruction_packet_index},
     {reservation_station_14_decoded_instruction_packet_index},
     {reservation_station_13_decoded_instruction_packet_index},
     {reservation_station_12_decoded_instruction_packet_index},
     {reservation_station_11_decoded_instruction_packet_index},
     {reservation_station_10_decoded_instruction_packet_index},
     {reservation_station_9_decoded_instruction_packet_index},
     {reservation_station_8_decoded_instruction_packet_index},
     {reservation_station_7_decoded_instruction_packet_index},
     {reservation_station_6_decoded_instruction_packet_index},
     {reservation_station_5_decoded_instruction_packet_index},
     {reservation_station_4_decoded_instruction_packet_index},
     {reservation_station_3_decoded_instruction_packet_index},
     {reservation_station_2_decoded_instruction_packet_index},
     {reservation_station_1_decoded_instruction_packet_index},
     {reservation_station_0_decoded_instruction_packet_index}};
  wire [15:0][5:0]  _GEN_39 =
    {{reservation_station_15_decoded_instruction_ROB_index},
     {reservation_station_14_decoded_instruction_ROB_index},
     {reservation_station_13_decoded_instruction_ROB_index},
     {reservation_station_12_decoded_instruction_ROB_index},
     {reservation_station_11_decoded_instruction_ROB_index},
     {reservation_station_10_decoded_instruction_ROB_index},
     {reservation_station_9_decoded_instruction_ROB_index},
     {reservation_station_8_decoded_instruction_ROB_index},
     {reservation_station_7_decoded_instruction_ROB_index},
     {reservation_station_6_decoded_instruction_ROB_index},
     {reservation_station_5_decoded_instruction_ROB_index},
     {reservation_station_4_decoded_instruction_ROB_index},
     {reservation_station_3_decoded_instruction_ROB_index},
     {reservation_station_2_decoded_instruction_ROB_index},
     {reservation_station_1_decoded_instruction_ROB_index},
     {reservation_station_0_decoded_instruction_ROB_index}};
  wire [15:0]       _GEN_40 =
    {{reservation_station_15_decoded_instruction_IS_LOAD},
     {reservation_station_14_decoded_instruction_IS_LOAD},
     {reservation_station_13_decoded_instruction_IS_LOAD},
     {reservation_station_12_decoded_instruction_IS_LOAD},
     {reservation_station_11_decoded_instruction_IS_LOAD},
     {reservation_station_10_decoded_instruction_IS_LOAD},
     {reservation_station_9_decoded_instruction_IS_LOAD},
     {reservation_station_8_decoded_instruction_IS_LOAD},
     {reservation_station_7_decoded_instruction_IS_LOAD},
     {reservation_station_6_decoded_instruction_IS_LOAD},
     {reservation_station_5_decoded_instruction_IS_LOAD},
     {reservation_station_4_decoded_instruction_IS_LOAD},
     {reservation_station_3_decoded_instruction_IS_LOAD},
     {reservation_station_2_decoded_instruction_IS_LOAD},
     {reservation_station_1_decoded_instruction_IS_LOAD},
     {reservation_station_0_decoded_instruction_IS_LOAD}};
  wire [15:0]       _GEN_41 =
    {{reservation_station_15_decoded_instruction_IS_STORE},
     {reservation_station_14_decoded_instruction_IS_STORE},
     {reservation_station_13_decoded_instruction_IS_STORE},
     {reservation_station_12_decoded_instruction_IS_STORE},
     {reservation_station_11_decoded_instruction_IS_STORE},
     {reservation_station_10_decoded_instruction_IS_STORE},
     {reservation_station_9_decoded_instruction_IS_STORE},
     {reservation_station_8_decoded_instruction_IS_STORE},
     {reservation_station_7_decoded_instruction_IS_STORE},
     {reservation_station_6_decoded_instruction_IS_STORE},
     {reservation_station_5_decoded_instruction_IS_STORE},
     {reservation_station_4_decoded_instruction_IS_STORE},
     {reservation_station_3_decoded_instruction_IS_STORE},
     {reservation_station_2_decoded_instruction_IS_STORE},
     {reservation_station_1_decoded_instruction_IS_STORE},
     {reservation_station_0_decoded_instruction_IS_STORE}};
  wire [15:0]       _GEN_42 =
    {{reservation_station_15_commited},
     {reservation_station_14_commited},
     {reservation_station_13_commited},
     {reservation_station_12_commited},
     {reservation_station_11_commited},
     {reservation_station_10_commited},
     {reservation_station_9_commited},
     {reservation_station_8_commited},
     {reservation_station_7_commited},
     {reservation_station_6_commited},
     {reservation_station_5_commited},
     {reservation_station_4_commited},
     {reservation_station_3_commited},
     {reservation_station_2_commited},
     {reservation_station_1_commited},
     {reservation_station_0_commited}};
  wire [15:0]       _GEN_43 =
    {{reservation_station_15_valid},
     {reservation_station_14_valid},
     {reservation_station_13_valid},
     {reservation_station_12_valid},
     {reservation_station_11_valid},
     {reservation_station_10_valid},
     {reservation_station_9_valid},
     {reservation_station_8_valid},
     {reservation_station_7_valid},
     {reservation_station_6_valid},
     {reservation_station_5_valid},
     {reservation_station_4_valid},
     {reservation_station_3_valid},
     {reservation_station_2_valid},
     {reservation_station_1_valid},
     {reservation_station_0_valid}};
  wire              good_to_go =
    _GEN_43[front_pointer[3:0]] & _GEN_42[front_pointer[3:0]]
    & _GEN_31[front_pointer[3:0]] & _GEN_32[front_pointer[3:0]];
  wire [15:0]       _availalbe_RS_entries_T_1 =
    ~{reservation_station_0_valid,
      reservation_station_1_valid,
      reservation_station_2_valid,
      reservation_station_3_valid,
      reservation_station_4_valid,
      reservation_station_5_valid,
      reservation_station_6_valid,
      reservation_station_7_valid,
      reservation_station_8_valid,
      reservation_station_9_valid,
      reservation_station_10_valid,
      reservation_station_11_valid,
      reservation_station_12_valid,
      reservation_station_13_valid,
      reservation_station_14_valid,
      reservation_station_15_valid};
  wire [4:0]        availalbe_RS_entries =
    {1'h0,
     {1'h0,
      {1'h0, {1'h0, _availalbe_RS_entries_T_1[0]} + {1'h0, _availalbe_RS_entries_T_1[1]}}
        + {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[2]} + {1'h0, _availalbe_RS_entries_T_1[3]}}}
       + {1'h0,
          {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[4]} + {1'h0, _availalbe_RS_entries_T_1[5]}}
            + {1'h0,
               {1'h0, _availalbe_RS_entries_T_1[6]}
                 + {1'h0, _availalbe_RS_entries_T_1[7]}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, _availalbe_RS_entries_T_1[8]} + {1'h0, _availalbe_RS_entries_T_1[9]}}
          + {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[10]}
               + {1'h0, _availalbe_RS_entries_T_1[11]}}}
         + {1'h0,
            {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[12]}
               + {1'h0, _availalbe_RS_entries_T_1[13]}}
              + {1'h0,
                 {1'h0, _availalbe_RS_entries_T_1[14]}
                   + {1'h0, _availalbe_RS_entries_T_1[15]}}}};
  wire [3:0]        themometor_value =
    {1'h0,
     {2'h0, availalbe_RS_entries == 5'h1} | (availalbe_RS_entries == 5'h2 ? 3'h3 : 3'h0)}
    | (availalbe_RS_entries == 5'h3 ? 4'h7 : 4'h0) | {4{availalbe_RS_entries == 5'h4}}
    | {4{availalbe_RS_entries == 5'h5}} | {4{availalbe_RS_entries == 5'h6}}
    | {4{availalbe_RS_entries == 5'h7}} | {4{availalbe_RS_entries == 5'h8}}
    | {4{availalbe_RS_entries == 5'h9}} | {4{availalbe_RS_entries == 5'hA}}
    | {4{availalbe_RS_entries == 5'hB}} | {4{availalbe_RS_entries == 5'hC}}
    | {4{availalbe_RS_entries == 5'hD}} | {4{availalbe_RS_entries == 5'hE}}
    | {4{availalbe_RS_entries == 5'hF}} | {4{availalbe_RS_entries == 5'h10}};
  always @(posedge clock) begin
    if (reset) begin
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_0_decoded_instruction_RD <= 6'h0;
      reservation_station_0_decoded_instruction_RS1 <= 6'h0;
      reservation_station_0_decoded_instruction_RS2 <= 6'h0;
      reservation_station_0_decoded_instruction_IMM <= 32'h0;
      reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_0_decoded_instruction_packet_index <= 4'h0;
      reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_0_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_0_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_0_commited <= 1'h0;
      reservation_station_0_valid <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_1_decoded_instruction_RD <= 6'h0;
      reservation_station_1_decoded_instruction_RS1 <= 6'h0;
      reservation_station_1_decoded_instruction_RS2 <= 6'h0;
      reservation_station_1_decoded_instruction_IMM <= 32'h0;
      reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_1_decoded_instruction_packet_index <= 4'h0;
      reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_1_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_1_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_1_commited <= 1'h0;
      reservation_station_1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_2_decoded_instruction_RD <= 6'h0;
      reservation_station_2_decoded_instruction_RS1 <= 6'h0;
      reservation_station_2_decoded_instruction_RS2 <= 6'h0;
      reservation_station_2_decoded_instruction_IMM <= 32'h0;
      reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_2_decoded_instruction_packet_index <= 4'h0;
      reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_2_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_2_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_2_commited <= 1'h0;
      reservation_station_2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_3_decoded_instruction_RD <= 6'h0;
      reservation_station_3_decoded_instruction_RS1 <= 6'h0;
      reservation_station_3_decoded_instruction_RS2 <= 6'h0;
      reservation_station_3_decoded_instruction_IMM <= 32'h0;
      reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_3_decoded_instruction_packet_index <= 4'h0;
      reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_3_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_3_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_3_commited <= 1'h0;
      reservation_station_3_valid <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_4_decoded_instruction_RD <= 6'h0;
      reservation_station_4_decoded_instruction_RS1 <= 6'h0;
      reservation_station_4_decoded_instruction_RS2 <= 6'h0;
      reservation_station_4_decoded_instruction_IMM <= 32'h0;
      reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_4_decoded_instruction_packet_index <= 4'h0;
      reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_4_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_4_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_4_commited <= 1'h0;
      reservation_station_4_valid <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_5_decoded_instruction_RD <= 6'h0;
      reservation_station_5_decoded_instruction_RS1 <= 6'h0;
      reservation_station_5_decoded_instruction_RS2 <= 6'h0;
      reservation_station_5_decoded_instruction_IMM <= 32'h0;
      reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_5_decoded_instruction_packet_index <= 4'h0;
      reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_5_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_5_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_5_commited <= 1'h0;
      reservation_station_5_valid <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_6_decoded_instruction_RD <= 6'h0;
      reservation_station_6_decoded_instruction_RS1 <= 6'h0;
      reservation_station_6_decoded_instruction_RS2 <= 6'h0;
      reservation_station_6_decoded_instruction_IMM <= 32'h0;
      reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_6_decoded_instruction_packet_index <= 4'h0;
      reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_6_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_6_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_6_commited <= 1'h0;
      reservation_station_6_valid <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_7_decoded_instruction_RD <= 6'h0;
      reservation_station_7_decoded_instruction_RS1 <= 6'h0;
      reservation_station_7_decoded_instruction_RS2 <= 6'h0;
      reservation_station_7_decoded_instruction_IMM <= 32'h0;
      reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_7_decoded_instruction_packet_index <= 4'h0;
      reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_7_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_7_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_7_commited <= 1'h0;
      reservation_station_7_valid <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_8_decoded_instruction_RD <= 6'h0;
      reservation_station_8_decoded_instruction_RS1 <= 6'h0;
      reservation_station_8_decoded_instruction_RS2 <= 6'h0;
      reservation_station_8_decoded_instruction_IMM <= 32'h0;
      reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_8_decoded_instruction_packet_index <= 4'h0;
      reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_8_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_8_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_8_commited <= 1'h0;
      reservation_station_8_valid <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_9_decoded_instruction_RD <= 6'h0;
      reservation_station_9_decoded_instruction_RS1 <= 6'h0;
      reservation_station_9_decoded_instruction_RS2 <= 6'h0;
      reservation_station_9_decoded_instruction_IMM <= 32'h0;
      reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_9_decoded_instruction_packet_index <= 4'h0;
      reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_9_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_9_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_9_commited <= 1'h0;
      reservation_station_9_valid <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_10_decoded_instruction_RD <= 6'h0;
      reservation_station_10_decoded_instruction_RS1 <= 6'h0;
      reservation_station_10_decoded_instruction_RS2 <= 6'h0;
      reservation_station_10_decoded_instruction_IMM <= 32'h0;
      reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_10_decoded_instruction_packet_index <= 4'h0;
      reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_10_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_10_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_10_commited <= 1'h0;
      reservation_station_10_valid <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_11_decoded_instruction_RD <= 6'h0;
      reservation_station_11_decoded_instruction_RS1 <= 6'h0;
      reservation_station_11_decoded_instruction_RS2 <= 6'h0;
      reservation_station_11_decoded_instruction_IMM <= 32'h0;
      reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_11_decoded_instruction_packet_index <= 4'h0;
      reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_11_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_11_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_11_commited <= 1'h0;
      reservation_station_11_valid <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_12_decoded_instruction_RD <= 6'h0;
      reservation_station_12_decoded_instruction_RS1 <= 6'h0;
      reservation_station_12_decoded_instruction_RS2 <= 6'h0;
      reservation_station_12_decoded_instruction_IMM <= 32'h0;
      reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_12_decoded_instruction_packet_index <= 4'h0;
      reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_12_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_12_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_12_commited <= 1'h0;
      reservation_station_12_valid <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_13_decoded_instruction_RD <= 6'h0;
      reservation_station_13_decoded_instruction_RS1 <= 6'h0;
      reservation_station_13_decoded_instruction_RS2 <= 6'h0;
      reservation_station_13_decoded_instruction_IMM <= 32'h0;
      reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_13_decoded_instruction_packet_index <= 4'h0;
      reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_13_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_13_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_13_commited <= 1'h0;
      reservation_station_13_valid <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_14_decoded_instruction_RD <= 6'h0;
      reservation_station_14_decoded_instruction_RS1 <= 6'h0;
      reservation_station_14_decoded_instruction_RS2 <= 6'h0;
      reservation_station_14_decoded_instruction_IMM <= 32'h0;
      reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_14_decoded_instruction_packet_index <= 4'h0;
      reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_14_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_14_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_14_commited <= 1'h0;
      reservation_station_14_valid <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_15_decoded_instruction_RD <= 6'h0;
      reservation_station_15_decoded_instruction_RS1 <= 6'h0;
      reservation_station_15_decoded_instruction_RS2 <= 6'h0;
      reservation_station_15_decoded_instruction_IMM <= 32'h0;
      reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_15_decoded_instruction_packet_index <= 4'h0;
      reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_15_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_15_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_15_commited <= 1'h0;
      reservation_station_15_valid <= 1'h0;
      front_pointer <= 5'h0;
      back_pointer <= 5'h0;
    end
    else begin
      automatic logic       written_vec_0 =
        io_backend_packet_0_valid & themometor_value[0];
      automatic logic       written_vec_1 =
        io_backend_packet_1_valid & themometor_value[1];
      automatic logic       written_vec_2 =
        io_backend_packet_2_valid & themometor_value[2];
      automatic logic       written_vec_3 =
        io_backend_packet_3_valid & themometor_value[3];
      automatic logic [1:0] _GEN_44 = {1'h0, written_vec_0};
      automatic logic [3:0] _GEN_45 = back_pointer[3:0] + {3'h0, written_vec_0 - 1'h1};
      automatic logic       _GEN_46;
      automatic logic       _GEN_47;
      automatic logic       _GEN_48;
      automatic logic       _GEN_49;
      automatic logic       _GEN_50;
      automatic logic       _GEN_51;
      automatic logic       _GEN_52;
      automatic logic       _GEN_53;
      automatic logic       _GEN_54;
      automatic logic       _GEN_55;
      automatic logic       _GEN_56;
      automatic logic       _GEN_57;
      automatic logic       _GEN_58;
      automatic logic       _GEN_59;
      automatic logic       _GEN_60;
      automatic logic       _GEN_61;
      automatic logic [1:0] _GEN_62 = {1'h0, written_vec_1};
      automatic logic [3:0] _GEN_63 =
        back_pointer[3:0] + {2'h0, _GEN_44 + _GEN_62 - 2'h1};
      automatic logic       _GEN_64 = _GEN_63 == 4'h0;
      automatic logic       _GEN_65;
      automatic logic       _GEN_66 = _GEN_63 == 4'h1;
      automatic logic       _GEN_67;
      automatic logic       _GEN_68 = _GEN_63 == 4'h2;
      automatic logic       _GEN_69;
      automatic logic       _GEN_70 = _GEN_63 == 4'h3;
      automatic logic       _GEN_71;
      automatic logic       _GEN_72 = _GEN_63 == 4'h4;
      automatic logic       _GEN_73;
      automatic logic       _GEN_74 = _GEN_63 == 4'h5;
      automatic logic       _GEN_75;
      automatic logic       _GEN_76 = _GEN_63 == 4'h6;
      automatic logic       _GEN_77;
      automatic logic       _GEN_78 = _GEN_63 == 4'h7;
      automatic logic       _GEN_79;
      automatic logic       _GEN_80 = _GEN_63 == 4'h8;
      automatic logic       _GEN_81;
      automatic logic       _GEN_82 = _GEN_63 == 4'h9;
      automatic logic       _GEN_83;
      automatic logic       _GEN_84 = _GEN_63 == 4'hA;
      automatic logic       _GEN_85;
      automatic logic       _GEN_86 = _GEN_63 == 4'hB;
      automatic logic       _GEN_87;
      automatic logic       _GEN_88 = _GEN_63 == 4'hC;
      automatic logic       _GEN_89;
      automatic logic       _GEN_90 = _GEN_63 == 4'hD;
      automatic logic       _GEN_91;
      automatic logic       _GEN_92 = _GEN_63 == 4'hE;
      automatic logic       _GEN_93;
      automatic logic       _GEN_94;
      automatic logic       _GEN_95;
      automatic logic       _GEN_96;
      automatic logic       _GEN_97;
      automatic logic       _GEN_98;
      automatic logic       _GEN_99;
      automatic logic       _GEN_100;
      automatic logic       _GEN_101;
      automatic logic       _GEN_102;
      automatic logic       _GEN_103;
      automatic logic       _GEN_104;
      automatic logic       _GEN_105;
      automatic logic       _GEN_106;
      automatic logic       _GEN_107;
      automatic logic       _GEN_108;
      automatic logic       _GEN_109;
      automatic logic       _GEN_110;
      automatic logic [1:0] _GEN_111 = {1'h0, written_vec_2};
      automatic logic [3:0] _GEN_112 =
        back_pointer[3:0] + {2'h0, _GEN_44 + _GEN_62 + _GEN_111 - 2'h1};
      automatic logic       _GEN_113;
      automatic logic       _GEN_114;
      automatic logic       _GEN_115;
      automatic logic       _GEN_116;
      automatic logic       _GEN_117;
      automatic logic       _GEN_118;
      automatic logic       _GEN_119;
      automatic logic       _GEN_120;
      automatic logic       _GEN_121;
      automatic logic       _GEN_122;
      automatic logic       _GEN_123;
      automatic logic       _GEN_124;
      automatic logic       _GEN_125;
      automatic logic       _GEN_126;
      automatic logic       _GEN_127;
      automatic logic       _GEN_128;
      automatic logic [1:0] _GEN_129 = {1'h0, written_vec_3};
      automatic logic [3:0] _GEN_130 =
        back_pointer[3:0]
        + {1'h0, {1'h0, _GEN_44 + _GEN_62} + {1'h0, _GEN_111 + _GEN_129} - 3'h1};
      automatic logic       _GEN_131 = _GEN_130 == 4'h0;
      automatic logic       _GEN_132;
      automatic logic       _GEN_133;
      automatic logic       _GEN_134 = _GEN_130 == 4'h1;
      automatic logic       _GEN_135;
      automatic logic       _GEN_136;
      automatic logic       _GEN_137 = _GEN_130 == 4'h2;
      automatic logic       _GEN_138;
      automatic logic       _GEN_139;
      automatic logic       _GEN_140 = _GEN_130 == 4'h3;
      automatic logic       _GEN_141;
      automatic logic       _GEN_142;
      automatic logic       _GEN_143 = _GEN_130 == 4'h4;
      automatic logic       _GEN_144;
      automatic logic       _GEN_145;
      automatic logic       _GEN_146 = _GEN_130 == 4'h5;
      automatic logic       _GEN_147;
      automatic logic       _GEN_148;
      automatic logic       _GEN_149 = _GEN_130 == 4'h6;
      automatic logic       _GEN_150;
      automatic logic       _GEN_151;
      automatic logic       _GEN_152 = _GEN_130 == 4'h7;
      automatic logic       _GEN_153;
      automatic logic       _GEN_154;
      automatic logic       _GEN_155 = _GEN_130 == 4'h8;
      automatic logic       _GEN_156;
      automatic logic       _GEN_157;
      automatic logic       _GEN_158 = _GEN_130 == 4'h9;
      automatic logic       _GEN_159;
      automatic logic       _GEN_160;
      automatic logic       _GEN_161 = _GEN_130 == 4'hA;
      automatic logic       _GEN_162;
      automatic logic       _GEN_163;
      automatic logic       _GEN_164 = _GEN_130 == 4'hB;
      automatic logic       _GEN_165;
      automatic logic       _GEN_166;
      automatic logic       _GEN_167 = _GEN_130 == 4'hC;
      automatic logic       _GEN_168;
      automatic logic       _GEN_169;
      automatic logic       _GEN_170 = _GEN_130 == 4'hD;
      automatic logic       _GEN_171;
      automatic logic       _GEN_172;
      automatic logic       _GEN_173 = _GEN_130 == 4'hE;
      automatic logic       _GEN_174;
      automatic logic       _GEN_175;
      automatic logic       _GEN_176;
      automatic logic       _GEN_177;
      automatic logic       _GEN_178 = good_to_go & front_pointer[3:0] == 4'h0;
      automatic logic       _GEN_179 = good_to_go & front_pointer[3:0] == 4'h1;
      automatic logic       _GEN_180 = good_to_go & front_pointer[3:0] == 4'h2;
      automatic logic       _GEN_181 = good_to_go & front_pointer[3:0] == 4'h3;
      automatic logic       _GEN_182 = good_to_go & front_pointer[3:0] == 4'h4;
      automatic logic       _GEN_183 = good_to_go & front_pointer[3:0] == 4'h5;
      automatic logic       _GEN_184 = good_to_go & front_pointer[3:0] == 4'h6;
      automatic logic       _GEN_185 = good_to_go & front_pointer[3:0] == 4'h7;
      automatic logic       _GEN_186 = good_to_go & front_pointer[3:0] == 4'h8;
      automatic logic       _GEN_187 = good_to_go & front_pointer[3:0] == 4'h9;
      automatic logic       _GEN_188 = good_to_go & front_pointer[3:0] == 4'hA;
      automatic logic       _GEN_189 = good_to_go & front_pointer[3:0] == 4'hB;
      automatic logic       _GEN_190 = good_to_go & front_pointer[3:0] == 4'hC;
      automatic logic       _GEN_191 = good_to_go & front_pointer[3:0] == 4'hD;
      automatic logic       _GEN_192 = good_to_go & front_pointer[3:0] == 4'hE;
      automatic logic       _GEN_193 = good_to_go & (&(front_pointer[3:0]));
      _GEN_46 = written_vec_0 & _GEN_45 == 4'h0;
      _GEN_47 = written_vec_0 & _GEN_45 == 4'h1;
      _GEN_48 = written_vec_0 & _GEN_45 == 4'h2;
      _GEN_49 = written_vec_0 & _GEN_45 == 4'h3;
      _GEN_50 = written_vec_0 & _GEN_45 == 4'h4;
      _GEN_51 = written_vec_0 & _GEN_45 == 4'h5;
      _GEN_52 = written_vec_0 & _GEN_45 == 4'h6;
      _GEN_53 = written_vec_0 & _GEN_45 == 4'h7;
      _GEN_54 = written_vec_0 & _GEN_45 == 4'h8;
      _GEN_55 = written_vec_0 & _GEN_45 == 4'h9;
      _GEN_56 = written_vec_0 & _GEN_45 == 4'hA;
      _GEN_57 = written_vec_0 & _GEN_45 == 4'hB;
      _GEN_58 = written_vec_0 & _GEN_45 == 4'hC;
      _GEN_59 = written_vec_0 & _GEN_45 == 4'hD;
      _GEN_60 = written_vec_0 & _GEN_45 == 4'hE;
      _GEN_61 = written_vec_0 & (&_GEN_45);
      _GEN_65 = written_vec_1 & _GEN_64;
      _GEN_67 = written_vec_1 & _GEN_66;
      _GEN_69 = written_vec_1 & _GEN_68;
      _GEN_71 = written_vec_1 & _GEN_70;
      _GEN_73 = written_vec_1 & _GEN_72;
      _GEN_75 = written_vec_1 & _GEN_74;
      _GEN_77 = written_vec_1 & _GEN_76;
      _GEN_79 = written_vec_1 & _GEN_78;
      _GEN_81 = written_vec_1 & _GEN_80;
      _GEN_83 = written_vec_1 & _GEN_82;
      _GEN_85 = written_vec_1 & _GEN_84;
      _GEN_87 = written_vec_1 & _GEN_86;
      _GEN_89 = written_vec_1 & _GEN_88;
      _GEN_91 = written_vec_1 & _GEN_90;
      _GEN_93 = written_vec_1 & _GEN_92;
      _GEN_94 = written_vec_1 & (&_GEN_63);
      _GEN_95 =
        written_vec_1
          ? _GEN_64 | _GEN_46 | reservation_station_0_valid
          : _GEN_46 | reservation_station_0_valid;
      _GEN_96 =
        written_vec_1
          ? _GEN_66 | _GEN_47 | reservation_station_1_valid
          : _GEN_47 | reservation_station_1_valid;
      _GEN_97 =
        written_vec_1
          ? _GEN_68 | _GEN_48 | reservation_station_2_valid
          : _GEN_48 | reservation_station_2_valid;
      _GEN_98 =
        written_vec_1
          ? _GEN_70 | _GEN_49 | reservation_station_3_valid
          : _GEN_49 | reservation_station_3_valid;
      _GEN_99 =
        written_vec_1
          ? _GEN_72 | _GEN_50 | reservation_station_4_valid
          : _GEN_50 | reservation_station_4_valid;
      _GEN_100 =
        written_vec_1
          ? _GEN_74 | _GEN_51 | reservation_station_5_valid
          : _GEN_51 | reservation_station_5_valid;
      _GEN_101 =
        written_vec_1
          ? _GEN_76 | _GEN_52 | reservation_station_6_valid
          : _GEN_52 | reservation_station_6_valid;
      _GEN_102 =
        written_vec_1
          ? _GEN_78 | _GEN_53 | reservation_station_7_valid
          : _GEN_53 | reservation_station_7_valid;
      _GEN_103 =
        written_vec_1
          ? _GEN_80 | _GEN_54 | reservation_station_8_valid
          : _GEN_54 | reservation_station_8_valid;
      _GEN_104 =
        written_vec_1
          ? _GEN_82 | _GEN_55 | reservation_station_9_valid
          : _GEN_55 | reservation_station_9_valid;
      _GEN_105 =
        written_vec_1
          ? _GEN_84 | _GEN_56 | reservation_station_10_valid
          : _GEN_56 | reservation_station_10_valid;
      _GEN_106 =
        written_vec_1
          ? _GEN_86 | _GEN_57 | reservation_station_11_valid
          : _GEN_57 | reservation_station_11_valid;
      _GEN_107 =
        written_vec_1
          ? _GEN_88 | _GEN_58 | reservation_station_12_valid
          : _GEN_58 | reservation_station_12_valid;
      _GEN_108 =
        written_vec_1
          ? _GEN_90 | _GEN_59 | reservation_station_13_valid
          : _GEN_59 | reservation_station_13_valid;
      _GEN_109 =
        written_vec_1
          ? _GEN_92 | _GEN_60 | reservation_station_14_valid
          : _GEN_60 | reservation_station_14_valid;
      _GEN_110 =
        written_vec_1
          ? (&_GEN_63) | _GEN_61 | reservation_station_15_valid
          : _GEN_61 | reservation_station_15_valid;
      _GEN_113 = written_vec_2 & _GEN_112 == 4'h0;
      _GEN_114 = written_vec_2 & _GEN_112 == 4'h1;
      _GEN_115 = written_vec_2 & _GEN_112 == 4'h2;
      _GEN_116 = written_vec_2 & _GEN_112 == 4'h3;
      _GEN_117 = written_vec_2 & _GEN_112 == 4'h4;
      _GEN_118 = written_vec_2 & _GEN_112 == 4'h5;
      _GEN_119 = written_vec_2 & _GEN_112 == 4'h6;
      _GEN_120 = written_vec_2 & _GEN_112 == 4'h7;
      _GEN_121 = written_vec_2 & _GEN_112 == 4'h8;
      _GEN_122 = written_vec_2 & _GEN_112 == 4'h9;
      _GEN_123 = written_vec_2 & _GEN_112 == 4'hA;
      _GEN_124 = written_vec_2 & _GEN_112 == 4'hB;
      _GEN_125 = written_vec_2 & _GEN_112 == 4'hC;
      _GEN_126 = written_vec_2 & _GEN_112 == 4'hD;
      _GEN_127 = written_vec_2 & _GEN_112 == 4'hE;
      _GEN_128 = written_vec_2 & (&_GEN_112);
      _GEN_132 = written_vec_3 & _GEN_131;
      _GEN_133 = _GEN_132 | _GEN_113 | _GEN_65 | _GEN_46;
      _GEN_135 = written_vec_3 & _GEN_134;
      _GEN_136 = _GEN_135 | _GEN_114 | _GEN_67 | _GEN_47;
      _GEN_138 = written_vec_3 & _GEN_137;
      _GEN_139 = _GEN_138 | _GEN_115 | _GEN_69 | _GEN_48;
      _GEN_141 = written_vec_3 & _GEN_140;
      _GEN_142 = _GEN_141 | _GEN_116 | _GEN_71 | _GEN_49;
      _GEN_144 = written_vec_3 & _GEN_143;
      _GEN_145 = _GEN_144 | _GEN_117 | _GEN_73 | _GEN_50;
      _GEN_147 = written_vec_3 & _GEN_146;
      _GEN_148 = _GEN_147 | _GEN_118 | _GEN_75 | _GEN_51;
      _GEN_150 = written_vec_3 & _GEN_149;
      _GEN_151 = _GEN_150 | _GEN_119 | _GEN_77 | _GEN_52;
      _GEN_153 = written_vec_3 & _GEN_152;
      _GEN_154 = _GEN_153 | _GEN_120 | _GEN_79 | _GEN_53;
      _GEN_156 = written_vec_3 & _GEN_155;
      _GEN_157 = _GEN_156 | _GEN_121 | _GEN_81 | _GEN_54;
      _GEN_159 = written_vec_3 & _GEN_158;
      _GEN_160 = _GEN_159 | _GEN_122 | _GEN_83 | _GEN_55;
      _GEN_162 = written_vec_3 & _GEN_161;
      _GEN_163 = _GEN_162 | _GEN_123 | _GEN_85 | _GEN_56;
      _GEN_165 = written_vec_3 & _GEN_164;
      _GEN_166 = _GEN_165 | _GEN_124 | _GEN_87 | _GEN_57;
      _GEN_168 = written_vec_3 & _GEN_167;
      _GEN_169 = _GEN_168 | _GEN_125 | _GEN_89 | _GEN_58;
      _GEN_171 = written_vec_3 & _GEN_170;
      _GEN_172 = _GEN_171 | _GEN_126 | _GEN_91 | _GEN_59;
      _GEN_174 = written_vec_3 & _GEN_173;
      _GEN_175 = _GEN_174 | _GEN_127 | _GEN_93 | _GEN_60;
      _GEN_176 = written_vec_3 & (&_GEN_130);
      _GEN_177 = _GEN_176 | _GEN_128 | _GEN_94 | _GEN_61;
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_178
        & (~reservation_station_0_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_0_valid
             ? RS1_match_0
             : _GEN_133 | reservation_station_0_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_178
        & (~reservation_station_0_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_0_valid
             ? RS2_match_0
             : _GEN_133 | reservation_station_0_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_178) begin
        reservation_station_0_decoded_instruction_RD <= 6'h0;
        reservation_station_0_decoded_instruction_RS1 <= 6'h0;
        reservation_station_0_decoded_instruction_RS2 <= 6'h0;
        reservation_station_0_decoded_instruction_IMM <= 32'h0;
        reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_0_decoded_instruction_packet_index <= 4'h0;
        reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_132) begin
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_113) begin
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_65) begin
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_46) begin
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_0_decoded_instruction_IS_LOAD <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_113
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_65
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_46
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_0_decoded_instruction_IS_LOAD);
      reservation_station_0_decoded_instruction_IS_STORE <=
        ~_GEN_178
        & (_GEN_132
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_113
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_65
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_46
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_0_decoded_instruction_IS_STORE);
      reservation_station_0_commited <=
        ~_GEN_178
        & (~reservation_station_0_commited & reservation_station_0_valid
             ? io_commit_ROB_index == reservation_station_0_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_0_commited);
      reservation_station_0_valid <=
        ~_GEN_178 & (written_vec_3 ? _GEN_131 | _GEN_113 | _GEN_95 : _GEN_113 | _GEN_95);
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_179
        & (~reservation_station_1_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_1_valid
             ? RS1_match_1
             : _GEN_136 | reservation_station_1_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_179
        & (~reservation_station_1_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_1_valid
             ? RS2_match_1
             : _GEN_136 | reservation_station_1_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_179) begin
        reservation_station_1_decoded_instruction_RD <= 6'h0;
        reservation_station_1_decoded_instruction_RS1 <= 6'h0;
        reservation_station_1_decoded_instruction_RS2 <= 6'h0;
        reservation_station_1_decoded_instruction_IMM <= 32'h0;
        reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_1_decoded_instruction_packet_index <= 4'h0;
        reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_135) begin
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_114) begin
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_67) begin
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_47) begin
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_1_decoded_instruction_IS_LOAD <=
        ~_GEN_179
        & (_GEN_135
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_114
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_67
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_47
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_1_decoded_instruction_IS_LOAD);
      reservation_station_1_decoded_instruction_IS_STORE <=
        ~_GEN_179
        & (_GEN_135
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_114
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_67
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_47
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_1_decoded_instruction_IS_STORE);
      reservation_station_1_commited <=
        ~_GEN_179
        & (~reservation_station_1_commited & reservation_station_1_valid
             ? io_commit_ROB_index == reservation_station_1_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_1_commited);
      reservation_station_1_valid <=
        ~_GEN_179 & (written_vec_3 ? _GEN_134 | _GEN_114 | _GEN_96 : _GEN_114 | _GEN_96);
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_180
        & (~reservation_station_2_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_2_valid
             ? RS1_match_2
             : _GEN_139 | reservation_station_2_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_180
        & (~reservation_station_2_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_2_valid
             ? RS2_match_2
             : _GEN_139 | reservation_station_2_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_180) begin
        reservation_station_2_decoded_instruction_RD <= 6'h0;
        reservation_station_2_decoded_instruction_RS1 <= 6'h0;
        reservation_station_2_decoded_instruction_RS2 <= 6'h0;
        reservation_station_2_decoded_instruction_IMM <= 32'h0;
        reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_2_decoded_instruction_packet_index <= 4'h0;
        reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_138) begin
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_115) begin
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_69) begin
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_48) begin
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_2_decoded_instruction_IS_LOAD <=
        ~_GEN_180
        & (_GEN_138
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_115
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_69
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_48
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_2_decoded_instruction_IS_LOAD);
      reservation_station_2_decoded_instruction_IS_STORE <=
        ~_GEN_180
        & (_GEN_138
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_115
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_69
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_48
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_2_decoded_instruction_IS_STORE);
      reservation_station_2_commited <=
        ~_GEN_180
        & (~reservation_station_2_commited & reservation_station_2_valid
             ? io_commit_ROB_index == reservation_station_2_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_2_commited);
      reservation_station_2_valid <=
        ~_GEN_180 & (written_vec_3 ? _GEN_137 | _GEN_115 | _GEN_97 : _GEN_115 | _GEN_97);
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_181
        & (~reservation_station_3_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_3_valid
             ? RS1_match_3
             : _GEN_142 | reservation_station_3_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_181
        & (~reservation_station_3_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_3_valid
             ? RS2_match_3
             : _GEN_142 | reservation_station_3_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_181) begin
        reservation_station_3_decoded_instruction_RD <= 6'h0;
        reservation_station_3_decoded_instruction_RS1 <= 6'h0;
        reservation_station_3_decoded_instruction_RS2 <= 6'h0;
        reservation_station_3_decoded_instruction_IMM <= 32'h0;
        reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_3_decoded_instruction_packet_index <= 4'h0;
        reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_141) begin
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_116) begin
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_71) begin
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_49) begin
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_3_decoded_instruction_IS_LOAD <=
        ~_GEN_181
        & (_GEN_141
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_116
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_71
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_49
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_3_decoded_instruction_IS_LOAD);
      reservation_station_3_decoded_instruction_IS_STORE <=
        ~_GEN_181
        & (_GEN_141
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_116
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_71
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_49
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_3_decoded_instruction_IS_STORE);
      reservation_station_3_commited <=
        ~_GEN_181
        & (~reservation_station_3_commited & reservation_station_3_valid
             ? io_commit_ROB_index == reservation_station_3_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_3_commited);
      reservation_station_3_valid <=
        ~_GEN_181 & (written_vec_3 ? _GEN_140 | _GEN_116 | _GEN_98 : _GEN_116 | _GEN_98);
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_182
        & (~reservation_station_4_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_4_valid
             ? RS1_match_4
             : _GEN_145 | reservation_station_4_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_182
        & (~reservation_station_4_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_4_valid
             ? RS2_match_4
             : _GEN_145 | reservation_station_4_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_182) begin
        reservation_station_4_decoded_instruction_RD <= 6'h0;
        reservation_station_4_decoded_instruction_RS1 <= 6'h0;
        reservation_station_4_decoded_instruction_RS2 <= 6'h0;
        reservation_station_4_decoded_instruction_IMM <= 32'h0;
        reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_4_decoded_instruction_packet_index <= 4'h0;
        reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_144) begin
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_117) begin
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_73) begin
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_50) begin
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_4_decoded_instruction_IS_LOAD <=
        ~_GEN_182
        & (_GEN_144
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_117
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_73
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_50
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_4_decoded_instruction_IS_LOAD);
      reservation_station_4_decoded_instruction_IS_STORE <=
        ~_GEN_182
        & (_GEN_144
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_117
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_73
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_50
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_4_decoded_instruction_IS_STORE);
      reservation_station_4_commited <=
        ~_GEN_182
        & (~reservation_station_4_commited & reservation_station_4_valid
             ? io_commit_ROB_index == reservation_station_4_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_4_commited);
      reservation_station_4_valid <=
        ~_GEN_182 & (written_vec_3 ? _GEN_143 | _GEN_117 | _GEN_99 : _GEN_117 | _GEN_99);
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_183
        & (~reservation_station_5_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_5_valid
             ? RS1_match_5
             : _GEN_148 | reservation_station_5_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_183
        & (~reservation_station_5_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_5_valid
             ? RS2_match_5
             : _GEN_148 | reservation_station_5_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_183) begin
        reservation_station_5_decoded_instruction_RD <= 6'h0;
        reservation_station_5_decoded_instruction_RS1 <= 6'h0;
        reservation_station_5_decoded_instruction_RS2 <= 6'h0;
        reservation_station_5_decoded_instruction_IMM <= 32'h0;
        reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_5_decoded_instruction_packet_index <= 4'h0;
        reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_147) begin
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_118) begin
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_75) begin
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_51) begin
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_5_decoded_instruction_IS_LOAD <=
        ~_GEN_183
        & (_GEN_147
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_118
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_75
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_51
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_5_decoded_instruction_IS_LOAD);
      reservation_station_5_decoded_instruction_IS_STORE <=
        ~_GEN_183
        & (_GEN_147
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_118
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_75
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_51
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_5_decoded_instruction_IS_STORE);
      reservation_station_5_commited <=
        ~_GEN_183
        & (~reservation_station_5_commited & reservation_station_5_valid
             ? io_commit_ROB_index == reservation_station_5_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_5_commited);
      reservation_station_5_valid <=
        ~_GEN_183
        & (written_vec_3 ? _GEN_146 | _GEN_118 | _GEN_100 : _GEN_118 | _GEN_100);
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_184
        & (~reservation_station_6_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_6_valid
             ? RS1_match_6
             : _GEN_151 | reservation_station_6_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_184
        & (~reservation_station_6_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_6_valid
             ? RS2_match_6
             : _GEN_151 | reservation_station_6_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_184) begin
        reservation_station_6_decoded_instruction_RD <= 6'h0;
        reservation_station_6_decoded_instruction_RS1 <= 6'h0;
        reservation_station_6_decoded_instruction_RS2 <= 6'h0;
        reservation_station_6_decoded_instruction_IMM <= 32'h0;
        reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_6_decoded_instruction_packet_index <= 4'h0;
        reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_150) begin
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_119) begin
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_77) begin
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_52) begin
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_6_decoded_instruction_IS_LOAD <=
        ~_GEN_184
        & (_GEN_150
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_119
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_77
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_52
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_6_decoded_instruction_IS_LOAD);
      reservation_station_6_decoded_instruction_IS_STORE <=
        ~_GEN_184
        & (_GEN_150
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_119
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_77
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_52
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_6_decoded_instruction_IS_STORE);
      reservation_station_6_commited <=
        ~_GEN_184
        & (~reservation_station_6_commited & reservation_station_6_valid
             ? io_commit_ROB_index == reservation_station_6_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_6_commited);
      reservation_station_6_valid <=
        ~_GEN_184
        & (written_vec_3 ? _GEN_149 | _GEN_119 | _GEN_101 : _GEN_119 | _GEN_101);
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_185
        & (~reservation_station_7_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_7_valid
             ? RS1_match_7
             : _GEN_154 | reservation_station_7_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_185
        & (~reservation_station_7_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_7_valid
             ? RS2_match_7
             : _GEN_154 | reservation_station_7_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_185) begin
        reservation_station_7_decoded_instruction_RD <= 6'h0;
        reservation_station_7_decoded_instruction_RS1 <= 6'h0;
        reservation_station_7_decoded_instruction_RS2 <= 6'h0;
        reservation_station_7_decoded_instruction_IMM <= 32'h0;
        reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_7_decoded_instruction_packet_index <= 4'h0;
        reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_153) begin
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_120) begin
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_79) begin
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_53) begin
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_7_decoded_instruction_IS_LOAD <=
        ~_GEN_185
        & (_GEN_153
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_120
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_79
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_53
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_7_decoded_instruction_IS_LOAD);
      reservation_station_7_decoded_instruction_IS_STORE <=
        ~_GEN_185
        & (_GEN_153
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_120
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_79
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_53
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_7_decoded_instruction_IS_STORE);
      reservation_station_7_commited <=
        ~_GEN_185
        & (~reservation_station_7_commited & reservation_station_7_valid
             ? io_commit_ROB_index == reservation_station_7_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_7_commited);
      reservation_station_7_valid <=
        ~_GEN_185
        & (written_vec_3 ? _GEN_152 | _GEN_120 | _GEN_102 : _GEN_120 | _GEN_102);
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_186
        & (~reservation_station_8_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_8_valid
             ? RS1_match_8
             : _GEN_157 | reservation_station_8_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_186
        & (~reservation_station_8_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_8_valid
             ? RS2_match_8
             : _GEN_157 | reservation_station_8_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_186) begin
        reservation_station_8_decoded_instruction_RD <= 6'h0;
        reservation_station_8_decoded_instruction_RS1 <= 6'h0;
        reservation_station_8_decoded_instruction_RS2 <= 6'h0;
        reservation_station_8_decoded_instruction_IMM <= 32'h0;
        reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_8_decoded_instruction_packet_index <= 4'h0;
        reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_156) begin
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_121) begin
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_81) begin
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_54) begin
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_8_decoded_instruction_IS_LOAD <=
        ~_GEN_186
        & (_GEN_156
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_121
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_81
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_54
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_8_decoded_instruction_IS_LOAD);
      reservation_station_8_decoded_instruction_IS_STORE <=
        ~_GEN_186
        & (_GEN_156
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_121
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_81
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_54
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_8_decoded_instruction_IS_STORE);
      reservation_station_8_commited <=
        ~_GEN_186
        & (~reservation_station_8_commited & reservation_station_8_valid
             ? io_commit_ROB_index == reservation_station_8_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_8_commited);
      reservation_station_8_valid <=
        ~_GEN_186
        & (written_vec_3 ? _GEN_155 | _GEN_121 | _GEN_103 : _GEN_121 | _GEN_103);
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_187
        & (~reservation_station_9_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_9_valid
             ? RS1_match_9
             : _GEN_160 | reservation_station_9_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_187
        & (~reservation_station_9_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_9_valid
             ? RS2_match_9
             : _GEN_160 | reservation_station_9_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_187) begin
        reservation_station_9_decoded_instruction_RD <= 6'h0;
        reservation_station_9_decoded_instruction_RS1 <= 6'h0;
        reservation_station_9_decoded_instruction_RS2 <= 6'h0;
        reservation_station_9_decoded_instruction_IMM <= 32'h0;
        reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_9_decoded_instruction_packet_index <= 4'h0;
        reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_159) begin
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_122) begin
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_83) begin
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_55) begin
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_9_decoded_instruction_IS_LOAD <=
        ~_GEN_187
        & (_GEN_159
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_122
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_83
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_55
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_9_decoded_instruction_IS_LOAD);
      reservation_station_9_decoded_instruction_IS_STORE <=
        ~_GEN_187
        & (_GEN_159
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_122
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_83
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_55
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_9_decoded_instruction_IS_STORE);
      reservation_station_9_commited <=
        ~_GEN_187
        & (~reservation_station_9_commited & reservation_station_9_valid
             ? io_commit_ROB_index == reservation_station_9_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_9_commited);
      reservation_station_9_valid <=
        ~_GEN_187
        & (written_vec_3 ? _GEN_158 | _GEN_122 | _GEN_104 : _GEN_122 | _GEN_104);
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_188
        & (~reservation_station_10_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_10_valid
             ? RS1_match_10
             : _GEN_163
               | reservation_station_10_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_188
        & (~reservation_station_10_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_10_valid
             ? RS2_match_10
             : _GEN_163
               | reservation_station_10_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_188) begin
        reservation_station_10_decoded_instruction_RD <= 6'h0;
        reservation_station_10_decoded_instruction_RS1 <= 6'h0;
        reservation_station_10_decoded_instruction_RS2 <= 6'h0;
        reservation_station_10_decoded_instruction_IMM <= 32'h0;
        reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_10_decoded_instruction_packet_index <= 4'h0;
        reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_162) begin
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_123) begin
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_85) begin
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_56) begin
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_10_decoded_instruction_IS_LOAD <=
        ~_GEN_188
        & (_GEN_162
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_123
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_85
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_56
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_10_decoded_instruction_IS_LOAD);
      reservation_station_10_decoded_instruction_IS_STORE <=
        ~_GEN_188
        & (_GEN_162
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_123
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_85
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_56
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_10_decoded_instruction_IS_STORE);
      reservation_station_10_commited <=
        ~_GEN_188
        & (~reservation_station_10_commited & reservation_station_10_valid
             ? io_commit_ROB_index == reservation_station_10_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_10_commited);
      reservation_station_10_valid <=
        ~_GEN_188
        & (written_vec_3 ? _GEN_161 | _GEN_123 | _GEN_105 : _GEN_123 | _GEN_105);
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_189
        & (~reservation_station_11_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_11_valid
             ? RS1_match_11
             : _GEN_166
               | reservation_station_11_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_189
        & (~reservation_station_11_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_11_valid
             ? RS2_match_11
             : _GEN_166
               | reservation_station_11_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_189) begin
        reservation_station_11_decoded_instruction_RD <= 6'h0;
        reservation_station_11_decoded_instruction_RS1 <= 6'h0;
        reservation_station_11_decoded_instruction_RS2 <= 6'h0;
        reservation_station_11_decoded_instruction_IMM <= 32'h0;
        reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_11_decoded_instruction_packet_index <= 4'h0;
        reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_165) begin
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_124) begin
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_87) begin
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_57) begin
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_11_decoded_instruction_IS_LOAD <=
        ~_GEN_189
        & (_GEN_165
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_124
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_87
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_57
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_11_decoded_instruction_IS_LOAD);
      reservation_station_11_decoded_instruction_IS_STORE <=
        ~_GEN_189
        & (_GEN_165
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_124
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_87
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_57
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_11_decoded_instruction_IS_STORE);
      reservation_station_11_commited <=
        ~_GEN_189
        & (~reservation_station_11_commited & reservation_station_11_valid
             ? io_commit_ROB_index == reservation_station_11_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_11_commited);
      reservation_station_11_valid <=
        ~_GEN_189
        & (written_vec_3 ? _GEN_164 | _GEN_124 | _GEN_106 : _GEN_124 | _GEN_106);
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_190
        & (~reservation_station_12_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_12_valid
             ? RS1_match_12
             : _GEN_169
               | reservation_station_12_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_190
        & (~reservation_station_12_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_12_valid
             ? RS2_match_12
             : _GEN_169
               | reservation_station_12_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_190) begin
        reservation_station_12_decoded_instruction_RD <= 6'h0;
        reservation_station_12_decoded_instruction_RS1 <= 6'h0;
        reservation_station_12_decoded_instruction_RS2 <= 6'h0;
        reservation_station_12_decoded_instruction_IMM <= 32'h0;
        reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_12_decoded_instruction_packet_index <= 4'h0;
        reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_168) begin
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_125) begin
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_89) begin
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_58) begin
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_12_decoded_instruction_IS_LOAD <=
        ~_GEN_190
        & (_GEN_168
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_125
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_89
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_58
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_12_decoded_instruction_IS_LOAD);
      reservation_station_12_decoded_instruction_IS_STORE <=
        ~_GEN_190
        & (_GEN_168
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_125
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_89
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_58
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_12_decoded_instruction_IS_STORE);
      reservation_station_12_commited <=
        ~_GEN_190
        & (~reservation_station_12_commited & reservation_station_12_valid
             ? io_commit_ROB_index == reservation_station_12_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_12_commited);
      reservation_station_12_valid <=
        ~_GEN_190
        & (written_vec_3 ? _GEN_167 | _GEN_125 | _GEN_107 : _GEN_125 | _GEN_107);
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_191
        & (~reservation_station_13_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_13_valid
             ? RS1_match_13
             : _GEN_172
               | reservation_station_13_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_191
        & (~reservation_station_13_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_13_valid
             ? RS2_match_13
             : _GEN_172
               | reservation_station_13_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_191) begin
        reservation_station_13_decoded_instruction_RD <= 6'h0;
        reservation_station_13_decoded_instruction_RS1 <= 6'h0;
        reservation_station_13_decoded_instruction_RS2 <= 6'h0;
        reservation_station_13_decoded_instruction_IMM <= 32'h0;
        reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_13_decoded_instruction_packet_index <= 4'h0;
        reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_171) begin
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_126) begin
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_91) begin
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_59) begin
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_13_decoded_instruction_IS_LOAD <=
        ~_GEN_191
        & (_GEN_171
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_126
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_91
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_59
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_13_decoded_instruction_IS_LOAD);
      reservation_station_13_decoded_instruction_IS_STORE <=
        ~_GEN_191
        & (_GEN_171
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_126
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_91
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_59
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_13_decoded_instruction_IS_STORE);
      reservation_station_13_commited <=
        ~_GEN_191
        & (~reservation_station_13_commited & reservation_station_13_valid
             ? io_commit_ROB_index == reservation_station_13_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_13_commited);
      reservation_station_13_valid <=
        ~_GEN_191
        & (written_vec_3 ? _GEN_170 | _GEN_126 | _GEN_108 : _GEN_126 | _GEN_108);
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_192
        & (~reservation_station_14_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_14_valid
             ? RS1_match_14
             : _GEN_175
               | reservation_station_14_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_192
        & (~reservation_station_14_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_14_valid
             ? RS2_match_14
             : _GEN_175
               | reservation_station_14_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_192) begin
        reservation_station_14_decoded_instruction_RD <= 6'h0;
        reservation_station_14_decoded_instruction_RS1 <= 6'h0;
        reservation_station_14_decoded_instruction_RS2 <= 6'h0;
        reservation_station_14_decoded_instruction_IMM <= 32'h0;
        reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_14_decoded_instruction_packet_index <= 4'h0;
        reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_174) begin
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_127) begin
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_93) begin
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_60) begin
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_14_decoded_instruction_IS_LOAD <=
        ~_GEN_192
        & (_GEN_174
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_127
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_93
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_60
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_14_decoded_instruction_IS_LOAD);
      reservation_station_14_decoded_instruction_IS_STORE <=
        ~_GEN_192
        & (_GEN_174
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_127
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_93
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_60
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_14_decoded_instruction_IS_STORE);
      reservation_station_14_commited <=
        ~_GEN_192
        & (~reservation_station_14_commited & reservation_station_14_valid
             ? io_commit_ROB_index == reservation_station_14_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_14_commited);
      reservation_station_14_valid <=
        ~_GEN_192
        & (written_vec_3 ? _GEN_173 | _GEN_127 | _GEN_109 : _GEN_127 | _GEN_109);
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_193
        & (~reservation_station_15_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_15_valid
             ? RS1_match_15
             : _GEN_177
               | reservation_station_15_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_193
        & (~reservation_station_15_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_15_valid
             ? RS2_match_15
             : _GEN_177
               | reservation_station_15_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_193) begin
        reservation_station_15_decoded_instruction_RD <= 6'h0;
        reservation_station_15_decoded_instruction_RS1 <= 6'h0;
        reservation_station_15_decoded_instruction_RS2 <= 6'h0;
        reservation_station_15_decoded_instruction_IMM <= 32'h0;
        reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_15_decoded_instruction_packet_index <= 4'h0;
        reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
      end
      else if (_GEN_176) begin
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
      end
      else if (_GEN_128) begin
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
      end
      else if (_GEN_94) begin
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
      end
      else if (_GEN_61) begin
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
      end
      reservation_station_15_decoded_instruction_IS_LOAD <=
        ~_GEN_193
        & (_GEN_176
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_128
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_94
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_61
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_15_decoded_instruction_IS_LOAD);
      reservation_station_15_decoded_instruction_IS_STORE <=
        ~_GEN_193
        & (_GEN_176
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_128
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_94
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_61
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_15_decoded_instruction_IS_STORE);
      reservation_station_15_commited <=
        ~_GEN_193
        & (~reservation_station_15_commited & reservation_station_15_valid
             ? io_commit_ROB_index == reservation_station_15_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_15_commited);
      reservation_station_15_valid <=
        ~_GEN_193
        & (written_vec_3 ? (&_GEN_130) | _GEN_128 | _GEN_110 : _GEN_128 | _GEN_110);
      front_pointer <= front_pointer + {4'h0, good_to_go};
      back_pointer <=
        back_pointer + {2'h0, {1'h0, _GEN_44 + _GEN_62} + {1'h0, _GEN_111 + _GEN_129}};
    end
  end // always @(posedge)
  assign io_RF_inputs_3_valid = good_to_go;
  assign io_RF_inputs_3_bits_RD = _GEN_33[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RS1 = _GEN_34[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RS2 = _GEN_35[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_IMM = _GEN_36[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_FUNCT3 = _GEN_37[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_packet_index = _GEN_38[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_ROB_index = _GEN_39[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_IS_LOAD = _GEN_40[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_IS_STORE = _GEN_41[front_pointer[3:0]];
endmodule

// VCS coverage exclude_file
module mem_64x32(
  input  [5:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [5:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [5:0]  R2_addr,
  input         R2_en,
                R2_clk,
  output [31:0] R2_data,
  input  [5:0]  R3_addr,
  input         R3_en,
                R3_clk,
  output [31:0] R3_data,
  input  [5:0]  R4_addr,
  input         R4_en,
                R4_clk,
  output [31:0] R4_data,
  input  [5:0]  R5_addr,
  input         R5_en,
                R5_clk,
  output [31:0] R5_data,
  input  [5:0]  R6_addr,
  input         R6_en,
                R6_clk,
  output [31:0] R6_data,
  input  [5:0]  R7_addr,
  input         R7_en,
                R7_clk,
  output [31:0] R7_data,
  input  [5:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  input  [5:0]  W1_addr,
  input         W1_en,
                W1_clk,
  input  [31:0] W1_data,
  input  [5:0]  W2_addr,
  input         W2_en,
                W2_clk,
  input  [31:0] W2_data,
  input  [5:0]  W3_addr,
  input         W3_en,
                W3_clk,
  input  [31:0] W3_data
);

  reg [31:0] Memory[0:63];
  reg        _R0_en_d0;
  reg [5:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [5:0]  _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  reg        _R2_en_d0;
  reg [5:0]  _R2_addr_d0;
  always @(posedge R2_clk) begin
    _R2_en_d0 <= R2_en;
    _R2_addr_d0 <= R2_addr;
  end // always @(posedge)
  reg        _R3_en_d0;
  reg [5:0]  _R3_addr_d0;
  always @(posedge R3_clk) begin
    _R3_en_d0 <= R3_en;
    _R3_addr_d0 <= R3_addr;
  end // always @(posedge)
  reg        _R4_en_d0;
  reg [5:0]  _R4_addr_d0;
  always @(posedge R4_clk) begin
    _R4_en_d0 <= R4_en;
    _R4_addr_d0 <= R4_addr;
  end // always @(posedge)
  reg        _R5_en_d0;
  reg [5:0]  _R5_addr_d0;
  always @(posedge R5_clk) begin
    _R5_en_d0 <= R5_en;
    _R5_addr_d0 <= R5_addr;
  end // always @(posedge)
  reg        _R6_en_d0;
  reg [5:0]  _R6_addr_d0;
  always @(posedge R6_clk) begin
    _R6_en_d0 <= R6_en;
    _R6_addr_d0 <= R6_addr;
  end // always @(posedge)
  reg        _R7_en_d0;
  reg [5:0]  _R7_addr_d0;
  always @(posedge R7_clk) begin
    _R7_en_d0 <= R7_en;
    _R7_addr_d0 <= R7_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
    if (W1_en & 1'h1)
      Memory[W1_addr] <= W1_data;
    if (W2_en & 1'h1)
      Memory[W2_addr] <= W2_data;
    if (W3_en & 1'h1)
      Memory[W3_addr] <= W3_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 32'bx;
  assign R2_data = _R2_en_d0 ? Memory[_R2_addr_d0] : 32'bx;
  assign R3_data = _R3_en_d0 ? Memory[_R3_addr_d0] : 32'bx;
  assign R4_data = _R4_en_d0 ? Memory[_R4_addr_d0] : 32'bx;
  assign R5_data = _R5_en_d0 ? Memory[_R5_addr_d0] : 32'bx;
  assign R6_data = _R6_en_d0 ? Memory[_R6_addr_d0] : 32'bx;
  assign R7_data = _R7_en_d0 ? Memory[_R7_addr_d0] : 32'bx;
endmodule

module sim_nReadmWrite(
  input         clock,
  input  [5:0]  io_raddr_0,
                io_raddr_1,
                io_raddr_2,
                io_raddr_3,
                io_raddr_4,
                io_raddr_5,
                io_raddr_6,
                io_raddr_7,
  output [31:0] io_rdata_0,
                io_rdata_1,
                io_rdata_2,
                io_rdata_3,
                io_rdata_4,
                io_rdata_5,
                io_rdata_6,
                io_rdata_7,
  input  [5:0]  io_waddr_0,
                io_waddr_1,
                io_waddr_2,
                io_waddr_3,
  input         io_wen_0,
                io_wen_1,
                io_wen_2,
                io_wen_3,
  input  [31:0] io_wdata_0,
                io_wdata_1,
                io_wdata_2,
                io_wdata_3
);

  mem_64x32 mem_ext (
    .R0_addr (io_raddr_7),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_rdata_7),
    .R1_addr (io_raddr_6),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (io_rdata_6),
    .R2_addr (io_raddr_5),
    .R2_en   (1'h1),
    .R2_clk  (clock),
    .R2_data (io_rdata_5),
    .R3_addr (io_raddr_4),
    .R3_en   (1'h1),
    .R3_clk  (clock),
    .R3_data (io_rdata_4),
    .R4_addr (io_raddr_3),
    .R4_en   (1'h1),
    .R4_clk  (clock),
    .R4_data (io_rdata_3),
    .R5_addr (io_raddr_2),
    .R5_en   (1'h1),
    .R5_clk  (clock),
    .R5_data (io_rdata_2),
    .R6_addr (io_raddr_1),
    .R6_en   (1'h1),
    .R6_clk  (clock),
    .R6_data (io_rdata_1),
    .R7_addr (io_raddr_0),
    .R7_en   (1'h1),
    .R7_clk  (clock),
    .R7_data (io_rdata_0),
    .W0_addr (io_waddr_3),
    .W0_en   (io_wen_3),
    .W0_clk  (clock),
    .W0_data (io_waddr_3 == 6'h0 ? 32'h0 : io_wdata_3),
    .W1_addr (io_waddr_2),
    .W1_en   (io_wen_2),
    .W1_clk  (clock),
    .W1_data (io_waddr_2 == 6'h0 ? 32'h0 : io_wdata_2),
    .W2_addr (io_waddr_1),
    .W2_en   (io_wen_1),
    .W2_clk  (clock),
    .W2_data (io_waddr_1 == 6'h0 ? 32'h0 : io_wdata_1),
    .W3_addr (io_waddr_0),
    .W3_en   (io_wen_0),
    .W3_clk  (clock),
    .W3_data (io_waddr_0 == 6'h0 ? 32'h0 : io_wdata_0)
  );
endmodule

module ALU(
  input         clock,
                reset,
                io_FU_input_valid,
  input  [5:0]  io_FU_input_bits_decoded_instruction_RD,
  input         io_FU_input_bits_decoded_instruction_RD_valid,
  input  [31:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [3:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,
  input         io_FU_input_bits_decoded_instruction_SUBTRACT,
                io_FU_input_bits_decoded_instruction_MULTIPLY,
                io_FU_input_bits_decoded_instruction_IMMEDIATE,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
                io_FU_input_bits_PC,
  output        io_FU_output_valid,
  output [63:0] io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [31:0] io_FU_output_bits_instruction_PC,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index
);

  reg  [31:0] arithmetic_result;
  wire [31:0] operand2 =
    io_FU_input_bits_decoded_instruction_IMMEDIATE
      ? io_FU_input_bits_decoded_instruction_IMM
      : io_FU_input_bits_RS2_data;
  wire [31:0] _GEN = {27'h0, operand2[4:0]};
  wire [31:0] sra_result = $signed($signed(io_FU_input_bits_RS1_data) >>> _GEN);
  reg  [34:0] io_FU_output_bits_instruction_PC_REG;
  reg  [3:0]  io_FU_output_bits_fetch_packet_index_REG;
  reg  [5:0]  io_FU_output_bits_RD_REG;
  reg         io_FU_output_bits_RD_valid_REG;
  reg  [5:0]  io_FU_output_bits_ROB_index_REG;
  reg         io_FU_output_valid_REG;
  always @(posedge clock) begin
    if (reset)
      arithmetic_result <= 32'h0;
    else begin
      automatic logic        _REMU_T =
        io_FU_input_bits_decoded_instruction_instructionType == 5'hC;
      automatic logic        _SLTU_T_1 =
        io_FU_input_bits_decoded_instruction_instructionType == 5'h4;
      automatic logic        _MUL_T_1 =
        io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h0;
      automatic logic        _DIVU_T_1 =
        io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h5;
      automatic logic [62:0] _sll_result_T_1 =
        {31'h0, io_FU_input_bits_RS1_data} << operand2[4:0];
      arithmetic_result <=
        (_REMU_T | _SLTU_T_1) & _MUL_T_1 & ~io_FU_input_bits_decoded_instruction_MULTIPLY
        & ~io_FU_input_bits_decoded_instruction_SUBTRACT
          ? io_FU_input_bits_RS1_data + operand2
          : (_REMU_T | _SLTU_T_1) & _MUL_T_1
            & ~io_FU_input_bits_decoded_instruction_MULTIPLY
            & io_FU_input_bits_decoded_instruction_SUBTRACT
              ? io_FU_input_bits_RS1_data - operand2
              : (_REMU_T | _SLTU_T_1)
                & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h4
                & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                  ? io_FU_input_bits_RS1_data ^ operand2
                  : (_REMU_T | _SLTU_T_1)
                    & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h6
                    & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                      ? io_FU_input_bits_RS1_data | operand2
                      : (_REMU_T | _SLTU_T_1)
                        & (&io_FU_input_bits_decoded_instruction_FUNCT3)
                        & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                          ? io_FU_input_bits_RS1_data & operand2
                          : (_REMU_T | _SLTU_T_1)
                            & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h1
                            & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                              ? _sll_result_T_1[31:0]
                              : (_REMU_T | _SLTU_T_1) & _DIVU_T_1
                                & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                & ~io_FU_input_bits_decoded_instruction_SUBTRACT
                                  ? io_FU_input_bits_RS1_data >> _GEN
                                  : (_REMU_T | _SLTU_T_1) & _DIVU_T_1
                                    & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                    & io_FU_input_bits_decoded_instruction_SUBTRACT
                                      ? sra_result
                                      : (_REMU_T | _SLTU_T_1)
                                        & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h2
                                        & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                          ? {31'h0,
                                             $signed(io_FU_input_bits_RS1_data) < $signed(operand2)}
                                          : (_REMU_T | _SLTU_T_1)
                                            & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h3
                                            & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                              ? {31'h0,
                                                 io_FU_input_bits_RS1_data < operand2}
                                              : 32'h0;
    end
    io_FU_output_bits_instruction_PC_REG <=
      {1'h0,
       io_FU_input_bits_PC + {28'h0, io_FU_input_bits_decoded_instruction_packet_index},
       2'h0};
    io_FU_output_bits_fetch_packet_index_REG <=
      io_FU_input_bits_decoded_instruction_packet_index;
    io_FU_output_bits_RD_REG <= io_FU_input_bits_decoded_instruction_RD;
    io_FU_output_bits_RD_valid_REG <= io_FU_input_bits_decoded_instruction_RD_valid;
    io_FU_output_bits_ROB_index_REG <= io_FU_input_bits_decoded_instruction_ROB_index;
    io_FU_output_valid_REG <= io_FU_input_valid;
  end // always @(posedge)
  assign io_FU_output_valid = io_FU_output_valid_REG;
  assign io_FU_output_bits_RD = {58'h0, io_FU_output_bits_RD_REG};
  assign io_FU_output_bits_RD_data = arithmetic_result;
  assign io_FU_output_bits_RD_valid = io_FU_output_bits_RD_valid_REG;
  assign io_FU_output_bits_instruction_PC = io_FU_output_bits_instruction_PC_REG[31:0];
  assign io_FU_output_bits_ROB_index = io_FU_output_bits_ROB_index_REG;
  assign io_FU_output_bits_fetch_packet_index =
    io_FU_output_bits_fetch_packet_index_REG[1:0];
endmodule

module branch_unit(
  input         clock,
                io_FU_input_valid,
  input  [5:0]  io_FU_input_bits_decoded_instruction_RD,
  input         io_FU_input_bits_decoded_instruction_RD_valid,
  input  [31:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [3:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
                io_FU_input_bits_PC,
  output        io_FU_output_valid,
  output [63:0] io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [31:0] io_FU_output_bits_instruction_PC,
  output        io_FU_output_bits_branch_taken,
  output [31:0] io_FU_output_bits_target_address,
  output        io_FU_output_bits_branch_valid,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index
);

  wire        BRANCH = io_FU_input_bits_decoded_instruction_instructionType == 5'h18;
  wire        BEQ = BRANCH & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h0;
  wire        JAL = io_FU_input_bits_decoded_instruction_instructionType == 5'h1B;
  wire        JALR = io_FU_input_bits_decoded_instruction_instructionType == 5'h19;
  wire        EQ = io_FU_input_bits_RS1_data == io_FU_input_bits_RS2_data & BEQ;
  wire        GE =
    $signed(io_FU_input_bits_RS1_data) >= $signed(io_FU_input_bits_RS2_data) & BRANCH
    & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h5;
  reg  [34:0] io_FU_output_bits_instruction_PC_REG;
  reg  [3:0]  io_FU_output_bits_fetch_packet_index_REG;
  reg         io_FU_output_bits_branch_taken_REG;
  reg  [31:0] io_FU_output_bits_target_address_REG;
  reg  [5:0]  io_FU_output_bits_RD_REG;
  reg         io_FU_output_bits_RD_valid_REG;
  reg  [31:0] io_FU_output_bits_RD_data_REG;
  reg  [5:0]  io_FU_output_bits_ROB_index_REG;
  reg         io_FU_output_valid_REG;
  always @(posedge clock) begin
    automatic logic [31:0] _io_FU_output_bits_instruction_PC_T =
      io_FU_input_bits_PC + {28'h0, io_FU_input_bits_decoded_instruction_packet_index};
    automatic logic        NE =
      io_FU_input_bits_RS1_data != io_FU_input_bits_RS2_data & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h1;
    automatic logic        LT =
      $signed(io_FU_input_bits_RS1_data) < $signed(io_FU_input_bits_RS2_data) & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h4;
    automatic logic        LTU =
      io_FU_input_bits_RS1_data < io_FU_input_bits_RS2_data & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h6;
    automatic logic        GEU =
      io_FU_input_bits_RS1_data >= io_FU_input_bits_RS2_data & BRANCH
      & (&io_FU_input_bits_decoded_instruction_FUNCT3);
    io_FU_output_bits_instruction_PC_REG <=
      {1'h0, _io_FU_output_bits_instruction_PC_T, 2'h0};
    io_FU_output_bits_fetch_packet_index_REG <=
      io_FU_input_bits_decoded_instruction_packet_index;
    io_FU_output_bits_branch_taken_REG <= EQ | NE | LT | GE | LTU | GEU | JAL | JALR;
    io_FU_output_bits_target_address_REG <=
      EQ
        ? _io_FU_output_bits_instruction_PC_T + io_FU_input_bits_decoded_instruction_IMM
        : NE
            ? _io_FU_output_bits_instruction_PC_T
              + io_FU_input_bits_decoded_instruction_IMM
            : LT
                ? _io_FU_output_bits_instruction_PC_T
                  + io_FU_input_bits_decoded_instruction_IMM
                : GE
                    ? _io_FU_output_bits_instruction_PC_T
                      + io_FU_input_bits_decoded_instruction_IMM
                    : LTU
                        ? _io_FU_output_bits_instruction_PC_T
                          + io_FU_input_bits_decoded_instruction_IMM
                        : GEU
                            ? _io_FU_output_bits_instruction_PC_T
                              + io_FU_input_bits_decoded_instruction_IMM
                            : JAL
                                ? _io_FU_output_bits_instruction_PC_T
                                  + io_FU_input_bits_decoded_instruction_IMM
                                : JALR
                                    ? io_FU_input_bits_RS1_data
                                      + io_FU_input_bits_decoded_instruction_IMM
                                    : _io_FU_output_bits_instruction_PC_T;
    io_FU_output_bits_RD_REG <= io_FU_input_bits_decoded_instruction_RD;
    io_FU_output_bits_RD_valid_REG <= io_FU_input_bits_decoded_instruction_RD_valid;
    io_FU_output_bits_RD_data_REG <= _io_FU_output_bits_instruction_PC_T + 32'h4;
    io_FU_output_bits_ROB_index_REG <= io_FU_input_bits_decoded_instruction_ROB_index;
    io_FU_output_valid_REG <= io_FU_input_valid;
  end // always @(posedge)
  assign io_FU_output_valid = io_FU_output_valid_REG;
  assign io_FU_output_bits_RD = {58'h0, io_FU_output_bits_RD_REG};
  assign io_FU_output_bits_RD_data = io_FU_output_bits_RD_data_REG;
  assign io_FU_output_bits_RD_valid = io_FU_output_bits_RD_valid_REG;
  assign io_FU_output_bits_instruction_PC = io_FU_output_bits_instruction_PC_REG[31:0];
  assign io_FU_output_bits_branch_taken = io_FU_output_bits_branch_taken_REG;
  assign io_FU_output_bits_target_address = io_FU_output_bits_target_address_REG;
  assign io_FU_output_bits_branch_valid = BRANCH | JAL | JALR;
  assign io_FU_output_bits_ROB_index = io_FU_output_bits_ROB_index_REG;
  assign io_FU_output_bits_fetch_packet_index =
    io_FU_output_bits_fetch_packet_index_REG[1:0];
endmodule

module FU(
  input         clock,
                reset,
                io_FU_input_valid,
  input  [5:0]  io_FU_input_bits_decoded_instruction_RD,
  input         io_FU_input_bits_decoded_instruction_RD_valid,
  input  [31:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [3:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,
  input         io_FU_input_bits_decoded_instruction_needs_branch_unit,
                io_FU_input_bits_decoded_instruction_SUBTRACT,
                io_FU_input_bits_decoded_instruction_MULTIPLY,
                io_FU_input_bits_decoded_instruction_IMMEDIATE,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
                io_FU_input_bits_PC,
  output        io_FU_output_valid,
  output [63:0] io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [31:0] io_FU_output_bits_instruction_PC,
  output        io_FU_output_bits_branch_taken,
  output [31:0] io_FU_output_bits_target_address,
  output        io_FU_output_bits_branch_valid,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index
);

  wire        _branch_unit_io_FU_output_valid;
  wire [63:0] _branch_unit_io_FU_output_bits_RD;
  wire [31:0] _branch_unit_io_FU_output_bits_RD_data;
  wire        _branch_unit_io_FU_output_bits_RD_valid;
  wire [31:0] _branch_unit_io_FU_output_bits_instruction_PC;
  wire        _branch_unit_io_FU_output_bits_branch_taken;
  wire [31:0] _branch_unit_io_FU_output_bits_target_address;
  wire        _branch_unit_io_FU_output_bits_branch_valid;
  wire [5:0]  _branch_unit_io_FU_output_bits_ROB_index;
  wire [1:0]  _branch_unit_io_FU_output_bits_fetch_packet_index;
  wire        _ALU_io_FU_output_valid;
  wire [63:0] _ALU_io_FU_output_bits_RD;
  wire [31:0] _ALU_io_FU_output_bits_RD_data;
  wire        _ALU_io_FU_output_bits_RD_valid;
  wire [31:0] _ALU_io_FU_output_bits_instruction_PC;
  wire [5:0]  _ALU_io_FU_output_bits_ROB_index;
  wire [1:0]  _ALU_io_FU_output_bits_fetch_packet_index;
  wire        is_CTRL =
    io_FU_input_bits_decoded_instruction_needs_branch_unit & io_FU_input_valid;
  ALU ALU (
    .clock                                                (clock),
    .reset                                                (reset),
    .io_FU_input_valid                                    (io_FU_input_valid),
    .io_FU_input_bits_decoded_instruction_RD
      (io_FU_input_bits_decoded_instruction_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (io_FU_input_bits_decoded_instruction_RD_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (io_FU_input_bits_decoded_instruction_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (io_FU_input_bits_decoded_instruction_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (io_FU_input_bits_decoded_instruction_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (io_FU_input_bits_decoded_instruction_ROB_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (io_FU_input_bits_decoded_instruction_instructionType),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (io_FU_input_bits_decoded_instruction_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (io_FU_input_bits_decoded_instruction_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IMMEDIATE
      (io_FU_input_bits_decoded_instruction_IMMEDIATE),
    .io_FU_input_bits_RS1_data                            (io_FU_input_bits_RS1_data),
    .io_FU_input_bits_RS2_data                            (io_FU_input_bits_RS2_data),
    .io_FU_input_bits_PC                                  (io_FU_input_bits_PC),
    .io_FU_output_valid                                   (_ALU_io_FU_output_valid),
    .io_FU_output_bits_RD                                 (_ALU_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_ALU_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_ALU_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_instruction_PC
      (_ALU_io_FU_output_bits_instruction_PC),
    .io_FU_output_bits_ROB_index
      (_ALU_io_FU_output_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (_ALU_io_FU_output_bits_fetch_packet_index)
  );
  branch_unit branch_unit (
    .clock                                                (clock),
    .io_FU_input_valid                                    (io_FU_input_valid),
    .io_FU_input_bits_decoded_instruction_RD
      (io_FU_input_bits_decoded_instruction_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (io_FU_input_bits_decoded_instruction_RD_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (io_FU_input_bits_decoded_instruction_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (io_FU_input_bits_decoded_instruction_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (io_FU_input_bits_decoded_instruction_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (io_FU_input_bits_decoded_instruction_ROB_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (io_FU_input_bits_decoded_instruction_instructionType),
    .io_FU_input_bits_RS1_data                            (io_FU_input_bits_RS1_data),
    .io_FU_input_bits_RS2_data                            (io_FU_input_bits_RS2_data),
    .io_FU_input_bits_PC                                  (io_FU_input_bits_PC),
    .io_FU_output_valid
      (_branch_unit_io_FU_output_valid),
    .io_FU_output_bits_RD
      (_branch_unit_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_branch_unit_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_branch_unit_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_instruction_PC
      (_branch_unit_io_FU_output_bits_instruction_PC),
    .io_FU_output_bits_branch_taken
      (_branch_unit_io_FU_output_bits_branch_taken),
    .io_FU_output_bits_target_address
      (_branch_unit_io_FU_output_bits_target_address),
    .io_FU_output_bits_branch_valid
      (_branch_unit_io_FU_output_bits_branch_valid),
    .io_FU_output_bits_ROB_index
      (_branch_unit_io_FU_output_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (_branch_unit_io_FU_output_bits_fetch_packet_index)
  );
  assign io_FU_output_valid =
    is_CTRL ? _branch_unit_io_FU_output_valid : _ALU_io_FU_output_valid;
  assign io_FU_output_bits_RD =
    is_CTRL ? _branch_unit_io_FU_output_bits_RD : _ALU_io_FU_output_bits_RD;
  assign io_FU_output_bits_RD_data =
    is_CTRL ? _branch_unit_io_FU_output_bits_RD_data : _ALU_io_FU_output_bits_RD_data;
  assign io_FU_output_bits_RD_valid =
    is_CTRL ? _branch_unit_io_FU_output_bits_RD_valid : _ALU_io_FU_output_bits_RD_valid;
  assign io_FU_output_bits_instruction_PC =
    is_CTRL
      ? _branch_unit_io_FU_output_bits_instruction_PC
      : _ALU_io_FU_output_bits_instruction_PC;
  assign io_FU_output_bits_branch_taken =
    is_CTRL & _branch_unit_io_FU_output_bits_branch_taken;
  assign io_FU_output_bits_target_address =
    is_CTRL ? _branch_unit_io_FU_output_bits_target_address : 32'h0;
  assign io_FU_output_bits_branch_valid =
    is_CTRL & _branch_unit_io_FU_output_bits_branch_valid;
  assign io_FU_output_bits_ROB_index =
    is_CTRL ? _branch_unit_io_FU_output_bits_ROB_index : _ALU_io_FU_output_bits_ROB_index;
  assign io_FU_output_bits_fetch_packet_index =
    is_CTRL
      ? _branch_unit_io_FU_output_bits_fetch_packet_index
      : _ALU_io_FU_output_bits_fetch_packet_index;
endmodule

module FU_1(
  input         clock,
                reset,
                io_FU_input_valid,
  input  [5:0]  io_FU_input_bits_decoded_instruction_RD,
  input         io_FU_input_bits_decoded_instruction_RD_valid,
  input  [31:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [3:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,
  input         io_FU_input_bits_decoded_instruction_SUBTRACT,
                io_FU_input_bits_decoded_instruction_MULTIPLY,
                io_FU_input_bits_decoded_instruction_IMMEDIATE,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
  output        io_FU_output_valid,
  output [63:0] io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index
);

  ALU ALU (
    .clock                                                (clock),
    .reset                                                (reset),
    .io_FU_input_valid                                    (io_FU_input_valid),
    .io_FU_input_bits_decoded_instruction_RD
      (io_FU_input_bits_decoded_instruction_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (io_FU_input_bits_decoded_instruction_RD_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (io_FU_input_bits_decoded_instruction_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (io_FU_input_bits_decoded_instruction_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (io_FU_input_bits_decoded_instruction_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (io_FU_input_bits_decoded_instruction_ROB_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (io_FU_input_bits_decoded_instruction_instructionType),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (io_FU_input_bits_decoded_instruction_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (io_FU_input_bits_decoded_instruction_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IMMEDIATE
      (io_FU_input_bits_decoded_instruction_IMMEDIATE),
    .io_FU_input_bits_RS1_data                            (io_FU_input_bits_RS1_data),
    .io_FU_input_bits_RS2_data                            (io_FU_input_bits_RS2_data),
    .io_FU_input_bits_PC                                  (32'h0),
    .io_FU_output_valid                                   (io_FU_output_valid),
    .io_FU_output_bits_RD                                 (io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data                            (io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid                           (io_FU_output_bits_RD_valid),
    .io_FU_output_bits_instruction_PC                     (/* unused */),
    .io_FU_output_bits_ROB_index                          (io_FU_output_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_output_bits_fetch_packet_index)
  );
endmodule

module MEMFU(
  input         clock,
                io_FU_input_valid,
  input  [5:0]  io_FU_input_bits_decoded_instruction_RD,
  input  [31:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [3:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input         io_FU_input_bits_decoded_instruction_IS_LOAD,
                io_FU_input_bits_decoded_instruction_IS_STORE,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
                io_data_cache_response_bits_data,
  output        io_FU_output_valid,
  output [63:0] io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index,
  output        io_data_cache_request_valid,
  output [31:0] io_data_cache_request_bits_addr,
                io_data_cache_request_bits_wr_data,
  output        io_data_cache_request_bits_wr_en
);

  reg         io_data_cache_request_valid_REG;
  reg         io_data_cache_request_bits_wr_en_REG;
  reg  [31:0] io_data_cache_request_bits_wr_data_REG;
  reg  [31:0] io_data_cache_request_bits_addr_REG;
  reg         REG;
  wire [31:0] _GEN = {24'h0, io_data_cache_response_bits_data[7:0]};
  reg         REG_1;
  wire [31:0] _GEN_0 = {16'h0, io_data_cache_response_bits_data[15:0]};
  reg         REG_2;
  reg         REG_3;
  reg         REG_4;
  reg  [3:0]  io_FU_output_bits_fetch_packet_index_REG;
  reg  [5:0]  io_FU_output_bits_RD_REG;
  reg         io_FU_output_bits_RD_valid_REG;
  reg  [5:0]  io_FU_output_bits_ROB_index_REG;
  reg         io_FU_output_valid_REG;
  always @(posedge clock) begin
    automatic logic IS_LOAD =
      io_FU_input_bits_decoded_instruction_IS_LOAD & io_FU_input_valid;
    automatic logic IS_STORE =
      io_FU_input_bits_decoded_instruction_IS_STORE & io_FU_input_valid;
    automatic logic _LB_T = io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h0;
    automatic logic _LH_T = io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h1;
    automatic logic _LW_T = io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h2;
    io_data_cache_request_valid_REG <= IS_LOAD | IS_STORE;
    io_data_cache_request_bits_wr_en_REG <= IS_STORE;
    io_data_cache_request_bits_wr_data_REG <=
      IS_STORE & _LW_T & io_FU_input_valid
        ? io_FU_input_bits_RS2_data
        : IS_STORE & _LH_T & io_FU_input_valid
            ? {16'h0, io_FU_input_bits_RS2_data[15:0]}
            : IS_STORE & _LB_T & io_FU_input_valid
                ? {24'h0, io_FU_input_bits_RS2_data[7:0]}
                : 32'h0;
    io_data_cache_request_bits_addr_REG <=
      io_FU_input_bits_RS1_data + io_FU_input_bits_decoded_instruction_IMM;
    REG <= IS_LOAD & _LB_T & io_FU_input_valid;
    REG_1 <= IS_LOAD & _LH_T & io_FU_input_valid;
    REG_2 <= IS_LOAD & _LW_T & io_FU_input_valid;
    REG_3 <=
      IS_LOAD & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h4 & io_FU_input_valid;
    REG_4 <=
      IS_LOAD & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h5 & io_FU_input_valid;
    io_FU_output_bits_fetch_packet_index_REG <=
      io_FU_input_bits_decoded_instruction_packet_index;
    io_FU_output_bits_RD_REG <= io_FU_input_bits_decoded_instruction_RD;
    io_FU_output_bits_RD_valid_REG <= IS_LOAD;
    io_FU_output_bits_ROB_index_REG <= io_FU_input_bits_decoded_instruction_ROB_index;
    io_FU_output_valid_REG <= io_FU_input_valid;
  end // always @(posedge)
  assign io_FU_output_valid = io_FU_output_valid_REG;
  assign io_FU_output_bits_RD = {58'h0, io_FU_output_bits_RD_REG};
  assign io_FU_output_bits_RD_data =
    REG_4
      ? _GEN_0
      : REG_3
          ? _GEN
          : REG_2
              ? io_data_cache_response_bits_data
              : REG_1 ? _GEN_0 : REG ? _GEN : 32'h0;
  assign io_FU_output_bits_RD_valid = io_FU_output_bits_RD_valid_REG;
  assign io_FU_output_bits_ROB_index = io_FU_output_bits_ROB_index_REG;
  assign io_FU_output_bits_fetch_packet_index =
    io_FU_output_bits_fetch_packet_index_REG[1:0];
  assign io_data_cache_request_valid = io_data_cache_request_valid_REG;
  assign io_data_cache_request_bits_addr = io_data_cache_request_bits_addr_REG;
  assign io_data_cache_request_bits_wr_data = io_data_cache_request_bits_wr_data_REG;
  assign io_data_cache_request_bits_wr_en = io_data_cache_request_bits_wr_en_REG;
endmodule

module backend(
  input         clock,
                reset,
  input  [31:0] io_data_cache_response_bits_data,
  output        io_data_cache_request_valid,
  output [31:0] io_data_cache_request_bits_addr,
                io_data_cache_request_bits_wr_data,
  output        io_data_cache_request_bits_wr_en,
  input         io_commit_valid,
  input  [5:0]  io_commit_ROB_index,
  output [5:0]  io_PC_file_exec_addr,
  input  [5:0]  io_PC_file_exec_data,
                io_backend_packet_bits_decoded_instruction_0_RD,
  input         io_backend_packet_bits_decoded_instruction_0_RD_valid,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_0_RS1,
  input         io_backend_packet_bits_decoded_instruction_0_RS1_valid,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_0_RS2,
  input         io_backend_packet_bits_decoded_instruction_0_RS2_valid,
  input  [31:0] io_backend_packet_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_backend_packet_bits_decoded_instruction_0_FUNCT3,
  input  [3:0]  io_backend_packet_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_0_ROB_index,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_0_portID,
                io_backend_packet_bits_decoded_instruction_0_RS_type,
  input         io_backend_packet_bits_decoded_instruction_0_needs_ALU,
                io_backend_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_backend_packet_bits_decoded_instruction_0_needs_CSRs,
                io_backend_packet_bits_decoded_instruction_0_SUBTRACT,
                io_backend_packet_bits_decoded_instruction_0_MULTIPLY,
                io_backend_packet_bits_decoded_instruction_0_IMMEDIATE,
                io_backend_packet_bits_decoded_instruction_0_IS_LOAD,
                io_backend_packet_bits_decoded_instruction_0_IS_STORE,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_1_RD,
  input         io_backend_packet_bits_decoded_instruction_1_RD_valid,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_1_RS1,
  input         io_backend_packet_bits_decoded_instruction_1_RS1_valid,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_1_RS2,
  input         io_backend_packet_bits_decoded_instruction_1_RS2_valid,
  input  [31:0] io_backend_packet_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_backend_packet_bits_decoded_instruction_1_FUNCT3,
  input  [3:0]  io_backend_packet_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_1_ROB_index,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_1_portID,
                io_backend_packet_bits_decoded_instruction_1_RS_type,
  input         io_backend_packet_bits_decoded_instruction_1_needs_ALU,
                io_backend_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_backend_packet_bits_decoded_instruction_1_needs_CSRs,
                io_backend_packet_bits_decoded_instruction_1_SUBTRACT,
                io_backend_packet_bits_decoded_instruction_1_MULTIPLY,
                io_backend_packet_bits_decoded_instruction_1_IMMEDIATE,
                io_backend_packet_bits_decoded_instruction_1_IS_LOAD,
                io_backend_packet_bits_decoded_instruction_1_IS_STORE,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_2_RD,
  input         io_backend_packet_bits_decoded_instruction_2_RD_valid,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_2_RS1,
  input         io_backend_packet_bits_decoded_instruction_2_RS1_valid,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_2_RS2,
  input         io_backend_packet_bits_decoded_instruction_2_RS2_valid,
  input  [31:0] io_backend_packet_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_backend_packet_bits_decoded_instruction_2_FUNCT3,
  input  [3:0]  io_backend_packet_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_2_ROB_index,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_2_portID,
                io_backend_packet_bits_decoded_instruction_2_RS_type,
  input         io_backend_packet_bits_decoded_instruction_2_needs_ALU,
                io_backend_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_backend_packet_bits_decoded_instruction_2_needs_CSRs,
                io_backend_packet_bits_decoded_instruction_2_SUBTRACT,
                io_backend_packet_bits_decoded_instruction_2_MULTIPLY,
                io_backend_packet_bits_decoded_instruction_2_IMMEDIATE,
                io_backend_packet_bits_decoded_instruction_2_IS_LOAD,
                io_backend_packet_bits_decoded_instruction_2_IS_STORE,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_3_RD,
  input         io_backend_packet_bits_decoded_instruction_3_RD_valid,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_3_RS1,
  input         io_backend_packet_bits_decoded_instruction_3_RS1_valid,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_3_RS2,
  input         io_backend_packet_bits_decoded_instruction_3_RS2_valid,
  input  [31:0] io_backend_packet_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_backend_packet_bits_decoded_instruction_3_FUNCT3,
  input  [3:0]  io_backend_packet_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_3_ROB_index,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_3_portID,
                io_backend_packet_bits_decoded_instruction_3_RS_type,
  input         io_backend_packet_bits_decoded_instruction_3_needs_ALU,
                io_backend_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_backend_packet_bits_decoded_instruction_3_needs_CSRs,
                io_backend_packet_bits_decoded_instruction_3_SUBTRACT,
                io_backend_packet_bits_decoded_instruction_3_MULTIPLY,
                io_backend_packet_bits_decoded_instruction_3_IMMEDIATE,
                io_backend_packet_bits_decoded_instruction_3_IS_LOAD,
                io_backend_packet_bits_decoded_instruction_3_IS_STORE,
                io_backend_packet_bits_valid_bits_0,
                io_backend_packet_bits_valid_bits_1,
                io_backend_packet_bits_valid_bits_2,
                io_backend_packet_bits_valid_bits_3,
  output        io_FU_outputs_0_valid,
  output [63:0] io_FU_outputs_0_bits_RD,
  output        io_FU_outputs_0_bits_RD_valid,
  output [31:0] io_FU_outputs_0_bits_instruction_PC,
  output        io_FU_outputs_0_bits_branch_taken,
  output [31:0] io_FU_outputs_0_bits_target_address,
  output        io_FU_outputs_0_bits_branch_valid,
  output [5:0]  io_FU_outputs_0_bits_ROB_index,
  output [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  output        io_FU_outputs_1_valid,
  output [63:0] io_FU_outputs_1_bits_RD,
  output        io_FU_outputs_1_bits_RD_valid,
  output [5:0]  io_FU_outputs_1_bits_ROB_index,
  output [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  output        io_FU_outputs_2_valid,
  output [63:0] io_FU_outputs_2_bits_RD,
  output        io_FU_outputs_2_bits_RD_valid,
  output [5:0]  io_FU_outputs_2_bits_ROB_index,
  output [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  output        io_FU_outputs_3_valid,
  output [63:0] io_FU_outputs_3_bits_RD,
  output        io_FU_outputs_3_bits_RD_valid,
  output [5:0]  io_FU_outputs_3_bits_ROB_index,
  output [1:0]  io_FU_outputs_3_bits_fetch_packet_index
);

  wire        _FU3_io_FU_output_valid;
  wire [63:0] _FU3_io_FU_output_bits_RD;
  wire [31:0] _FU3_io_FU_output_bits_RD_data;
  wire        _FU3_io_FU_output_bits_RD_valid;
  wire        _FU2_io_FU_output_valid;
  wire [63:0] _FU2_io_FU_output_bits_RD;
  wire [31:0] _FU2_io_FU_output_bits_RD_data;
  wire        _FU2_io_FU_output_bits_RD_valid;
  wire        _FU1_io_FU_output_valid;
  wire [63:0] _FU1_io_FU_output_bits_RD;
  wire [31:0] _FU1_io_FU_output_bits_RD_data;
  wire        _FU1_io_FU_output_bits_RD_valid;
  wire        _FU0_io_FU_output_valid;
  wire [63:0] _FU0_io_FU_output_bits_RD;
  wire [31:0] _FU0_io_FU_output_bits_RD_data;
  wire        _FU0_io_FU_output_bits_RD_valid;
  wire [31:0] _INT_PRF_io_rdata_0;
  wire [31:0] _INT_PRF_io_rdata_1;
  wire [31:0] _INT_PRF_io_rdata_2;
  wire [31:0] _INT_PRF_io_rdata_3;
  wire [31:0] _INT_PRF_io_rdata_4;
  wire [31:0] _INT_PRF_io_rdata_5;
  wire [31:0] _INT_PRF_io_rdata_6;
  wire [31:0] _INT_PRF_io_rdata_7;
  wire        _MEM_RS_io_RF_inputs_3_valid;
  wire [5:0]  _MEM_RS_io_RF_inputs_3_bits_RD;
  wire [5:0]  _MEM_RS_io_RF_inputs_3_bits_RS1;
  wire [5:0]  _MEM_RS_io_RF_inputs_3_bits_RS2;
  wire [31:0] _MEM_RS_io_RF_inputs_3_bits_IMM;
  wire [2:0]  _MEM_RS_io_RF_inputs_3_bits_FUNCT3;
  wire [3:0]  _MEM_RS_io_RF_inputs_3_bits_packet_index;
  wire [5:0]  _MEM_RS_io_RF_inputs_3_bits_ROB_index;
  wire        _MEM_RS_io_RF_inputs_3_bits_IS_LOAD;
  wire        _MEM_RS_io_RF_inputs_3_bits_IS_STORE;
  wire        _INT_RS_io_RF_inputs_0_valid;
  wire [5:0]  _INT_RS_io_RF_inputs_0_bits_RD;
  wire        _INT_RS_io_RF_inputs_0_bits_RD_valid;
  wire [5:0]  _INT_RS_io_RF_inputs_0_bits_RS1;
  wire [5:0]  _INT_RS_io_RF_inputs_0_bits_RS2;
  wire [31:0] _INT_RS_io_RF_inputs_0_bits_IMM;
  wire [2:0]  _INT_RS_io_RF_inputs_0_bits_FUNCT3;
  wire [3:0]  _INT_RS_io_RF_inputs_0_bits_packet_index;
  wire [5:0]  _INT_RS_io_RF_inputs_0_bits_ROB_index;
  wire [4:0]  _INT_RS_io_RF_inputs_0_bits_instructionType;
  wire        _INT_RS_io_RF_inputs_0_bits_needs_branch_unit;
  wire        _INT_RS_io_RF_inputs_0_bits_SUBTRACT;
  wire        _INT_RS_io_RF_inputs_0_bits_MULTIPLY;
  wire        _INT_RS_io_RF_inputs_0_bits_IMMEDIATE;
  wire        _INT_RS_io_RF_inputs_1_valid;
  wire [5:0]  _INT_RS_io_RF_inputs_1_bits_RD;
  wire        _INT_RS_io_RF_inputs_1_bits_RD_valid;
  wire [5:0]  _INT_RS_io_RF_inputs_1_bits_RS1;
  wire [5:0]  _INT_RS_io_RF_inputs_1_bits_RS2;
  wire [31:0] _INT_RS_io_RF_inputs_1_bits_IMM;
  wire [2:0]  _INT_RS_io_RF_inputs_1_bits_FUNCT3;
  wire [3:0]  _INT_RS_io_RF_inputs_1_bits_packet_index;
  wire [5:0]  _INT_RS_io_RF_inputs_1_bits_ROB_index;
  wire [4:0]  _INT_RS_io_RF_inputs_1_bits_instructionType;
  wire        _INT_RS_io_RF_inputs_1_bits_SUBTRACT;
  wire        _INT_RS_io_RF_inputs_1_bits_MULTIPLY;
  wire        _INT_RS_io_RF_inputs_1_bits_IMMEDIATE;
  wire        _INT_RS_io_RF_inputs_2_valid;
  wire [5:0]  _INT_RS_io_RF_inputs_2_bits_RD;
  wire        _INT_RS_io_RF_inputs_2_bits_RD_valid;
  wire [5:0]  _INT_RS_io_RF_inputs_2_bits_RS1;
  wire [5:0]  _INT_RS_io_RF_inputs_2_bits_RS2;
  wire [31:0] _INT_RS_io_RF_inputs_2_bits_IMM;
  wire [2:0]  _INT_RS_io_RF_inputs_2_bits_FUNCT3;
  wire [3:0]  _INT_RS_io_RF_inputs_2_bits_packet_index;
  wire [5:0]  _INT_RS_io_RF_inputs_2_bits_ROB_index;
  wire [4:0]  _INT_RS_io_RF_inputs_2_bits_instructionType;
  wire        _INT_RS_io_RF_inputs_2_bits_SUBTRACT;
  wire        _INT_RS_io_RF_inputs_2_bits_MULTIPLY;
  wire        _INT_RS_io_RF_inputs_2_bits_IMMEDIATE;
  reg  [5:0]  read_decoded_instructions_0_decoded_instruction_REG_RD;
  reg         read_decoded_instructions_0_decoded_instruction_REG_RD_valid;
  reg  [31:0] read_decoded_instructions_0_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_0_decoded_instruction_REG_FUNCT3;
  reg  [3:0]  read_decoded_instructions_0_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_0_decoded_instruction_REG_ROB_index;
  reg  [4:0]  read_decoded_instructions_0_decoded_instruction_REG_instructionType;
  reg         read_decoded_instructions_0_decoded_instruction_REG_needs_branch_unit;
  reg         read_decoded_instructions_0_decoded_instruction_REG_SUBTRACT;
  reg         read_decoded_instructions_0_decoded_instruction_REG_MULTIPLY;
  reg         read_decoded_instructions_0_decoded_instruction_REG_IMMEDIATE;
  reg  [5:0]  read_decoded_instructions_1_decoded_instruction_REG_RD;
  reg         read_decoded_instructions_1_decoded_instruction_REG_RD_valid;
  reg  [31:0] read_decoded_instructions_1_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_1_decoded_instruction_REG_FUNCT3;
  reg  [3:0]  read_decoded_instructions_1_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_1_decoded_instruction_REG_ROB_index;
  reg  [4:0]  read_decoded_instructions_1_decoded_instruction_REG_instructionType;
  reg         read_decoded_instructions_1_decoded_instruction_REG_SUBTRACT;
  reg         read_decoded_instructions_1_decoded_instruction_REG_MULTIPLY;
  reg         read_decoded_instructions_1_decoded_instruction_REG_IMMEDIATE;
  reg  [5:0]  read_decoded_instructions_2_decoded_instruction_REG_RD;
  reg         read_decoded_instructions_2_decoded_instruction_REG_RD_valid;
  reg  [31:0] read_decoded_instructions_2_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_2_decoded_instruction_REG_FUNCT3;
  reg  [3:0]  read_decoded_instructions_2_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_2_decoded_instruction_REG_ROB_index;
  reg  [4:0]  read_decoded_instructions_2_decoded_instruction_REG_instructionType;
  reg         read_decoded_instructions_2_decoded_instruction_REG_SUBTRACT;
  reg         read_decoded_instructions_2_decoded_instruction_REG_MULTIPLY;
  reg         read_decoded_instructions_2_decoded_instruction_REG_IMMEDIATE;
  reg  [5:0]  read_decoded_instructions_3_decoded_instruction_REG_RD;
  reg  [31:0] read_decoded_instructions_3_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_3_decoded_instruction_REG_FUNCT3;
  reg  [3:0]  read_decoded_instructions_3_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_3_decoded_instruction_REG_ROB_index;
  reg         read_decoded_instructions_3_decoded_instruction_REG_IS_LOAD;
  reg         read_decoded_instructions_3_decoded_instruction_REG_IS_STORE;
  reg         FU0_io_FU_input_valid_REG;
  reg         FU1_io_FU_input_valid_REG;
  reg         FU2_io_FU_input_valid_REG;
  reg         FU3_io_FU_input_valid_REG;
  always @(posedge clock) begin
    read_decoded_instructions_0_decoded_instruction_REG_RD <=
      _INT_RS_io_RF_inputs_0_bits_RD;
    read_decoded_instructions_0_decoded_instruction_REG_RD_valid <=
      _INT_RS_io_RF_inputs_0_bits_RD_valid;
    read_decoded_instructions_0_decoded_instruction_REG_IMM <=
      _INT_RS_io_RF_inputs_0_bits_IMM;
    read_decoded_instructions_0_decoded_instruction_REG_FUNCT3 <=
      _INT_RS_io_RF_inputs_0_bits_FUNCT3;
    read_decoded_instructions_0_decoded_instruction_REG_packet_index <=
      _INT_RS_io_RF_inputs_0_bits_packet_index;
    read_decoded_instructions_0_decoded_instruction_REG_ROB_index <=
      _INT_RS_io_RF_inputs_0_bits_ROB_index;
    read_decoded_instructions_0_decoded_instruction_REG_instructionType <=
      _INT_RS_io_RF_inputs_0_bits_instructionType;
    read_decoded_instructions_0_decoded_instruction_REG_needs_branch_unit <=
      _INT_RS_io_RF_inputs_0_bits_needs_branch_unit;
    read_decoded_instructions_0_decoded_instruction_REG_SUBTRACT <=
      _INT_RS_io_RF_inputs_0_bits_SUBTRACT;
    read_decoded_instructions_0_decoded_instruction_REG_MULTIPLY <=
      _INT_RS_io_RF_inputs_0_bits_MULTIPLY;
    read_decoded_instructions_0_decoded_instruction_REG_IMMEDIATE <=
      _INT_RS_io_RF_inputs_0_bits_IMMEDIATE;
    read_decoded_instructions_1_decoded_instruction_REG_RD <=
      _INT_RS_io_RF_inputs_1_bits_RD;
    read_decoded_instructions_1_decoded_instruction_REG_RD_valid <=
      _INT_RS_io_RF_inputs_1_bits_RD_valid;
    read_decoded_instructions_1_decoded_instruction_REG_IMM <=
      _INT_RS_io_RF_inputs_1_bits_IMM;
    read_decoded_instructions_1_decoded_instruction_REG_FUNCT3 <=
      _INT_RS_io_RF_inputs_1_bits_FUNCT3;
    read_decoded_instructions_1_decoded_instruction_REG_packet_index <=
      _INT_RS_io_RF_inputs_1_bits_packet_index;
    read_decoded_instructions_1_decoded_instruction_REG_ROB_index <=
      _INT_RS_io_RF_inputs_1_bits_ROB_index;
    read_decoded_instructions_1_decoded_instruction_REG_instructionType <=
      _INT_RS_io_RF_inputs_1_bits_instructionType;
    read_decoded_instructions_1_decoded_instruction_REG_SUBTRACT <=
      _INT_RS_io_RF_inputs_1_bits_SUBTRACT;
    read_decoded_instructions_1_decoded_instruction_REG_MULTIPLY <=
      _INT_RS_io_RF_inputs_1_bits_MULTIPLY;
    read_decoded_instructions_1_decoded_instruction_REG_IMMEDIATE <=
      _INT_RS_io_RF_inputs_1_bits_IMMEDIATE;
    read_decoded_instructions_2_decoded_instruction_REG_RD <=
      _INT_RS_io_RF_inputs_2_bits_RD;
    read_decoded_instructions_2_decoded_instruction_REG_RD_valid <=
      _INT_RS_io_RF_inputs_2_bits_RD_valid;
    read_decoded_instructions_2_decoded_instruction_REG_IMM <=
      _INT_RS_io_RF_inputs_2_bits_IMM;
    read_decoded_instructions_2_decoded_instruction_REG_FUNCT3 <=
      _INT_RS_io_RF_inputs_2_bits_FUNCT3;
    read_decoded_instructions_2_decoded_instruction_REG_packet_index <=
      _INT_RS_io_RF_inputs_2_bits_packet_index;
    read_decoded_instructions_2_decoded_instruction_REG_ROB_index <=
      _INT_RS_io_RF_inputs_2_bits_ROB_index;
    read_decoded_instructions_2_decoded_instruction_REG_instructionType <=
      _INT_RS_io_RF_inputs_2_bits_instructionType;
    read_decoded_instructions_2_decoded_instruction_REG_SUBTRACT <=
      _INT_RS_io_RF_inputs_2_bits_SUBTRACT;
    read_decoded_instructions_2_decoded_instruction_REG_MULTIPLY <=
      _INT_RS_io_RF_inputs_2_bits_MULTIPLY;
    read_decoded_instructions_2_decoded_instruction_REG_IMMEDIATE <=
      _INT_RS_io_RF_inputs_2_bits_IMMEDIATE;
    read_decoded_instructions_3_decoded_instruction_REG_RD <=
      _MEM_RS_io_RF_inputs_3_bits_RD;
    read_decoded_instructions_3_decoded_instruction_REG_IMM <=
      _MEM_RS_io_RF_inputs_3_bits_IMM;
    read_decoded_instructions_3_decoded_instruction_REG_FUNCT3 <=
      _MEM_RS_io_RF_inputs_3_bits_FUNCT3;
    read_decoded_instructions_3_decoded_instruction_REG_packet_index <=
      _MEM_RS_io_RF_inputs_3_bits_packet_index;
    read_decoded_instructions_3_decoded_instruction_REG_ROB_index <=
      _MEM_RS_io_RF_inputs_3_bits_ROB_index;
    read_decoded_instructions_3_decoded_instruction_REG_IS_LOAD <=
      _MEM_RS_io_RF_inputs_3_bits_IS_LOAD;
    read_decoded_instructions_3_decoded_instruction_REG_IS_STORE <=
      _MEM_RS_io_RF_inputs_3_bits_IS_STORE;
    FU0_io_FU_input_valid_REG <= _INT_RS_io_RF_inputs_0_valid;
    FU1_io_FU_input_valid_REG <= _INT_RS_io_RF_inputs_1_valid;
    FU2_io_FU_input_valid_REG <= _INT_RS_io_RF_inputs_2_valid;
    FU3_io_FU_input_valid_REG <= _MEM_RS_io_RF_inputs_3_valid;
  end // always @(posedge)
  RS INT_RS (
    .clock                                      (clock),
    .reset                                      (reset),
    .io_backend_packet_0_valid
      (io_backend_packet_bits_decoded_instruction_0_RS_type == 2'h0
       & io_backend_packet_bits_valid_bits_0),
    .io_backend_packet_0_bits_RD
      (io_backend_packet_bits_decoded_instruction_0_RD),
    .io_backend_packet_0_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_0_RD_valid),
    .io_backend_packet_0_bits_RS1
      (io_backend_packet_bits_decoded_instruction_0_RS1),
    .io_backend_packet_0_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_0_RS1_valid),
    .io_backend_packet_0_bits_RS2
      (io_backend_packet_bits_decoded_instruction_0_RS2),
    .io_backend_packet_0_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_0_RS2_valid),
    .io_backend_packet_0_bits_IMM
      (io_backend_packet_bits_decoded_instruction_0_IMM),
    .io_backend_packet_0_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_0_FUNCT3),
    .io_backend_packet_0_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_0_packet_index),
    .io_backend_packet_0_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_0_ROB_index),
    .io_backend_packet_0_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_0_instructionType),
    .io_backend_packet_0_bits_portID
      (io_backend_packet_bits_decoded_instruction_0_portID),
    .io_backend_packet_0_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_0_RS_type),
    .io_backend_packet_0_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_0_needs_ALU),
    .io_backend_packet_0_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_backend_packet_0_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_backend_packet_0_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_backend_packet_0_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_backend_packet_0_bits_IMMEDIATE
      (io_backend_packet_bits_decoded_instruction_0_IMMEDIATE),
    .io_backend_packet_0_bits_IS_LOAD
      (io_backend_packet_bits_decoded_instruction_0_IS_LOAD),
    .io_backend_packet_0_bits_IS_STORE
      (io_backend_packet_bits_decoded_instruction_0_IS_STORE),
    .io_backend_packet_1_valid
      (io_backend_packet_bits_decoded_instruction_1_RS_type == 2'h0
       & io_backend_packet_bits_valid_bits_1),
    .io_backend_packet_1_bits_RD
      (io_backend_packet_bits_decoded_instruction_1_RD),
    .io_backend_packet_1_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_1_RD_valid),
    .io_backend_packet_1_bits_RS1
      (io_backend_packet_bits_decoded_instruction_1_RS1),
    .io_backend_packet_1_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_1_RS1_valid),
    .io_backend_packet_1_bits_RS2
      (io_backend_packet_bits_decoded_instruction_1_RS2),
    .io_backend_packet_1_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_1_RS2_valid),
    .io_backend_packet_1_bits_IMM
      (io_backend_packet_bits_decoded_instruction_1_IMM),
    .io_backend_packet_1_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_1_FUNCT3),
    .io_backend_packet_1_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_1_packet_index),
    .io_backend_packet_1_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_1_ROB_index),
    .io_backend_packet_1_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_1_instructionType),
    .io_backend_packet_1_bits_portID
      (io_backend_packet_bits_decoded_instruction_1_portID),
    .io_backend_packet_1_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_1_RS_type),
    .io_backend_packet_1_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_1_needs_ALU),
    .io_backend_packet_1_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_backend_packet_1_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_backend_packet_1_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_backend_packet_1_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_backend_packet_1_bits_IMMEDIATE
      (io_backend_packet_bits_decoded_instruction_1_IMMEDIATE),
    .io_backend_packet_1_bits_IS_LOAD
      (io_backend_packet_bits_decoded_instruction_1_IS_LOAD),
    .io_backend_packet_1_bits_IS_STORE
      (io_backend_packet_bits_decoded_instruction_1_IS_STORE),
    .io_backend_packet_2_valid
      (io_backend_packet_bits_decoded_instruction_2_RS_type == 2'h0
       & io_backend_packet_bits_valid_bits_2),
    .io_backend_packet_2_bits_RD
      (io_backend_packet_bits_decoded_instruction_2_RD),
    .io_backend_packet_2_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_2_RD_valid),
    .io_backend_packet_2_bits_RS1
      (io_backend_packet_bits_decoded_instruction_2_RS1),
    .io_backend_packet_2_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_2_RS1_valid),
    .io_backend_packet_2_bits_RS2
      (io_backend_packet_bits_decoded_instruction_2_RS2),
    .io_backend_packet_2_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_2_RS2_valid),
    .io_backend_packet_2_bits_IMM
      (io_backend_packet_bits_decoded_instruction_2_IMM),
    .io_backend_packet_2_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_2_FUNCT3),
    .io_backend_packet_2_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_2_packet_index),
    .io_backend_packet_2_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_2_ROB_index),
    .io_backend_packet_2_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_2_instructionType),
    .io_backend_packet_2_bits_portID
      (io_backend_packet_bits_decoded_instruction_2_portID),
    .io_backend_packet_2_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_2_RS_type),
    .io_backend_packet_2_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_2_needs_ALU),
    .io_backend_packet_2_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_backend_packet_2_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_backend_packet_2_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_backend_packet_2_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_backend_packet_2_bits_IMMEDIATE
      (io_backend_packet_bits_decoded_instruction_2_IMMEDIATE),
    .io_backend_packet_2_bits_IS_LOAD
      (io_backend_packet_bits_decoded_instruction_2_IS_LOAD),
    .io_backend_packet_2_bits_IS_STORE
      (io_backend_packet_bits_decoded_instruction_2_IS_STORE),
    .io_backend_packet_3_valid
      (io_backend_packet_bits_decoded_instruction_3_RS_type == 2'h0
       & io_backend_packet_bits_valid_bits_3),
    .io_backend_packet_3_bits_RD
      (io_backend_packet_bits_decoded_instruction_3_RD),
    .io_backend_packet_3_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_3_RD_valid),
    .io_backend_packet_3_bits_RS1
      (io_backend_packet_bits_decoded_instruction_3_RS1),
    .io_backend_packet_3_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_3_RS1_valid),
    .io_backend_packet_3_bits_RS2
      (io_backend_packet_bits_decoded_instruction_3_RS2),
    .io_backend_packet_3_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_3_RS2_valid),
    .io_backend_packet_3_bits_IMM
      (io_backend_packet_bits_decoded_instruction_3_IMM),
    .io_backend_packet_3_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_3_FUNCT3),
    .io_backend_packet_3_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_3_packet_index),
    .io_backend_packet_3_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_3_ROB_index),
    .io_backend_packet_3_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_3_instructionType),
    .io_backend_packet_3_bits_portID
      (io_backend_packet_bits_decoded_instruction_3_portID),
    .io_backend_packet_3_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_3_RS_type),
    .io_backend_packet_3_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_3_needs_ALU),
    .io_backend_packet_3_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_backend_packet_3_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_backend_packet_3_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_backend_packet_3_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_backend_packet_3_bits_IMMEDIATE
      (io_backend_packet_bits_decoded_instruction_3_IMMEDIATE),
    .io_backend_packet_3_bits_IS_LOAD
      (io_backend_packet_bits_decoded_instruction_3_IS_LOAD),
    .io_backend_packet_3_bits_IS_STORE
      (io_backend_packet_bits_decoded_instruction_3_IS_STORE),
    .io_FU_outputs_0_valid                      (_FU0_io_FU_output_valid),
    .io_FU_outputs_0_bits_RD                    (_FU0_io_FU_output_bits_RD),
    .io_FU_outputs_0_bits_RD_valid              (_FU0_io_FU_output_bits_RD_valid),
    .io_FU_outputs_1_valid                      (_FU1_io_FU_output_valid),
    .io_FU_outputs_1_bits_RD                    (_FU1_io_FU_output_bits_RD),
    .io_FU_outputs_1_bits_RD_valid              (_FU1_io_FU_output_bits_RD_valid),
    .io_FU_outputs_2_valid                      (_FU2_io_FU_output_valid),
    .io_FU_outputs_2_bits_RD                    (_FU2_io_FU_output_bits_RD),
    .io_FU_outputs_2_bits_RD_valid              (_FU2_io_FU_output_bits_RD_valid),
    .io_FU_outputs_3_valid                      (_FU3_io_FU_output_valid),
    .io_FU_outputs_3_bits_RD                    (_FU3_io_FU_output_bits_RD),
    .io_FU_outputs_3_bits_RD_valid              (_FU3_io_FU_output_bits_RD_valid),
    .io_RF_inputs_0_valid                       (_INT_RS_io_RF_inputs_0_valid),
    .io_RF_inputs_0_bits_RD                     (_INT_RS_io_RF_inputs_0_bits_RD),
    .io_RF_inputs_0_bits_RD_valid               (_INT_RS_io_RF_inputs_0_bits_RD_valid),
    .io_RF_inputs_0_bits_RS1                    (_INT_RS_io_RF_inputs_0_bits_RS1),
    .io_RF_inputs_0_bits_RS2                    (_INT_RS_io_RF_inputs_0_bits_RS2),
    .io_RF_inputs_0_bits_IMM                    (_INT_RS_io_RF_inputs_0_bits_IMM),
    .io_RF_inputs_0_bits_FUNCT3                 (_INT_RS_io_RF_inputs_0_bits_FUNCT3),
    .io_RF_inputs_0_bits_packet_index
      (_INT_RS_io_RF_inputs_0_bits_packet_index),
    .io_RF_inputs_0_bits_ROB_index              (_INT_RS_io_RF_inputs_0_bits_ROB_index),
    .io_RF_inputs_0_bits_instructionType
      (_INT_RS_io_RF_inputs_0_bits_instructionType),
    .io_RF_inputs_0_bits_needs_branch_unit
      (_INT_RS_io_RF_inputs_0_bits_needs_branch_unit),
    .io_RF_inputs_0_bits_SUBTRACT               (_INT_RS_io_RF_inputs_0_bits_SUBTRACT),
    .io_RF_inputs_0_bits_MULTIPLY               (_INT_RS_io_RF_inputs_0_bits_MULTIPLY),
    .io_RF_inputs_0_bits_IMMEDIATE              (_INT_RS_io_RF_inputs_0_bits_IMMEDIATE),
    .io_RF_inputs_1_valid                       (_INT_RS_io_RF_inputs_1_valid),
    .io_RF_inputs_1_bits_RD                     (_INT_RS_io_RF_inputs_1_bits_RD),
    .io_RF_inputs_1_bits_RD_valid               (_INT_RS_io_RF_inputs_1_bits_RD_valid),
    .io_RF_inputs_1_bits_RS1                    (_INT_RS_io_RF_inputs_1_bits_RS1),
    .io_RF_inputs_1_bits_RS2                    (_INT_RS_io_RF_inputs_1_bits_RS2),
    .io_RF_inputs_1_bits_IMM                    (_INT_RS_io_RF_inputs_1_bits_IMM),
    .io_RF_inputs_1_bits_FUNCT3                 (_INT_RS_io_RF_inputs_1_bits_FUNCT3),
    .io_RF_inputs_1_bits_packet_index
      (_INT_RS_io_RF_inputs_1_bits_packet_index),
    .io_RF_inputs_1_bits_ROB_index              (_INT_RS_io_RF_inputs_1_bits_ROB_index),
    .io_RF_inputs_1_bits_instructionType
      (_INT_RS_io_RF_inputs_1_bits_instructionType),
    .io_RF_inputs_1_bits_SUBTRACT               (_INT_RS_io_RF_inputs_1_bits_SUBTRACT),
    .io_RF_inputs_1_bits_MULTIPLY               (_INT_RS_io_RF_inputs_1_bits_MULTIPLY),
    .io_RF_inputs_1_bits_IMMEDIATE              (_INT_RS_io_RF_inputs_1_bits_IMMEDIATE),
    .io_RF_inputs_2_valid                       (_INT_RS_io_RF_inputs_2_valid),
    .io_RF_inputs_2_bits_RD                     (_INT_RS_io_RF_inputs_2_bits_RD),
    .io_RF_inputs_2_bits_RD_valid               (_INT_RS_io_RF_inputs_2_bits_RD_valid),
    .io_RF_inputs_2_bits_RS1                    (_INT_RS_io_RF_inputs_2_bits_RS1),
    .io_RF_inputs_2_bits_RS2                    (_INT_RS_io_RF_inputs_2_bits_RS2),
    .io_RF_inputs_2_bits_IMM                    (_INT_RS_io_RF_inputs_2_bits_IMM),
    .io_RF_inputs_2_bits_FUNCT3                 (_INT_RS_io_RF_inputs_2_bits_FUNCT3),
    .io_RF_inputs_2_bits_packet_index
      (_INT_RS_io_RF_inputs_2_bits_packet_index),
    .io_RF_inputs_2_bits_ROB_index              (_INT_RS_io_RF_inputs_2_bits_ROB_index),
    .io_RF_inputs_2_bits_instructionType
      (_INT_RS_io_RF_inputs_2_bits_instructionType),
    .io_RF_inputs_2_bits_SUBTRACT               (_INT_RS_io_RF_inputs_2_bits_SUBTRACT),
    .io_RF_inputs_2_bits_MULTIPLY               (_INT_RS_io_RF_inputs_2_bits_MULTIPLY),
    .io_RF_inputs_2_bits_IMMEDIATE              (_INT_RS_io_RF_inputs_2_bits_IMMEDIATE)
  );
  MEMRS MEM_RS (
    .clock                                 (clock),
    .reset                                 (reset),
    .io_backend_packet_0_valid
      (io_backend_packet_bits_decoded_instruction_0_RS_type == 2'h1
       & io_backend_packet_bits_valid_bits_0),
    .io_backend_packet_0_bits_RD
      (io_backend_packet_bits_decoded_instruction_0_RD),
    .io_backend_packet_0_bits_RS1
      (io_backend_packet_bits_decoded_instruction_0_RS1),
    .io_backend_packet_0_bits_RS2
      (io_backend_packet_bits_decoded_instruction_0_RS2),
    .io_backend_packet_0_bits_IMM
      (io_backend_packet_bits_decoded_instruction_0_IMM),
    .io_backend_packet_0_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_0_FUNCT3),
    .io_backend_packet_0_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_0_packet_index),
    .io_backend_packet_0_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_0_ROB_index),
    .io_backend_packet_0_bits_IS_LOAD
      (io_backend_packet_bits_decoded_instruction_0_IS_LOAD),
    .io_backend_packet_0_bits_IS_STORE
      (io_backend_packet_bits_decoded_instruction_0_IS_STORE),
    .io_backend_packet_1_valid
      (io_backend_packet_bits_decoded_instruction_1_RS_type == 2'h1
       & io_backend_packet_bits_valid_bits_1),
    .io_backend_packet_1_bits_RD
      (io_backend_packet_bits_decoded_instruction_1_RD),
    .io_backend_packet_1_bits_RS1
      (io_backend_packet_bits_decoded_instruction_1_RS1),
    .io_backend_packet_1_bits_RS2
      (io_backend_packet_bits_decoded_instruction_1_RS2),
    .io_backend_packet_1_bits_IMM
      (io_backend_packet_bits_decoded_instruction_1_IMM),
    .io_backend_packet_1_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_1_FUNCT3),
    .io_backend_packet_1_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_1_packet_index),
    .io_backend_packet_1_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_1_ROB_index),
    .io_backend_packet_1_bits_IS_LOAD
      (io_backend_packet_bits_decoded_instruction_1_IS_LOAD),
    .io_backend_packet_1_bits_IS_STORE
      (io_backend_packet_bits_decoded_instruction_1_IS_STORE),
    .io_backend_packet_2_valid
      (io_backend_packet_bits_decoded_instruction_2_RS_type == 2'h1
       & io_backend_packet_bits_valid_bits_2),
    .io_backend_packet_2_bits_RD
      (io_backend_packet_bits_decoded_instruction_2_RD),
    .io_backend_packet_2_bits_RS1
      (io_backend_packet_bits_decoded_instruction_2_RS1),
    .io_backend_packet_2_bits_RS2
      (io_backend_packet_bits_decoded_instruction_2_RS2),
    .io_backend_packet_2_bits_IMM
      (io_backend_packet_bits_decoded_instruction_2_IMM),
    .io_backend_packet_2_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_2_FUNCT3),
    .io_backend_packet_2_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_2_packet_index),
    .io_backend_packet_2_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_2_ROB_index),
    .io_backend_packet_2_bits_IS_LOAD
      (io_backend_packet_bits_decoded_instruction_2_IS_LOAD),
    .io_backend_packet_2_bits_IS_STORE
      (io_backend_packet_bits_decoded_instruction_2_IS_STORE),
    .io_backend_packet_3_valid
      (io_backend_packet_bits_decoded_instruction_3_RS_type == 2'h1
       & io_backend_packet_bits_valid_bits_3),
    .io_backend_packet_3_bits_RD
      (io_backend_packet_bits_decoded_instruction_3_RD),
    .io_backend_packet_3_bits_RS1
      (io_backend_packet_bits_decoded_instruction_3_RS1),
    .io_backend_packet_3_bits_RS2
      (io_backend_packet_bits_decoded_instruction_3_RS2),
    .io_backend_packet_3_bits_IMM
      (io_backend_packet_bits_decoded_instruction_3_IMM),
    .io_backend_packet_3_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_3_FUNCT3),
    .io_backend_packet_3_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_3_packet_index),
    .io_backend_packet_3_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_3_ROB_index),
    .io_backend_packet_3_bits_IS_LOAD
      (io_backend_packet_bits_decoded_instruction_3_IS_LOAD),
    .io_backend_packet_3_bits_IS_STORE
      (io_backend_packet_bits_decoded_instruction_3_IS_STORE),
    .io_FU_outputs_0_valid                 (_FU0_io_FU_output_valid),
    .io_FU_outputs_0_bits_RD               (_FU0_io_FU_output_bits_RD),
    .io_FU_outputs_0_bits_RD_valid         (_FU0_io_FU_output_bits_RD_valid),
    .io_FU_outputs_1_valid                 (_FU1_io_FU_output_valid),
    .io_FU_outputs_1_bits_RD               (_FU1_io_FU_output_bits_RD),
    .io_FU_outputs_1_bits_RD_valid         (_FU1_io_FU_output_bits_RD_valid),
    .io_FU_outputs_2_valid                 (_FU2_io_FU_output_valid),
    .io_FU_outputs_2_bits_RD               (_FU2_io_FU_output_bits_RD),
    .io_FU_outputs_2_bits_RD_valid         (_FU2_io_FU_output_bits_RD_valid),
    .io_FU_outputs_3_valid                 (_FU3_io_FU_output_valid),
    .io_FU_outputs_3_bits_RD               (_FU3_io_FU_output_bits_RD),
    .io_FU_outputs_3_bits_RD_valid         (_FU3_io_FU_output_bits_RD_valid),
    .io_commit_valid                       (io_commit_valid),
    .io_commit_ROB_index                   (io_commit_ROB_index),
    .io_RF_inputs_3_valid                  (_MEM_RS_io_RF_inputs_3_valid),
    .io_RF_inputs_3_bits_RD                (_MEM_RS_io_RF_inputs_3_bits_RD),
    .io_RF_inputs_3_bits_RS1               (_MEM_RS_io_RF_inputs_3_bits_RS1),
    .io_RF_inputs_3_bits_RS2               (_MEM_RS_io_RF_inputs_3_bits_RS2),
    .io_RF_inputs_3_bits_IMM               (_MEM_RS_io_RF_inputs_3_bits_IMM),
    .io_RF_inputs_3_bits_FUNCT3            (_MEM_RS_io_RF_inputs_3_bits_FUNCT3),
    .io_RF_inputs_3_bits_packet_index      (_MEM_RS_io_RF_inputs_3_bits_packet_index),
    .io_RF_inputs_3_bits_ROB_index         (_MEM_RS_io_RF_inputs_3_bits_ROB_index),
    .io_RF_inputs_3_bits_IS_LOAD           (_MEM_RS_io_RF_inputs_3_bits_IS_LOAD),
    .io_RF_inputs_3_bits_IS_STORE          (_MEM_RS_io_RF_inputs_3_bits_IS_STORE)
  );
  sim_nReadmWrite INT_PRF (
    .clock      (clock),
    .io_raddr_0 (_INT_RS_io_RF_inputs_0_bits_RS1),
    .io_raddr_1 (_INT_RS_io_RF_inputs_0_bits_RS2),
    .io_raddr_2 (_INT_RS_io_RF_inputs_1_bits_RS1),
    .io_raddr_3 (_INT_RS_io_RF_inputs_1_bits_RS2),
    .io_raddr_4 (_INT_RS_io_RF_inputs_2_bits_RS1),
    .io_raddr_5 (_INT_RS_io_RF_inputs_2_bits_RS2),
    .io_raddr_6 (_MEM_RS_io_RF_inputs_3_bits_RS1),
    .io_raddr_7 (_MEM_RS_io_RF_inputs_3_bits_RS2),
    .io_rdata_0 (_INT_PRF_io_rdata_0),
    .io_rdata_1 (_INT_PRF_io_rdata_1),
    .io_rdata_2 (_INT_PRF_io_rdata_2),
    .io_rdata_3 (_INT_PRF_io_rdata_3),
    .io_rdata_4 (_INT_PRF_io_rdata_4),
    .io_rdata_5 (_INT_PRF_io_rdata_5),
    .io_rdata_6 (_INT_PRF_io_rdata_6),
    .io_rdata_7 (_INT_PRF_io_rdata_7),
    .io_waddr_0 (_FU0_io_FU_output_bits_RD[5:0]),
    .io_waddr_1 (_FU1_io_FU_output_bits_RD[5:0]),
    .io_waddr_2 (_FU2_io_FU_output_bits_RD[5:0]),
    .io_waddr_3 (_FU3_io_FU_output_bits_RD[5:0]),
    .io_wen_0   (_FU0_io_FU_output_valid & _FU0_io_FU_output_bits_RD_valid),
    .io_wen_1   (_FU1_io_FU_output_valid & _FU1_io_FU_output_bits_RD_valid),
    .io_wen_2   (_FU2_io_FU_output_valid & _FU2_io_FU_output_bits_RD_valid),
    .io_wen_3   (_FU3_io_FU_output_valid & _FU3_io_FU_output_bits_RD_valid),
    .io_wdata_0 (_FU0_io_FU_output_bits_RD_data),
    .io_wdata_1 (_FU1_io_FU_output_bits_RD_data),
    .io_wdata_2 (_FU2_io_FU_output_bits_RD_data),
    .io_wdata_3 (_FU3_io_FU_output_bits_RD_data)
  );
  FU FU0 (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_FU_input_valid                                      (FU0_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_0_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (read_decoded_instructions_0_decoded_instruction_REG_RD_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_0_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_0_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_0_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_0_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (read_decoded_instructions_0_decoded_instruction_REG_instructionType),
    .io_FU_input_bits_decoded_instruction_needs_branch_unit
      (read_decoded_instructions_0_decoded_instruction_REG_needs_branch_unit),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (read_decoded_instructions_0_decoded_instruction_REG_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (read_decoded_instructions_0_decoded_instruction_REG_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IMMEDIATE
      (read_decoded_instructions_0_decoded_instruction_REG_IMMEDIATE),
    .io_FU_input_bits_RS1_data                              (_INT_PRF_io_rdata_0),
    .io_FU_input_bits_RS2_data                              (_INT_PRF_io_rdata_1),
    .io_FU_input_bits_PC
      ({26'h0, io_PC_file_exec_data}),
    .io_FU_output_valid                                     (_FU0_io_FU_output_valid),
    .io_FU_output_bits_RD                                   (_FU0_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_FU0_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_FU0_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_instruction_PC
      (io_FU_outputs_0_bits_instruction_PC),
    .io_FU_output_bits_branch_taken
      (io_FU_outputs_0_bits_branch_taken),
    .io_FU_output_bits_target_address
      (io_FU_outputs_0_bits_target_address),
    .io_FU_output_bits_branch_valid
      (io_FU_outputs_0_bits_branch_valid),
    .io_FU_output_bits_ROB_index
      (io_FU_outputs_0_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_outputs_0_bits_fetch_packet_index)
  );
  FU_1 FU1 (
    .clock                                                (clock),
    .reset                                                (reset),
    .io_FU_input_valid                                    (FU1_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_1_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (read_decoded_instructions_1_decoded_instruction_REG_RD_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_1_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_1_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_1_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_1_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (read_decoded_instructions_1_decoded_instruction_REG_instructionType),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (read_decoded_instructions_1_decoded_instruction_REG_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (read_decoded_instructions_1_decoded_instruction_REG_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IMMEDIATE
      (read_decoded_instructions_1_decoded_instruction_REG_IMMEDIATE),
    .io_FU_input_bits_RS1_data                            (_INT_PRF_io_rdata_2),
    .io_FU_input_bits_RS2_data                            (_INT_PRF_io_rdata_3),
    .io_FU_output_valid                                   (_FU1_io_FU_output_valid),
    .io_FU_output_bits_RD                                 (_FU1_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_FU1_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_FU1_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_ROB_index
      (io_FU_outputs_1_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_outputs_1_bits_fetch_packet_index)
  );
  FU_1 FU2 (
    .clock                                                (clock),
    .reset                                                (reset),
    .io_FU_input_valid                                    (FU2_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_2_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (read_decoded_instructions_2_decoded_instruction_REG_RD_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_2_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_2_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_2_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_2_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (read_decoded_instructions_2_decoded_instruction_REG_instructionType),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (read_decoded_instructions_2_decoded_instruction_REG_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (read_decoded_instructions_2_decoded_instruction_REG_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IMMEDIATE
      (read_decoded_instructions_2_decoded_instruction_REG_IMMEDIATE),
    .io_FU_input_bits_RS1_data                            (_INT_PRF_io_rdata_4),
    .io_FU_input_bits_RS2_data                            (_INT_PRF_io_rdata_5),
    .io_FU_output_valid                                   (_FU2_io_FU_output_valid),
    .io_FU_output_bits_RD                                 (_FU2_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_FU2_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_FU2_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_ROB_index
      (io_FU_outputs_2_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_outputs_2_bits_fetch_packet_index)
  );
  MEMFU FU3 (
    .clock                                             (clock),
    .io_FU_input_valid                                 (FU3_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_3_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_3_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_3_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_3_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_3_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_IS_LOAD
      (read_decoded_instructions_3_decoded_instruction_REG_IS_LOAD),
    .io_FU_input_bits_decoded_instruction_IS_STORE
      (read_decoded_instructions_3_decoded_instruction_REG_IS_STORE),
    .io_FU_input_bits_RS1_data                         (_INT_PRF_io_rdata_6),
    .io_FU_input_bits_RS2_data                         (_INT_PRF_io_rdata_7),
    .io_data_cache_response_bits_data                  (io_data_cache_response_bits_data),
    .io_FU_output_valid                                (_FU3_io_FU_output_valid),
    .io_FU_output_bits_RD                              (_FU3_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data                         (_FU3_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid                        (_FU3_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_ROB_index                       (io_FU_outputs_3_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_outputs_3_bits_fetch_packet_index),
    .io_data_cache_request_valid                       (io_data_cache_request_valid),
    .io_data_cache_request_bits_addr                   (io_data_cache_request_bits_addr),
    .io_data_cache_request_bits_wr_data
      (io_data_cache_request_bits_wr_data),
    .io_data_cache_request_bits_wr_en                  (io_data_cache_request_bits_wr_en)
  );
  assign io_PC_file_exec_addr = _INT_RS_io_RF_inputs_0_bits_ROB_index;
  assign io_FU_outputs_0_valid = _FU0_io_FU_output_valid;
  assign io_FU_outputs_0_bits_RD = _FU0_io_FU_output_bits_RD;
  assign io_FU_outputs_0_bits_RD_valid = _FU0_io_FU_output_bits_RD_valid;
  assign io_FU_outputs_1_valid = _FU1_io_FU_output_valid;
  assign io_FU_outputs_1_bits_RD = _FU1_io_FU_output_bits_RD;
  assign io_FU_outputs_1_bits_RD_valid = _FU1_io_FU_output_bits_RD_valid;
  assign io_FU_outputs_2_valid = _FU2_io_FU_output_valid;
  assign io_FU_outputs_2_bits_RD = _FU2_io_FU_output_bits_RD;
  assign io_FU_outputs_2_bits_RD_valid = _FU2_io_FU_output_bits_RD_valid;
  assign io_FU_outputs_3_valid = _FU3_io_FU_output_valid;
  assign io_FU_outputs_3_bits_RD = _FU3_io_FU_output_bits_RD;
  assign io_FU_outputs_3_bits_RD_valid = _FU3_io_FU_output_bits_RD_valid;
endmodule

module FTQ(
  input         clock,
                reset,
                io_FU_outputs_0_valid,
  input  [31:0] io_FU_outputs_0_bits_instruction_PC,
  input         io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  output        io_predictions_ready,
  input         io_predictions_valid,
  input  [31:0] io_predictions_bits_fetch_PC,
                io_predictions_bits_predicted_PC,
  input         io_predictions_bits_T_NT,
  input  [2:0]  io_predictions_bits_br_type,
  input  [15:0] io_predictions_bits_GHR,
  input  [6:0]  io_predictions_bits_NEXT,
                io_predictions_bits_TOS,
  input  [31:0] io_predictions_bits_resolved_PC,
                io_commit_fetch_PC,
  output        io_FTQ_valid,
  output [31:0] io_FTQ_fetch_PC,
                io_FTQ_predicted_PC,
  output        io_FTQ_T_NT,
  output [2:0]  io_FTQ_br_type,
  output [15:0] io_FTQ_GHR,
  output [6:0]  io_FTQ_NEXT,
                io_FTQ_TOS,
  output [31:0] io_FTQ_resolved_PC
);

  reg  [4:0]        front_pointer;
  reg  [4:0]        back_pointer;
  reg               FTQ_0_valid;
  reg  [31:0]       FTQ_0_fetch_PC;
  reg  [31:0]       FTQ_0_predicted_PC;
  reg               FTQ_0_T_NT;
  reg  [2:0]        FTQ_0_br_type;
  reg  [15:0]       FTQ_0_GHR;
  reg  [6:0]        FTQ_0_NEXT;
  reg  [6:0]        FTQ_0_TOS;
  reg  [1:0]        FTQ_0_dominant_index;
  reg  [31:0]       FTQ_0_resolved_PC;
  reg               FTQ_1_valid;
  reg  [31:0]       FTQ_1_fetch_PC;
  reg  [31:0]       FTQ_1_predicted_PC;
  reg               FTQ_1_T_NT;
  reg  [2:0]        FTQ_1_br_type;
  reg  [15:0]       FTQ_1_GHR;
  reg  [6:0]        FTQ_1_NEXT;
  reg  [6:0]        FTQ_1_TOS;
  reg  [1:0]        FTQ_1_dominant_index;
  reg  [31:0]       FTQ_1_resolved_PC;
  reg               FTQ_2_valid;
  reg  [31:0]       FTQ_2_fetch_PC;
  reg  [31:0]       FTQ_2_predicted_PC;
  reg               FTQ_2_T_NT;
  reg  [2:0]        FTQ_2_br_type;
  reg  [15:0]       FTQ_2_GHR;
  reg  [6:0]        FTQ_2_NEXT;
  reg  [6:0]        FTQ_2_TOS;
  reg  [1:0]        FTQ_2_dominant_index;
  reg  [31:0]       FTQ_2_resolved_PC;
  reg               FTQ_3_valid;
  reg  [31:0]       FTQ_3_fetch_PC;
  reg  [31:0]       FTQ_3_predicted_PC;
  reg               FTQ_3_T_NT;
  reg  [2:0]        FTQ_3_br_type;
  reg  [15:0]       FTQ_3_GHR;
  reg  [6:0]        FTQ_3_NEXT;
  reg  [6:0]        FTQ_3_TOS;
  reg  [1:0]        FTQ_3_dominant_index;
  reg  [31:0]       FTQ_3_resolved_PC;
  reg               FTQ_4_valid;
  reg  [31:0]       FTQ_4_fetch_PC;
  reg  [31:0]       FTQ_4_predicted_PC;
  reg               FTQ_4_T_NT;
  reg  [2:0]        FTQ_4_br_type;
  reg  [15:0]       FTQ_4_GHR;
  reg  [6:0]        FTQ_4_NEXT;
  reg  [6:0]        FTQ_4_TOS;
  reg  [1:0]        FTQ_4_dominant_index;
  reg  [31:0]       FTQ_4_resolved_PC;
  reg               FTQ_5_valid;
  reg  [31:0]       FTQ_5_fetch_PC;
  reg  [31:0]       FTQ_5_predicted_PC;
  reg               FTQ_5_T_NT;
  reg  [2:0]        FTQ_5_br_type;
  reg  [15:0]       FTQ_5_GHR;
  reg  [6:0]        FTQ_5_NEXT;
  reg  [6:0]        FTQ_5_TOS;
  reg  [1:0]        FTQ_5_dominant_index;
  reg  [31:0]       FTQ_5_resolved_PC;
  reg               FTQ_6_valid;
  reg  [31:0]       FTQ_6_fetch_PC;
  reg  [31:0]       FTQ_6_predicted_PC;
  reg               FTQ_6_T_NT;
  reg  [2:0]        FTQ_6_br_type;
  reg  [15:0]       FTQ_6_GHR;
  reg  [6:0]        FTQ_6_NEXT;
  reg  [6:0]        FTQ_6_TOS;
  reg  [1:0]        FTQ_6_dominant_index;
  reg  [31:0]       FTQ_6_resolved_PC;
  reg               FTQ_7_valid;
  reg  [31:0]       FTQ_7_fetch_PC;
  reg  [31:0]       FTQ_7_predicted_PC;
  reg               FTQ_7_T_NT;
  reg  [2:0]        FTQ_7_br_type;
  reg  [15:0]       FTQ_7_GHR;
  reg  [6:0]        FTQ_7_NEXT;
  reg  [6:0]        FTQ_7_TOS;
  reg  [1:0]        FTQ_7_dominant_index;
  reg  [31:0]       FTQ_7_resolved_PC;
  reg               FTQ_8_valid;
  reg  [31:0]       FTQ_8_fetch_PC;
  reg  [31:0]       FTQ_8_predicted_PC;
  reg               FTQ_8_T_NT;
  reg  [2:0]        FTQ_8_br_type;
  reg  [15:0]       FTQ_8_GHR;
  reg  [6:0]        FTQ_8_NEXT;
  reg  [6:0]        FTQ_8_TOS;
  reg  [1:0]        FTQ_8_dominant_index;
  reg  [31:0]       FTQ_8_resolved_PC;
  reg               FTQ_9_valid;
  reg  [31:0]       FTQ_9_fetch_PC;
  reg  [31:0]       FTQ_9_predicted_PC;
  reg               FTQ_9_T_NT;
  reg  [2:0]        FTQ_9_br_type;
  reg  [15:0]       FTQ_9_GHR;
  reg  [6:0]        FTQ_9_NEXT;
  reg  [6:0]        FTQ_9_TOS;
  reg  [1:0]        FTQ_9_dominant_index;
  reg  [31:0]       FTQ_9_resolved_PC;
  reg               FTQ_10_valid;
  reg  [31:0]       FTQ_10_fetch_PC;
  reg  [31:0]       FTQ_10_predicted_PC;
  reg               FTQ_10_T_NT;
  reg  [2:0]        FTQ_10_br_type;
  reg  [15:0]       FTQ_10_GHR;
  reg  [6:0]        FTQ_10_NEXT;
  reg  [6:0]        FTQ_10_TOS;
  reg  [1:0]        FTQ_10_dominant_index;
  reg  [31:0]       FTQ_10_resolved_PC;
  reg               FTQ_11_valid;
  reg  [31:0]       FTQ_11_fetch_PC;
  reg  [31:0]       FTQ_11_predicted_PC;
  reg               FTQ_11_T_NT;
  reg  [2:0]        FTQ_11_br_type;
  reg  [15:0]       FTQ_11_GHR;
  reg  [6:0]        FTQ_11_NEXT;
  reg  [6:0]        FTQ_11_TOS;
  reg  [1:0]        FTQ_11_dominant_index;
  reg  [31:0]       FTQ_11_resolved_PC;
  reg               FTQ_12_valid;
  reg  [31:0]       FTQ_12_fetch_PC;
  reg  [31:0]       FTQ_12_predicted_PC;
  reg               FTQ_12_T_NT;
  reg  [2:0]        FTQ_12_br_type;
  reg  [15:0]       FTQ_12_GHR;
  reg  [6:0]        FTQ_12_NEXT;
  reg  [6:0]        FTQ_12_TOS;
  reg  [1:0]        FTQ_12_dominant_index;
  reg  [31:0]       FTQ_12_resolved_PC;
  reg               FTQ_13_valid;
  reg  [31:0]       FTQ_13_fetch_PC;
  reg  [31:0]       FTQ_13_predicted_PC;
  reg               FTQ_13_T_NT;
  reg  [2:0]        FTQ_13_br_type;
  reg  [15:0]       FTQ_13_GHR;
  reg  [6:0]        FTQ_13_NEXT;
  reg  [6:0]        FTQ_13_TOS;
  reg  [1:0]        FTQ_13_dominant_index;
  reg  [31:0]       FTQ_13_resolved_PC;
  reg               FTQ_14_valid;
  reg  [31:0]       FTQ_14_fetch_PC;
  reg  [31:0]       FTQ_14_predicted_PC;
  reg               FTQ_14_T_NT;
  reg  [2:0]        FTQ_14_br_type;
  reg  [15:0]       FTQ_14_GHR;
  reg  [6:0]        FTQ_14_NEXT;
  reg  [6:0]        FTQ_14_TOS;
  reg  [1:0]        FTQ_14_dominant_index;
  reg  [31:0]       FTQ_14_resolved_PC;
  reg               FTQ_15_valid;
  reg  [31:0]       FTQ_15_fetch_PC;
  reg  [31:0]       FTQ_15_predicted_PC;
  reg               FTQ_15_T_NT;
  reg  [2:0]        FTQ_15_br_type;
  reg  [15:0]       FTQ_15_GHR;
  reg  [6:0]        FTQ_15_NEXT;
  reg  [6:0]        FTQ_15_TOS;
  reg  [1:0]        FTQ_15_dominant_index;
  reg  [31:0]       FTQ_15_resolved_PC;
  wire [15:0]       _GEN =
    {{FTQ_15_valid},
     {FTQ_14_valid},
     {FTQ_13_valid},
     {FTQ_12_valid},
     {FTQ_11_valid},
     {FTQ_10_valid},
     {FTQ_9_valid},
     {FTQ_8_valid},
     {FTQ_7_valid},
     {FTQ_6_valid},
     {FTQ_5_valid},
     {FTQ_4_valid},
     {FTQ_3_valid},
     {FTQ_2_valid},
     {FTQ_1_valid},
     {FTQ_0_valid}};
  wire              io_FTQ_valid_0 = _GEN[front_pointer[3:0]];
  wire [15:0][31:0] _GEN_0 =
    {{FTQ_15_fetch_PC},
     {FTQ_14_fetch_PC},
     {FTQ_13_fetch_PC},
     {FTQ_12_fetch_PC},
     {FTQ_11_fetch_PC},
     {FTQ_10_fetch_PC},
     {FTQ_9_fetch_PC},
     {FTQ_8_fetch_PC},
     {FTQ_7_fetch_PC},
     {FTQ_6_fetch_PC},
     {FTQ_5_fetch_PC},
     {FTQ_4_fetch_PC},
     {FTQ_3_fetch_PC},
     {FTQ_2_fetch_PC},
     {FTQ_1_fetch_PC},
     {FTQ_0_fetch_PC}};
  wire [31:0]       io_FTQ_fetch_PC_0 = _GEN_0[front_pointer[3:0]];
  wire [15:0][31:0] _GEN_1 =
    {{FTQ_15_predicted_PC},
     {FTQ_14_predicted_PC},
     {FTQ_13_predicted_PC},
     {FTQ_12_predicted_PC},
     {FTQ_11_predicted_PC},
     {FTQ_10_predicted_PC},
     {FTQ_9_predicted_PC},
     {FTQ_8_predicted_PC},
     {FTQ_7_predicted_PC},
     {FTQ_6_predicted_PC},
     {FTQ_5_predicted_PC},
     {FTQ_4_predicted_PC},
     {FTQ_3_predicted_PC},
     {FTQ_2_predicted_PC},
     {FTQ_1_predicted_PC},
     {FTQ_0_predicted_PC}};
  wire [15:0]       _GEN_2 =
    {{FTQ_15_T_NT},
     {FTQ_14_T_NT},
     {FTQ_13_T_NT},
     {FTQ_12_T_NT},
     {FTQ_11_T_NT},
     {FTQ_10_T_NT},
     {FTQ_9_T_NT},
     {FTQ_8_T_NT},
     {FTQ_7_T_NT},
     {FTQ_6_T_NT},
     {FTQ_5_T_NT},
     {FTQ_4_T_NT},
     {FTQ_3_T_NT},
     {FTQ_2_T_NT},
     {FTQ_1_T_NT},
     {FTQ_0_T_NT}};
  wire [15:0][2:0]  _GEN_3 =
    {{FTQ_15_br_type},
     {FTQ_14_br_type},
     {FTQ_13_br_type},
     {FTQ_12_br_type},
     {FTQ_11_br_type},
     {FTQ_10_br_type},
     {FTQ_9_br_type},
     {FTQ_8_br_type},
     {FTQ_7_br_type},
     {FTQ_6_br_type},
     {FTQ_5_br_type},
     {FTQ_4_br_type},
     {FTQ_3_br_type},
     {FTQ_2_br_type},
     {FTQ_1_br_type},
     {FTQ_0_br_type}};
  wire [15:0][15:0] _GEN_4 =
    {{FTQ_15_GHR},
     {FTQ_14_GHR},
     {FTQ_13_GHR},
     {FTQ_12_GHR},
     {FTQ_11_GHR},
     {FTQ_10_GHR},
     {FTQ_9_GHR},
     {FTQ_8_GHR},
     {FTQ_7_GHR},
     {FTQ_6_GHR},
     {FTQ_5_GHR},
     {FTQ_4_GHR},
     {FTQ_3_GHR},
     {FTQ_2_GHR},
     {FTQ_1_GHR},
     {FTQ_0_GHR}};
  wire [15:0][6:0]  _GEN_5 =
    {{FTQ_15_NEXT},
     {FTQ_14_NEXT},
     {FTQ_13_NEXT},
     {FTQ_12_NEXT},
     {FTQ_11_NEXT},
     {FTQ_10_NEXT},
     {FTQ_9_NEXT},
     {FTQ_8_NEXT},
     {FTQ_7_NEXT},
     {FTQ_6_NEXT},
     {FTQ_5_NEXT},
     {FTQ_4_NEXT},
     {FTQ_3_NEXT},
     {FTQ_2_NEXT},
     {FTQ_1_NEXT},
     {FTQ_0_NEXT}};
  wire [15:0][6:0]  _GEN_6 =
    {{FTQ_15_TOS},
     {FTQ_14_TOS},
     {FTQ_13_TOS},
     {FTQ_12_TOS},
     {FTQ_11_TOS},
     {FTQ_10_TOS},
     {FTQ_9_TOS},
     {FTQ_8_TOS},
     {FTQ_7_TOS},
     {FTQ_6_TOS},
     {FTQ_5_TOS},
     {FTQ_4_TOS},
     {FTQ_3_TOS},
     {FTQ_2_TOS},
     {FTQ_1_TOS},
     {FTQ_0_TOS}};
  wire [15:0][31:0] _GEN_7 =
    {{FTQ_15_resolved_PC},
     {FTQ_14_resolved_PC},
     {FTQ_13_resolved_PC},
     {FTQ_12_resolved_PC},
     {FTQ_11_resolved_PC},
     {FTQ_10_resolved_PC},
     {FTQ_9_resolved_PC},
     {FTQ_8_resolved_PC},
     {FTQ_7_resolved_PC},
     {FTQ_6_resolved_PC},
     {FTQ_5_resolved_PC},
     {FTQ_4_resolved_PC},
     {FTQ_3_resolved_PC},
     {FTQ_2_resolved_PC},
     {FTQ_1_resolved_PC},
     {FTQ_0_resolved_PC}};
  wire              dq =
    io_FTQ_valid_0 & io_FTQ_fetch_PC_0[31:4] == io_commit_fetch_PC[31:4];
  wire              full =
    front_pointer != back_pointer & front_pointer[3:0] == back_pointer[3:0];
  always @(posedge clock) begin
    if (reset) begin
      front_pointer <= 5'h0;
      back_pointer <= 5'h0;
      FTQ_0_valid <= 1'h0;
      FTQ_0_fetch_PC <= 32'h0;
      FTQ_0_predicted_PC <= 32'h0;
      FTQ_0_T_NT <= 1'h0;
      FTQ_0_br_type <= 3'h0;
      FTQ_0_GHR <= 16'h0;
      FTQ_0_NEXT <= 7'h0;
      FTQ_0_TOS <= 7'h0;
      FTQ_0_dominant_index <= 2'h0;
      FTQ_0_resolved_PC <= 32'h0;
      FTQ_1_valid <= 1'h0;
      FTQ_1_fetch_PC <= 32'h0;
      FTQ_1_predicted_PC <= 32'h0;
      FTQ_1_T_NT <= 1'h0;
      FTQ_1_br_type <= 3'h0;
      FTQ_1_GHR <= 16'h0;
      FTQ_1_NEXT <= 7'h0;
      FTQ_1_TOS <= 7'h0;
      FTQ_1_dominant_index <= 2'h0;
      FTQ_1_resolved_PC <= 32'h0;
      FTQ_2_valid <= 1'h0;
      FTQ_2_fetch_PC <= 32'h0;
      FTQ_2_predicted_PC <= 32'h0;
      FTQ_2_T_NT <= 1'h0;
      FTQ_2_br_type <= 3'h0;
      FTQ_2_GHR <= 16'h0;
      FTQ_2_NEXT <= 7'h0;
      FTQ_2_TOS <= 7'h0;
      FTQ_2_dominant_index <= 2'h0;
      FTQ_2_resolved_PC <= 32'h0;
      FTQ_3_valid <= 1'h0;
      FTQ_3_fetch_PC <= 32'h0;
      FTQ_3_predicted_PC <= 32'h0;
      FTQ_3_T_NT <= 1'h0;
      FTQ_3_br_type <= 3'h0;
      FTQ_3_GHR <= 16'h0;
      FTQ_3_NEXT <= 7'h0;
      FTQ_3_TOS <= 7'h0;
      FTQ_3_dominant_index <= 2'h0;
      FTQ_3_resolved_PC <= 32'h0;
      FTQ_4_valid <= 1'h0;
      FTQ_4_fetch_PC <= 32'h0;
      FTQ_4_predicted_PC <= 32'h0;
      FTQ_4_T_NT <= 1'h0;
      FTQ_4_br_type <= 3'h0;
      FTQ_4_GHR <= 16'h0;
      FTQ_4_NEXT <= 7'h0;
      FTQ_4_TOS <= 7'h0;
      FTQ_4_dominant_index <= 2'h0;
      FTQ_4_resolved_PC <= 32'h0;
      FTQ_5_valid <= 1'h0;
      FTQ_5_fetch_PC <= 32'h0;
      FTQ_5_predicted_PC <= 32'h0;
      FTQ_5_T_NT <= 1'h0;
      FTQ_5_br_type <= 3'h0;
      FTQ_5_GHR <= 16'h0;
      FTQ_5_NEXT <= 7'h0;
      FTQ_5_TOS <= 7'h0;
      FTQ_5_dominant_index <= 2'h0;
      FTQ_5_resolved_PC <= 32'h0;
      FTQ_6_valid <= 1'h0;
      FTQ_6_fetch_PC <= 32'h0;
      FTQ_6_predicted_PC <= 32'h0;
      FTQ_6_T_NT <= 1'h0;
      FTQ_6_br_type <= 3'h0;
      FTQ_6_GHR <= 16'h0;
      FTQ_6_NEXT <= 7'h0;
      FTQ_6_TOS <= 7'h0;
      FTQ_6_dominant_index <= 2'h0;
      FTQ_6_resolved_PC <= 32'h0;
      FTQ_7_valid <= 1'h0;
      FTQ_7_fetch_PC <= 32'h0;
      FTQ_7_predicted_PC <= 32'h0;
      FTQ_7_T_NT <= 1'h0;
      FTQ_7_br_type <= 3'h0;
      FTQ_7_GHR <= 16'h0;
      FTQ_7_NEXT <= 7'h0;
      FTQ_7_TOS <= 7'h0;
      FTQ_7_dominant_index <= 2'h0;
      FTQ_7_resolved_PC <= 32'h0;
      FTQ_8_valid <= 1'h0;
      FTQ_8_fetch_PC <= 32'h0;
      FTQ_8_predicted_PC <= 32'h0;
      FTQ_8_T_NT <= 1'h0;
      FTQ_8_br_type <= 3'h0;
      FTQ_8_GHR <= 16'h0;
      FTQ_8_NEXT <= 7'h0;
      FTQ_8_TOS <= 7'h0;
      FTQ_8_dominant_index <= 2'h0;
      FTQ_8_resolved_PC <= 32'h0;
      FTQ_9_valid <= 1'h0;
      FTQ_9_fetch_PC <= 32'h0;
      FTQ_9_predicted_PC <= 32'h0;
      FTQ_9_T_NT <= 1'h0;
      FTQ_9_br_type <= 3'h0;
      FTQ_9_GHR <= 16'h0;
      FTQ_9_NEXT <= 7'h0;
      FTQ_9_TOS <= 7'h0;
      FTQ_9_dominant_index <= 2'h0;
      FTQ_9_resolved_PC <= 32'h0;
      FTQ_10_valid <= 1'h0;
      FTQ_10_fetch_PC <= 32'h0;
      FTQ_10_predicted_PC <= 32'h0;
      FTQ_10_T_NT <= 1'h0;
      FTQ_10_br_type <= 3'h0;
      FTQ_10_GHR <= 16'h0;
      FTQ_10_NEXT <= 7'h0;
      FTQ_10_TOS <= 7'h0;
      FTQ_10_dominant_index <= 2'h0;
      FTQ_10_resolved_PC <= 32'h0;
      FTQ_11_valid <= 1'h0;
      FTQ_11_fetch_PC <= 32'h0;
      FTQ_11_predicted_PC <= 32'h0;
      FTQ_11_T_NT <= 1'h0;
      FTQ_11_br_type <= 3'h0;
      FTQ_11_GHR <= 16'h0;
      FTQ_11_NEXT <= 7'h0;
      FTQ_11_TOS <= 7'h0;
      FTQ_11_dominant_index <= 2'h0;
      FTQ_11_resolved_PC <= 32'h0;
      FTQ_12_valid <= 1'h0;
      FTQ_12_fetch_PC <= 32'h0;
      FTQ_12_predicted_PC <= 32'h0;
      FTQ_12_T_NT <= 1'h0;
      FTQ_12_br_type <= 3'h0;
      FTQ_12_GHR <= 16'h0;
      FTQ_12_NEXT <= 7'h0;
      FTQ_12_TOS <= 7'h0;
      FTQ_12_dominant_index <= 2'h0;
      FTQ_12_resolved_PC <= 32'h0;
      FTQ_13_valid <= 1'h0;
      FTQ_13_fetch_PC <= 32'h0;
      FTQ_13_predicted_PC <= 32'h0;
      FTQ_13_T_NT <= 1'h0;
      FTQ_13_br_type <= 3'h0;
      FTQ_13_GHR <= 16'h0;
      FTQ_13_NEXT <= 7'h0;
      FTQ_13_TOS <= 7'h0;
      FTQ_13_dominant_index <= 2'h0;
      FTQ_13_resolved_PC <= 32'h0;
      FTQ_14_valid <= 1'h0;
      FTQ_14_fetch_PC <= 32'h0;
      FTQ_14_predicted_PC <= 32'h0;
      FTQ_14_T_NT <= 1'h0;
      FTQ_14_br_type <= 3'h0;
      FTQ_14_GHR <= 16'h0;
      FTQ_14_NEXT <= 7'h0;
      FTQ_14_TOS <= 7'h0;
      FTQ_14_dominant_index <= 2'h0;
      FTQ_14_resolved_PC <= 32'h0;
      FTQ_15_valid <= 1'h0;
      FTQ_15_fetch_PC <= 32'h0;
      FTQ_15_predicted_PC <= 32'h0;
      FTQ_15_T_NT <= 1'h0;
      FTQ_15_br_type <= 3'h0;
      FTQ_15_GHR <= 16'h0;
      FTQ_15_NEXT <= 7'h0;
      FTQ_15_TOS <= 7'h0;
      FTQ_15_dominant_index <= 2'h0;
      FTQ_15_resolved_PC <= 32'h0;
    end
    else begin
      automatic logic _GEN_8 = io_predictions_valid & ~full;
      automatic logic _GEN_9 = back_pointer[3:0] == 4'h0;
      automatic logic _GEN_10;
      automatic logic _GEN_11 = back_pointer[3:0] == 4'h1;
      automatic logic _GEN_12;
      automatic logic _GEN_13 = back_pointer[3:0] == 4'h2;
      automatic logic _GEN_14;
      automatic logic _GEN_15 = back_pointer[3:0] == 4'h3;
      automatic logic _GEN_16;
      automatic logic _GEN_17 = back_pointer[3:0] == 4'h4;
      automatic logic _GEN_18;
      automatic logic _GEN_19 = back_pointer[3:0] == 4'h5;
      automatic logic _GEN_20;
      automatic logic _GEN_21 = back_pointer[3:0] == 4'h6;
      automatic logic _GEN_22;
      automatic logic _GEN_23 = back_pointer[3:0] == 4'h7;
      automatic logic _GEN_24;
      automatic logic _GEN_25 = back_pointer[3:0] == 4'h8;
      automatic logic _GEN_26;
      automatic logic _GEN_27 = back_pointer[3:0] == 4'h9;
      automatic logic _GEN_28;
      automatic logic _GEN_29 = back_pointer[3:0] == 4'hA;
      automatic logic _GEN_30;
      automatic logic _GEN_31 = back_pointer[3:0] == 4'hB;
      automatic logic _GEN_32;
      automatic logic _GEN_33 = back_pointer[3:0] == 4'hC;
      automatic logic _GEN_34;
      automatic logic _GEN_35 = back_pointer[3:0] == 4'hD;
      automatic logic _GEN_36;
      automatic logic _GEN_37 = back_pointer[3:0] == 4'hE;
      automatic logic _GEN_38;
      automatic logic _GEN_39;
      automatic logic _GEN_40;
      automatic logic _GEN_41;
      automatic logic _GEN_42;
      automatic logic _GEN_43;
      automatic logic _GEN_44;
      automatic logic _GEN_45;
      automatic logic _GEN_46;
      automatic logic _GEN_47;
      automatic logic _GEN_48;
      automatic logic _GEN_49;
      automatic logic _GEN_50;
      automatic logic _GEN_51;
      automatic logic _GEN_52;
      automatic logic _GEN_53;
      automatic logic _GEN_54;
      automatic logic _GEN_55;
      _GEN_10 = _GEN_8 & _GEN_9;
      _GEN_12 = _GEN_8 & _GEN_11;
      _GEN_14 = _GEN_8 & _GEN_13;
      _GEN_16 = _GEN_8 & _GEN_15;
      _GEN_18 = _GEN_8 & _GEN_17;
      _GEN_20 = _GEN_8 & _GEN_19;
      _GEN_22 = _GEN_8 & _GEN_21;
      _GEN_24 = _GEN_8 & _GEN_23;
      _GEN_26 = _GEN_8 & _GEN_25;
      _GEN_28 = _GEN_8 & _GEN_27;
      _GEN_30 = _GEN_8 & _GEN_29;
      _GEN_32 = _GEN_8 & _GEN_31;
      _GEN_34 = _GEN_8 & _GEN_33;
      _GEN_36 = _GEN_8 & _GEN_35;
      _GEN_38 = _GEN_8 & _GEN_37;
      _GEN_39 = _GEN_8 & (&(back_pointer[3:0]));
      _GEN_40 = dq & front_pointer[3:0] == 4'h0;
      _GEN_41 = dq & front_pointer[3:0] == 4'h1;
      _GEN_42 = dq & front_pointer[3:0] == 4'h2;
      _GEN_43 = dq & front_pointer[3:0] == 4'h3;
      _GEN_44 = dq & front_pointer[3:0] == 4'h4;
      _GEN_45 = dq & front_pointer[3:0] == 4'h5;
      _GEN_46 = dq & front_pointer[3:0] == 4'h6;
      _GEN_47 = dq & front_pointer[3:0] == 4'h7;
      _GEN_48 = dq & front_pointer[3:0] == 4'h8;
      _GEN_49 = dq & front_pointer[3:0] == 4'h9;
      _GEN_50 = dq & front_pointer[3:0] == 4'hA;
      _GEN_51 = dq & front_pointer[3:0] == 4'hB;
      _GEN_52 = dq & front_pointer[3:0] == 4'hC;
      _GEN_53 = dq & front_pointer[3:0] == 4'hD;
      _GEN_54 = dq & front_pointer[3:0] == 4'hE;
      _GEN_55 = dq & (&(front_pointer[3:0]));
      if (dq)
        front_pointer <= front_pointer + 5'h1;
      if (_GEN_8)
        back_pointer <= back_pointer + 5'h1;
      FTQ_0_valid <= ~_GEN_40 & (_GEN_8 ? _GEN_9 | ~_GEN_9 & FTQ_0_valid : FTQ_0_valid);
      if (_GEN_40) begin
        FTQ_0_fetch_PC <= 32'h0;
        FTQ_0_predicted_PC <= 32'h0;
        FTQ_0_br_type <= 3'h0;
        FTQ_0_GHR <= 16'h0;
        FTQ_0_NEXT <= 7'h0;
        FTQ_0_TOS <= 7'h0;
      end
      else if (_GEN_10) begin
        FTQ_0_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_0_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_0_br_type <= io_predictions_bits_br_type;
        FTQ_0_GHR <= io_predictions_bits_GHR;
        FTQ_0_NEXT <= io_predictions_bits_NEXT;
        FTQ_0_TOS <= io_predictions_bits_TOS;
      end
      FTQ_0_T_NT <= ~_GEN_40 & (_GEN_10 ? io_predictions_bits_T_NT : FTQ_0_T_NT);
      if (FTQ_0_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4] & FTQ_0_valid
          & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_0_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_0_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_0_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_40 | _GEN_10)
          FTQ_0_dominant_index <= 2'h0;
        if (_GEN_40)
          FTQ_0_resolved_PC <= 32'h0;
        else if (_GEN_10)
          FTQ_0_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_1_valid <= ~_GEN_41 & (_GEN_8 ? _GEN_11 | ~_GEN_11 & FTQ_1_valid : FTQ_1_valid);
      if (_GEN_41) begin
        FTQ_1_fetch_PC <= 32'h0;
        FTQ_1_predicted_PC <= 32'h0;
        FTQ_1_br_type <= 3'h0;
        FTQ_1_GHR <= 16'h0;
        FTQ_1_NEXT <= 7'h0;
        FTQ_1_TOS <= 7'h0;
      end
      else if (_GEN_12) begin
        FTQ_1_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_1_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_1_br_type <= io_predictions_bits_br_type;
        FTQ_1_GHR <= io_predictions_bits_GHR;
        FTQ_1_NEXT <= io_predictions_bits_NEXT;
        FTQ_1_TOS <= io_predictions_bits_TOS;
      end
      FTQ_1_T_NT <= ~_GEN_41 & (_GEN_12 ? io_predictions_bits_T_NT : FTQ_1_T_NT);
      if (FTQ_1_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4] & FTQ_1_valid
          & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_1_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_1_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_1_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_41 | _GEN_12)
          FTQ_1_dominant_index <= 2'h0;
        if (_GEN_41)
          FTQ_1_resolved_PC <= 32'h0;
        else if (_GEN_12)
          FTQ_1_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_2_valid <= ~_GEN_42 & (_GEN_8 ? _GEN_13 | ~_GEN_13 & FTQ_2_valid : FTQ_2_valid);
      if (_GEN_42) begin
        FTQ_2_fetch_PC <= 32'h0;
        FTQ_2_predicted_PC <= 32'h0;
        FTQ_2_br_type <= 3'h0;
        FTQ_2_GHR <= 16'h0;
        FTQ_2_NEXT <= 7'h0;
        FTQ_2_TOS <= 7'h0;
      end
      else if (_GEN_14) begin
        FTQ_2_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_2_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_2_br_type <= io_predictions_bits_br_type;
        FTQ_2_GHR <= io_predictions_bits_GHR;
        FTQ_2_NEXT <= io_predictions_bits_NEXT;
        FTQ_2_TOS <= io_predictions_bits_TOS;
      end
      FTQ_2_T_NT <= ~_GEN_42 & (_GEN_14 ? io_predictions_bits_T_NT : FTQ_2_T_NT);
      if (FTQ_2_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4] & FTQ_2_valid
          & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_2_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_2_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_2_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_42 | _GEN_14)
          FTQ_2_dominant_index <= 2'h0;
        if (_GEN_42)
          FTQ_2_resolved_PC <= 32'h0;
        else if (_GEN_14)
          FTQ_2_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_3_valid <= ~_GEN_43 & (_GEN_8 ? _GEN_15 | ~_GEN_15 & FTQ_3_valid : FTQ_3_valid);
      if (_GEN_43) begin
        FTQ_3_fetch_PC <= 32'h0;
        FTQ_3_predicted_PC <= 32'h0;
        FTQ_3_br_type <= 3'h0;
        FTQ_3_GHR <= 16'h0;
        FTQ_3_NEXT <= 7'h0;
        FTQ_3_TOS <= 7'h0;
      end
      else if (_GEN_16) begin
        FTQ_3_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_3_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_3_br_type <= io_predictions_bits_br_type;
        FTQ_3_GHR <= io_predictions_bits_GHR;
        FTQ_3_NEXT <= io_predictions_bits_NEXT;
        FTQ_3_TOS <= io_predictions_bits_TOS;
      end
      FTQ_3_T_NT <= ~_GEN_43 & (_GEN_16 ? io_predictions_bits_T_NT : FTQ_3_T_NT);
      if (FTQ_3_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4] & FTQ_3_valid
          & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_3_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_3_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_3_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_43 | _GEN_16)
          FTQ_3_dominant_index <= 2'h0;
        if (_GEN_43)
          FTQ_3_resolved_PC <= 32'h0;
        else if (_GEN_16)
          FTQ_3_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_4_valid <= ~_GEN_44 & (_GEN_8 ? _GEN_17 | ~_GEN_17 & FTQ_4_valid : FTQ_4_valid);
      if (_GEN_44) begin
        FTQ_4_fetch_PC <= 32'h0;
        FTQ_4_predicted_PC <= 32'h0;
        FTQ_4_br_type <= 3'h0;
        FTQ_4_GHR <= 16'h0;
        FTQ_4_NEXT <= 7'h0;
        FTQ_4_TOS <= 7'h0;
      end
      else if (_GEN_18) begin
        FTQ_4_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_4_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_4_br_type <= io_predictions_bits_br_type;
        FTQ_4_GHR <= io_predictions_bits_GHR;
        FTQ_4_NEXT <= io_predictions_bits_NEXT;
        FTQ_4_TOS <= io_predictions_bits_TOS;
      end
      FTQ_4_T_NT <= ~_GEN_44 & (_GEN_18 ? io_predictions_bits_T_NT : FTQ_4_T_NT);
      if (FTQ_4_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4] & FTQ_4_valid
          & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_4_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_4_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_4_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_44 | _GEN_18)
          FTQ_4_dominant_index <= 2'h0;
        if (_GEN_44)
          FTQ_4_resolved_PC <= 32'h0;
        else if (_GEN_18)
          FTQ_4_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_5_valid <= ~_GEN_45 & (_GEN_8 ? _GEN_19 | ~_GEN_19 & FTQ_5_valid : FTQ_5_valid);
      if (_GEN_45) begin
        FTQ_5_fetch_PC <= 32'h0;
        FTQ_5_predicted_PC <= 32'h0;
        FTQ_5_br_type <= 3'h0;
        FTQ_5_GHR <= 16'h0;
        FTQ_5_NEXT <= 7'h0;
        FTQ_5_TOS <= 7'h0;
      end
      else if (_GEN_20) begin
        FTQ_5_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_5_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_5_br_type <= io_predictions_bits_br_type;
        FTQ_5_GHR <= io_predictions_bits_GHR;
        FTQ_5_NEXT <= io_predictions_bits_NEXT;
        FTQ_5_TOS <= io_predictions_bits_TOS;
      end
      FTQ_5_T_NT <= ~_GEN_45 & (_GEN_20 ? io_predictions_bits_T_NT : FTQ_5_T_NT);
      if (FTQ_5_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4] & FTQ_5_valid
          & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_5_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_5_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_5_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_45 | _GEN_20)
          FTQ_5_dominant_index <= 2'h0;
        if (_GEN_45)
          FTQ_5_resolved_PC <= 32'h0;
        else if (_GEN_20)
          FTQ_5_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_6_valid <= ~_GEN_46 & (_GEN_8 ? _GEN_21 | ~_GEN_21 & FTQ_6_valid : FTQ_6_valid);
      if (_GEN_46) begin
        FTQ_6_fetch_PC <= 32'h0;
        FTQ_6_predicted_PC <= 32'h0;
        FTQ_6_br_type <= 3'h0;
        FTQ_6_GHR <= 16'h0;
        FTQ_6_NEXT <= 7'h0;
        FTQ_6_TOS <= 7'h0;
      end
      else if (_GEN_22) begin
        FTQ_6_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_6_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_6_br_type <= io_predictions_bits_br_type;
        FTQ_6_GHR <= io_predictions_bits_GHR;
        FTQ_6_NEXT <= io_predictions_bits_NEXT;
        FTQ_6_TOS <= io_predictions_bits_TOS;
      end
      FTQ_6_T_NT <= ~_GEN_46 & (_GEN_22 ? io_predictions_bits_T_NT : FTQ_6_T_NT);
      if (FTQ_6_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4] & FTQ_6_valid
          & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_6_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_6_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_6_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_46 | _GEN_22)
          FTQ_6_dominant_index <= 2'h0;
        if (_GEN_46)
          FTQ_6_resolved_PC <= 32'h0;
        else if (_GEN_22)
          FTQ_6_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_7_valid <= ~_GEN_47 & (_GEN_8 ? _GEN_23 | ~_GEN_23 & FTQ_7_valid : FTQ_7_valid);
      if (_GEN_47) begin
        FTQ_7_fetch_PC <= 32'h0;
        FTQ_7_predicted_PC <= 32'h0;
        FTQ_7_br_type <= 3'h0;
        FTQ_7_GHR <= 16'h0;
        FTQ_7_NEXT <= 7'h0;
        FTQ_7_TOS <= 7'h0;
      end
      else if (_GEN_24) begin
        FTQ_7_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_7_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_7_br_type <= io_predictions_bits_br_type;
        FTQ_7_GHR <= io_predictions_bits_GHR;
        FTQ_7_NEXT <= io_predictions_bits_NEXT;
        FTQ_7_TOS <= io_predictions_bits_TOS;
      end
      FTQ_7_T_NT <= ~_GEN_47 & (_GEN_24 ? io_predictions_bits_T_NT : FTQ_7_T_NT);
      if (FTQ_7_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4] & FTQ_7_valid
          & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_7_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_7_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_7_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_47 | _GEN_24)
          FTQ_7_dominant_index <= 2'h0;
        if (_GEN_47)
          FTQ_7_resolved_PC <= 32'h0;
        else if (_GEN_24)
          FTQ_7_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_8_valid <= ~_GEN_48 & (_GEN_8 ? _GEN_25 | ~_GEN_25 & FTQ_8_valid : FTQ_8_valid);
      if (_GEN_48) begin
        FTQ_8_fetch_PC <= 32'h0;
        FTQ_8_predicted_PC <= 32'h0;
        FTQ_8_br_type <= 3'h0;
        FTQ_8_GHR <= 16'h0;
        FTQ_8_NEXT <= 7'h0;
        FTQ_8_TOS <= 7'h0;
      end
      else if (_GEN_26) begin
        FTQ_8_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_8_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_8_br_type <= io_predictions_bits_br_type;
        FTQ_8_GHR <= io_predictions_bits_GHR;
        FTQ_8_NEXT <= io_predictions_bits_NEXT;
        FTQ_8_TOS <= io_predictions_bits_TOS;
      end
      FTQ_8_T_NT <= ~_GEN_48 & (_GEN_26 ? io_predictions_bits_T_NT : FTQ_8_T_NT);
      if (FTQ_8_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4] & FTQ_8_valid
          & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_8_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_8_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_8_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_48 | _GEN_26)
          FTQ_8_dominant_index <= 2'h0;
        if (_GEN_48)
          FTQ_8_resolved_PC <= 32'h0;
        else if (_GEN_26)
          FTQ_8_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_9_valid <= ~_GEN_49 & (_GEN_8 ? _GEN_27 | ~_GEN_27 & FTQ_9_valid : FTQ_9_valid);
      if (_GEN_49) begin
        FTQ_9_fetch_PC <= 32'h0;
        FTQ_9_predicted_PC <= 32'h0;
        FTQ_9_br_type <= 3'h0;
        FTQ_9_GHR <= 16'h0;
        FTQ_9_NEXT <= 7'h0;
        FTQ_9_TOS <= 7'h0;
      end
      else if (_GEN_28) begin
        FTQ_9_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_9_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_9_br_type <= io_predictions_bits_br_type;
        FTQ_9_GHR <= io_predictions_bits_GHR;
        FTQ_9_NEXT <= io_predictions_bits_NEXT;
        FTQ_9_TOS <= io_predictions_bits_TOS;
      end
      FTQ_9_T_NT <= ~_GEN_49 & (_GEN_28 ? io_predictions_bits_T_NT : FTQ_9_T_NT);
      if (FTQ_9_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4] & FTQ_9_valid
          & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_9_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_9_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_9_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_49 | _GEN_28)
          FTQ_9_dominant_index <= 2'h0;
        if (_GEN_49)
          FTQ_9_resolved_PC <= 32'h0;
        else if (_GEN_28)
          FTQ_9_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_10_valid <=
        ~_GEN_50 & (_GEN_8 ? _GEN_29 | ~_GEN_29 & FTQ_10_valid : FTQ_10_valid);
      if (_GEN_50) begin
        FTQ_10_fetch_PC <= 32'h0;
        FTQ_10_predicted_PC <= 32'h0;
        FTQ_10_br_type <= 3'h0;
        FTQ_10_GHR <= 16'h0;
        FTQ_10_NEXT <= 7'h0;
        FTQ_10_TOS <= 7'h0;
      end
      else if (_GEN_30) begin
        FTQ_10_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_10_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_10_br_type <= io_predictions_bits_br_type;
        FTQ_10_GHR <= io_predictions_bits_GHR;
        FTQ_10_NEXT <= io_predictions_bits_NEXT;
        FTQ_10_TOS <= io_predictions_bits_TOS;
      end
      FTQ_10_T_NT <= ~_GEN_50 & (_GEN_30 ? io_predictions_bits_T_NT : FTQ_10_T_NT);
      if (FTQ_10_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4]
          & FTQ_10_valid & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_10_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_10_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_10_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_50 | _GEN_30)
          FTQ_10_dominant_index <= 2'h0;
        if (_GEN_50)
          FTQ_10_resolved_PC <= 32'h0;
        else if (_GEN_30)
          FTQ_10_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_11_valid <=
        ~_GEN_51 & (_GEN_8 ? _GEN_31 | ~_GEN_31 & FTQ_11_valid : FTQ_11_valid);
      if (_GEN_51) begin
        FTQ_11_fetch_PC <= 32'h0;
        FTQ_11_predicted_PC <= 32'h0;
        FTQ_11_br_type <= 3'h0;
        FTQ_11_GHR <= 16'h0;
        FTQ_11_NEXT <= 7'h0;
        FTQ_11_TOS <= 7'h0;
      end
      else if (_GEN_32) begin
        FTQ_11_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_11_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_11_br_type <= io_predictions_bits_br_type;
        FTQ_11_GHR <= io_predictions_bits_GHR;
        FTQ_11_NEXT <= io_predictions_bits_NEXT;
        FTQ_11_TOS <= io_predictions_bits_TOS;
      end
      FTQ_11_T_NT <= ~_GEN_51 & (_GEN_32 ? io_predictions_bits_T_NT : FTQ_11_T_NT);
      if (FTQ_11_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4]
          & FTQ_11_valid & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_11_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_11_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_11_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_51 | _GEN_32)
          FTQ_11_dominant_index <= 2'h0;
        if (_GEN_51)
          FTQ_11_resolved_PC <= 32'h0;
        else if (_GEN_32)
          FTQ_11_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_12_valid <=
        ~_GEN_52 & (_GEN_8 ? _GEN_33 | ~_GEN_33 & FTQ_12_valid : FTQ_12_valid);
      if (_GEN_52) begin
        FTQ_12_fetch_PC <= 32'h0;
        FTQ_12_predicted_PC <= 32'h0;
        FTQ_12_br_type <= 3'h0;
        FTQ_12_GHR <= 16'h0;
        FTQ_12_NEXT <= 7'h0;
        FTQ_12_TOS <= 7'h0;
      end
      else if (_GEN_34) begin
        FTQ_12_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_12_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_12_br_type <= io_predictions_bits_br_type;
        FTQ_12_GHR <= io_predictions_bits_GHR;
        FTQ_12_NEXT <= io_predictions_bits_NEXT;
        FTQ_12_TOS <= io_predictions_bits_TOS;
      end
      FTQ_12_T_NT <= ~_GEN_52 & (_GEN_34 ? io_predictions_bits_T_NT : FTQ_12_T_NT);
      if (FTQ_12_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4]
          & FTQ_12_valid & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_12_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_12_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_12_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_52 | _GEN_34)
          FTQ_12_dominant_index <= 2'h0;
        if (_GEN_52)
          FTQ_12_resolved_PC <= 32'h0;
        else if (_GEN_34)
          FTQ_12_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_13_valid <=
        ~_GEN_53 & (_GEN_8 ? _GEN_35 | ~_GEN_35 & FTQ_13_valid : FTQ_13_valid);
      if (_GEN_53) begin
        FTQ_13_fetch_PC <= 32'h0;
        FTQ_13_predicted_PC <= 32'h0;
        FTQ_13_br_type <= 3'h0;
        FTQ_13_GHR <= 16'h0;
        FTQ_13_NEXT <= 7'h0;
        FTQ_13_TOS <= 7'h0;
      end
      else if (_GEN_36) begin
        FTQ_13_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_13_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_13_br_type <= io_predictions_bits_br_type;
        FTQ_13_GHR <= io_predictions_bits_GHR;
        FTQ_13_NEXT <= io_predictions_bits_NEXT;
        FTQ_13_TOS <= io_predictions_bits_TOS;
      end
      FTQ_13_T_NT <= ~_GEN_53 & (_GEN_36 ? io_predictions_bits_T_NT : FTQ_13_T_NT);
      if (FTQ_13_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4]
          & FTQ_13_valid & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_13_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_13_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_13_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_53 | _GEN_36)
          FTQ_13_dominant_index <= 2'h0;
        if (_GEN_53)
          FTQ_13_resolved_PC <= 32'h0;
        else if (_GEN_36)
          FTQ_13_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_14_valid <=
        ~_GEN_54 & (_GEN_8 ? _GEN_37 | ~_GEN_37 & FTQ_14_valid : FTQ_14_valid);
      if (_GEN_54) begin
        FTQ_14_fetch_PC <= 32'h0;
        FTQ_14_predicted_PC <= 32'h0;
        FTQ_14_br_type <= 3'h0;
        FTQ_14_GHR <= 16'h0;
        FTQ_14_NEXT <= 7'h0;
        FTQ_14_TOS <= 7'h0;
      end
      else if (_GEN_38) begin
        FTQ_14_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_14_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_14_br_type <= io_predictions_bits_br_type;
        FTQ_14_GHR <= io_predictions_bits_GHR;
        FTQ_14_NEXT <= io_predictions_bits_NEXT;
        FTQ_14_TOS <= io_predictions_bits_TOS;
      end
      FTQ_14_T_NT <= ~_GEN_54 & (_GEN_38 ? io_predictions_bits_T_NT : FTQ_14_T_NT);
      if (FTQ_14_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4]
          & FTQ_14_valid & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_14_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_14_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_14_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_54 | _GEN_38)
          FTQ_14_dominant_index <= 2'h0;
        if (_GEN_54)
          FTQ_14_resolved_PC <= 32'h0;
        else if (_GEN_38)
          FTQ_14_resolved_PC <= io_predictions_bits_resolved_PC;
      end
      FTQ_15_valid <=
        ~_GEN_55
        & (_GEN_8
             ? (&(back_pointer[3:0])) | ~(&(back_pointer[3:0])) & FTQ_15_valid
             : FTQ_15_valid);
      if (_GEN_55) begin
        FTQ_15_fetch_PC <= 32'h0;
        FTQ_15_predicted_PC <= 32'h0;
        FTQ_15_br_type <= 3'h0;
        FTQ_15_GHR <= 16'h0;
        FTQ_15_NEXT <= 7'h0;
        FTQ_15_TOS <= 7'h0;
      end
      else if (_GEN_39) begin
        FTQ_15_fetch_PC <= io_predictions_bits_fetch_PC;
        FTQ_15_predicted_PC <= io_predictions_bits_predicted_PC;
        FTQ_15_br_type <= io_predictions_bits_br_type;
        FTQ_15_GHR <= io_predictions_bits_GHR;
        FTQ_15_NEXT <= io_predictions_bits_NEXT;
        FTQ_15_TOS <= io_predictions_bits_TOS;
      end
      FTQ_15_T_NT <= ~_GEN_55 & (_GEN_39 ? io_predictions_bits_T_NT : FTQ_15_T_NT);
      if (FTQ_15_fetch_PC[31:4] == io_FU_outputs_0_bits_instruction_PC[31:4]
          & FTQ_15_valid & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
          & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_15_dominant_index
          & io_FU_outputs_0_bits_branch_taken) begin
        FTQ_15_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
        FTQ_15_resolved_PC <= io_FU_outputs_0_bits_target_address;
      end
      else begin
        if (_GEN_55 | _GEN_39)
          FTQ_15_dominant_index <= 2'h0;
        if (_GEN_55)
          FTQ_15_resolved_PC <= 32'h0;
        else if (_GEN_39)
          FTQ_15_resolved_PC <= io_predictions_bits_resolved_PC;
      end
    end
  end // always @(posedge)
  assign io_predictions_ready = ~full;
  assign io_FTQ_valid = io_FTQ_valid_0;
  assign io_FTQ_fetch_PC = io_FTQ_fetch_PC_0;
  assign io_FTQ_predicted_PC = _GEN_1[front_pointer[3:0]];
  assign io_FTQ_T_NT = _GEN_2[front_pointer[3:0]];
  assign io_FTQ_br_type = _GEN_3[front_pointer[3:0]];
  assign io_FTQ_GHR = _GEN_4[front_pointer[3:0]];
  assign io_FTQ_NEXT = _GEN_5[front_pointer[3:0]];
  assign io_FTQ_TOS = _GEN_6[front_pointer[3:0]];
  assign io_FTQ_resolved_PC = _GEN_7[front_pointer[3:0]];
endmodule

// VCS coverage exclude_file
module mem_64x37(
  input  [5:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [36:0] R0_data,
  input  [5:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [36:0] R1_data,
  input  [5:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [36:0] W0_data
);

  reg [36:0] Memory[0:63];
  reg        _R0_en_d0;
  reg [5:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [5:0]  _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 37'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 37'bx;
endmodule

module ROB_shared_mem(
  input         clock,
  input  [5:0]  io_addrA,
  input         io_writeDataA_row_valid,
  input  [31:0] io_writeDataA_fetch_PC,
  input  [3:0]  io_writeDataA_RAT_IDX,
  input         io_writeEnableA,
  input  [5:0]  io_addrB,
  output        io_readDataB_row_valid,
  output [31:0] io_readDataB_fetch_PC,
  output [3:0]  io_readDataB_RAT_IDX,
  input  [5:0]  io_addrC,
  output [31:0] io_readDataC_fetch_PC
);

  wire [36:0] _mem_ext_R0_data;
  wire [36:0] _mem_ext_R1_data;
  mem_64x37 mem_ext (
    .R0_addr (io_addrC),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .R1_addr (io_addrB),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_mem_ext_R1_data),
    .W0_addr (io_addrA),
    .W0_en   (io_writeEnableA),
    .W0_clk  (clock),
    .W0_data ({io_writeDataA_RAT_IDX, io_writeDataA_fetch_PC, io_writeDataA_row_valid})
  );
  assign io_readDataB_row_valid = _mem_ext_R1_data[0];
  assign io_readDataB_fetch_PC = _mem_ext_R1_data[32:1];
  assign io_readDataB_RAT_IDX = _mem_ext_R1_data[36:33];
  assign io_readDataC_fetch_PC = _mem_ext_R0_data[32:1];
endmodule

// VCS coverage exclude_file
module mem_64x2_0(
  input  [5:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [1:0] R0_data,
  input  [5:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [1:0] W0_data,
  input  [5:0] W1_addr,
  input        W1_en,
               W1_clk,
  input  [1:0] W1_data,
  input  [5:0] W2_addr,
  input        W2_en,
               W2_clk,
  input  [1:0] W2_data,
  input  [5:0] W3_addr,
  input        W3_en,
               W3_clk,
  input  [1:0] W3_data,
  input  [5:0] W4_addr,
  input        W4_en,
               W4_clk,
  input  [1:0] W4_data
);

  reg [1:0] Memory[0:63];
  reg       _R0_en_d0;
  reg [5:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
    if (W1_en & 1'h1)
      Memory[W1_addr] <= W1_data;
    if (W2_en & 1'h1)
      Memory[W2_addr] <= W2_data;
    if (W3_en & 1'h1)
      Memory[W3_addr] <= W3_data;
    if (W4_en & 1'h1)
      Memory[W4_addr] <= W4_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 2'bx;
endmodule

module ROB_WB_mem(
  input        clock,
  input  [5:0] io_addrA,
  input        io_writeDataA_busy,
               io_writeDataA_exception,
               io_writeEnableA,
  input  [5:0] io_addrB,
  input        io_writeDataB_busy,
               io_writeDataB_exception,
               io_writeEnableB,
  input  [5:0] io_addrC,
  input        io_writeDataC_busy,
               io_writeDataC_exception,
               io_writeEnableC,
  input  [5:0] io_addrD,
  input        io_writeDataD_busy,
               io_writeDataD_exception,
               io_writeEnableD,
  input  [5:0] io_addrE,
  input        io_writeDataE_busy,
               io_writeDataE_exception,
               io_writeEnableE,
  input  [5:0] io_addrG,
  output       io_readDataG_busy,
               io_readDataG_exception
);

  wire [1:0] _mem_ext_R0_data;
  mem_64x2_0 mem_ext (
    .R0_addr (io_addrG),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_addrE),
    .W0_en   (io_writeEnableE),
    .W0_clk  (clock),
    .W0_data ({io_writeDataE_exception, io_writeDataE_busy}),
    .W1_addr (io_addrD),
    .W1_en   (io_writeEnableD),
    .W1_clk  (clock),
    .W1_data ({io_writeDataD_exception, io_writeDataD_busy}),
    .W2_addr (io_addrC),
    .W2_en   (io_writeEnableC),
    .W2_clk  (clock),
    .W2_data ({io_writeDataC_exception, io_writeDataC_busy}),
    .W3_addr (io_addrB),
    .W3_en   (io_writeEnableB),
    .W3_clk  (clock),
    .W3_data ({io_writeDataB_exception, io_writeDataB_busy}),
    .W4_addr (io_addrA),
    .W4_en   (io_writeEnableA),
    .W4_clk  (clock),
    .W4_data ({io_writeDataA_exception, io_writeDataA_busy})
  );
  assign io_readDataG_busy = _mem_ext_R0_data[0];
  assign io_readDataG_exception = _mem_ext_R0_data[1];
endmodule

// VCS coverage exclude_file
module mem_64x4(
  input  [5:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [3:0] R0_data,
  input  [5:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [3:0] W0_data
);

  reg [3:0] Memory[0:63];
  reg       _R0_en_d0;
  reg [5:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 4'bx;
endmodule

module ROB_entry_mem(
  input        clock,
  input  [5:0] io_addrA,
  input        io_writeDataA_valid,
               io_writeDataA_is_branch,
               io_writeDataA_is_load,
               io_writeDataA_is_store,
               io_writeEnableA,
  input  [5:0] io_addrB,
  output       io_readDataB_valid,
               io_readDataB_is_load,
               io_readDataB_is_store
);

  wire [3:0] _mem_ext_R0_data;
  mem_64x4 mem_ext (
    .R0_addr (io_addrB),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_addrA),
    .W0_en   (io_writeEnableA),
    .W0_clk  (clock),
    .W0_data
      ({io_writeDataA_is_store,
        io_writeDataA_is_load,
        io_writeDataA_is_branch,
        io_writeDataA_valid})
  );
  assign io_readDataB_valid = _mem_ext_R0_data[0];
  assign io_readDataB_is_load = _mem_ext_R0_data[2];
  assign io_readDataB_is_store = _mem_ext_R0_data[3];
endmodule

module ROB(
  input         clock,
                reset,
  output        io_ROB_packet_ready,
  input         io_ROB_packet_valid,
  input  [31:0] io_ROB_packet_bits_fetch_PC,
  input         io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_0_IS_LOAD,
                io_ROB_packet_bits_decoded_instruction_0_IS_STORE,
                io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_1_IS_LOAD,
                io_ROB_packet_bits_decoded_instruction_1_IS_STORE,
                io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_2_IS_LOAD,
                io_ROB_packet_bits_decoded_instruction_2_IS_STORE,
                io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_3_IS_LOAD,
                io_ROB_packet_bits_decoded_instruction_3_IS_STORE,
                io_ROB_packet_bits_valid_bits_0,
                io_ROB_packet_bits_valid_bits_1,
                io_ROB_packet_bits_valid_bits_2,
                io_ROB_packet_bits_valid_bits_3,
  input  [3:0]  io_ROB_packet_bits_RAT_IDX,
  input         io_FU_outputs_0_valid,
  input  [5:0]  io_FU_outputs_0_bits_ROB_index,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  input         io_FU_outputs_1_valid,
  input  [5:0]  io_FU_outputs_1_bits_ROB_index,
  input  [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  input         io_FU_outputs_2_valid,
  input  [5:0]  io_FU_outputs_2_bits_ROB_index,
  input  [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  input         io_FU_outputs_3_valid,
  input  [5:0]  io_FU_outputs_3_bits_ROB_index,
  input  [1:0]  io_FU_outputs_3_bits_fetch_packet_index,
  output        io_ROB_output_valid,
  output [31:0] io_ROB_output_bits_fetch_PC,
  output [3:0]  io_ROB_output_bits_RAT_IDX,
                io_ROB_output_bits_ROB_index,
  output [5:0]  io_ROB_index,
  input  [5:0]  io_PC_file_exec_addr,
  output [5:0]  io_PC_file_exec_data
);

  wire        full;
  wire        _ROB_entry_banks_3_io_readDataB_valid;
  wire        _ROB_entry_banks_3_io_readDataB_is_load;
  wire        _ROB_entry_banks_3_io_readDataB_is_store;
  wire        _ROB_entry_banks_2_io_readDataB_valid;
  wire        _ROB_entry_banks_2_io_readDataB_is_load;
  wire        _ROB_entry_banks_2_io_readDataB_is_store;
  wire        _ROB_entry_banks_1_io_readDataB_valid;
  wire        _ROB_entry_banks_1_io_readDataB_is_load;
  wire        _ROB_entry_banks_1_io_readDataB_is_store;
  wire        _ROB_entry_banks_0_io_readDataB_valid;
  wire        _ROB_entry_banks_0_io_readDataB_is_load;
  wire        _ROB_entry_banks_0_io_readDataB_is_store;
  wire        _ROB_WB_banks_3_io_readDataG_busy;
  wire        _ROB_WB_banks_2_io_readDataG_busy;
  wire        _ROB_WB_banks_1_io_readDataG_busy;
  wire        _ROB_WB_banks_0_io_readDataG_busy;
  wire        _shared_mem_io_readDataB_row_valid;
  wire [31:0] _shared_mem_io_readDataC_fetch_PC;
  reg  [6:0]  front_pointer;
  reg  [6:0]  back_pointer;
  wire [5:0]  back_index = back_pointer[5:0];
  wire        allocate = io_ROB_packet_valid & ~full;
  wire        commit_row_complete_0 =
    _ROB_WB_banks_0_io_readDataG_busy & _ROB_entry_banks_0_io_readDataB_valid
    | ~_ROB_entry_banks_0_io_readDataB_valid | _ROB_entry_banks_0_io_readDataB_is_load
    | _ROB_entry_banks_0_io_readDataB_is_store;
  wire        commit_row_complete_1 =
    _ROB_WB_banks_1_io_readDataG_busy & _ROB_entry_banks_1_io_readDataB_valid
    | ~_ROB_entry_banks_1_io_readDataB_valid | _ROB_entry_banks_1_io_readDataB_is_load
    | _ROB_entry_banks_1_io_readDataB_is_store;
  wire        commit_row_complete_2 =
    _ROB_WB_banks_2_io_readDataG_busy & _ROB_entry_banks_2_io_readDataB_valid
    | ~_ROB_entry_banks_2_io_readDataB_valid | _ROB_entry_banks_2_io_readDataB_is_load
    | _ROB_entry_banks_2_io_readDataB_is_store;
  wire        commit_row_complete_3 =
    _ROB_WB_banks_3_io_readDataG_busy & _ROB_entry_banks_3_io_readDataB_valid
    | ~_ROB_entry_banks_3_io_readDataB_valid | _ROB_entry_banks_3_io_readDataB_is_load
    | _ROB_entry_banks_3_io_readDataB_is_store;
  wire        commit =
    _shared_mem_io_readDataB_row_valid & commit_row_complete_0 & commit_row_complete_1
    & commit_row_complete_2 & commit_row_complete_3;
  reg  [5:0]  io_ROB_output_bits_ROB_index_REG;
  wire [6:0]  _front_pointer_T_2 = front_pointer + 7'h1;
  wire [5:0]  front_index = commit ? _front_pointer_T_2[5:0] : front_pointer[5:0];
  assign full = front_pointer[5:0] == back_index & front_pointer != back_pointer;
  always @(posedge clock) begin
    if (reset) begin
      front_pointer <= 7'h0;
      back_pointer <= 7'h0;
    end
    else begin
      if (commit)
        front_pointer <= _front_pointer_T_2;
      else
        front_pointer <= front_pointer + {6'h0, commit};
      back_pointer <= back_pointer + {6'h0, allocate};
    end
    io_ROB_output_bits_ROB_index_REG <= front_index;
  end // always @(posedge)
  ROB_shared_mem shared_mem (
    .clock                   (clock),
    .io_addrA                (back_index),
    .io_writeDataA_row_valid (io_ROB_packet_valid),
    .io_writeDataA_fetch_PC  (io_ROB_packet_bits_fetch_PC),
    .io_writeDataA_RAT_IDX   (io_ROB_packet_bits_RAT_IDX),
    .io_writeEnableA         (allocate),
    .io_addrB                (front_index),
    .io_readDataB_row_valid  (_shared_mem_io_readDataB_row_valid),
    .io_readDataB_fetch_PC   (io_ROB_output_bits_fetch_PC),
    .io_readDataB_RAT_IDX    (io_ROB_output_bits_RAT_IDX),
    .io_addrC                (io_PC_file_exec_addr),
    .io_readDataC_fetch_PC   (_shared_mem_io_readDataC_fetch_PC)
  );
  ROB_WB_mem ROB_WB_banks_0 (
    .clock                   (clock),
    .io_addrA                (back_index),
    .io_writeDataA_busy      (1'h0),
    .io_writeDataA_exception (1'h0),
    .io_writeEnableA         (allocate),
    .io_addrB                (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy      (io_FU_outputs_0_valid),
    .io_writeDataB_exception (1'h0),
    .io_writeEnableB
      (io_FU_outputs_0_valid & io_FU_outputs_0_bits_fetch_packet_index == 2'h0),
    .io_addrC                (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy      (io_FU_outputs_1_valid),
    .io_writeDataC_exception (1'h0),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h0),
    .io_addrD                (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy      (io_FU_outputs_2_valid),
    .io_writeDataD_exception (1'h0),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h0),
    .io_addrE                (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy      (io_FU_outputs_3_valid),
    .io_writeDataE_exception (1'h0),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h0),
    .io_addrG                (front_index),
    .io_readDataG_busy       (_ROB_WB_banks_0_io_readDataG_busy),
    .io_readDataG_exception  (/* unused */)
  );
  ROB_WB_mem ROB_WB_banks_1 (
    .clock                   (clock),
    .io_addrA                (back_index),
    .io_writeDataA_busy      (1'h0),
    .io_writeDataA_exception (1'h0),
    .io_writeEnableA         (allocate),
    .io_addrB                (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy      (io_FU_outputs_0_valid),
    .io_writeDataB_exception (1'h0),
    .io_writeEnableB
      (io_FU_outputs_0_valid & io_FU_outputs_0_bits_fetch_packet_index == 2'h1),
    .io_addrC                (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy      (io_FU_outputs_1_valid),
    .io_writeDataC_exception (1'h0),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h1),
    .io_addrD                (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy      (io_FU_outputs_2_valid),
    .io_writeDataD_exception (1'h0),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h1),
    .io_addrE                (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy      (io_FU_outputs_3_valid),
    .io_writeDataE_exception (1'h0),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h1),
    .io_addrG                (front_index),
    .io_readDataG_busy       (_ROB_WB_banks_1_io_readDataG_busy),
    .io_readDataG_exception  (/* unused */)
  );
  ROB_WB_mem ROB_WB_banks_2 (
    .clock                   (clock),
    .io_addrA                (back_index),
    .io_writeDataA_busy      (1'h0),
    .io_writeDataA_exception (1'h0),
    .io_writeEnableA         (allocate),
    .io_addrB                (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy      (io_FU_outputs_0_valid),
    .io_writeDataB_exception (1'h0),
    .io_writeEnableB
      (io_FU_outputs_0_valid & io_FU_outputs_0_bits_fetch_packet_index == 2'h2),
    .io_addrC                (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy      (io_FU_outputs_1_valid),
    .io_writeDataC_exception (1'h0),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h2),
    .io_addrD                (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy      (io_FU_outputs_2_valid),
    .io_writeDataD_exception (1'h0),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h2),
    .io_addrE                (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy      (io_FU_outputs_3_valid),
    .io_writeDataE_exception (1'h0),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h2),
    .io_addrG                (front_index),
    .io_readDataG_busy       (_ROB_WB_banks_2_io_readDataG_busy),
    .io_readDataG_exception  (/* unused */)
  );
  ROB_WB_mem ROB_WB_banks_3 (
    .clock                   (clock),
    .io_addrA                (back_index),
    .io_writeDataA_busy      (1'h0),
    .io_writeDataA_exception (1'h0),
    .io_writeEnableA         (allocate),
    .io_addrB                (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy      (io_FU_outputs_0_valid),
    .io_writeDataB_exception (1'h0),
    .io_writeEnableB
      (io_FU_outputs_0_valid & (&io_FU_outputs_0_bits_fetch_packet_index)),
    .io_addrC                (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy      (io_FU_outputs_1_valid),
    .io_writeDataC_exception (1'h0),
    .io_writeEnableC
      (io_FU_outputs_1_valid & (&io_FU_outputs_1_bits_fetch_packet_index)),
    .io_addrD                (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy      (io_FU_outputs_2_valid),
    .io_writeDataD_exception (1'h0),
    .io_writeEnableD
      (io_FU_outputs_2_valid & (&io_FU_outputs_2_bits_fetch_packet_index)),
    .io_addrE                (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy      (io_FU_outputs_3_valid),
    .io_writeDataE_exception (1'h0),
    .io_writeEnableE
      (io_FU_outputs_3_valid & (&io_FU_outputs_3_bits_fetch_packet_index)),
    .io_addrG                (front_index),
    .io_readDataG_busy       (_ROB_WB_banks_3_io_readDataG_busy),
    .io_readDataG_exception  (/* unused */)
  );
  ROB_entry_mem ROB_entry_banks_0 (
    .clock                   (clock),
    .io_addrA                (back_index),
    .io_writeDataA_valid     (io_ROB_packet_bits_valid_bits_0),
    .io_writeDataA_is_branch (io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_writeDataA_is_load   (io_ROB_packet_bits_decoded_instruction_0_IS_LOAD),
    .io_writeDataA_is_store  (io_ROB_packet_bits_decoded_instruction_0_IS_STORE),
    .io_writeEnableA         (allocate),
    .io_addrB                (front_index),
    .io_readDataB_valid      (_ROB_entry_banks_0_io_readDataB_valid),
    .io_readDataB_is_load    (_ROB_entry_banks_0_io_readDataB_is_load),
    .io_readDataB_is_store   (_ROB_entry_banks_0_io_readDataB_is_store)
  );
  ROB_entry_mem ROB_entry_banks_1 (
    .clock                   (clock),
    .io_addrA                (back_index),
    .io_writeDataA_valid     (io_ROB_packet_bits_valid_bits_1),
    .io_writeDataA_is_branch (io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_writeDataA_is_load   (io_ROB_packet_bits_decoded_instruction_1_IS_LOAD),
    .io_writeDataA_is_store  (io_ROB_packet_bits_decoded_instruction_1_IS_STORE),
    .io_writeEnableA         (allocate),
    .io_addrB                (front_index),
    .io_readDataB_valid      (_ROB_entry_banks_1_io_readDataB_valid),
    .io_readDataB_is_load    (_ROB_entry_banks_1_io_readDataB_is_load),
    .io_readDataB_is_store   (_ROB_entry_banks_1_io_readDataB_is_store)
  );
  ROB_entry_mem ROB_entry_banks_2 (
    .clock                   (clock),
    .io_addrA                (back_index),
    .io_writeDataA_valid     (io_ROB_packet_bits_valid_bits_2),
    .io_writeDataA_is_branch (io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_writeDataA_is_load   (io_ROB_packet_bits_decoded_instruction_2_IS_LOAD),
    .io_writeDataA_is_store  (io_ROB_packet_bits_decoded_instruction_2_IS_STORE),
    .io_writeEnableA         (allocate),
    .io_addrB                (front_index),
    .io_readDataB_valid      (_ROB_entry_banks_2_io_readDataB_valid),
    .io_readDataB_is_load    (_ROB_entry_banks_2_io_readDataB_is_load),
    .io_readDataB_is_store   (_ROB_entry_banks_2_io_readDataB_is_store)
  );
  ROB_entry_mem ROB_entry_banks_3 (
    .clock                   (clock),
    .io_addrA                (back_index),
    .io_writeDataA_valid     (io_ROB_packet_bits_valid_bits_3),
    .io_writeDataA_is_branch (io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_writeDataA_is_load   (io_ROB_packet_bits_decoded_instruction_3_IS_LOAD),
    .io_writeDataA_is_store  (io_ROB_packet_bits_decoded_instruction_3_IS_STORE),
    .io_writeEnableA         (allocate),
    .io_addrB                (front_index),
    .io_readDataB_valid      (_ROB_entry_banks_3_io_readDataB_valid),
    .io_readDataB_is_load    (_ROB_entry_banks_3_io_readDataB_is_load),
    .io_readDataB_is_store   (_ROB_entry_banks_3_io_readDataB_is_store)
  );
  assign io_ROB_packet_ready = ~full;
  assign io_ROB_output_valid = commit;
  assign io_ROB_output_bits_ROB_index = io_ROB_output_bits_ROB_index_REG[3:0];
  assign io_ROB_index = back_index;
  assign io_PC_file_exec_data = _shared_mem_io_readDataC_fetch_PC[5:0];
endmodule

module BRU(
  input         io_FTQ_valid,
  input  [31:0] io_FTQ_fetch_PC,
                io_FTQ_predicted_PC,
  input         io_FTQ_T_NT,
  input  [2:0]  io_FTQ_br_type,
  input  [15:0] io_FTQ_GHR,
  input  [6:0]  io_FTQ_NEXT,
                io_FTQ_TOS,
  input  [31:0] io_FTQ_resolved_PC,
  input         io_ROB_output_valid,
  input  [31:0] io_ROB_output_bits_fetch_PC,
  input  [3:0]  io_ROB_output_bits_RAT_IDX,
                io_ROB_output_bits_ROB_index,
  output        io_commit_valid,
  output [31:0] io_commit_fetch_PC,
  output        io_commit_T_NT,
  output [5:0]  io_commit_ROB_index,
  output [2:0]  io_commit_br_type,
  output        io_commit_is_misprediction,
  output [31:0] io_commit_expected_PC,
  output [15:0] io_commit_GHR,
  output [6:0]  io_commit_TOS,
                io_commit_NEXT,
  output [3:0]  io_commit_RAT_IDX
);

  assign io_commit_valid = io_ROB_output_valid;
  assign io_commit_fetch_PC = io_FTQ_fetch_PC;
  assign io_commit_T_NT = io_FTQ_T_NT;
  assign io_commit_ROB_index = {2'h0, io_ROB_output_bits_ROB_index};
  assign io_commit_br_type = io_FTQ_br_type;
  assign io_commit_is_misprediction =
    io_FTQ_predicted_PC != io_FTQ_resolved_PC & io_ROB_output_valid
    & io_ROB_output_bits_fetch_PC == io_FTQ_fetch_PC & io_FTQ_valid;
  assign io_commit_expected_PC = io_FTQ_resolved_PC;
  assign io_commit_GHR = io_FTQ_GHR;
  assign io_commit_TOS = io_FTQ_TOS;
  assign io_commit_NEXT = io_FTQ_NEXT;
  assign io_commit_RAT_IDX = io_ROB_output_bits_RAT_IDX;
endmodule

module ChaosCore(
  input          clock,
                 reset,
  output         io_frontend_DRAM_resp_ready,
  input          io_frontend_DRAM_resp_valid,
  input  [255:0] io_frontend_DRAM_resp_bits_data,
  input          io_frontend_DRAM_request_ready,
  output         io_frontend_DRAM_request_valid,
  output [31:0]  io_frontend_DRAM_request_bits_addr,
                 io_frontend_DRAM_request_bits_wr_data,
  output         io_frontend_DRAM_request_bits_wr_en,
                 io_data_cache_response_ready,
  input          io_data_cache_response_valid,
  input  [31:0]  io_data_cache_response_bits_data,
  input          io_data_cache_request_ready,
  output         io_data_cache_request_valid,
  output [31:0]  io_data_cache_request_bits_addr,
                 io_data_cache_request_bits_wr_data,
  output         io_data_cache_request_bits_wr_en
);

  wire        _BRU_io_commit_valid;
  wire [31:0] _BRU_io_commit_fetch_PC;
  wire        _BRU_io_commit_T_NT;
  wire [5:0]  _BRU_io_commit_ROB_index;
  wire [2:0]  _BRU_io_commit_br_type;
  wire        _BRU_io_commit_is_misprediction;
  wire [31:0] _BRU_io_commit_expected_PC;
  wire [15:0] _BRU_io_commit_GHR;
  wire [6:0]  _BRU_io_commit_TOS;
  wire [6:0]  _BRU_io_commit_NEXT;
  wire [3:0]  _BRU_io_commit_RAT_IDX;
  wire        _ROB_io_ROB_packet_ready;
  wire        _ROB_io_ROB_output_valid;
  wire [31:0] _ROB_io_ROB_output_bits_fetch_PC;
  wire [3:0]  _ROB_io_ROB_output_bits_RAT_IDX;
  wire [3:0]  _ROB_io_ROB_output_bits_ROB_index;
  wire [5:0]  _ROB_io_ROB_index;
  wire [5:0]  _ROB_io_PC_file_exec_data;
  wire        _FTQ_io_predictions_ready;
  wire        _FTQ_io_FTQ_valid;
  wire [31:0] _FTQ_io_FTQ_fetch_PC;
  wire [31:0] _FTQ_io_FTQ_predicted_PC;
  wire        _FTQ_io_FTQ_T_NT;
  wire [2:0]  _FTQ_io_FTQ_br_type;
  wire [15:0] _FTQ_io_FTQ_GHR;
  wire [6:0]  _FTQ_io_FTQ_NEXT;
  wire [6:0]  _FTQ_io_FTQ_TOS;
  wire [31:0] _FTQ_io_FTQ_resolved_PC;
  wire [5:0]  _backend_io_PC_file_exec_addr;
  wire        _backend_io_FU_outputs_0_valid;
  wire [63:0] _backend_io_FU_outputs_0_bits_RD;
  wire        _backend_io_FU_outputs_0_bits_RD_valid;
  wire [31:0] _backend_io_FU_outputs_0_bits_instruction_PC;
  wire        _backend_io_FU_outputs_0_bits_branch_taken;
  wire [31:0] _backend_io_FU_outputs_0_bits_target_address;
  wire        _backend_io_FU_outputs_0_bits_branch_valid;
  wire [5:0]  _backend_io_FU_outputs_0_bits_ROB_index;
  wire [1:0]  _backend_io_FU_outputs_0_bits_fetch_packet_index;
  wire        _backend_io_FU_outputs_1_valid;
  wire [63:0] _backend_io_FU_outputs_1_bits_RD;
  wire        _backend_io_FU_outputs_1_bits_RD_valid;
  wire [5:0]  _backend_io_FU_outputs_1_bits_ROB_index;
  wire [1:0]  _backend_io_FU_outputs_1_bits_fetch_packet_index;
  wire        _backend_io_FU_outputs_2_valid;
  wire [63:0] _backend_io_FU_outputs_2_bits_RD;
  wire        _backend_io_FU_outputs_2_bits_RD_valid;
  wire [5:0]  _backend_io_FU_outputs_2_bits_ROB_index;
  wire [1:0]  _backend_io_FU_outputs_2_bits_fetch_packet_index;
  wire        _backend_io_FU_outputs_3_valid;
  wire [63:0] _backend_io_FU_outputs_3_bits_RD;
  wire        _backend_io_FU_outputs_3_bits_RD_valid;
  wire [5:0]  _backend_io_FU_outputs_3_bits_ROB_index;
  wire [1:0]  _backend_io_FU_outputs_3_bits_fetch_packet_index;
  wire        _frontend_io_predictions_valid;
  wire [31:0] _frontend_io_predictions_bits_fetch_PC;
  wire [31:0] _frontend_io_predictions_bits_predicted_PC;
  wire        _frontend_io_predictions_bits_T_NT;
  wire [2:0]  _frontend_io_predictions_bits_br_type;
  wire [15:0] _frontend_io_predictions_bits_GHR;
  wire [6:0]  _frontend_io_predictions_bits_NEXT;
  wire [6:0]  _frontend_io_predictions_bits_TOS;
  wire [31:0] _frontend_io_predictions_bits_resolved_PC;
  wire        _frontend_io_renamed_decoded_fetch_packet_valid;
  wire [31:0] _frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC;
  wire [5:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;
  wire [5:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid;
  wire [5:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid;
  wire [31:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM;
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3;
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index;
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType;
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE;
  wire [5:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid;
  wire [5:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid;
  wire [5:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid;
  wire [31:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM;
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3;
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index;
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType;
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE;
  wire [5:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid;
  wire [5:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid;
  wire [5:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid;
  wire [31:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM;
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3;
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index;
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType;
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE;
  wire [5:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid;
  wire [5:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid;
  wire [5:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid;
  wire [31:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM;
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3;
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index;
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType;
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3;
  wire [3:0]  _frontend_io_renamed_decoded_fetch_packet_bits_RAT_IDX;
  frontend frontend (
    .clock                                                                        (clock),
    .reset                                                                        (reset),
    .io_DRAM_resp_ready
      (io_frontend_DRAM_resp_ready),
    .io_DRAM_resp_valid
      (io_frontend_DRAM_resp_valid),
    .io_DRAM_resp_bits_data
      (io_frontend_DRAM_resp_bits_data),
    .io_DRAM_request_ready
      (io_frontend_DRAM_request_ready),
    .io_DRAM_request_valid
      (io_frontend_DRAM_request_valid),
    .io_DRAM_request_bits_addr
      (io_frontend_DRAM_request_bits_addr),
    .io_DRAM_request_bits_wr_data
      (io_frontend_DRAM_request_bits_wr_data),
    .io_commit_valid
      (_BRU_io_commit_valid),
    .io_commit_fetch_PC
      (_BRU_io_commit_fetch_PC),
    .io_commit_T_NT
      (_BRU_io_commit_T_NT),
    .io_commit_br_type
      (_BRU_io_commit_br_type),
    .io_commit_is_misprediction
      (_BRU_io_commit_is_misprediction),
    .io_commit_expected_PC
      (_BRU_io_commit_expected_PC),
    .io_commit_GHR
      (_BRU_io_commit_GHR),
    .io_commit_TOS
      (_BRU_io_commit_TOS),
    .io_commit_NEXT
      (_BRU_io_commit_NEXT),
    .io_commit_RAT_IDX
      (_BRU_io_commit_RAT_IDX),
    .io_predictions_ready
      (_FTQ_io_predictions_ready),
    .io_predictions_valid
      (_frontend_io_predictions_valid),
    .io_predictions_bits_fetch_PC
      (_frontend_io_predictions_bits_fetch_PC),
    .io_predictions_bits_predicted_PC
      (_frontend_io_predictions_bits_predicted_PC),
    .io_predictions_bits_T_NT
      (_frontend_io_predictions_bits_T_NT),
    .io_predictions_bits_br_type
      (_frontend_io_predictions_bits_br_type),
    .io_predictions_bits_GHR
      (_frontend_io_predictions_bits_GHR),
    .io_predictions_bits_NEXT
      (_frontend_io_predictions_bits_NEXT),
    .io_predictions_bits_TOS
      (_frontend_io_predictions_bits_TOS),
    .io_predictions_bits_resolved_PC
      (_frontend_io_predictions_bits_resolved_PC),
    .io_renamed_decoded_fetch_packet_ready
      (_ROB_io_ROB_packet_ready),
    .io_renamed_decoded_fetch_packet_valid
      (_frontend_io_renamed_decoded_fetch_packet_valid),
    .io_renamed_decoded_fetch_packet_bits_fetch_PC
      (_frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_0
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_1
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_2
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_3
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_renamed_decoded_fetch_packet_bits_RAT_IDX
      (_frontend_io_renamed_decoded_fetch_packet_bits_RAT_IDX),
    .io_FU_outputs_0_bits_RD
      (_backend_io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_valid
      (_backend_io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_1_bits_RD
      (_backend_io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_valid
      (_backend_io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_2_bits_RD
      (_backend_io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_valid
      (_backend_io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_3_bits_RD
      (_backend_io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_RD_valid
      (_backend_io_FU_outputs_3_bits_RD_valid)
  );
  backend backend (
    .clock                                                          (clock),
    .reset                                                          (reset),
    .io_data_cache_response_bits_data
      (io_data_cache_response_bits_data),
    .io_data_cache_request_valid
      (io_data_cache_request_valid),
    .io_data_cache_request_bits_addr
      (io_data_cache_request_bits_addr),
    .io_data_cache_request_bits_wr_data
      (io_data_cache_request_bits_wr_data),
    .io_data_cache_request_bits_wr_en
      (io_data_cache_request_bits_wr_en),
    .io_commit_valid
      (_BRU_io_commit_valid),
    .io_commit_ROB_index
      (_BRU_io_commit_ROB_index),
    .io_PC_file_exec_addr
      (_backend_io_PC_file_exec_addr),
    .io_PC_file_exec_data
      (_ROB_io_PC_file_exec_data),
    .io_backend_packet_bits_decoded_instruction_0_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_backend_packet_bits_decoded_instruction_0_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_backend_packet_bits_decoded_instruction_0_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_backend_packet_bits_decoded_instruction_0_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_backend_packet_bits_decoded_instruction_0_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_backend_packet_bits_decoded_instruction_0_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_backend_packet_bits_decoded_instruction_0_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_backend_packet_bits_decoded_instruction_0_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_backend_packet_bits_decoded_instruction_0_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_backend_packet_bits_decoded_instruction_0_ROB_index         (_ROB_io_ROB_index),
    .io_backend_packet_bits_decoded_instruction_0_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_backend_packet_bits_decoded_instruction_0_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_backend_packet_bits_decoded_instruction_0_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_backend_packet_bits_decoded_instruction_0_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_backend_packet_bits_decoded_instruction_0_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_backend_packet_bits_decoded_instruction_0_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_backend_packet_bits_decoded_instruction_0_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_backend_packet_bits_decoded_instruction_0_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_backend_packet_bits_decoded_instruction_0_IMMEDIATE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMMEDIATE),
    .io_backend_packet_bits_decoded_instruction_0_IS_LOAD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD),
    .io_backend_packet_bits_decoded_instruction_0_IS_STORE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE),
    .io_backend_packet_bits_decoded_instruction_1_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_backend_packet_bits_decoded_instruction_1_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_backend_packet_bits_decoded_instruction_1_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_backend_packet_bits_decoded_instruction_1_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_backend_packet_bits_decoded_instruction_1_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_backend_packet_bits_decoded_instruction_1_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_backend_packet_bits_decoded_instruction_1_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_backend_packet_bits_decoded_instruction_1_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_backend_packet_bits_decoded_instruction_1_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_backend_packet_bits_decoded_instruction_1_ROB_index         (_ROB_io_ROB_index),
    .io_backend_packet_bits_decoded_instruction_1_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_backend_packet_bits_decoded_instruction_1_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_backend_packet_bits_decoded_instruction_1_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_backend_packet_bits_decoded_instruction_1_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_backend_packet_bits_decoded_instruction_1_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_backend_packet_bits_decoded_instruction_1_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_backend_packet_bits_decoded_instruction_1_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_backend_packet_bits_decoded_instruction_1_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_backend_packet_bits_decoded_instruction_1_IMMEDIATE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMMEDIATE),
    .io_backend_packet_bits_decoded_instruction_1_IS_LOAD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD),
    .io_backend_packet_bits_decoded_instruction_1_IS_STORE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE),
    .io_backend_packet_bits_decoded_instruction_2_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_backend_packet_bits_decoded_instruction_2_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_backend_packet_bits_decoded_instruction_2_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_backend_packet_bits_decoded_instruction_2_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_backend_packet_bits_decoded_instruction_2_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_backend_packet_bits_decoded_instruction_2_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_backend_packet_bits_decoded_instruction_2_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_backend_packet_bits_decoded_instruction_2_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_backend_packet_bits_decoded_instruction_2_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_backend_packet_bits_decoded_instruction_2_ROB_index         (_ROB_io_ROB_index),
    .io_backend_packet_bits_decoded_instruction_2_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_backend_packet_bits_decoded_instruction_2_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_backend_packet_bits_decoded_instruction_2_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_backend_packet_bits_decoded_instruction_2_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_backend_packet_bits_decoded_instruction_2_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_backend_packet_bits_decoded_instruction_2_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_backend_packet_bits_decoded_instruction_2_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_backend_packet_bits_decoded_instruction_2_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_backend_packet_bits_decoded_instruction_2_IMMEDIATE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMMEDIATE),
    .io_backend_packet_bits_decoded_instruction_2_IS_LOAD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD),
    .io_backend_packet_bits_decoded_instruction_2_IS_STORE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE),
    .io_backend_packet_bits_decoded_instruction_3_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_backend_packet_bits_decoded_instruction_3_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_backend_packet_bits_decoded_instruction_3_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_backend_packet_bits_decoded_instruction_3_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_backend_packet_bits_decoded_instruction_3_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_backend_packet_bits_decoded_instruction_3_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_backend_packet_bits_decoded_instruction_3_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_backend_packet_bits_decoded_instruction_3_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_backend_packet_bits_decoded_instruction_3_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_backend_packet_bits_decoded_instruction_3_ROB_index         (_ROB_io_ROB_index),
    .io_backend_packet_bits_decoded_instruction_3_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_backend_packet_bits_decoded_instruction_3_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_backend_packet_bits_decoded_instruction_3_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_backend_packet_bits_decoded_instruction_3_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_backend_packet_bits_decoded_instruction_3_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_backend_packet_bits_decoded_instruction_3_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_backend_packet_bits_decoded_instruction_3_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_backend_packet_bits_decoded_instruction_3_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_backend_packet_bits_decoded_instruction_3_IMMEDIATE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMMEDIATE),
    .io_backend_packet_bits_decoded_instruction_3_IS_LOAD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD),
    .io_backend_packet_bits_decoded_instruction_3_IS_STORE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE),
    .io_backend_packet_bits_valid_bits_0
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_backend_packet_bits_valid_bits_1
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_backend_packet_bits_valid_bits_2
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_backend_packet_bits_valid_bits_3
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_FU_outputs_0_valid
      (_backend_io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_RD
      (_backend_io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_valid
      (_backend_io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_0_bits_instruction_PC
      (_backend_io_FU_outputs_0_bits_instruction_PC),
    .io_FU_outputs_0_bits_branch_taken
      (_backend_io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid
      (_backend_io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_ROB_index
      (_backend_io_FU_outputs_0_bits_ROB_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),
    .io_FU_outputs_1_valid
      (_backend_io_FU_outputs_1_valid),
    .io_FU_outputs_1_bits_RD
      (_backend_io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_valid
      (_backend_io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_1_bits_ROB_index
      (_backend_io_FU_outputs_1_bits_ROB_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (_backend_io_FU_outputs_1_bits_fetch_packet_index),
    .io_FU_outputs_2_valid
      (_backend_io_FU_outputs_2_valid),
    .io_FU_outputs_2_bits_RD
      (_backend_io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_valid
      (_backend_io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_2_bits_ROB_index
      (_backend_io_FU_outputs_2_bits_ROB_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (_backend_io_FU_outputs_2_bits_fetch_packet_index),
    .io_FU_outputs_3_valid
      (_backend_io_FU_outputs_3_valid),
    .io_FU_outputs_3_bits_RD
      (_backend_io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_RD_valid
      (_backend_io_FU_outputs_3_bits_RD_valid),
    .io_FU_outputs_3_bits_ROB_index
      (_backend_io_FU_outputs_3_bits_ROB_index),
    .io_FU_outputs_3_bits_fetch_packet_index
      (_backend_io_FU_outputs_3_bits_fetch_packet_index)
  );
  FTQ FTQ (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_FU_outputs_0_valid                   (_backend_io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_instruction_PC
      (_backend_io_FU_outputs_0_bits_instruction_PC),
    .io_FU_outputs_0_bits_branch_taken       (_backend_io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid       (_backend_io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),
    .io_predictions_ready                    (_FTQ_io_predictions_ready),
    .io_predictions_valid                    (_frontend_io_predictions_valid),
    .io_predictions_bits_fetch_PC            (_frontend_io_predictions_bits_fetch_PC),
    .io_predictions_bits_predicted_PC        (_frontend_io_predictions_bits_predicted_PC),
    .io_predictions_bits_T_NT                (_frontend_io_predictions_bits_T_NT),
    .io_predictions_bits_br_type             (_frontend_io_predictions_bits_br_type),
    .io_predictions_bits_GHR                 (_frontend_io_predictions_bits_GHR),
    .io_predictions_bits_NEXT                (_frontend_io_predictions_bits_NEXT),
    .io_predictions_bits_TOS                 (_frontend_io_predictions_bits_TOS),
    .io_predictions_bits_resolved_PC         (_frontend_io_predictions_bits_resolved_PC),
    .io_commit_fetch_PC                      (_BRU_io_commit_fetch_PC),
    .io_FTQ_valid                            (_FTQ_io_FTQ_valid),
    .io_FTQ_fetch_PC                         (_FTQ_io_FTQ_fetch_PC),
    .io_FTQ_predicted_PC                     (_FTQ_io_FTQ_predicted_PC),
    .io_FTQ_T_NT                             (_FTQ_io_FTQ_T_NT),
    .io_FTQ_br_type                          (_FTQ_io_FTQ_br_type),
    .io_FTQ_GHR                              (_FTQ_io_FTQ_GHR),
    .io_FTQ_NEXT                             (_FTQ_io_FTQ_NEXT),
    .io_FTQ_TOS                              (_FTQ_io_FTQ_TOS),
    .io_FTQ_resolved_PC                      (_FTQ_io_FTQ_resolved_PC)
  );
  ROB ROB (
    .clock                                                      (clock),
    .reset                                                      (reset),
    .io_ROB_packet_ready
      (_ROB_io_ROB_packet_ready),
    .io_ROB_packet_valid
      (_frontend_io_renamed_decoded_fetch_packet_valid),
    .io_ROB_packet_bits_fetch_PC
      (_frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_ROB_packet_bits_decoded_instruction_0_IS_LOAD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_LOAD),
    .io_ROB_packet_bits_decoded_instruction_0_IS_STORE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_STORE),
    .io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_ROB_packet_bits_decoded_instruction_1_IS_LOAD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_LOAD),
    .io_ROB_packet_bits_decoded_instruction_1_IS_STORE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_STORE),
    .io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_ROB_packet_bits_decoded_instruction_2_IS_LOAD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_LOAD),
    .io_ROB_packet_bits_decoded_instruction_2_IS_STORE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_STORE),
    .io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_ROB_packet_bits_decoded_instruction_3_IS_LOAD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_LOAD),
    .io_ROB_packet_bits_decoded_instruction_3_IS_STORE
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_STORE),
    .io_ROB_packet_bits_valid_bits_0
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_ROB_packet_bits_valid_bits_1
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_ROB_packet_bits_valid_bits_2
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_ROB_packet_bits_valid_bits_3
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_ROB_packet_bits_RAT_IDX
      (_frontend_io_renamed_decoded_fetch_packet_bits_RAT_IDX),
    .io_FU_outputs_0_valid
      (_backend_io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_ROB_index
      (_backend_io_FU_outputs_0_bits_ROB_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),
    .io_FU_outputs_1_valid
      (_backend_io_FU_outputs_1_valid),
    .io_FU_outputs_1_bits_ROB_index
      (_backend_io_FU_outputs_1_bits_ROB_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (_backend_io_FU_outputs_1_bits_fetch_packet_index),
    .io_FU_outputs_2_valid
      (_backend_io_FU_outputs_2_valid),
    .io_FU_outputs_2_bits_ROB_index
      (_backend_io_FU_outputs_2_bits_ROB_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (_backend_io_FU_outputs_2_bits_fetch_packet_index),
    .io_FU_outputs_3_valid
      (_backend_io_FU_outputs_3_valid),
    .io_FU_outputs_3_bits_ROB_index
      (_backend_io_FU_outputs_3_bits_ROB_index),
    .io_FU_outputs_3_bits_fetch_packet_index
      (_backend_io_FU_outputs_3_bits_fetch_packet_index),
    .io_ROB_output_valid
      (_ROB_io_ROB_output_valid),
    .io_ROB_output_bits_fetch_PC
      (_ROB_io_ROB_output_bits_fetch_PC),
    .io_ROB_output_bits_RAT_IDX
      (_ROB_io_ROB_output_bits_RAT_IDX),
    .io_ROB_output_bits_ROB_index
      (_ROB_io_ROB_output_bits_ROB_index),
    .io_ROB_index                                               (_ROB_io_ROB_index),
    .io_PC_file_exec_addr
      (_backend_io_PC_file_exec_addr),
    .io_PC_file_exec_data
      (_ROB_io_PC_file_exec_data)
  );
  BRU BRU (
    .io_FTQ_valid                 (_FTQ_io_FTQ_valid),
    .io_FTQ_fetch_PC              (_FTQ_io_FTQ_fetch_PC),
    .io_FTQ_predicted_PC          (_FTQ_io_FTQ_predicted_PC),
    .io_FTQ_T_NT                  (_FTQ_io_FTQ_T_NT),
    .io_FTQ_br_type               (_FTQ_io_FTQ_br_type),
    .io_FTQ_GHR                   (_FTQ_io_FTQ_GHR),
    .io_FTQ_NEXT                  (_FTQ_io_FTQ_NEXT),
    .io_FTQ_TOS                   (_FTQ_io_FTQ_TOS),
    .io_FTQ_resolved_PC           (_FTQ_io_FTQ_resolved_PC),
    .io_ROB_output_valid          (_ROB_io_ROB_output_valid),
    .io_ROB_output_bits_fetch_PC  (_ROB_io_ROB_output_bits_fetch_PC),
    .io_ROB_output_bits_RAT_IDX   (_ROB_io_ROB_output_bits_RAT_IDX),
    .io_ROB_output_bits_ROB_index (_ROB_io_ROB_output_bits_ROB_index),
    .io_commit_valid              (_BRU_io_commit_valid),
    .io_commit_fetch_PC           (_BRU_io_commit_fetch_PC),
    .io_commit_T_NT               (_BRU_io_commit_T_NT),
    .io_commit_ROB_index          (_BRU_io_commit_ROB_index),
    .io_commit_br_type            (_BRU_io_commit_br_type),
    .io_commit_is_misprediction   (_BRU_io_commit_is_misprediction),
    .io_commit_expected_PC        (_BRU_io_commit_expected_PC),
    .io_commit_GHR                (_BRU_io_commit_GHR),
    .io_commit_TOS                (_BRU_io_commit_TOS),
    .io_commit_NEXT               (_BRU_io_commit_NEXT),
    .io_commit_RAT_IDX            (_BRU_io_commit_RAT_IDX)
  );
  assign io_frontend_DRAM_request_bits_wr_en = 1'h0;
  assign io_data_cache_response_ready = 1'h1;
endmodule

