
*** Running vivado
    with args -log floating_point_addition.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source floating_point_addition.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source floating_point_addition.tcl -notrace
Command: open_checkpoint {/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files/xilinx vivado files.runs/impl_1/floating_point_addition.dcp}
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1606.766 ; gain = 0.000 ; free physical = 2655 ; free virtual = 9943
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1672.516 ; gain = 0.000 ; free physical = 2556 ; free virtual = 9850
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1676.516 ; gain = 402.781 ; free physical = 2556 ; free virtual = 9850
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1789.109 ; gain = 92.750 ; free physical = 2525 ; free virtual = 9818

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f216d389

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2284.961 ; gain = 495.852 ; free physical = 2112 ; free virtual = 9400

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 53 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: db2f9ce6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2627.848 ; gain = 56.027 ; free physical = 1824 ; free virtual = 9117
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: db2f9ce6

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2627.848 ; gain = 56.027 ; free physical = 1824 ; free virtual = 9117
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11d2deccc

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2627.848 ; gain = 56.027 ; free physical = 1824 ; free virtual = 9117
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11d2deccc

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2659.863 ; gain = 88.043 ; free physical = 1824 ; free virtual = 9117
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 172c5e783

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2659.863 ; gain = 88.043 ; free physical = 1824 ; free virtual = 9117
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 172c5e783

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2659.863 ; gain = 88.043 ; free physical = 1824 ; free virtual = 9117
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.863 ; gain = 0.000 ; free physical = 1824 ; free virtual = 9117
Ending Logic Optimization Task | Checksum: 172c5e783

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2659.863 ; gain = 88.043 ; free physical = 1824 ; free virtual = 9117

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 172c5e783

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2659.863 ; gain = 0.000 ; free physical = 1824 ; free virtual = 9117

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 172c5e783

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.863 ; gain = 0.000 ; free physical = 1824 ; free virtual = 9117

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.863 ; gain = 0.000 ; free physical = 1824 ; free virtual = 9117
Ending Netlist Obfuscation Task | Checksum: 172c5e783

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.863 ; gain = 0.000 ; free physical = 1824 ; free virtual = 9117
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2659.863 ; gain = 983.348 ; free physical = 1824 ; free virtual = 9117
INFO: [runtcl-4] Executing : report_drc -file floating_point_addition_drc_opted.rpt -pb floating_point_addition_drc_opted.pb -rpx floating_point_addition_drc_opted.rpx
Command: report_drc -file floating_point_addition_drc_opted.rpt -pb floating_point_addition_drc_opted.pb -rpx floating_point_addition_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/students/vivado/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files/xilinx vivado files.runs/impl_1/floating_point_addition_drc_opted.rpt.
report_drc completed successfully
INFO: [Common 17-1381] The checkpoint '/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files/xilinx vivado files.runs/impl_1/floating_point_addition_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1830 ; free virtual = 9121
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 90400b5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1830 ; free virtual = 9121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1830 ; free virtual = 9121

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 96c2fb6b

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1816 ; free virtual = 9107

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1063cb707

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1820 ; free virtual = 9109

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1063cb707

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1820 ; free virtual = 9109
Phase 1 Placer Initialization | Checksum: 1063cb707

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1820 ; free virtual = 9109

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1063cb707

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1820 ; free virtual = 9109

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1063cb707

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1820 ; free virtual = 9109

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1063cb707

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1820 ; free virtual = 9109

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: dbd74d03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1872 ; free virtual = 9162
Phase 2 Global Placement | Checksum: dbd74d03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1872 ; free virtual = 9162

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dbd74d03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1872 ; free virtual = 9162

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 118c599d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1873 ; free virtual = 9162

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c5469ad9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1872 ; free virtual = 9162

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c5469ad9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1872 ; free virtual = 9162

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 131ef2d62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1865 ; free virtual = 9154

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 131ef2d62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1865 ; free virtual = 9154

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 131ef2d62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1865 ; free virtual = 9154
Phase 3 Detail Placement | Checksum: 131ef2d62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1865 ; free virtual = 9154

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 131ef2d62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1865 ; free virtual = 9154

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 131ef2d62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1865 ; free virtual = 9154

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 131ef2d62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1865 ; free virtual = 9154
Phase 4.3 Placer Reporting | Checksum: 131ef2d62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1865 ; free virtual = 9154

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1865 ; free virtual = 9154

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1865 ; free virtual = 9154
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 131ef2d62

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1865 ; free virtual = 9154
Ending Placer Task | Checksum: 1102196d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1865 ; free virtual = 9154
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file floating_point_addition_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1856 ; free virtual = 9145
INFO: [runtcl-4] Executing : report_utilization -file floating_point_addition_utilization_placed.rpt -pb floating_point_addition_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file floating_point_addition_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1839 ; free virtual = 9128
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2699.883 ; gain = 0.000 ; free physical = 1827 ; free virtual = 9117
INFO: [Common 17-1381] The checkpoint '/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files/xilinx vivado files.runs/impl_1/floating_point_addition_placed.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7fe18b75 ConstDB: 0 ShapeSum: 90400b5d RouteDB: 0
Post Restoration Checksum: NetGraph: 9974d45a | NumContArr: af31bc8f | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 161b0e696

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2738.773 ; gain = 25.980 ; free physical = 1748 ; free virtual = 9037

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 161b0e696

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2768.773 ; gain = 55.980 ; free physical = 1721 ; free virtual = 9010

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 161b0e696

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2768.773 ; gain = 55.980 ; free physical = 1721 ; free virtual = 9010
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 317
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 317
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a0ec0e21

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2777.773 ; gain = 64.980 ; free physical = 1709 ; free virtual = 8998

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a0ec0e21

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2777.773 ; gain = 64.980 ; free physical = 1709 ; free virtual = 8998
Phase 3 Initial Routing | Checksum: 12f142cfe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2777.773 ; gain = 64.980 ; free physical = 1708 ; free virtual = 8997

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: c8f887ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2777.773 ; gain = 64.980 ; free physical = 1708 ; free virtual = 8997
Phase 4 Rip-up And Reroute | Checksum: c8f887ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2777.773 ; gain = 64.980 ; free physical = 1708 ; free virtual = 8997

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: c8f887ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2777.773 ; gain = 64.980 ; free physical = 1708 ; free virtual = 8997

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: c8f887ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2777.773 ; gain = 64.980 ; free physical = 1708 ; free virtual = 8997
Phase 6 Post Hold Fix | Checksum: c8f887ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2777.773 ; gain = 64.980 ; free physical = 1708 ; free virtual = 8997

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.320099 %
  Global Horizontal Routing Utilization  = 0.253254 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: c8f887ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2777.773 ; gain = 64.980 ; free physical = 1708 ; free virtual = 8997

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c8f887ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2779.773 ; gain = 66.980 ; free physical = 1708 ; free virtual = 8997

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1507847a6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2779.773 ; gain = 66.980 ; free physical = 1708 ; free virtual = 8997
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 18ebf977e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2779.773 ; gain = 66.980 ; free physical = 1708 ; free virtual = 8997

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2779.773 ; gain = 66.980 ; free physical = 1708 ; free virtual = 8997

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2779.773 ; gain = 79.891 ; free physical = 1708 ; free virtual = 8997
INFO: [runtcl-4] Executing : report_drc -file floating_point_addition_drc_routed.rpt -pb floating_point_addition_drc_routed.pb -rpx floating_point_addition_drc_routed.rpx
Command: report_drc -file floating_point_addition_drc_routed.rpt -pb floating_point_addition_drc_routed.pb -rpx floating_point_addition_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files/xilinx vivado files.runs/impl_1/floating_point_addition_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file floating_point_addition_methodology_drc_routed.rpt -pb floating_point_addition_methodology_drc_routed.pb -rpx floating_point_addition_methodology_drc_routed.rpx
Command: report_methodology -file floating_point_addition_methodology_drc_routed.rpt -pb floating_point_addition_methodology_drc_routed.pb -rpx floating_point_addition_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files/xilinx vivado files.runs/impl_1/floating_point_addition_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file floating_point_addition_power_routed.rpt -pb floating_point_addition_power_summary_routed.pb -rpx floating_point_addition_power_routed.rpx
Command: report_power -file floating_point_addition_power_routed.rpt -pb floating_point_addition_power_summary_routed.pb -rpx floating_point_addition_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
65 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file floating_point_addition_route_status.rpt -pb floating_point_addition_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file floating_point_addition_timing_summary_routed.rpt -pb floating_point_addition_timing_summary_routed.pb -rpx floating_point_addition_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file floating_point_addition_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file floating_point_addition_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file floating_point_addition_bus_skew_routed.rpt -pb floating_point_addition_bus_skew_routed.pb -rpx floating_point_addition_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2927.305 ; gain = 0.000 ; free physical = 1549 ; free virtual = 8839
INFO: [Common 17-1381] The checkpoint '/home/students/Documents/Digital_Design_of_Floating_Point_Unit_Arithmetics/xilinx vivado files/xilinx vivado files.runs/impl_1/floating_point_addition_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 18:54:56 2025...
