#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jan 16 16:40:55 2024
# Process ID: 17772
# Current directory: C:/Users/Paula/Downloads/mezclador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17768 C:\Users\Paula\Downloads\mezclador\mezclador.xpr
# Log file: C:/Users/Paula/Downloads/mezclador/vivado.log
# Journal file: C:/Users/Paula/Downloads/mezclador\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/Paula/Downloads/mezclador/mezclador.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
set_property -dict [list CONFIG.RESET_POLARITY {ACTIVE_HIGH}] [get_bd_cells sim_clk_gen_0]
set_property -dict [list CONFIG.FREQ_HZ {36000000}] [get_bd_cells sim_clk_gen_0]
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins clk_wiz_0/reset]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {36} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {576.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {192.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {52.000} CONFIG.USE_LOCKED {false} CONFIG.CLKIN1_JITTER_PS {277.77} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKIN1_PERIOD {27.778} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.000} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.MMCM_CLKOUT2_DIVIDE {22} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {129.300} CONFIG.CLKOUT1_PHASE_ERROR {173.591} CONFIG.CLKOUT2_JITTER {151.084} CONFIG.CLKOUT2_PHASE_ERROR {173.591} CONFIG.CLKOUT3_JITTER {193.692} CONFIG.CLKOUT3_PHASE_ERROR {173.591}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out1]
endgroup
set_property name clk_576 [get_bd_ports clk_out1_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out2]
endgroup
set_property name clk_192 [get_bd_ports clk_out2_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out3]
endgroup
set_property name clk_52 [get_bd_ports clk_out3_0]
regenerate_bd_layout
delete_bd_objs [get_bd_ports clk]
connect_bd_net [get_bd_pins mult_gen_0/CLK] [get_bd_pins clk_wiz_0/clk_out1]
regenerate_bd_layout
set_property location {797 52} [get_bd_ports clk_576]
save_bd_design
generate_target all [get_files  C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_dds_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbip_dsp48_macro_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_mult_gen_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_mult_gen_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_sim_clk_gen_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_dds_compiler_0_0_synth_1 design_1_xbip_dsp48_macro_0_1_synth_1 design_1_mult_gen_0_0_synth_1 design_1_mult_gen_0_1_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_sim_clk_gen_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files -ipstatic_source_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/questa} {riviera=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files -ipstatic_source_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/questa} {riviera=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/Paula/Downloads/mezclador/tb_mezclador_behav.wcfg
source tb_mezclador.tcl
run 1000 us
save_wave_config {C:/Users/Paula/Downloads/mezclador/tb_mezclador_behav.wcfg}
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
