# LogDes_proj
2017-2 Digital logic design final project
