<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS_Pipeline.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CPU_Pipeline.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU_Pipeline.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU_Pipeline.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CPU_Pipeline.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU_Pipeline.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CPU_Pipeline.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU_Pipeline.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CPU_Pipeline.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CPU_Pipeline.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CPU_Pipeline.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_Pipeline.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CPU_Pipeline.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU_Pipeline.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU_Pipeline.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CPU_Pipeline.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CPU_Pipeline.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CPU_Pipeline.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="CPU_Pipeline.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CPU_Pipeline.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU_Pipeline.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_Pipeline_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CPU_Pipeline_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CPU_Pipeline_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CPU_Pipeline_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CPU_Pipeline_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CPU_Pipeline_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_Pipeline_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_Pipeline_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CPU_Pipeline_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CPU_Pipeline_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_Pipeline_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_Pipeline_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CPU_Pipeline_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CPU_Pipeline_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_Pipeline_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cpu_pipeline.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="cpu_pipeline.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="cpu_pipeline.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tbpipeline.fdo"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1437294328" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-2203567130568123074" xil_pn:start_ts="1437293345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1437294332" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1437294332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437363595" xil_pn:in_ck="8274793506400111164" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1437363595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="src/ALU.v"/>
      <outfile xil_pn:name="src/CPU_Pipeline.v"/>
      <outfile xil_pn:name="src/Control.v"/>
      <outfile xil_pn:name="src/DataMemory.v"/>
      <outfile xil_pn:name="src/EXMEMReg.v"/>
      <outfile xil_pn:name="src/ForwardControl.v"/>
      <outfile xil_pn:name="src/IDEXReg.v"/>
      <outfile xil_pn:name="src/IFIDReg.v"/>
      <outfile xil_pn:name="src/MEMWBReg.v"/>
      <outfile xil_pn:name="src/Peripheral.v"/>
      <outfile xil_pn:name="src/RiskControl.v"/>
      <outfile xil_pn:name="src/debounce.v"/>
      <outfile xil_pn:name="src/regfile.v"/>
      <outfile xil_pn:name="src/rom.v"/>
      <outfile xil_pn:name="tbpipeline.v"/>
    </transform>
    <transform xil_pn:end_ts="1437294332" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7469289372418519485" xil_pn:start_ts="1437294332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437294332" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5706823083868883969" xil_pn:start_ts="1437294332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437294332" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5206721948174784897" xil_pn:start_ts="1437294332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437363595" xil_pn:in_ck="8274793506400111164" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1437363595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="src/ALU.v"/>
      <outfile xil_pn:name="src/CPU_Pipeline.v"/>
      <outfile xil_pn:name="src/Control.v"/>
      <outfile xil_pn:name="src/DataMemory.v"/>
      <outfile xil_pn:name="src/EXMEMReg.v"/>
      <outfile xil_pn:name="src/ForwardControl.v"/>
      <outfile xil_pn:name="src/IDEXReg.v"/>
      <outfile xil_pn:name="src/IFIDReg.v"/>
      <outfile xil_pn:name="src/MEMWBReg.v"/>
      <outfile xil_pn:name="src/Peripheral.v"/>
      <outfile xil_pn:name="src/RiskControl.v"/>
      <outfile xil_pn:name="src/debounce.v"/>
      <outfile xil_pn:name="src/regfile.v"/>
      <outfile xil_pn:name="src/rom.v"/>
      <outfile xil_pn:name="tbpipeline.v"/>
    </transform>
    <transform xil_pn:end_ts="1437363597" xil_pn:in_ck="8274793506400111164" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="5418583846023243621" xil_pn:start_ts="1437363595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="tbpipeline.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1437232548" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1437232548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437232548" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4074013836772910" xil_pn:start_ts="1437232548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437232548" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5206721948174784897" xil_pn:start_ts="1437232548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437232548" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1437232548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437232548" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8003635465391371052" xil_pn:start_ts="1437232548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437232548" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1437232548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437232548" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6466668416103240821" xil_pn:start_ts="1437232548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437363941" xil_pn:in_ck="-1145949237579994004" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4317417039829033008" xil_pn:start_ts="1437363716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_Pipeline.lso"/>
      <outfile xil_pn:name="CPU_Pipeline.ngc"/>
      <outfile xil_pn:name="CPU_Pipeline.ngr"/>
      <outfile xil_pn:name="CPU_Pipeline.prj"/>
      <outfile xil_pn:name="CPU_Pipeline.stx"/>
      <outfile xil_pn:name="CPU_Pipeline.syr"/>
      <outfile xil_pn:name="CPU_Pipeline.xst"/>
      <outfile xil_pn:name="CPU_Pipeline_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1437232691" xil_pn:in_ck="3717317330993716032" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8849406878961362815" xil_pn:start_ts="1437232691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437363950" xil_pn:in_ck="3349753497857636675" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3227337307125026018" xil_pn:start_ts="1437363941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_Pipeline.bld"/>
      <outfile xil_pn:name="CPU_Pipeline.ngd"/>
      <outfile xil_pn:name="CPU_Pipeline_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1437364061" xil_pn:in_ck="-773099734083947580" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1437363950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_Pipeline.pcf"/>
      <outfile xil_pn:name="CPU_Pipeline_map.map"/>
      <outfile xil_pn:name="CPU_Pipeline_map.mrp"/>
      <outfile xil_pn:name="CPU_Pipeline_map.ncd"/>
      <outfile xil_pn:name="CPU_Pipeline_map.ngm"/>
      <outfile xil_pn:name="CPU_Pipeline_map.xrpt"/>
      <outfile xil_pn:name="CPU_Pipeline_summary.xml"/>
      <outfile xil_pn:name="CPU_Pipeline_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1437364155" xil_pn:in_ck="-6863141534116504739" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1437364061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_Pipeline.ncd"/>
      <outfile xil_pn:name="CPU_Pipeline.pad"/>
      <outfile xil_pn:name="CPU_Pipeline.par"/>
      <outfile xil_pn:name="CPU_Pipeline.ptwx"/>
      <outfile xil_pn:name="CPU_Pipeline.unroutes"/>
      <outfile xil_pn:name="CPU_Pipeline.xpi"/>
      <outfile xil_pn:name="CPU_Pipeline_pad.csv"/>
      <outfile xil_pn:name="CPU_Pipeline_pad.txt"/>
      <outfile xil_pn:name="CPU_Pipeline_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1437364387" xil_pn:in_ck="7396994529223339520" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1437364332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_Pipeline.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="cpu_pipeline.bgn"/>
      <outfile xil_pn:name="cpu_pipeline.bit"/>
      <outfile xil_pn:name="cpu_pipeline.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1437364155" xil_pn:in_ck="8487948744628177216" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1437364144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_Pipeline.twr"/>
      <outfile xil_pn:name="CPU_Pipeline.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
