-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Fri Dec 26 23:14:41 2025
-- Host        : DESKTOP-JSM332P running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_Canny_accel_0_0_sim_netlist.vhdl
-- Design      : design_1_Canny_accel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel_AXILiteS_s_axi is
  port (
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \int_high_threshold_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_low_threshold_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pre_process211_U0_ap_start : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    start_once_reg : in STD_LOGIC;
    start_for_xFCannyEdgeDetector_U0_full_n : in STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    post_process_U0_ap_ready : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel_AXILiteS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel_AXILiteS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_2 : STD_LOGIC;
  signal int_ap_done_i_2_n_2 : STD_LOGIC;
  signal int_ap_done_i_3_n_2 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_2 : STD_LOGIC;
  signal int_auto_restart : STD_LOGIC;
  signal int_auto_restart_i_1_n_2 : STD_LOGIC;
  signal int_gie_i_1_n_2 : STD_LOGIC;
  signal int_gie_i_2_n_2 : STD_LOGIC;
  signal int_gie_reg_n_2 : STD_LOGIC;
  signal int_high_threshold0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_high_threshold[7]_i_1_n_2\ : STD_LOGIC;
  signal \^int_high_threshold_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ier[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_2\ : STD_LOGIC;
  signal \int_ier_reg_n_2_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr_reg_n_2_[0]\ : STD_LOGIC;
  signal int_low_threshold0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_low_threshold[7]_i_1_n_2\ : STD_LOGIC;
  signal \int_low_threshold[7]_i_3_n_2\ : STD_LOGIC;
  signal \^int_low_threshold_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^pre_process211_u0_ap_start\ : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \rdata[0]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_2\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC;
  signal \^s_axi_axilites_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s_axi_axilites_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_high_threshold[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_high_threshold[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_high_threshold[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_high_threshold[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_high_threshold[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_high_threshold[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_high_threshold[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_high_threshold[7]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_low_threshold[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_low_threshold[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_low_threshold[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_low_threshold[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_low_threshold[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_low_threshold[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_low_threshold[6]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_low_threshold[7]_i_2\ : label is "soft_lutpair1";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  \int_high_threshold_reg[7]_0\(7 downto 0) <= \^int_high_threshold_reg[7]_0\(7 downto 0);
  \int_low_threshold_reg[7]_0\(7 downto 0) <= \^int_low_threshold_reg[7]_0\(7 downto 0);
  pre_process211_U0_ap_start <= \^pre_process211_u0_ap_start\;
  s_axi_AXILiteS_BVALID <= \^s_axi_axilites_bvalid\;
  s_axi_AXILiteS_RDATA(7 downto 0) <= \^s_axi_axilites_rdata\(7 downto 0);
  s_axi_AXILiteS_RVALID <= \^s_axi_axilites_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F727"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => \^s_axi_axilites_rvalid\,
      I3 => s_axi_AXILiteS_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_2\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \^s_axi_axilites_rvalid\,
      I1 => s_axi_AXILiteS_RREADY,
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[2]_i_1_n_2\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_2\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_2\,
      Q => \^s_axi_axilites_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_AXILiteS_AWVALID,
      I3 => s_axi_AXILiteS_BREADY,
      I4 => \^s_axi_axilites_bvalid\,
      O => \FSM_onehot_wstate[1]_i_2_n_2\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_AXILiteS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_AXILiteS_AWVALID,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_2\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_AXILiteS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => \^s_axi_axilites_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_2\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_2\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_2\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_2\,
      Q => \^s_axi_axilites_bvalid\,
      R => ap_rst_n_inv
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFF0000"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => int_ap_done_i_2_n_2,
      I3 => int_ap_done_i_3_n_2,
      I4 => post_process_U0_ap_ready,
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_2
    );
int_ap_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(2),
      O => int_ap_done_i_2_n_2
    );
int_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      O => int_ap_done_i_3_n_2
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_2,
      Q => int_ap_done,
      R => ap_rst_n_inv
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => ap_rst_n_inv
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => int_ap_ready,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => int_auto_restart,
      I1 => Q(0),
      I2 => int_ap_start3_out,
      I3 => \^pre_process211_u0_ap_start\,
      O => int_ap_start_i_1_n_2
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \int_low_threshold[7]_i_3_n_2\,
      I4 => s_axi_AXILiteS_WSTRB(0),
      I5 => \waddr_reg_n_2_[3]\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_2,
      Q => \^pre_process211_u0_ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => \waddr_reg_n_2_[3]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_2\,
      I4 => int_auto_restart,
      O => int_auto_restart_i_1_n_2
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_2,
      Q => int_auto_restart,
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_2_[3]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => int_gie_i_2_n_2,
      I4 => int_gie_reg_n_2,
      O => int_gie_i_1_n_2
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \waddr_reg_n_2_[4]\,
      I1 => \waddr_reg_n_2_[2]\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_2_[0]\,
      I5 => \waddr_reg_n_2_[1]\,
      O => int_gie_i_2_n_2
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_2,
      Q => int_gie_reg_n_2,
      R => ap_rst_n_inv
    );
\int_high_threshold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_high_threshold_reg[7]_0\(0),
      O => int_high_threshold0(0)
    );
\int_high_threshold[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_high_threshold_reg[7]_0\(1),
      O => int_high_threshold0(1)
    );
\int_high_threshold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_high_threshold_reg[7]_0\(2),
      O => int_high_threshold0(2)
    );
\int_high_threshold[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_high_threshold_reg[7]_0\(3),
      O => int_high_threshold0(3)
    );
\int_high_threshold[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_high_threshold_reg[7]_0\(4),
      O => int_high_threshold0(4)
    );
\int_high_threshold[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_high_threshold_reg[7]_0\(5),
      O => int_high_threshold0(5)
    );
\int_high_threshold[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_high_threshold_reg[7]_0\(6),
      O => int_high_threshold0(6)
    );
\int_high_threshold[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \int_low_threshold[7]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[4]\,
      I3 => \waddr_reg_n_2_[2]\,
      O => \int_high_threshold[7]_i_1_n_2\
    );
\int_high_threshold[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_high_threshold_reg[7]_0\(7),
      O => int_high_threshold0(7)
    );
\int_high_threshold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_threshold[7]_i_1_n_2\,
      D => int_high_threshold0(0),
      Q => \^int_high_threshold_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\int_high_threshold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_threshold[7]_i_1_n_2\,
      D => int_high_threshold0(1),
      Q => \^int_high_threshold_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\int_high_threshold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_threshold[7]_i_1_n_2\,
      D => int_high_threshold0(2),
      Q => \^int_high_threshold_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\int_high_threshold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_threshold[7]_i_1_n_2\,
      D => int_high_threshold0(3),
      Q => \^int_high_threshold_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\int_high_threshold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_threshold[7]_i_1_n_2\,
      D => int_high_threshold0(4),
      Q => \^int_high_threshold_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\int_high_threshold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_threshold[7]_i_1_n_2\,
      D => int_high_threshold0(5),
      Q => \^int_high_threshold_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\int_high_threshold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_threshold[7]_i_1_n_2\,
      D => int_high_threshold0(6),
      Q => \^int_high_threshold_reg[7]_0\(6),
      R => ap_rst_n_inv
    );
\int_high_threshold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_threshold[7]_i_1_n_2\,
      D => int_high_threshold0(7),
      Q => \^int_high_threshold_reg[7]_0\(7),
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_2_[3]\,
      I3 => \int_ier[1]_i_2_n_2\,
      I4 => \int_ier_reg_n_2_[0]\,
      O => \int_ier[0]_i_1_n_2\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_2_[3]\,
      I3 => \int_ier[1]_i_2_n_2\,
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_2\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_2_[4]\,
      I1 => \waddr_reg_n_2_[2]\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_2_[0]\,
      I5 => \waddr_reg_n_2_[1]\,
      O => \int_ier[1]_i_2_n_2\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_2\,
      Q => \int_ier_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_2\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_2_[0]\,
      I3 => post_process_U0_ap_ready,
      I4 => \int_isr_reg_n_2_[0]\,
      O => \int_isr[0]_i_1_n_2\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(0),
      I1 => \waddr_reg_n_2_[3]\,
      I2 => \int_low_threshold[7]_i_3_n_2\,
      I3 => \waddr_reg_n_2_[2]\,
      I4 => \waddr_reg_n_2_[4]\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => Q(0),
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_2\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_2\,
      Q => \int_isr_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_2\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
\int_low_threshold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_low_threshold_reg[7]_0\(0),
      O => int_low_threshold0(0)
    );
\int_low_threshold[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_low_threshold_reg[7]_0\(1),
      O => int_low_threshold0(1)
    );
\int_low_threshold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_low_threshold_reg[7]_0\(2),
      O => int_low_threshold0(2)
    );
\int_low_threshold[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_low_threshold_reg[7]_0\(3),
      O => int_low_threshold0(3)
    );
\int_low_threshold[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_low_threshold_reg[7]_0\(4),
      O => int_low_threshold0(4)
    );
\int_low_threshold[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_low_threshold_reg[7]_0\(5),
      O => int_low_threshold0(5)
    );
\int_low_threshold[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_low_threshold_reg[7]_0\(6),
      O => int_low_threshold0(6)
    );
\int_low_threshold[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \int_low_threshold[7]_i_3_n_2\,
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \waddr_reg_n_2_[3]\,
      O => \int_low_threshold[7]_i_1_n_2\
    );
\int_low_threshold[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_low_threshold_reg[7]_0\(7),
      O => int_low_threshold0(7)
    );
\int_low_threshold[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \waddr_reg_n_2_[1]\,
      I1 => \waddr_reg_n_2_[0]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_AXILiteS_WVALID,
      O => \int_low_threshold[7]_i_3_n_2\
    );
\int_low_threshold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_threshold[7]_i_1_n_2\,
      D => int_low_threshold0(0),
      Q => \^int_low_threshold_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\int_low_threshold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_threshold[7]_i_1_n_2\,
      D => int_low_threshold0(1),
      Q => \^int_low_threshold_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\int_low_threshold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_threshold[7]_i_1_n_2\,
      D => int_low_threshold0(2),
      Q => \^int_low_threshold_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\int_low_threshold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_threshold[7]_i_1_n_2\,
      D => int_low_threshold0(3),
      Q => \^int_low_threshold_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\int_low_threshold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_threshold[7]_i_1_n_2\,
      D => int_low_threshold0(4),
      Q => \^int_low_threshold_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\int_low_threshold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_threshold[7]_i_1_n_2\,
      D => int_low_threshold0(5),
      Q => \^int_low_threshold_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\int_low_threshold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_threshold[7]_i_1_n_2\,
      D => int_low_threshold0(6),
      Q => \^int_low_threshold_reg[7]_0\(6),
      R => ap_rst_n_inv
    );
\int_low_threshold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_threshold[7]_i_1_n_2\,
      D => int_low_threshold0(7),
      Q => \^int_low_threshold_reg[7]_0\(7),
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_2_[0]\,
      I1 => p_1_in,
      I2 => int_gie_reg_n_2,
      O => interrupt
    );
\mOutPtr[1]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^pre_process211_u0_ap_start\,
      I1 => start_once_reg,
      I2 => start_for_xFCannyEdgeDetector_U0_full_n,
      O => int_ap_start_reg_0
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000F0CCF0AAF0"
    )
        port map (
      I0 => \^int_low_threshold_reg[7]_0\(0),
      I1 => \^int_high_threshold_reg[7]_0\(0),
      I2 => \rdata[0]_i_2_n_2\,
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[0]_i_1_n_2\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_ier_reg_n_2_[0]\,
      I1 => \int_isr_reg_n_2_[0]\,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^pre_process211_u0_ap_start\,
      I5 => int_gie_reg_n_2,
      O => \rdata[0]_i_2_n_2\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF50401000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => \^int_low_threshold_reg[7]_0\(1),
      I4 => \^int_high_threshold_reg[7]_0\(1),
      I5 => \rdata[1]_i_2_n_2\,
      O => \rdata[1]_i_1_n_2\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400540504000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => p_1_in,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => p_0_in,
      I5 => int_ap_done,
      O => \rdata[1]_i_2_n_2\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0AF0000C0A0"
    )
        port map (
      I0 => \^int_low_threshold_reg[7]_0\(2),
      I1 => \^int_high_threshold_reg[7]_0\(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => int_ap_idle,
      O => \rdata[2]_i_1_n_2\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0AF0000C0A0"
    )
        port map (
      I0 => \^int_low_threshold_reg[7]_0\(3),
      I1 => \^int_high_threshold_reg[7]_0\(3),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => int_ap_ready,
      O => \rdata[3]_i_1_n_2\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => rdata(4),
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => \^s_axi_axilites_rdata\(4),
      O => \rdata[4]_i_1_n_2\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008C000000800000"
    )
        port map (
      I0 => \^int_high_threshold_reg[7]_0\(4),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => int_ap_done_i_3_n_2,
      I5 => \^int_low_threshold_reg[7]_0\(4),
      O => rdata(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => rdata(5),
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => \^s_axi_axilites_rdata\(5),
      O => \rdata[5]_i_1_n_2\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008C000000800000"
    )
        port map (
      I0 => \^int_high_threshold_reg[7]_0\(5),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => int_ap_done_i_3_n_2,
      I5 => \^int_low_threshold_reg[7]_0\(5),
      O => rdata(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => rdata(6),
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => \^s_axi_axilites_rdata\(6),
      O => \rdata[6]_i_1_n_2\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008C000000800000"
    )
        port map (
      I0 => \^int_high_threshold_reg[7]_0\(6),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => int_ap_done_i_3_n_2,
      I5 => \^int_low_threshold_reg[7]_0\(6),
      O => rdata(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      O => \rdata[7]_i_1_n_2\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      O => ar_hs
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0AF0000C0A0"
    )
        port map (
      I0 => \^int_low_threshold_reg[7]_0\(7),
      I1 => \^int_high_threshold_reg[7]_0\(7),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => int_auto_restart,
      O => \rdata[7]_i_3_n_2\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_2\,
      Q => \^s_axi_axilites_rdata\(0),
      R => \rdata[7]_i_1_n_2\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_2\,
      Q => \^s_axi_axilites_rdata\(1),
      R => \rdata[7]_i_1_n_2\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_2\,
      Q => \^s_axi_axilites_rdata\(2),
      R => \rdata[7]_i_1_n_2\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_2\,
      Q => \^s_axi_axilites_rdata\(3),
      R => \rdata[7]_i_1_n_2\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[4]_i_1_n_2\,
      Q => \^s_axi_axilites_rdata\(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[5]_i_1_n_2\,
      Q => \^s_axi_axilites_rdata\(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[6]_i_1_n_2\,
      Q => \^s_axi_axilites_rdata\(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_3_n_2\,
      Q => \^s_axi_axilites_rdata\(7),
      R => \rdata[7]_i_1_n_2\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_2_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_2_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_2_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_2_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_2_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg is
  port (
    if_din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg is
  signal \SRL_SIG_reg[0]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_5\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(0),
      I1 => \SRL_SIG_reg[0]_4\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(0)
    );
\SRL_SIG[0][15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(10),
      I1 => \SRL_SIG_reg[0]_4\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(10)
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(1),
      I1 => \SRL_SIG_reg[0]_4\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(1)
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(2),
      I1 => \SRL_SIG_reg[0]_4\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(3),
      I1 => \SRL_SIG_reg[0]_4\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(4),
      I1 => \SRL_SIG_reg[0]_4\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(5),
      I1 => \SRL_SIG_reg[0]_4\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(6),
      I1 => \SRL_SIG_reg[0]_4\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(7),
      I1 => \SRL_SIG_reg[0]_4\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(8),
      I1 => \SRL_SIG_reg[0]_4\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(9),
      I1 => \SRL_SIG_reg[0]_4\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(0),
      Q => \SRL_SIG_reg[0]_4\(0),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(10),
      Q => \SRL_SIG_reg[0]_4\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(1),
      Q => \SRL_SIG_reg[0]_4\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(2),
      Q => \SRL_SIG_reg[0]_4\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(3),
      Q => \SRL_SIG_reg[0]_4\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(4),
      Q => \SRL_SIG_reg[0]_4\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(5),
      Q => \SRL_SIG_reg[0]_4\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(6),
      Q => \SRL_SIG_reg[0]_4\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(7),
      Q => \SRL_SIG_reg[0]_4\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(8),
      Q => \SRL_SIG_reg[0]_4\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(9),
      Q => \SRL_SIG_reg[0]_4\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(0),
      Q => \SRL_SIG_reg[1]_5\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(15),
      Q => \SRL_SIG_reg[1]_5\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(1),
      Q => \SRL_SIG_reg[1]_5\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(2),
      Q => \SRL_SIG_reg[1]_5\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(3),
      Q => \SRL_SIG_reg[1]_5\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(4),
      Q => \SRL_SIG_reg[1]_5\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(5),
      Q => \SRL_SIG_reg[1]_5\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(6),
      Q => \SRL_SIG_reg[1]_5\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(7),
      Q => \SRL_SIG_reg[1]_5\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(8),
      Q => \SRL_SIG_reg[1]_5\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(9),
      Q => \SRL_SIG_reg[1]_5\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_26 is
  port (
    grady2_mat_V_V_dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    xFDuplicate_rows_U0_p_src_mat1_V_V_read : in STD_LOGIC;
    \tmp_V_19_reg_364_reg[0]\ : in STD_LOGIC;
    \tmp_V_19_reg_364_reg[0]_0\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_26 : entity is "fifo_w16_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_26 is
  signal \SRL_SIG_reg[0]_12\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \SRL_SIG_reg[1]_13\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_12\(0),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_12\(14),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_12\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_12\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_12\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_12\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_12\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_12\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_12\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_12\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_12\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(0),
      Q => \SRL_SIG_reg[1]_13\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(14),
      Q => \SRL_SIG_reg[1]_13\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(1),
      Q => \SRL_SIG_reg[1]_13\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(2),
      Q => \SRL_SIG_reg[1]_13\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(3),
      Q => \SRL_SIG_reg[1]_13\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(4),
      Q => \SRL_SIG_reg[1]_13\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(5),
      Q => \SRL_SIG_reg[1]_13\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(6),
      Q => \SRL_SIG_reg[1]_13\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(7),
      Q => \SRL_SIG_reg[1]_13\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(8),
      Q => \SRL_SIG_reg[1]_13\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(9),
      Q => \SRL_SIG_reg[1]_13\(9),
      R => '0'
    );
\tmp_V_19_reg_364[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(0),
      I1 => \SRL_SIG_reg[0]_12\(0),
      I2 => \tmp_V_19_reg_364_reg[0]\,
      I3 => \tmp_V_19_reg_364_reg[0]_0\,
      O => grady2_mat_V_V_dout(0)
    );
\tmp_V_19_reg_364[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(10),
      I1 => \SRL_SIG_reg[0]_12\(14),
      I2 => \tmp_V_19_reg_364_reg[0]\,
      I3 => \tmp_V_19_reg_364_reg[0]_0\,
      O => grady2_mat_V_V_dout(10)
    );
\tmp_V_19_reg_364[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(1),
      I1 => \SRL_SIG_reg[0]_12\(1),
      I2 => \tmp_V_19_reg_364_reg[0]\,
      I3 => \tmp_V_19_reg_364_reg[0]_0\,
      O => grady2_mat_V_V_dout(1)
    );
\tmp_V_19_reg_364[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(2),
      I1 => \SRL_SIG_reg[0]_12\(2),
      I2 => \tmp_V_19_reg_364_reg[0]\,
      I3 => \tmp_V_19_reg_364_reg[0]_0\,
      O => grady2_mat_V_V_dout(2)
    );
\tmp_V_19_reg_364[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(3),
      I1 => \SRL_SIG_reg[0]_12\(3),
      I2 => \tmp_V_19_reg_364_reg[0]\,
      I3 => \tmp_V_19_reg_364_reg[0]_0\,
      O => grady2_mat_V_V_dout(3)
    );
\tmp_V_19_reg_364[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(4),
      I1 => \SRL_SIG_reg[0]_12\(4),
      I2 => \tmp_V_19_reg_364_reg[0]\,
      I3 => \tmp_V_19_reg_364_reg[0]_0\,
      O => grady2_mat_V_V_dout(4)
    );
\tmp_V_19_reg_364[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(5),
      I1 => \SRL_SIG_reg[0]_12\(5),
      I2 => \tmp_V_19_reg_364_reg[0]\,
      I3 => \tmp_V_19_reg_364_reg[0]_0\,
      O => grady2_mat_V_V_dout(5)
    );
\tmp_V_19_reg_364[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(6),
      I1 => \SRL_SIG_reg[0]_12\(6),
      I2 => \tmp_V_19_reg_364_reg[0]\,
      I3 => \tmp_V_19_reg_364_reg[0]_0\,
      O => grady2_mat_V_V_dout(6)
    );
\tmp_V_19_reg_364[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(7),
      I1 => \SRL_SIG_reg[0]_12\(7),
      I2 => \tmp_V_19_reg_364_reg[0]\,
      I3 => \tmp_V_19_reg_364_reg[0]_0\,
      O => grady2_mat_V_V_dout(7)
    );
\tmp_V_19_reg_364[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(8),
      I1 => \SRL_SIG_reg[0]_12\(8),
      I2 => \tmp_V_19_reg_364_reg[0]\,
      I3 => \tmp_V_19_reg_364_reg[0]_0\,
      O => grady2_mat_V_V_dout(8)
    );
\tmp_V_19_reg_364[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_13\(9),
      I1 => \SRL_SIG_reg[0]_12\(9),
      I2 => \tmp_V_19_reg_364_reg[0]\,
      I3 => \tmp_V_19_reg_364_reg[0]_0\,
      O => grady2_mat_V_V_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_src2_V_V_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    xFDuplicate_rows_U0_p_src_mat1_V_V_read : in STD_LOGIC;
    \tmp_V_13_reg_232_reg[15]\ : in STD_LOGIC;
    \tmp_V_13_reg_232_reg[15]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_27 : entity is "fifo_w16_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_27 is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^srl_sig_reg[0][15]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SRL_SIG_reg[0]_10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_11\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \SRL_SIG_reg[0][15]_0\(9 downto 0) <= \^srl_sig_reg[0][15]_0\(9 downto 0);
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(0),
      Q => \SRL_SIG_reg[0]_10\(0),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(10),
      Q => \^srl_sig_reg[0][15]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(1),
      Q => \^srl_sig_reg[0][15]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(2),
      Q => \^srl_sig_reg[0][15]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(3),
      Q => \^srl_sig_reg[0][15]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(4),
      Q => \^srl_sig_reg[0][15]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(5),
      Q => \^srl_sig_reg[0][15]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(6),
      Q => \^srl_sig_reg[0][15]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(7),
      Q => \^srl_sig_reg[0][15]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(8),
      Q => \^srl_sig_reg[0][15]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(9),
      Q => \^srl_sig_reg[0][15]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(0),
      Q => \SRL_SIG_reg[1]_11\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\tmp_V_13_reg_232[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(0),
      I1 => \SRL_SIG_reg[0]_10\(0),
      I2 => \tmp_V_13_reg_232_reg[15]\,
      I3 => \tmp_V_13_reg_232_reg[15]_0\,
      O => D(0)
    );
\tmp_V_13_reg_232[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^srl_sig_reg[0][15]_0\(9),
      I2 => \tmp_V_13_reg_232_reg[15]\,
      I3 => \tmp_V_13_reg_232_reg[15]_0\,
      O => D(10)
    );
\tmp_V_13_reg_232[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[0][15]_0\(0),
      I2 => \tmp_V_13_reg_232_reg[15]\,
      I3 => \tmp_V_13_reg_232_reg[15]_0\,
      O => D(1)
    );
\tmp_V_13_reg_232[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][15]_0\(1),
      I2 => \tmp_V_13_reg_232_reg[15]\,
      I3 => \tmp_V_13_reg_232_reg[15]_0\,
      O => D(2)
    );
\tmp_V_13_reg_232[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[0][15]_0\(2),
      I2 => \tmp_V_13_reg_232_reg[15]\,
      I3 => \tmp_V_13_reg_232_reg[15]_0\,
      O => D(3)
    );
\tmp_V_13_reg_232[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][15]_0\(3),
      I2 => \tmp_V_13_reg_232_reg[15]\,
      I3 => \tmp_V_13_reg_232_reg[15]_0\,
      O => D(4)
    );
\tmp_V_13_reg_232[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[0][15]_0\(4),
      I2 => \tmp_V_13_reg_232_reg[15]\,
      I3 => \tmp_V_13_reg_232_reg[15]_0\,
      O => D(5)
    );
\tmp_V_13_reg_232[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][15]_0\(5),
      I2 => \tmp_V_13_reg_232_reg[15]\,
      I3 => \tmp_V_13_reg_232_reg[15]_0\,
      O => D(6)
    );
\tmp_V_13_reg_232[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^srl_sig_reg[0][15]_0\(6),
      I2 => \tmp_V_13_reg_232_reg[15]\,
      I3 => \tmp_V_13_reg_232_reg[15]_0\,
      O => D(7)
    );
\tmp_V_13_reg_232[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[0][15]_0\(7),
      I2 => \tmp_V_13_reg_232_reg[15]\,
      I3 => \tmp_V_13_reg_232_reg[15]_0\,
      O => D(8)
    );
\tmp_V_13_reg_232[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^srl_sig_reg[0][15]_0\(8),
      I2 => \tmp_V_13_reg_232_reg[15]\,
      I3 => \tmp_V_13_reg_232_reg[15]_0\,
      O => D(9)
    );
\tmp_s_reg_243[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_11\(0),
      I1 => \SRL_SIG_reg[0]_10\(0),
      I2 => \tmp_V_13_reg_232_reg[15]\,
      I3 => \tmp_V_13_reg_232_reg[15]_0\,
      O => p_src2_V_V_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_28 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_28 : entity is "fifo_w16_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_28 is
  signal \SRL_SIG_reg[0]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_3\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(0),
      I1 => \SRL_SIG_reg[0]_2\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(0)
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(10),
      I1 => \SRL_SIG_reg[0]_2\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(10)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(1),
      I1 => \SRL_SIG_reg[0]_2\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(1)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(2),
      I1 => \SRL_SIG_reg[0]_2\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(2)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(3),
      I1 => \SRL_SIG_reg[0]_2\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(4),
      I1 => \SRL_SIG_reg[0]_2\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(4)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(5),
      I1 => \SRL_SIG_reg[0]_2\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(6),
      I1 => \SRL_SIG_reg[0]_2\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(7),
      I1 => \SRL_SIG_reg[0]_2\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(8),
      I1 => \SRL_SIG_reg[0]_2\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(9),
      I1 => \SRL_SIG_reg[0]_2\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => if_din(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(0),
      Q => \SRL_SIG_reg[0]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(10),
      Q => \SRL_SIG_reg[0]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(1),
      Q => \SRL_SIG_reg[0]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(2),
      Q => \SRL_SIG_reg[0]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(3),
      Q => \SRL_SIG_reg[0]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(4),
      Q => \SRL_SIG_reg[0]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(5),
      Q => \SRL_SIG_reg[0]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(6),
      Q => \SRL_SIG_reg[0]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(7),
      Q => \SRL_SIG_reg[0]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(8),
      Q => \SRL_SIG_reg[0]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(9),
      Q => \SRL_SIG_reg[0]_2\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(0),
      Q => \SRL_SIG_reg[1]_3\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(15),
      Q => \SRL_SIG_reg[1]_3\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(1),
      Q => \SRL_SIG_reg[1]_3\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(2),
      Q => \SRL_SIG_reg[1]_3\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(3),
      Q => \SRL_SIG_reg[1]_3\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(4),
      Q => \SRL_SIG_reg[1]_3\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(5),
      Q => \SRL_SIG_reg[1]_3\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(6),
      Q => \SRL_SIG_reg[1]_3\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(7),
      Q => \SRL_SIG_reg[1]_3\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(8),
      Q => \SRL_SIG_reg[1]_3\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_2\(9),
      Q => \SRL_SIG_reg[1]_3\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_29 is
  port (
    gradx2_mat_V_V_dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    xFDuplicate_rows_U0_p_src_mat1_V_V_read : in STD_LOGIC;
    \tmp_V_18_reg_357_reg[0]\ : in STD_LOGIC;
    \tmp_V_18_reg_357_reg[0]_0\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_29 : entity is "fifo_w16_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_29 is
  signal \SRL_SIG_reg[0]_8\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \SRL_SIG_reg[1]_9\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_8\(0),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_8\(14),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_8\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_8\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_8\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_8\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_8\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_8\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_8\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_8\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_8\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(0),
      Q => \SRL_SIG_reg[1]_9\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(14),
      Q => \SRL_SIG_reg[1]_9\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(1),
      Q => \SRL_SIG_reg[1]_9\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(2),
      Q => \SRL_SIG_reg[1]_9\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(3),
      Q => \SRL_SIG_reg[1]_9\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(4),
      Q => \SRL_SIG_reg[1]_9\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(5),
      Q => \SRL_SIG_reg[1]_9\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(6),
      Q => \SRL_SIG_reg[1]_9\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(7),
      Q => \SRL_SIG_reg[1]_9\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(8),
      Q => \SRL_SIG_reg[1]_9\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(9),
      Q => \SRL_SIG_reg[1]_9\(9),
      R => '0'
    );
\tmp_V_18_reg_357[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(0),
      I1 => \SRL_SIG_reg[0]_8\(0),
      I2 => \tmp_V_18_reg_357_reg[0]\,
      I3 => \tmp_V_18_reg_357_reg[0]_0\,
      O => gradx2_mat_V_V_dout(0)
    );
\tmp_V_18_reg_357[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(10),
      I1 => \SRL_SIG_reg[0]_8\(14),
      I2 => \tmp_V_18_reg_357_reg[0]\,
      I3 => \tmp_V_18_reg_357_reg[0]_0\,
      O => gradx2_mat_V_V_dout(10)
    );
\tmp_V_18_reg_357[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(1),
      I1 => \SRL_SIG_reg[0]_8\(1),
      I2 => \tmp_V_18_reg_357_reg[0]\,
      I3 => \tmp_V_18_reg_357_reg[0]_0\,
      O => gradx2_mat_V_V_dout(1)
    );
\tmp_V_18_reg_357[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(2),
      I1 => \SRL_SIG_reg[0]_8\(2),
      I2 => \tmp_V_18_reg_357_reg[0]\,
      I3 => \tmp_V_18_reg_357_reg[0]_0\,
      O => gradx2_mat_V_V_dout(2)
    );
\tmp_V_18_reg_357[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(3),
      I1 => \SRL_SIG_reg[0]_8\(3),
      I2 => \tmp_V_18_reg_357_reg[0]\,
      I3 => \tmp_V_18_reg_357_reg[0]_0\,
      O => gradx2_mat_V_V_dout(3)
    );
\tmp_V_18_reg_357[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(4),
      I1 => \SRL_SIG_reg[0]_8\(4),
      I2 => \tmp_V_18_reg_357_reg[0]\,
      I3 => \tmp_V_18_reg_357_reg[0]_0\,
      O => gradx2_mat_V_V_dout(4)
    );
\tmp_V_18_reg_357[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(5),
      I1 => \SRL_SIG_reg[0]_8\(5),
      I2 => \tmp_V_18_reg_357_reg[0]\,
      I3 => \tmp_V_18_reg_357_reg[0]_0\,
      O => gradx2_mat_V_V_dout(5)
    );
\tmp_V_18_reg_357[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(6),
      I1 => \SRL_SIG_reg[0]_8\(6),
      I2 => \tmp_V_18_reg_357_reg[0]\,
      I3 => \tmp_V_18_reg_357_reg[0]_0\,
      O => gradx2_mat_V_V_dout(6)
    );
\tmp_V_18_reg_357[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(7),
      I1 => \SRL_SIG_reg[0]_8\(7),
      I2 => \tmp_V_18_reg_357_reg[0]\,
      I3 => \tmp_V_18_reg_357_reg[0]_0\,
      O => gradx2_mat_V_V_dout(7)
    );
\tmp_V_18_reg_357[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(8),
      I1 => \SRL_SIG_reg[0]_8\(8),
      I2 => \tmp_V_18_reg_357_reg[0]\,
      I3 => \tmp_V_18_reg_357_reg[0]_0\,
      O => gradx2_mat_V_V_dout(8)
    );
\tmp_V_18_reg_357[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_9\(9),
      I1 => \SRL_SIG_reg[0]_8\(9),
      I2 => \tmp_V_18_reg_357_reg[0]\,
      I3 => \tmp_V_18_reg_357_reg[0]_0\,
      O => gradx2_mat_V_V_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_src1_V_V_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    xFDuplicate_rows_U0_p_src_mat1_V_V_read : in STD_LOGIC;
    \tmp_V_12_reg_226_reg[15]\ : in STD_LOGIC;
    \tmp_V_12_reg_226_reg[15]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_30 : entity is "fifo_w16_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_30 is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^srl_sig_reg[0][15]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SRL_SIG_reg[0]_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \SRL_SIG_reg[0][15]_0\(9 downto 0) <= \^srl_sig_reg[0][15]_0\(9 downto 0);
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(0),
      Q => \SRL_SIG_reg[0]_6\(0),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(10),
      Q => \^srl_sig_reg[0][15]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(1),
      Q => \^srl_sig_reg[0][15]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(2),
      Q => \^srl_sig_reg[0][15]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(3),
      Q => \^srl_sig_reg[0][15]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(4),
      Q => \^srl_sig_reg[0][15]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(5),
      Q => \^srl_sig_reg[0][15]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(6),
      Q => \^srl_sig_reg[0][15]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(7),
      Q => \^srl_sig_reg[0][15]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(8),
      Q => \^srl_sig_reg[0][15]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_1\(9),
      Q => \^srl_sig_reg[0][15]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_6\(0),
      Q => \SRL_SIG_reg[1]_7\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][15]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\tmp_22_reg_238[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(0),
      I1 => \SRL_SIG_reg[0]_6\(0),
      I2 => \tmp_V_12_reg_226_reg[15]\,
      I3 => \tmp_V_12_reg_226_reg[15]_0\,
      O => p_src1_V_V_dout(0)
    );
\tmp_V_12_reg_226[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(0),
      I1 => \SRL_SIG_reg[0]_6\(0),
      I2 => \tmp_V_12_reg_226_reg[15]\,
      I3 => \tmp_V_12_reg_226_reg[15]_0\,
      O => D(0)
    );
\tmp_V_12_reg_226[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^srl_sig_reg[0][15]_0\(9),
      I2 => \tmp_V_12_reg_226_reg[15]\,
      I3 => \tmp_V_12_reg_226_reg[15]_0\,
      O => D(10)
    );
\tmp_V_12_reg_226[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[0][15]_0\(0),
      I2 => \tmp_V_12_reg_226_reg[15]\,
      I3 => \tmp_V_12_reg_226_reg[15]_0\,
      O => D(1)
    );
\tmp_V_12_reg_226[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][15]_0\(1),
      I2 => \tmp_V_12_reg_226_reg[15]\,
      I3 => \tmp_V_12_reg_226_reg[15]_0\,
      O => D(2)
    );
\tmp_V_12_reg_226[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[0][15]_0\(2),
      I2 => \tmp_V_12_reg_226_reg[15]\,
      I3 => \tmp_V_12_reg_226_reg[15]_0\,
      O => D(3)
    );
\tmp_V_12_reg_226[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][15]_0\(3),
      I2 => \tmp_V_12_reg_226_reg[15]\,
      I3 => \tmp_V_12_reg_226_reg[15]_0\,
      O => D(4)
    );
\tmp_V_12_reg_226[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[0][15]_0\(4),
      I2 => \tmp_V_12_reg_226_reg[15]\,
      I3 => \tmp_V_12_reg_226_reg[15]_0\,
      O => D(5)
    );
\tmp_V_12_reg_226[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][15]_0\(5),
      I2 => \tmp_V_12_reg_226_reg[15]\,
      I3 => \tmp_V_12_reg_226_reg[15]_0\,
      O => D(6)
    );
\tmp_V_12_reg_226[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^srl_sig_reg[0][15]_0\(6),
      I2 => \tmp_V_12_reg_226_reg[15]\,
      I3 => \tmp_V_12_reg_226_reg[15]_0\,
      O => D(7)
    );
\tmp_V_12_reg_226[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[0][15]_0\(7),
      I2 => \tmp_V_12_reg_226_reg[15]\,
      I3 => \tmp_V_12_reg_226_reg[15]_0\,
      O => D(8)
    );
\tmp_V_12_reg_226[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^srl_sig_reg[0][15]_0\(8),
      I2 => \tmp_V_12_reg_226_reg[15]\,
      I3 => \tmp_V_12_reg_226_reg[15]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d3840_A is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    magnitude_mat_V_V_empty_n : out STD_LOGIC;
    magnitude_mat_V_V_full_n : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    show_ahead0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFSuppression3x3_U0_p_phase_mat_V_V_read : in STD_LOGIC;
    push : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    p_dst_V_V_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d3840_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d3840_A is
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal dout_valid_i_1_n_2 : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n_i_1_n_2 : STD_LOGIC;
  signal empty_n_i_2_n_2 : STD_LOGIC;
  signal empty_n_i_3_n_2 : STD_LOGIC;
  signal full_n_i_1_n_2 : STD_LOGIC;
  signal full_n_i_4_n_2 : STD_LOGIC;
  signal full_n_i_5_n_2 : STD_LOGIC;
  signal \^magnitude_mat_v_v_empty_n\ : STD_LOGIC;
  signal \^magnitude_mat_v_v_full_n\ : STD_LOGIC;
  signal mem_reg_0_i_17_n_4 : STD_LOGIC;
  signal mem_reg_0_i_17_n_5 : STD_LOGIC;
  signal mem_reg_0_i_18_n_2 : STD_LOGIC;
  signal mem_reg_0_i_19_n_2 : STD_LOGIC;
  signal mem_reg_0_i_19_n_3 : STD_LOGIC;
  signal mem_reg_0_i_19_n_4 : STD_LOGIC;
  signal mem_reg_0_i_19_n_5 : STD_LOGIC;
  signal mem_reg_0_i_20_n_2 : STD_LOGIC;
  signal mem_reg_0_i_20_n_3 : STD_LOGIC;
  signal mem_reg_0_i_20_n_4 : STD_LOGIC;
  signal mem_reg_0_i_20_n_5 : STD_LOGIC;
  signal mem_reg_0_i_45_n_2 : STD_LOGIC;
  signal mem_reg_0_i_46_n_2 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \raddr[0]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[10]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[11]_i_2_n_2\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[5]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[6]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[7]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[8]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[9]_i_1_n_2\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead_i_3_n_2 : STD_LOGIC;
  signal show_ahead_i_4_n_2 : STD_LOGIC;
  signal show_ahead_i_5_n_2 : STD_LOGIC;
  signal show_ahead_i_6_n_2 : STD_LOGIC;
  signal show_ahead_reg_i_2_n_3 : STD_LOGIC;
  signal show_ahead_reg_i_2_n_4 : STD_LOGIC;
  signal show_ahead_reg_i_2_n_5 : STD_LOGIC;
  signal \usedw[0]_i_1_n_2\ : STD_LOGIC;
  signal \usedw[0]_i_3_n_2\ : STD_LOGIC;
  signal \usedw[0]_i_4_n_2\ : STD_LOGIC;
  signal \usedw[0]_i_5_n_2\ : STD_LOGIC;
  signal \usedw[0]_i_6_n_2\ : STD_LOGIC;
  signal \usedw[0]_i_7_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_2_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_3_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_4_n_2\ : STD_LOGIC;
  signal \usedw[4]_i_5_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_2_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_3_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_4_n_2\ : STD_LOGIC;
  signal \usedw[8]_i_5_n_2\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \usedw_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \usedw_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \usedw_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \usedw_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \usedw_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \usedw_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \usedw_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \usedw_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \waddr[0]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[10]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[11]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[11]_i_4_n_2\ : STD_LOGIC;
  signal \waddr[11]_i_5_n_2\ : STD_LOGIC;
  signal \waddr[11]_i_6_n_2\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[8]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[9]_i_1_n_2\ : STD_LOGIC;
  signal \waddr_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \waddr_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \waddr_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \waddr_reg[11]_i_3_n_8\ : STD_LOGIC;
  signal \waddr_reg[11]_i_3_n_9\ : STD_LOGIC;
  signal \waddr_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \waddr_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \waddr_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \waddr_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \waddr_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \waddr_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \waddr_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \waddr_reg[4]_i_2_n_9\ : STD_LOGIC;
  signal \waddr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \waddr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \waddr_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \waddr_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \waddr_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \waddr_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \waddr_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \waddr_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_0_i_17_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_0_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal NLW_mem_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_show_ahead_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_usedw_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_waddr_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_waddr_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0 : label is 61440;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0 : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_0 : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0 : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p0_d7";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p0_d7";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of mem_reg_1 : label is 61440;
  attribute RTL_RAM_NAME of mem_reg_1 : label is "mem";
  attribute bram_addr_begin of mem_reg_1 : label is 0;
  attribute bram_addr_end of mem_reg_1 : label is 4095;
  attribute bram_slice_begin of mem_reg_1 : label is 9;
  attribute bram_slice_end of mem_reg_1 : label is 15;
  attribute ram_addr_begin of mem_reg_1 : label is 0;
  attribute ram_addr_end of mem_reg_1 : label is 4095;
  attribute ram_slice_begin of mem_reg_1 : label is 9;
  attribute ram_slice_end of mem_reg_1 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \raddr[11]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \raddr[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \raddr[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \raddr[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \raddr[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \raddr[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \raddr[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \raddr[9]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \waddr[11]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \waddr[5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \waddr[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \waddr[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \waddr[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \waddr[9]_i_1\ : label is "soft_lutpair50";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
  magnitude_mat_V_V_empty_n <= \^magnitude_mat_v_v_empty_n\;
  magnitude_mat_V_V_full_n <= \^magnitude_mat_v_v_full_n\;
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => Q(0),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => Q(10),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => Q(11),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => Q(12),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => Q(13),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => Q(14),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => Q(15),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => Q(1),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => Q(2),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => Q(3),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => Q(4),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => Q(5),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => Q(6),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => Q(7),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => Q(8),
      R => \^ap_rst_n_0\
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => Q(9),
      R => \^ap_rst_n_0\
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^magnitude_mat_v_v_empty_n\,
      I1 => empty_n,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => dout_valid_i_1_n_2
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_2,
      Q => \^magnitude_mat_v_v_empty_n\,
      R => \^ap_rst_n_0\
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7070F070"
    )
        port map (
      I0 => empty_n_i_2_n_2,
      I1 => empty_n_i_3_n_2,
      I2 => empty_n,
      I3 => \^magnitude_mat_v_v_empty_n\,
      I4 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I5 => push,
      O => empty_n_i_1_n_2
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => usedw_reg(10),
      I1 => usedw_reg(9),
      I2 => usedw_reg(11),
      I3 => usedw_reg(6),
      I4 => usedw_reg(7),
      I5 => usedw_reg(8),
      O => empty_n_i_2_n_2
    );
empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(3),
      I2 => usedw_reg(4),
      I3 => usedw_reg(0),
      I4 => usedw_reg(1),
      I5 => usedw_reg(2),
      O => empty_n_i_3_n_2
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_2,
      Q => empty_n,
      R => \^ap_rst_n_0\
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFCFCFFFAFAFAF"
    )
        port map (
      I0 => \^magnitude_mat_v_v_full_n\,
      I1 => p_1_in,
      I2 => ap_rst_n,
      I3 => empty_n,
      I4 => full_n_reg_0,
      I5 => push,
      O => full_n_i_1_n_2
    );
full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => full_n_i_4_n_2,
      I1 => full_n_i_5_n_2,
      O => p_1_in
    );
full_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      I2 => usedw_reg(5),
      I3 => usedw_reg(2),
      I4 => usedw_reg(0),
      I5 => usedw_reg(1),
      O => full_n_i_4_n_2
    );
full_n_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(11),
      I2 => usedw_reg(10),
      I3 => usedw_reg(9),
      I4 => usedw_reg(6),
      I5 => usedw_reg(7),
      O => full_n_i_5_n_2
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_2,
      Q => \^magnitude_mat_v_v_full_n\,
      R => '0'
    );
mem_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => waddr(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => rnext(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => p_dst_V_V_din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => p_dst_V_V_din(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q_buf(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q_buf(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^magnitude_mat_v_v_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0F0F088F0"
    )
        port map (
      I0 => data0(11),
      I1 => mem_reg_0_i_18_n_2,
      I2 => raddr(11),
      I3 => empty_n,
      I4 => \^magnitude_mat_v_v_empty_n\,
      I5 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => rnext(11)
    );
mem_reg_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0F0F088F0"
    )
        port map (
      I0 => data0(2),
      I1 => mem_reg_0_i_18_n_2,
      I2 => raddr(2),
      I3 => empty_n,
      I4 => \^magnitude_mat_v_v_empty_n\,
      I5 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => rnext(2)
    );
mem_reg_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0F0F088F0"
    )
        port map (
      I0 => data0(1),
      I1 => mem_reg_0_i_18_n_2,
      I2 => raddr(1),
      I3 => empty_n,
      I4 => \^magnitude_mat_v_v_empty_n\,
      I5 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => rnext(1)
    );
mem_reg_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C2CCC2C"
    )
        port map (
      I0 => mem_reg_0_i_18_n_2,
      I1 => raddr(0),
      I2 => empty_n,
      I3 => \^magnitude_mat_v_v_empty_n\,
      I4 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => rnext(0)
    );
mem_reg_0_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => mem_reg_0_i_19_n_2,
      CO(3 downto 2) => NLW_mem_reg_0_i_17_CO_UNCONNECTED(3 downto 2),
      CO(1) => mem_reg_0_i_17_n_4,
      CO(0) => mem_reg_0_i_17_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_mem_reg_0_i_17_O_UNCONNECTED(3),
      O(2 downto 0) => data0(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => raddr(11 downto 9)
    );
mem_reg_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => raddr(9),
      I1 => raddr(0),
      I2 => raddr(10),
      I3 => raddr(11),
      I4 => mem_reg_0_i_45_n_2,
      I5 => mem_reg_0_i_46_n_2,
      O => mem_reg_0_i_18_n_2
    );
mem_reg_0_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => mem_reg_0_i_20_n_2,
      CO(3) => mem_reg_0_i_19_n_2,
      CO(2) => mem_reg_0_i_19_n_3,
      CO(1) => mem_reg_0_i_19_n_4,
      CO(0) => mem_reg_0_i_19_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => raddr(8 downto 5)
    );
mem_reg_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0F0F088F0"
    )
        port map (
      I0 => data0(10),
      I1 => mem_reg_0_i_18_n_2,
      I2 => raddr(10),
      I3 => empty_n,
      I4 => \^magnitude_mat_v_v_empty_n\,
      I5 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => rnext(10)
    );
mem_reg_0_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mem_reg_0_i_20_n_2,
      CO(2) => mem_reg_0_i_20_n_3,
      CO(1) => mem_reg_0_i_20_n_4,
      CO(0) => mem_reg_0_i_20_n_5,
      CYINIT => raddr(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => raddr(4 downto 1)
    );
mem_reg_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0F0F088F0"
    )
        port map (
      I0 => data0(9),
      I1 => mem_reg_0_i_18_n_2,
      I2 => raddr(9),
      I3 => empty_n,
      I4 => \^magnitude_mat_v_v_empty_n\,
      I5 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => rnext(9)
    );
mem_reg_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0F0F088F0"
    )
        port map (
      I0 => data0(8),
      I1 => mem_reg_0_i_18_n_2,
      I2 => raddr(8),
      I3 => empty_n,
      I4 => \^magnitude_mat_v_v_empty_n\,
      I5 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => rnext(8)
    );
mem_reg_0_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(8),
      O => mem_reg_0_i_45_n_2
    );
mem_reg_0_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(6),
      I1 => raddr(7),
      I2 => raddr(4),
      I3 => raddr(5),
      O => mem_reg_0_i_46_n_2
    );
mem_reg_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0F0F088F0"
    )
        port map (
      I0 => data0(7),
      I1 => mem_reg_0_i_18_n_2,
      I2 => raddr(7),
      I3 => empty_n,
      I4 => \^magnitude_mat_v_v_empty_n\,
      I5 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => rnext(7)
    );
mem_reg_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0F0F088F0"
    )
        port map (
      I0 => data0(6),
      I1 => mem_reg_0_i_18_n_2,
      I2 => raddr(6),
      I3 => empty_n,
      I4 => \^magnitude_mat_v_v_empty_n\,
      I5 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => rnext(6)
    );
mem_reg_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0F0F088F0"
    )
        port map (
      I0 => data0(5),
      I1 => mem_reg_0_i_18_n_2,
      I2 => raddr(5),
      I3 => empty_n,
      I4 => \^magnitude_mat_v_v_empty_n\,
      I5 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => rnext(5)
    );
mem_reg_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0F0F088F0"
    )
        port map (
      I0 => data0(4),
      I1 => mem_reg_0_i_18_n_2,
      I2 => raddr(4),
      I3 => empty_n,
      I4 => \^magnitude_mat_v_v_empty_n\,
      I5 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => rnext(4)
    );
mem_reg_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F088F0F0F088F0"
    )
        port map (
      I0 => data0(3),
      I1 => mem_reg_0_i_18_n_2,
      I2 => raddr(3),
      I3 => empty_n,
      I4 => \^magnitude_mat_v_v_empty_n\,
      I5 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => rnext(3)
    );
mem_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => waddr(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => rnext(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => p_dst_V_V_din(15 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000001111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_mem_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 7) => NLW_mem_reg_1_DOBDO_UNCONNECTED(31 downto 7),
      DOBDO(6 downto 0) => q_buf(15 downto 9),
      DOPADOP(3 downto 0) => NLW_mem_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^magnitude_mat_v_v_full_n\,
      ENBWREN => '1',
      INJECTDBITERR => NLW_mem_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(0),
      Q => q_tmp(0),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(10),
      Q => q_tmp(10),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(11),
      Q => q_tmp(11),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(12),
      Q => q_tmp(12),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(13),
      Q => q_tmp(13),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(14),
      Q => q_tmp(14),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(15),
      Q => q_tmp(15),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(1),
      Q => q_tmp(1),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(2),
      Q => q_tmp(2),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(3),
      Q => q_tmp(3),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(4),
      Q => q_tmp(4),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(5),
      Q => q_tmp(5),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(6),
      Q => q_tmp(6),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(7),
      Q => q_tmp(7),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(8),
      Q => q_tmp(8),
      R => \^ap_rst_n_0\
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => p_dst_V_V_din(9),
      Q => q_tmp(9),
      R => \^ap_rst_n_0\
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_i_18_n_2,
      I1 => raddr(0),
      O => \raddr[0]_i_1_n_2\
    );
\raddr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data0(10),
      I1 => mem_reg_0_i_18_n_2,
      O => \raddr[10]_i_1_n_2\
    );
\raddr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => pop
    );
\raddr[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data0(11),
      I1 => mem_reg_0_i_18_n_2,
      O => \raddr[11]_i_2_n_2\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data0(1),
      I1 => mem_reg_0_i_18_n_2,
      O => \raddr[1]_i_1_n_2\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data0(2),
      I1 => mem_reg_0_i_18_n_2,
      O => \raddr[2]_i_1_n_2\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data0(3),
      I1 => mem_reg_0_i_18_n_2,
      O => \raddr[3]_i_1_n_2\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data0(4),
      I1 => mem_reg_0_i_18_n_2,
      O => \raddr[4]_i_1_n_2\
    );
\raddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data0(5),
      I1 => mem_reg_0_i_18_n_2,
      O => \raddr[5]_i_1_n_2\
    );
\raddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data0(6),
      I1 => mem_reg_0_i_18_n_2,
      O => \raddr[6]_i_1_n_2\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data0(7),
      I1 => mem_reg_0_i_18_n_2,
      O => \raddr[7]_i_1_n_2\
    );
\raddr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data0(8),
      I1 => mem_reg_0_i_18_n_2,
      O => \raddr[8]_i_1_n_2\
    );
\raddr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data0(9),
      I1 => mem_reg_0_i_18_n_2,
      O => \raddr[9]_i_1_n_2\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[0]_i_1_n_2\,
      Q => raddr(0),
      R => \^ap_rst_n_0\
    );
\raddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[10]_i_1_n_2\,
      Q => raddr(10),
      R => \^ap_rst_n_0\
    );
\raddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[11]_i_2_n_2\,
      Q => raddr(11),
      R => \^ap_rst_n_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_2\,
      Q => raddr(1),
      R => \^ap_rst_n_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[2]_i_1_n_2\,
      Q => raddr(2),
      R => \^ap_rst_n_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1_n_2\,
      Q => raddr(3),
      R => \^ap_rst_n_0\
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_2\,
      Q => raddr(4),
      R => \^ap_rst_n_0\
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[5]_i_1_n_2\,
      Q => raddr(5),
      R => \^ap_rst_n_0\
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[6]_i_1_n_2\,
      Q => raddr(6),
      R => \^ap_rst_n_0\
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_1_n_2\,
      Q => raddr(7),
      R => \^ap_rst_n_0\
    );
\raddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[8]_i_1_n_2\,
      Q => raddr(8),
      R => \^ap_rst_n_0\
    );
\raddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[9]_i_1_n_2\,
      Q => raddr(9),
      R => \^ap_rst_n_0\
    );
show_ahead_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => usedw_reg(11),
      I1 => usedw_reg(10),
      I2 => usedw_reg(9),
      O => show_ahead_i_3_n_2
    );
show_ahead_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => usedw_reg(8),
      I1 => usedw_reg(7),
      I2 => usedw_reg(6),
      O => show_ahead_i_4_n_2
    );
show_ahead_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(3),
      O => show_ahead_i_5_n_2
    );
show_ahead_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009959"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => empty_n,
      I2 => \^magnitude_mat_v_v_empty_n\,
      I3 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I4 => usedw_reg(2),
      I5 => usedw_reg(1),
      O => show_ahead_i_6_n_2
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^ap_rst_n_0\
    );
show_ahead_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => show_ahead_reg_i_2_n_3,
      CO(1) => show_ahead_reg_i_2_n_4,
      CO(0) => show_ahead_reg_i_2_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_show_ahead_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => show_ahead_i_3_n_2,
      S(2) => show_ahead_i_4_n_2,
      S(1) => show_ahead_i_5_n_2,
      S(0) => show_ahead_i_6_n_2
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66A6"
    )
        port map (
      I0 => push,
      I1 => empty_n,
      I2 => \^magnitude_mat_v_v_empty_n\,
      I3 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      O => \usedw[0]_i_1_n_2\
    );
\usedw[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2FF"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => push,
      O => \usedw[0]_i_3_n_2\
    );
\usedw[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D00A2FF"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => push,
      I4 => usedw_reg(3),
      O => \usedw[0]_i_4_n_2\
    );
\usedw[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D00A2FF"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => push,
      I4 => usedw_reg(2),
      O => \usedw[0]_i_5_n_2\
    );
\usedw[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D00A2FF"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => push,
      I4 => usedw_reg(1),
      O => \usedw[0]_i_6_n_2\
    );
\usedw[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2FF5D00"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => push,
      I4 => usedw_reg(0),
      O => \usedw[0]_i_7_n_2\
    );
\usedw[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D00A2FF"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => push,
      I4 => usedw_reg(7),
      O => \usedw[4]_i_2_n_2\
    );
\usedw[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D00A2FF"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => push,
      I4 => usedw_reg(6),
      O => \usedw[4]_i_3_n_2\
    );
\usedw[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D00A2FF"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => push,
      I4 => usedw_reg(5),
      O => \usedw[4]_i_4_n_2\
    );
\usedw[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D00A2FF"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => push,
      I4 => usedw_reg(4),
      O => \usedw[4]_i_5_n_2\
    );
\usedw[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D00A2FF"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => push,
      I4 => usedw_reg(11),
      O => \usedw[8]_i_2_n_2\
    );
\usedw[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D00A2FF"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => push,
      I4 => usedw_reg(10),
      O => \usedw[8]_i_3_n_2\
    );
\usedw[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D00A2FF"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => push,
      I4 => usedw_reg(9),
      O => \usedw[8]_i_4_n_2\
    );
\usedw[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D00A2FF"
    )
        port map (
      I0 => empty_n,
      I1 => \^magnitude_mat_v_v_empty_n\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => push,
      I4 => usedw_reg(8),
      O => \usedw[8]_i_5_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[0]_i_1_n_2\,
      D => \usedw_reg[0]_i_2_n_9\,
      Q => usedw_reg(0),
      R => \^ap_rst_n_0\
    );
\usedw_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[0]_i_2_n_2\,
      CO(2) => \usedw_reg[0]_i_2_n_3\,
      CO(1) => \usedw_reg[0]_i_2_n_4\,
      CO(0) => \usedw_reg[0]_i_2_n_5\,
      CYINIT => \usedw[0]_i_3_n_2\,
      DI(3 downto 0) => usedw_reg(3 downto 0),
      O(3) => \usedw_reg[0]_i_2_n_6\,
      O(2) => \usedw_reg[0]_i_2_n_7\,
      O(1) => \usedw_reg[0]_i_2_n_8\,
      O(0) => \usedw_reg[0]_i_2_n_9\,
      S(3) => \usedw[0]_i_4_n_2\,
      S(2) => \usedw[0]_i_5_n_2\,
      S(1) => \usedw[0]_i_6_n_2\,
      S(0) => \usedw[0]_i_7_n_2\
    );
\usedw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[0]_i_1_n_2\,
      D => \usedw_reg[8]_i_1_n_7\,
      Q => usedw_reg(10),
      R => \^ap_rst_n_0\
    );
\usedw_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[0]_i_1_n_2\,
      D => \usedw_reg[8]_i_1_n_6\,
      Q => usedw_reg(11),
      R => \^ap_rst_n_0\
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[0]_i_1_n_2\,
      D => \usedw_reg[0]_i_2_n_8\,
      Q => usedw_reg(1),
      R => \^ap_rst_n_0\
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[0]_i_1_n_2\,
      D => \usedw_reg[0]_i_2_n_7\,
      Q => usedw_reg(2),
      R => \^ap_rst_n_0\
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[0]_i_1_n_2\,
      D => \usedw_reg[0]_i_2_n_6\,
      Q => usedw_reg(3),
      R => \^ap_rst_n_0\
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[0]_i_1_n_2\,
      D => \usedw_reg[4]_i_1_n_9\,
      Q => usedw_reg(4),
      R => \^ap_rst_n_0\
    );
\usedw_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[0]_i_2_n_2\,
      CO(3) => \usedw_reg[4]_i_1_n_2\,
      CO(2) => \usedw_reg[4]_i_1_n_3\,
      CO(1) => \usedw_reg[4]_i_1_n_4\,
      CO(0) => \usedw_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => usedw_reg(7 downto 4),
      O(3) => \usedw_reg[4]_i_1_n_6\,
      O(2) => \usedw_reg[4]_i_1_n_7\,
      O(1) => \usedw_reg[4]_i_1_n_8\,
      O(0) => \usedw_reg[4]_i_1_n_9\,
      S(3) => \usedw[4]_i_2_n_2\,
      S(2) => \usedw[4]_i_3_n_2\,
      S(1) => \usedw[4]_i_4_n_2\,
      S(0) => \usedw[4]_i_5_n_2\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[0]_i_1_n_2\,
      D => \usedw_reg[4]_i_1_n_8\,
      Q => usedw_reg(5),
      R => \^ap_rst_n_0\
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[0]_i_1_n_2\,
      D => \usedw_reg[4]_i_1_n_7\,
      Q => usedw_reg(6),
      R => \^ap_rst_n_0\
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[0]_i_1_n_2\,
      D => \usedw_reg[4]_i_1_n_6\,
      Q => usedw_reg(7),
      R => \^ap_rst_n_0\
    );
\usedw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[0]_i_1_n_2\,
      D => \usedw_reg[8]_i_1_n_9\,
      Q => usedw_reg(8),
      R => \^ap_rst_n_0\
    );
\usedw_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1_n_2\,
      CO(3) => \NLW_usedw_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \usedw_reg[8]_i_1_n_3\,
      CO(1) => \usedw_reg[8]_i_1_n_4\,
      CO(0) => \usedw_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => usedw_reg(10 downto 8),
      O(3) => \usedw_reg[8]_i_1_n_6\,
      O(2) => \usedw_reg[8]_i_1_n_7\,
      O(1) => \usedw_reg[8]_i_1_n_8\,
      O(0) => \usedw_reg[8]_i_1_n_9\,
      S(3) => \usedw[8]_i_2_n_2\,
      S(2) => \usedw[8]_i_3_n_2\,
      S(1) => \usedw[8]_i_4_n_2\,
      S(0) => \usedw[8]_i_5_n_2\
    );
\usedw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[0]_i_1_n_2\,
      D => \usedw_reg[8]_i_1_n_8\,
      Q => usedw_reg(9),
      R => \^ap_rst_n_0\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \waddr[11]_i_4_n_2\,
      I1 => waddr(0),
      O => \waddr[0]_i_1_n_2\
    );
\waddr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg[11]_i_3_n_8\,
      I1 => \waddr[11]_i_4_n_2\,
      O => \waddr[10]_i_1_n_2\
    );
\waddr[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg[11]_i_3_n_7\,
      I1 => \waddr[11]_i_4_n_2\,
      O => \waddr[11]_i_2_n_2\
    );
\waddr[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => waddr(9),
      I1 => waddr(0),
      I2 => waddr(10),
      I3 => waddr(11),
      I4 => \waddr[11]_i_5_n_2\,
      I5 => \waddr[11]_i_6_n_2\,
      O => \waddr[11]_i_4_n_2\
    );
\waddr[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(8),
      O => \waddr[11]_i_5_n_2\
    );
\waddr[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(7),
      I2 => waddr(4),
      I3 => waddr(5),
      O => \waddr[11]_i_6_n_2\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg[4]_i_2_n_9\,
      I1 => \waddr[11]_i_4_n_2\,
      O => \waddr[1]_i_1_n_2\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg[4]_i_2_n_8\,
      I1 => \waddr[11]_i_4_n_2\,
      O => \waddr[2]_i_1_n_2\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg[4]_i_2_n_7\,
      I1 => \waddr[11]_i_4_n_2\,
      O => \waddr[3]_i_1_n_2\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg[4]_i_2_n_6\,
      I1 => \waddr[11]_i_4_n_2\,
      O => \waddr[4]_i_1_n_2\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg[8]_i_2_n_9\,
      I1 => \waddr[11]_i_4_n_2\,
      O => \waddr[5]_i_1_n_2\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg[8]_i_2_n_8\,
      I1 => \waddr[11]_i_4_n_2\,
      O => \waddr[6]_i_1_n_2\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg[8]_i_2_n_7\,
      I1 => \waddr[11]_i_4_n_2\,
      O => \waddr[7]_i_1_n_2\
    );
\waddr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg[8]_i_2_n_6\,
      I1 => \waddr[11]_i_4_n_2\,
      O => \waddr[8]_i_1_n_2\
    );
\waddr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg[11]_i_3_n_9\,
      I1 => \waddr[11]_i_4_n_2\,
      O => \waddr[9]_i_1_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_2\,
      Q => waddr(0),
      R => \^ap_rst_n_0\
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[10]_i_1_n_2\,
      Q => waddr(10),
      R => \^ap_rst_n_0\
    );
\waddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[11]_i_2_n_2\,
      Q => waddr(11),
      R => \^ap_rst_n_0\
    );
\waddr_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \waddr_reg[8]_i_2_n_2\,
      CO(3 downto 2) => \NLW_waddr_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \waddr_reg[11]_i_3_n_4\,
      CO(0) => \waddr_reg[11]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_waddr_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2) => \waddr_reg[11]_i_3_n_7\,
      O(1) => \waddr_reg[11]_i_3_n_8\,
      O(0) => \waddr_reg[11]_i_3_n_9\,
      S(3) => '0',
      S(2 downto 0) => waddr(11 downto 9)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_2\,
      Q => waddr(1),
      R => \^ap_rst_n_0\
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_2\,
      Q => waddr(2),
      R => \^ap_rst_n_0\
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_2\,
      Q => waddr(3),
      R => \^ap_rst_n_0\
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_2\,
      Q => waddr(4),
      R => \^ap_rst_n_0\
    );
\waddr_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \waddr_reg[4]_i_2_n_2\,
      CO(2) => \waddr_reg[4]_i_2_n_3\,
      CO(1) => \waddr_reg[4]_i_2_n_4\,
      CO(0) => \waddr_reg[4]_i_2_n_5\,
      CYINIT => waddr(0),
      DI(3 downto 0) => B"0000",
      O(3) => \waddr_reg[4]_i_2_n_6\,
      O(2) => \waddr_reg[4]_i_2_n_7\,
      O(1) => \waddr_reg[4]_i_2_n_8\,
      O(0) => \waddr_reg[4]_i_2_n_9\,
      S(3 downto 0) => waddr(4 downto 1)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_2\,
      Q => waddr(5),
      R => \^ap_rst_n_0\
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_2\,
      Q => waddr(6),
      R => \^ap_rst_n_0\
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_1_n_2\,
      Q => waddr(7),
      R => \^ap_rst_n_0\
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[8]_i_1_n_2\,
      Q => waddr(8),
      R => \^ap_rst_n_0\
    );
\waddr_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \waddr_reg[4]_i_2_n_2\,
      CO(3) => \waddr_reg[8]_i_2_n_2\,
      CO(2) => \waddr_reg[8]_i_2_n_3\,
      CO(1) => \waddr_reg[8]_i_2_n_4\,
      CO(0) => \waddr_reg[8]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \waddr_reg[8]_i_2_n_6\,
      O(2) => \waddr_reg[8]_i_2_n_7\,
      O(1) => \waddr_reg[8]_i_2_n_8\,
      O(0) => \waddr_reg[8]_i_2_n_9\,
      S(3 downto 0) => waddr(8 downto 5)
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[9]_i_1_n_2\,
      Q => waddr(9),
      R => \^ap_rst_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w2_d2_A_shiftReg is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w2_d2_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w2_d2_A_shiftReg is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \SRL_SIG_reg[1][1]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \SRL_SIG_reg[1][1]_0\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg is
  port (
    p_phase_mat_V_V_dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_659_reg[1]\ : in STD_LOGIC;
    \reg_659_reg[1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg is
  signal \SRL_SIG_reg[0]_14\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \SRL_SIG_reg[1]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_14\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_14\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_14\(3),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_14\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_14\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_14\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(2),
      Q => \SRL_SIG_reg[1]_15\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(1),
      Q => \SRL_SIG_reg[1]_15\(1),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(3),
      Q => \SRL_SIG_reg[1]_15\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(6),
      Q => \SRL_SIG_reg[1]_15\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(5),
      Q => \SRL_SIG_reg[1]_15\(5),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_14\(7),
      Q => \SRL_SIG_reg[1]_15\(7),
      R => '0'
    );
\reg_659[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(1),
      I1 => \SRL_SIG_reg[0]_14\(1),
      I2 => \reg_659_reg[1]\,
      I3 => \reg_659_reg[1]_0\,
      O => p_phase_mat_V_V_dout(0)
    );
\reg_659[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(0),
      I1 => \SRL_SIG_reg[0]_14\(2),
      I2 => \reg_659_reg[1]\,
      I3 => \reg_659_reg[1]_0\,
      O => p_phase_mat_V_V_dout(1)
    );
\reg_659[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(3),
      I1 => \SRL_SIG_reg[0]_14\(3),
      I2 => \reg_659_reg[1]\,
      I3 => \reg_659_reg[1]_0\,
      O => p_phase_mat_V_V_dout(2)
    );
\reg_659[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(5),
      I1 => \SRL_SIG_reg[0]_14\(5),
      I2 => \reg_659_reg[1]\,
      I3 => \reg_659_reg[1]_0\,
      O => p_phase_mat_V_V_dout(3)
    );
\reg_659[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(4),
      I1 => \SRL_SIG_reg[0]_14\(6),
      I2 => \reg_659_reg[1]\,
      I3 => \reg_659_reg[1]_0\,
      O => p_phase_mat_V_V_dout(4)
    );
\reg_659[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_15\(7),
      I1 => \SRL_SIG_reg[0]_14\(7),
      I2 => \reg_659_reg[1]\,
      I3 => \reg_659_reg[1]_0\,
      O => p_phase_mat_V_V_dout(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_474_reg[0]\ : in STD_LOGIC;
    \reg_474_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\reg_474[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \reg_474_reg[0]\,
      I3 => \reg_474_reg[0]_0\,
      O => D(0)
    );
\reg_474[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \reg_474_reg[0]\,
      I3 => \reg_474_reg[0]_0\,
      O => D(1)
    );
\reg_474[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \reg_474_reg[0]\,
      I3 => \reg_474_reg[0]_0\,
      O => D(2)
    );
\reg_474[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \reg_474_reg[0]\,
      I3 => \reg_474_reg[0]_0\,
      O => D(3)
    );
\reg_474[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \reg_474_reg[0]\,
      I3 => \reg_474_reg[0]_0\,
      O => D(4)
    );
\reg_474[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \reg_474_reg[0]\,
      I3 => \reg_474_reg[0]_0\,
      O => D(5)
    );
\reg_474[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \reg_474_reg[0]\,
      I3 => \reg_474_reg[0]_0\,
      O => D(6)
    );
\reg_474[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \reg_474_reg[0]\,
      I3 => \reg_474_reg[0]_0\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_465_reg[0]\ : in STD_LOGIC;
    \reg_465_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg is
  signal \SRL_SIG_reg_n_2_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg_n_2_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg_n_2_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg_n_2_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg_n_2_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg_n_2_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg_n_2_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg_n_2_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg_n_2_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][0]\,
      Q => \SRL_SIG_reg_n_2_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][1]\,
      Q => \SRL_SIG_reg_n_2_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][2]\,
      Q => \SRL_SIG_reg_n_2_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][3]\,
      Q => \SRL_SIG_reg_n_2_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][4]\,
      Q => \SRL_SIG_reg_n_2_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][5]\,
      Q => \SRL_SIG_reg_n_2_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][6]\,
      Q => \SRL_SIG_reg_n_2_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][7]\,
      Q => \SRL_SIG_reg_n_2_[1][7]\,
      R => '0'
    );
\reg_465[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][0]\,
      I1 => \reg_465_reg[0]\,
      I2 => \reg_465_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][0]\,
      O => D(0)
    );
\reg_465[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][1]\,
      I1 => \reg_465_reg[0]\,
      I2 => \reg_465_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][1]\,
      O => D(1)
    );
\reg_465[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][2]\,
      I1 => \reg_465_reg[0]\,
      I2 => \reg_465_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][2]\,
      O => D(2)
    );
\reg_465[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][3]\,
      I1 => \reg_465_reg[0]\,
      I2 => \reg_465_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][3]\,
      O => D(3)
    );
\reg_465[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][4]\,
      I1 => \reg_465_reg[0]\,
      I2 => \reg_465_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][4]\,
      O => D(4)
    );
\reg_465[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][5]\,
      I1 => \reg_465_reg[0]\,
      I2 => \reg_465_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][5]\,
      O => D(5)
    );
\reg_465[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][6]\,
      I1 => \reg_465_reg[0]\,
      I2 => \reg_465_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][6]\,
      O => D(6)
    );
\reg_465[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][7]\,
      I1 => \reg_465_reg[0]\,
      I2 => \reg_465_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lowthreshold_read_reg_92_reg[0]\ : in STD_LOGIC;
    \p_lowthreshold_read_reg_92_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg_32 : entity is "fifo_w8_d2_A_x_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg_32 is
  signal \SRL_SIG_reg_n_2_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg_n_2_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg_n_2_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg_n_2_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg_n_2_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg_n_2_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg_n_2_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg_n_2_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg_n_2_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][0]\,
      Q => \SRL_SIG_reg_n_2_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][1]\,
      Q => \SRL_SIG_reg_n_2_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][2]\,
      Q => \SRL_SIG_reg_n_2_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][3]\,
      Q => \SRL_SIG_reg_n_2_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][4]\,
      Q => \SRL_SIG_reg_n_2_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][5]\,
      Q => \SRL_SIG_reg_n_2_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][6]\,
      Q => \SRL_SIG_reg_n_2_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_2_[0][7]\,
      Q => \SRL_SIG_reg_n_2_[1][7]\,
      R => '0'
    );
\p_lowthreshold_read_reg_92[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][0]\,
      I1 => \p_lowthreshold_read_reg_92_reg[0]\,
      I2 => \p_lowthreshold_read_reg_92_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][0]\,
      O => D(0)
    );
\p_lowthreshold_read_reg_92[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][1]\,
      I1 => \p_lowthreshold_read_reg_92_reg[0]\,
      I2 => \p_lowthreshold_read_reg_92_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][1]\,
      O => D(1)
    );
\p_lowthreshold_read_reg_92[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][2]\,
      I1 => \p_lowthreshold_read_reg_92_reg[0]\,
      I2 => \p_lowthreshold_read_reg_92_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][2]\,
      O => D(2)
    );
\p_lowthreshold_read_reg_92[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][3]\,
      I1 => \p_lowthreshold_read_reg_92_reg[0]\,
      I2 => \p_lowthreshold_read_reg_92_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][3]\,
      O => D(3)
    );
\p_lowthreshold_read_reg_92[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][4]\,
      I1 => \p_lowthreshold_read_reg_92_reg[0]\,
      I2 => \p_lowthreshold_read_reg_92_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][4]\,
      O => D(4)
    );
\p_lowthreshold_read_reg_92[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][5]\,
      I1 => \p_lowthreshold_read_reg_92_reg[0]\,
      I2 => \p_lowthreshold_read_reg_92_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][5]\,
      O => D(5)
    );
\p_lowthreshold_read_reg_92[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][6]\,
      I1 => \p_lowthreshold_read_reg_92_reg[0]\,
      I2 => \p_lowthreshold_read_reg_92_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][6]\,
      O => D(6)
    );
\p_lowthreshold_read_reg_92[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][7]\,
      I1 => \p_lowthreshold_read_reg_92_reg[0]\,
      I2 => \p_lowthreshold_read_reg_92_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_highthreshold_read_reg_97_reg[0]\ : in STD_LOGIC;
    \p_highthreshold_read_reg_97_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg_33 : entity is "fifo_w8_d2_A_x_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg_33 is
  signal \SRL_SIG_reg_n_2_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_2_[1][7]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg_n_2_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg_n_2_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg_n_2_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg_n_2_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg_n_2_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg_n_2_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg_n_2_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg_n_2_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg_n_2_[0][0]\,
      Q => \SRL_SIG_reg_n_2_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg_n_2_[0][1]\,
      Q => \SRL_SIG_reg_n_2_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg_n_2_[0][2]\,
      Q => \SRL_SIG_reg_n_2_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg_n_2_[0][3]\,
      Q => \SRL_SIG_reg_n_2_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg_n_2_[0][4]\,
      Q => \SRL_SIG_reg_n_2_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg_n_2_[0][5]\,
      Q => \SRL_SIG_reg_n_2_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg_n_2_[0][6]\,
      Q => \SRL_SIG_reg_n_2_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg_n_2_[0][7]\,
      Q => \SRL_SIG_reg_n_2_[1][7]\,
      R => '0'
    );
\p_highthreshold_read_reg_97[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][0]\,
      I1 => \p_highthreshold_read_reg_97_reg[0]\,
      I2 => \p_highthreshold_read_reg_97_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][0]\,
      O => D(0)
    );
\p_highthreshold_read_reg_97[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][1]\,
      I1 => \p_highthreshold_read_reg_97_reg[0]\,
      I2 => \p_highthreshold_read_reg_97_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][1]\,
      O => D(1)
    );
\p_highthreshold_read_reg_97[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][2]\,
      I1 => \p_highthreshold_read_reg_97_reg[0]\,
      I2 => \p_highthreshold_read_reg_97_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][2]\,
      O => D(2)
    );
\p_highthreshold_read_reg_97[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][3]\,
      I1 => \p_highthreshold_read_reg_97_reg[0]\,
      I2 => \p_highthreshold_read_reg_97_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][3]\,
      O => D(3)
    );
\p_highthreshold_read_reg_97[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][4]\,
      I1 => \p_highthreshold_read_reg_97_reg[0]\,
      I2 => \p_highthreshold_read_reg_97_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][4]\,
      O => D(4)
    );
\p_highthreshold_read_reg_97[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][5]\,
      I1 => \p_highthreshold_read_reg_97_reg[0]\,
      I2 => \p_highthreshold_read_reg_97_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][5]\,
      O => D(5)
    );
\p_highthreshold_read_reg_97[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][6]\,
      I1 => \p_highthreshold_read_reg_97_reg[0]\,
      I2 => \p_highthreshold_read_reg_97_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][6]\,
      O => D(6)
    );
\p_highthreshold_read_reg_97[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_2_[1][7]\,
      I1 => \p_highthreshold_read_reg_97_reg[0]\,
      I2 => \p_highthreshold_read_reg_97_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_2_[0][7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_threshold_read_reg_1274_reg[0]\ : in STD_LOGIC;
    xFAverageGaussianMas_U0_p_lowthreshold_out_write : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \low_threshold_read_reg_1274_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_4\ : label is "soft_lutpair62";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][7]_srl5 ";
begin
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_1274_reg[7]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \low_threshold_read_reg_1274_reg[0]\,
      I1 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_1274_reg[7]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_1274_reg[7]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_1274_reg[7]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_1274_reg[7]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_1274_reg[7]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_1274_reg[7]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \low_threshold_read_reg_1274_reg[7]\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_shiftReg_25 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_threshold_read_reg_1279_reg[0]\ : in STD_LOGIC;
    xFAverageGaussianMas_U0_p_lowthreshold_out_write : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \high_threshold_read_reg_1279_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_shiftReg_25 : entity is "fifo_w8_d5_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_shiftReg_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_shiftReg_25 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_4__0\ : label is "soft_lutpair58";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/SRL_SIG_reg[4][7]_srl5 ";
begin
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \high_threshold_read_reg_1279_reg[7]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \high_threshold_read_reg_1279_reg[0]\,
      I1 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[4][0]_srl5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \high_threshold_read_reg_1279_reg[7]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \high_threshold_read_reg_1279_reg[7]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \high_threshold_read_reg_1279_reg[7]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \high_threshold_read_reg_1279_reg[7]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \high_threshold_read_reg_1279_reg[7]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \high_threshold_read_reg_1279_reg[7]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \high_threshold_read_reg_1279_reg[7]\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_post_process is
  port (
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    \exitcond_flatten_reg_270_reg[0]_0\ : out STD_LOGIC;
    out_strm_TVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    post_process_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    exitcond_flatten_reg_2700 : out STD_LOGIC;
    out_strm_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_strm_TDATA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    post_process_U0_ap_start : in STD_LOGIC;
    out_strm_TREADY : in STD_LOGIC;
    strm_dst_V_V_empty_n : in STD_LOGIC;
    \tmp_V_reg_309_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_V_reg_309_reg[1]_1\ : in STD_LOGIC;
    \tmp_V_reg_309_reg[1]_2\ : in STD_LOGIC;
    \tmp_V_reg_309_reg[1]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_post_process;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_post_process is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_1__7_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_1__7_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__3_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__4_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__5_n_2\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__4_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_2 : STD_LOGIC;
  signal exitcond7_fu_175_p2 : STD_LOGIC;
  signal exitcond7_reg_2790 : STD_LOGIC;
  signal \exitcond7_reg_279[0]_i_2_n_2\ : STD_LOGIC;
  signal \exitcond7_reg_279[0]_i_3_n_2\ : STD_LOGIC;
  signal exitcond_flatten_fu_163_p2 : STD_LOGIC;
  signal \^exitcond_flatten_reg_2700\ : STD_LOGIC;
  signal \exitcond_flatten_reg_270[0]_i_1_n_2\ : STD_LOGIC;
  signal \exitcond_flatten_reg_270_pp0_iter1_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \exitcond_flatten_reg_270_pp0_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal exitcond_flatten_reg_270_pp0_iter2_reg : STD_LOGIC;
  signal \exitcond_flatten_reg_270_pp0_iter2_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \^exitcond_flatten_reg_270_reg[0]_0\ : STD_LOGIC;
  signal i_reg_141 : STD_LOGIC;
  signal i_reg_1411 : STD_LOGIC;
  signal \i_reg_141[9]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_141_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_s_fu_189_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_s_reg_289[9]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_130[0]_i_2_n_2\ : STD_LOGIC;
  signal indvar_flatten_reg_130_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \indvar_flatten_reg_130_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_130_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \int_isr[0]_i_4_n_2\ : STD_LOGIC;
  signal j_2_fu_209_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_mid2_fu_181_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal j_mid2_reg_284 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_reg_152 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \j_reg_152[10]_i_10_n_2\ : STD_LOGIC;
  signal \j_reg_152[10]_i_11_n_2\ : STD_LOGIC;
  signal \j_reg_152[10]_i_12_n_2\ : STD_LOGIC;
  signal \j_reg_152[10]_i_13_n_2\ : STD_LOGIC;
  signal \j_reg_152[10]_i_6_n_2\ : STD_LOGIC;
  signal \j_reg_152[10]_i_7_n_2\ : STD_LOGIC;
  signal \j_reg_152[10]_i_8_n_2\ : STD_LOGIC;
  signal \j_reg_152[10]_i_9_n_2\ : STD_LOGIC;
  signal \j_reg_152[8]_i_2_n_2\ : STD_LOGIC;
  signal \^out_strm_tvalid\ : STD_LOGIC;
  signal out_strm_V_data_V_1_ack_in : STD_LOGIC;
  signal out_strm_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \out_strm_V_data_V_1_payload_A[6]_i_1_n_2\ : STD_LOGIC;
  signal \out_strm_V_data_V_1_payload_A[7]_i_1_n_2\ : STD_LOGIC;
  signal out_strm_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \out_strm_V_data_V_1_payload_B[6]_i_1_n_2\ : STD_LOGIC;
  signal \out_strm_V_data_V_1_payload_B[7]_i_1_n_2\ : STD_LOGIC;
  signal out_strm_V_data_V_1_sel : STD_LOGIC;
  signal out_strm_V_data_V_1_sel_rd_i_1_n_2 : STD_LOGIC;
  signal out_strm_V_data_V_1_sel_wr : STD_LOGIC;
  signal out_strm_V_data_V_1_sel_wr_i_1_n_2 : STD_LOGIC;
  signal out_strm_V_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \out_strm_V_data_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \out_strm_V_data_V_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal out_strm_V_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \out_strm_V_dest_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \out_strm_V_dest_V_1_state[1]_i_1_n_2\ : STD_LOGIC;
  signal out_strm_V_id_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \out_strm_V_id_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \out_strm_V_id_V_1_state[1]_i_1_n_2\ : STD_LOGIC;
  signal out_strm_V_keep_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \out_strm_V_keep_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \out_strm_V_keep_V_1_state[1]_i_1_n_2\ : STD_LOGIC;
  signal out_strm_V_last_V_1_ack_in : STD_LOGIC;
  signal out_strm_V_last_V_1_payload_A : STD_LOGIC;
  signal \out_strm_V_last_V_1_payload_A[0]_i_1_n_2\ : STD_LOGIC;
  signal out_strm_V_last_V_1_payload_B : STD_LOGIC;
  signal \out_strm_V_last_V_1_payload_B[0]_i_1_n_2\ : STD_LOGIC;
  signal out_strm_V_last_V_1_sel : STD_LOGIC;
  signal out_strm_V_last_V_1_sel_rd_i_1_n_2 : STD_LOGIC;
  signal out_strm_V_last_V_1_sel_wr : STD_LOGIC;
  signal out_strm_V_last_V_1_sel_wr_i_1_n_2 : STD_LOGIC;
  signal \out_strm_V_last_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \out_strm_V_last_V_1_state[1]_i_1_n_2\ : STD_LOGIC;
  signal \out_strm_V_last_V_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal out_strm_V_strb_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \out_strm_V_strb_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \out_strm_V_strb_V_1_state[1]_i_1_n_2\ : STD_LOGIC;
  signal out_strm_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \out_strm_V_user_V_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \out_strm_V_user_V_1_state[1]_i_1_n_2\ : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_93_in : STD_LOGIC;
  signal \^post_process_u0_ap_ready\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp4_reg_294[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_294[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp4_reg_294[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp4_reg_294_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_V_reg_309 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_V_reg_3090 : STD_LOGIC;
  signal \tmp_V_reg_309[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_V_reg_309[1]_i_1_n_2\ : STD_LOGIC;
  signal tmp_last_V_reg_315 : STD_LOGIC;
  signal \tmp_last_V_reg_315[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_last_V_reg_315[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_last_V_reg_315[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_last_V_reg_315[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_last_V_reg_315[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_last_V_reg_315[0]_i_6_n_2\ : STD_LOGIC;
  signal \NLW_indvar_flatten_reg_130_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__7\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__3\ : label is "soft_lutpair11";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__5\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \exitcond7_reg_279[0]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \exitcond7_reg_279[0]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_270[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_270_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_270_pp0_iter2_reg[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \i_s_reg_289[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \i_s_reg_289[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \i_s_reg_289[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i_s_reg_289[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i_s_reg_289[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i_s_reg_289[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i_s_reg_289[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \i_s_reg_289[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i_s_reg_289[9]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \j_mid2_reg_284[10]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \j_mid2_reg_284[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \j_mid2_reg_284[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \j_mid2_reg_284[7]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \j_mid2_reg_284[8]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \j_mid2_reg_284[9]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \j_reg_152[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \j_reg_152[10]_i_13\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \j_reg_152[10]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \j_reg_152[10]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \j_reg_152[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \j_reg_152[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \j_reg_152[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \j_reg_152[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \j_reg_152[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \j_reg_152[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \j_reg_152[9]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \out_strm_TDATA[7]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of out_strm_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of out_strm_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \out_strm_V_data_V_1_state[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \out_strm_V_dest_V_1_state[0]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of out_strm_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \out_strm_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp4_reg_294[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp4_reg_294[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp_V_reg_309[1]_i_2\ : label is "soft_lutpair15";
begin
  Q(0) <= \^q\(0);
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  exitcond_flatten_reg_2700 <= \^exitcond_flatten_reg_2700\;
  \exitcond_flatten_reg_270_reg[0]_0\ <= \^exitcond_flatten_reg_270_reg[0]_0\;
  out_strm_TVALID <= \^out_strm_tvalid\;
  post_process_U0_ap_ready <= \^post_process_u0_ap_ready\;
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005C"
    )
        port map (
      I0 => post_process_U0_ap_start,
      I1 => \^post_process_u0_ap_ready\,
      I2 => \^q\(0),
      I3 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[0]_i_1__7_n_2\
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__3_n_2\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => post_process_U0_ap_start,
      I3 => \^q\(0),
      O => \ap_CS_fsm[1]_i_1__7_n_2\
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5053"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__3_n_2\,
      I1 => \^post_process_u0_ap_ready\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^q\(0),
      O => \ap_CS_fsm[2]_i_1__4_n_2\
    );
\ap_CS_fsm[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFAFAFBFFFBFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm[2]_i_3__3_n_2\,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => exitcond_flatten_fu_163_p2,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_enable_reg_pp0_iter3_reg_n_2,
      O => \ap_CS_fsm[2]_i_2__3_n_2\
    );
\ap_CS_fsm[2]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      O => \ap_CS_fsm[2]_i_3__3_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__7_n_2\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__7_n_2\,
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__4_n_2\,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA00EA00EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^q\(0),
      I2 => post_process_U0_ap_start,
      I3 => ap_rst_n,
      I4 => p_34_in,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__4_n_2\
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => exitcond_flatten_fu_163_p2,
      I1 => ap_block_pp0_stage0_subdone,
      O => p_34_in
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__4_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => p_34_in,
      O => \ap_enable_reg_pp0_iter1_i_1__5_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__5_n_2\,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__4_n_2\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__4_n_2\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0C0C0A0A0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter3_reg_n_2,
      I2 => ap_rst_n,
      I3 => post_process_U0_ap_start,
      I4 => \^q\(0),
      I5 => ap_block_pp0_stage0_subdone,
      O => ap_enable_reg_pp0_iter3_i_1_n_2
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_2,
      Q => ap_enable_reg_pp0_iter3_reg_n_2,
      R => '0'
    );
\exitcond7_reg_279[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \exitcond7_reg_279[0]_i_2_n_2\,
      I1 => \exitcond7_reg_279[0]_i_3_n_2\,
      I2 => j_reg_152(0),
      I3 => j_reg_152(1),
      I4 => j_reg_152(2),
      O => exitcond7_fu_175_p2
    );
\exitcond7_reg_279[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => j_reg_152(6),
      I1 => j_reg_152(5),
      I2 => j_reg_152(4),
      I3 => j_reg_152(3),
      O => \exitcond7_reg_279[0]_i_2_n_2\
    );
\exitcond7_reg_279[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => j_reg_152(9),
      I1 => j_reg_152(10),
      I2 => j_reg_152(7),
      I3 => j_reg_152(8),
      O => \exitcond7_reg_279[0]_i_3_n_2\
    );
\exitcond7_reg_279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => exitcond7_fu_175_p2,
      Q => sel0(10),
      R => '0'
    );
\exitcond_flatten_reg_270[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => exitcond_flatten_fu_163_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \^exitcond_flatten_reg_270_reg[0]_0\,
      O => \exitcond_flatten_reg_270[0]_i_1_n_2\
    );
\exitcond_flatten_reg_270_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^exitcond_flatten_reg_270_reg[0]_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => \exitcond_flatten_reg_270_pp0_iter1_reg_reg_n_2_[0]\,
      O => \exitcond_flatten_reg_270_pp0_iter1_reg[0]_i_1_n_2\
    );
\exitcond_flatten_reg_270_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_270_pp0_iter1_reg[0]_i_1_n_2\,
      Q => \exitcond_flatten_reg_270_pp0_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\exitcond_flatten_reg_270_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \exitcond_flatten_reg_270_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => exitcond_flatten_reg_270_pp0_iter2_reg,
      O => \exitcond_flatten_reg_270_pp0_iter2_reg[0]_i_1_n_2\
    );
\exitcond_flatten_reg_270_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_270_pp0_iter2_reg[0]_i_1_n_2\,
      Q => exitcond_flatten_reg_270_pp0_iter2_reg,
      R => '0'
    );
\exitcond_flatten_reg_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_270[0]_i_1_n_2\,
      Q => \^exitcond_flatten_reg_270_reg[0]_0\,
      R => '0'
    );
\i_reg_141[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_flatten_fu_163_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => exitcond7_fu_175_p2,
      O => \i_reg_141[9]_i_1_n_2\
    );
\i_reg_141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_reg_141[9]_i_1_n_2\,
      D => i_s_fu_189_p2(0),
      Q => \i_reg_141_reg__0\(0),
      R => i_reg_141
    );
\i_reg_141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_reg_141[9]_i_1_n_2\,
      D => i_s_fu_189_p2(1),
      Q => \i_reg_141_reg__0\(1),
      R => i_reg_141
    );
\i_reg_141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_reg_141[9]_i_1_n_2\,
      D => i_s_fu_189_p2(2),
      Q => \i_reg_141_reg__0\(2),
      R => i_reg_141
    );
\i_reg_141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_reg_141[9]_i_1_n_2\,
      D => i_s_fu_189_p2(3),
      Q => \i_reg_141_reg__0\(3),
      R => i_reg_141
    );
\i_reg_141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_reg_141[9]_i_1_n_2\,
      D => i_s_fu_189_p2(4),
      Q => \i_reg_141_reg__0\(4),
      R => i_reg_141
    );
\i_reg_141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_reg_141[9]_i_1_n_2\,
      D => i_s_fu_189_p2(5),
      Q => \i_reg_141_reg__0\(5),
      R => i_reg_141
    );
\i_reg_141_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_reg_141[9]_i_1_n_2\,
      D => i_s_fu_189_p2(6),
      Q => \i_reg_141_reg__0\(6),
      R => i_reg_141
    );
\i_reg_141_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_reg_141[9]_i_1_n_2\,
      D => i_s_fu_189_p2(7),
      Q => \i_reg_141_reg__0\(7),
      R => i_reg_141
    );
\i_reg_141_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_reg_141[9]_i_1_n_2\,
      D => i_s_fu_189_p2(8),
      Q => \i_reg_141_reg__0\(8),
      R => i_reg_141
    );
\i_reg_141_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_reg_141[9]_i_1_n_2\,
      D => i_s_fu_189_p2(9),
      Q => \i_reg_141_reg__0\(9),
      R => i_reg_141
    );
\i_s_reg_289[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_141_reg__0\(0),
      O => i_s_fu_189_p2(0)
    );
\i_s_reg_289[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_141_reg__0\(0),
      I1 => \i_reg_141_reg__0\(1),
      O => i_s_fu_189_p2(1)
    );
\i_s_reg_289[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_141_reg__0\(0),
      I1 => \i_reg_141_reg__0\(1),
      I2 => \i_reg_141_reg__0\(2),
      O => i_s_fu_189_p2(2)
    );
\i_s_reg_289[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_141_reg__0\(1),
      I1 => \i_reg_141_reg__0\(0),
      I2 => \i_reg_141_reg__0\(2),
      I3 => \i_reg_141_reg__0\(3),
      O => i_s_fu_189_p2(3)
    );
\i_s_reg_289[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_141_reg__0\(2),
      I1 => \i_reg_141_reg__0\(0),
      I2 => \i_reg_141_reg__0\(1),
      I3 => \i_reg_141_reg__0\(3),
      I4 => \i_reg_141_reg__0\(4),
      O => i_s_fu_189_p2(4)
    );
\i_s_reg_289[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_141_reg__0\(3),
      I1 => \i_reg_141_reg__0\(1),
      I2 => \i_reg_141_reg__0\(0),
      I3 => \i_reg_141_reg__0\(2),
      I4 => \i_reg_141_reg__0\(4),
      I5 => \i_reg_141_reg__0\(5),
      O => i_s_fu_189_p2(5)
    );
\i_s_reg_289[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_s_reg_289[9]_i_3_n_2\,
      I1 => \i_reg_141_reg__0\(6),
      O => i_s_fu_189_p2(6)
    );
\i_s_reg_289[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_s_reg_289[9]_i_3_n_2\,
      I1 => \i_reg_141_reg__0\(6),
      I2 => \i_reg_141_reg__0\(7),
      O => i_s_fu_189_p2(7)
    );
\i_s_reg_289[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_141_reg__0\(6),
      I1 => \i_s_reg_289[9]_i_3_n_2\,
      I2 => \i_reg_141_reg__0\(7),
      I3 => \i_reg_141_reg__0\(8),
      O => i_s_fu_189_p2(8)
    );
\i_s_reg_289[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_flatten_fu_163_p2,
      O => exitcond7_reg_2790
    );
\i_s_reg_289[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_141_reg__0\(7),
      I1 => \i_s_reg_289[9]_i_3_n_2\,
      I2 => \i_reg_141_reg__0\(6),
      I3 => \i_reg_141_reg__0\(8),
      I4 => \i_reg_141_reg__0\(9),
      O => i_s_fu_189_p2(9)
    );
\i_s_reg_289[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_reg_141_reg__0\(5),
      I1 => \i_reg_141_reg__0\(3),
      I2 => \i_reg_141_reg__0\(1),
      I3 => \i_reg_141_reg__0\(0),
      I4 => \i_reg_141_reg__0\(2),
      I5 => \i_reg_141_reg__0\(4),
      O => \i_s_reg_289[9]_i_3_n_2\
    );
\i_s_reg_289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => i_s_fu_189_p2(0),
      Q => sel0(0),
      R => '0'
    );
\i_s_reg_289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => i_s_fu_189_p2(1),
      Q => sel0(1),
      R => '0'
    );
\i_s_reg_289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => i_s_fu_189_p2(2),
      Q => sel0(2),
      R => '0'
    );
\i_s_reg_289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => i_s_fu_189_p2(3),
      Q => sel0(3),
      R => '0'
    );
\i_s_reg_289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => i_s_fu_189_p2(4),
      Q => sel0(4),
      R => '0'
    );
\i_s_reg_289_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => i_s_fu_189_p2(5),
      Q => sel0(5),
      R => '0'
    );
\i_s_reg_289_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => i_s_fu_189_p2(6),
      Q => sel0(6),
      R => '0'
    );
\i_s_reg_289_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => i_s_fu_189_p2(7),
      Q => sel0(7),
      R => '0'
    );
\i_s_reg_289_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => i_s_fu_189_p2(8),
      Q => sel0(8),
      R => '0'
    );
\i_s_reg_289_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => i_s_fu_189_p2(9),
      Q => sel0(9),
      R => '0'
    );
\indvar_flatten_reg_130[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_130_reg(0),
      O => \indvar_flatten_reg_130[0]_i_2_n_2\
    );
\indvar_flatten_reg_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[0]_i_1_n_9\,
      Q => indvar_flatten_reg_130_reg(0),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_reg_130_reg[0]_i_1_n_2\,
      CO(2) => \indvar_flatten_reg_130_reg[0]_i_1_n_3\,
      CO(1) => \indvar_flatten_reg_130_reg[0]_i_1_n_4\,
      CO(0) => \indvar_flatten_reg_130_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_reg_130_reg[0]_i_1_n_6\,
      O(2) => \indvar_flatten_reg_130_reg[0]_i_1_n_7\,
      O(1) => \indvar_flatten_reg_130_reg[0]_i_1_n_8\,
      O(0) => \indvar_flatten_reg_130_reg[0]_i_1_n_9\,
      S(3 downto 1) => indvar_flatten_reg_130_reg(3 downto 1),
      S(0) => \indvar_flatten_reg_130[0]_i_2_n_2\
    );
\indvar_flatten_reg_130_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[8]_i_1_n_7\,
      Q => indvar_flatten_reg_130_reg(10),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[8]_i_1_n_6\,
      Q => indvar_flatten_reg_130_reg(11),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[12]_i_1_n_9\,
      Q => indvar_flatten_reg_130_reg(12),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_130_reg[8]_i_1_n_2\,
      CO(3) => \indvar_flatten_reg_130_reg[12]_i_1_n_2\,
      CO(2) => \indvar_flatten_reg_130_reg[12]_i_1_n_3\,
      CO(1) => \indvar_flatten_reg_130_reg[12]_i_1_n_4\,
      CO(0) => \indvar_flatten_reg_130_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_130_reg[12]_i_1_n_6\,
      O(2) => \indvar_flatten_reg_130_reg[12]_i_1_n_7\,
      O(1) => \indvar_flatten_reg_130_reg[12]_i_1_n_8\,
      O(0) => \indvar_flatten_reg_130_reg[12]_i_1_n_9\,
      S(3 downto 0) => indvar_flatten_reg_130_reg(15 downto 12)
    );
\indvar_flatten_reg_130_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[12]_i_1_n_8\,
      Q => indvar_flatten_reg_130_reg(13),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[12]_i_1_n_7\,
      Q => indvar_flatten_reg_130_reg(14),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[12]_i_1_n_6\,
      Q => indvar_flatten_reg_130_reg(15),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[16]_i_1_n_9\,
      Q => indvar_flatten_reg_130_reg(16),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_130_reg[12]_i_1_n_2\,
      CO(3) => \NLW_indvar_flatten_reg_130_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_reg_130_reg[16]_i_1_n_3\,
      CO(1) => \indvar_flatten_reg_130_reg[16]_i_1_n_4\,
      CO(0) => \indvar_flatten_reg_130_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_130_reg[16]_i_1_n_6\,
      O(2) => \indvar_flatten_reg_130_reg[16]_i_1_n_7\,
      O(1) => \indvar_flatten_reg_130_reg[16]_i_1_n_8\,
      O(0) => \indvar_flatten_reg_130_reg[16]_i_1_n_9\,
      S(3 downto 0) => indvar_flatten_reg_130_reg(19 downto 16)
    );
\indvar_flatten_reg_130_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[16]_i_1_n_8\,
      Q => indvar_flatten_reg_130_reg(17),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[16]_i_1_n_7\,
      Q => indvar_flatten_reg_130_reg(18),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[16]_i_1_n_6\,
      Q => indvar_flatten_reg_130_reg(19),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[0]_i_1_n_8\,
      Q => indvar_flatten_reg_130_reg(1),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[0]_i_1_n_7\,
      Q => indvar_flatten_reg_130_reg(2),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[0]_i_1_n_6\,
      Q => indvar_flatten_reg_130_reg(3),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[4]_i_1_n_9\,
      Q => indvar_flatten_reg_130_reg(4),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_130_reg[0]_i_1_n_2\,
      CO(3) => \indvar_flatten_reg_130_reg[4]_i_1_n_2\,
      CO(2) => \indvar_flatten_reg_130_reg[4]_i_1_n_3\,
      CO(1) => \indvar_flatten_reg_130_reg[4]_i_1_n_4\,
      CO(0) => \indvar_flatten_reg_130_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_130_reg[4]_i_1_n_6\,
      O(2) => \indvar_flatten_reg_130_reg[4]_i_1_n_7\,
      O(1) => \indvar_flatten_reg_130_reg[4]_i_1_n_8\,
      O(0) => \indvar_flatten_reg_130_reg[4]_i_1_n_9\,
      S(3 downto 0) => indvar_flatten_reg_130_reg(7 downto 4)
    );
\indvar_flatten_reg_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[4]_i_1_n_8\,
      Q => indvar_flatten_reg_130_reg(5),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[4]_i_1_n_7\,
      Q => indvar_flatten_reg_130_reg(6),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[4]_i_1_n_6\,
      Q => indvar_flatten_reg_130_reg(7),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[8]_i_1_n_9\,
      Q => indvar_flatten_reg_130_reg(8),
      R => i_reg_141
    );
\indvar_flatten_reg_130_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_130_reg[4]_i_1_n_2\,
      CO(3) => \indvar_flatten_reg_130_reg[8]_i_1_n_2\,
      CO(2) => \indvar_flatten_reg_130_reg[8]_i_1_n_3\,
      CO(1) => \indvar_flatten_reg_130_reg[8]_i_1_n_4\,
      CO(0) => \indvar_flatten_reg_130_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_130_reg[8]_i_1_n_6\,
      O(2) => \indvar_flatten_reg_130_reg[8]_i_1_n_7\,
      O(1) => \indvar_flatten_reg_130_reg[8]_i_1_n_8\,
      O(0) => \indvar_flatten_reg_130_reg[8]_i_1_n_9\,
      S(3 downto 0) => indvar_flatten_reg_130_reg(11 downto 8)
    );
\indvar_flatten_reg_130_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => \indvar_flatten_reg_130_reg[8]_i_1_n_8\,
      Q => indvar_flatten_reg_130_reg(9),
      R => i_reg_141
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => out_strm_V_last_V_1_ack_in,
      I1 => out_strm_V_id_V_1_state(1),
      I2 => out_strm_V_data_V_1_ack_in,
      I3 => ap_CS_fsm_state6,
      I4 => \int_isr[0]_i_4_n_2\,
      O => \^post_process_u0_ap_ready\
    );
\int_isr[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => out_strm_V_keep_V_1_state(1),
      I1 => out_strm_V_dest_V_1_state(1),
      I2 => out_strm_V_user_V_1_state(1),
      I3 => out_strm_V_strb_V_1_state(1),
      O => \int_isr[0]_i_4_n_2\
    );
\j_mid2_reg_284[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_152(10),
      I1 => exitcond7_fu_175_p2,
      O => j_mid2_fu_181_p3(10)
    );
\j_mid2_reg_284[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => j_reg_152(3),
      I1 => j_reg_152(2),
      I2 => j_reg_152(1),
      I3 => j_reg_152(0),
      I4 => \exitcond7_reg_279[0]_i_3_n_2\,
      I5 => \exitcond7_reg_279[0]_i_2_n_2\,
      O => j_mid2_fu_181_p3(3)
    );
\j_mid2_reg_284[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_152(4),
      I1 => exitcond7_fu_175_p2,
      O => j_mid2_fu_181_p3(4)
    );
\j_mid2_reg_284[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_152(5),
      I1 => exitcond7_fu_175_p2,
      O => j_mid2_fu_181_p3(5)
    );
\j_mid2_reg_284[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_152(6),
      I1 => exitcond7_fu_175_p2,
      O => j_mid2_fu_181_p3(6)
    );
\j_mid2_reg_284[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_152(7),
      I1 => exitcond7_fu_175_p2,
      O => j_mid2_fu_181_p3(7)
    );
\j_mid2_reg_284[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_152(8),
      I1 => exitcond7_fu_175_p2,
      O => j_mid2_fu_181_p3(8)
    );
\j_mid2_reg_284[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => j_reg_152(9),
      I1 => exitcond7_fu_175_p2,
      O => j_mid2_fu_181_p3(9)
    );
\j_mid2_reg_284_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => j_reg_152(0),
      Q => j_mid2_reg_284(0),
      R => '0'
    );
\j_mid2_reg_284_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => j_mid2_fu_181_p3(10),
      Q => j_mid2_reg_284(10),
      R => '0'
    );
\j_mid2_reg_284_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => j_reg_152(1),
      Q => j_mid2_reg_284(1),
      R => '0'
    );
\j_mid2_reg_284_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => j_reg_152(2),
      Q => j_mid2_reg_284(2),
      R => '0'
    );
\j_mid2_reg_284_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => j_mid2_fu_181_p3(3),
      Q => j_mid2_reg_284(3),
      R => '0'
    );
\j_mid2_reg_284_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => j_mid2_fu_181_p3(4),
      Q => j_mid2_reg_284(4),
      R => '0'
    );
\j_mid2_reg_284_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => j_mid2_fu_181_p3(5),
      Q => j_mid2_reg_284(5),
      R => '0'
    );
\j_mid2_reg_284_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => j_mid2_fu_181_p3(6),
      Q => j_mid2_reg_284(6),
      R => '0'
    );
\j_mid2_reg_284_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => j_mid2_fu_181_p3(7),
      Q => j_mid2_reg_284(7),
      R => '0'
    );
\j_mid2_reg_284_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => j_mid2_fu_181_p3(8),
      Q => j_mid2_reg_284(8),
      R => '0'
    );
\j_mid2_reg_284_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_2790,
      D => j_mid2_fu_181_p3(9),
      Q => j_mid2_reg_284(9),
      R => '0'
    );
\j_reg_152[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => exitcond7_fu_175_p2,
      I1 => j_reg_152(0),
      O => j_2_fu_209_p2(0)
    );
\j_reg_152[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB000000FF000000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_flatten_fu_163_p2,
      I3 => post_process_U0_ap_start,
      I4 => \^q\(0),
      I5 => ap_enable_reg_pp0_iter0,
      O => i_reg_141
    );
\j_reg_152[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar_flatten_reg_130_reg(10),
      I1 => indvar_flatten_reg_130_reg(9),
      I2 => indvar_flatten_reg_130_reg(8),
      I3 => indvar_flatten_reg_130_reg(7),
      O => \j_reg_152[10]_i_10_n_2\
    );
\j_reg_152[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => indvar_flatten_reg_130_reg(14),
      I1 => indvar_flatten_reg_130_reg(13),
      I2 => indvar_flatten_reg_130_reg(11),
      I3 => indvar_flatten_reg_130_reg(12),
      O => \j_reg_152[10]_i_11_n_2\
    );
\j_reg_152[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => indvar_flatten_reg_130_reg(19),
      I1 => indvar_flatten_reg_130_reg(18),
      I2 => indvar_flatten_reg_130_reg(15),
      I3 => indvar_flatten_reg_130_reg(17),
      O => \j_reg_152[10]_i_12_n_2\
    );
\j_reg_152[10]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => j_reg_152(3),
      I1 => j_reg_152(0),
      I2 => j_reg_152(1),
      I3 => j_reg_152(2),
      O => \j_reg_152[10]_i_13_n_2\
    );
\j_reg_152[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_flatten_fu_163_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => i_reg_1411
    );
\j_reg_152[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => j_reg_152(8),
      I1 => \j_reg_152[10]_i_6_n_2\,
      I2 => j_reg_152(9),
      I3 => exitcond7_fu_175_p2,
      I4 => j_reg_152(10),
      O => j_2_fu_209_p2(10)
    );
\j_reg_152[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \j_reg_152[10]_i_7_n_2\,
      I1 => out_strm_V_data_V_1_ack_in,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \exitcond_flatten_reg_270_pp0_iter1_reg_reg_n_2_[0]\,
      O => ap_block_pp0_stage0_subdone
    );
\j_reg_152[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \j_reg_152[10]_i_8_n_2\,
      I1 => \j_reg_152[10]_i_9_n_2\,
      I2 => \j_reg_152[10]_i_10_n_2\,
      I3 => \j_reg_152[10]_i_11_n_2\,
      I4 => \j_reg_152[10]_i_12_n_2\,
      O => exitcond_flatten_fu_163_p2
    );
\j_reg_152[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => j_reg_152(7),
      I1 => j_reg_152(5),
      I2 => \j_reg_152[10]_i_13_n_2\,
      I3 => j_reg_152(4),
      I4 => exitcond7_fu_175_p2,
      I5 => j_reg_152(6),
      O => \j_reg_152[10]_i_6_n_2\
    );
\j_reg_152[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => strm_dst_V_V_empty_n,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \^exitcond_flatten_reg_270_reg[0]_0\,
      I3 => out_strm_V_data_V_1_ack_in,
      I4 => ap_enable_reg_pp0_iter3_reg_n_2,
      I5 => exitcond_flatten_reg_270_pp0_iter2_reg,
      O => \j_reg_152[10]_i_7_n_2\
    );
\j_reg_152[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten_reg_130_reg(16),
      I1 => indvar_flatten_reg_130_reg(1),
      I2 => indvar_flatten_reg_130_reg(0),
      I3 => indvar_flatten_reg_130_reg(3),
      O => \j_reg_152[10]_i_8_n_2\
    );
\j_reg_152[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar_flatten_reg_130_reg(4),
      I1 => indvar_flatten_reg_130_reg(2),
      I2 => indvar_flatten_reg_130_reg(6),
      I3 => indvar_flatten_reg_130_reg(5),
      O => \j_reg_152[10]_i_9_n_2\
    );
\j_reg_152[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => j_reg_152(0),
      I1 => exitcond7_fu_175_p2,
      I2 => j_reg_152(1),
      O => j_2_fu_209_p2(1)
    );
\j_reg_152[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => j_reg_152(0),
      I1 => j_reg_152(1),
      I2 => exitcond7_fu_175_p2,
      I3 => j_reg_152(2),
      O => j_2_fu_209_p2(2)
    );
\j_reg_152[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => j_reg_152(1),
      I1 => j_reg_152(0),
      I2 => j_reg_152(2),
      I3 => exitcond7_fu_175_p2,
      I4 => j_reg_152(3),
      O => j_2_fu_209_p2(3)
    );
\j_reg_152[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => j_reg_152(2),
      I1 => j_reg_152(0),
      I2 => j_reg_152(1),
      I3 => j_reg_152(3),
      I4 => exitcond7_fu_175_p2,
      I5 => j_reg_152(4),
      O => j_2_fu_209_p2(4)
    );
\j_reg_152[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \j_reg_152[8]_i_2_n_2\,
      I1 => exitcond7_fu_175_p2,
      I2 => j_reg_152(5),
      O => j_2_fu_209_p2(5)
    );
\j_reg_152[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_reg_152[8]_i_2_n_2\,
      I1 => j_reg_152(5),
      I2 => exitcond7_fu_175_p2,
      I3 => j_reg_152(6),
      O => j_2_fu_209_p2(6)
    );
\j_reg_152[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => j_reg_152(5),
      I1 => \j_reg_152[8]_i_2_n_2\,
      I2 => j_reg_152(6),
      I3 => exitcond7_fu_175_p2,
      I4 => j_reg_152(7),
      O => j_2_fu_209_p2(7)
    );
\j_reg_152[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => j_reg_152(6),
      I1 => \j_reg_152[8]_i_2_n_2\,
      I2 => j_reg_152(5),
      I3 => j_reg_152(7),
      I4 => exitcond7_fu_175_p2,
      I5 => j_reg_152(8),
      O => j_2_fu_209_p2(8)
    );
\j_reg_152[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => j_reg_152(4),
      I1 => j_reg_152(2),
      I2 => j_reg_152(0),
      I3 => exitcond7_fu_175_p2,
      I4 => j_reg_152(1),
      I5 => j_reg_152(3),
      O => \j_reg_152[8]_i_2_n_2\
    );
\j_reg_152[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_reg_152[10]_i_6_n_2\,
      I1 => j_reg_152(8),
      I2 => exitcond7_fu_175_p2,
      I3 => j_reg_152(9),
      O => j_2_fu_209_p2(9)
    );
\j_reg_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => j_2_fu_209_p2(0),
      Q => j_reg_152(0),
      R => i_reg_141
    );
\j_reg_152_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => j_2_fu_209_p2(10),
      Q => j_reg_152(10),
      R => i_reg_141
    );
\j_reg_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => j_2_fu_209_p2(1),
      Q => j_reg_152(1),
      R => i_reg_141
    );
\j_reg_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => j_2_fu_209_p2(2),
      Q => j_reg_152(2),
      R => i_reg_141
    );
\j_reg_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => j_2_fu_209_p2(3),
      Q => j_reg_152(3),
      R => i_reg_141
    );
\j_reg_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => j_2_fu_209_p2(4),
      Q => j_reg_152(4),
      R => i_reg_141
    );
\j_reg_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => j_2_fu_209_p2(5),
      Q => j_reg_152(5),
      R => i_reg_141
    );
\j_reg_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => j_2_fu_209_p2(6),
      Q => j_reg_152(6),
      R => i_reg_141
    );
\j_reg_152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => j_2_fu_209_p2(7),
      Q => j_reg_152(7),
      R => i_reg_141
    );
\j_reg_152_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => j_2_fu_209_p2(8),
      Q => j_reg_152(8),
      R => i_reg_141
    );
\j_reg_152_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1411,
      D => j_2_fu_209_p2(9),
      Q => j_reg_152(9),
      R => i_reg_141
    );
\mOutPtr[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      O => \^exitcond_flatten_reg_2700\
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => \^exitcond_flatten_reg_270_reg[0]_0\,
      I4 => strm_dst_V_V_empty_n,
      O => \ap_CS_fsm_reg[1]_0\
    );
\out_strm_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_strm_V_data_V_1_payload_B(6),
      I1 => out_strm_V_data_V_1_payload_A(6),
      I2 => out_strm_V_data_V_1_sel,
      O => out_strm_TDATA(0)
    );
\out_strm_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_strm_V_data_V_1_payload_B(7),
      I1 => out_strm_V_data_V_1_payload_A(7),
      I2 => out_strm_V_data_V_1_sel,
      O => out_strm_TDATA(1)
    );
\out_strm_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_strm_V_last_V_1_payload_B,
      I1 => out_strm_V_last_V_1_sel,
      I2 => out_strm_V_last_V_1_payload_A,
      O => out_strm_TLAST(0)
    );
\out_strm_V_data_V_1_payload_A[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFE0000EE0E"
    )
        port map (
      I0 => tmp_V_reg_309(0),
      I1 => tmp_V_reg_309(1),
      I2 => \out_strm_V_data_V_1_state_reg_n_2_[0]\,
      I3 => out_strm_V_data_V_1_ack_in,
      I4 => out_strm_V_data_V_1_sel_wr,
      I5 => out_strm_V_data_V_1_payload_A(6),
      O => \out_strm_V_data_V_1_payload_A[6]_i_1_n_2\
    );
\out_strm_V_data_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_V_reg_309(1),
      I1 => \out_strm_V_data_V_1_state_reg_n_2_[0]\,
      I2 => out_strm_V_data_V_1_ack_in,
      I3 => out_strm_V_data_V_1_sel_wr,
      I4 => out_strm_V_data_V_1_payload_A(7),
      O => \out_strm_V_data_V_1_payload_A[7]_i_1_n_2\
    );
\out_strm_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_data_V_1_payload_A[6]_i_1_n_2\,
      Q => out_strm_V_data_V_1_payload_A(6),
      R => '0'
    );
\out_strm_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_data_V_1_payload_A[7]_i_1_n_2\,
      Q => out_strm_V_data_V_1_payload_A(7),
      R => '0'
    );
\out_strm_V_data_V_1_payload_B[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFEFE0E000E0"
    )
        port map (
      I0 => tmp_V_reg_309(0),
      I1 => tmp_V_reg_309(1),
      I2 => out_strm_V_data_V_1_sel_wr,
      I3 => \out_strm_V_data_V_1_state_reg_n_2_[0]\,
      I4 => out_strm_V_data_V_1_ack_in,
      I5 => out_strm_V_data_V_1_payload_B(6),
      O => \out_strm_V_data_V_1_payload_B[6]_i_1_n_2\
    );
\out_strm_V_data_V_1_payload_B[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => tmp_V_reg_309(1),
      I1 => out_strm_V_data_V_1_sel_wr,
      I2 => \out_strm_V_data_V_1_state_reg_n_2_[0]\,
      I3 => out_strm_V_data_V_1_ack_in,
      I4 => out_strm_V_data_V_1_payload_B(7),
      O => \out_strm_V_data_V_1_payload_B[7]_i_1_n_2\
    );
\out_strm_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_data_V_1_payload_B[6]_i_1_n_2\,
      Q => out_strm_V_data_V_1_payload_B(6),
      R => '0'
    );
\out_strm_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_data_V_1_payload_B[7]_i_1_n_2\,
      Q => out_strm_V_data_V_1_payload_B(7),
      R => '0'
    );
out_strm_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_strm_TREADY,
      I1 => \out_strm_V_data_V_1_state_reg_n_2_[0]\,
      I2 => out_strm_V_data_V_1_sel,
      O => out_strm_V_data_V_1_sel_rd_i_1_n_2
    );
out_strm_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_strm_V_data_V_1_sel_rd_i_1_n_2,
      Q => out_strm_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
out_strm_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_strm_V_data_V_1_ack_in,
      I1 => p_93_in,
      I2 => out_strm_V_data_V_1_sel_wr,
      O => out_strm_V_data_V_1_sel_wr_i_1_n_2
    );
out_strm_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_strm_V_data_V_1_sel_wr_i_1_n_2,
      Q => out_strm_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\out_strm_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_strm_TREADY,
      I2 => p_93_in,
      I3 => out_strm_V_data_V_1_ack_in,
      I4 => \out_strm_V_data_V_1_state_reg_n_2_[0]\,
      O => \out_strm_V_data_V_1_state[0]_i_1_n_2\
    );
\out_strm_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => out_strm_TREADY,
      I1 => p_93_in,
      I2 => out_strm_V_data_V_1_ack_in,
      I3 => \out_strm_V_data_V_1_state_reg_n_2_[0]\,
      O => out_strm_V_data_V_1_state(1)
    );
\out_strm_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_data_V_1_state[0]_i_1_n_2\,
      Q => \out_strm_V_data_V_1_state_reg_n_2_[0]\,
      R => '0'
    );
\out_strm_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_strm_V_data_V_1_state(1),
      Q => out_strm_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\out_strm_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA02A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_strm_TREADY,
      I2 => out_strm_V_dest_V_1_state(1),
      I3 => \^out_strm_tvalid\,
      I4 => p_93_in,
      O => \out_strm_V_dest_V_1_state[0]_i_1_n_2\
    );
\out_strm_V_dest_V_1_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \exitcond_flatten_reg_270_pp0_iter1_reg_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_block_pp0_stage0_subdone,
      O => p_93_in
    );
\out_strm_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEF"
    )
        port map (
      I0 => out_strm_TREADY,
      I1 => out_strm_V_dest_V_1_state(1),
      I2 => \^out_strm_tvalid\,
      I3 => p_93_in,
      O => \out_strm_V_dest_V_1_state[1]_i_1_n_2\
    );
\out_strm_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_dest_V_1_state[0]_i_1_n_2\,
      Q => \^out_strm_tvalid\,
      R => '0'
    );
\out_strm_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_dest_V_1_state[1]_i_1_n_2\,
      Q => out_strm_V_dest_V_1_state(1),
      R => ap_rst_n_inv
    );
\out_strm_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA02A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_strm_TREADY,
      I2 => out_strm_V_id_V_1_state(1),
      I3 => out_strm_V_id_V_1_state(0),
      I4 => p_93_in,
      O => \out_strm_V_id_V_1_state[0]_i_1_n_2\
    );
\out_strm_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEF"
    )
        port map (
      I0 => out_strm_TREADY,
      I1 => out_strm_V_id_V_1_state(1),
      I2 => out_strm_V_id_V_1_state(0),
      I3 => p_93_in,
      O => \out_strm_V_id_V_1_state[1]_i_1_n_2\
    );
\out_strm_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_id_V_1_state[0]_i_1_n_2\,
      Q => out_strm_V_id_V_1_state(0),
      R => '0'
    );
\out_strm_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_id_V_1_state[1]_i_1_n_2\,
      Q => out_strm_V_id_V_1_state(1),
      R => ap_rst_n_inv
    );
\out_strm_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA02A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_strm_TREADY,
      I2 => out_strm_V_keep_V_1_state(1),
      I3 => out_strm_V_keep_V_1_state(0),
      I4 => p_93_in,
      O => \out_strm_V_keep_V_1_state[0]_i_1_n_2\
    );
\out_strm_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEF"
    )
        port map (
      I0 => out_strm_TREADY,
      I1 => out_strm_V_keep_V_1_state(1),
      I2 => out_strm_V_keep_V_1_state(0),
      I3 => p_93_in,
      O => \out_strm_V_keep_V_1_state[1]_i_1_n_2\
    );
\out_strm_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_keep_V_1_state[0]_i_1_n_2\,
      Q => out_strm_V_keep_V_1_state(0),
      R => '0'
    );
\out_strm_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_keep_V_1_state[1]_i_1_n_2\,
      Q => out_strm_V_keep_V_1_state(1),
      R => ap_rst_n_inv
    );
\out_strm_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_last_V_reg_315,
      I1 => \out_strm_V_last_V_1_state_reg_n_2_[0]\,
      I2 => out_strm_V_last_V_1_ack_in,
      I3 => out_strm_V_last_V_1_sel_wr,
      I4 => out_strm_V_last_V_1_payload_A,
      O => \out_strm_V_last_V_1_payload_A[0]_i_1_n_2\
    );
\out_strm_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_last_V_1_payload_A[0]_i_1_n_2\,
      Q => out_strm_V_last_V_1_payload_A,
      R => '0'
    );
\out_strm_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => tmp_last_V_reg_315,
      I1 => out_strm_V_last_V_1_sel_wr,
      I2 => \out_strm_V_last_V_1_state_reg_n_2_[0]\,
      I3 => out_strm_V_last_V_1_ack_in,
      I4 => out_strm_V_last_V_1_payload_B,
      O => \out_strm_V_last_V_1_payload_B[0]_i_1_n_2\
    );
\out_strm_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_last_V_1_payload_B[0]_i_1_n_2\,
      Q => out_strm_V_last_V_1_payload_B,
      R => '0'
    );
out_strm_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_strm_TREADY,
      I1 => \out_strm_V_last_V_1_state_reg_n_2_[0]\,
      I2 => out_strm_V_last_V_1_sel,
      O => out_strm_V_last_V_1_sel_rd_i_1_n_2
    );
out_strm_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_strm_V_last_V_1_sel_rd_i_1_n_2,
      Q => out_strm_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
out_strm_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_strm_V_last_V_1_ack_in,
      I1 => p_93_in,
      I2 => out_strm_V_last_V_1_sel_wr,
      O => out_strm_V_last_V_1_sel_wr_i_1_n_2
    );
out_strm_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_strm_V_last_V_1_sel_wr_i_1_n_2,
      Q => out_strm_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\out_strm_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \out_strm_V_last_V_1_state_reg_n_2_[0]\,
      I2 => out_strm_V_last_V_1_ack_in,
      I3 => out_strm_TREADY,
      I4 => p_93_in,
      O => \out_strm_V_last_V_1_state[0]_i_1_n_2\
    );
\out_strm_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \out_strm_V_last_V_1_state_reg_n_2_[0]\,
      I1 => out_strm_V_last_V_1_ack_in,
      I2 => out_strm_TREADY,
      I3 => p_93_in,
      O => \out_strm_V_last_V_1_state[1]_i_1_n_2\
    );
\out_strm_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_last_V_1_state[0]_i_1_n_2\,
      Q => \out_strm_V_last_V_1_state_reg_n_2_[0]\,
      R => '0'
    );
\out_strm_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_last_V_1_state[1]_i_1_n_2\,
      Q => out_strm_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\out_strm_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA02A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_strm_TREADY,
      I2 => out_strm_V_strb_V_1_state(1),
      I3 => out_strm_V_strb_V_1_state(0),
      I4 => p_93_in,
      O => \out_strm_V_strb_V_1_state[0]_i_1_n_2\
    );
\out_strm_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEF"
    )
        port map (
      I0 => out_strm_TREADY,
      I1 => out_strm_V_strb_V_1_state(1),
      I2 => out_strm_V_strb_V_1_state(0),
      I3 => p_93_in,
      O => \out_strm_V_strb_V_1_state[1]_i_1_n_2\
    );
\out_strm_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_strb_V_1_state[0]_i_1_n_2\,
      Q => out_strm_V_strb_V_1_state(0),
      R => '0'
    );
\out_strm_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_strb_V_1_state[1]_i_1_n_2\,
      Q => out_strm_V_strb_V_1_state(1),
      R => ap_rst_n_inv
    );
\out_strm_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA02A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_strm_TREADY,
      I2 => out_strm_V_user_V_1_state(1),
      I3 => out_strm_V_user_V_1_state(0),
      I4 => p_93_in,
      O => \out_strm_V_user_V_1_state[0]_i_1_n_2\
    );
\out_strm_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFEF"
    )
        port map (
      I0 => out_strm_TREADY,
      I1 => out_strm_V_user_V_1_state(1),
      I2 => out_strm_V_user_V_1_state(0),
      I3 => p_93_in,
      O => \out_strm_V_user_V_1_state[1]_i_1_n_2\
    );
\out_strm_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_user_V_1_state[0]_i_1_n_2\,
      Q => out_strm_V_user_V_1_state(0),
      R => '0'
    );
\out_strm_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_strm_V_user_V_1_state[1]_i_1_n_2\,
      Q => out_strm_V_user_V_1_state(1),
      R => ap_rst_n_inv
    );
\tmp4_reg_294[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0400"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_flatten_fu_163_p2,
      I3 => \tmp4_reg_294[0]_i_2_n_2\,
      I4 => \tmp4_reg_294_reg_n_2_[0]\,
      O => \tmp4_reg_294[0]_i_1_n_2\
    );
\tmp4_reg_294[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \tmp4_reg_294[0]_i_3_n_2\,
      I1 => \i_reg_141_reg__0\(2),
      I2 => \i_reg_141_reg__0\(3),
      I3 => \i_reg_141_reg__0\(0),
      I4 => \i_reg_141_reg__0\(1),
      O => \tmp4_reg_294[0]_i_2_n_2\
    );
\tmp4_reg_294[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \i_reg_141_reg__0\(4),
      I1 => \i_reg_141_reg__0\(5),
      I2 => \i_reg_141_reg__0\(6),
      I3 => \i_reg_141_reg__0\(7),
      I4 => \i_reg_141_reg__0\(8),
      I5 => \i_reg_141_reg__0\(9),
      O => \tmp4_reg_294[0]_i_3_n_2\
    );
\tmp4_reg_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp4_reg_294[0]_i_1_n_2\,
      Q => \tmp4_reg_294_reg_n_2_[0]\,
      R => '0'
    );
\tmp_V_reg_309[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \tmp_V_reg_309_reg[1]_0\(0),
      I1 => \tmp_V_reg_309_reg[1]_1\,
      I2 => \tmp_V_reg_309_reg[1]_2\,
      I3 => \tmp_V_reg_309_reg[1]_3\(0),
      I4 => tmp_V_reg_3090,
      I5 => tmp_V_reg_309(0),
      O => \tmp_V_reg_309[0]_i_1_n_2\
    );
\tmp_V_reg_309[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \tmp_V_reg_309_reg[1]_0\(1),
      I1 => \tmp_V_reg_309_reg[1]_1\,
      I2 => \tmp_V_reg_309_reg[1]_2\,
      I3 => \tmp_V_reg_309_reg[1]_3\(1),
      I4 => tmp_V_reg_3090,
      I5 => tmp_V_reg_309(1),
      O => \tmp_V_reg_309[1]_i_1_n_2\
    );
\tmp_V_reg_309[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^exitcond_flatten_reg_270_reg[0]_0\,
      O => tmp_V_reg_3090
    );
\tmp_V_reg_309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_V_reg_309[0]_i_1_n_2\,
      Q => tmp_V_reg_309(0),
      R => '0'
    );
\tmp_V_reg_309_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_V_reg_309[1]_i_1_n_2\,
      Q => tmp_V_reg_309(1),
      R => '0'
    );
\tmp_last_V_reg_315[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F0080"
    )
        port map (
      I0 => \tmp_last_V_reg_315[0]_i_2_n_2\,
      I1 => \tmp_last_V_reg_315[0]_i_3_n_2\,
      I2 => \^exitcond_flatten_reg_2700\,
      I3 => \^exitcond_flatten_reg_270_reg[0]_0\,
      I4 => tmp_last_V_reg_315,
      O => \tmp_last_V_reg_315[0]_i_1_n_2\
    );
\tmp_last_V_reg_315[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => j_mid2_reg_284(3),
      I1 => j_mid2_reg_284(4),
      I2 => j_mid2_reg_284(2),
      I3 => j_mid2_reg_284(1),
      I4 => j_mid2_reg_284(0),
      I5 => \tmp_last_V_reg_315[0]_i_4_n_2\,
      O => \tmp_last_V_reg_315[0]_i_2_n_2\
    );
\tmp_last_V_reg_315[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => j_mid2_reg_284(7),
      I1 => j_mid2_reg_284(8),
      I2 => j_mid2_reg_284(5),
      I3 => j_mid2_reg_284(6),
      I4 => j_mid2_reg_284(9),
      I5 => j_mid2_reg_284(10),
      O => \tmp_last_V_reg_315[0]_i_3_n_2\
    );
\tmp_last_V_reg_315[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => \tmp_last_V_reg_315[0]_i_5_n_2\,
      I3 => \tmp_last_V_reg_315[0]_i_6_n_2\,
      I4 => sel0(10),
      I5 => \tmp4_reg_294_reg_n_2_[0]\,
      O => \tmp_last_V_reg_315[0]_i_4_n_2\
    );
\tmp_last_V_reg_315[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => sel0(8),
      I1 => sel0(9),
      I2 => sel0(7),
      I3 => sel0(6),
      O => \tmp_last_V_reg_315[0]_i_5_n_2\
    );
\tmp_last_V_reg_315[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(4),
      I2 => sel0(3),
      I3 => sel0(2),
      O => \tmp_last_V_reg_315[0]_i_6_n_2\
    );
\tmp_last_V_reg_315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_last_V_reg_315[0]_i_1_n_2\,
      Q => tmp_last_V_reg_315,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pre_process211 is
  port (
    in_strm_TREADY : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    internal_full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    \tmp_data_V_reg_189_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_xFCannyEdgeDetector_U0_full_n : in STD_LOGIC;
    pre_process211_U0_ap_start : in STD_LOGIC;
    high_threshold_c_full_n : in STD_LOGIC;
    low_threshold_c_full_n : in STD_LOGIC;
    strm_src_V_V_full_n : in STD_LOGIC;
    in_strm_TVALID : in STD_LOGIC;
    in_strm_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pre_process211;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pre_process211 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__3_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__4_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal exitcond_flatten_fu_164_p2 : STD_LOGIC;
  signal exitcond_flatten_reg_180 : STD_LOGIC;
  signal \exitcond_flatten_reg_180[0]_i_1_n_2\ : STD_LOGIC;
  signal \^in_strm_tready\ : STD_LOGIC;
  signal in_strm_V_data_V_0_ack_in : STD_LOGIC;
  signal in_strm_V_data_V_0_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_strm_V_data_V_0_load_A : STD_LOGIC;
  signal in_strm_V_data_V_0_load_B : STD_LOGIC;
  signal in_strm_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_strm_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in_strm_V_data_V_0_sel : STD_LOGIC;
  signal in_strm_V_data_V_0_sel_rd_i_1_n_2 : STD_LOGIC;
  signal in_strm_V_data_V_0_sel_wr : STD_LOGIC;
  signal in_strm_V_data_V_0_sel_wr_i_1_n_2 : STD_LOGIC;
  signal in_strm_V_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \in_strm_V_data_V_0_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \in_strm_V_data_V_0_state_reg_n_2_[0]\ : STD_LOGIC;
  signal in_strm_V_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \in_strm_V_dest_V_0_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \in_strm_V_dest_V_0_state_reg_n_2_[0]\ : STD_LOGIC;
  signal indvar_flatten_reg_153 : STD_LOGIC;
  signal \indvar_flatten_reg_153[0]_i_4_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_153[0]_i_5_n_2\ : STD_LOGIC;
  signal indvar_flatten_reg_153_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \indvar_flatten_reg_153_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_153_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__1_n_2\ : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__3_n_2\ : STD_LOGIC;
  signal tmp_data_V_reg_1890 : STD_LOGIC;
  signal \tmp_data_V_reg_189[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_data_V_reg_189[7]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_data_V_reg_189[7]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_data_V_reg_189[7]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_data_V_reg_189[7]_i_9_n_2\ : STD_LOGIC;
  signal \NLW_indvar_flatten_reg_153_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__5\ : label is "soft_lutpair35";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of in_strm_V_data_V_0_sel_rd_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of in_strm_V_data_V_0_sel_wr_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \in_strm_V_data_V_0_state[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_153[0]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_189[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_189[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_189[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_189[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_189[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_189[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_189[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_189[7]_i_2\ : label is "soft_lutpair42";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  in_strm_TREADY <= \^in_strm_tready\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => high_threshold_c_full_n,
      I1 => low_threshold_c_full_n,
      I2 => \^q\(0),
      I3 => pre_process211_U0_ap_start,
      I4 => \^start_once_reg\,
      I5 => start_for_xFCannyEdgeDetector_U0_full_n,
      O => internal_full_n_reg_0(0)
    );
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => low_threshold_c_full_n,
      I1 => high_threshold_c_full_n,
      I2 => \^q\(0),
      I3 => pre_process211_U0_ap_start,
      I4 => \^start_once_reg\,
      I5 => start_for_xFCannyEdgeDetector_U0_full_n,
      O => \^e\(0)
    );
\SRL_SIG[0][7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => exitcond_flatten_reg_180,
      I4 => strm_src_V_V_full_n,
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^e\(0),
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0CEECC"
    )
        port map (
      I0 => \^e\(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^q\(0),
      I4 => p_21_in,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => p_21_in,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => exitcond_flatten_reg_180,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => strm_src_V_V_full_n,
      I3 => exitcond_flatten_fu_164_p2,
      O => p_21_in
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^e\(0),
      I2 => ap_rst_n,
      I3 => p_21_in,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__3_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__3_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A000C000C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => exitcond_flatten_fu_164_p2,
      I4 => \^e\(0),
      I5 => ap_block_pp0_stage0_subdone,
      O => \ap_enable_reg_pp0_iter1_i_1__4_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__4_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
\exitcond_flatten_reg_180[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => exitcond_flatten_reg_180,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond_flatten_fu_164_p2,
      O => \exitcond_flatten_reg_180[0]_i_1_n_2\
    );
\exitcond_flatten_reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_180[0]_i_1_n_2\,
      Q => exitcond_flatten_reg_180,
      R => '0'
    );
\in_strm_V_data_V_0_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \in_strm_V_data_V_0_state_reg_n_2_[0]\,
      I1 => in_strm_V_data_V_0_ack_in,
      I2 => in_strm_V_data_V_0_sel_wr,
      O => in_strm_V_data_V_0_load_A
    );
\in_strm_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_A,
      D => in_strm_TDATA(0),
      Q => in_strm_V_data_V_0_payload_A(0),
      R => '0'
    );
\in_strm_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_A,
      D => in_strm_TDATA(1),
      Q => in_strm_V_data_V_0_payload_A(1),
      R => '0'
    );
\in_strm_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_A,
      D => in_strm_TDATA(2),
      Q => in_strm_V_data_V_0_payload_A(2),
      R => '0'
    );
\in_strm_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_A,
      D => in_strm_TDATA(3),
      Q => in_strm_V_data_V_0_payload_A(3),
      R => '0'
    );
\in_strm_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_A,
      D => in_strm_TDATA(4),
      Q => in_strm_V_data_V_0_payload_A(4),
      R => '0'
    );
\in_strm_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_A,
      D => in_strm_TDATA(5),
      Q => in_strm_V_data_V_0_payload_A(5),
      R => '0'
    );
\in_strm_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_A,
      D => in_strm_TDATA(6),
      Q => in_strm_V_data_V_0_payload_A(6),
      R => '0'
    );
\in_strm_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_A,
      D => in_strm_TDATA(7),
      Q => in_strm_V_data_V_0_payload_A(7),
      R => '0'
    );
\in_strm_V_data_V_0_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \in_strm_V_data_V_0_state_reg_n_2_[0]\,
      I1 => in_strm_V_data_V_0_ack_in,
      I2 => in_strm_V_data_V_0_sel_wr,
      O => in_strm_V_data_V_0_load_B
    );
\in_strm_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_B,
      D => in_strm_TDATA(0),
      Q => in_strm_V_data_V_0_payload_B(0),
      R => '0'
    );
\in_strm_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_B,
      D => in_strm_TDATA(1),
      Q => in_strm_V_data_V_0_payload_B(1),
      R => '0'
    );
\in_strm_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_B,
      D => in_strm_TDATA(2),
      Q => in_strm_V_data_V_0_payload_B(2),
      R => '0'
    );
\in_strm_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_B,
      D => in_strm_TDATA(3),
      Q => in_strm_V_data_V_0_payload_B(3),
      R => '0'
    );
\in_strm_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_B,
      D => in_strm_TDATA(4),
      Q => in_strm_V_data_V_0_payload_B(4),
      R => '0'
    );
\in_strm_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_B,
      D => in_strm_TDATA(5),
      Q => in_strm_V_data_V_0_payload_B(5),
      R => '0'
    );
\in_strm_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_B,
      D => in_strm_TDATA(6),
      Q => in_strm_V_data_V_0_payload_B(6),
      R => '0'
    );
\in_strm_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_strm_V_data_V_0_load_B,
      D => in_strm_TDATA(7),
      Q => in_strm_V_data_V_0_payload_B(7),
      R => '0'
    );
in_strm_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \in_strm_V_data_V_0_state_reg_n_2_[0]\,
      I1 => p_41_in,
      I2 => in_strm_V_data_V_0_sel,
      O => in_strm_V_data_V_0_sel_rd_i_1_n_2
    );
in_strm_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => in_strm_V_data_V_0_sel_rd_i_1_n_2,
      Q => in_strm_V_data_V_0_sel,
      R => ap_rst_n_inv
    );
in_strm_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in_strm_TVALID,
      I1 => in_strm_V_data_V_0_ack_in,
      I2 => in_strm_V_data_V_0_sel_wr,
      O => in_strm_V_data_V_0_sel_wr_i_1_n_2
    );
in_strm_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => in_strm_V_data_V_0_sel_wr_i_1_n_2,
      Q => in_strm_V_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\in_strm_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_41_in,
      I2 => in_strm_TVALID,
      I3 => in_strm_V_data_V_0_ack_in,
      I4 => \in_strm_V_data_V_0_state_reg_n_2_[0]\,
      O => \in_strm_V_data_V_0_state[0]_i_1_n_2\
    );
\in_strm_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => p_41_in,
      I1 => in_strm_TVALID,
      I2 => in_strm_V_data_V_0_ack_in,
      I3 => \in_strm_V_data_V_0_state_reg_n_2_[0]\,
      O => in_strm_V_data_V_0_state(1)
    );
\in_strm_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \in_strm_V_data_V_0_state[0]_i_1_n_2\,
      Q => \in_strm_V_data_V_0_state_reg_n_2_[0]\,
      R => '0'
    );
\in_strm_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => in_strm_V_data_V_0_state(1),
      Q => in_strm_V_data_V_0_ack_in,
      R => ap_rst_n_inv
    );
\in_strm_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_41_in,
      I2 => in_strm_TVALID,
      I3 => \^in_strm_tready\,
      I4 => \in_strm_V_dest_V_0_state_reg_n_2_[0]\,
      O => \in_strm_V_dest_V_0_state[0]_i_1_n_2\
    );
\in_strm_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => p_41_in,
      I1 => in_strm_TVALID,
      I2 => \^in_strm_tready\,
      I3 => \in_strm_V_dest_V_0_state_reg_n_2_[0]\,
      O => in_strm_V_dest_V_0_state(1)
    );
\in_strm_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \in_strm_V_dest_V_0_state[0]_i_1_n_2\,
      Q => \in_strm_V_dest_V_0_state_reg_n_2_[0]\,
      R => '0'
    );
\in_strm_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => in_strm_V_dest_V_0_state(1),
      Q => \^in_strm_tready\,
      R => ap_rst_n_inv
    );
\indvar_flatten_reg_153[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => p_41_in,
      O => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \indvar_flatten_reg_153[0]_i_4_n_2\,
      I1 => \in_strm_V_data_V_0_state_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => exitcond_flatten_fu_164_p2,
      O => p_41_in
    );
\indvar_flatten_reg_153[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exitcond_flatten_reg_180,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => strm_src_V_V_full_n,
      O => \indvar_flatten_reg_153[0]_i_4_n_2\
    );
\indvar_flatten_reg_153[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_153_reg(0),
      O => \indvar_flatten_reg_153[0]_i_5_n_2\
    );
\indvar_flatten_reg_153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[0]_i_3_n_9\,
      Q => indvar_flatten_reg_153_reg(0),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_reg_153_reg[0]_i_3_n_2\,
      CO(2) => \indvar_flatten_reg_153_reg[0]_i_3_n_3\,
      CO(1) => \indvar_flatten_reg_153_reg[0]_i_3_n_4\,
      CO(0) => \indvar_flatten_reg_153_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_reg_153_reg[0]_i_3_n_6\,
      O(2) => \indvar_flatten_reg_153_reg[0]_i_3_n_7\,
      O(1) => \indvar_flatten_reg_153_reg[0]_i_3_n_8\,
      O(0) => \indvar_flatten_reg_153_reg[0]_i_3_n_9\,
      S(3 downto 1) => indvar_flatten_reg_153_reg(3 downto 1),
      S(0) => \indvar_flatten_reg_153[0]_i_5_n_2\
    );
\indvar_flatten_reg_153_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[8]_i_1_n_7\,
      Q => indvar_flatten_reg_153_reg(10),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[8]_i_1_n_6\,
      Q => indvar_flatten_reg_153_reg(11),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[12]_i_1_n_9\,
      Q => indvar_flatten_reg_153_reg(12),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_153_reg[8]_i_1_n_2\,
      CO(3) => \indvar_flatten_reg_153_reg[12]_i_1_n_2\,
      CO(2) => \indvar_flatten_reg_153_reg[12]_i_1_n_3\,
      CO(1) => \indvar_flatten_reg_153_reg[12]_i_1_n_4\,
      CO(0) => \indvar_flatten_reg_153_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_153_reg[12]_i_1_n_6\,
      O(2) => \indvar_flatten_reg_153_reg[12]_i_1_n_7\,
      O(1) => \indvar_flatten_reg_153_reg[12]_i_1_n_8\,
      O(0) => \indvar_flatten_reg_153_reg[12]_i_1_n_9\,
      S(3 downto 0) => indvar_flatten_reg_153_reg(15 downto 12)
    );
\indvar_flatten_reg_153_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[12]_i_1_n_8\,
      Q => indvar_flatten_reg_153_reg(13),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[12]_i_1_n_7\,
      Q => indvar_flatten_reg_153_reg(14),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[12]_i_1_n_6\,
      Q => indvar_flatten_reg_153_reg(15),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[16]_i_1_n_9\,
      Q => indvar_flatten_reg_153_reg(16),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_153_reg[12]_i_1_n_2\,
      CO(3) => \NLW_indvar_flatten_reg_153_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_reg_153_reg[16]_i_1_n_3\,
      CO(1) => \indvar_flatten_reg_153_reg[16]_i_1_n_4\,
      CO(0) => \indvar_flatten_reg_153_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_153_reg[16]_i_1_n_6\,
      O(2) => \indvar_flatten_reg_153_reg[16]_i_1_n_7\,
      O(1) => \indvar_flatten_reg_153_reg[16]_i_1_n_8\,
      O(0) => \indvar_flatten_reg_153_reg[16]_i_1_n_9\,
      S(3 downto 0) => indvar_flatten_reg_153_reg(19 downto 16)
    );
\indvar_flatten_reg_153_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[16]_i_1_n_8\,
      Q => indvar_flatten_reg_153_reg(17),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[16]_i_1_n_7\,
      Q => indvar_flatten_reg_153_reg(18),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[16]_i_1_n_6\,
      Q => indvar_flatten_reg_153_reg(19),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[0]_i_3_n_8\,
      Q => indvar_flatten_reg_153_reg(1),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[0]_i_3_n_7\,
      Q => indvar_flatten_reg_153_reg(2),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[0]_i_3_n_6\,
      Q => indvar_flatten_reg_153_reg(3),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[4]_i_1_n_9\,
      Q => indvar_flatten_reg_153_reg(4),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_153_reg[0]_i_3_n_2\,
      CO(3) => \indvar_flatten_reg_153_reg[4]_i_1_n_2\,
      CO(2) => \indvar_flatten_reg_153_reg[4]_i_1_n_3\,
      CO(1) => \indvar_flatten_reg_153_reg[4]_i_1_n_4\,
      CO(0) => \indvar_flatten_reg_153_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_153_reg[4]_i_1_n_6\,
      O(2) => \indvar_flatten_reg_153_reg[4]_i_1_n_7\,
      O(1) => \indvar_flatten_reg_153_reg[4]_i_1_n_8\,
      O(0) => \indvar_flatten_reg_153_reg[4]_i_1_n_9\,
      S(3 downto 0) => indvar_flatten_reg_153_reg(7 downto 4)
    );
\indvar_flatten_reg_153_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[4]_i_1_n_8\,
      Q => indvar_flatten_reg_153_reg(5),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[4]_i_1_n_7\,
      Q => indvar_flatten_reg_153_reg(6),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[4]_i_1_n_6\,
      Q => indvar_flatten_reg_153_reg(7),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[8]_i_1_n_9\,
      Q => indvar_flatten_reg_153_reg(8),
      R => indvar_flatten_reg_153
    );
\indvar_flatten_reg_153_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_153_reg[4]_i_1_n_2\,
      CO(3) => \indvar_flatten_reg_153_reg[8]_i_1_n_2\,
      CO(2) => \indvar_flatten_reg_153_reg[8]_i_1_n_3\,
      CO(1) => \indvar_flatten_reg_153_reg[8]_i_1_n_4\,
      CO(0) => \indvar_flatten_reg_153_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_153_reg[8]_i_1_n_6\,
      O(2) => \indvar_flatten_reg_153_reg[8]_i_1_n_7\,
      O(1) => \indvar_flatten_reg_153_reg[8]_i_1_n_8\,
      O(0) => \indvar_flatten_reg_153_reg[8]_i_1_n_9\,
      S(3 downto 0) => indvar_flatten_reg_153_reg(11 downto 8)
    );
\indvar_flatten_reg_153_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_41_in,
      D => \indvar_flatten_reg_153_reg[8]_i_1_n_8\,
      Q => indvar_flatten_reg_153_reg(9),
      R => indvar_flatten_reg_153
    );
\internal_empty_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => start_for_xFCannyEdgeDetector_U0_full_n,
      I1 => \^start_once_reg\,
      I2 => pre_process211_U0_ap_start,
      I3 => \^q\(0),
      I4 => high_threshold_c_full_n,
      I5 => low_threshold_c_full_n,
      O => internal_full_n_reg
    );
\internal_empty_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => start_for_xFCannyEdgeDetector_U0_full_n,
      I1 => \^start_once_reg\,
      I2 => pre_process211_U0_ap_start,
      I3 => \^q\(0),
      I4 => low_threshold_c_full_n,
      I5 => high_threshold_c_full_n,
      O => internal_full_n_reg_1
    );
\mOutPtr[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFFDFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => exitcond_flatten_reg_180,
      I2 => strm_src_V_V_full_n,
      I3 => \mOutPtr[1]_i_3__1_n_2\,
      I4 => exitcond_flatten_fu_164_p2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \in_strm_V_data_V_0_state_reg_n_2_[0]\,
      O => \mOutPtr[1]_i_3__1_n_2\
    );
\start_once_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5450"
    )
        port map (
      I0 => \^q\(1),
      I1 => pre_process211_U0_ap_start,
      I2 => \^start_once_reg\,
      I3 => start_for_xFCannyEdgeDetector_U0_full_n,
      O => \start_once_reg_i_1__3_n_2\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__3_n_2\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\tmp_data_V_reg_189[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => in_strm_V_data_V_0_payload_B(0),
      I1 => in_strm_V_data_V_0_payload_A(0),
      I2 => in_strm_V_data_V_0_sel,
      O => in_strm_V_data_V_0_data_out(0)
    );
\tmp_data_V_reg_189[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => in_strm_V_data_V_0_payload_B(1),
      I1 => in_strm_V_data_V_0_payload_A(1),
      I2 => in_strm_V_data_V_0_sel,
      O => in_strm_V_data_V_0_data_out(1)
    );
\tmp_data_V_reg_189[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => in_strm_V_data_V_0_payload_B(2),
      I1 => in_strm_V_data_V_0_payload_A(2),
      I2 => in_strm_V_data_V_0_sel,
      O => in_strm_V_data_V_0_data_out(2)
    );
\tmp_data_V_reg_189[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => in_strm_V_data_V_0_payload_B(3),
      I1 => in_strm_V_data_V_0_payload_A(3),
      I2 => in_strm_V_data_V_0_sel,
      O => in_strm_V_data_V_0_data_out(3)
    );
\tmp_data_V_reg_189[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => in_strm_V_data_V_0_payload_B(4),
      I1 => in_strm_V_data_V_0_payload_A(4),
      I2 => in_strm_V_data_V_0_sel,
      O => in_strm_V_data_V_0_data_out(4)
    );
\tmp_data_V_reg_189[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => in_strm_V_data_V_0_payload_B(5),
      I1 => in_strm_V_data_V_0_payload_A(5),
      I2 => in_strm_V_data_V_0_sel,
      O => in_strm_V_data_V_0_data_out(5)
    );
\tmp_data_V_reg_189[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => in_strm_V_data_V_0_payload_B(6),
      I1 => in_strm_V_data_V_0_payload_A(6),
      I2 => in_strm_V_data_V_0_sel,
      O => in_strm_V_data_V_0_data_out(6)
    );
\tmp_data_V_reg_189[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => exitcond_flatten_fu_164_p2,
      O => tmp_data_V_reg_1890
    );
\tmp_data_V_reg_189[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => in_strm_V_data_V_0_payload_B(7),
      I1 => in_strm_V_data_V_0_payload_A(7),
      I2 => in_strm_V_data_V_0_sel,
      O => in_strm_V_data_V_0_data_out(7)
    );
\tmp_data_V_reg_189[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => exitcond_flatten_fu_164_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \in_strm_V_data_V_0_state_reg_n_2_[0]\,
      I3 => strm_src_V_V_full_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_2,
      I5 => exitcond_flatten_reg_180,
      O => ap_block_pp0_stage0_subdone
    );
\tmp_data_V_reg_189[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \tmp_data_V_reg_189[7]_i_5_n_2\,
      I1 => \tmp_data_V_reg_189[7]_i_6_n_2\,
      I2 => \tmp_data_V_reg_189[7]_i_7_n_2\,
      I3 => \tmp_data_V_reg_189[7]_i_8_n_2\,
      I4 => \tmp_data_V_reg_189[7]_i_9_n_2\,
      O => exitcond_flatten_fu_164_p2
    );
\tmp_data_V_reg_189[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten_reg_153_reg(16),
      I1 => indvar_flatten_reg_153_reg(1),
      I2 => indvar_flatten_reg_153_reg(0),
      I3 => indvar_flatten_reg_153_reg(3),
      O => \tmp_data_V_reg_189[7]_i_5_n_2\
    );
\tmp_data_V_reg_189[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar_flatten_reg_153_reg(4),
      I1 => indvar_flatten_reg_153_reg(2),
      I2 => indvar_flatten_reg_153_reg(6),
      I3 => indvar_flatten_reg_153_reg(5),
      O => \tmp_data_V_reg_189[7]_i_6_n_2\
    );
\tmp_data_V_reg_189[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => indvar_flatten_reg_153_reg(10),
      I1 => indvar_flatten_reg_153_reg(9),
      I2 => indvar_flatten_reg_153_reg(8),
      I3 => indvar_flatten_reg_153_reg(7),
      O => \tmp_data_V_reg_189[7]_i_7_n_2\
    );
\tmp_data_V_reg_189[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => indvar_flatten_reg_153_reg(14),
      I1 => indvar_flatten_reg_153_reg(13),
      I2 => indvar_flatten_reg_153_reg(11),
      I3 => indvar_flatten_reg_153_reg(12),
      O => \tmp_data_V_reg_189[7]_i_8_n_2\
    );
\tmp_data_V_reg_189[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => indvar_flatten_reg_153_reg(19),
      I1 => indvar_flatten_reg_153_reg(18),
      I2 => indvar_flatten_reg_153_reg(15),
      I3 => indvar_flatten_reg_153_reg(17),
      O => \tmp_data_V_reg_189[7]_i_9_n_2\
    );
\tmp_data_V_reg_189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_1890,
      D => in_strm_V_data_V_0_data_out(0),
      Q => \tmp_data_V_reg_189_reg[7]_0\(0),
      R => '0'
    );
\tmp_data_V_reg_189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_1890,
      D => in_strm_V_data_V_0_data_out(1),
      Q => \tmp_data_V_reg_189_reg[7]_0\(1),
      R => '0'
    );
\tmp_data_V_reg_189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_1890,
      D => in_strm_V_data_V_0_data_out(2),
      Q => \tmp_data_V_reg_189_reg[7]_0\(2),
      R => '0'
    );
\tmp_data_V_reg_189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_1890,
      D => in_strm_V_data_V_0_data_out(3),
      Q => \tmp_data_V_reg_189_reg[7]_0\(3),
      R => '0'
    );
\tmp_data_V_reg_189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_1890,
      D => in_strm_V_data_V_0_data_out(4),
      Q => \tmp_data_V_reg_189_reg[7]_0\(4),
      R => '0'
    );
\tmp_data_V_reg_189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_1890,
      D => in_strm_V_data_V_0_data_out(5),
      Q => \tmp_data_V_reg_189_reg[7]_0\(5),
      R => '0'
    );
\tmp_data_V_reg_189_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_1890,
      D => in_strm_V_data_V_0_data_out(6),
      Q => \tmp_data_V_reg_189_reg[7]_0\(6),
      R => '0'
    );
\tmp_data_V_reg_189_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_1890,
      D => in_strm_V_data_V_0_data_out(7),
      Q => \tmp_data_V_reg_189_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_post_prtde is
  port (
    start_for_post_process_U0_full_n : out STD_LOGIC;
    post_process_U0_ap_start : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    xFCannyEdgeDetector_U0_ap_start : in STD_LOGIC;
    post_process_U0_ap_ready : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_post_prtde;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_post_prtde is
  signal int_ap_idle_i_3_n_2 : STD_LOGIC;
  signal \internal_empty_n_i_1__17_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_2\ : STD_LOGIC;
  signal \mOutPtr0__4\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__10_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^post_process_u0_ap_start\ : STD_LOGIC;
  signal \^start_for_post_process_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__11\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__2\ : label is "soft_lutpair43";
begin
  post_process_U0_ap_start <= \^post_process_u0_ap_start\;
  start_for_post_process_U0_full_n <= \^start_for_post_process_u0_full_n\;
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => int_ap_idle_reg,
      I1 => \^post_process_u0_ap_start\,
      I2 => Q(0),
      I3 => int_ap_idle_reg_0(0),
      I4 => int_ap_idle_reg_1(0),
      I5 => int_ap_idle_i_3_n_2,
      O => ap_idle
    );
int_ap_idle_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^start_for_post_process_u0_full_n\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => xFCannyEdgeDetector_U0_ap_start,
      O => int_ap_idle_i_3_n_2
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A000E0E0E0E0"
    )
        port map (
      I0 => \^post_process_u0_ap_start\,
      I1 => \mOutPtr0__4\,
      I2 => ap_rst_n,
      I3 => \mOutPtr_reg_n_2_[1]\,
      I4 => \mOutPtr_reg_n_2_[0]\,
      I5 => mOutPtr110_out,
      O => \internal_empty_n_i_1__17_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_2\,
      Q => \^post_process_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDDD5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_post_process_u0_full_n\,
      I2 => \mOutPtr0__4\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__17_n_2\
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700000"
    )
        port map (
      I0 => post_process_U0_ap_ready,
      I1 => \^post_process_u0_ap_start\,
      I2 => \^start_for_post_process_u0_full_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => xFCannyEdgeDetector_U0_ap_start,
      O => \mOutPtr0__4\
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF000000"
    )
        port map (
      I0 => \^start_for_post_process_u0_full_n\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => xFCannyEdgeDetector_U0_ap_start,
      I3 => post_process_U0_ap_ready,
      I4 => \^post_process_u0_ap_start\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_2\,
      Q => \^start_for_post_process_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => post_process_U0_ap_ready,
      I1 => \^post_process_u0_ap_start\,
      I2 => \^start_for_post_process_u0_full_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => xFCannyEdgeDetector_U0_ap_start,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFAEAA08005155"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => xFCannyEdgeDetector_U0_ap_start,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^start_for_post_process_u0_full_n\,
      I4 => \mOutPtr[1]_i_2__10_n_2\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^post_process_u0_ap_start\,
      I1 => post_process_U0_ap_ready,
      O => \mOutPtr[1]_i_2__10_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFAnglercU is
  port (
    start_for_xFAngleKernel_U0_full_n : out STD_LOGIC;
    xFAngleKernel_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xFAngleKernel_U0_ap_ready : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xFMagnitudeKernel_U0_full_n : in STD_LOGIC;
    xFDuplicate_rows_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFAnglercU;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFAnglercU is
  signal \internal_empty_n_i_1__12_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__4_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_xfanglekernel_u0_full_n\ : STD_LOGIC;
  signal \^xfanglekernel_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair66";
begin
  start_for_xFAngleKernel_U0_full_n <= \^start_for_xfanglekernel_u0_full_n\;
  xFAngleKernel_U0_ap_start <= \^xfanglekernel_u0_ap_start\;
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^xfanglekernel_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__4_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__12_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_2\,
      Q => \^xfanglekernel_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__4_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_xfanglekernel_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__12_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_2\,
      Q => \^start_for_xfanglekernel_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2__0_n_2\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF080008000800"
    )
        port map (
      I0 => xFDuplicate_rows_U0_ap_start,
      I1 => start_for_xFMagnitudeKernel_U0_full_n,
      I2 => start_once_reg,
      I3 => \^start_for_xfanglekernel_u0_full_n\,
      I4 => xFAngleKernel_U0_ap_ready,
      I5 => \^xfanglekernel_u0_ap_start\,
      O => \mOutPtr[0]_i_2__0_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__4_n_2\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888088888888888"
    )
        port map (
      I0 => xFAngleKernel_U0_ap_ready,
      I1 => \^xfanglekernel_u0_ap_start\,
      I2 => xFDuplicate_rows_U0_ap_start,
      I3 => start_for_xFMagnitudeKernel_U0_full_n,
      I4 => start_once_reg,
      I5 => \^start_for_xfanglekernel_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070000000000000"
    )
        port map (
      I0 => \^xfanglekernel_u0_ap_start\,
      I1 => xFAngleKernel_U0_ap_ready,
      I2 => \^start_for_xfanglekernel_u0_full_n\,
      I3 => start_once_reg,
      I4 => start_for_xFMagnitudeKernel_U0_full_n,
      I5 => xFDuplicate_rows_U0_ap_start,
      O => \mOutPtr[1]_i_3__4_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => \mOutPtr_reg[1]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => \mOutPtr_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFCannysc4 is
  port (
    start_for_xFCannyEdgeDetector_U0_full_n : out STD_LOGIC;
    xFCannyEdgeDetector_U0_ap_start : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFCannyEdgeDetector_U0_ap_ready : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    pre_process211_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFCannysc4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFCannysc4 is
  signal \internal_empty_n_i_1__14_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__14_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_xfcannyedgedetector_u0_full_n\ : STD_LOGIC;
  signal \^xfcannyedgedetector_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__14\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair44";
begin
  start_for_xFCannyEdgeDetector_U0_full_n <= \^start_for_xfcannyedgedetector_u0_full_n\;
  xFCannyEdgeDetector_U0_ap_start <= \^xfcannyedgedetector_u0_ap_start\;
int_ap_idle_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^start_for_xfcannyedgedetector_u0_full_n\,
      I1 => start_once_reg,
      I2 => pre_process211_U0_ap_start,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800AA00AAAAAAAA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^xfcannyedgedetector_u0_ap_start\,
      I4 => xFCannyEdgeDetector_U0_ap_ready,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_empty_n_i_1__14_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_2\,
      Q => \^xfcannyedgedetector_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDDDDDDD5D5D5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_xfcannyedgedetector_u0_full_n\,
      I2 => \internal_full_n_i_2__14_n_2\,
      I3 => \^xfcannyedgedetector_u0_ap_start\,
      I4 => xFCannyEdgeDetector_U0_ap_ready,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__14_n_2\
    );
\internal_full_n_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      O => \internal_full_n_i_2__14_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_2\,
      Q => \^start_for_xfcannyedgedetector_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => xFCannyEdgeDetector_U0_ap_ready,
      I1 => \^xfcannyedgedetector_u0_ap_start\,
      I2 => \^start_for_xfcannyedgedetector_u0_full_n\,
      I3 => start_once_reg,
      I4 => pre_process211_U0_ap_start,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^xfcannyedgedetector_u0_ap_start\,
      I3 => xFCannyEdgeDetector_U0_ap_ready,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFDuplipcA is
  port (
    start_for_xFDuplicate_rows_U0_full_n : out STD_LOGIC;
    xFDuplicate_rows_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xFDuplicate_rows_U0_ap_ready : in STD_LOGIC;
    xFSobel_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFDuplipcA;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFDuplipcA is
  signal \internal_empty_n_i_1__11_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__3_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_xfduplicate_rows_u0_full_n\ : STD_LOGIC;
  signal \^xfduplicate_rows_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__6\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__3\ : label is "soft_lutpair67";
begin
  start_for_xFDuplicate_rows_U0_full_n <= \^start_for_xfduplicate_rows_u0_full_n\;
  xFDuplicate_rows_U0_ap_start <= \^xfduplicate_rows_u0_ap_start\;
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^xfduplicate_rows_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__3_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__11_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_2\,
      Q => \^xfduplicate_rows_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__3_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_xfduplicate_rows_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__11_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_2\,
      Q => \^start_for_xfduplicate_rows_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^xfduplicate_rows_u0_ap_start\,
      I1 => xFDuplicate_rows_U0_ap_ready,
      I2 => \^start_for_xfduplicate_rows_u0_full_n\,
      I3 => xFSobel_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__3_n_2\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => xFDuplicate_rows_U0_ap_ready,
      I1 => \^xfduplicate_rows_u0_ap_start\,
      I2 => start_once_reg,
      I3 => xFSobel_U0_ap_start,
      I4 => \^start_for_xfduplicate_rows_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^xfduplicate_rows_u0_ap_start\,
      I1 => xFDuplicate_rows_U0_ap_ready,
      I2 => \^start_for_xfduplicate_rows_u0_full_n\,
      I3 => xFSobel_U0_ap_start,
      I4 => start_once_reg,
      O => \mOutPtr[1]_i_3__3_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => \mOutPtr_reg[1]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => \mOutPtr_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFMagniqcK is
  port (
    start_for_xFMagnitudeKernel_U0_full_n : out STD_LOGIC;
    xFMagnitudeKernel_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xFMagnitudeKernel_U0_ap_ready : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xFAngleKernel_U0_full_n : in STD_LOGIC;
    xFDuplicate_rows_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFMagniqcK;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFMagniqcK is
  signal \internal_empty_n_i_1__13_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3__5_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_xfmagnitudekernel_u0_full_n\ : STD_LOGIC;
  signal \^xfmagnitudekernel_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair68";
begin
  start_for_xFMagnitudeKernel_U0_full_n <= \^start_for_xfmagnitudekernel_u0_full_n\;
  xFMagnitudeKernel_U0_ap_start <= \^xfmagnitudekernel_u0_ap_start\;
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^xfmagnitudekernel_u0_ap_start\,
      I1 => \mOutPtr[1]_i_3__5_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__13_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_2\,
      Q => \^xfmagnitudekernel_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_3__5_n_2\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \^start_for_xfmagnitudekernel_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__13_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_2\,
      Q => \^start_for_xfmagnitudekernel_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2__1_n_2\,
      I1 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF080008000800"
    )
        port map (
      I0 => xFDuplicate_rows_U0_ap_start,
      I1 => start_for_xFAngleKernel_U0_full_n,
      I2 => start_once_reg,
      I3 => \^start_for_xfmagnitudekernel_u0_full_n\,
      I4 => xFMagnitudeKernel_U0_ap_ready,
      I5 => \^xfmagnitudekernel_u0_ap_start\,
      O => \mOutPtr[0]_i_2__1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[1]_i_3__5_n_2\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888088888888888"
    )
        port map (
      I0 => xFMagnitudeKernel_U0_ap_ready,
      I1 => \^xfmagnitudekernel_u0_ap_start\,
      I2 => xFDuplicate_rows_U0_ap_start,
      I3 => start_for_xFAngleKernel_U0_full_n,
      I4 => start_once_reg,
      I5 => \^start_for_xfmagnitudekernel_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070000000000000"
    )
        port map (
      I0 => \^xfmagnitudekernel_u0_ap_start\,
      I1 => xFMagnitudeKernel_U0_ap_ready,
      I2 => \^start_for_xfmagnitudekernel_u0_full_n\,
      I3 => start_once_reg,
      I4 => start_for_xFAngleKernel_U0_full_n,
      I5 => xFDuplicate_rows_U0_ap_start,
      O => \mOutPtr[1]_i_3__5_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFSobelncg is
  port (
    start_for_xFSobel_U0_full_n : out STD_LOGIC;
    xFSobel_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFSobel_U0_ap_ready : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFSobelncg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFSobelncg is
  signal \internal_empty_n_i_1__10_n_2\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^start_for_xfsobel_u0_full_n\ : STD_LOGIC;
  signal \^xfsobel_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__9\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair69";
begin
  start_for_xFSobel_U0_full_n <= \^start_for_xfsobel_u0_full_n\;
  xFSobel_U0_ap_start <= \^xfsobel_u0_ap_start\;
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^xfsobel_u0_ap_start\,
      I3 => xFSobel_U0_ap_ready,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__10_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_2\,
      Q => \^xfsobel_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => \^start_for_xfsobel_u0_full_n\,
      I2 => ap_rst_n,
      I3 => xFSobel_U0_ap_ready,
      I4 => \^xfsobel_u0_ap_start\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \internal_full_n_i_1__10_n_2\
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_2\,
      Q => \^start_for_xfsobel_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^xfsobel_u0_ap_start\,
      I1 => xFSobel_U0_ap_ready,
      I2 => \^start_for_xfsobel_u0_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => xFSobel_U0_ap_ready,
      I3 => \^xfsobel_u0_ap_start\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => \mOutPtr_reg[0]_1\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => \mOutPtr_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFSupprocq is
  port (
    xFSuppression3x3_U0_ap_start : out STD_LOGIC;
    start_for_xFSuppression3x3_U0_full_n : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    xFAverageGaussianMas_U0_p_lowthreshold_out_write : out STD_LOGIC;
    grp_xFCannyKernel_fu_80_ap_start_reg_reg : out STD_LOGIC;
    xFSuppression3x3_U0_ap_ready : in STD_LOGIC;
    start_for_xFSobel_U0_full_n : in STD_LOGIC;
    grp_xFCannyKernel_fu_80_ap_start_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_lowthreshold_c_full_n : in STD_LOGIC;
    p_highthreshold_c_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFSupprocq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFSupprocq is
  signal \^grp_xfcannykernel_fu_80_ap_start_reg_reg\ : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_2\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_2__15_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_2\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__1_n_2\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^start_for_xfsuppression3x3_u0_full_n\ : STD_LOGIC;
  signal \^xfaveragegaussianmas_u0_p_lowthreshold_out_write\ : STD_LOGIC;
  signal \^xfsuppression3x3_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__5\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__1\ : label is "soft_lutpair70";
begin
  grp_xFCannyKernel_fu_80_ap_start_reg_reg <= \^grp_xfcannykernel_fu_80_ap_start_reg_reg\;
  start_for_xFSuppression3x3_U0_full_n <= \^start_for_xfsuppression3x3_u0_full_n\;
  xFAverageGaussianMas_U0_p_lowthreshold_out_write <= \^xfaveragegaussianmas_u0_p_lowthreshold_out_write\;
  xFSuppression3x3_U0_ap_start <= \^xfsuppression3x3_u0_ap_start\;
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^grp_xfcannykernel_fu_80_ap_start_reg_reg\,
      I1 => p_lowthreshold_c_full_n,
      I2 => p_highthreshold_c_full_n,
      I3 => Q(0),
      O => \^xfaveragegaussianmas_u0_p_lowthreshold_out_write\
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0A0E0"
    )
        port map (
      I0 => \^xfsuppression3x3_u0_ap_start\,
      I1 => \internal_full_n_i_2__15_n_2\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__9_n_2\
    );
\internal_empty_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_2\,
      Q => \^xfsuppression3x3_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \internal_full_n_i_2__15_n_2\,
      I1 => internal_full_n,
      I2 => \^start_for_xfsuppression3x3_u0_full_n\,
      I3 => ap_rst_n,
      I4 => mOutPtr110_out,
      O => \internal_full_n_i_1__9_n_2\
    );
\internal_full_n_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070000000"
    )
        port map (
      I0 => \^xfsuppression3x3_u0_ap_start\,
      I1 => xFSuppression3x3_U0_ap_ready,
      I2 => \^start_for_xfsuppression3x3_u0_full_n\,
      I3 => start_for_xFSobel_U0_full_n,
      I4 => grp_xFCannyKernel_fu_80_ap_start_reg,
      I5 => start_once_reg,
      O => \internal_full_n_i_2__15_n_2\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_2\,
      Q => \^start_for_xfsuppression3x3_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__9_n_2\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => grp_xFCannyKernel_fu_80_ap_start_reg,
      I1 => \^start_for_xfsuppression3x3_u0_full_n\,
      I2 => start_for_xFSobel_U0_full_n,
      I3 => start_once_reg,
      O => \^grp_xfcannykernel_fu_80_ap_start_reg_reg\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__7_n_2\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_2\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400040004000"
    )
        port map (
      I0 => start_once_reg,
      I1 => grp_xFCannyKernel_fu_80_ap_start_reg,
      I2 => start_for_xFSobel_U0_full_n,
      I3 => \^start_for_xfsuppression3x3_u0_full_n\,
      I4 => xFSuppression3x3_U0_ap_ready,
      I5 => \^xfsuppression3x3_u0_ap_start\,
      O => \mOutPtr[3]_i_1__1_n_2\
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__1_n_2\
    );
\mOutPtr[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => xFSuppression3x3_U0_ap_ready,
      I1 => \^xfsuppression3x3_u0_ap_start\,
      I2 => start_once_reg,
      I3 => grp_xFCannyKernel_fu_80_ap_start_reg,
      I4 => start_for_xFSobel_U0_full_n,
      I5 => \^start_for_xfsuppression3x3_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_2\,
      D => \mOutPtr[0]_i_1__9_n_2\,
      Q => mOutPtr_reg(0),
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_2\,
      D => \mOutPtr[1]_i_1__7_n_2\,
      Q => mOutPtr_reg(1),
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_2\,
      D => \mOutPtr[2]_i_1__1_n_2\,
      Q => mOutPtr_reg(2),
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_2\,
      D => \mOutPtr[3]_i_2__1_n_2\,
      Q => mOutPtr_reg(3),
      S => \mOutPtr_reg[0]_0\
    );
\t_V_reg_328[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^xfaveragegaussianmas_u0_p_lowthreshold_out_write\,
      I1 => E(0),
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAngleKernel is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond_reg_348_pp0_iter7_reg_reg[0]_0\ : out STD_LOGIC;
    xFAngleKernel_U0_ap_ready : out STD_LOGIC;
    xFAngleKernel_U0_p_src1_V_V_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    phase_mat_V_V_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    p_src1_V_V_dout : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_src2_V_V_dout : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n : in STD_LOGIC;
    xFAngleKernel_U0_ap_start : in STD_LOGIC;
    gradx2_mat_V_V_empty_n : in STD_LOGIC;
    grady2_mat_V_V_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAngleKernel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAngleKernel is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ap_CS_fsm[2]_i_3__2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__2_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone3_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_2_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_3_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_reg_n_2 : STD_LOGIC;
  signal \exitcond_reg_348[0]_i_1_n_2\ : STD_LOGIC;
  signal exitcond_reg_348_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond_reg_348_pp0_iter1_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \exitcond_reg_348_pp0_iter3_reg_reg[0]_srl2_n_2\ : STD_LOGIC;
  signal exitcond_reg_348_pp0_iter4_reg : STD_LOGIC;
  signal exitcond_reg_348_pp0_iter5_reg : STD_LOGIC;
  signal exitcond_reg_348_pp0_iter6_reg : STD_LOGIC;
  signal exitcond_reg_348_pp0_iter7_reg : STD_LOGIC;
  signal \exitcond_reg_348_reg_n_2_[0]\ : STD_LOGIC;
  signal grp_fu_327_ce : STD_LOGIC;
  signal i_V_fu_175_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_V_reg_343 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_V_reg_343[9]_i_2_n_2\ : STD_LOGIC;
  signal j_V_fu_187_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_Val2_3_reg_381 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_Val2_3_reg_3810 : STD_LOGIC;
  signal \p_Val2_3_reg_381_pp0_iter4_reg_reg[0]_srl2_n_2\ : STD_LOGIC;
  signal \p_Val2_3_reg_381_pp0_iter4_reg_reg[10]_srl2_n_2\ : STD_LOGIC;
  signal \p_Val2_3_reg_381_pp0_iter4_reg_reg[1]_srl2_n_2\ : STD_LOGIC;
  signal \p_Val2_3_reg_381_pp0_iter4_reg_reg[2]_srl2_n_2\ : STD_LOGIC;
  signal \p_Val2_3_reg_381_pp0_iter4_reg_reg[3]_srl2_n_2\ : STD_LOGIC;
  signal \p_Val2_3_reg_381_pp0_iter4_reg_reg[4]_srl2_n_2\ : STD_LOGIC;
  signal \p_Val2_3_reg_381_pp0_iter4_reg_reg[5]_srl2_n_2\ : STD_LOGIC;
  signal \p_Val2_3_reg_381_pp0_iter4_reg_reg[6]_srl2_n_2\ : STD_LOGIC;
  signal \p_Val2_3_reg_381_pp0_iter4_reg_reg[7]_srl2_n_2\ : STD_LOGIC;
  signal \p_Val2_3_reg_381_pp0_iter4_reg_reg[8]_srl2_n_2\ : STD_LOGIC;
  signal \p_Val2_3_reg_381_pp0_iter4_reg_reg[9]_srl2_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_10_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_11_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_12_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_13_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_15_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_16_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_17_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_18_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_19_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_1_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_20_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_22_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_23_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_24_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_25_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_26_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_27_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_28_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_29_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_30_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_31_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_32_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_33_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_34_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_35_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_36_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_37_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_39_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_40_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_41_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_42_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_43_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_44_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_45_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_46_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_47_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_48_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_49_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_50_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_51_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_52_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_53_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_54_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_5_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_7_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_8_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413[0]_i_9_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_14_n_5\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_21_n_5\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_38_n_4\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_38_n_5\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_6_n_4\ : STD_LOGIC;
  signal \sel_tmp2_reg_413_reg[0]_i_6_n_5\ : STD_LOGIC;
  signal t_V_10_reg_158 : STD_LOGIC;
  signal t_V_10_reg_1580 : STD_LOGIC;
  signal \t_V_10_reg_158[10]_i_4_n_2\ : STD_LOGIC;
  signal \t_V_10_reg_158[10]_i_5_n_2\ : STD_LOGIC;
  signal \t_V_10_reg_158[10]_i_6_n_2\ : STD_LOGIC;
  signal \t_V_10_reg_158[10]_i_7_n_2\ : STD_LOGIC;
  signal \t_V_10_reg_158_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_reg_147 : STD_LOGIC;
  signal \t_V_reg_147_reg_n_2_[0]\ : STD_LOGIC;
  signal \t_V_reg_147_reg_n_2_[1]\ : STD_LOGIC;
  signal \t_V_reg_147_reg_n_2_[2]\ : STD_LOGIC;
  signal \t_V_reg_147_reg_n_2_[3]\ : STD_LOGIC;
  signal \t_V_reg_147_reg_n_2_[4]\ : STD_LOGIC;
  signal \t_V_reg_147_reg_n_2_[5]\ : STD_LOGIC;
  signal \t_V_reg_147_reg_n_2_[6]\ : STD_LOGIC;
  signal \t_V_reg_147_reg_n_2_[7]\ : STD_LOGIC;
  signal \t_V_reg_147_reg_n_2_[8]\ : STD_LOGIC;
  signal \t_V_reg_147_reg_n_2_[9]\ : STD_LOGIC;
  signal tg22x_1_reg_3920 : STD_LOGIC;
  signal tg22x_1_reg_392_pp0_iter6_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tg22x_1_reg_392_reg_i_10_n_2 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_11_n_2 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_12_n_2 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_13_n_2 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_14_n_2 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_15_n_2 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_16_n_2 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_4_n_5 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_5_n_2 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_5_n_3 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_5_n_4 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_5_n_5 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_6_n_2 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_6_n_3 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_6_n_4 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_6_n_5 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_7_n_2 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_8_n_2 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_i_9_n_2 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_100 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_101 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_102 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_103 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_104 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_105 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_106 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_107 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_77 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_78 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_79 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_80 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_81 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_82 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_83 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_84 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_85 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_86 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_87 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_88 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_89 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_90 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_91 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_92 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_93 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_94 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_95 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_96 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_97 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_98 : STD_LOGIC;
  signal tg22x_1_reg_392_reg_n_99 : STD_LOGIC;
  signal tg67x_fu_248_p2 : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal tg67x_reg_403 : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal tg67x_reg_4030 : STD_LOGIC;
  signal \tg67x_reg_403[18]_i_2_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403[18]_i_3_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403[18]_i_4_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403[22]_i_2_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403[22]_i_3_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403[22]_i_4_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403[22]_i_5_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403[26]_i_2_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403[26]_i_3_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403[26]_i_4_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403[26]_i_5_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \tg67x_reg_403_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal tmp_29_fu_265_p2 : STD_LOGIC;
  signal tmp_29_reg_408 : STD_LOGIC;
  signal \tmp_29_reg_408[0]_i_1_n_2\ : STD_LOGIC;
  signal tmp_30_fu_241_p3 : STD_LOGIC_VECTOR ( 26 downto 16 );
  signal tmp_31_fu_270_p2 : STD_LOGIC;
  signal tmp_36_reg_3760 : STD_LOGIC;
  signal \tmp_5_reg_398[10]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_398[10]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_398[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_398[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_398[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_398[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_398[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_398[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_398[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_398[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_5_reg_398_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal tmp_V_18_reg_357 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \tmp_V_18_reg_357_pp0_iter6_reg_reg[15]_srl5_n_2\ : STD_LOGIC;
  signal tmp_V_18_reg_357_pp0_iter7_reg : STD_LOGIC_VECTOR ( 15 to 15 );
  signal tmp_V_19_reg_364 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \tmp_V_19_reg_364_pp0_iter4_reg_reg[0]_srl3_n_2\ : STD_LOGIC;
  signal \tmp_V_19_reg_364_pp0_iter4_reg_reg[14]_srl3_n_2\ : STD_LOGIC;
  signal \tmp_V_19_reg_364_pp0_iter4_reg_reg[1]_srl3_n_2\ : STD_LOGIC;
  signal \tmp_V_19_reg_364_pp0_iter4_reg_reg[2]_srl3_n_2\ : STD_LOGIC;
  signal \tmp_V_19_reg_364_pp0_iter4_reg_reg[3]_srl3_n_2\ : STD_LOGIC;
  signal \tmp_V_19_reg_364_pp0_iter4_reg_reg[4]_srl3_n_2\ : STD_LOGIC;
  signal \tmp_V_19_reg_364_pp0_iter4_reg_reg[5]_srl3_n_2\ : STD_LOGIC;
  signal \tmp_V_19_reg_364_pp0_iter4_reg_reg[6]_srl3_n_2\ : STD_LOGIC;
  signal \tmp_V_19_reg_364_pp0_iter4_reg_reg[7]_srl3_n_2\ : STD_LOGIC;
  signal \tmp_V_19_reg_364_pp0_iter4_reg_reg[8]_srl3_n_2\ : STD_LOGIC;
  signal \tmp_V_19_reg_364_pp0_iter4_reg_reg[9]_srl3_n_2\ : STD_LOGIC;
  signal tmp_V_19_reg_364_pp0_iter5_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tmp_V_19_reg_364_pp0_iter6_reg : STD_LOGIC_VECTOR ( 15 to 15 );
  signal tmp_V_19_reg_364_pp0_iter7_reg : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^xfanglekernel_u0_ap_ready\ : STD_LOGIC;
  signal ya_cast_fu_261_p1 : STD_LOGIC_VECTOR ( 25 downto 15 );
  signal \NLW_sel_tmp2_reg_413_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sel_tmp2_reg_413_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sel_tmp2_reg_413_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sel_tmp2_reg_413_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sel_tmp2_reg_413_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sel_tmp2_reg_413_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sel_tmp2_reg_413_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sel_tmp2_reg_413_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tg22x_1_reg_392_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tg22x_1_reg_392_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tg22x_1_reg_392_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tg22x_1_reg_392_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tg22x_1_reg_392_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tg22x_1_reg_392_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tg22x_1_reg_392_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tg22x_1_reg_392_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tg22x_1_reg_392_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tg22x_1_reg_392_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_tg22x_1_reg_392_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tg22x_1_reg_392_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_tg22x_1_reg_392_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tg67x_reg_403_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tg67x_reg_403_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_5_reg_398_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_5_reg_398_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair88";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_3 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \exitcond_reg_348[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \exitcond_reg_348_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair77";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \exitcond_reg_348_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/exitcond_reg_348_pp0_iter3_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \exitcond_reg_348_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/exitcond_reg_348_pp0_iter3_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \i_V_reg_343[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \i_V_reg_343[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \i_V_reg_343[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_V_reg_343[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_V_reg_343[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \i_V_reg_343[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \i_V_reg_343[8]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \i_V_reg_343[9]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__4\ : label is "soft_lutpair78";
  attribute srl_bus_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg ";
  attribute srl_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[10]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg ";
  attribute srl_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[10]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[10]_srl2 ";
  attribute srl_bus_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[1]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg ";
  attribute srl_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[1]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg ";
  attribute srl_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg ";
  attribute srl_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg ";
  attribute srl_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg ";
  attribute srl_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg ";
  attribute srl_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg ";
  attribute srl_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[8]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg ";
  attribute srl_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[8]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[8]_srl2 ";
  attribute srl_bus_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[9]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg ";
  attribute srl_name of \p_Val2_3_reg_381_pp0_iter4_reg_reg[9]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_381_pp0_iter4_reg_reg[9]_srl2 ";
  attribute SOFT_HLUTNM of \t_V_10_reg_158[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \t_V_10_reg_158[10]_i_6\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \t_V_10_reg_158[10]_i_7\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \t_V_10_reg_158[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \t_V_10_reg_158[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \t_V_10_reg_158[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \t_V_10_reg_158[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \t_V_10_reg_158[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \t_V_10_reg_158[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \t_V_10_reg_158[9]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp_29_reg_408[0]_i_1\ : label is "soft_lutpair84";
  attribute srl_bus_name of \tmp_V_18_reg_357_pp0_iter6_reg_reg[15]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_18_reg_357_pp0_iter6_reg_reg ";
  attribute srl_name of \tmp_V_18_reg_357_pp0_iter6_reg_reg[15]_srl5\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_18_reg_357_pp0_iter6_reg_reg[15]_srl5 ";
  attribute srl_bus_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[0]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[0]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[14]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[14]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[1]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[1]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[2]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[2]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[3]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[3]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[4]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[4]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[5]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[5]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[6]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[6]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[7]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[7]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[8]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[8]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[9]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg ";
  attribute srl_name of \tmp_V_19_reg_364_pp0_iter4_reg_reg[9]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_V_19_reg_364_pp0_iter4_reg_reg[9]_srl3 ";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  xFAngleKernel_U0_ap_ready <= \^xfanglekernel_u0_ap_ready\;
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCCD"
    )
        port map (
      I0 => tmp_29_reg_408,
      I1 => \^d\(4),
      I2 => tmp_V_19_reg_364_pp0_iter7_reg(15),
      I3 => tmp_V_18_reg_357_pp0_iter7_reg(15),
      O => \^d\(0)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(4),
      I1 => tmp_29_reg_408,
      O => \^d\(1)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDDC"
    )
        port map (
      I0 => tmp_29_reg_408,
      I1 => \^d\(4),
      I2 => tmp_V_18_reg_357_pp0_iter7_reg(15),
      I3 => tmp_V_19_reg_364_pp0_iter7_reg(15),
      O => \^d\(2)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => tmp_V_19_reg_364_pp0_iter7_reg(15),
      I1 => tmp_V_18_reg_357_pp0_iter7_reg(15),
      I2 => \^d\(4),
      I3 => tmp_29_reg_408,
      O => \^d\(3)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => phase_mat_V_V_full_n,
      I1 => ap_enable_reg_pp0_iter8_reg_n_2,
      I2 => exitcond_reg_348_pp0_iter7_reg,
      I3 => ap_enable_reg_pp0_iter2_i_2_n_2,
      O => E(0)
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => tmp_V_19_reg_364_pp0_iter7_reg(15),
      I1 => tmp_V_18_reg_357_pp0_iter7_reg(15),
      I2 => \^d\(4),
      I3 => tmp_29_reg_408,
      O => \^d\(5)
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^xfanglekernel_u0_ap_ready\,
      I1 => xFAngleKernel_U0_ap_start,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_3__2_n_2\,
      I2 => \t_V_reg_147_reg_n_2_[8]\,
      I3 => \t_V_reg_147_reg_n_2_[3]\,
      I4 => \t_V_reg_147_reg_n_2_[9]\,
      I5 => \t_V_reg_147_reg_n_2_[4]\,
      O => \^xfanglekernel_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => xFAngleKernel_U0_ap_start,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => \ap_CS_fsm[3]_i_2__2_n_2\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_3__2_n_2\,
      I2 => \t_V_reg_147_reg_n_2_[8]\,
      I3 => \t_V_reg_147_reg_n_2_[3]\,
      I4 => \t_V_reg_147_reg_n_2_[9]\,
      I5 => \t_V_reg_147_reg_n_2_[4]\,
      O => ap_enable_reg_pp0_iter00
    );
\ap_CS_fsm[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_147_reg_n_2_[1]\,
      I1 => \t_V_reg_147_reg_n_2_[0]\,
      I2 => \t_V_reg_147_reg_n_2_[5]\,
      I3 => \t_V_reg_147_reg_n_2_[6]\,
      I4 => \t_V_reg_147_reg_n_2_[2]\,
      I5 => \t_V_reg_147_reg_n_2_[7]\,
      O => \ap_CS_fsm[2]_i_3__2_n_2\
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__2_n_2\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0404"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \t_V_10_reg_158[10]_i_4_n_2\,
      I3 => ap_enable_reg_pp0_iter7,
      I4 => ap_enable_reg_pp0_iter8_reg_n_2,
      I5 => ap_enable_reg_pp0_iter2_i_2_n_2,
      O => \ap_CS_fsm[3]_i_2__2_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state12,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A800A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter00,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \t_V_10_reg_158[10]_i_4_n_2\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter2_i_2_n_2,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888A000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \t_V_10_reg_158[10]_i_4_n_2\,
      I4 => ap_enable_reg_pp0_iter2_i_2_n_2,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_i_2_n_2,
      O => ap_block_pp0_stage0_subdone3_in
    );
ap_enable_reg_pp0_iter2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FF04FF04FF"
    )
        port map (
      I0 => exitcond_reg_348_pp0_iter7_reg,
      I1 => ap_enable_reg_pp0_iter8_reg_n_2,
      I2 => phase_mat_V_V_full_n,
      I3 => ap_enable_reg_pp0_iter2_i_3_n_2,
      I4 => gradx2_mat_V_V_empty_n,
      I5 => grady2_mat_V_V_empty_n,
      O => ap_enable_reg_pp0_iter2_i_2_n_2
    );
ap_enable_reg_pp0_iter2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \exitcond_reg_348_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => ap_enable_reg_pp0_iter2_i_3_n_2
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => ap_enable_reg_pp0_iter1_reg_n_2,
      Q => ap_enable_reg_pp0_iter2,
      R => \ap_CS_fsm_reg[1]_0\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => \ap_CS_fsm_reg[1]_0\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => \ap_CS_fsm_reg[1]_0\
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => \ap_CS_fsm_reg[1]_0\
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => \ap_CS_fsm_reg[1]_0\
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => \ap_CS_fsm_reg[1]_0\
    );
ap_enable_reg_pp0_iter8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => ap_enable_reg_pp0_iter8_reg_n_2,
      I2 => ap_enable_reg_pp0_iter2_i_2_n_2,
      I3 => ap_enable_reg_pp0_iter7,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter8_i_1_n_2
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter8_i_1_n_2,
      Q => ap_enable_reg_pp0_iter8_reg_n_2,
      R => '0'
    );
\exitcond_reg_348[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \t_V_10_reg_158[10]_i_4_n_2\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_i_2_n_2,
      I3 => \exitcond_reg_348_reg_n_2_[0]\,
      O => \exitcond_reg_348[0]_i_1_n_2\
    );
\exitcond_reg_348_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \exitcond_reg_348_reg_n_2_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter2_i_2_n_2,
      I3 => exitcond_reg_348_pp0_iter1_reg,
      O => \exitcond_reg_348_pp0_iter1_reg[0]_i_1_n_2\
    );
\exitcond_reg_348_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_348_pp0_iter1_reg[0]_i_1_n_2\,
      Q => exitcond_reg_348_pp0_iter1_reg,
      R => '0'
    );
\exitcond_reg_348_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => exitcond_reg_348_pp0_iter1_reg,
      Q => \exitcond_reg_348_pp0_iter3_reg_reg[0]_srl2_n_2\
    );
\exitcond_reg_348_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \exitcond_reg_348_pp0_iter3_reg_reg[0]_srl2_n_2\,
      Q => exitcond_reg_348_pp0_iter4_reg,
      R => '0'
    );
\exitcond_reg_348_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => exitcond_reg_348_pp0_iter4_reg,
      Q => exitcond_reg_348_pp0_iter5_reg,
      R => '0'
    );
\exitcond_reg_348_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => exitcond_reg_348_pp0_iter5_reg,
      Q => exitcond_reg_348_pp0_iter6_reg,
      R => '0'
    );
\exitcond_reg_348_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => exitcond_reg_348_pp0_iter6_reg,
      Q => exitcond_reg_348_pp0_iter7_reg,
      R => '0'
    );
\exitcond_reg_348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_348[0]_i_1_n_2\,
      Q => \exitcond_reg_348_reg_n_2_[0]\,
      R => '0'
    );
\i_V_reg_343[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_147_reg_n_2_[0]\,
      O => i_V_fu_175_p2(0)
    );
\i_V_reg_343[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_147_reg_n_2_[0]\,
      I1 => \t_V_reg_147_reg_n_2_[1]\,
      O => i_V_fu_175_p2(1)
    );
\i_V_reg_343[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_147_reg_n_2_[2]\,
      I1 => \t_V_reg_147_reg_n_2_[0]\,
      I2 => \t_V_reg_147_reg_n_2_[1]\,
      O => i_V_fu_175_p2(2)
    );
\i_V_reg_343[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_147_reg_n_2_[3]\,
      I1 => \t_V_reg_147_reg_n_2_[1]\,
      I2 => \t_V_reg_147_reg_n_2_[0]\,
      I3 => \t_V_reg_147_reg_n_2_[2]\,
      O => i_V_fu_175_p2(3)
    );
\i_V_reg_343[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_147_reg_n_2_[4]\,
      I1 => \t_V_reg_147_reg_n_2_[2]\,
      I2 => \t_V_reg_147_reg_n_2_[0]\,
      I3 => \t_V_reg_147_reg_n_2_[1]\,
      I4 => \t_V_reg_147_reg_n_2_[3]\,
      O => i_V_fu_175_p2(4)
    );
\i_V_reg_343[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_reg_147_reg_n_2_[3]\,
      I1 => \t_V_reg_147_reg_n_2_[1]\,
      I2 => \t_V_reg_147_reg_n_2_[0]\,
      I3 => \t_V_reg_147_reg_n_2_[2]\,
      I4 => \t_V_reg_147_reg_n_2_[4]\,
      I5 => \t_V_reg_147_reg_n_2_[5]\,
      O => i_V_fu_175_p2(5)
    );
\i_V_reg_343[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_147_reg_n_2_[6]\,
      I1 => \i_V_reg_343[9]_i_2_n_2\,
      O => i_V_fu_175_p2(6)
    );
\i_V_reg_343[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_147_reg_n_2_[7]\,
      I1 => \i_V_reg_343[9]_i_2_n_2\,
      I2 => \t_V_reg_147_reg_n_2_[6]\,
      O => i_V_fu_175_p2(7)
    );
\i_V_reg_343[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_147_reg_n_2_[8]\,
      I1 => \t_V_reg_147_reg_n_2_[6]\,
      I2 => \i_V_reg_343[9]_i_2_n_2\,
      I3 => \t_V_reg_147_reg_n_2_[7]\,
      O => i_V_fu_175_p2(8)
    );
\i_V_reg_343[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_147_reg_n_2_[9]\,
      I1 => \t_V_reg_147_reg_n_2_[7]\,
      I2 => \i_V_reg_343[9]_i_2_n_2\,
      I3 => \t_V_reg_147_reg_n_2_[6]\,
      I4 => \t_V_reg_147_reg_n_2_[8]\,
      O => i_V_fu_175_p2(9)
    );
\i_V_reg_343[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_reg_147_reg_n_2_[5]\,
      I1 => \t_V_reg_147_reg_n_2_[4]\,
      I2 => \t_V_reg_147_reg_n_2_[2]\,
      I3 => \t_V_reg_147_reg_n_2_[0]\,
      I4 => \t_V_reg_147_reg_n_2_[1]\,
      I5 => \t_V_reg_147_reg_n_2_[3]\,
      O => \i_V_reg_343[9]_i_2_n_2\
    );
\i_V_reg_343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_175_p2(0),
      Q => i_V_reg_343(0),
      R => '0'
    );
\i_V_reg_343_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_175_p2(1),
      Q => i_V_reg_343(1),
      R => '0'
    );
\i_V_reg_343_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_175_p2(2),
      Q => i_V_reg_343(2),
      R => '0'
    );
\i_V_reg_343_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_175_p2(3),
      Q => i_V_reg_343(3),
      R => '0'
    );
\i_V_reg_343_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_175_p2(4),
      Q => i_V_reg_343(4),
      R => '0'
    );
\i_V_reg_343_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_175_p2(5),
      Q => i_V_reg_343(5),
      R => '0'
    );
\i_V_reg_343_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_175_p2(6),
      Q => i_V_reg_343(6),
      R => '0'
    );
\i_V_reg_343_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_175_p2(7),
      Q => i_V_reg_343(7),
      R => '0'
    );
\i_V_reg_343_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_175_p2(8),
      Q => i_V_reg_343(8),
      R => '0'
    );
\i_V_reg_343_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_175_p2(9),
      Q => i_V_reg_343(9),
      R => '0'
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_i_2_n_2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \exitcond_reg_348_reg_n_2_[0]\,
      O => xFAngleKernel_U0_p_src1_V_V_read
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_i_2_n_2,
      I1 => exitcond_reg_348_pp0_iter7_reg,
      I2 => ap_enable_reg_pp0_iter8_reg_n_2,
      I3 => phase_mat_V_V_full_n,
      O => \exitcond_reg_348_pp0_iter7_reg_reg[0]_0\
    );
\p_Val2_3_reg_381_pp0_iter4_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => p_Val2_3_reg_381(0),
      Q => \p_Val2_3_reg_381_pp0_iter4_reg_reg[0]_srl2_n_2\
    );
\p_Val2_3_reg_381_pp0_iter4_reg_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => p_Val2_3_reg_381(10),
      Q => \p_Val2_3_reg_381_pp0_iter4_reg_reg[10]_srl2_n_2\
    );
\p_Val2_3_reg_381_pp0_iter4_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => p_Val2_3_reg_381(1),
      Q => \p_Val2_3_reg_381_pp0_iter4_reg_reg[1]_srl2_n_2\
    );
\p_Val2_3_reg_381_pp0_iter4_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => p_Val2_3_reg_381(2),
      Q => \p_Val2_3_reg_381_pp0_iter4_reg_reg[2]_srl2_n_2\
    );
\p_Val2_3_reg_381_pp0_iter4_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => p_Val2_3_reg_381(3),
      Q => \p_Val2_3_reg_381_pp0_iter4_reg_reg[3]_srl2_n_2\
    );
\p_Val2_3_reg_381_pp0_iter4_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => p_Val2_3_reg_381(4),
      Q => \p_Val2_3_reg_381_pp0_iter4_reg_reg[4]_srl2_n_2\
    );
\p_Val2_3_reg_381_pp0_iter4_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => p_Val2_3_reg_381(5),
      Q => \p_Val2_3_reg_381_pp0_iter4_reg_reg[5]_srl2_n_2\
    );
\p_Val2_3_reg_381_pp0_iter4_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => p_Val2_3_reg_381(6),
      Q => \p_Val2_3_reg_381_pp0_iter4_reg_reg[6]_srl2_n_2\
    );
\p_Val2_3_reg_381_pp0_iter4_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => p_Val2_3_reg_381(7),
      Q => \p_Val2_3_reg_381_pp0_iter4_reg_reg[7]_srl2_n_2\
    );
\p_Val2_3_reg_381_pp0_iter4_reg_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => p_Val2_3_reg_381(8),
      Q => \p_Val2_3_reg_381_pp0_iter4_reg_reg[8]_srl2_n_2\
    );
\p_Val2_3_reg_381_pp0_iter4_reg_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => p_Val2_3_reg_381(9),
      Q => \p_Val2_3_reg_381_pp0_iter4_reg_reg[9]_srl2_n_2\
    );
\p_Val2_3_reg_381_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \p_Val2_3_reg_381_pp0_iter4_reg_reg[0]_srl2_n_2\,
      Q => tmp_30_fu_241_p3(16),
      R => '0'
    );
\p_Val2_3_reg_381_pp0_iter5_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \p_Val2_3_reg_381_pp0_iter4_reg_reg[10]_srl2_n_2\,
      Q => tmp_30_fu_241_p3(26),
      R => '0'
    );
\p_Val2_3_reg_381_pp0_iter5_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \p_Val2_3_reg_381_pp0_iter4_reg_reg[1]_srl2_n_2\,
      Q => tmp_30_fu_241_p3(17),
      R => '0'
    );
\p_Val2_3_reg_381_pp0_iter5_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \p_Val2_3_reg_381_pp0_iter4_reg_reg[2]_srl2_n_2\,
      Q => tmp_30_fu_241_p3(18),
      R => '0'
    );
\p_Val2_3_reg_381_pp0_iter5_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \p_Val2_3_reg_381_pp0_iter4_reg_reg[3]_srl2_n_2\,
      Q => tmp_30_fu_241_p3(19),
      R => '0'
    );
\p_Val2_3_reg_381_pp0_iter5_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \p_Val2_3_reg_381_pp0_iter4_reg_reg[4]_srl2_n_2\,
      Q => tmp_30_fu_241_p3(20),
      R => '0'
    );
\p_Val2_3_reg_381_pp0_iter5_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \p_Val2_3_reg_381_pp0_iter4_reg_reg[5]_srl2_n_2\,
      Q => tmp_30_fu_241_p3(21),
      R => '0'
    );
\p_Val2_3_reg_381_pp0_iter5_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \p_Val2_3_reg_381_pp0_iter4_reg_reg[6]_srl2_n_2\,
      Q => tmp_30_fu_241_p3(22),
      R => '0'
    );
\p_Val2_3_reg_381_pp0_iter5_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \p_Val2_3_reg_381_pp0_iter4_reg_reg[7]_srl2_n_2\,
      Q => tmp_30_fu_241_p3(23),
      R => '0'
    );
\p_Val2_3_reg_381_pp0_iter5_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \p_Val2_3_reg_381_pp0_iter4_reg_reg[8]_srl2_n_2\,
      Q => tmp_30_fu_241_p3(24),
      R => '0'
    );
\p_Val2_3_reg_381_pp0_iter5_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \p_Val2_3_reg_381_pp0_iter4_reg_reg[9]_srl2_n_2\,
      Q => tmp_30_fu_241_p3(25),
      R => '0'
    );
\p_Val2_3_reg_381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_3810,
      D => p_0_in(0),
      Q => p_Val2_3_reg_381(0),
      R => '0'
    );
\p_Val2_3_reg_381_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_3810,
      D => p_0_in(10),
      Q => p_Val2_3_reg_381(10),
      R => '0'
    );
\p_Val2_3_reg_381_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_3810,
      D => p_0_in(1),
      Q => p_Val2_3_reg_381(1),
      R => '0'
    );
\p_Val2_3_reg_381_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_3810,
      D => p_0_in(2),
      Q => p_Val2_3_reg_381(2),
      R => '0'
    );
\p_Val2_3_reg_381_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_3810,
      D => p_0_in(3),
      Q => p_Val2_3_reg_381(3),
      R => '0'
    );
\p_Val2_3_reg_381_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_3810,
      D => p_0_in(4),
      Q => p_Val2_3_reg_381(4),
      R => '0'
    );
\p_Val2_3_reg_381_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_3810,
      D => p_0_in(5),
      Q => p_Val2_3_reg_381(5),
      R => '0'
    );
\p_Val2_3_reg_381_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_3810,
      D => p_0_in(6),
      Q => p_Val2_3_reg_381(6),
      R => '0'
    );
\p_Val2_3_reg_381_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_3810,
      D => p_0_in(7),
      Q => p_Val2_3_reg_381(7),
      R => '0'
    );
\p_Val2_3_reg_381_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_3810,
      D => p_0_in(8),
      Q => p_Val2_3_reg_381(8),
      R => '0'
    );
\p_Val2_3_reg_381_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_3_reg_3810,
      D => p_0_in(9),
      Q => p_Val2_3_reg_381(9),
      R => '0'
    );
\sel_tmp2_reg_413[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20002"
    )
        port map (
      I0 => tmp_31_fu_270_p2,
      I1 => tmp_29_fu_265_p2,
      I2 => exitcond_reg_348_pp0_iter6_reg,
      I3 => ap_enable_reg_pp0_iter2_i_2_n_2,
      I4 => \^d\(4),
      O => \sel_tmp2_reg_413[0]_i_1_n_2\
    );
\sel_tmp2_reg_413[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(30),
      O => \sel_tmp2_reg_413[0]_i_10_n_2\
    );
\sel_tmp2_reg_413[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(28),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(29),
      O => \sel_tmp2_reg_413[0]_i_11_n_2\
    );
\sel_tmp2_reg_413[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(26),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(27),
      O => \sel_tmp2_reg_413[0]_i_12_n_2\
    );
\sel_tmp2_reg_413[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(24),
      I1 => ya_cast_fu_261_p1(24),
      I2 => tg22x_1_reg_392_pp0_iter6_reg(25),
      I3 => ya_cast_fu_261_p1(25),
      O => \sel_tmp2_reg_413[0]_i_13_n_2\
    );
\sel_tmp2_reg_413[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ya_cast_fu_261_p1(24),
      I1 => tg67x_reg_403(24),
      I2 => tg67x_reg_403(25),
      I3 => ya_cast_fu_261_p1(25),
      O => \sel_tmp2_reg_413[0]_i_15_n_2\
    );
\sel_tmp2_reg_413[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ya_cast_fu_261_p1(22),
      I1 => tg67x_reg_403(22),
      I2 => tg67x_reg_403(23),
      I3 => ya_cast_fu_261_p1(23),
      O => \sel_tmp2_reg_413[0]_i_16_n_2\
    );
\sel_tmp2_reg_413[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tg67x_reg_403(28),
      I1 => tg67x_reg_403(29),
      O => \sel_tmp2_reg_413[0]_i_17_n_2\
    );
\sel_tmp2_reg_413[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tg67x_reg_403(26),
      I1 => tg67x_reg_403(27),
      O => \sel_tmp2_reg_413[0]_i_18_n_2\
    );
\sel_tmp2_reg_413[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ya_cast_fu_261_p1(24),
      I1 => tg67x_reg_403(24),
      I2 => ya_cast_fu_261_p1(25),
      I3 => tg67x_reg_403(25),
      O => \sel_tmp2_reg_413[0]_i_19_n_2\
    );
\sel_tmp2_reg_413[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ya_cast_fu_261_p1(22),
      I1 => tg67x_reg_403(22),
      I2 => ya_cast_fu_261_p1(23),
      I3 => tg67x_reg_403(23),
      O => \sel_tmp2_reg_413[0]_i_20_n_2\
    );
\sel_tmp2_reg_413[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(22),
      I1 => ya_cast_fu_261_p1(22),
      I2 => ya_cast_fu_261_p1(23),
      I3 => tg22x_1_reg_392_pp0_iter6_reg(23),
      O => \sel_tmp2_reg_413[0]_i_22_n_2\
    );
\sel_tmp2_reg_413[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(20),
      I1 => ya_cast_fu_261_p1(20),
      I2 => ya_cast_fu_261_p1(21),
      I3 => tg22x_1_reg_392_pp0_iter6_reg(21),
      O => \sel_tmp2_reg_413[0]_i_23_n_2\
    );
\sel_tmp2_reg_413[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(18),
      I1 => ya_cast_fu_261_p1(18),
      I2 => ya_cast_fu_261_p1(19),
      I3 => tg22x_1_reg_392_pp0_iter6_reg(19),
      O => \sel_tmp2_reg_413[0]_i_24_n_2\
    );
\sel_tmp2_reg_413[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(16),
      I1 => ya_cast_fu_261_p1(16),
      I2 => ya_cast_fu_261_p1(17),
      I3 => tg22x_1_reg_392_pp0_iter6_reg(17),
      O => \sel_tmp2_reg_413[0]_i_25_n_2\
    );
\sel_tmp2_reg_413[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(22),
      I1 => ya_cast_fu_261_p1(22),
      I2 => tg22x_1_reg_392_pp0_iter6_reg(23),
      I3 => ya_cast_fu_261_p1(23),
      O => \sel_tmp2_reg_413[0]_i_26_n_2\
    );
\sel_tmp2_reg_413[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(20),
      I1 => ya_cast_fu_261_p1(20),
      I2 => tg22x_1_reg_392_pp0_iter6_reg(21),
      I3 => ya_cast_fu_261_p1(21),
      O => \sel_tmp2_reg_413[0]_i_27_n_2\
    );
\sel_tmp2_reg_413[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(18),
      I1 => ya_cast_fu_261_p1(18),
      I2 => tg22x_1_reg_392_pp0_iter6_reg(19),
      I3 => ya_cast_fu_261_p1(19),
      O => \sel_tmp2_reg_413[0]_i_28_n_2\
    );
\sel_tmp2_reg_413[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(16),
      I1 => ya_cast_fu_261_p1(16),
      I2 => tg22x_1_reg_392_pp0_iter6_reg(17),
      I3 => ya_cast_fu_261_p1(17),
      O => \sel_tmp2_reg_413[0]_i_29_n_2\
    );
\sel_tmp2_reg_413[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ya_cast_fu_261_p1(20),
      I1 => tg67x_reg_403(20),
      I2 => tg67x_reg_403(21),
      I3 => ya_cast_fu_261_p1(21),
      O => \sel_tmp2_reg_413[0]_i_30_n_2\
    );
\sel_tmp2_reg_413[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ya_cast_fu_261_p1(18),
      I1 => tg67x_reg_403(18),
      I2 => tg67x_reg_403(19),
      I3 => ya_cast_fu_261_p1(19),
      O => \sel_tmp2_reg_413[0]_i_31_n_2\
    );
\sel_tmp2_reg_413[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => ya_cast_fu_261_p1(16),
      I1 => tg67x_reg_403(16),
      I2 => tg67x_reg_403(17),
      I3 => ya_cast_fu_261_p1(17),
      O => \sel_tmp2_reg_413[0]_i_32_n_2\
    );
\sel_tmp2_reg_413[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ya_cast_fu_261_p1(15),
      I1 => tg67x_reg_403(15),
      O => \sel_tmp2_reg_413[0]_i_33_n_2\
    );
\sel_tmp2_reg_413[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ya_cast_fu_261_p1(20),
      I1 => tg67x_reg_403(20),
      I2 => ya_cast_fu_261_p1(21),
      I3 => tg67x_reg_403(21),
      O => \sel_tmp2_reg_413[0]_i_34_n_2\
    );
\sel_tmp2_reg_413[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ya_cast_fu_261_p1(18),
      I1 => tg67x_reg_403(18),
      I2 => ya_cast_fu_261_p1(19),
      I3 => tg67x_reg_403(19),
      O => \sel_tmp2_reg_413[0]_i_35_n_2\
    );
\sel_tmp2_reg_413[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ya_cast_fu_261_p1(16),
      I1 => tg67x_reg_403(16),
      I2 => ya_cast_fu_261_p1(17),
      I3 => tg67x_reg_403(17),
      O => \sel_tmp2_reg_413[0]_i_36_n_2\
    );
\sel_tmp2_reg_413[0]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => ya_cast_fu_261_p1(15),
      I1 => tg67x_reg_403(15),
      I2 => tg67x_reg_403(14),
      O => \sel_tmp2_reg_413[0]_i_37_n_2\
    );
\sel_tmp2_reg_413[0]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(14),
      I1 => ya_cast_fu_261_p1(15),
      I2 => tg22x_1_reg_392_pp0_iter6_reg(15),
      O => \sel_tmp2_reg_413[0]_i_39_n_2\
    );
\sel_tmp2_reg_413[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(12),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(13),
      O => \sel_tmp2_reg_413[0]_i_40_n_2\
    );
\sel_tmp2_reg_413[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(10),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(11),
      O => \sel_tmp2_reg_413[0]_i_41_n_2\
    );
\sel_tmp2_reg_413[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(8),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(9),
      O => \sel_tmp2_reg_413[0]_i_42_n_2\
    );
\sel_tmp2_reg_413[0]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(15),
      I1 => ya_cast_fu_261_p1(15),
      I2 => tg22x_1_reg_392_pp0_iter6_reg(14),
      O => \sel_tmp2_reg_413[0]_i_43_n_2\
    );
\sel_tmp2_reg_413[0]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(12),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(13),
      O => \sel_tmp2_reg_413[0]_i_44_n_2\
    );
\sel_tmp2_reg_413[0]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(10),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(11),
      O => \sel_tmp2_reg_413[0]_i_45_n_2\
    );
\sel_tmp2_reg_413[0]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(8),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(9),
      O => \sel_tmp2_reg_413[0]_i_46_n_2\
    );
\sel_tmp2_reg_413[0]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(6),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(7),
      O => \sel_tmp2_reg_413[0]_i_47_n_2\
    );
\sel_tmp2_reg_413[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(4),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(5),
      O => \sel_tmp2_reg_413[0]_i_48_n_2\
    );
\sel_tmp2_reg_413[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(2),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(3),
      O => \sel_tmp2_reg_413[0]_i_49_n_2\
    );
\sel_tmp2_reg_413[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tg67x_reg_403(30),
      I1 => tg67x_reg_403(31),
      O => \sel_tmp2_reg_413[0]_i_5_n_2\
    );
\sel_tmp2_reg_413[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(0),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(1),
      O => \sel_tmp2_reg_413[0]_i_50_n_2\
    );
\sel_tmp2_reg_413[0]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(6),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(7),
      O => \sel_tmp2_reg_413[0]_i_51_n_2\
    );
\sel_tmp2_reg_413[0]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(4),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(5),
      O => \sel_tmp2_reg_413[0]_i_52_n_2\
    );
\sel_tmp2_reg_413[0]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(2),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(3),
      O => \sel_tmp2_reg_413[0]_i_53_n_2\
    );
\sel_tmp2_reg_413[0]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(0),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(1),
      O => \sel_tmp2_reg_413[0]_i_54_n_2\
    );
\sel_tmp2_reg_413[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(28),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(29),
      O => \sel_tmp2_reg_413[0]_i_7_n_2\
    );
\sel_tmp2_reg_413[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(26),
      I1 => tg22x_1_reg_392_pp0_iter6_reg(27),
      O => \sel_tmp2_reg_413[0]_i_8_n_2\
    );
\sel_tmp2_reg_413[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tg22x_1_reg_392_pp0_iter6_reg(24),
      I1 => ya_cast_fu_261_p1(24),
      I2 => ya_cast_fu_261_p1(25),
      I3 => tg22x_1_reg_392_pp0_iter6_reg(25),
      O => \sel_tmp2_reg_413[0]_i_9_n_2\
    );
\sel_tmp2_reg_413_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sel_tmp2_reg_413[0]_i_1_n_2\,
      Q => \^d\(4),
      R => '0'
    );
\sel_tmp2_reg_413_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sel_tmp2_reg_413_reg[0]_i_14_n_2\,
      CO(2) => \sel_tmp2_reg_413_reg[0]_i_14_n_3\,
      CO(1) => \sel_tmp2_reg_413_reg[0]_i_14_n_4\,
      CO(0) => \sel_tmp2_reg_413_reg[0]_i_14_n_5\,
      CYINIT => '0',
      DI(3) => \sel_tmp2_reg_413[0]_i_30_n_2\,
      DI(2) => \sel_tmp2_reg_413[0]_i_31_n_2\,
      DI(1) => \sel_tmp2_reg_413[0]_i_32_n_2\,
      DI(0) => \sel_tmp2_reg_413[0]_i_33_n_2\,
      O(3 downto 0) => \NLW_sel_tmp2_reg_413_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \sel_tmp2_reg_413[0]_i_34_n_2\,
      S(2) => \sel_tmp2_reg_413[0]_i_35_n_2\,
      S(1) => \sel_tmp2_reg_413[0]_i_36_n_2\,
      S(0) => \sel_tmp2_reg_413[0]_i_37_n_2\
    );
\sel_tmp2_reg_413_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sel_tmp2_reg_413_reg[0]_i_4_n_2\,
      CO(3 downto 1) => \NLW_sel_tmp2_reg_413_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp_31_fu_270_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tg67x_reg_403(31),
      O(3 downto 0) => \NLW_sel_tmp2_reg_413_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \sel_tmp2_reg_413[0]_i_5_n_2\
    );
\sel_tmp2_reg_413_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \sel_tmp2_reg_413_reg[0]_i_38_n_2\,
      CO(3) => \sel_tmp2_reg_413_reg[0]_i_21_n_2\,
      CO(2) => \sel_tmp2_reg_413_reg[0]_i_21_n_3\,
      CO(1) => \sel_tmp2_reg_413_reg[0]_i_21_n_4\,
      CO(0) => \sel_tmp2_reg_413_reg[0]_i_21_n_5\,
      CYINIT => '0',
      DI(3) => \sel_tmp2_reg_413[0]_i_39_n_2\,
      DI(2) => \sel_tmp2_reg_413[0]_i_40_n_2\,
      DI(1) => \sel_tmp2_reg_413[0]_i_41_n_2\,
      DI(0) => \sel_tmp2_reg_413[0]_i_42_n_2\,
      O(3 downto 0) => \NLW_sel_tmp2_reg_413_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \sel_tmp2_reg_413[0]_i_43_n_2\,
      S(2) => \sel_tmp2_reg_413[0]_i_44_n_2\,
      S(1) => \sel_tmp2_reg_413[0]_i_45_n_2\,
      S(0) => \sel_tmp2_reg_413[0]_i_46_n_2\
    );
\sel_tmp2_reg_413_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sel_tmp2_reg_413_reg[0]_i_6_n_2\,
      CO(3) => tmp_29_fu_265_p2,
      CO(2) => \sel_tmp2_reg_413_reg[0]_i_3_n_3\,
      CO(1) => \sel_tmp2_reg_413_reg[0]_i_3_n_4\,
      CO(0) => \sel_tmp2_reg_413_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => tg22x_1_reg_392_pp0_iter6_reg(30),
      DI(2) => \sel_tmp2_reg_413[0]_i_7_n_2\,
      DI(1) => \sel_tmp2_reg_413[0]_i_8_n_2\,
      DI(0) => \sel_tmp2_reg_413[0]_i_9_n_2\,
      O(3 downto 0) => \NLW_sel_tmp2_reg_413_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \sel_tmp2_reg_413[0]_i_10_n_2\,
      S(2) => \sel_tmp2_reg_413[0]_i_11_n_2\,
      S(1) => \sel_tmp2_reg_413[0]_i_12_n_2\,
      S(0) => \sel_tmp2_reg_413[0]_i_13_n_2\
    );
\sel_tmp2_reg_413_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sel_tmp2_reg_413_reg[0]_i_38_n_2\,
      CO(2) => \sel_tmp2_reg_413_reg[0]_i_38_n_3\,
      CO(1) => \sel_tmp2_reg_413_reg[0]_i_38_n_4\,
      CO(0) => \sel_tmp2_reg_413_reg[0]_i_38_n_5\,
      CYINIT => '0',
      DI(3) => \sel_tmp2_reg_413[0]_i_47_n_2\,
      DI(2) => \sel_tmp2_reg_413[0]_i_48_n_2\,
      DI(1) => \sel_tmp2_reg_413[0]_i_49_n_2\,
      DI(0) => \sel_tmp2_reg_413[0]_i_50_n_2\,
      O(3 downto 0) => \NLW_sel_tmp2_reg_413_reg[0]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \sel_tmp2_reg_413[0]_i_51_n_2\,
      S(2) => \sel_tmp2_reg_413[0]_i_52_n_2\,
      S(1) => \sel_tmp2_reg_413[0]_i_53_n_2\,
      S(0) => \sel_tmp2_reg_413[0]_i_54_n_2\
    );
\sel_tmp2_reg_413_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sel_tmp2_reg_413_reg[0]_i_14_n_2\,
      CO(3) => \sel_tmp2_reg_413_reg[0]_i_4_n_2\,
      CO(2) => \sel_tmp2_reg_413_reg[0]_i_4_n_3\,
      CO(1) => \sel_tmp2_reg_413_reg[0]_i_4_n_4\,
      CO(0) => \sel_tmp2_reg_413_reg[0]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sel_tmp2_reg_413[0]_i_15_n_2\,
      DI(0) => \sel_tmp2_reg_413[0]_i_16_n_2\,
      O(3 downto 0) => \NLW_sel_tmp2_reg_413_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \sel_tmp2_reg_413[0]_i_17_n_2\,
      S(2) => \sel_tmp2_reg_413[0]_i_18_n_2\,
      S(1) => \sel_tmp2_reg_413[0]_i_19_n_2\,
      S(0) => \sel_tmp2_reg_413[0]_i_20_n_2\
    );
\sel_tmp2_reg_413_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sel_tmp2_reg_413_reg[0]_i_21_n_2\,
      CO(3) => \sel_tmp2_reg_413_reg[0]_i_6_n_2\,
      CO(2) => \sel_tmp2_reg_413_reg[0]_i_6_n_3\,
      CO(1) => \sel_tmp2_reg_413_reg[0]_i_6_n_4\,
      CO(0) => \sel_tmp2_reg_413_reg[0]_i_6_n_5\,
      CYINIT => '0',
      DI(3) => \sel_tmp2_reg_413[0]_i_22_n_2\,
      DI(2) => \sel_tmp2_reg_413[0]_i_23_n_2\,
      DI(1) => \sel_tmp2_reg_413[0]_i_24_n_2\,
      DI(0) => \sel_tmp2_reg_413[0]_i_25_n_2\,
      O(3 downto 0) => \NLW_sel_tmp2_reg_413_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \sel_tmp2_reg_413[0]_i_26_n_2\,
      S(2) => \sel_tmp2_reg_413[0]_i_27_n_2\,
      S(1) => \sel_tmp2_reg_413[0]_i_28_n_2\,
      S(0) => \sel_tmp2_reg_413[0]_i_29_n_2\
    );
\t_V_10_reg_158[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(0),
      O => j_V_fu_187_p2(0)
    );
\t_V_10_reg_158[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_i_2_n_2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \t_V_10_reg_158[10]_i_4_n_2\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter00,
      O => t_V_10_reg_158
    );
\t_V_10_reg_158[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_i_2_n_2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \t_V_10_reg_158[10]_i_4_n_2\,
      I3 => ap_enable_reg_pp0_iter0,
      O => t_V_10_reg_1580
    );
\t_V_10_reg_158[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(10),
      I1 => \t_V_10_reg_158_reg__0\(8),
      I2 => \t_V_10_reg_158_reg__0\(6),
      I3 => \t_V_10_reg_158[10]_i_5_n_2\,
      I4 => \t_V_10_reg_158_reg__0\(7),
      I5 => \t_V_10_reg_158_reg__0\(9),
      O => j_V_fu_187_p2(10)
    );
\t_V_10_reg_158[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(9),
      I1 => \t_V_10_reg_158_reg__0\(8),
      I2 => \t_V_10_reg_158_reg__0\(2),
      I3 => \t_V_10_reg_158[10]_i_6_n_2\,
      I4 => \t_V_10_reg_158[10]_i_7_n_2\,
      O => \t_V_10_reg_158[10]_i_4_n_2\
    );
\t_V_10_reg_158[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(5),
      I1 => \t_V_10_reg_158_reg__0\(4),
      I2 => \t_V_10_reg_158_reg__0\(2),
      I3 => \t_V_10_reg_158_reg__0\(0),
      I4 => \t_V_10_reg_158_reg__0\(1),
      I5 => \t_V_10_reg_158_reg__0\(3),
      O => \t_V_10_reg_158[10]_i_5_n_2\
    );
\t_V_10_reg_158[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(10),
      I1 => \t_V_10_reg_158_reg__0\(3),
      I2 => \t_V_10_reg_158_reg__0\(4),
      I3 => \t_V_10_reg_158_reg__0\(1),
      O => \t_V_10_reg_158[10]_i_6_n_2\
    );
\t_V_10_reg_158[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(6),
      I1 => \t_V_10_reg_158_reg__0\(5),
      I2 => \t_V_10_reg_158_reg__0\(7),
      I3 => \t_V_10_reg_158_reg__0\(0),
      O => \t_V_10_reg_158[10]_i_7_n_2\
    );
\t_V_10_reg_158[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(0),
      I1 => \t_V_10_reg_158_reg__0\(1),
      O => j_V_fu_187_p2(1)
    );
\t_V_10_reg_158[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(2),
      I1 => \t_V_10_reg_158_reg__0\(0),
      I2 => \t_V_10_reg_158_reg__0\(1),
      O => j_V_fu_187_p2(2)
    );
\t_V_10_reg_158[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(3),
      I1 => \t_V_10_reg_158_reg__0\(1),
      I2 => \t_V_10_reg_158_reg__0\(0),
      I3 => \t_V_10_reg_158_reg__0\(2),
      O => j_V_fu_187_p2(3)
    );
\t_V_10_reg_158[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(4),
      I1 => \t_V_10_reg_158_reg__0\(2),
      I2 => \t_V_10_reg_158_reg__0\(0),
      I3 => \t_V_10_reg_158_reg__0\(1),
      I4 => \t_V_10_reg_158_reg__0\(3),
      O => j_V_fu_187_p2(4)
    );
\t_V_10_reg_158[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(3),
      I1 => \t_V_10_reg_158_reg__0\(1),
      I2 => \t_V_10_reg_158_reg__0\(0),
      I3 => \t_V_10_reg_158_reg__0\(2),
      I4 => \t_V_10_reg_158_reg__0\(4),
      I5 => \t_V_10_reg_158_reg__0\(5),
      O => j_V_fu_187_p2(5)
    );
\t_V_10_reg_158[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(6),
      I1 => \t_V_10_reg_158[10]_i_5_n_2\,
      O => j_V_fu_187_p2(6)
    );
\t_V_10_reg_158[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(7),
      I1 => \t_V_10_reg_158[10]_i_5_n_2\,
      I2 => \t_V_10_reg_158_reg__0\(6),
      O => j_V_fu_187_p2(7)
    );
\t_V_10_reg_158[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(8),
      I1 => \t_V_10_reg_158_reg__0\(6),
      I2 => \t_V_10_reg_158[10]_i_5_n_2\,
      I3 => \t_V_10_reg_158_reg__0\(7),
      O => j_V_fu_187_p2(8)
    );
\t_V_10_reg_158[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_10_reg_158_reg__0\(9),
      I1 => \t_V_10_reg_158_reg__0\(7),
      I2 => \t_V_10_reg_158[10]_i_5_n_2\,
      I3 => \t_V_10_reg_158_reg__0\(6),
      I4 => \t_V_10_reg_158_reg__0\(8),
      O => j_V_fu_187_p2(9)
    );
\t_V_10_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_10_reg_1580,
      D => j_V_fu_187_p2(0),
      Q => \t_V_10_reg_158_reg__0\(0),
      R => t_V_10_reg_158
    );
\t_V_10_reg_158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_10_reg_1580,
      D => j_V_fu_187_p2(10),
      Q => \t_V_10_reg_158_reg__0\(10),
      R => t_V_10_reg_158
    );
\t_V_10_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_10_reg_1580,
      D => j_V_fu_187_p2(1),
      Q => \t_V_10_reg_158_reg__0\(1),
      R => t_V_10_reg_158
    );
\t_V_10_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_10_reg_1580,
      D => j_V_fu_187_p2(2),
      Q => \t_V_10_reg_158_reg__0\(2),
      R => t_V_10_reg_158
    );
\t_V_10_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_10_reg_1580,
      D => j_V_fu_187_p2(3),
      Q => \t_V_10_reg_158_reg__0\(3),
      R => t_V_10_reg_158
    );
\t_V_10_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_10_reg_1580,
      D => j_V_fu_187_p2(4),
      Q => \t_V_10_reg_158_reg__0\(4),
      R => t_V_10_reg_158
    );
\t_V_10_reg_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_10_reg_1580,
      D => j_V_fu_187_p2(5),
      Q => \t_V_10_reg_158_reg__0\(5),
      R => t_V_10_reg_158
    );
\t_V_10_reg_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_10_reg_1580,
      D => j_V_fu_187_p2(6),
      Q => \t_V_10_reg_158_reg__0\(6),
      R => t_V_10_reg_158
    );
\t_V_10_reg_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_10_reg_1580,
      D => j_V_fu_187_p2(7),
      Q => \t_V_10_reg_158_reg__0\(7),
      R => t_V_10_reg_158
    );
\t_V_10_reg_158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_10_reg_1580,
      D => j_V_fu_187_p2(8),
      Q => \t_V_10_reg_158_reg__0\(8),
      R => t_V_10_reg_158
    );
\t_V_10_reg_158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_10_reg_1580,
      D => j_V_fu_187_p2(9),
      Q => \t_V_10_reg_158_reg__0\(9),
      R => t_V_10_reg_158
    );
\t_V_reg_147[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => xFAngleKernel_U0_ap_start,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state12,
      O => t_V_reg_147
    );
\t_V_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => i_V_reg_343(0),
      Q => \t_V_reg_147_reg_n_2_[0]\,
      R => t_V_reg_147
    );
\t_V_reg_147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => i_V_reg_343(1),
      Q => \t_V_reg_147_reg_n_2_[1]\,
      R => t_V_reg_147
    );
\t_V_reg_147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => i_V_reg_343(2),
      Q => \t_V_reg_147_reg_n_2_[2]\,
      R => t_V_reg_147
    );
\t_V_reg_147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => i_V_reg_343(3),
      Q => \t_V_reg_147_reg_n_2_[3]\,
      R => t_V_reg_147
    );
\t_V_reg_147_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => i_V_reg_343(4),
      Q => \t_V_reg_147_reg_n_2_[4]\,
      R => t_V_reg_147
    );
\t_V_reg_147_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => i_V_reg_343(5),
      Q => \t_V_reg_147_reg_n_2_[5]\,
      R => t_V_reg_147
    );
\t_V_reg_147_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => i_V_reg_343(6),
      Q => \t_V_reg_147_reg_n_2_[6]\,
      R => t_V_reg_147
    );
\t_V_reg_147_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => i_V_reg_343(7),
      Q => \t_V_reg_147_reg_n_2_[7]\,
      R => t_V_reg_147
    );
\t_V_reg_147_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => i_V_reg_343(8),
      Q => \t_V_reg_147_reg_n_2_[8]\,
      R => t_V_reg_147
    );
\t_V_reg_147_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => i_V_reg_343(9),
      Q => \t_V_reg_147_reg_n_2_[9]\,
      R => t_V_reg_147
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_107,
      Q => tg22x_1_reg_392_pp0_iter6_reg(0),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_97,
      Q => tg22x_1_reg_392_pp0_iter6_reg(10),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_96,
      Q => tg22x_1_reg_392_pp0_iter6_reg(11),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_95,
      Q => tg22x_1_reg_392_pp0_iter6_reg(12),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_94,
      Q => tg22x_1_reg_392_pp0_iter6_reg(13),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_93,
      Q => tg22x_1_reg_392_pp0_iter6_reg(14),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_92,
      Q => tg22x_1_reg_392_pp0_iter6_reg(15),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_91,
      Q => tg22x_1_reg_392_pp0_iter6_reg(16),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_90,
      Q => tg22x_1_reg_392_pp0_iter6_reg(17),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_89,
      Q => tg22x_1_reg_392_pp0_iter6_reg(18),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_88,
      Q => tg22x_1_reg_392_pp0_iter6_reg(19),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_106,
      Q => tg22x_1_reg_392_pp0_iter6_reg(1),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_87,
      Q => tg22x_1_reg_392_pp0_iter6_reg(20),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_86,
      Q => tg22x_1_reg_392_pp0_iter6_reg(21),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_85,
      Q => tg22x_1_reg_392_pp0_iter6_reg(22),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_84,
      Q => tg22x_1_reg_392_pp0_iter6_reg(23),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_83,
      Q => tg22x_1_reg_392_pp0_iter6_reg(24),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_82,
      Q => tg22x_1_reg_392_pp0_iter6_reg(25),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_81,
      Q => tg22x_1_reg_392_pp0_iter6_reg(26),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_80,
      Q => tg22x_1_reg_392_pp0_iter6_reg(27),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_79,
      Q => tg22x_1_reg_392_pp0_iter6_reg(28),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_78,
      Q => tg22x_1_reg_392_pp0_iter6_reg(29),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_105,
      Q => tg22x_1_reg_392_pp0_iter6_reg(2),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_77,
      Q => tg22x_1_reg_392_pp0_iter6_reg(30),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_104,
      Q => tg22x_1_reg_392_pp0_iter6_reg(3),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_103,
      Q => tg22x_1_reg_392_pp0_iter6_reg(4),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_102,
      Q => tg22x_1_reg_392_pp0_iter6_reg(5),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_101,
      Q => tg22x_1_reg_392_pp0_iter6_reg(6),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_100,
      Q => tg22x_1_reg_392_pp0_iter6_reg(7),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_99,
      Q => tg22x_1_reg_392_pp0_iter6_reg(8),
      R => '0'
    );
\tg22x_1_reg_392_pp0_iter6_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tg22x_1_reg_392_reg_n_98,
      Q => tg22x_1_reg_392_pp0_iter6_reg(9),
      R => '0'
    );
tg22x_1_reg_392_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 11) => B"0000000000000000000",
      A(10 downto 0) => p_0_in(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tg22x_1_reg_392_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000011010100000101",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tg22x_1_reg_392_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tg22x_1_reg_392_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tg22x_1_reg_392_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_Val2_3_reg_3810,
      CEA2 => grp_fu_327_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_327_ce,
      CEP => tg22x_1_reg_3920,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tg22x_1_reg_392_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tg22x_1_reg_392_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_tg22x_1_reg_392_reg_P_UNCONNECTED(47 downto 31),
      P(30) => tg22x_1_reg_392_reg_n_77,
      P(29) => tg22x_1_reg_392_reg_n_78,
      P(28) => tg22x_1_reg_392_reg_n_79,
      P(27) => tg22x_1_reg_392_reg_n_80,
      P(26) => tg22x_1_reg_392_reg_n_81,
      P(25) => tg22x_1_reg_392_reg_n_82,
      P(24) => tg22x_1_reg_392_reg_n_83,
      P(23) => tg22x_1_reg_392_reg_n_84,
      P(22) => tg22x_1_reg_392_reg_n_85,
      P(21) => tg22x_1_reg_392_reg_n_86,
      P(20) => tg22x_1_reg_392_reg_n_87,
      P(19) => tg22x_1_reg_392_reg_n_88,
      P(18) => tg22x_1_reg_392_reg_n_89,
      P(17) => tg22x_1_reg_392_reg_n_90,
      P(16) => tg22x_1_reg_392_reg_n_91,
      P(15) => tg22x_1_reg_392_reg_n_92,
      P(14) => tg22x_1_reg_392_reg_n_93,
      P(13) => tg22x_1_reg_392_reg_n_94,
      P(12) => tg22x_1_reg_392_reg_n_95,
      P(11) => tg22x_1_reg_392_reg_n_96,
      P(10) => tg22x_1_reg_392_reg_n_97,
      P(9) => tg22x_1_reg_392_reg_n_98,
      P(8) => tg22x_1_reg_392_reg_n_99,
      P(7) => tg22x_1_reg_392_reg_n_100,
      P(6) => tg22x_1_reg_392_reg_n_101,
      P(5) => tg22x_1_reg_392_reg_n_102,
      P(4) => tg22x_1_reg_392_reg_n_103,
      P(3) => tg22x_1_reg_392_reg_n_104,
      P(2) => tg22x_1_reg_392_reg_n_105,
      P(1) => tg22x_1_reg_392_reg_n_106,
      P(0) => tg22x_1_reg_392_reg_n_107,
      PATTERNBDETECT => NLW_tg22x_1_reg_392_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tg22x_1_reg_392_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tg22x_1_reg_392_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tg22x_1_reg_392_reg_UNDERFLOW_UNCONNECTED
    );
tg22x_1_reg_392_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exitcond_reg_348_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2_i_2_n_2,
      O => p_Val2_3_reg_3810
    );
tg22x_1_reg_392_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_18_reg_357(14),
      I1 => tmp_V_18_reg_357(6),
      O => tg22x_1_reg_392_reg_i_10_n_2
    );
tg22x_1_reg_392_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_18_reg_357(14),
      I1 => tmp_V_18_reg_357(5),
      O => tg22x_1_reg_392_reg_i_11_n_2
    );
tg22x_1_reg_392_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_18_reg_357(14),
      I1 => tmp_V_18_reg_357(4),
      O => tg22x_1_reg_392_reg_i_12_n_2
    );
tg22x_1_reg_392_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_18_reg_357(14),
      I1 => tmp_V_18_reg_357(3),
      O => tg22x_1_reg_392_reg_i_13_n_2
    );
tg22x_1_reg_392_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_18_reg_357(14),
      I1 => tmp_V_18_reg_357(2),
      O => tg22x_1_reg_392_reg_i_14_n_2
    );
tg22x_1_reg_392_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_18_reg_357(14),
      I1 => tmp_V_18_reg_357(1),
      O => tg22x_1_reg_392_reg_i_15_n_2
    );
tg22x_1_reg_392_reg_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_V_18_reg_357(0),
      O => tg22x_1_reg_392_reg_i_16_n_2
    );
tg22x_1_reg_392_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter2_i_2_n_2,
      O => grp_fu_327_ce
    );
tg22x_1_reg_392_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exitcond_reg_348_pp0_iter4_reg,
      I1 => ap_enable_reg_pp0_iter2_i_2_n_2,
      O => tg22x_1_reg_3920
    );
tg22x_1_reg_392_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => tg22x_1_reg_392_reg_i_5_n_2,
      CO(3) => NLW_tg22x_1_reg_392_reg_i_4_CO_UNCONNECTED(3),
      CO(2) => p_0_in(10),
      CO(1) => NLW_tg22x_1_reg_392_reg_i_4_CO_UNCONNECTED(1),
      CO(0) => tg22x_1_reg_392_reg_i_4_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_tg22x_1_reg_392_reg_i_4_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => p_0_in(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => tg22x_1_reg_392_reg_i_7_n_2,
      S(0) => tg22x_1_reg_392_reg_i_8_n_2
    );
tg22x_1_reg_392_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => tg22x_1_reg_392_reg_i_6_n_2,
      CO(3) => tg22x_1_reg_392_reg_i_5_n_2,
      CO(2) => tg22x_1_reg_392_reg_i_5_n_3,
      CO(1) => tg22x_1_reg_392_reg_i_5_n_4,
      CO(0) => tg22x_1_reg_392_reg_i_5_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => tg22x_1_reg_392_reg_i_9_n_2,
      S(2) => tg22x_1_reg_392_reg_i_10_n_2,
      S(1) => tg22x_1_reg_392_reg_i_11_n_2,
      S(0) => tg22x_1_reg_392_reg_i_12_n_2
    );
tg22x_1_reg_392_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tg22x_1_reg_392_reg_i_6_n_2,
      CO(2) => tg22x_1_reg_392_reg_i_6_n_3,
      CO(1) => tg22x_1_reg_392_reg_i_6_n_4,
      CO(0) => tg22x_1_reg_392_reg_i_6_n_5,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_V_18_reg_357(14),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => tg22x_1_reg_392_reg_i_13_n_2,
      S(2) => tg22x_1_reg_392_reg_i_14_n_2,
      S(1) => tg22x_1_reg_392_reg_i_15_n_2,
      S(0) => tg22x_1_reg_392_reg_i_16_n_2
    );
tg22x_1_reg_392_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_18_reg_357(14),
      I1 => tmp_V_18_reg_357(9),
      O => tg22x_1_reg_392_reg_i_7_n_2
    );
tg22x_1_reg_392_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_18_reg_357(14),
      I1 => tmp_V_18_reg_357(8),
      O => tg22x_1_reg_392_reg_i_8_n_2
    );
tg22x_1_reg_392_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_18_reg_357(14),
      I1 => tmp_V_18_reg_357(7),
      O => tg22x_1_reg_392_reg_i_9_n_2
    );
\tg67x_reg_403[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_30_fu_241_p3(18),
      I1 => tg22x_1_reg_392_reg_n_89,
      O => \tg67x_reg_403[18]_i_2_n_2\
    );
\tg67x_reg_403[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_30_fu_241_p3(17),
      I1 => tg22x_1_reg_392_reg_n_90,
      O => \tg67x_reg_403[18]_i_3_n_2\
    );
\tg67x_reg_403[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_30_fu_241_p3(16),
      I1 => tg22x_1_reg_392_reg_n_91,
      O => \tg67x_reg_403[18]_i_4_n_2\
    );
\tg67x_reg_403[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_30_fu_241_p3(22),
      I1 => tg22x_1_reg_392_reg_n_85,
      O => \tg67x_reg_403[22]_i_2_n_2\
    );
\tg67x_reg_403[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_30_fu_241_p3(21),
      I1 => tg22x_1_reg_392_reg_n_86,
      O => \tg67x_reg_403[22]_i_3_n_2\
    );
\tg67x_reg_403[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_30_fu_241_p3(20),
      I1 => tg22x_1_reg_392_reg_n_87,
      O => \tg67x_reg_403[22]_i_4_n_2\
    );
\tg67x_reg_403[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_30_fu_241_p3(19),
      I1 => tg22x_1_reg_392_reg_n_88,
      O => \tg67x_reg_403[22]_i_5_n_2\
    );
\tg67x_reg_403[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_30_fu_241_p3(26),
      I1 => tg22x_1_reg_392_reg_n_81,
      O => \tg67x_reg_403[26]_i_2_n_2\
    );
\tg67x_reg_403[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_30_fu_241_p3(25),
      I1 => tg22x_1_reg_392_reg_n_82,
      O => \tg67x_reg_403[26]_i_3_n_2\
    );
\tg67x_reg_403[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_30_fu_241_p3(24),
      I1 => tg22x_1_reg_392_reg_n_83,
      O => \tg67x_reg_403[26]_i_4_n_2\
    );
\tg67x_reg_403[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_30_fu_241_p3(23),
      I1 => tg22x_1_reg_392_reg_n_84,
      O => \tg67x_reg_403[26]_i_5_n_2\
    );
\tg67x_reg_403_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg22x_1_reg_392_reg_n_93,
      Q => tg67x_reg_403(14),
      R => '0'
    );
\tg67x_reg_403_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(15),
      Q => tg67x_reg_403(15),
      R => '0'
    );
\tg67x_reg_403_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(16),
      Q => tg67x_reg_403(16),
      R => '0'
    );
\tg67x_reg_403_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(17),
      Q => tg67x_reg_403(17),
      R => '0'
    );
\tg67x_reg_403_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(18),
      Q => tg67x_reg_403(18),
      R => '0'
    );
\tg67x_reg_403_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tg67x_reg_403_reg[18]_i_1_n_2\,
      CO(2) => \tg67x_reg_403_reg[18]_i_1_n_3\,
      CO(1) => \tg67x_reg_403_reg[18]_i_1_n_4\,
      CO(0) => \tg67x_reg_403_reg[18]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_30_fu_241_p3(18 downto 16),
      DI(0) => '0',
      O(3 downto 0) => tg67x_fu_248_p2(18 downto 15),
      S(3) => \tg67x_reg_403[18]_i_2_n_2\,
      S(2) => \tg67x_reg_403[18]_i_3_n_2\,
      S(1) => \tg67x_reg_403[18]_i_4_n_2\,
      S(0) => tg22x_1_reg_392_reg_n_92
    );
\tg67x_reg_403_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(19),
      Q => tg67x_reg_403(19),
      R => '0'
    );
\tg67x_reg_403_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(20),
      Q => tg67x_reg_403(20),
      R => '0'
    );
\tg67x_reg_403_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(21),
      Q => tg67x_reg_403(21),
      R => '0'
    );
\tg67x_reg_403_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(22),
      Q => tg67x_reg_403(22),
      R => '0'
    );
\tg67x_reg_403_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tg67x_reg_403_reg[18]_i_1_n_2\,
      CO(3) => \tg67x_reg_403_reg[22]_i_1_n_2\,
      CO(2) => \tg67x_reg_403_reg[22]_i_1_n_3\,
      CO(1) => \tg67x_reg_403_reg[22]_i_1_n_4\,
      CO(0) => \tg67x_reg_403_reg[22]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_30_fu_241_p3(22 downto 19),
      O(3 downto 0) => tg67x_fu_248_p2(22 downto 19),
      S(3) => \tg67x_reg_403[22]_i_2_n_2\,
      S(2) => \tg67x_reg_403[22]_i_3_n_2\,
      S(1) => \tg67x_reg_403[22]_i_4_n_2\,
      S(0) => \tg67x_reg_403[22]_i_5_n_2\
    );
\tg67x_reg_403_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(23),
      Q => tg67x_reg_403(23),
      R => '0'
    );
\tg67x_reg_403_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(24),
      Q => tg67x_reg_403(24),
      R => '0'
    );
\tg67x_reg_403_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(25),
      Q => tg67x_reg_403(25),
      R => '0'
    );
\tg67x_reg_403_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(26),
      Q => tg67x_reg_403(26),
      R => '0'
    );
\tg67x_reg_403_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tg67x_reg_403_reg[22]_i_1_n_2\,
      CO(3) => \tg67x_reg_403_reg[26]_i_1_n_2\,
      CO(2) => \tg67x_reg_403_reg[26]_i_1_n_3\,
      CO(1) => \tg67x_reg_403_reg[26]_i_1_n_4\,
      CO(0) => \tg67x_reg_403_reg[26]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_30_fu_241_p3(26 downto 23),
      O(3 downto 0) => tg67x_fu_248_p2(26 downto 23),
      S(3) => \tg67x_reg_403[26]_i_2_n_2\,
      S(2) => \tg67x_reg_403[26]_i_3_n_2\,
      S(1) => \tg67x_reg_403[26]_i_4_n_2\,
      S(0) => \tg67x_reg_403[26]_i_5_n_2\
    );
\tg67x_reg_403_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(27),
      Q => tg67x_reg_403(27),
      R => '0'
    );
\tg67x_reg_403_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(28),
      Q => tg67x_reg_403(28),
      R => '0'
    );
\tg67x_reg_403_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(29),
      Q => tg67x_reg_403(29),
      R => '0'
    );
\tg67x_reg_403_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(30),
      Q => tg67x_reg_403(30),
      R => '0'
    );
\tg67x_reg_403_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tg67x_reg_403_reg[26]_i_1_n_2\,
      CO(3) => \tg67x_reg_403_reg[30]_i_1_n_2\,
      CO(2) => \tg67x_reg_403_reg[30]_i_1_n_3\,
      CO(1) => \tg67x_reg_403_reg[30]_i_1_n_4\,
      CO(0) => \tg67x_reg_403_reg[30]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tg67x_fu_248_p2(30 downto 27),
      S(3) => tg22x_1_reg_392_reg_n_77,
      S(2) => tg22x_1_reg_392_reg_n_78,
      S(1) => tg22x_1_reg_392_reg_n_79,
      S(0) => tg22x_1_reg_392_reg_n_80
    );
\tg67x_reg_403_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => tg67x_fu_248_p2(31),
      Q => tg67x_reg_403(31),
      R => '0'
    );
\tg67x_reg_403_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tg67x_reg_403_reg[30]_i_1_n_2\,
      CO(3 downto 1) => \NLW_tg67x_reg_403_reg[31]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tg67x_fu_248_p2(31),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tg67x_reg_403_reg[31]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_29_reg_408[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => tmp_29_fu_265_p2,
      I1 => exitcond_reg_348_pp0_iter6_reg,
      I2 => ap_enable_reg_pp0_iter2_i_2_n_2,
      I3 => tmp_29_reg_408,
      O => \tmp_29_reg_408[0]_i_1_n_2\
    );
\tmp_29_reg_408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_29_reg_408[0]_i_1_n_2\,
      Q => tmp_29_reg_408,
      R => '0'
    );
\tmp_5_reg_398[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exitcond_reg_348_pp0_iter5_reg,
      I1 => ap_enable_reg_pp0_iter2_i_2_n_2,
      O => tg67x_reg_4030
    );
\tmp_5_reg_398[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_19_reg_364_pp0_iter5_reg(14),
      I1 => tmp_V_19_reg_364_pp0_iter5_reg(9),
      O => \tmp_5_reg_398[10]_i_3_n_2\
    );
\tmp_5_reg_398[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_19_reg_364_pp0_iter5_reg(14),
      I1 => tmp_V_19_reg_364_pp0_iter5_reg(8),
      O => \tmp_5_reg_398[10]_i_4_n_2\
    );
\tmp_5_reg_398[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_19_reg_364_pp0_iter5_reg(14),
      I1 => tmp_V_19_reg_364_pp0_iter5_reg(3),
      O => \tmp_5_reg_398[3]_i_2_n_2\
    );
\tmp_5_reg_398[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_19_reg_364_pp0_iter5_reg(14),
      I1 => tmp_V_19_reg_364_pp0_iter5_reg(2),
      O => \tmp_5_reg_398[3]_i_3_n_2\
    );
\tmp_5_reg_398[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_19_reg_364_pp0_iter5_reg(14),
      I1 => tmp_V_19_reg_364_pp0_iter5_reg(1),
      O => \tmp_5_reg_398[3]_i_4_n_2\
    );
\tmp_5_reg_398[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_V_19_reg_364_pp0_iter5_reg(0),
      O => \tmp_5_reg_398[3]_i_5_n_2\
    );
\tmp_5_reg_398[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_19_reg_364_pp0_iter5_reg(14),
      I1 => tmp_V_19_reg_364_pp0_iter5_reg(7),
      O => \tmp_5_reg_398[7]_i_2_n_2\
    );
\tmp_5_reg_398[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_19_reg_364_pp0_iter5_reg(14),
      I1 => tmp_V_19_reg_364_pp0_iter5_reg(6),
      O => \tmp_5_reg_398[7]_i_3_n_2\
    );
\tmp_5_reg_398[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_19_reg_364_pp0_iter5_reg(14),
      I1 => tmp_V_19_reg_364_pp0_iter5_reg(5),
      O => \tmp_5_reg_398[7]_i_4_n_2\
    );
\tmp_5_reg_398[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_V_19_reg_364_pp0_iter5_reg(14),
      I1 => tmp_V_19_reg_364_pp0_iter5_reg(4),
      O => \tmp_5_reg_398[7]_i_5_n_2\
    );
\tmp_5_reg_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => \tmp_5_reg_398_reg[3]_i_1_n_9\,
      Q => ya_cast_fu_261_p1(15),
      R => '0'
    );
\tmp_5_reg_398_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => \tmp_5_reg_398_reg[10]_i_2_n_3\,
      Q => ya_cast_fu_261_p1(25),
      R => '0'
    );
\tmp_5_reg_398_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_5_reg_398_reg[7]_i_1_n_2\,
      CO(3) => \NLW_tmp_5_reg_398_reg[10]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_5_reg_398_reg[10]_i_2_n_3\,
      CO(1) => \NLW_tmp_5_reg_398_reg[10]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \tmp_5_reg_398_reg[10]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_5_reg_398_reg[10]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_5_reg_398_reg[10]_i_2_n_8\,
      O(0) => \tmp_5_reg_398_reg[10]_i_2_n_9\,
      S(3 downto 2) => B"01",
      S(1) => \tmp_5_reg_398[10]_i_3_n_2\,
      S(0) => \tmp_5_reg_398[10]_i_4_n_2\
    );
\tmp_5_reg_398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => \tmp_5_reg_398_reg[3]_i_1_n_8\,
      Q => ya_cast_fu_261_p1(16),
      R => '0'
    );
\tmp_5_reg_398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => \tmp_5_reg_398_reg[3]_i_1_n_7\,
      Q => ya_cast_fu_261_p1(17),
      R => '0'
    );
\tmp_5_reg_398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => \tmp_5_reg_398_reg[3]_i_1_n_6\,
      Q => ya_cast_fu_261_p1(18),
      R => '0'
    );
\tmp_5_reg_398_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_5_reg_398_reg[3]_i_1_n_2\,
      CO(2) => \tmp_5_reg_398_reg[3]_i_1_n_3\,
      CO(1) => \tmp_5_reg_398_reg[3]_i_1_n_4\,
      CO(0) => \tmp_5_reg_398_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_V_19_reg_364_pp0_iter5_reg(14),
      O(3) => \tmp_5_reg_398_reg[3]_i_1_n_6\,
      O(2) => \tmp_5_reg_398_reg[3]_i_1_n_7\,
      O(1) => \tmp_5_reg_398_reg[3]_i_1_n_8\,
      O(0) => \tmp_5_reg_398_reg[3]_i_1_n_9\,
      S(3) => \tmp_5_reg_398[3]_i_2_n_2\,
      S(2) => \tmp_5_reg_398[3]_i_3_n_2\,
      S(1) => \tmp_5_reg_398[3]_i_4_n_2\,
      S(0) => \tmp_5_reg_398[3]_i_5_n_2\
    );
\tmp_5_reg_398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => \tmp_5_reg_398_reg[7]_i_1_n_9\,
      Q => ya_cast_fu_261_p1(19),
      R => '0'
    );
\tmp_5_reg_398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => \tmp_5_reg_398_reg[7]_i_1_n_8\,
      Q => ya_cast_fu_261_p1(20),
      R => '0'
    );
\tmp_5_reg_398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => \tmp_5_reg_398_reg[7]_i_1_n_7\,
      Q => ya_cast_fu_261_p1(21),
      R => '0'
    );
\tmp_5_reg_398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => \tmp_5_reg_398_reg[7]_i_1_n_6\,
      Q => ya_cast_fu_261_p1(22),
      R => '0'
    );
\tmp_5_reg_398_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_5_reg_398_reg[3]_i_1_n_2\,
      CO(3) => \tmp_5_reg_398_reg[7]_i_1_n_2\,
      CO(2) => \tmp_5_reg_398_reg[7]_i_1_n_3\,
      CO(1) => \tmp_5_reg_398_reg[7]_i_1_n_4\,
      CO(0) => \tmp_5_reg_398_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_5_reg_398_reg[7]_i_1_n_6\,
      O(2) => \tmp_5_reg_398_reg[7]_i_1_n_7\,
      O(1) => \tmp_5_reg_398_reg[7]_i_1_n_8\,
      O(0) => \tmp_5_reg_398_reg[7]_i_1_n_9\,
      S(3) => \tmp_5_reg_398[7]_i_2_n_2\,
      S(2) => \tmp_5_reg_398[7]_i_3_n_2\,
      S(1) => \tmp_5_reg_398[7]_i_4_n_2\,
      S(0) => \tmp_5_reg_398[7]_i_5_n_2\
    );
\tmp_5_reg_398_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => \tmp_5_reg_398_reg[10]_i_2_n_9\,
      Q => ya_cast_fu_261_p1(23),
      R => '0'
    );
\tmp_5_reg_398_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tg67x_reg_4030,
      D => \tmp_5_reg_398_reg[10]_i_2_n_8\,
      Q => ya_cast_fu_261_p1(24),
      R => '0'
    );
\tmp_V_18_reg_357[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_i_2_n_2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_reg_348_reg_n_2_[0]\,
      O => tmp_36_reg_3760
    );
\tmp_V_18_reg_357_pp0_iter6_reg_reg[15]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => tmp_V_18_reg_357(14),
      Q => \tmp_V_18_reg_357_pp0_iter6_reg_reg[15]_srl5_n_2\
    );
\tmp_V_18_reg_357_pp0_iter7_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \tmp_V_18_reg_357_pp0_iter6_reg_reg[15]_srl5_n_2\,
      Q => tmp_V_18_reg_357_pp0_iter7_reg(15),
      R => '0'
    );
\tmp_V_18_reg_357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src1_V_V_dout(0),
      Q => tmp_V_18_reg_357(0),
      R => '0'
    );
\tmp_V_18_reg_357_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src1_V_V_dout(10),
      Q => tmp_V_18_reg_357(14),
      R => '0'
    );
\tmp_V_18_reg_357_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src1_V_V_dout(1),
      Q => tmp_V_18_reg_357(1),
      R => '0'
    );
\tmp_V_18_reg_357_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src1_V_V_dout(2),
      Q => tmp_V_18_reg_357(2),
      R => '0'
    );
\tmp_V_18_reg_357_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src1_V_V_dout(3),
      Q => tmp_V_18_reg_357(3),
      R => '0'
    );
\tmp_V_18_reg_357_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src1_V_V_dout(4),
      Q => tmp_V_18_reg_357(4),
      R => '0'
    );
\tmp_V_18_reg_357_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src1_V_V_dout(5),
      Q => tmp_V_18_reg_357(5),
      R => '0'
    );
\tmp_V_18_reg_357_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src1_V_V_dout(6),
      Q => tmp_V_18_reg_357(6),
      R => '0'
    );
\tmp_V_18_reg_357_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src1_V_V_dout(7),
      Q => tmp_V_18_reg_357(7),
      R => '0'
    );
\tmp_V_18_reg_357_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src1_V_V_dout(8),
      Q => tmp_V_18_reg_357(8),
      R => '0'
    );
\tmp_V_18_reg_357_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src1_V_V_dout(9),
      Q => tmp_V_18_reg_357(9),
      R => '0'
    );
\tmp_V_19_reg_364_pp0_iter4_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => tmp_V_19_reg_364(0),
      Q => \tmp_V_19_reg_364_pp0_iter4_reg_reg[0]_srl3_n_2\
    );
\tmp_V_19_reg_364_pp0_iter4_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => tmp_V_19_reg_364(14),
      Q => \tmp_V_19_reg_364_pp0_iter4_reg_reg[14]_srl3_n_2\
    );
\tmp_V_19_reg_364_pp0_iter4_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => tmp_V_19_reg_364(1),
      Q => \tmp_V_19_reg_364_pp0_iter4_reg_reg[1]_srl3_n_2\
    );
\tmp_V_19_reg_364_pp0_iter4_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => tmp_V_19_reg_364(2),
      Q => \tmp_V_19_reg_364_pp0_iter4_reg_reg[2]_srl3_n_2\
    );
\tmp_V_19_reg_364_pp0_iter4_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => tmp_V_19_reg_364(3),
      Q => \tmp_V_19_reg_364_pp0_iter4_reg_reg[3]_srl3_n_2\
    );
\tmp_V_19_reg_364_pp0_iter4_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => tmp_V_19_reg_364(4),
      Q => \tmp_V_19_reg_364_pp0_iter4_reg_reg[4]_srl3_n_2\
    );
\tmp_V_19_reg_364_pp0_iter4_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => tmp_V_19_reg_364(5),
      Q => \tmp_V_19_reg_364_pp0_iter4_reg_reg[5]_srl3_n_2\
    );
\tmp_V_19_reg_364_pp0_iter4_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => tmp_V_19_reg_364(6),
      Q => \tmp_V_19_reg_364_pp0_iter4_reg_reg[6]_srl3_n_2\
    );
\tmp_V_19_reg_364_pp0_iter4_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => tmp_V_19_reg_364(7),
      Q => \tmp_V_19_reg_364_pp0_iter4_reg_reg[7]_srl3_n_2\
    );
\tmp_V_19_reg_364_pp0_iter4_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => tmp_V_19_reg_364(8),
      Q => \tmp_V_19_reg_364_pp0_iter4_reg_reg[8]_srl3_n_2\
    );
\tmp_V_19_reg_364_pp0_iter4_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone3_in,
      CLK => ap_clk,
      D => tmp_V_19_reg_364(9),
      Q => \tmp_V_19_reg_364_pp0_iter4_reg_reg[9]_srl3_n_2\
    );
\tmp_V_19_reg_364_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \tmp_V_19_reg_364_pp0_iter4_reg_reg[0]_srl3_n_2\,
      Q => tmp_V_19_reg_364_pp0_iter5_reg(0),
      R => '0'
    );
\tmp_V_19_reg_364_pp0_iter5_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \tmp_V_19_reg_364_pp0_iter4_reg_reg[14]_srl3_n_2\,
      Q => tmp_V_19_reg_364_pp0_iter5_reg(14),
      R => '0'
    );
\tmp_V_19_reg_364_pp0_iter5_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \tmp_V_19_reg_364_pp0_iter4_reg_reg[1]_srl3_n_2\,
      Q => tmp_V_19_reg_364_pp0_iter5_reg(1),
      R => '0'
    );
\tmp_V_19_reg_364_pp0_iter5_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \tmp_V_19_reg_364_pp0_iter4_reg_reg[2]_srl3_n_2\,
      Q => tmp_V_19_reg_364_pp0_iter5_reg(2),
      R => '0'
    );
\tmp_V_19_reg_364_pp0_iter5_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \tmp_V_19_reg_364_pp0_iter4_reg_reg[3]_srl3_n_2\,
      Q => tmp_V_19_reg_364_pp0_iter5_reg(3),
      R => '0'
    );
\tmp_V_19_reg_364_pp0_iter5_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \tmp_V_19_reg_364_pp0_iter4_reg_reg[4]_srl3_n_2\,
      Q => tmp_V_19_reg_364_pp0_iter5_reg(4),
      R => '0'
    );
\tmp_V_19_reg_364_pp0_iter5_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \tmp_V_19_reg_364_pp0_iter4_reg_reg[5]_srl3_n_2\,
      Q => tmp_V_19_reg_364_pp0_iter5_reg(5),
      R => '0'
    );
\tmp_V_19_reg_364_pp0_iter5_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \tmp_V_19_reg_364_pp0_iter4_reg_reg[6]_srl3_n_2\,
      Q => tmp_V_19_reg_364_pp0_iter5_reg(6),
      R => '0'
    );
\tmp_V_19_reg_364_pp0_iter5_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \tmp_V_19_reg_364_pp0_iter4_reg_reg[7]_srl3_n_2\,
      Q => tmp_V_19_reg_364_pp0_iter5_reg(7),
      R => '0'
    );
\tmp_V_19_reg_364_pp0_iter5_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \tmp_V_19_reg_364_pp0_iter4_reg_reg[8]_srl3_n_2\,
      Q => tmp_V_19_reg_364_pp0_iter5_reg(8),
      R => '0'
    );
\tmp_V_19_reg_364_pp0_iter5_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => \tmp_V_19_reg_364_pp0_iter4_reg_reg[9]_srl3_n_2\,
      Q => tmp_V_19_reg_364_pp0_iter5_reg(9),
      R => '0'
    );
\tmp_V_19_reg_364_pp0_iter6_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tmp_V_19_reg_364_pp0_iter5_reg(14),
      Q => tmp_V_19_reg_364_pp0_iter6_reg(15),
      R => '0'
    );
\tmp_V_19_reg_364_pp0_iter7_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone3_in,
      D => tmp_V_19_reg_364_pp0_iter6_reg(15),
      Q => tmp_V_19_reg_364_pp0_iter7_reg(15),
      R => '0'
    );
\tmp_V_19_reg_364_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src2_V_V_dout(0),
      Q => tmp_V_19_reg_364(0),
      R => '0'
    );
\tmp_V_19_reg_364_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src2_V_V_dout(10),
      Q => tmp_V_19_reg_364(14),
      R => '0'
    );
\tmp_V_19_reg_364_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src2_V_V_dout(1),
      Q => tmp_V_19_reg_364(1),
      R => '0'
    );
\tmp_V_19_reg_364_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src2_V_V_dout(2),
      Q => tmp_V_19_reg_364(2),
      R => '0'
    );
\tmp_V_19_reg_364_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src2_V_V_dout(3),
      Q => tmp_V_19_reg_364(3),
      R => '0'
    );
\tmp_V_19_reg_364_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src2_V_V_dout(4),
      Q => tmp_V_19_reg_364(4),
      R => '0'
    );
\tmp_V_19_reg_364_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src2_V_V_dout(5),
      Q => tmp_V_19_reg_364(5),
      R => '0'
    );
\tmp_V_19_reg_364_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src2_V_V_dout(6),
      Q => tmp_V_19_reg_364(6),
      R => '0'
    );
\tmp_V_19_reg_364_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src2_V_V_dout(7),
      Q => tmp_V_19_reg_364(7),
      R => '0'
    );
\tmp_V_19_reg_364_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src2_V_V_dout(8),
      Q => tmp_V_19_reg_364(8),
      R => '0'
    );
\tmp_V_19_reg_364_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_36_reg_3760,
      D => p_src2_V_V_dout(9),
      Q => tmp_V_19_reg_364(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram is
  port (
    buf_0_V_ce0 : out STD_LOGIC;
    reg_4810 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \or_cond_i_reg_1129_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_cond_reg_1093_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_19_reg_1023 : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_cond_i_reg_1129_pp1_iter1_reg : in STD_LOGIC;
    exitcond1_i_reg_1113_pp1_iter1_reg : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    gaussian_mat_V_V_empty_n : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    exitcond1_i_reg_1113_pp1_iter3_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    or_cond_i_reg_1129 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    exitcond1_i_reg_1113 : in STD_LOGIC;
    gradx_mat_V_V_full_n : in STD_LOGIC;
    grady_mat_V_V_full_n : in STD_LOGIC;
    tmp_20_reg_1153_pp1_iter7_reg : in STD_LOGIC;
    \tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0\ : in STD_LOGIC;
    exitcond1_i_reg_1113_pp1_iter7_reg : in STD_LOGIC;
    tmp_11_reg_1122_pp1_iter4_reg : in STD_LOGIC;
    \buf_cop_0_V_1_reg_1164_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \buf_cop_0_V_1_reg_1164_reg[7]_0\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter6 : in STD_LOGIC;
    \buf_cop_0_V_1_reg_1164_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \buf_cop_0_V_1_reg_1164_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_17_reg_1070_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_cond_reg_1093 : in STD_LOGIC;
    \buf_cop_2_V_1_reg_1171_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_29_reg_1133_pp1_iter4_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \buf_cop_1_V_reg_1159_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_24_reg_1027 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter2_reg\ : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_2__0_n_2\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_storemerge_reg_4620 : STD_LOGIC;
  signal \^buf_0_v_ce0\ : STD_LOGIC;
  signal buf_2_V_we1 : STD_LOGIC;
  signal \buf_cop_0_V_1_reg_1164[0]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_0_V_1_reg_1164[1]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_0_V_1_reg_1164[2]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_0_V_1_reg_1164[3]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_0_V_1_reg_1164[4]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_0_V_1_reg_1164[5]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_0_V_1_reg_1164[6]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_0_V_1_reg_1164[7]_i_3_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[0]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[0]_i_3_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[1]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[1]_i_3_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[2]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[2]_i_3_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[3]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[3]_i_3_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[4]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[4]_i_3_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[5]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[5]_i_3_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[6]_i_2_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[6]_i_3_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[7]_i_3_n_2\ : STD_LOGIC;
  signal \buf_cop_2_V_1_reg_1171[7]_i_4_n_2\ : STD_LOGIC;
  signal \^or_cond_i_reg_1129_reg[0]\ : STD_LOGIC;
  signal \^reg_4810\ : STD_LOGIC;
  signal reg_489 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ADDRARDADDR(10 downto 0) <= \^addrardaddr\(10 downto 0);
  ADDRBWRADDR(10 downto 0) <= \^addrbwraddr\(10 downto 0);
  WEA(0) <= \^wea\(0);
  ap_enable_reg_pp0_iter2_reg <= \^ap_enable_reg_pp0_iter2_reg\;
  buf_0_V_ce0 <= \^buf_0_v_ce0\;
  \or_cond_i_reg_1129_reg[0]\ <= \^or_cond_i_reg_1129_reg[0]\;
  reg_4810 <= \^reg_4810\;
\ap_enable_reg_pp1_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555515"
    )
        port map (
      I0 => \ap_enable_reg_pp1_iter1_i_2__0_n_2\,
      I1 => or_cond_i_reg_1129,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => gaussian_mat_V_V_empty_n,
      I4 => exitcond1_i_reg_1113,
      O => \^or_cond_i_reg_1129_reg[0]\
    );
\ap_enable_reg_pp1_iter1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
        port map (
      I0 => gradx_mat_V_V_full_n,
      I1 => grady_mat_V_V_full_n,
      I2 => tmp_20_reg_1153_pp1_iter7_reg,
      I3 => \tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0\,
      I4 => exitcond1_i_reg_1113_pp1_iter7_reg,
      O => \ap_enable_reg_pp1_iter1_i_2__0_n_2\
    );
\buf_cop_0_V_1_reg_1164[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \buf_cop_0_V_1_reg_1164[0]_i_2_n_2\,
      I1 => tmp_11_reg_1122_pp1_iter4_reg,
      I2 => \buf_cop_0_V_1_reg_1164_reg[7]\(0),
      I3 => \buf_cop_0_V_1_reg_1164_reg[7]_0\,
      I4 => ap_enable_reg_pp1_iter6,
      I5 => \buf_cop_0_V_1_reg_1164_reg[7]_1\(0),
      O => D(0)
    );
\buf_cop_0_V_1_reg_1164[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(0),
      I1 => \buf_cop_0_V_1_reg_1164_reg[0]\(1),
      I2 => DOBDO(0),
      I3 => \buf_cop_0_V_1_reg_1164_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(0),
      O => \buf_cop_0_V_1_reg_1164[0]_i_2_n_2\
    );
\buf_cop_0_V_1_reg_1164[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \buf_cop_0_V_1_reg_1164[1]_i_2_n_2\,
      I1 => tmp_11_reg_1122_pp1_iter4_reg,
      I2 => \buf_cop_0_V_1_reg_1164_reg[7]\(1),
      I3 => \buf_cop_0_V_1_reg_1164_reg[7]_0\,
      I4 => ap_enable_reg_pp1_iter6,
      I5 => \buf_cop_0_V_1_reg_1164_reg[7]_1\(1),
      O => D(1)
    );
\buf_cop_0_V_1_reg_1164[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(1),
      I1 => \buf_cop_0_V_1_reg_1164_reg[0]\(1),
      I2 => DOBDO(1),
      I3 => \buf_cop_0_V_1_reg_1164_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(1),
      O => \buf_cop_0_V_1_reg_1164[1]_i_2_n_2\
    );
\buf_cop_0_V_1_reg_1164[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \buf_cop_0_V_1_reg_1164[2]_i_2_n_2\,
      I1 => tmp_11_reg_1122_pp1_iter4_reg,
      I2 => \buf_cop_0_V_1_reg_1164_reg[7]\(2),
      I3 => \buf_cop_0_V_1_reg_1164_reg[7]_0\,
      I4 => ap_enable_reg_pp1_iter6,
      I5 => \buf_cop_0_V_1_reg_1164_reg[7]_1\(2),
      O => D(2)
    );
\buf_cop_0_V_1_reg_1164[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(2),
      I1 => \buf_cop_0_V_1_reg_1164_reg[0]\(1),
      I2 => DOBDO(2),
      I3 => \buf_cop_0_V_1_reg_1164_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(2),
      O => \buf_cop_0_V_1_reg_1164[2]_i_2_n_2\
    );
\buf_cop_0_V_1_reg_1164[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \buf_cop_0_V_1_reg_1164[3]_i_2_n_2\,
      I1 => tmp_11_reg_1122_pp1_iter4_reg,
      I2 => \buf_cop_0_V_1_reg_1164_reg[7]\(3),
      I3 => \buf_cop_0_V_1_reg_1164_reg[7]_0\,
      I4 => ap_enable_reg_pp1_iter6,
      I5 => \buf_cop_0_V_1_reg_1164_reg[7]_1\(3),
      O => D(3)
    );
\buf_cop_0_V_1_reg_1164[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(3),
      I1 => \buf_cop_0_V_1_reg_1164_reg[0]\(1),
      I2 => DOBDO(3),
      I3 => \buf_cop_0_V_1_reg_1164_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(3),
      O => \buf_cop_0_V_1_reg_1164[3]_i_2_n_2\
    );
\buf_cop_0_V_1_reg_1164[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \buf_cop_0_V_1_reg_1164[4]_i_2_n_2\,
      I1 => tmp_11_reg_1122_pp1_iter4_reg,
      I2 => \buf_cop_0_V_1_reg_1164_reg[7]\(4),
      I3 => \buf_cop_0_V_1_reg_1164_reg[7]_0\,
      I4 => ap_enable_reg_pp1_iter6,
      I5 => \buf_cop_0_V_1_reg_1164_reg[7]_1\(4),
      O => D(4)
    );
\buf_cop_0_V_1_reg_1164[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(4),
      I1 => \buf_cop_0_V_1_reg_1164_reg[0]\(1),
      I2 => DOBDO(4),
      I3 => \buf_cop_0_V_1_reg_1164_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(4),
      O => \buf_cop_0_V_1_reg_1164[4]_i_2_n_2\
    );
\buf_cop_0_V_1_reg_1164[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \buf_cop_0_V_1_reg_1164[5]_i_2_n_2\,
      I1 => tmp_11_reg_1122_pp1_iter4_reg,
      I2 => \buf_cop_0_V_1_reg_1164_reg[7]\(5),
      I3 => \buf_cop_0_V_1_reg_1164_reg[7]_0\,
      I4 => ap_enable_reg_pp1_iter6,
      I5 => \buf_cop_0_V_1_reg_1164_reg[7]_1\(5),
      O => D(5)
    );
\buf_cop_0_V_1_reg_1164[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(5),
      I1 => \buf_cop_0_V_1_reg_1164_reg[0]\(1),
      I2 => DOBDO(5),
      I3 => \buf_cop_0_V_1_reg_1164_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(5),
      O => \buf_cop_0_V_1_reg_1164[5]_i_2_n_2\
    );
\buf_cop_0_V_1_reg_1164[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \buf_cop_0_V_1_reg_1164[6]_i_2_n_2\,
      I1 => tmp_11_reg_1122_pp1_iter4_reg,
      I2 => \buf_cop_0_V_1_reg_1164_reg[7]\(6),
      I3 => \buf_cop_0_V_1_reg_1164_reg[7]_0\,
      I4 => ap_enable_reg_pp1_iter6,
      I5 => \buf_cop_0_V_1_reg_1164_reg[7]_1\(6),
      O => D(6)
    );
\buf_cop_0_V_1_reg_1164[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(6),
      I1 => \buf_cop_0_V_1_reg_1164_reg[0]\(1),
      I2 => DOBDO(6),
      I3 => \buf_cop_0_V_1_reg_1164_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(6),
      O => \buf_cop_0_V_1_reg_1164[6]_i_2_n_2\
    );
\buf_cop_0_V_1_reg_1164[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \buf_cop_0_V_1_reg_1164[7]_i_3_n_2\,
      I1 => tmp_11_reg_1122_pp1_iter4_reg,
      I2 => \buf_cop_0_V_1_reg_1164_reg[7]\(7),
      I3 => \buf_cop_0_V_1_reg_1164_reg[7]_0\,
      I4 => ap_enable_reg_pp1_iter6,
      I5 => \buf_cop_0_V_1_reg_1164_reg[7]_1\(7),
      O => D(7)
    );
\buf_cop_0_V_1_reg_1164[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(7),
      I1 => \buf_cop_0_V_1_reg_1164_reg[0]\(1),
      I2 => DOBDO(7),
      I3 => \buf_cop_0_V_1_reg_1164_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(7),
      O => \buf_cop_0_V_1_reg_1164[7]_i_3_n_2\
    );
\buf_cop_1_V_reg_1159[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(0),
      I1 => \buf_cop_1_V_reg_1159_reg[0]\(1),
      I2 => DOBDO(0),
      I3 => \buf_cop_1_V_reg_1159_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(0),
      O => ram_reg_0(0)
    );
\buf_cop_1_V_reg_1159[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(1),
      I1 => \buf_cop_1_V_reg_1159_reg[0]\(1),
      I2 => DOBDO(1),
      I3 => \buf_cop_1_V_reg_1159_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(1),
      O => ram_reg_0(1)
    );
\buf_cop_1_V_reg_1159[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(2),
      I1 => \buf_cop_1_V_reg_1159_reg[0]\(1),
      I2 => DOBDO(2),
      I3 => \buf_cop_1_V_reg_1159_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(2),
      O => ram_reg_0(2)
    );
\buf_cop_1_V_reg_1159[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(3),
      I1 => \buf_cop_1_V_reg_1159_reg[0]\(1),
      I2 => DOBDO(3),
      I3 => \buf_cop_1_V_reg_1159_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(3),
      O => ram_reg_0(3)
    );
\buf_cop_1_V_reg_1159[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(4),
      I1 => \buf_cop_1_V_reg_1159_reg[0]\(1),
      I2 => DOBDO(4),
      I3 => \buf_cop_1_V_reg_1159_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(4),
      O => ram_reg_0(4)
    );
\buf_cop_1_V_reg_1159[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(5),
      I1 => \buf_cop_1_V_reg_1159_reg[0]\(1),
      I2 => DOBDO(5),
      I3 => \buf_cop_1_V_reg_1159_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(5),
      O => ram_reg_0(5)
    );
\buf_cop_1_V_reg_1159[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(6),
      I1 => \buf_cop_1_V_reg_1159_reg[0]\(1),
      I2 => DOBDO(6),
      I3 => \buf_cop_1_V_reg_1159_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(6),
      O => ram_reg_0(6)
    );
\buf_cop_1_V_reg_1159[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(7),
      I1 => \buf_cop_1_V_reg_1159_reg[0]\(1),
      I2 => DOBDO(7),
      I3 => \buf_cop_1_V_reg_1159_reg[0]\(0),
      I4 => \tmp_17_reg_1070_reg[7]\(7),
      O => ram_reg_0(7)
    );
\buf_cop_2_V_1_reg_1171[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \buf_cop_2_V_1_reg_1171[0]_i_2_n_2\,
      I1 => or_cond_reg_1093,
      I2 => \buf_cop_2_V_1_reg_1171[0]_i_3_n_2\,
      I3 => tmp_11_reg_1122_pp1_iter4_reg,
      I4 => \buf_cop_2_V_1_reg_1171_reg[7]\(0),
      O => \or_cond_reg_1093_reg[0]\(0)
    );
\buf_cop_2_V_1_reg_1171[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(0),
      I1 => tmp_29_reg_1133_pp1_iter4_reg(1),
      I2 => DOBDO(0),
      I3 => tmp_29_reg_1133_pp1_iter4_reg(0),
      I4 => \tmp_17_reg_1070_reg[7]\(0),
      O => \buf_cop_2_V_1_reg_1171[0]_i_2_n_2\
    );
\buf_cop_2_V_1_reg_1171[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(0),
      I1 => ram_reg_2(1),
      I2 => DOBDO(0),
      I3 => ram_reg_2(0),
      I4 => \tmp_17_reg_1070_reg[7]\(0),
      O => \buf_cop_2_V_1_reg_1171[0]_i_3_n_2\
    );
\buf_cop_2_V_1_reg_1171[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \buf_cop_2_V_1_reg_1171[1]_i_2_n_2\,
      I1 => or_cond_reg_1093,
      I2 => \buf_cop_2_V_1_reg_1171[1]_i_3_n_2\,
      I3 => tmp_11_reg_1122_pp1_iter4_reg,
      I4 => \buf_cop_2_V_1_reg_1171_reg[7]\(1),
      O => \or_cond_reg_1093_reg[0]\(1)
    );
\buf_cop_2_V_1_reg_1171[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(1),
      I1 => tmp_29_reg_1133_pp1_iter4_reg(1),
      I2 => DOBDO(1),
      I3 => tmp_29_reg_1133_pp1_iter4_reg(0),
      I4 => \tmp_17_reg_1070_reg[7]\(1),
      O => \buf_cop_2_V_1_reg_1171[1]_i_2_n_2\
    );
\buf_cop_2_V_1_reg_1171[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(1),
      I1 => ram_reg_2(1),
      I2 => DOBDO(1),
      I3 => ram_reg_2(0),
      I4 => \tmp_17_reg_1070_reg[7]\(1),
      O => \buf_cop_2_V_1_reg_1171[1]_i_3_n_2\
    );
\buf_cop_2_V_1_reg_1171[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \buf_cop_2_V_1_reg_1171[2]_i_2_n_2\,
      I1 => or_cond_reg_1093,
      I2 => \buf_cop_2_V_1_reg_1171[2]_i_3_n_2\,
      I3 => tmp_11_reg_1122_pp1_iter4_reg,
      I4 => \buf_cop_2_V_1_reg_1171_reg[7]\(2),
      O => \or_cond_reg_1093_reg[0]\(2)
    );
\buf_cop_2_V_1_reg_1171[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(2),
      I1 => tmp_29_reg_1133_pp1_iter4_reg(1),
      I2 => DOBDO(2),
      I3 => tmp_29_reg_1133_pp1_iter4_reg(0),
      I4 => \tmp_17_reg_1070_reg[7]\(2),
      O => \buf_cop_2_V_1_reg_1171[2]_i_2_n_2\
    );
\buf_cop_2_V_1_reg_1171[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(2),
      I1 => ram_reg_2(1),
      I2 => DOBDO(2),
      I3 => ram_reg_2(0),
      I4 => \tmp_17_reg_1070_reg[7]\(2),
      O => \buf_cop_2_V_1_reg_1171[2]_i_3_n_2\
    );
\buf_cop_2_V_1_reg_1171[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \buf_cop_2_V_1_reg_1171[3]_i_2_n_2\,
      I1 => or_cond_reg_1093,
      I2 => \buf_cop_2_V_1_reg_1171[3]_i_3_n_2\,
      I3 => tmp_11_reg_1122_pp1_iter4_reg,
      I4 => \buf_cop_2_V_1_reg_1171_reg[7]\(3),
      O => \or_cond_reg_1093_reg[0]\(3)
    );
\buf_cop_2_V_1_reg_1171[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(3),
      I1 => tmp_29_reg_1133_pp1_iter4_reg(1),
      I2 => DOBDO(3),
      I3 => tmp_29_reg_1133_pp1_iter4_reg(0),
      I4 => \tmp_17_reg_1070_reg[7]\(3),
      O => \buf_cop_2_V_1_reg_1171[3]_i_2_n_2\
    );
\buf_cop_2_V_1_reg_1171[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(3),
      I1 => ram_reg_2(1),
      I2 => DOBDO(3),
      I3 => ram_reg_2(0),
      I4 => \tmp_17_reg_1070_reg[7]\(3),
      O => \buf_cop_2_V_1_reg_1171[3]_i_3_n_2\
    );
\buf_cop_2_V_1_reg_1171[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \buf_cop_2_V_1_reg_1171[4]_i_2_n_2\,
      I1 => or_cond_reg_1093,
      I2 => \buf_cop_2_V_1_reg_1171[4]_i_3_n_2\,
      I3 => tmp_11_reg_1122_pp1_iter4_reg,
      I4 => \buf_cop_2_V_1_reg_1171_reg[7]\(4),
      O => \or_cond_reg_1093_reg[0]\(4)
    );
\buf_cop_2_V_1_reg_1171[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(4),
      I1 => tmp_29_reg_1133_pp1_iter4_reg(1),
      I2 => DOBDO(4),
      I3 => tmp_29_reg_1133_pp1_iter4_reg(0),
      I4 => \tmp_17_reg_1070_reg[7]\(4),
      O => \buf_cop_2_V_1_reg_1171[4]_i_2_n_2\
    );
\buf_cop_2_V_1_reg_1171[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(4),
      I1 => ram_reg_2(1),
      I2 => DOBDO(4),
      I3 => ram_reg_2(0),
      I4 => \tmp_17_reg_1070_reg[7]\(4),
      O => \buf_cop_2_V_1_reg_1171[4]_i_3_n_2\
    );
\buf_cop_2_V_1_reg_1171[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \buf_cop_2_V_1_reg_1171[5]_i_2_n_2\,
      I1 => or_cond_reg_1093,
      I2 => \buf_cop_2_V_1_reg_1171[5]_i_3_n_2\,
      I3 => tmp_11_reg_1122_pp1_iter4_reg,
      I4 => \buf_cop_2_V_1_reg_1171_reg[7]\(5),
      O => \or_cond_reg_1093_reg[0]\(5)
    );
\buf_cop_2_V_1_reg_1171[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(5),
      I1 => tmp_29_reg_1133_pp1_iter4_reg(1),
      I2 => DOBDO(5),
      I3 => tmp_29_reg_1133_pp1_iter4_reg(0),
      I4 => \tmp_17_reg_1070_reg[7]\(5),
      O => \buf_cop_2_V_1_reg_1171[5]_i_2_n_2\
    );
\buf_cop_2_V_1_reg_1171[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(5),
      I1 => ram_reg_2(1),
      I2 => DOBDO(5),
      I3 => ram_reg_2(0),
      I4 => \tmp_17_reg_1070_reg[7]\(5),
      O => \buf_cop_2_V_1_reg_1171[5]_i_3_n_2\
    );
\buf_cop_2_V_1_reg_1171[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \buf_cop_2_V_1_reg_1171[6]_i_2_n_2\,
      I1 => or_cond_reg_1093,
      I2 => \buf_cop_2_V_1_reg_1171[6]_i_3_n_2\,
      I3 => tmp_11_reg_1122_pp1_iter4_reg,
      I4 => \buf_cop_2_V_1_reg_1171_reg[7]\(6),
      O => \or_cond_reg_1093_reg[0]\(6)
    );
\buf_cop_2_V_1_reg_1171[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(6),
      I1 => tmp_29_reg_1133_pp1_iter4_reg(1),
      I2 => DOBDO(6),
      I3 => tmp_29_reg_1133_pp1_iter4_reg(0),
      I4 => \tmp_17_reg_1070_reg[7]\(6),
      O => \buf_cop_2_V_1_reg_1171[6]_i_2_n_2\
    );
\buf_cop_2_V_1_reg_1171[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(6),
      I1 => ram_reg_2(1),
      I2 => DOBDO(6),
      I3 => ram_reg_2(0),
      I4 => \tmp_17_reg_1070_reg[7]\(6),
      O => \buf_cop_2_V_1_reg_1171[6]_i_3_n_2\
    );
\buf_cop_2_V_1_reg_1171[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \buf_cop_2_V_1_reg_1171[7]_i_3_n_2\,
      I1 => or_cond_reg_1093,
      I2 => \buf_cop_2_V_1_reg_1171[7]_i_4_n_2\,
      I3 => tmp_11_reg_1122_pp1_iter4_reg,
      I4 => \buf_cop_2_V_1_reg_1171_reg[7]\(7),
      O => \or_cond_reg_1093_reg[0]\(7)
    );
\buf_cop_2_V_1_reg_1171[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(7),
      I1 => tmp_29_reg_1133_pp1_iter4_reg(1),
      I2 => DOBDO(7),
      I3 => tmp_29_reg_1133_pp1_iter4_reg(0),
      I4 => \tmp_17_reg_1070_reg[7]\(7),
      O => \buf_cop_2_V_1_reg_1171[7]_i_3_n_2\
    );
\buf_cop_2_V_1_reg_1171[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(7),
      I1 => ram_reg_2(1),
      I2 => DOBDO(7),
      I3 => ram_reg_2(0),
      I4 => \tmp_17_reg_1070_reg[7]\(7),
      O => \buf_cop_2_V_1_reg_1171[7]_i_4_n_2\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => \^addrardaddr\(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => \^addrbwraddr\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => reg_489(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_2_V_we1,
      ENBWREN => \^buf_0_v_ce0\,
      REGCEAREGCE => '0',
      REGCEB => \^reg_4810\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_8(2),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_9(2),
      O => \^addrardaddr\(2)
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_8(1),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_9(1),
      O => \^addrardaddr\(1)
    );
\ram_reg_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_8(0),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_9(0),
      O => \^addrardaddr\(0)
    );
\ram_reg_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => \^or_cond_i_reg_1129_reg[0]\,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => gaussian_mat_V_V_empty_n,
      I4 => ram_reg_4,
      O => \^wea\(0)
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(10),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_7(10),
      O => \^addrbwraddr\(10)
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(9),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_7(9),
      O => \^addrbwraddr\(9)
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(8),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_7(8),
      O => \^addrbwraddr\(8)
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(7),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_7(7),
      O => \^addrbwraddr\(7)
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(6),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_7(6),
      O => \^addrbwraddr\(6)
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg\,
      I1 => tmp_19_reg_1023(0),
      I2 => or_cond_i_reg_1129_pp1_iter1_reg,
      I3 => exitcond1_i_reg_1113_pp1_iter1_reg,
      I4 => ram_reg_2(1),
      I5 => ap_phi_reg_pp1_iter3_storemerge_reg_4620,
      O => buf_2_V_we1
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(5),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_7(5),
      O => \^addrbwraddr\(5)
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(4),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_7(4),
      O => \^addrbwraddr\(4)
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(3),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_7(3),
      O => \^addrbwraddr\(3)
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(2),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_7(2),
      O => \^addrbwraddr\(2)
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(1),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_7(1),
      O => \^addrbwraddr\(1)
    );
ram_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(0),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_7(0),
      O => \^addrbwraddr\(0)
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ram_reg_4,
      I1 => gaussian_mat_V_V_empty_n,
      I2 => ram_reg_3,
      O => \^ap_enable_reg_pp0_iter2_reg\
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ram_reg_5(0),
      I1 => \^or_cond_i_reg_1129_reg[0]\,
      I2 => ap_enable_reg_pp1_iter3,
      O => \^buf_0_v_ce0\
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_8(10),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_9(10),
      O => \^addrardaddr\(10)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => ram_reg_5(1),
      I1 => exitcond1_i_reg_1113_pp1_iter3_reg,
      I2 => ap_enable_reg_pp1_iter4,
      I3 => \^or_cond_i_reg_1129_reg[0]\,
      O => \^reg_4810\
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => \^or_cond_i_reg_1129_reg[0]\,
      O => ap_phi_reg_pp1_iter3_storemerge_reg_4620
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_8(9),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_9(9),
      O => \^addrardaddr\(9)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_8(8),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_9(8),
      O => \^addrardaddr\(8)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_8(7),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_9(7),
      O => \^addrardaddr\(7)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_8(6),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_9(6),
      O => \^addrardaddr\(6)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_8(5),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_9(5),
      O => \^addrardaddr\(5)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_8(4),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_9(4),
      O => \^addrardaddr\(4)
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_8(3),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_9(3),
      O => \^addrardaddr\(3)
    );
\tmp_17_reg_1070[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(0),
      I1 => tmp_24_reg_1027(1),
      I2 => DOBDO(0),
      I3 => tmp_24_reg_1027(0),
      I4 => \tmp_17_reg_1070_reg[7]\(0),
      O => ram_reg_1(0)
    );
\tmp_17_reg_1070[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(1),
      I1 => tmp_24_reg_1027(1),
      I2 => DOBDO(1),
      I3 => tmp_24_reg_1027(0),
      I4 => \tmp_17_reg_1070_reg[7]\(1),
      O => ram_reg_1(1)
    );
\tmp_17_reg_1070[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(2),
      I1 => tmp_24_reg_1027(1),
      I2 => DOBDO(2),
      I3 => tmp_24_reg_1027(0),
      I4 => \tmp_17_reg_1070_reg[7]\(2),
      O => ram_reg_1(2)
    );
\tmp_17_reg_1070[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(3),
      I1 => tmp_24_reg_1027(1),
      I2 => DOBDO(3),
      I3 => tmp_24_reg_1027(0),
      I4 => \tmp_17_reg_1070_reg[7]\(3),
      O => ram_reg_1(3)
    );
\tmp_17_reg_1070[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(4),
      I1 => tmp_24_reg_1027(1),
      I2 => DOBDO(4),
      I3 => tmp_24_reg_1027(0),
      I4 => \tmp_17_reg_1070_reg[7]\(4),
      O => ram_reg_1(4)
    );
\tmp_17_reg_1070[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(5),
      I1 => tmp_24_reg_1027(1),
      I2 => DOBDO(5),
      I3 => tmp_24_reg_1027(0),
      I4 => \tmp_17_reg_1070_reg[7]\(5),
      O => ram_reg_1(5)
    );
\tmp_17_reg_1070[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(6),
      I1 => tmp_24_reg_1027(1),
      I2 => DOBDO(6),
      I3 => tmp_24_reg_1027(0),
      I4 => \tmp_17_reg_1070_reg[7]\(6),
      O => ram_reg_1(6)
    );
\tmp_17_reg_1070[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => reg_489(7),
      I1 => tmp_24_reg_1027(1),
      I2 => DOBDO(7),
      I3 => tmp_24_reg_1027(0),
      I4 => \tmp_17_reg_1070_reg[7]\(7),
      O => ram_reg_1(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_17 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    reg_4810 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_19_reg_1023 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    gaussian_mat_V_V_empty_n : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ap_block_pp1_stage0_subdone4_in : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    exitcond1_i_reg_1113_pp1_iter1_reg : in STD_LOGIC;
    or_cond_i_reg_1129_pp1_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_17 : entity is "xFAverageGaussianbkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_17 is
  signal buf_1_V_we1 : STD_LOGIC;
  signal \ram_reg_i_14__1_n_2\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_1_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => reg_4810,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone4_in,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_2(1),
      I3 => ram_reg_2(0),
      I4 => exitcond1_i_reg_1113_pp1_iter1_reg,
      I5 => or_cond_i_reg_1129_pp1_iter1_reg,
      O => \ram_reg_i_14__1_n_2\
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51000000"
    )
        port map (
      I0 => tmp_19_reg_1023(1),
      I1 => ram_reg_0,
      I2 => gaussian_mat_V_V_empty_n,
      I3 => ram_reg_1,
      I4 => tmp_19_reg_1023(0),
      I5 => \ram_reg_i_14__1_n_2\,
      O => buf_1_V_we1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_18 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    reg_4810 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_19_reg_1023 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    gaussian_mat_V_V_empty_n : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ap_block_pp1_stage0_subdone4_in : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    exitcond1_i_reg_1113_pp1_iter1_reg : in STD_LOGIC;
    or_cond_i_reg_1129_pp1_iter1_reg : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_18 : entity is "xFAverageGaussianbkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_18 is
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal buf_0_V_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_0_V_ce1 : STD_LOGIC;
  signal buf_0_V_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_0_V_we1 : STD_LOGIC;
  signal ram_reg_i_35_n_2 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => buf_0_V_address1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => buf_0_V_d1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_0_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => reg_4810,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => buf_0_V_ce1,
      WEA(0) => buf_0_V_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4(4),
      I3 => Q(0),
      I4 => ram_reg_5(4),
      O => buf_0_V_address1(4)
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4(3),
      I3 => Q(0),
      I4 => ram_reg_5(3),
      O => buf_0_V_address1(3)
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4(2),
      I3 => Q(0),
      I4 => ram_reg_5(2),
      O => buf_0_V_address1(2)
    );
\ram_reg_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4(1),
      I3 => Q(0),
      I4 => ram_reg_5(1),
      O => buf_0_V_address1(1)
    );
\ram_reg_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4(0),
      I3 => Q(0),
      I4 => ram_reg_5(0),
      O => buf_0_V_address1(0)
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => ram_reg_i_35_n_2,
      I1 => tmp_19_reg_1023(0),
      I2 => ram_reg_0,
      I3 => \^ap_enable_reg_pp0_iter1_reg\,
      I4 => tmp_19_reg_1023(1),
      I5 => Q(0),
      O => buf_0_V_we1
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(7),
      I1 => Q(0),
      I2 => ram_reg_7(7),
      O => buf_0_V_d1(7)
    );
ram_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(6),
      I1 => Q(0),
      I2 => ram_reg_7(6),
      O => buf_0_V_d1(6)
    );
ram_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(5),
      I1 => Q(0),
      I2 => ram_reg_7(5),
      O => buf_0_V_d1(5)
    );
ram_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(4),
      I1 => Q(0),
      I2 => ram_reg_7(4),
      O => buf_0_V_d1(4)
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(3),
      I1 => Q(0),
      I2 => ram_reg_7(3),
      O => buf_0_V_d1(3)
    );
ram_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(2),
      I1 => Q(0),
      I2 => ram_reg_7(2),
      O => buf_0_V_d1(2)
    );
ram_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(1),
      I1 => Q(0),
      I2 => ram_reg_7(1),
      O => buf_0_V_d1(1)
    );
ram_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_6(0),
      I1 => Q(0),
      I2 => ram_reg_7(0),
      O => buf_0_V_d1(0)
    );
ram_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAEEEAEEEAEE"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0,
      I2 => gaussian_mat_V_V_empty_n,
      I3 => ram_reg_1,
      I4 => ap_enable_reg_pp1_iter2,
      I5 => ap_block_pp1_stage0_subdone4_in,
      O => buf_0_V_ce1
    );
ram_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone4_in,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_2(0),
      I3 => ram_reg_2(1),
      I4 => exitcond1_i_reg_1113_pp1_iter1_reg,
      I5 => or_cond_i_reg_1129_pp1_iter1_reg,
      O => ram_reg_i_35_n_2
    );
ram_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_1,
      I1 => gaussian_mat_V_V_empty_n,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_3(10),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4(10),
      I3 => Q(0),
      I4 => ram_reg_5(10),
      O => buf_0_V_address1(10)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_3(9),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4(9),
      I3 => Q(0),
      I4 => ram_reg_5(9),
      O => buf_0_V_address1(9)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_3(8),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4(8),
      I3 => Q(0),
      I4 => ram_reg_5(8),
      O => buf_0_V_address1(8)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4(7),
      I3 => Q(0),
      I4 => ram_reg_5(7),
      O => buf_0_V_address1(7)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4(6),
      I3 => Q(0),
      I4 => ram_reg_5(6),
      O => buf_0_V_address1(6)
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4(5),
      I3 => Q(0),
      I4 => ram_reg_5(5),
      O => buf_0_V_address1(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_22 is
  port (
    buf_0_V_ce0 : out STD_LOGIC;
    buf_0_V_load_reg_10340 : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \tmp_85_i_i_reg_995_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_1076_reg[7]_i_1_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_102_i_i_reg_1071_reg[7]_i_1_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    \src_buf3_1_V_reg_1066_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    exitcond_i_i_i_reg_999_pp1_iter3_reg : in STD_LOGIC;
    strm_src_V_V_empty_n : in STD_LOGIC;
    gaussian_mat_V_V_full_n : in STD_LOGIC;
    \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0\ : in STD_LOGIC;
    \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0\ : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    exitcond_i_i_i_reg_999 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_2_V_reg_1055_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf2_2_V_reg_1060_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf1_2_V_reg_1055_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_98_cast_i_i_fu_681_p1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_1076_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_i_i_reg_1071_reg[7]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter6 : in STD_LOGIC;
    \tmp_reg_1076_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_i_i_reg_1071_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_i_i_reg_1071_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_22 : entity is "xFAverageGaussianbkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_22 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^buf_0_v_ce0\ : STD_LOGIC;
  signal \^buf_0_v_load_reg_10340\ : STD_LOGIC;
  signal buf_2_V_ce1 : STD_LOGIC;
  signal buf_2_V_load_reg_1048 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \ram_reg_i_3__1_n_2\ : STD_LOGIC;
  signal \ram_reg_i_4__1_n_2\ : STD_LOGIC;
  signal \ram_reg_i_5__1_n_2\ : STD_LOGIC;
  signal \ram_reg_i_6__1_n_2\ : STD_LOGIC;
  signal \ram_reg_i_7__1_n_2\ : STD_LOGIC;
  signal \ram_reg_i_8__1_n_2\ : STD_LOGIC;
  signal \ram_reg_i_9__1_n_2\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071[3]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071[3]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071[3]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071[3]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071[7]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071[7]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071[7]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071[7]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_102_i_i_reg_1071_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \^tmp_85_i_i_reg_995_reg[0]\ : STD_LOGIC;
  signal \tmp_reg_1076[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg_1076[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_reg_1076[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_reg_1076[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_reg_1076[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg_1076[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_reg_1076[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_reg_1076[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_reg_1076_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg_1076_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg_1076_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_reg_1076_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_reg_1076_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg_1076_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg_1076_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_reg_1076_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_tmp_102_i_i_reg_1071_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_102_i_i_reg_1071_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_reg_1076_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_reg_1076_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  buf_0_V_ce0 <= \^buf_0_v_ce0\;
  buf_0_V_load_reg_10340 <= \^buf_0_v_load_reg_10340\;
  internal_empty_n_reg <= \^internal_empty_n_reg\;
  ram_reg_1(7 downto 0) <= \^ram_reg_1\(7 downto 0);
  \tmp_85_i_i_reg_995_reg[0]\ <= \^tmp_85_i_i_reg_995_reg[0]\;
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB0BB"
    )
        port map (
      I0 => strm_src_V_V_empty_n,
      I1 => \^tmp_85_i_i_reg_995_reg[0]\,
      I2 => gaussian_mat_V_V_full_n,
      I3 => \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0\,
      I4 => \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0\,
      O => \^internal_empty_n_reg\
    );
ap_enable_reg_pp1_iter1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond_i_i_i_reg_999,
      O => \^tmp_85_i_i_reg_995_reg[0]\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_2(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7) => \ram_reg_i_2__1_n_2\,
      DIADI(6) => \ram_reg_i_3__1_n_2\,
      DIADI(5) => \ram_reg_i_4__1_n_2\,
      DIADI(4) => \ram_reg_i_5__1_n_2\,
      DIADI(3) => \ram_reg_i_6__1_n_2\,
      DIADI(2) => \ram_reg_i_7__1_n_2\,
      DIADI(1) => \ram_reg_i_8__1_n_2\,
      DIADI(0) => \ram_reg_i_9__1_n_2\,
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => buf_2_V_load_reg_1048(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_2_V_ce1,
      ENBWREN => \^buf_0_v_ce0\,
      REGCEAREGCE => '0',
      REGCEB => \^buf_0_v_load_reg_10340\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => buf_2_V_ce1,
      WEA(0) => buf_2_V_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \src_buf3_1_V_reg_1066_reg[0]\(1),
      I1 => \^internal_empty_n_reg\,
      I2 => ram_reg_3,
      I3 => ap_enable_reg_pp1_iter2,
      O => buf_2_V_ce1
    );
ram_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3,
      I1 => \^internal_empty_n_reg\,
      O => \^buf_0_v_ce0\
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5(7),
      O => \ram_reg_i_2__1_n_2\
    );
ram_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^internal_empty_n_reg\,
      I1 => ap_enable_reg_pp1_iter4,
      I2 => exitcond_i_i_i_reg_999_pp1_iter3_reg,
      O => \^buf_0_v_load_reg_10340\
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5(6),
      O => \ram_reg_i_3__1_n_2\
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5(5),
      O => \ram_reg_i_4__1_n_2\
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5(4),
      O => \ram_reg_i_5__1_n_2\
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5(3),
      O => \ram_reg_i_6__1_n_2\
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5(2),
      O => \ram_reg_i_7__1_n_2\
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5(1),
      O => \ram_reg_i_8__1_n_2\
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5(0),
      O => \ram_reg_i_9__1_n_2\
    );
\src_buf1_2_V_reg_1055[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(0),
      I1 => \src_buf1_2_V_reg_1055_reg[0]\(1),
      I2 => DOBDO(0),
      I3 => \src_buf1_2_V_reg_1055_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(0),
      O => \^ram_reg_1\(0)
    );
\src_buf1_2_V_reg_1055[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(1),
      I1 => \src_buf1_2_V_reg_1055_reg[0]\(1),
      I2 => DOBDO(1),
      I3 => \src_buf1_2_V_reg_1055_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(1),
      O => \^ram_reg_1\(1)
    );
\src_buf1_2_V_reg_1055[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(2),
      I1 => \src_buf1_2_V_reg_1055_reg[0]\(1),
      I2 => DOBDO(2),
      I3 => \src_buf1_2_V_reg_1055_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(2),
      O => \^ram_reg_1\(2)
    );
\src_buf1_2_V_reg_1055[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(3),
      I1 => \src_buf1_2_V_reg_1055_reg[0]\(1),
      I2 => DOBDO(3),
      I3 => \src_buf1_2_V_reg_1055_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(3),
      O => \^ram_reg_1\(3)
    );
\src_buf1_2_V_reg_1055[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(4),
      I1 => \src_buf1_2_V_reg_1055_reg[0]\(1),
      I2 => DOBDO(4),
      I3 => \src_buf1_2_V_reg_1055_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(4),
      O => \^ram_reg_1\(4)
    );
\src_buf1_2_V_reg_1055[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(5),
      I1 => \src_buf1_2_V_reg_1055_reg[0]\(1),
      I2 => DOBDO(5),
      I3 => \src_buf1_2_V_reg_1055_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(5),
      O => \^ram_reg_1\(5)
    );
\src_buf1_2_V_reg_1055[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(6),
      I1 => \src_buf1_2_V_reg_1055_reg[0]\(1),
      I2 => DOBDO(6),
      I3 => \src_buf1_2_V_reg_1055_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(6),
      O => \^ram_reg_1\(6)
    );
\src_buf1_2_V_reg_1055[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(7),
      I1 => \src_buf1_2_V_reg_1055_reg[0]\(1),
      I2 => DOBDO(7),
      I3 => \src_buf1_2_V_reg_1055_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(7),
      O => \^ram_reg_1\(7)
    );
\src_buf2_2_V_reg_1060[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(0),
      I1 => \src_buf2_2_V_reg_1060_reg[0]\(1),
      I2 => DOBDO(0),
      I3 => \src_buf2_2_V_reg_1060_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(0),
      O => ram_reg_0(0)
    );
\src_buf2_2_V_reg_1060[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(1),
      I1 => \src_buf2_2_V_reg_1060_reg[0]\(1),
      I2 => DOBDO(1),
      I3 => \src_buf2_2_V_reg_1060_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(1),
      O => ram_reg_0(1)
    );
\src_buf2_2_V_reg_1060[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(2),
      I1 => \src_buf2_2_V_reg_1060_reg[0]\(1),
      I2 => DOBDO(2),
      I3 => \src_buf2_2_V_reg_1060_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(2),
      O => ram_reg_0(2)
    );
\src_buf2_2_V_reg_1060[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(3),
      I1 => \src_buf2_2_V_reg_1060_reg[0]\(1),
      I2 => DOBDO(3),
      I3 => \src_buf2_2_V_reg_1060_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(3),
      O => ram_reg_0(3)
    );
\src_buf2_2_V_reg_1060[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(4),
      I1 => \src_buf2_2_V_reg_1060_reg[0]\(1),
      I2 => DOBDO(4),
      I3 => \src_buf2_2_V_reg_1060_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(4),
      O => ram_reg_0(4)
    );
\src_buf2_2_V_reg_1060[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(5),
      I1 => \src_buf2_2_V_reg_1060_reg[0]\(1),
      I2 => DOBDO(5),
      I3 => \src_buf2_2_V_reg_1060_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(5),
      O => ram_reg_0(5)
    );
\src_buf2_2_V_reg_1060[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(6),
      I1 => \src_buf2_2_V_reg_1060_reg[0]\(1),
      I2 => DOBDO(6),
      I3 => \src_buf2_2_V_reg_1060_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(6),
      O => ram_reg_0(6)
    );
\src_buf2_2_V_reg_1060[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(7),
      I1 => \src_buf2_2_V_reg_1060_reg[0]\(1),
      I2 => DOBDO(7),
      I3 => \src_buf2_2_V_reg_1060_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(7),
      O => ram_reg_0(7)
    );
\src_buf3_1_V_reg_1066[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(0),
      I1 => \src_buf3_1_V_reg_1066_reg[0]\(1),
      I2 => DOBDO(0),
      I3 => \src_buf3_1_V_reg_1066_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(0),
      O => \^d\(0)
    );
\src_buf3_1_V_reg_1066[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(1),
      I1 => \src_buf3_1_V_reg_1066_reg[0]\(1),
      I2 => DOBDO(1),
      I3 => \src_buf3_1_V_reg_1066_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(1),
      O => \^d\(1)
    );
\src_buf3_1_V_reg_1066[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(2),
      I1 => \src_buf3_1_V_reg_1066_reg[0]\(1),
      I2 => DOBDO(2),
      I3 => \src_buf3_1_V_reg_1066_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(2),
      O => \^d\(2)
    );
\src_buf3_1_V_reg_1066[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(3),
      I1 => \src_buf3_1_V_reg_1066_reg[0]\(1),
      I2 => DOBDO(3),
      I3 => \src_buf3_1_V_reg_1066_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(3),
      O => \^d\(3)
    );
\src_buf3_1_V_reg_1066[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(4),
      I1 => \src_buf3_1_V_reg_1066_reg[0]\(1),
      I2 => DOBDO(4),
      I3 => \src_buf3_1_V_reg_1066_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(4),
      O => \^d\(4)
    );
\src_buf3_1_V_reg_1066[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(5),
      I1 => \src_buf3_1_V_reg_1066_reg[0]\(1),
      I2 => DOBDO(5),
      I3 => \src_buf3_1_V_reg_1066_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(5),
      O => \^d\(5)
    );
\src_buf3_1_V_reg_1066[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(6),
      I1 => \src_buf3_1_V_reg_1066_reg[0]\(1),
      I2 => DOBDO(6),
      I3 => \src_buf3_1_V_reg_1066_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(6),
      O => \^d\(6)
    );
\src_buf3_1_V_reg_1066[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => buf_2_V_load_reg_1048(7),
      I1 => \src_buf3_1_V_reg_1066_reg[0]\(1),
      I2 => DOBDO(7),
      I3 => \src_buf3_1_V_reg_1066_reg[0]\(0),
      I4 => \src_buf1_2_V_reg_1055_reg[7]\(7),
      O => \^d\(7)
    );
\tmp_102_i_i_reg_1071[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \tmp_102_i_i_reg_1071_reg[7]_0\(3),
      I1 => \tmp_102_i_i_reg_1071_reg[7]\,
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \tmp_102_i_i_reg_1071_reg[7]_1\(3),
      I4 => \^ram_reg_1\(3),
      O => \tmp_102_i_i_reg_1071[3]_i_6_n_2\
    );
\tmp_102_i_i_reg_1071[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \tmp_102_i_i_reg_1071_reg[7]_0\(2),
      I1 => \tmp_102_i_i_reg_1071_reg[7]\,
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \tmp_102_i_i_reg_1071_reg[7]_1\(2),
      I4 => \^ram_reg_1\(2),
      O => \tmp_102_i_i_reg_1071[3]_i_7_n_2\
    );
\tmp_102_i_i_reg_1071[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \tmp_102_i_i_reg_1071_reg[7]_0\(1),
      I1 => \tmp_102_i_i_reg_1071_reg[7]\,
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \tmp_102_i_i_reg_1071_reg[7]_1\(1),
      I4 => \^ram_reg_1\(1),
      O => \tmp_102_i_i_reg_1071[3]_i_8_n_2\
    );
\tmp_102_i_i_reg_1071[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \tmp_102_i_i_reg_1071_reg[7]_0\(0),
      I1 => \tmp_102_i_i_reg_1071_reg[7]\,
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \tmp_102_i_i_reg_1071_reg[7]_1\(0),
      I4 => \^ram_reg_1\(0),
      O => \tmp_102_i_i_reg_1071[3]_i_9_n_2\
    );
\tmp_102_i_i_reg_1071[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \tmp_102_i_i_reg_1071_reg[7]_0\(7),
      I1 => \tmp_102_i_i_reg_1071_reg[7]\,
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \tmp_102_i_i_reg_1071_reg[7]_1\(7),
      I4 => \^ram_reg_1\(7),
      O => \tmp_102_i_i_reg_1071[7]_i_6_n_2\
    );
\tmp_102_i_i_reg_1071[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \tmp_102_i_i_reg_1071_reg[7]_0\(6),
      I1 => \tmp_102_i_i_reg_1071_reg[7]\,
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \tmp_102_i_i_reg_1071_reg[7]_1\(6),
      I4 => \^ram_reg_1\(6),
      O => \tmp_102_i_i_reg_1071[7]_i_7_n_2\
    );
\tmp_102_i_i_reg_1071[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \tmp_102_i_i_reg_1071_reg[7]_0\(5),
      I1 => \tmp_102_i_i_reg_1071_reg[7]\,
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \tmp_102_i_i_reg_1071_reg[7]_1\(5),
      I4 => \^ram_reg_1\(5),
      O => \tmp_102_i_i_reg_1071[7]_i_8_n_2\
    );
\tmp_102_i_i_reg_1071[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4575BA8A"
    )
        port map (
      I0 => \tmp_102_i_i_reg_1071_reg[7]_0\(4),
      I1 => \tmp_102_i_i_reg_1071_reg[7]\,
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \tmp_102_i_i_reg_1071_reg[7]_1\(4),
      I4 => \^ram_reg_1\(4),
      O => \tmp_102_i_i_reg_1071[7]_i_9_n_2\
    );
\tmp_102_i_i_reg_1071_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_102_i_i_reg_1071_reg[3]_i_1_n_2\,
      CO(2) => \tmp_102_i_i_reg_1071_reg[3]_i_1_n_3\,
      CO(1) => \tmp_102_i_i_reg_1071_reg[3]_i_1_n_4\,
      CO(0) => \tmp_102_i_i_reg_1071_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_98_cast_i_i_fu_681_p1(3 downto 0),
      O(3 downto 0) => \tmp_102_i_i_reg_1071_reg[7]_i_1_0\(3 downto 0),
      S(3) => \tmp_102_i_i_reg_1071[3]_i_6_n_2\,
      S(2) => \tmp_102_i_i_reg_1071[3]_i_7_n_2\,
      S(1) => \tmp_102_i_i_reg_1071[3]_i_8_n_2\,
      S(0) => \tmp_102_i_i_reg_1071[3]_i_9_n_2\
    );
\tmp_102_i_i_reg_1071_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_102_i_i_reg_1071_reg[3]_i_1_n_2\,
      CO(3) => \tmp_102_i_i_reg_1071_reg[7]_i_1_n_2\,
      CO(2) => \tmp_102_i_i_reg_1071_reg[7]_i_1_n_3\,
      CO(1) => \tmp_102_i_i_reg_1071_reg[7]_i_1_n_4\,
      CO(0) => \tmp_102_i_i_reg_1071_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_98_cast_i_i_fu_681_p1(7 downto 4),
      O(3 downto 0) => \tmp_102_i_i_reg_1071_reg[7]_i_1_0\(7 downto 4),
      S(3) => \tmp_102_i_i_reg_1071[7]_i_6_n_2\,
      S(2) => \tmp_102_i_i_reg_1071[7]_i_7_n_2\,
      S(1) => \tmp_102_i_i_reg_1071[7]_i_8_n_2\,
      S(0) => \tmp_102_i_i_reg_1071[7]_i_9_n_2\
    );
\tmp_102_i_i_reg_1071_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_102_i_i_reg_1071_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_tmp_102_i_i_reg_1071_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_102_i_i_reg_1071_reg[7]_i_1_0\(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_102_i_i_reg_1071_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_reg_1076[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => \^d\(3),
      I1 => \tmp_reg_1076_reg[7]\(3),
      I2 => \tmp_102_i_i_reg_1071_reg[7]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \tmp_reg_1076_reg[7]_0\(3),
      O => \tmp_reg_1076[3]_i_2_n_2\
    );
\tmp_reg_1076[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => \^d\(2),
      I1 => \tmp_reg_1076_reg[7]\(2),
      I2 => \tmp_102_i_i_reg_1071_reg[7]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \tmp_reg_1076_reg[7]_0\(2),
      O => \tmp_reg_1076[3]_i_3_n_2\
    );
\tmp_reg_1076[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => \^d\(1),
      I1 => \tmp_reg_1076_reg[7]\(1),
      I2 => \tmp_102_i_i_reg_1071_reg[7]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \tmp_reg_1076_reg[7]_0\(1),
      O => \tmp_reg_1076[3]_i_4_n_2\
    );
\tmp_reg_1076[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => \^d\(0),
      I1 => \tmp_reg_1076_reg[7]\(0),
      I2 => \tmp_102_i_i_reg_1071_reg[7]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \tmp_reg_1076_reg[7]_0\(0),
      O => \tmp_reg_1076[3]_i_5_n_2\
    );
\tmp_reg_1076[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => \^d\(7),
      I1 => \tmp_reg_1076_reg[7]\(7),
      I2 => \tmp_102_i_i_reg_1071_reg[7]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \tmp_reg_1076_reg[7]_0\(7),
      O => \tmp_reg_1076[7]_i_2_n_2\
    );
\tmp_reg_1076[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => \^d\(6),
      I1 => \tmp_reg_1076_reg[7]\(6),
      I2 => \tmp_102_i_i_reg_1071_reg[7]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \tmp_reg_1076_reg[7]_0\(6),
      O => \tmp_reg_1076[7]_i_3_n_2\
    );
\tmp_reg_1076[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => \^d\(5),
      I1 => \tmp_reg_1076_reg[7]\(5),
      I2 => \tmp_102_i_i_reg_1071_reg[7]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \tmp_reg_1076_reg[7]_0\(5),
      O => \tmp_reg_1076[7]_i_4_n_2\
    );
\tmp_reg_1076[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => \^d\(4),
      I1 => \tmp_reg_1076_reg[7]\(4),
      I2 => \tmp_102_i_i_reg_1071_reg[7]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \tmp_reg_1076_reg[7]_0\(4),
      O => \tmp_reg_1076[7]_i_5_n_2\
    );
\tmp_reg_1076_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg_1076_reg[3]_i_1_n_2\,
      CO(2) => \tmp_reg_1076_reg[3]_i_1_n_3\,
      CO(1) => \tmp_reg_1076_reg[3]_i_1_n_4\,
      CO(0) => \tmp_reg_1076_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(3 downto 0),
      O(3 downto 0) => \tmp_reg_1076_reg[7]_i_1_0\(3 downto 0),
      S(3) => \tmp_reg_1076[3]_i_2_n_2\,
      S(2) => \tmp_reg_1076[3]_i_3_n_2\,
      S(1) => \tmp_reg_1076[3]_i_4_n_2\,
      S(0) => \tmp_reg_1076[3]_i_5_n_2\
    );
\tmp_reg_1076_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_1076_reg[3]_i_1_n_2\,
      CO(3) => \tmp_reg_1076_reg[7]_i_1_n_2\,
      CO(2) => \tmp_reg_1076_reg[7]_i_1_n_3\,
      CO(1) => \tmp_reg_1076_reg[7]_i_1_n_4\,
      CO(0) => \tmp_reg_1076_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(7 downto 4),
      O(3 downto 0) => \tmp_reg_1076_reg[7]_i_1_0\(7 downto 4),
      S(3) => \tmp_reg_1076[7]_i_2_n_2\,
      S(2) => \tmp_reg_1076[7]_i_3_n_2\,
      S(1) => \tmp_reg_1076[7]_i_4_n_2\,
      S(0) => \tmp_reg_1076[7]_i_5_n_2\
    );
\tmp_reg_1076_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_1076_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_tmp_reg_1076_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_reg_1076_reg[7]_i_1_0\(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_reg_1076_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_23 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp1_iter2_reg : out STD_LOGIC;
    \exitcond1_i_i_reg_934_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    buf_0_V_load_reg_10340 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    exitcond1_i_i_reg_934_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    strm_src_V_V_empty_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ap_block_pp1_stage0_subdone8_in : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_23 : entity is "xFAverageGaussianbkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_23 is
  signal \^ap_enable_reg_pp1_iter2_reg\ : STD_LOGIC;
  signal buf_1_V_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_1_V_ce1 : STD_LOGIC;
  signal buf_1_V_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_1_V_we1 : STD_LOGIC;
  signal \^exitcond1_i_i_reg_934_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ap_enable_reg_pp1_iter2_reg <= \^ap_enable_reg_pp1_iter2_reg\;
  \exitcond1_i_i_reg_934_reg[0]\ <= \^exitcond1_i_i_reg_934_reg[0]\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => buf_1_V_address1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => buf_1_V_d1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_1_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => buf_0_V_load_reg_10340,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => buf_1_V_ce1,
      WEA(0) => buf_1_V_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => ram_reg_7(2),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => ram_reg_0(1),
      I5 => ram_reg_8(2),
      O => buf_1_V_address1(2)
    );
ram_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => ram_reg_7(1),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => ram_reg_0(1),
      I5 => ram_reg_8(1),
      O => buf_1_V_address1(1)
    );
ram_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => ram_reg_7(0),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => ram_reg_0(1),
      I5 => ram_reg_8(0),
      O => buf_1_V_address1(0)
    );
ram_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_5(7),
      I1 => ram_reg_6,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_4,
      I4 => ram_reg_0(0),
      I5 => ram_reg_0(1),
      O => buf_1_V_d1(7)
    );
ram_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_5(6),
      I1 => ram_reg_6,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_4,
      I4 => ram_reg_0(0),
      I5 => ram_reg_0(1),
      O => buf_1_V_d1(6)
    );
ram_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_5(5),
      I1 => ram_reg_6,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_4,
      I4 => ram_reg_0(0),
      I5 => ram_reg_0(1),
      O => buf_1_V_d1(5)
    );
ram_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_5(4),
      I1 => ram_reg_6,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_4,
      I4 => ram_reg_0(0),
      I5 => ram_reg_0(1),
      O => buf_1_V_d1(4)
    );
ram_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_5(3),
      I1 => ram_reg_6,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_4,
      I4 => ram_reg_0(0),
      I5 => ram_reg_0(1),
      O => buf_1_V_d1(3)
    );
ram_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_5(2),
      I1 => ram_reg_6,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_4,
      I4 => ram_reg_0(0),
      I5 => ram_reg_0(1),
      O => buf_1_V_d1(2)
    );
ram_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_5(1),
      I1 => ram_reg_6,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_4,
      I4 => ram_reg_0(0),
      I5 => ram_reg_0(1),
      O => buf_1_V_d1(1)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => ram_reg_0(0),
      I2 => \^ap_enable_reg_pp1_iter2_reg\,
      I3 => exitcond1_i_i_reg_934_pp0_iter1_reg,
      I4 => ram_reg_1,
      I5 => \^exitcond1_i_i_reg_934_reg[0]\,
      O => buf_1_V_we1
    );
ram_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_5(0),
      I1 => ram_reg_6,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_4,
      I4 => ram_reg_0(0),
      I5 => ram_reg_0(1),
      O => buf_1_V_d1(0)
    );
ram_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
        port map (
      I0 => \^exitcond1_i_i_reg_934_reg[0]\,
      I1 => ram_reg_1,
      I2 => ram_reg_0(1),
      I3 => ram_reg_0(0),
      I4 => \^ap_enable_reg_pp1_iter2_reg\,
      O => buf_1_V_ce1
    );
ram_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ram_reg_3,
      I2 => strm_src_V_V_empty_n,
      O => \^exitcond1_i_i_reg_934_reg[0]\
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => ram_reg_4,
      I2 => ap_block_pp1_stage0_subdone8_in,
      O => \^ap_enable_reg_pp1_iter2_reg\
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => ram_reg_7(10),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => ram_reg_0(1),
      I5 => ram_reg_8(10),
      O => buf_1_V_address1(10)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => ram_reg_7(9),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => ram_reg_0(1),
      I5 => ram_reg_8(9),
      O => buf_1_V_address1(9)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => ram_reg_7(8),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => ram_reg_0(1),
      I5 => ram_reg_8(8),
      O => buf_1_V_address1(8)
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => ram_reg_7(7),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => ram_reg_0(1),
      I5 => ram_reg_8(7),
      O => buf_1_V_address1(7)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => ram_reg_7(6),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => ram_reg_0(1),
      I5 => ram_reg_8(6),
      O => buf_1_V_address1(6)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => ram_reg_7(5),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => ram_reg_0(1),
      I5 => ram_reg_8(5),
      O => buf_1_V_address1(5)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => ram_reg_7(4),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => ram_reg_0(1),
      I5 => ram_reg_8(4),
      O => buf_1_V_address1(4)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => ram_reg_7(3),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => ram_reg_0(1),
      I5 => ram_reg_8(3),
      O => buf_1_V_address1(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_24 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_reg_328_reg[9]\ : out STD_LOGIC;
    p_40_in : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    buf_0_V_load_reg_10340 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ap_block_pp1_stage0_subdone8_in : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    strm_src_V_V_empty_n : in STD_LOGIC;
    \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_24 : entity is "xFAverageGaussianbkb_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_24 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_2\ : STD_LOGIC;
  signal buf_0_V_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_0_V_ce1 : STD_LOGIC;
  signal buf_0_V_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_0_V_we1 : STD_LOGIC;
  signal \^p_40_in\ : STD_LOGIC;
  signal \^t_v_reg_328_reg[9]\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  E(0) <= \^e\(0);
  p_40_in <= \^p_40_in\;
  \t_V_reg_328_reg[9]\ <= \^t_v_reg_328_reg[9]\;
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3_n_2\,
      I1 => \ap_CS_fsm[2]_i_4_n_2\,
      I2 => ram_reg_2(9),
      I3 => ram_reg_2(8),
      I4 => ram_reg_2(2),
      O => \^t_v_reg_328_reg[9]\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ram_reg_2(10),
      I1 => ram_reg_2(3),
      I2 => ram_reg_2(4),
      I3 => ram_reg_2(1),
      O => \ap_CS_fsm[2]_i_3_n_2\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_reg_2(6),
      I1 => ram_reg_2(5),
      I2 => ram_reg_2(7),
      I3 => ram_reg_2(0),
      O => \ap_CS_fsm[2]_i_4_n_2\
    );
\exitcond1_i_i_reg_934[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]\(0),
      I1 => strm_src_V_V_empty_n,
      I2 => \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0\,
      I3 => \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1\,
      O => \^p_40_in\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => buf_0_V_address1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => buf_0_V_d1(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => buf_0_V_we1,
      ENBWREN => buf_0_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => buf_0_V_load_reg_10340,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => buf_0_V_ce1,
      WEA(0) => buf_0_V_ce1,
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \^e\(0),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0,
      I3 => ap_block_pp1_stage0_subdone8_in,
      I4 => ram_reg_1(0),
      I5 => ram_reg_1(1),
      O => buf_0_V_we1
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0,
      I3 => ram_reg_1(1),
      I4 => ram_reg_1(0),
      I5 => ram_reg_6(4),
      O => buf_0_V_address1(4)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(3),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0,
      I3 => ram_reg_1(1),
      I4 => ram_reg_1(0),
      I5 => ram_reg_6(3),
      O => buf_0_V_address1(3)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(2),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0,
      I3 => ram_reg_1(1),
      I4 => ram_reg_1(0),
      I5 => ram_reg_6(2),
      O => buf_0_V_address1(2)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(1),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0,
      I3 => ram_reg_1(1),
      I4 => ram_reg_1(0),
      I5 => ram_reg_6(1),
      O => buf_0_V_address1(1)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(0),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0,
      I3 => ram_reg_1(1),
      I4 => ram_reg_1(0),
      I5 => ram_reg_6(0),
      O => buf_0_V_address1(0)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => ram_reg_4(7),
      I1 => ram_reg_5,
      I2 => ram_reg_1(0),
      I3 => ram_reg_1(1),
      I4 => ram_reg_0,
      I5 => ap_enable_reg_pp1_iter2,
      O => buf_0_V_d1(7)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => ram_reg_4(6),
      I1 => ram_reg_5,
      I2 => ram_reg_1(0),
      I3 => ram_reg_1(1),
      I4 => ram_reg_0,
      I5 => ap_enable_reg_pp1_iter2,
      O => buf_0_V_d1(6)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => ram_reg_4(5),
      I1 => ram_reg_5,
      I2 => ram_reg_1(0),
      I3 => ram_reg_1(1),
      I4 => ram_reg_0,
      I5 => ap_enable_reg_pp1_iter2,
      O => buf_0_V_d1(5)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => ram_reg_4(4),
      I1 => ram_reg_5,
      I2 => ram_reg_1(0),
      I3 => ram_reg_1(1),
      I4 => ram_reg_0,
      I5 => ap_enable_reg_pp1_iter2,
      O => buf_0_V_d1(4)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => ram_reg_4(3),
      I1 => ram_reg_5,
      I2 => ram_reg_1(0),
      I3 => ram_reg_1(1),
      I4 => ram_reg_0,
      I5 => ap_enable_reg_pp1_iter2,
      O => buf_0_V_d1(3)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => ram_reg_4(2),
      I1 => ram_reg_5,
      I2 => ram_reg_1(0),
      I3 => ram_reg_1(1),
      I4 => ram_reg_0,
      I5 => ap_enable_reg_pp1_iter2,
      O => buf_0_V_d1(2)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => ram_reg_4(1),
      I1 => ram_reg_5,
      I2 => ram_reg_1(0),
      I3 => ram_reg_1(1),
      I4 => ram_reg_0,
      I5 => ap_enable_reg_pp1_iter2,
      O => buf_0_V_d1(1)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => ram_reg_4(0),
      I1 => ram_reg_5,
      I2 => ram_reg_1(0),
      I3 => ram_reg_1(1),
      I4 => ram_reg_0,
      I5 => ap_enable_reg_pp1_iter2,
      O => buf_0_V_d1(0)
    );
ram_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888F"
    )
        port map (
      I0 => \^p_40_in\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ram_reg_3,
      I3 => ram_reg_1(0),
      I4 => ram_reg_1(1),
      O => buf_0_V_ce1
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(10),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0,
      I3 => ram_reg_1(1),
      I4 => ram_reg_1(0),
      I5 => ram_reg_6(10),
      O => buf_0_V_address1(10)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(9),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0,
      I3 => ram_reg_1(1),
      I4 => ram_reg_1(0),
      I5 => ram_reg_6(9),
      O => buf_0_V_address1(9)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(8),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0,
      I3 => ram_reg_1(1),
      I4 => ram_reg_1(0),
      I5 => ram_reg_6(8),
      O => buf_0_V_address1(8)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(7),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0,
      I3 => ram_reg_1(1),
      I4 => ram_reg_1(0),
      I5 => ram_reg_6(7),
      O => buf_0_V_address1(7)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(6),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0,
      I3 => ram_reg_1(1),
      I4 => ram_reg_1(0),
      I5 => ram_reg_6(6),
      O => buf_0_V_address1(6)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(5),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0,
      I3 => ram_reg_1(1),
      I4 => ram_reg_1(0),
      I5 => ram_reg_6(5),
      O => buf_0_V_address1(5)
    );
\t_V_reg_328[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800000000"
    )
        port map (
      I0 => \^t_v_reg_328_reg[9]\,
      I1 => \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]\(0),
      I2 => strm_src_V_V_empty_n,
      I3 => \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0\,
      I4 => \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1\,
      I5 => ap_enable_reg_pp0_iter0,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFDuplicate_rows is
  port (
    start_once_reg : out STD_LOGIC;
    xFDuplicate_rows_U0_ap_ready : out STD_LOGIC;
    xFDuplicate_rows_U0_p_src_mat1_V_V_read : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFDuplicate_rows_U0_ap_start : in STD_LOGIC;
    start_for_xFMagnitudeKernel_U0_full_n : in STD_LOGIC;
    start_for_xFAngleKernel_U0_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    gradx1_mat_V_V_full_n : in STD_LOGIC;
    gradx2_mat_V_V_full_n : in STD_LOGIC;
    grady1_mat_V_V_full_n : in STD_LOGIC;
    grady2_mat_V_V_full_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFDuplicate_rows;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFDuplicate_rows is
  signal \ap_CS_fsm[2]_i_3__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__5_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__6_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal col_V_fu_218_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \exitcond_reg_233[0]_i_1_n_2\ : STD_LOGIC;
  signal \exitcond_reg_233_reg_n_2_[0]\ : STD_LOGIC;
  signal row_V_fu_206_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal row_V_reg_228 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \row_V_reg_228[9]_i_2_n_2\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__1_n_2\ : STD_LOGIC;
  signal t_V_1_reg_189 : STD_LOGIC;
  signal t_V_1_reg_1890 : STD_LOGIC;
  signal \t_V_1_reg_189[10]_i_4_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_189_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_reg_178 : STD_LOGIC;
  signal \t_V_reg_178_reg_n_2_[0]\ : STD_LOGIC;
  signal \t_V_reg_178_reg_n_2_[1]\ : STD_LOGIC;
  signal \t_V_reg_178_reg_n_2_[2]\ : STD_LOGIC;
  signal \t_V_reg_178_reg_n_2_[3]\ : STD_LOGIC;
  signal \t_V_reg_178_reg_n_2_[4]\ : STD_LOGIC;
  signal \t_V_reg_178_reg_n_2_[5]\ : STD_LOGIC;
  signal \t_V_reg_178_reg_n_2_[6]\ : STD_LOGIC;
  signal \t_V_reg_178_reg_n_2_[7]\ : STD_LOGIC;
  signal \t_V_reg_178_reg_n_2_[8]\ : STD_LOGIC;
  signal \t_V_reg_178_reg_n_2_[9]\ : STD_LOGIC;
  signal \^xfduplicate_rows_u0_ap_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_5\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_6\ : label is "soft_lutpair119";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \row_V_reg_228[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \row_V_reg_228[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \row_V_reg_228[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \row_V_reg_228[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \row_V_reg_228[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \row_V_reg_228[7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \row_V_reg_228[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \row_V_reg_228[9]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \t_V_1_reg_189[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \t_V_1_reg_189[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \t_V_1_reg_189[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \t_V_1_reg_189[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \t_V_1_reg_189[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \t_V_1_reg_189[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \t_V_1_reg_189[8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \t_V_1_reg_189[9]_i_1\ : label is "soft_lutpair118";
begin
  start_once_reg <= \^start_once_reg\;
  xFDuplicate_rows_U0_ap_ready <= \^xfduplicate_rows_u0_ap_ready\;
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBFFFAAAAAAAA"
    )
        port map (
      I0 => \^xfduplicate_rows_u0_ap_ready\,
      I1 => xFDuplicate_rows_U0_ap_start,
      I2 => start_for_xFMagnitudeKernel_U0_full_n,
      I3 => start_for_xFAngleKernel_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_3__0_n_2\,
      I2 => \t_V_reg_178_reg_n_2_[9]\,
      I3 => \t_V_reg_178_reg_n_2_[4]\,
      I4 => \t_V_reg_178_reg_n_2_[6]\,
      I5 => \t_V_reg_178_reg_n_2_[2]\,
      O => \^xfduplicate_rows_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => xFDuplicate_rows_U0_ap_start,
      I2 => start_for_xFMagnitudeKernel_U0_full_n,
      I3 => start_for_xFAngleKernel_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFF0F0"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_2\,
      I1 => \ap_CS_fsm[3]_i_3__0_n_2\,
      I2 => ap_enable_reg_pp0_iter00,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_3__0_n_2\,
      I2 => \t_V_reg_178_reg_n_2_[9]\,
      I3 => \t_V_reg_178_reg_n_2_[4]\,
      I4 => \t_V_reg_178_reg_n_2_[6]\,
      I5 => \t_V_reg_178_reg_n_2_[2]\,
      O => ap_enable_reg_pp0_iter00
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \t_V_reg_178_reg_n_2_[1]\,
      I1 => \t_V_reg_178_reg_n_2_[0]\,
      I2 => \t_V_reg_178_reg_n_2_[5]\,
      I3 => \t_V_reg_178_reg_n_2_[7]\,
      I4 => \t_V_reg_178_reg_n_2_[3]\,
      I5 => \t_V_reg_178_reg_n_2_[8]\,
      O => \ap_CS_fsm[2]_i_3__0_n_2\
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_2\,
      I1 => \ap_CS_fsm[3]_i_3__0_n_2\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \exitcond_reg_233_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      O => \ap_CS_fsm[3]_i_2__0_n_2\
    );
\ap_CS_fsm[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(1),
      I1 => \t_V_1_reg_189_reg__0\(8),
      I2 => \t_V_1_reg_189_reg__0\(2),
      I3 => \ap_CS_fsm[3]_i_5_n_2\,
      I4 => \ap_CS_fsm[3]_i_6_n_2\,
      O => \ap_CS_fsm[3]_i_3__0_n_2\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(9),
      I1 => \t_V_1_reg_189_reg__0\(0),
      I2 => \t_V_1_reg_189_reg__0\(4),
      I3 => \t_V_1_reg_189_reg__0\(3),
      O => \ap_CS_fsm[3]_i_5_n_2\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(7),
      I1 => \t_V_1_reg_189_reg__0\(6),
      I2 => \t_V_1_reg_189_reg__0\(10),
      I3 => \t_V_1_reg_189_reg__0\(5),
      O => \ap_CS_fsm[3]_i_6_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_enable_reg_pp0_iter0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEF0000000000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_2\,
      I1 => \ap_CS_fsm[3]_i_3__0_n_2\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter00,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__5_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__5_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E440A0000000000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_2\,
      I1 => \ap_CS_fsm[3]_i_3__0_n_2\,
      I2 => ap_enable_reg_pp0_iter00,
      I3 => ap_enable_reg_pp0_iter1_reg_n_2,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__6_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__6_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
\exitcond_reg_233[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8ABA"
    )
        port map (
      I0 => \exitcond_reg_233_reg_n_2_[0]\,
      I1 => \ap_CS_fsm[3]_i_2__0_n_2\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm[3]_i_3__0_n_2\,
      O => \exitcond_reg_233[0]_i_1_n_2\
    );
\exitcond_reg_233_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_233[0]_i_1_n_2\,
      Q => \exitcond_reg_233_reg_n_2_[0]\,
      R => '0'
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_2\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \exitcond_reg_233_reg_n_2_[0]\,
      I4 => gradx1_mat_V_V_full_n,
      O => \ap_CS_fsm_reg[2]_0\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_2\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \exitcond_reg_233_reg_n_2_[0]\,
      I4 => gradx2_mat_V_V_full_n,
      O => \ap_CS_fsm_reg[2]_1\
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_2\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \exitcond_reg_233_reg_n_2_[0]\,
      I4 => grady1_mat_V_V_full_n,
      O => \ap_CS_fsm_reg[2]_2\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_2\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \exitcond_reg_233_reg_n_2_[0]\,
      I4 => grady2_mat_V_V_full_n,
      O => \ap_CS_fsm_reg[2]_3\
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \exitcond_reg_233_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm[3]_i_2__0_n_2\,
      O => xFDuplicate_rows_U0_p_src_mat1_V_V_read
    );
\row_V_reg_228[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_178_reg_n_2_[0]\,
      O => row_V_fu_206_p2(0)
    );
\row_V_reg_228[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_178_reg_n_2_[0]\,
      I1 => \t_V_reg_178_reg_n_2_[1]\,
      O => row_V_fu_206_p2(1)
    );
\row_V_reg_228[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_178_reg_n_2_[2]\,
      I1 => \t_V_reg_178_reg_n_2_[0]\,
      I2 => \t_V_reg_178_reg_n_2_[1]\,
      O => row_V_fu_206_p2(2)
    );
\row_V_reg_228[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_178_reg_n_2_[3]\,
      I1 => \t_V_reg_178_reg_n_2_[1]\,
      I2 => \t_V_reg_178_reg_n_2_[0]\,
      I3 => \t_V_reg_178_reg_n_2_[2]\,
      O => row_V_fu_206_p2(3)
    );
\row_V_reg_228[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_178_reg_n_2_[4]\,
      I1 => \t_V_reg_178_reg_n_2_[2]\,
      I2 => \t_V_reg_178_reg_n_2_[0]\,
      I3 => \t_V_reg_178_reg_n_2_[1]\,
      I4 => \t_V_reg_178_reg_n_2_[3]\,
      O => row_V_fu_206_p2(4)
    );
\row_V_reg_228[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_reg_178_reg_n_2_[3]\,
      I1 => \t_V_reg_178_reg_n_2_[1]\,
      I2 => \t_V_reg_178_reg_n_2_[0]\,
      I3 => \t_V_reg_178_reg_n_2_[2]\,
      I4 => \t_V_reg_178_reg_n_2_[4]\,
      I5 => \t_V_reg_178_reg_n_2_[5]\,
      O => row_V_fu_206_p2(5)
    );
\row_V_reg_228[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_178_reg_n_2_[6]\,
      I1 => \row_V_reg_228[9]_i_2_n_2\,
      O => row_V_fu_206_p2(6)
    );
\row_V_reg_228[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_178_reg_n_2_[7]\,
      I1 => \row_V_reg_228[9]_i_2_n_2\,
      I2 => \t_V_reg_178_reg_n_2_[6]\,
      O => row_V_fu_206_p2(7)
    );
\row_V_reg_228[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_178_reg_n_2_[8]\,
      I1 => \t_V_reg_178_reg_n_2_[6]\,
      I2 => \row_V_reg_228[9]_i_2_n_2\,
      I3 => \t_V_reg_178_reg_n_2_[7]\,
      O => row_V_fu_206_p2(8)
    );
\row_V_reg_228[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_178_reg_n_2_[9]\,
      I1 => \t_V_reg_178_reg_n_2_[7]\,
      I2 => \row_V_reg_228[9]_i_2_n_2\,
      I3 => \t_V_reg_178_reg_n_2_[6]\,
      I4 => \t_V_reg_178_reg_n_2_[8]\,
      O => row_V_fu_206_p2(9)
    );
\row_V_reg_228[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_reg_178_reg_n_2_[5]\,
      I1 => \t_V_reg_178_reg_n_2_[4]\,
      I2 => \t_V_reg_178_reg_n_2_[2]\,
      I3 => \t_V_reg_178_reg_n_2_[0]\,
      I4 => \t_V_reg_178_reg_n_2_[1]\,
      I5 => \t_V_reg_178_reg_n_2_[3]\,
      O => \row_V_reg_228[9]_i_2_n_2\
    );
\row_V_reg_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_V_fu_206_p2(0),
      Q => row_V_reg_228(0),
      R => '0'
    );
\row_V_reg_228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_V_fu_206_p2(1),
      Q => row_V_reg_228(1),
      R => '0'
    );
\row_V_reg_228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_V_fu_206_p2(2),
      Q => row_V_reg_228(2),
      R => '0'
    );
\row_V_reg_228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_V_fu_206_p2(3),
      Q => row_V_reg_228(3),
      R => '0'
    );
\row_V_reg_228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_V_fu_206_p2(4),
      Q => row_V_reg_228(4),
      R => '0'
    );
\row_V_reg_228_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_V_fu_206_p2(5),
      Q => row_V_reg_228(5),
      R => '0'
    );
\row_V_reg_228_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_V_fu_206_p2(6),
      Q => row_V_reg_228(6),
      R => '0'
    );
\row_V_reg_228_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_V_fu_206_p2(7),
      Q => row_V_reg_228(7),
      R => '0'
    );
\row_V_reg_228_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_V_fu_206_p2(8),
      Q => row_V_reg_228(8),
      R => '0'
    );
\row_V_reg_228_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_V_fu_206_p2(9),
      Q => row_V_reg_228(9),
      R => '0'
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54444444"
    )
        port map (
      I0 => \^xfduplicate_rows_u0_ap_ready\,
      I1 => \^start_once_reg\,
      I2 => start_for_xFAngleKernel_U0_full_n,
      I3 => start_for_xFMagnitudeKernel_U0_full_n,
      I4 => xFDuplicate_rows_U0_ap_start,
      O => \start_once_reg_i_1__1_n_2\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__1_n_2\,
      Q => \^start_once_reg\,
      R => \ap_CS_fsm_reg[1]_0\
    );
\t_V_1_reg_189[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(0),
      O => col_V_fu_218_p2(0)
    );
\t_V_1_reg_189[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[3]_i_3__0_n_2\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm[3]_i_2__0_n_2\,
      I4 => ap_enable_reg_pp0_iter00,
      O => t_V_1_reg_189
    );
\t_V_1_reg_189[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[3]_i_3__0_n_2\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm[3]_i_2__0_n_2\,
      O => t_V_1_reg_1890
    );
\t_V_1_reg_189[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(10),
      I1 => \t_V_1_reg_189_reg__0\(8),
      I2 => \t_V_1_reg_189_reg__0\(6),
      I3 => \t_V_1_reg_189[10]_i_4_n_2\,
      I4 => \t_V_1_reg_189_reg__0\(7),
      I5 => \t_V_1_reg_189_reg__0\(9),
      O => col_V_fu_218_p2(10)
    );
\t_V_1_reg_189[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(5),
      I1 => \t_V_1_reg_189_reg__0\(4),
      I2 => \t_V_1_reg_189_reg__0\(2),
      I3 => \t_V_1_reg_189_reg__0\(0),
      I4 => \t_V_1_reg_189_reg__0\(1),
      I5 => \t_V_1_reg_189_reg__0\(3),
      O => \t_V_1_reg_189[10]_i_4_n_2\
    );
\t_V_1_reg_189[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(0),
      I1 => \t_V_1_reg_189_reg__0\(1),
      O => col_V_fu_218_p2(1)
    );
\t_V_1_reg_189[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(2),
      I1 => \t_V_1_reg_189_reg__0\(0),
      I2 => \t_V_1_reg_189_reg__0\(1),
      O => col_V_fu_218_p2(2)
    );
\t_V_1_reg_189[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(3),
      I1 => \t_V_1_reg_189_reg__0\(1),
      I2 => \t_V_1_reg_189_reg__0\(0),
      I3 => \t_V_1_reg_189_reg__0\(2),
      O => col_V_fu_218_p2(3)
    );
\t_V_1_reg_189[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(4),
      I1 => \t_V_1_reg_189_reg__0\(2),
      I2 => \t_V_1_reg_189_reg__0\(0),
      I3 => \t_V_1_reg_189_reg__0\(1),
      I4 => \t_V_1_reg_189_reg__0\(3),
      O => col_V_fu_218_p2(4)
    );
\t_V_1_reg_189[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(3),
      I1 => \t_V_1_reg_189_reg__0\(1),
      I2 => \t_V_1_reg_189_reg__0\(0),
      I3 => \t_V_1_reg_189_reg__0\(2),
      I4 => \t_V_1_reg_189_reg__0\(4),
      I5 => \t_V_1_reg_189_reg__0\(5),
      O => col_V_fu_218_p2(5)
    );
\t_V_1_reg_189[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(6),
      I1 => \t_V_1_reg_189[10]_i_4_n_2\,
      O => col_V_fu_218_p2(6)
    );
\t_V_1_reg_189[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(7),
      I1 => \t_V_1_reg_189[10]_i_4_n_2\,
      I2 => \t_V_1_reg_189_reg__0\(6),
      O => col_V_fu_218_p2(7)
    );
\t_V_1_reg_189[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(8),
      I1 => \t_V_1_reg_189_reg__0\(6),
      I2 => \t_V_1_reg_189[10]_i_4_n_2\,
      I3 => \t_V_1_reg_189_reg__0\(7),
      O => col_V_fu_218_p2(8)
    );
\t_V_1_reg_189[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_1_reg_189_reg__0\(9),
      I1 => \t_V_1_reg_189_reg__0\(7),
      I2 => \t_V_1_reg_189[10]_i_4_n_2\,
      I3 => \t_V_1_reg_189_reg__0\(6),
      I4 => \t_V_1_reg_189_reg__0\(8),
      O => col_V_fu_218_p2(9)
    );
\t_V_1_reg_189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1890,
      D => col_V_fu_218_p2(0),
      Q => \t_V_1_reg_189_reg__0\(0),
      R => t_V_1_reg_189
    );
\t_V_1_reg_189_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1890,
      D => col_V_fu_218_p2(10),
      Q => \t_V_1_reg_189_reg__0\(10),
      R => t_V_1_reg_189
    );
\t_V_1_reg_189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1890,
      D => col_V_fu_218_p2(1),
      Q => \t_V_1_reg_189_reg__0\(1),
      R => t_V_1_reg_189
    );
\t_V_1_reg_189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1890,
      D => col_V_fu_218_p2(2),
      Q => \t_V_1_reg_189_reg__0\(2),
      R => t_V_1_reg_189
    );
\t_V_1_reg_189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1890,
      D => col_V_fu_218_p2(3),
      Q => \t_V_1_reg_189_reg__0\(3),
      R => t_V_1_reg_189
    );
\t_V_1_reg_189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1890,
      D => col_V_fu_218_p2(4),
      Q => \t_V_1_reg_189_reg__0\(4),
      R => t_V_1_reg_189
    );
\t_V_1_reg_189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1890,
      D => col_V_fu_218_p2(5),
      Q => \t_V_1_reg_189_reg__0\(5),
      R => t_V_1_reg_189
    );
\t_V_1_reg_189_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1890,
      D => col_V_fu_218_p2(6),
      Q => \t_V_1_reg_189_reg__0\(6),
      R => t_V_1_reg_189
    );
\t_V_1_reg_189_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1890,
      D => col_V_fu_218_p2(7),
      Q => \t_V_1_reg_189_reg__0\(7),
      R => t_V_1_reg_189
    );
\t_V_1_reg_189_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1890,
      D => col_V_fu_218_p2(8),
      Q => \t_V_1_reg_189_reg__0\(8),
      R => t_V_1_reg_189
    );
\t_V_1_reg_189_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_1890,
      D => col_V_fu_218_p2(9),
      Q => \t_V_1_reg_189_reg__0\(9),
      R => t_V_1_reg_189
    );
\t_V_reg_178[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA800000"
    )
        port map (
      I0 => xFDuplicate_rows_U0_ap_start,
      I1 => start_for_xFMagnitudeKernel_U0_full_n,
      I2 => start_for_xFAngleKernel_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      I5 => ap_CS_fsm_state5,
      O => t_V_reg_178
    );
\t_V_reg_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_V_reg_228(0),
      Q => \t_V_reg_178_reg_n_2_[0]\,
      R => t_V_reg_178
    );
\t_V_reg_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_V_reg_228(1),
      Q => \t_V_reg_178_reg_n_2_[1]\,
      R => t_V_reg_178
    );
\t_V_reg_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_V_reg_228(2),
      Q => \t_V_reg_178_reg_n_2_[2]\,
      R => t_V_reg_178
    );
\t_V_reg_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_V_reg_228(3),
      Q => \t_V_reg_178_reg_n_2_[3]\,
      R => t_V_reg_178
    );
\t_V_reg_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_V_reg_228(4),
      Q => \t_V_reg_178_reg_n_2_[4]\,
      R => t_V_reg_178
    );
\t_V_reg_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_V_reg_228(5),
      Q => \t_V_reg_178_reg_n_2_[5]\,
      R => t_V_reg_178
    );
\t_V_reg_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_V_reg_228(6),
      Q => \t_V_reg_178_reg_n_2_[6]\,
      R => t_V_reg_178
    );
\t_V_reg_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_V_reg_228(7),
      Q => \t_V_reg_178_reg_n_2_[7]\,
      R => t_V_reg_178
    );
\t_V_reg_178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_V_reg_228(8),
      Q => \t_V_reg_178_reg_n_2_[8]\,
      R => t_V_reg_178
    );
\t_V_reg_178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => row_V_reg_228(9),
      Q => \t_V_reg_178_reg_n_2_[9]\,
      R => t_V_reg_178
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFMagnitudeKernel is
  port (
    show_ahead0 : out STD_LOGIC;
    push : out STD_LOGIC;
    xFMagnitudeKernel_U0_ap_ready : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    xFMagnitudeKernel_U0_p_src2_V_V_read : out STD_LOGIC;
    p_dst_V_V_din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    magnitude_mat_V_V_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_src1_V_V_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_22_reg_238_reg[3]_0\ : in STD_LOGIC;
    \tmp_22_reg_238_reg[3]_1\ : in STD_LOGIC;
    \tmp_22_reg_238_reg[15]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \tmp_V_13_reg_232_reg[15]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_src2_V_V_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_s_reg_243_reg[3]_0\ : in STD_LOGIC;
    \tmp_s_reg_243_reg[3]_1\ : in STD_LOGIC;
    \tmp_s_reg_243_reg[15]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \tmp_s_reg_243_reg[15]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    xFMagnitudeKernel_U0_ap_start : in STD_LOGIC;
    gradx1_mat_V_V_empty_n : in STD_LOGIC;
    grady1_mat_V_V_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFMagnitudeKernel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFMagnitudeKernel is
  signal \ap_CS_fsm[2]_i_3__1_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4__1_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6__0_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm37_out : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__6_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_2 : STD_LOGIC;
  signal exitcond_fu_151_p2 : STD_LOGIC;
  signal \exitcond_reg_217[0]_i_1_n_2\ : STD_LOGIC;
  signal exitcond_reg_217_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond_reg_217_pp0_iter1_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \exitcond_reg_217_reg_n_2_[0]\ : STD_LOGIC;
  signal i_1_fu_145_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal i_1_reg_212 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_1_reg_212[9]_i_2_n_2\ : STD_LOGIC;
  signal i_reg_117 : STD_LOGIC;
  signal \i_reg_117_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_reg_117_reg_n_2_[1]\ : STD_LOGIC;
  signal \i_reg_117_reg_n_2_[2]\ : STD_LOGIC;
  signal \i_reg_117_reg_n_2_[3]\ : STD_LOGIC;
  signal \i_reg_117_reg_n_2_[4]\ : STD_LOGIC;
  signal \i_reg_117_reg_n_2_[5]\ : STD_LOGIC;
  signal \i_reg_117_reg_n_2_[6]\ : STD_LOGIC;
  signal \i_reg_117_reg_n_2_[7]\ : STD_LOGIC;
  signal \i_reg_117_reg_n_2_[8]\ : STD_LOGIC;
  signal \i_reg_117_reg_n_2_[9]\ : STD_LOGIC;
  signal j_1_fu_157_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_reg_128 : STD_LOGIC;
  signal j_reg_1280 : STD_LOGIC;
  signal \j_reg_128[10]_i_4_n_2\ : STD_LOGIC;
  signal \j_reg_128_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mem_reg_0_i_13_n_2 : STD_LOGIC;
  signal mem_reg_0_i_13_n_3 : STD_LOGIC;
  signal mem_reg_0_i_13_n_4 : STD_LOGIC;
  signal mem_reg_0_i_13_n_5 : STD_LOGIC;
  signal mem_reg_0_i_14_n_2 : STD_LOGIC;
  signal mem_reg_0_i_14_n_3 : STD_LOGIC;
  signal mem_reg_0_i_14_n_4 : STD_LOGIC;
  signal mem_reg_0_i_14_n_5 : STD_LOGIC;
  signal mem_reg_0_i_15_n_2 : STD_LOGIC;
  signal mem_reg_0_i_15_n_3 : STD_LOGIC;
  signal mem_reg_0_i_15_n_4 : STD_LOGIC;
  signal mem_reg_0_i_15_n_5 : STD_LOGIC;
  signal mem_reg_0_i_25_n_2 : STD_LOGIC;
  signal mem_reg_0_i_26_n_2 : STD_LOGIC;
  signal mem_reg_0_i_27_n_2 : STD_LOGIC;
  signal mem_reg_0_i_28_n_2 : STD_LOGIC;
  signal mem_reg_0_i_33_n_2 : STD_LOGIC;
  signal mem_reg_0_i_34_n_2 : STD_LOGIC;
  signal mem_reg_0_i_35_n_2 : STD_LOGIC;
  signal mem_reg_0_i_36_n_2 : STD_LOGIC;
  signal mem_reg_0_i_41_n_2 : STD_LOGIC;
  signal mem_reg_0_i_42_n_2 : STD_LOGIC;
  signal mem_reg_0_i_43_n_2 : STD_LOGIC;
  signal mem_reg_0_i_44_n_2 : STD_LOGIC;
  signal mem_reg_1_i_1_n_3 : STD_LOGIC;
  signal mem_reg_1_i_1_n_4 : STD_LOGIC;
  signal mem_reg_1_i_1_n_5 : STD_LOGIC;
  signal mem_reg_1_i_5_n_2 : STD_LOGIC;
  signal mem_reg_1_i_6_n_2 : STD_LOGIC;
  signal mem_reg_1_i_7_n_2 : STD_LOGIC;
  signal mem_reg_1_i_8_n_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  signal tmp_22_reg_238 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_22_reg_2380 : STD_LOGIC;
  signal \tmp_22_reg_238[11]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[11]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[11]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[11]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[15]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[15]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[15]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[15]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_22_reg_238_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal tmp_24_fu_195_p3 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tmp_V_12_reg_226 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_13_reg_232 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_s_reg_243 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_s_reg_243[11]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[11]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[11]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[11]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[15]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[15]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[15]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[15]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_s_reg_243_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \^xfmagnitudekernel_u0_ap_ready\ : STD_LOGIC;
  signal NLW_mem_reg_1_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_22_reg_238_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_s_reg_243_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_4__1\ : label is "soft_lutpair131";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \exitcond_reg_217_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \i_1_reg_212[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \i_1_reg_212[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \i_1_reg_212[3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i_1_reg_212[4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i_1_reg_212[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \i_1_reg_212[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \i_1_reg_212[8]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \i_1_reg_212[9]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \j_reg_128[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \j_reg_128[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \j_reg_128[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \j_reg_128[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \j_reg_128[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \j_reg_128[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \j_reg_128[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \j_reg_128[9]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair130";
begin
  push <= \^push\;
  xFMagnitudeKernel_U0_ap_ready <= \^xfmagnitudekernel_u0_ap_ready\;
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^xfmagnitudekernel_u0_ap_ready\,
      I1 => xFMagnitudeKernel_U0_ap_start,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \i_reg_117_reg_n_2_[1]\,
      I1 => \i_reg_117_reg_n_2_[0]\,
      I2 => \i_reg_117_reg_n_2_[3]\,
      I3 => \i_reg_117_reg_n_2_[2]\,
      I4 => \ap_CS_fsm[2]_i_4__0_n_2\,
      I5 => ap_CS_fsm_state2,
      O => \^xfmagnitudekernel_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => xFMagnitudeKernel_U0_ap_start,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state6,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54550000FFFFFFFF"
    )
        port map (
      I0 => ap_NS_fsm37_out,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => ap_enable_reg_pp0_iter2_reg_n_2,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \ap_CS_fsm[2]_i_3__1_n_2\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => exitcond_fu_151_p2,
      I3 => ap_block_pp0_stage0_subdone,
      O => ap_NS_fsm37_out
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \i_reg_117_reg_n_2_[1]\,
      I1 => \i_reg_117_reg_n_2_[0]\,
      I2 => \i_reg_117_reg_n_2_[3]\,
      I3 => \i_reg_117_reg_n_2_[2]\,
      I4 => \ap_CS_fsm[2]_i_4__0_n_2\,
      I5 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[2]_i_3__1_n_2\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \i_reg_117_reg_n_2_[4]\,
      I1 => \i_reg_117_reg_n_2_[5]\,
      I2 => \i_reg_117_reg_n_2_[6]\,
      I3 => \i_reg_117_reg_n_2_[7]\,
      I4 => \i_reg_117_reg_n_2_[8]\,
      I5 => \i_reg_117_reg_n_2_[9]\,
      O => \ap_CS_fsm[2]_i_4__0_n_2\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => exitcond_fu_151_p2,
      I5 => ap_block_pp0_stage0_subdone,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_4__1_n_2\,
      I1 => \ap_CS_fsm[3]_i_5__0_n_2\,
      I2 => \j_reg_128_reg__0\(0),
      I3 => \j_reg_128_reg__0\(1),
      I4 => \j_reg_128_reg__0\(2),
      O => exitcond_fu_151_p2
    );
\ap_CS_fsm[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070FFFF00700070"
    )
        port map (
      I0 => gradx1_mat_V_V_empty_n,
      I1 => grady1_mat_V_V_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \exitcond_reg_217_reg_n_2_[0]\,
      I4 => magnitude_mat_V_V_full_n,
      I5 => \ap_CS_fsm[3]_i_6__0_n_2\,
      O => ap_block_pp0_stage0_subdone
    );
\ap_CS_fsm[3]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \j_reg_128_reg__0\(6),
      I1 => \j_reg_128_reg__0\(5),
      I2 => \j_reg_128_reg__0\(4),
      I3 => \j_reg_128_reg__0\(3),
      O => \ap_CS_fsm[3]_i_4__1_n_2\
    );
\ap_CS_fsm[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \j_reg_128_reg__0\(9),
      I1 => \j_reg_128_reg__0\(10),
      I2 => \j_reg_128_reg__0\(7),
      I3 => \j_reg_128_reg__0\(8),
      O => \ap_CS_fsm[3]_i_5__0_n_2\
    );
\ap_CS_fsm[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_2,
      I1 => exitcond_reg_217_pp0_iter1_reg,
      O => \ap_CS_fsm[3]_i_6__0_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => \ap_CS_fsm_reg[0]_0\
    );
\ap_enable_reg_pp0_iter0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0B0F000F0F0"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[2]_i_3__1_n_2\,
      I5 => exitcond_fu_151_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__6_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__6_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond_fu_151_p2,
      I4 => ap_block_pp0_stage0_subdone,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A000A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2_reg_n_2,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \ap_CS_fsm[2]_i_3__1_n_2\,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_2\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_2\,
      Q => ap_enable_reg_pp0_iter2_reg_n_2,
      R => '0'
    );
\exitcond_reg_217[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_fu_151_p2,
      I3 => \exitcond_reg_217_reg_n_2_[0]\,
      O => \exitcond_reg_217[0]_i_1_n_2\
    );
\exitcond_reg_217_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB40"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_reg_217_reg_n_2_[0]\,
      I3 => exitcond_reg_217_pp0_iter1_reg,
      O => \exitcond_reg_217_pp0_iter1_reg[0]_i_1_n_2\
    );
\exitcond_reg_217_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_217_pp0_iter1_reg[0]_i_1_n_2\,
      Q => exitcond_reg_217_pp0_iter1_reg,
      R => '0'
    );
\exitcond_reg_217_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_217[0]_i_1_n_2\,
      Q => \exitcond_reg_217_reg_n_2_[0]\,
      R => '0'
    );
\i_1_reg_212[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_117_reg_n_2_[0]\,
      O => i_1_fu_145_p2(0)
    );
\i_1_reg_212[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_117_reg_n_2_[0]\,
      I1 => \i_reg_117_reg_n_2_[1]\,
      O => i_1_fu_145_p2(1)
    );
\i_1_reg_212[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_117_reg_n_2_[1]\,
      I1 => \i_reg_117_reg_n_2_[0]\,
      I2 => \i_reg_117_reg_n_2_[2]\,
      O => i_1_fu_145_p2(2)
    );
\i_1_reg_212[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_reg_117_reg_n_2_[2]\,
      I1 => \i_reg_117_reg_n_2_[0]\,
      I2 => \i_reg_117_reg_n_2_[1]\,
      I3 => \i_reg_117_reg_n_2_[3]\,
      O => i_1_fu_145_p2(3)
    );
\i_1_reg_212[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_reg_117_reg_n_2_[3]\,
      I1 => \i_reg_117_reg_n_2_[1]\,
      I2 => \i_reg_117_reg_n_2_[0]\,
      I3 => \i_reg_117_reg_n_2_[2]\,
      I4 => \i_reg_117_reg_n_2_[4]\,
      O => i_1_fu_145_p2(4)
    );
\i_1_reg_212[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_reg_117_reg_n_2_[2]\,
      I1 => \i_reg_117_reg_n_2_[0]\,
      I2 => \i_reg_117_reg_n_2_[1]\,
      I3 => \i_reg_117_reg_n_2_[3]\,
      I4 => \i_reg_117_reg_n_2_[4]\,
      I5 => \i_reg_117_reg_n_2_[5]\,
      O => i_1_fu_145_p2(5)
    );
\i_1_reg_212[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_1_reg_212[9]_i_2_n_2\,
      I1 => \i_reg_117_reg_n_2_[6]\,
      O => i_1_fu_145_p2(6)
    );
\i_1_reg_212[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i_1_reg_212[9]_i_2_n_2\,
      I1 => \i_reg_117_reg_n_2_[6]\,
      I2 => \i_reg_117_reg_n_2_[7]\,
      O => i_1_fu_145_p2(7)
    );
\i_1_reg_212[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \i_reg_117_reg_n_2_[7]\,
      I1 => \i_reg_117_reg_n_2_[6]\,
      I2 => \i_1_reg_212[9]_i_2_n_2\,
      I3 => \i_reg_117_reg_n_2_[8]\,
      O => i_1_fu_145_p2(8)
    );
\i_1_reg_212[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \i_reg_117_reg_n_2_[8]\,
      I1 => \i_1_reg_212[9]_i_2_n_2\,
      I2 => \i_reg_117_reg_n_2_[6]\,
      I3 => \i_reg_117_reg_n_2_[7]\,
      I4 => \i_reg_117_reg_n_2_[9]\,
      O => i_1_fu_145_p2(9)
    );
\i_1_reg_212[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \i_reg_117_reg_n_2_[2]\,
      I1 => \i_reg_117_reg_n_2_[0]\,
      I2 => \i_reg_117_reg_n_2_[1]\,
      I3 => \i_reg_117_reg_n_2_[3]\,
      I4 => \i_reg_117_reg_n_2_[4]\,
      I5 => \i_reg_117_reg_n_2_[5]\,
      O => \i_1_reg_212[9]_i_2_n_2\
    );
\i_1_reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_145_p2(0),
      Q => i_1_reg_212(0),
      R => '0'
    );
\i_1_reg_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_145_p2(1),
      Q => i_1_reg_212(1),
      R => '0'
    );
\i_1_reg_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_145_p2(2),
      Q => i_1_reg_212(2),
      R => '0'
    );
\i_1_reg_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_145_p2(3),
      Q => i_1_reg_212(3),
      R => '0'
    );
\i_1_reg_212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_145_p2(4),
      Q => i_1_reg_212(4),
      R => '0'
    );
\i_1_reg_212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_145_p2(5),
      Q => i_1_reg_212(5),
      R => '0'
    );
\i_1_reg_212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_145_p2(6),
      Q => i_1_reg_212(6),
      R => '0'
    );
\i_1_reg_212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_145_p2(7),
      Q => i_1_reg_212(7),
      R => '0'
    );
\i_1_reg_212_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_145_p2(8),
      Q => i_1_reg_212(8),
      R => '0'
    );
\i_1_reg_212_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_1_fu_145_p2(9),
      Q => i_1_reg_212(9),
      R => '0'
    );
\i_reg_117[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => xFMagnitudeKernel_U0_ap_start,
      O => i_reg_117
    );
\i_reg_117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_212(0),
      Q => \i_reg_117_reg_n_2_[0]\,
      R => i_reg_117
    );
\i_reg_117_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_212(1),
      Q => \i_reg_117_reg_n_2_[1]\,
      R => i_reg_117
    );
\i_reg_117_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_212(2),
      Q => \i_reg_117_reg_n_2_[2]\,
      R => i_reg_117
    );
\i_reg_117_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_212(3),
      Q => \i_reg_117_reg_n_2_[3]\,
      R => i_reg_117
    );
\i_reg_117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_212(4),
      Q => \i_reg_117_reg_n_2_[4]\,
      R => i_reg_117
    );
\i_reg_117_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_212(5),
      Q => \i_reg_117_reg_n_2_[5]\,
      R => i_reg_117
    );
\i_reg_117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_212(6),
      Q => \i_reg_117_reg_n_2_[6]\,
      R => i_reg_117
    );
\i_reg_117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_212(7),
      Q => \i_reg_117_reg_n_2_[7]\,
      R => i_reg_117
    );
\i_reg_117_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_212(8),
      Q => \i_reg_117_reg_n_2_[8]\,
      R => i_reg_117
    );
\i_reg_117_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_212(9),
      Q => \i_reg_117_reg_n_2_[9]\,
      R => i_reg_117
    );
\j_reg_128[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_reg_128_reg__0\(0),
      O => j_1_fu_157_p2(0)
    );
\j_reg_128[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_fu_151_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[2]_i_3__1_n_2\,
      O => j_reg_128
    );
\j_reg_128[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond_fu_151_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => j_reg_1280
    );
\j_reg_128[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => \j_reg_128_reg__0\(9),
      I1 => \j_reg_128_reg__0\(7),
      I2 => \j_reg_128_reg__0\(6),
      I3 => \j_reg_128[10]_i_4_n_2\,
      I4 => \j_reg_128_reg__0\(8),
      I5 => \j_reg_128_reg__0\(10),
      O => j_1_fu_157_p2(10)
    );
\j_reg_128[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \j_reg_128_reg__0\(2),
      I1 => \j_reg_128_reg__0\(0),
      I2 => \j_reg_128_reg__0\(1),
      I3 => \j_reg_128_reg__0\(3),
      I4 => \j_reg_128_reg__0\(4),
      I5 => \j_reg_128_reg__0\(5),
      O => \j_reg_128[10]_i_4_n_2\
    );
\j_reg_128[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_reg_128_reg__0\(0),
      I1 => \j_reg_128_reg__0\(1),
      O => j_1_fu_157_p2(1)
    );
\j_reg_128[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_reg_128_reg__0\(1),
      I1 => \j_reg_128_reg__0\(0),
      I2 => \j_reg_128_reg__0\(2),
      O => j_1_fu_157_p2(2)
    );
\j_reg_128[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \j_reg_128_reg__0\(2),
      I1 => \j_reg_128_reg__0\(0),
      I2 => \j_reg_128_reg__0\(1),
      I3 => \j_reg_128_reg__0\(3),
      O => j_1_fu_157_p2(3)
    );
\j_reg_128[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \j_reg_128_reg__0\(3),
      I1 => \j_reg_128_reg__0\(1),
      I2 => \j_reg_128_reg__0\(0),
      I3 => \j_reg_128_reg__0\(2),
      I4 => \j_reg_128_reg__0\(4),
      O => j_1_fu_157_p2(4)
    );
\j_reg_128[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_reg_128_reg__0\(2),
      I1 => \j_reg_128_reg__0\(0),
      I2 => \j_reg_128_reg__0\(1),
      I3 => \j_reg_128_reg__0\(3),
      I4 => \j_reg_128_reg__0\(4),
      I5 => \j_reg_128_reg__0\(5),
      O => j_1_fu_157_p2(5)
    );
\j_reg_128[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \j_reg_128[10]_i_4_n_2\,
      I1 => \j_reg_128_reg__0\(6),
      O => j_1_fu_157_p2(6)
    );
\j_reg_128[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \j_reg_128[10]_i_4_n_2\,
      I1 => \j_reg_128_reg__0\(6),
      I2 => \j_reg_128_reg__0\(7),
      O => j_1_fu_157_p2(7)
    );
\j_reg_128[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \j_reg_128_reg__0\(7),
      I1 => \j_reg_128_reg__0\(6),
      I2 => \j_reg_128[10]_i_4_n_2\,
      I3 => \j_reg_128_reg__0\(8),
      O => j_1_fu_157_p2(8)
    );
\j_reg_128[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \j_reg_128_reg__0\(8),
      I1 => \j_reg_128[10]_i_4_n_2\,
      I2 => \j_reg_128_reg__0\(6),
      I3 => \j_reg_128_reg__0\(7),
      I4 => \j_reg_128_reg__0\(9),
      O => j_1_fu_157_p2(9)
    );
\j_reg_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1280,
      D => j_1_fu_157_p2(0),
      Q => \j_reg_128_reg__0\(0),
      R => j_reg_128
    );
\j_reg_128_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1280,
      D => j_1_fu_157_p2(10),
      Q => \j_reg_128_reg__0\(10),
      R => j_reg_128
    );
\j_reg_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1280,
      D => j_1_fu_157_p2(1),
      Q => \j_reg_128_reg__0\(1),
      R => j_reg_128
    );
\j_reg_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1280,
      D => j_1_fu_157_p2(2),
      Q => \j_reg_128_reg__0\(2),
      R => j_reg_128
    );
\j_reg_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1280,
      D => j_1_fu_157_p2(3),
      Q => \j_reg_128_reg__0\(3),
      R => j_reg_128
    );
\j_reg_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1280,
      D => j_1_fu_157_p2(4),
      Q => \j_reg_128_reg__0\(4),
      R => j_reg_128
    );
\j_reg_128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1280,
      D => j_1_fu_157_p2(5),
      Q => \j_reg_128_reg__0\(5),
      R => j_reg_128
    );
\j_reg_128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1280,
      D => j_1_fu_157_p2(6),
      Q => \j_reg_128_reg__0\(6),
      R => j_reg_128
    );
\j_reg_128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1280,
      D => j_1_fu_157_p2(7),
      Q => \j_reg_128_reg__0\(7),
      R => j_reg_128
    );
\j_reg_128_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1280,
      D => j_1_fu_157_p2(8),
      Q => \j_reg_128_reg__0\(8),
      R => j_reg_128
    );
\j_reg_128_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1280,
      D => j_1_fu_157_p2(9),
      Q => \j_reg_128_reg__0\(9),
      R => j_reg_128
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \exitcond_reg_217_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_block_pp0_stage0_subdone,
      O => xFMagnitudeKernel_U0_p_src2_V_V_read
    );
mem_reg_0_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => mem_reg_0_i_14_n_2,
      CO(3) => mem_reg_0_i_13_n_2,
      CO(2) => mem_reg_0_i_13_n_3,
      CO(1) => mem_reg_0_i_13_n_4,
      CO(0) => mem_reg_0_i_13_n_5,
      CYINIT => '0',
      DI(3 downto 0) => tmp_24_fu_195_p3(7 downto 4),
      O(3 downto 0) => p_dst_V_V_din(7 downto 4),
      S(3) => mem_reg_0_i_25_n_2,
      S(2) => mem_reg_0_i_26_n_2,
      S(1) => mem_reg_0_i_27_n_2,
      S(0) => mem_reg_0_i_28_n_2
    );
mem_reg_0_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mem_reg_0_i_14_n_2,
      CO(2) => mem_reg_0_i_14_n_3,
      CO(1) => mem_reg_0_i_14_n_4,
      CO(0) => mem_reg_0_i_14_n_5,
      CYINIT => '0',
      DI(3 downto 0) => tmp_24_fu_195_p3(3 downto 0),
      O(3 downto 0) => p_dst_V_V_din(3 downto 0),
      S(3) => mem_reg_0_i_33_n_2,
      S(2) => mem_reg_0_i_34_n_2,
      S(1) => mem_reg_0_i_35_n_2,
      S(0) => mem_reg_0_i_36_n_2
    );
mem_reg_0_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => mem_reg_0_i_13_n_2,
      CO(3) => mem_reg_0_i_15_n_2,
      CO(2) => mem_reg_0_i_15_n_3,
      CO(1) => mem_reg_0_i_15_n_4,
      CO(0) => mem_reg_0_i_15_n_5,
      CYINIT => '0',
      DI(3 downto 0) => tmp_24_fu_195_p3(11 downto 8),
      O(3 downto 0) => p_dst_V_V_din(11 downto 8),
      S(3) => mem_reg_0_i_41_n_2,
      S(2) => mem_reg_0_i_42_n_2,
      S(1) => mem_reg_0_i_43_n_2,
      S(0) => mem_reg_0_i_44_n_2
    );
mem_reg_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exitcond_reg_217_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2_reg_n_2,
      I2 => ap_block_pp0_stage0_subdone,
      O => WEA(0)
    );
mem_reg_0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_reg_243(7),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_V_13_reg_232(7),
      O => tmp_24_fu_195_p3(7)
    );
mem_reg_0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_reg_243(6),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_V_13_reg_232(6),
      O => tmp_24_fu_195_p3(6)
    );
mem_reg_0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_reg_243(5),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_V_13_reg_232(5),
      O => tmp_24_fu_195_p3(5)
    );
mem_reg_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_reg_243(4),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_V_13_reg_232(4),
      O => tmp_24_fu_195_p3(4)
    );
mem_reg_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_V_13_reg_232(7),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_s_reg_243(7),
      I3 => tmp_V_12_reg_226(7),
      I4 => tmp_V_12_reg_226(15),
      I5 => tmp_22_reg_238(7),
      O => mem_reg_0_i_25_n_2
    );
mem_reg_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_V_13_reg_232(6),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_s_reg_243(6),
      I3 => tmp_V_12_reg_226(6),
      I4 => tmp_V_12_reg_226(15),
      I5 => tmp_22_reg_238(6),
      O => mem_reg_0_i_26_n_2
    );
mem_reg_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_V_13_reg_232(5),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_s_reg_243(5),
      I3 => tmp_V_12_reg_226(5),
      I4 => tmp_V_12_reg_226(15),
      I5 => tmp_22_reg_238(5),
      O => mem_reg_0_i_27_n_2
    );
mem_reg_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_V_13_reg_232(4),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_s_reg_243(4),
      I3 => tmp_V_12_reg_226(4),
      I4 => tmp_V_12_reg_226(15),
      I5 => tmp_22_reg_238(4),
      O => mem_reg_0_i_28_n_2
    );
mem_reg_0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_reg_243(3),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_V_13_reg_232(3),
      O => tmp_24_fu_195_p3(3)
    );
mem_reg_0_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_reg_243(2),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_V_13_reg_232(2),
      O => tmp_24_fu_195_p3(2)
    );
mem_reg_0_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_reg_243(1),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_V_13_reg_232(1),
      O => tmp_24_fu_195_p3(1)
    );
mem_reg_0_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_reg_243(0),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_V_13_reg_232(0),
      O => tmp_24_fu_195_p3(0)
    );
mem_reg_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_V_13_reg_232(3),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_s_reg_243(3),
      I3 => tmp_V_12_reg_226(3),
      I4 => tmp_V_12_reg_226(15),
      I5 => tmp_22_reg_238(3),
      O => mem_reg_0_i_33_n_2
    );
mem_reg_0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_V_13_reg_232(2),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_s_reg_243(2),
      I3 => tmp_V_12_reg_226(2),
      I4 => tmp_V_12_reg_226(15),
      I5 => tmp_22_reg_238(2),
      O => mem_reg_0_i_34_n_2
    );
mem_reg_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_V_13_reg_232(1),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_s_reg_243(1),
      I3 => tmp_V_12_reg_226(1),
      I4 => tmp_V_12_reg_226(15),
      I5 => tmp_22_reg_238(1),
      O => mem_reg_0_i_35_n_2
    );
mem_reg_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_V_13_reg_232(0),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_s_reg_243(0),
      I3 => tmp_V_12_reg_226(0),
      I4 => tmp_V_12_reg_226(15),
      I5 => tmp_22_reg_238(0),
      O => mem_reg_0_i_36_n_2
    );
mem_reg_0_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_V_13_reg_232(15),
      I1 => tmp_s_reg_243(11),
      O => tmp_24_fu_195_p3(11)
    );
mem_reg_0_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_V_13_reg_232(15),
      I1 => tmp_s_reg_243(10),
      O => tmp_24_fu_195_p3(10)
    );
mem_reg_0_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_reg_243(9),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_V_13_reg_232(9),
      O => tmp_24_fu_195_p3(9)
    );
mem_reg_0_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_s_reg_243(8),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_V_13_reg_232(8),
      O => tmp_24_fu_195_p3(8)
    );
mem_reg_0_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => tmp_s_reg_243(11),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_22_reg_238(11),
      I3 => tmp_V_12_reg_226(15),
      O => mem_reg_0_i_41_n_2
    );
mem_reg_0_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => tmp_s_reg_243(10),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_22_reg_238(10),
      I3 => tmp_V_12_reg_226(15),
      O => mem_reg_0_i_42_n_2
    );
mem_reg_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_V_13_reg_232(9),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_s_reg_243(9),
      I3 => tmp_V_12_reg_226(9),
      I4 => tmp_V_12_reg_226(15),
      I5 => tmp_22_reg_238(9),
      O => mem_reg_0_i_43_n_2
    );
mem_reg_0_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => tmp_V_13_reg_232(8),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_s_reg_243(8),
      I3 => tmp_V_12_reg_226(8),
      I4 => tmp_V_12_reg_226(15),
      I5 => tmp_22_reg_238(8),
      O => mem_reg_0_i_44_n_2
    );
mem_reg_1_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => mem_reg_0_i_15_n_2,
      CO(3) => NLW_mem_reg_1_i_1_CO_UNCONNECTED(3),
      CO(2) => mem_reg_1_i_1_n_3,
      CO(1) => mem_reg_1_i_1_n_4,
      CO(0) => mem_reg_1_i_1_n_5,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_24_fu_195_p3(14 downto 12),
      O(3 downto 0) => p_dst_V_V_din(15 downto 12),
      S(3) => mem_reg_1_i_5_n_2,
      S(2) => mem_reg_1_i_6_n_2,
      S(1) => mem_reg_1_i_7_n_2,
      S(0) => mem_reg_1_i_8_n_2
    );
mem_reg_1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_V_13_reg_232(15),
      I1 => tmp_s_reg_243(14),
      O => tmp_24_fu_195_p3(14)
    );
mem_reg_1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_V_13_reg_232(15),
      I1 => tmp_s_reg_243(13),
      O => tmp_24_fu_195_p3(13)
    );
mem_reg_1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_V_13_reg_232(15),
      I1 => tmp_s_reg_243(12),
      O => tmp_24_fu_195_p3(12)
    );
mem_reg_1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => tmp_s_reg_243(15),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_22_reg_238(15),
      I3 => tmp_V_12_reg_226(15),
      O => mem_reg_1_i_5_n_2
    );
mem_reg_1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => tmp_s_reg_243(14),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_22_reg_238(14),
      I3 => tmp_V_12_reg_226(15),
      O => mem_reg_1_i_6_n_2
    );
mem_reg_1_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => tmp_s_reg_243(13),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_22_reg_238(13),
      I3 => tmp_V_12_reg_226(15),
      O => mem_reg_1_i_7_n_2
    );
mem_reg_1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => tmp_s_reg_243(12),
      I1 => tmp_V_13_reg_232(15),
      I2 => tmp_22_reg_238(12),
      I3 => tmp_V_12_reg_226(15),
      O => mem_reg_1_i_8_n_2
    );
show_ahead_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^push\,
      I1 => CO(0),
      O => show_ahead0
    );
\tmp_22_reg_238[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(9),
      I3 => Q(9),
      O => \tmp_22_reg_238[11]_i_2_n_2\
    );
\tmp_22_reg_238[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(9),
      I3 => Q(9),
      O => \tmp_22_reg_238[11]_i_3_n_2\
    );
\tmp_22_reg_238[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(8),
      I3 => Q(8),
      O => \tmp_22_reg_238[11]_i_4_n_2\
    );
\tmp_22_reg_238[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(7),
      I3 => Q(7),
      O => \tmp_22_reg_238[11]_i_5_n_2\
    );
\tmp_22_reg_238[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(9),
      I3 => Q(9),
      O => \tmp_22_reg_238[15]_i_2_n_2\
    );
\tmp_22_reg_238[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(9),
      I3 => Q(9),
      O => \tmp_22_reg_238[15]_i_3_n_2\
    );
\tmp_22_reg_238[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(9),
      I3 => Q(9),
      O => \tmp_22_reg_238[15]_i_4_n_2\
    );
\tmp_22_reg_238[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(9),
      I3 => Q(9),
      O => \tmp_22_reg_238[15]_i_5_n_2\
    );
\tmp_22_reg_238[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(2),
      I3 => Q(2),
      O => \tmp_22_reg_238[3]_i_2_n_2\
    );
\tmp_22_reg_238[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(1),
      I3 => Q(1),
      O => \tmp_22_reg_238[3]_i_3_n_2\
    );
\tmp_22_reg_238[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(0),
      I3 => Q(0),
      O => \tmp_22_reg_238[3]_i_4_n_2\
    );
\tmp_22_reg_238[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(6),
      I3 => Q(6),
      O => \tmp_22_reg_238[7]_i_2_n_2\
    );
\tmp_22_reg_238[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(5),
      I3 => Q(5),
      O => \tmp_22_reg_238[7]_i_3_n_2\
    );
\tmp_22_reg_238[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(4),
      I3 => Q(4),
      O => \tmp_22_reg_238[7]_i_4_n_2\
    );
\tmp_22_reg_238[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_22_reg_238_reg[3]_0\,
      I1 => \tmp_22_reg_238_reg[3]_1\,
      I2 => \tmp_22_reg_238_reg[15]_0\(3),
      I3 => Q(3),
      O => \tmp_22_reg_238[7]_i_5_n_2\
    );
\tmp_22_reg_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(0),
      Q => tmp_22_reg_238(0),
      R => '0'
    );
\tmp_22_reg_238_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(10),
      Q => tmp_22_reg_238(10),
      R => '0'
    );
\tmp_22_reg_238_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(11),
      Q => tmp_22_reg_238(11),
      R => '0'
    );
\tmp_22_reg_238_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_238_reg[7]_i_1_n_2\,
      CO(3) => \tmp_22_reg_238_reg[11]_i_1_n_2\,
      CO(2) => \tmp_22_reg_238_reg[11]_i_1_n_3\,
      CO(1) => \tmp_22_reg_238_reg[11]_i_1_n_4\,
      CO(0) => \tmp_22_reg_238_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \tmp_22_reg_238[11]_i_2_n_2\,
      S(2) => \tmp_22_reg_238[11]_i_3_n_2\,
      S(1) => \tmp_22_reg_238[11]_i_4_n_2\,
      S(0) => \tmp_22_reg_238[11]_i_5_n_2\
    );
\tmp_22_reg_238_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(12),
      Q => tmp_22_reg_238(12),
      R => '0'
    );
\tmp_22_reg_238_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(13),
      Q => tmp_22_reg_238(13),
      R => '0'
    );
\tmp_22_reg_238_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(14),
      Q => tmp_22_reg_238(14),
      R => '0'
    );
\tmp_22_reg_238_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(15),
      Q => tmp_22_reg_238(15),
      R => '0'
    );
\tmp_22_reg_238_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_238_reg[11]_i_1_n_2\,
      CO(3) => \NLW_tmp_22_reg_238_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_22_reg_238_reg[15]_i_1_n_3\,
      CO(1) => \tmp_22_reg_238_reg[15]_i_1_n_4\,
      CO(0) => \tmp_22_reg_238_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \tmp_22_reg_238[15]_i_2_n_2\,
      S(2) => \tmp_22_reg_238[15]_i_3_n_2\,
      S(1) => \tmp_22_reg_238[15]_i_4_n_2\,
      S(0) => \tmp_22_reg_238[15]_i_5_n_2\
    );
\tmp_22_reg_238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(1),
      Q => tmp_22_reg_238(1),
      R => '0'
    );
\tmp_22_reg_238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(2),
      Q => tmp_22_reg_238(2),
      R => '0'
    );
\tmp_22_reg_238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(3),
      Q => tmp_22_reg_238(3),
      R => '0'
    );
\tmp_22_reg_238_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_reg_238_reg[3]_i_1_n_2\,
      CO(2) => \tmp_22_reg_238_reg[3]_i_1_n_3\,
      CO(1) => \tmp_22_reg_238_reg[3]_i_1_n_4\,
      CO(0) => \tmp_22_reg_238_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \tmp_22_reg_238[3]_i_2_n_2\,
      S(2) => \tmp_22_reg_238[3]_i_3_n_2\,
      S(1) => \tmp_22_reg_238[3]_i_4_n_2\,
      S(0) => p_src1_V_V_dout(0)
    );
\tmp_22_reg_238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(4),
      Q => tmp_22_reg_238(4),
      R => '0'
    );
\tmp_22_reg_238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(5),
      Q => tmp_22_reg_238(5),
      R => '0'
    );
\tmp_22_reg_238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(6),
      Q => tmp_22_reg_238(6),
      R => '0'
    );
\tmp_22_reg_238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(7),
      Q => tmp_22_reg_238(7),
      R => '0'
    );
\tmp_22_reg_238_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_238_reg[3]_i_1_n_2\,
      CO(3) => \tmp_22_reg_238_reg[7]_i_1_n_2\,
      CO(2) => \tmp_22_reg_238_reg[7]_i_1_n_3\,
      CO(1) => \tmp_22_reg_238_reg[7]_i_1_n_4\,
      CO(0) => \tmp_22_reg_238_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \tmp_22_reg_238[7]_i_2_n_2\,
      S(2) => \tmp_22_reg_238[7]_i_3_n_2\,
      S(1) => \tmp_22_reg_238[7]_i_4_n_2\,
      S(0) => \tmp_22_reg_238[7]_i_5_n_2\
    );
\tmp_22_reg_238_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(8),
      Q => tmp_22_reg_238(8),
      R => '0'
    );
\tmp_22_reg_238_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => p_0_in(9),
      Q => tmp_22_reg_238(9),
      R => '0'
    );
\tmp_V_12_reg_226[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_reg_217_reg_n_2_[0]\,
      O => tmp_22_reg_2380
    );
\tmp_V_12_reg_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => D(0),
      Q => tmp_V_12_reg_226(0),
      R => '0'
    );
\tmp_V_12_reg_226_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => D(10),
      Q => tmp_V_12_reg_226(15),
      R => '0'
    );
\tmp_V_12_reg_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => D(1),
      Q => tmp_V_12_reg_226(1),
      R => '0'
    );
\tmp_V_12_reg_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => D(2),
      Q => tmp_V_12_reg_226(2),
      R => '0'
    );
\tmp_V_12_reg_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => D(3),
      Q => tmp_V_12_reg_226(3),
      R => '0'
    );
\tmp_V_12_reg_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => D(4),
      Q => tmp_V_12_reg_226(4),
      R => '0'
    );
\tmp_V_12_reg_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => D(5),
      Q => tmp_V_12_reg_226(5),
      R => '0'
    );
\tmp_V_12_reg_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => D(6),
      Q => tmp_V_12_reg_226(6),
      R => '0'
    );
\tmp_V_12_reg_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => D(7),
      Q => tmp_V_12_reg_226(7),
      R => '0'
    );
\tmp_V_12_reg_226_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => D(8),
      Q => tmp_V_12_reg_226(8),
      R => '0'
    );
\tmp_V_12_reg_226_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => D(9),
      Q => tmp_V_12_reg_226(9),
      R => '0'
    );
\tmp_V_13_reg_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_V_13_reg_232_reg[15]_0\(0),
      Q => tmp_V_13_reg_232(0),
      R => '0'
    );
\tmp_V_13_reg_232_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_V_13_reg_232_reg[15]_0\(10),
      Q => tmp_V_13_reg_232(15),
      R => '0'
    );
\tmp_V_13_reg_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_V_13_reg_232_reg[15]_0\(1),
      Q => tmp_V_13_reg_232(1),
      R => '0'
    );
\tmp_V_13_reg_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_V_13_reg_232_reg[15]_0\(2),
      Q => tmp_V_13_reg_232(2),
      R => '0'
    );
\tmp_V_13_reg_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_V_13_reg_232_reg[15]_0\(3),
      Q => tmp_V_13_reg_232(3),
      R => '0'
    );
\tmp_V_13_reg_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_V_13_reg_232_reg[15]_0\(4),
      Q => tmp_V_13_reg_232(4),
      R => '0'
    );
\tmp_V_13_reg_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_V_13_reg_232_reg[15]_0\(5),
      Q => tmp_V_13_reg_232(5),
      R => '0'
    );
\tmp_V_13_reg_232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_V_13_reg_232_reg[15]_0\(6),
      Q => tmp_V_13_reg_232(6),
      R => '0'
    );
\tmp_V_13_reg_232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_V_13_reg_232_reg[15]_0\(7),
      Q => tmp_V_13_reg_232(7),
      R => '0'
    );
\tmp_V_13_reg_232_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_V_13_reg_232_reg[15]_0\(8),
      Q => tmp_V_13_reg_232(8),
      R => '0'
    );
\tmp_V_13_reg_232_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_V_13_reg_232_reg[15]_0\(9),
      Q => tmp_V_13_reg_232(9),
      R => '0'
    );
\tmp_s_reg_243[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(9),
      I3 => \tmp_s_reg_243_reg[15]_1\(9),
      O => \tmp_s_reg_243[11]_i_2_n_2\
    );
\tmp_s_reg_243[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(9),
      I3 => \tmp_s_reg_243_reg[15]_1\(9),
      O => \tmp_s_reg_243[11]_i_3_n_2\
    );
\tmp_s_reg_243[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(8),
      I3 => \tmp_s_reg_243_reg[15]_1\(8),
      O => \tmp_s_reg_243[11]_i_4_n_2\
    );
\tmp_s_reg_243[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(7),
      I3 => \tmp_s_reg_243_reg[15]_1\(7),
      O => \tmp_s_reg_243[11]_i_5_n_2\
    );
\tmp_s_reg_243[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(9),
      I3 => \tmp_s_reg_243_reg[15]_1\(9),
      O => \tmp_s_reg_243[15]_i_2_n_2\
    );
\tmp_s_reg_243[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(9),
      I3 => \tmp_s_reg_243_reg[15]_1\(9),
      O => \tmp_s_reg_243[15]_i_3_n_2\
    );
\tmp_s_reg_243[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(9),
      I3 => \tmp_s_reg_243_reg[15]_1\(9),
      O => \tmp_s_reg_243[15]_i_4_n_2\
    );
\tmp_s_reg_243[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(9),
      I3 => \tmp_s_reg_243_reg[15]_1\(9),
      O => \tmp_s_reg_243[15]_i_5_n_2\
    );
\tmp_s_reg_243[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(2),
      I3 => \tmp_s_reg_243_reg[15]_1\(2),
      O => \tmp_s_reg_243[3]_i_2_n_2\
    );
\tmp_s_reg_243[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(1),
      I3 => \tmp_s_reg_243_reg[15]_1\(1),
      O => \tmp_s_reg_243[3]_i_3_n_2\
    );
\tmp_s_reg_243[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(0),
      I3 => \tmp_s_reg_243_reg[15]_1\(0),
      O => \tmp_s_reg_243[3]_i_4_n_2\
    );
\tmp_s_reg_243[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(6),
      I3 => \tmp_s_reg_243_reg[15]_1\(6),
      O => \tmp_s_reg_243[7]_i_2_n_2\
    );
\tmp_s_reg_243[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(5),
      I3 => \tmp_s_reg_243_reg[15]_1\(5),
      O => \tmp_s_reg_243[7]_i_3_n_2\
    );
\tmp_s_reg_243[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(4),
      I3 => \tmp_s_reg_243_reg[15]_1\(4),
      O => \tmp_s_reg_243[7]_i_4_n_2\
    );
\tmp_s_reg_243[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \tmp_s_reg_243_reg[3]_0\,
      I1 => \tmp_s_reg_243_reg[3]_1\,
      I2 => \tmp_s_reg_243_reg[15]_0\(3),
      I3 => \tmp_s_reg_243_reg[15]_1\(3),
      O => \tmp_s_reg_243[7]_i_5_n_2\
    );
\tmp_s_reg_243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[3]_i_1_n_9\,
      Q => tmp_s_reg_243(0),
      R => '0'
    );
\tmp_s_reg_243_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[11]_i_1_n_7\,
      Q => tmp_s_reg_243(10),
      R => '0'
    );
\tmp_s_reg_243_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[11]_i_1_n_6\,
      Q => tmp_s_reg_243(11),
      R => '0'
    );
\tmp_s_reg_243_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_243_reg[7]_i_1_n_2\,
      CO(3) => \tmp_s_reg_243_reg[11]_i_1_n_2\,
      CO(2) => \tmp_s_reg_243_reg[11]_i_1_n_3\,
      CO(1) => \tmp_s_reg_243_reg[11]_i_1_n_4\,
      CO(0) => \tmp_s_reg_243_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_s_reg_243_reg[11]_i_1_n_6\,
      O(2) => \tmp_s_reg_243_reg[11]_i_1_n_7\,
      O(1) => \tmp_s_reg_243_reg[11]_i_1_n_8\,
      O(0) => \tmp_s_reg_243_reg[11]_i_1_n_9\,
      S(3) => \tmp_s_reg_243[11]_i_2_n_2\,
      S(2) => \tmp_s_reg_243[11]_i_3_n_2\,
      S(1) => \tmp_s_reg_243[11]_i_4_n_2\,
      S(0) => \tmp_s_reg_243[11]_i_5_n_2\
    );
\tmp_s_reg_243_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[15]_i_1_n_9\,
      Q => tmp_s_reg_243(12),
      R => '0'
    );
\tmp_s_reg_243_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[15]_i_1_n_8\,
      Q => tmp_s_reg_243(13),
      R => '0'
    );
\tmp_s_reg_243_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[15]_i_1_n_7\,
      Q => tmp_s_reg_243(14),
      R => '0'
    );
\tmp_s_reg_243_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[15]_i_1_n_6\,
      Q => tmp_s_reg_243(15),
      R => '0'
    );
\tmp_s_reg_243_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_243_reg[11]_i_1_n_2\,
      CO(3) => \NLW_tmp_s_reg_243_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_s_reg_243_reg[15]_i_1_n_3\,
      CO(1) => \tmp_s_reg_243_reg[15]_i_1_n_4\,
      CO(0) => \tmp_s_reg_243_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_s_reg_243_reg[15]_i_1_n_6\,
      O(2) => \tmp_s_reg_243_reg[15]_i_1_n_7\,
      O(1) => \tmp_s_reg_243_reg[15]_i_1_n_8\,
      O(0) => \tmp_s_reg_243_reg[15]_i_1_n_9\,
      S(3) => \tmp_s_reg_243[15]_i_2_n_2\,
      S(2) => \tmp_s_reg_243[15]_i_3_n_2\,
      S(1) => \tmp_s_reg_243[15]_i_4_n_2\,
      S(0) => \tmp_s_reg_243[15]_i_5_n_2\
    );
\tmp_s_reg_243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[3]_i_1_n_8\,
      Q => tmp_s_reg_243(1),
      R => '0'
    );
\tmp_s_reg_243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[3]_i_1_n_7\,
      Q => tmp_s_reg_243(2),
      R => '0'
    );
\tmp_s_reg_243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[3]_i_1_n_6\,
      Q => tmp_s_reg_243(3),
      R => '0'
    );
\tmp_s_reg_243_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_s_reg_243_reg[3]_i_1_n_2\,
      CO(2) => \tmp_s_reg_243_reg[3]_i_1_n_3\,
      CO(1) => \tmp_s_reg_243_reg[3]_i_1_n_4\,
      CO(0) => \tmp_s_reg_243_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \tmp_s_reg_243_reg[3]_i_1_n_6\,
      O(2) => \tmp_s_reg_243_reg[3]_i_1_n_7\,
      O(1) => \tmp_s_reg_243_reg[3]_i_1_n_8\,
      O(0) => \tmp_s_reg_243_reg[3]_i_1_n_9\,
      S(3) => \tmp_s_reg_243[3]_i_2_n_2\,
      S(2) => \tmp_s_reg_243[3]_i_3_n_2\,
      S(1) => \tmp_s_reg_243[3]_i_4_n_2\,
      S(0) => p_src2_V_V_dout(0)
    );
\tmp_s_reg_243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[7]_i_1_n_9\,
      Q => tmp_s_reg_243(4),
      R => '0'
    );
\tmp_s_reg_243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[7]_i_1_n_8\,
      Q => tmp_s_reg_243(5),
      R => '0'
    );
\tmp_s_reg_243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[7]_i_1_n_7\,
      Q => tmp_s_reg_243(6),
      R => '0'
    );
\tmp_s_reg_243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[7]_i_1_n_6\,
      Q => tmp_s_reg_243(7),
      R => '0'
    );
\tmp_s_reg_243_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_243_reg[3]_i_1_n_2\,
      CO(3) => \tmp_s_reg_243_reg[7]_i_1_n_2\,
      CO(2) => \tmp_s_reg_243_reg[7]_i_1_n_3\,
      CO(1) => \tmp_s_reg_243_reg[7]_i_1_n_4\,
      CO(0) => \tmp_s_reg_243_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_s_reg_243_reg[7]_i_1_n_6\,
      O(2) => \tmp_s_reg_243_reg[7]_i_1_n_7\,
      O(1) => \tmp_s_reg_243_reg[7]_i_1_n_8\,
      O(0) => \tmp_s_reg_243_reg[7]_i_1_n_9\,
      S(3) => \tmp_s_reg_243[7]_i_2_n_2\,
      S(2) => \tmp_s_reg_243[7]_i_3_n_2\,
      S(1) => \tmp_s_reg_243[7]_i_4_n_2\,
      S(0) => \tmp_s_reg_243[7]_i_5_n_2\
    );
\tmp_s_reg_243_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[11]_i_1_n_9\,
      Q => tmp_s_reg_243(8),
      R => '0'
    );
\tmp_s_reg_243_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_22_reg_2380,
      D => \tmp_s_reg_243_reg[11]_i_1_n_8\,
      Q => tmp_s_reg_243(9),
      R => '0'
    );
\waddr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => magnitude_mat_V_V_full_n,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2_reg_n_2,
      I3 => exitcond_reg_217_pp0_iter1_reg,
      O => \^push\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_ram is
  port (
    angle_0_V_ce1 : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_3_reg_1364 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    tmp_4_reg_1368 : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    phase_mat_V_V_empty_n : in STD_LOGIC;
    magnitude_mat_V_V_empty_n : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    strm_dst_V_V_full_n : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_3_i_reg_1356 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_ram is
  signal \^angle_0_v_ce1\ : STD_LOGIC;
  signal angle_1_V_ce0 : STD_LOGIC;
  signal angle_1_V_load_reg_1458 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal angle_1_V_load_reg_14580 : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal \ram_reg_i_3__8_n_2\ : STD_LOGIC;
  signal \ram_reg_i_4__6_n_2\ : STD_LOGIC;
  signal \ram_reg_i_5__6_n_2\ : STD_LOGIC;
  signal \ram_reg_i_6__6_n_2\ : STD_LOGIC;
  signal \ram_reg_i_7__6_n_2\ : STD_LOGIC;
  signal \ram_reg_i_8__6_n_2\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \angle_buf_2_V_reg_1488[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \angle_buf_2_V_reg_1488[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \angle_buf_2_V_reg_1488[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \angle_buf_2_V_reg_1488[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \angle_buf_2_V_reg_1488[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \angle_buf_2_V_reg_1488[5]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \angle_buf_2_V_reg_1488[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \angle_buf_2_V_reg_1488[7]_i_1\ : label is "soft_lutpair168";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  angle_0_V_ce1 <= \^angle_0_v_ce1\;
  internal_empty_n_reg <= \^internal_empty_n_reg\;
\angle_buf_2_V_reg_1488[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle_1_V_load_reg_1458(0),
      I1 => tmp_4_reg_1368,
      I2 => DOBDO(0),
      O => D(0)
    );
\angle_buf_2_V_reg_1488[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle_1_V_load_reg_1458(1),
      I1 => tmp_4_reg_1368,
      I2 => DOBDO(1),
      O => D(1)
    );
\angle_buf_2_V_reg_1488[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle_1_V_load_reg_1458(2),
      I1 => tmp_4_reg_1368,
      I2 => DOBDO(2),
      O => D(2)
    );
\angle_buf_2_V_reg_1488[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle_1_V_load_reg_1458(3),
      I1 => tmp_4_reg_1368,
      I2 => DOBDO(3),
      O => D(3)
    );
\angle_buf_2_V_reg_1488[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle_1_V_load_reg_1458(4),
      I1 => tmp_4_reg_1368,
      I2 => DOBDO(4),
      O => D(4)
    );
\angle_buf_2_V_reg_1488[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle_1_V_load_reg_1458(5),
      I1 => tmp_4_reg_1368,
      I2 => DOBDO(5),
      O => D(5)
    );
\angle_buf_2_V_reg_1488[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle_1_V_load_reg_1458(6),
      I1 => tmp_4_reg_1368,
      I2 => DOBDO(6),
      O => D(6)
    );
\angle_buf_2_V_reg_1488[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => angle_1_V_load_reg_1458(7),
      I1 => tmp_4_reg_1368,
      I2 => DOBDO(7),
      O => D(7)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ram_reg_0(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7) => \ram_reg_i_3__8_n_2\,
      DIADI(6) => \ram_reg_i_4__6_n_2\,
      DIADI(5) => \ram_reg_i_5__6_n_2\,
      DIADI(4) => \ram_reg_i_4__6_n_2\,
      DIADI(3) => \ram_reg_i_6__6_n_2\,
      DIADI(2) => \ram_reg_i_7__6_n_2\,
      DIADI(1) => \ram_reg_i_8__6_n_2\,
      DIADI(0) => \ram_reg_i_7__6_n_2\,
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => angle_1_V_load_reg_1458(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => angle_1_V_ce0,
      ENBWREN => \^angle_0_v_ce1\,
      REGCEAREGCE => '0',
      REGCEB => angle_1_V_load_reg_14580,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => angle_1_V_ce0,
      WEA(0) => angle_1_V_ce0,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tmp_3_reg_1364,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_1,
      I3 => \^internal_empty_n_reg\,
      O => angle_1_V_ce0
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707070707070FF70"
    )
        port map (
      I0 => phase_mat_V_V_empty_n,
      I1 => magnitude_mat_V_V_empty_n,
      I2 => ram_reg_3,
      I3 => ram_reg_4,
      I4 => ram_reg_5,
      I5 => strm_dst_V_V_full_n,
      O => \^internal_empty_n_reg\
    );
\ram_reg_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tmp_4_reg_1368,
      I1 => ap_enable_reg_pp1_iter5,
      I2 => \^internal_empty_n_reg\,
      I3 => ram_reg_2,
      O => angle_1_V_load_reg_14580
    );
\ram_reg_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter4,
      I1 => \^internal_empty_n_reg\,
      O => \^angle_0_v_ce1\
    );
\ram_reg_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_6(5),
      O => \ram_reg_i_3__8_n_2\
    );
\ram_reg_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_6(4),
      O => \ram_reg_i_4__6_n_2\
    );
\ram_reg_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_6(3),
      O => \ram_reg_i_5__6_n_2\
    );
\ram_reg_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_6(2),
      O => \ram_reg_i_6__6_n_2\
    );
\ram_reg_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_6(1),
      O => \ram_reg_i_7__6_n_2\
    );
\ram_reg_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_6(0),
      O => \ram_reg_i_8__6_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_ram_14 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    angle_0_V_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ap_block_pp0_stage0_subdone64_out : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    exitcond1_i_reg_1284_pp0_iter1_reg : in STD_LOGIC;
    tmp_4_reg_1368 : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    tmp_3_reg_1364 : in STD_LOGIC;
    tmp_3_i_reg_1356 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_ram_14 : entity is "xFSuppression3x3_hbi_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_ram_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_ram_14 is
  signal angle_0_V_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal angle_0_V_ce0 : STD_LOGIC;
  signal angle_0_V_d0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal angle_0_V_load_reg_14630 : STD_LOGIC;
  signal angle_0_V_we0 : STD_LOGIC;
  signal \ram_reg_i_24__3_n_2\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => angle_0_V_address0(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 5) => angle_0_V_d0(7 downto 5),
      DIADI(4) => angle_0_V_d0(6),
      DIADI(3 downto 1) => angle_0_V_d0(3 downto 1),
      DIADI(0) => angle_0_V_d0(2),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => angle_0_V_we0,
      ENBWREN => angle_0_V_ce1,
      REGCEAREGCE => '0',
      REGCEB => angle_0_V_load_reg_14630,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => angle_0_V_ce0,
      WEA(0) => angle_0_V_ce0,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ram_reg_4(4),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => ram_reg_5(4),
      O => angle_0_V_address0(4)
    );
\ram_reg_i_11__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ram_reg_4(3),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => ram_reg_5(3),
      O => angle_0_V_address0(3)
    );
\ram_reg_i_12__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ram_reg_4(2),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => ram_reg_5(2),
      O => angle_0_V_address0(2)
    );
\ram_reg_i_13__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ram_reg_4(1),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => ram_reg_5(1),
      O => angle_0_V_address0(1)
    );
\ram_reg_i_14__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ram_reg_4(0),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => ram_reg_5(0),
      O => angle_0_V_address0(0)
    );
\ram_reg_i_15__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(5),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => tmp_3_i_reg_1356,
      O => angle_0_V_d0(7)
    );
\ram_reg_i_16__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(4),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => tmp_3_i_reg_1356,
      O => angle_0_V_d0(6)
    );
\ram_reg_i_17__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(3),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => tmp_3_i_reg_1356,
      O => angle_0_V_d0(5)
    );
\ram_reg_i_18__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(2),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => tmp_3_i_reg_1356,
      O => angle_0_V_d0(3)
    );
\ram_reg_i_19__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(1),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => tmp_3_i_reg_1356,
      O => angle_0_V_d0(2)
    );
\ram_reg_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => exitcond1_i_reg_1284_pp0_iter1_reg,
      I1 => ram_reg_0,
      I2 => ap_block_pp0_stage0_subdone64_out,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => \ram_reg_i_24__3_n_2\,
      O => angle_0_V_we0
    );
\ram_reg_i_20__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => ram_reg_2(0),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => tmp_3_i_reg_1356,
      O => angle_0_V_d0(1)
    );
\ram_reg_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => \ram_reg_i_24__3_n_2\,
      I2 => ap_block_pp0_stage0_subdone64_out,
      I3 => ram_reg_0,
      O => angle_0_V_ce0
    );
\ram_reg_i_24__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => ram_reg_3,
      I2 => tmp_3_reg_1364,
      O => \ram_reg_i_24__3_n_2\
    );
\ram_reg_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => tmp_4_reg_1368,
      I1 => ap_enable_reg_pp1_iter5,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => ram_reg_1,
      O => angle_0_V_load_reg_14630
    );
\ram_reg_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ram_reg_4(10),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => ram_reg_5(10),
      O => angle_0_V_address0(10)
    );
\ram_reg_i_5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ram_reg_4(9),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => ram_reg_5(9),
      O => angle_0_V_address0(9)
    );
\ram_reg_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ram_reg_4(8),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => ram_reg_5(8),
      O => angle_0_V_address0(8)
    );
\ram_reg_i_7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ram_reg_4(7),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => ram_reg_5(7),
      O => angle_0_V_address0(7)
    );
\ram_reg_i_8__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ram_reg_4(6),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => ram_reg_5(6),
      O => angle_0_V_address0(6)
    );
\ram_reg_i_9__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ram_reg_4(5),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => tmp_3_reg_1364,
      I4 => ram_reg_5(5),
      O => angle_0_V_address0(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    buf_0_V_ce1 : out STD_LOGIC;
    buf_0_V_load_reg_14100 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    exitcond_i_i_reg_1373_pp1_iter3_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    tmp_3_i_reg_1356 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram is
  signal \^buf_0_v_ce1\ : STD_LOGIC;
  signal \^buf_0_v_load_reg_14100\ : STD_LOGIC;
  signal buf_2_V_ce0 : STD_LOGIC;
  signal \ram_reg_i_10__5_n_2\ : STD_LOGIC;
  signal \ram_reg_i_11__5_n_2\ : STD_LOGIC;
  signal \ram_reg_i_12__5_n_2\ : STD_LOGIC;
  signal \ram_reg_i_13__5_n_2\ : STD_LOGIC;
  signal \ram_reg_i_14__5_n_2\ : STD_LOGIC;
  signal \ram_reg_i_15__5_n_2\ : STD_LOGIC;
  signal \ram_reg_i_16__5_n_2\ : STD_LOGIC;
  signal \ram_reg_i_17__5_n_2\ : STD_LOGIC;
  signal \ram_reg_i_2__9_n_2\ : STD_LOGIC;
  signal \ram_reg_i_3__9_n_2\ : STD_LOGIC;
  signal \ram_reg_i_4__7_n_2\ : STD_LOGIC;
  signal \ram_reg_i_5__7_n_2\ : STD_LOGIC;
  signal \ram_reg_i_6__7_n_2\ : STD_LOGIC;
  signal \ram_reg_i_7__7_n_2\ : STD_LOGIC;
  signal \ram_reg_i_8__7_n_2\ : STD_LOGIC;
  signal \ram_reg_i_9__6_n_2\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 20480;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
  buf_0_V_ce1 <= \^buf_0_v_ce1\;
  buf_0_V_load_reg_14100 <= \^buf_0_v_load_reg_14100\;
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram_reg_1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15) => \ram_reg_i_2__9_n_2\,
      DIADI(14) => \ram_reg_i_3__9_n_2\,
      DIADI(13) => \ram_reg_i_4__7_n_2\,
      DIADI(12) => \ram_reg_i_5__7_n_2\,
      DIADI(11) => \ram_reg_i_6__7_n_2\,
      DIADI(10) => \ram_reg_i_7__7_n_2\,
      DIADI(9) => \ram_reg_i_8__7_n_2\,
      DIADI(8) => \ram_reg_i_9__6_n_2\,
      DIADI(7) => \ram_reg_i_10__5_n_2\,
      DIADI(6) => \ram_reg_i_11__5_n_2\,
      DIADI(5) => \ram_reg_i_12__5_n_2\,
      DIADI(4) => \ram_reg_i_13__5_n_2\,
      DIADI(3) => \ram_reg_i_14__5_n_2\,
      DIADI(2) => \ram_reg_i_15__5_n_2\,
      DIADI(1) => \ram_reg_i_16__5_n_2\,
      DIADI(0) => \ram_reg_i_17__5_n_2\,
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => ram_reg_0(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_2_V_ce0,
      ENBWREN => \^buf_0_v_ce1\,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^buf_0_v_load_reg_14100\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => buf_2_V_ce0,
      WEA(2) => buf_2_V_ce0,
      WEA(1) => buf_2_V_ce0,
      WEA(0) => buf_2_V_ce0,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_10__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(7),
      O => \ram_reg_i_10__5_n_2\
    );
\ram_reg_i_11__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(6),
      O => \ram_reg_i_11__5_n_2\
    );
\ram_reg_i_12__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(5),
      O => \ram_reg_i_12__5_n_2\
    );
\ram_reg_i_13__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(4),
      O => \ram_reg_i_13__5_n_2\
    );
\ram_reg_i_14__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(3),
      O => \ram_reg_i_14__5_n_2\
    );
\ram_reg_i_15__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(2),
      O => \ram_reg_i_15__5_n_2\
    );
\ram_reg_i_16__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(1),
      O => \ram_reg_i_16__5_n_2\
    );
\ram_reg_i_17__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(0),
      O => \ram_reg_i_17__5_n_2\
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ram_reg_2(0),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_3,
      I3 => ap_block_pp1_stage0_subdone,
      O => buf_2_V_ce0
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3,
      I1 => ap_block_pp1_stage0_subdone,
      O => \^buf_0_v_ce1\
    );
\ram_reg_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(15),
      O => \ram_reg_i_2__9_n_2\
    );
\ram_reg_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exitcond_i_i_reg_1373_pp1_iter3_reg,
      I1 => ap_enable_reg_pp1_iter4,
      I2 => ap_block_pp1_stage0_subdone,
      O => \^buf_0_v_load_reg_14100\
    );
\ram_reg_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(14),
      O => \ram_reg_i_3__9_n_2\
    );
\ram_reg_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(13),
      O => \ram_reg_i_4__7_n_2\
    );
\ram_reg_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(12),
      O => \ram_reg_i_5__7_n_2\
    );
\ram_reg_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(11),
      O => \ram_reg_i_6__7_n_2\
    );
\ram_reg_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(10),
      O => \ram_reg_i_7__7_n_2\
    );
\ram_reg_i_8__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(9),
      O => \ram_reg_i_8__7_n_2\
    );
\ram_reg_i_9__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_i_reg_1356,
      I1 => ram_reg_4(8),
      O => \ram_reg_i_9__6_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram_12 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce1 : in STD_LOGIC;
    buf_0_V_load_reg_14100 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ap_block_pp0_stage0_subdone64_out : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    exitcond1_i_reg_1284_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_3_i_reg_1356 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram_12 : entity is "xFSuppression3x3_jbC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram_12 is
  signal buf_1_V_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_1_V_ce0 : STD_LOGIC;
  signal buf_1_V_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buf_1_V_we0 : STD_LOGIC;
  signal \ram_reg_i_30__1_n_2\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 20480;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => buf_1_V_address0(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => Q(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => buf_1_V_d0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_1_V_we0,
      ENBWREN => buf_0_V_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => buf_0_V_load_reg_14100,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => buf_1_V_ce0,
      WEA(2) => buf_1_V_ce0,
      WEA(1) => buf_1_V_ce0,
      WEA(0) => buf_1_V_ce0,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(2),
      I1 => \ram_reg_i_30__1_n_2\,
      I2 => ram_reg_2(2),
      O => buf_1_V_address0(2)
    );
\ram_reg_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => \ram_reg_i_30__1_n_2\,
      I2 => ram_reg_2(1),
      O => buf_1_V_address0(1)
    );
\ram_reg_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => \ram_reg_i_30__1_n_2\,
      I2 => ram_reg_2(0),
      O => buf_1_V_address0(0)
    );
\ram_reg_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(15),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(15)
    );
\ram_reg_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(14),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(14)
    );
\ram_reg_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(13),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(13)
    );
\ram_reg_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(12),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(12)
    );
\ram_reg_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(11),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(11)
    );
\ram_reg_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(10),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(10)
    );
\ram_reg_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(9),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(9)
    );
\ram_reg_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => exitcond1_i_reg_1284_pp0_iter1_reg,
      I1 => ram_reg_0,
      I2 => ap_block_pp0_stage0_subdone64_out,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => \ram_reg_i_30__1_n_2\,
      O => buf_1_V_we0
    );
\ram_reg_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(8),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(8)
    );
\ram_reg_i_21__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(7)
    );
\ram_reg_i_22__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(6)
    );
\ram_reg_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(5)
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(4)
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(3)
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(2)
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(1)
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8AAAAA"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => ram_reg_4,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_5(1),
      I4 => ram_reg_5(0),
      I5 => tmp_3_i_reg_1356,
      O => buf_1_V_d0(0)
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => \ram_reg_i_30__1_n_2\,
      I2 => ap_block_pp0_stage0_subdone64_out,
      I3 => ram_reg_0,
      O => buf_1_V_ce0
    );
\ram_reg_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(10),
      I1 => \ram_reg_i_30__1_n_2\,
      I2 => ram_reg_2(10),
      O => buf_1_V_address0(10)
    );
\ram_reg_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_5(1),
      I3 => ram_reg_5(0),
      O => \ram_reg_i_30__1_n_2\
    );
\ram_reg_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(9),
      I1 => \ram_reg_i_30__1_n_2\,
      I2 => ram_reg_2(9),
      O => buf_1_V_address0(9)
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(8),
      I1 => \ram_reg_i_30__1_n_2\,
      I2 => ram_reg_2(8),
      O => buf_1_V_address0(8)
    );
\ram_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(7),
      I1 => \ram_reg_i_30__1_n_2\,
      I2 => ram_reg_2(7),
      O => buf_1_V_address0(7)
    );
\ram_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(6),
      I1 => \ram_reg_i_30__1_n_2\,
      I2 => ram_reg_2(6),
      O => buf_1_V_address0(6)
    );
\ram_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(5),
      I1 => \ram_reg_i_30__1_n_2\,
      I2 => ram_reg_2(5),
      O => buf_1_V_address0(5)
    );
\ram_reg_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(4),
      I1 => \ram_reg_i_30__1_n_2\,
      I2 => ram_reg_2(4),
      O => buf_1_V_address0(4)
    );
\ram_reg_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(3),
      I1 => \ram_reg_i_30__1_n_2\,
      I2 => ram_reg_2(3),
      O => buf_1_V_address0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram_13 is
  port (
    ap_block_pp0_stage0_subdone64_out : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    exitcond1_i_fu_665_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_0325_3_i_reg_1351_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_0298_3_i_reg_1341_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce1 : in STD_LOGIC;
    buf_0_V_load_reg_14100 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    magnitude_mat_V_V_empty_n : in STD_LOGIC;
    phase_mat_V_V_empty_n : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_46_i_reg_1473_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_53_in : in STD_LOGIC;
    \tmp_46_i_reg_1473_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_phi_mux_l10_buf_0_V_phi_fu_505_p4 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_3_i_reg_1356 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \l10_buf_2_V_reg_1447_reg[14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \l00_buf_2_V_reg_1441_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \l20_buf_2_V_reg_1452_reg[14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \l00_buf_2_V_reg_1441_reg[14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_46_i_reg_1473_reg[0]\ : in STD_LOGIC;
    tmp_46_i_reg_1473 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram_13 : entity is "xFSuppression3x3_jbC_ram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram_13 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_block_pp0_stage0_subdone64_out\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0_reg\ : STD_LOGIC;
  signal buf_0_V_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_0_V_ce0 : STD_LOGIC;
  signal buf_0_V_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buf_0_V_load_reg_1410 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buf_0_V_we0 : STD_LOGIC;
  signal \^exitcond1_i_fu_665_p2\ : STD_LOGIC;
  signal \exitcond1_i_reg_1284[0]_i_3_n_2\ : STD_LOGIC;
  signal \exitcond1_i_reg_1284[0]_i_4_n_2\ : STD_LOGIC;
  signal \ram_reg_i_32__0_n_2\ : STD_LOGIC;
  signal tmp_46_i_fu_896_p2 : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_19_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_46_i_reg_1473_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_tmp_46_i_reg_1473_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_46_i_reg_1473_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 20480;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  ap_block_pp0_stage0_subdone64_out <= \^ap_block_pp0_stage0_subdone64_out\;
  ap_enable_reg_pp0_iter0_reg <= \^ap_enable_reg_pp0_iter0_reg\;
  exitcond1_i_fu_665_p2 <= \^exitcond1_i_fu_665_p2\;
\exitcond1_i_reg_1284[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \exitcond1_i_reg_1284[0]_i_3_n_2\,
      I1 => \exitcond1_i_reg_1284[0]_i_4_n_2\,
      I2 => ram_reg_3(0),
      I3 => ram_reg_3(1),
      I4 => ram_reg_3(2),
      O => \^exitcond1_i_fu_665_p2\
    );
\exitcond1_i_reg_1284[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => ram_reg_3(5),
      I2 => ram_reg_3(4),
      I3 => ram_reg_3(3),
      O => \exitcond1_i_reg_1284[0]_i_3_n_2\
    );
\exitcond1_i_reg_1284[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ram_reg_3(9),
      I1 => ram_reg_3(10),
      I2 => ram_reg_3(7),
      I3 => ram_reg_3(8),
      O => \exitcond1_i_reg_1284[0]_i_4_n_2\
    );
\l00_buf_2_V_reg_1441[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(0),
      I2 => DOBDO(0),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(0),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(0)
    );
\l00_buf_2_V_reg_1441[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(10),
      I2 => DOBDO(10),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(10),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(10)
    );
\l00_buf_2_V_reg_1441[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(11),
      I2 => DOBDO(11),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(11),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(11)
    );
\l00_buf_2_V_reg_1441[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(12),
      I2 => DOBDO(12),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(12),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(12)
    );
\l00_buf_2_V_reg_1441[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(13),
      I2 => DOBDO(13),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(13),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(13)
    );
\l00_buf_2_V_reg_1441[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(14),
      I2 => DOBDO(14),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(14),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(14)
    );
\l00_buf_2_V_reg_1441[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(15),
      I2 => DOBDO(15),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(15),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(15)
    );
\l00_buf_2_V_reg_1441[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(1),
      I2 => DOBDO(1),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(1)
    );
\l00_buf_2_V_reg_1441[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(2),
      I2 => DOBDO(2),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(2),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(2)
    );
\l00_buf_2_V_reg_1441[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(3),
      I2 => DOBDO(3),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(3),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(3)
    );
\l00_buf_2_V_reg_1441[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(4),
      I2 => DOBDO(4),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(4),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(4)
    );
\l00_buf_2_V_reg_1441[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(5),
      I2 => DOBDO(5),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(5),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(5)
    );
\l00_buf_2_V_reg_1441[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(6),
      I2 => DOBDO(6),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(6),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(6)
    );
\l00_buf_2_V_reg_1441[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(7),
      I2 => DOBDO(7),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(7),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(7)
    );
\l00_buf_2_V_reg_1441[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(8),
      I2 => DOBDO(8),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(8),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(8)
    );
\l00_buf_2_V_reg_1441[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l00_buf_2_V_reg_1441_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(9),
      I2 => DOBDO(9),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(9),
      I4 => \l00_buf_2_V_reg_1441_reg[14]\(1),
      O => \p_0298_3_i_reg_1341_reg[0]\(9)
    );
\l10_buf_2_V_reg_1447[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(0),
      I2 => DOBDO(0),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(0),
      O => \^d\(0)
    );
\l10_buf_2_V_reg_1447[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(10),
      I2 => DOBDO(10),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(10),
      O => \^d\(10)
    );
\l10_buf_2_V_reg_1447[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(11),
      I2 => DOBDO(11),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(11),
      O => \^d\(11)
    );
\l10_buf_2_V_reg_1447[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(12),
      I2 => DOBDO(12),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(12),
      O => \^d\(12)
    );
\l10_buf_2_V_reg_1447[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(13),
      I2 => DOBDO(13),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(13),
      O => \^d\(13)
    );
\l10_buf_2_V_reg_1447[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(14),
      I2 => DOBDO(14),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(14),
      O => \^d\(14)
    );
\l10_buf_2_V_reg_1447[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(15),
      I2 => DOBDO(15),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(15),
      O => \^d\(15)
    );
\l10_buf_2_V_reg_1447[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(1),
      I2 => DOBDO(1),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(1),
      O => \^d\(1)
    );
\l10_buf_2_V_reg_1447[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(2),
      I2 => DOBDO(2),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(2),
      O => \^d\(2)
    );
\l10_buf_2_V_reg_1447[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(3),
      I2 => DOBDO(3),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(3),
      O => \^d\(3)
    );
\l10_buf_2_V_reg_1447[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(4),
      I2 => DOBDO(4),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(4),
      O => \^d\(4)
    );
\l10_buf_2_V_reg_1447[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(5),
      I2 => DOBDO(5),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(5),
      O => \^d\(5)
    );
\l10_buf_2_V_reg_1447[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(6),
      I2 => DOBDO(6),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(6),
      O => \^d\(6)
    );
\l10_buf_2_V_reg_1447[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(7),
      I2 => DOBDO(7),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(7),
      O => \^d\(7)
    );
\l10_buf_2_V_reg_1447[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(8),
      I2 => DOBDO(8),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(8),
      O => \^d\(8)
    );
\l10_buf_2_V_reg_1447[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \l10_buf_2_V_reg_1447_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(9),
      I2 => DOBDO(9),
      I3 => \l10_buf_2_V_reg_1447_reg[14]\(1),
      I4 => \l00_buf_2_V_reg_1441_reg[15]\(9),
      O => \^d\(9)
    );
\l20_buf_2_V_reg_1452[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(0),
      I2 => DOBDO(0),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(0),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(0)
    );
\l20_buf_2_V_reg_1452[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(10),
      I2 => DOBDO(10),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(10),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(10)
    );
\l20_buf_2_V_reg_1452[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(11),
      I2 => DOBDO(11),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(11),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(11)
    );
\l20_buf_2_V_reg_1452[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(12),
      I2 => DOBDO(12),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(12),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(12)
    );
\l20_buf_2_V_reg_1452[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(13),
      I2 => DOBDO(13),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(13),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(13)
    );
\l20_buf_2_V_reg_1452[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(14),
      I2 => DOBDO(14),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(14),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(14)
    );
\l20_buf_2_V_reg_1452[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(15),
      I2 => DOBDO(15),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(15),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(15)
    );
\l20_buf_2_V_reg_1452[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(1),
      I2 => DOBDO(1),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(1),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(1)
    );
\l20_buf_2_V_reg_1452[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(2),
      I2 => DOBDO(2),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(2),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(2)
    );
\l20_buf_2_V_reg_1452[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(3),
      I2 => DOBDO(3),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(3),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(3)
    );
\l20_buf_2_V_reg_1452[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(4),
      I2 => DOBDO(4),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(4),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(4)
    );
\l20_buf_2_V_reg_1452[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(5),
      I2 => DOBDO(5),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(5),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(5)
    );
\l20_buf_2_V_reg_1452[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(6),
      I2 => DOBDO(6),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(6),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(6)
    );
\l20_buf_2_V_reg_1452[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(7),
      I2 => DOBDO(7),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(7),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(7)
    );
\l20_buf_2_V_reg_1452[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(8),
      I2 => DOBDO(8),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(8),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(8)
    );
\l20_buf_2_V_reg_1452[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00E4E4"
    )
        port map (
      I0 => \l20_buf_2_V_reg_1452_reg[14]\(0),
      I1 => buf_0_V_load_reg_1410(9),
      I2 => DOBDO(9),
      I3 => \l00_buf_2_V_reg_1441_reg[15]\(9),
      I4 => \l20_buf_2_V_reg_1452_reg[14]\(1),
      O => \p_0325_3_i_reg_1351_reg[0]\(9)
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => buf_0_V_address0(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => Q(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => buf_0_V_d0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => buf_0_V_load_reg_1410(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => buf_0_V_we0,
      ENBWREN => buf_0_V_ce1,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => buf_0_V_load_reg_14100,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => buf_0_V_ce0,
      WEA(2) => buf_0_V_ce0,
      WEA(1) => buf_0_V_ce0,
      WEA(0) => buf_0_V_ce0,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_4(4),
      I1 => \ram_reg_i_32__0_n_2\,
      I2 => ram_reg_3(4),
      O => buf_0_V_address0(4)
    );
\ram_reg_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_4(3),
      I1 => \ram_reg_i_32__0_n_2\,
      I2 => ram_reg_3(3),
      O => buf_0_V_address0(3)
    );
\ram_reg_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_4(2),
      I1 => \ram_reg_i_32__0_n_2\,
      I2 => ram_reg_3(2),
      O => buf_0_V_address0(2)
    );
\ram_reg_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_4(1),
      I1 => \ram_reg_i_32__0_n_2\,
      I2 => ram_reg_3(1),
      O => buf_0_V_address0(1)
    );
\ram_reg_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_4(0),
      I1 => \ram_reg_i_32__0_n_2\,
      I2 => ram_reg_3(0),
      O => buf_0_V_address0(0)
    );
\ram_reg_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(15),
      O => buf_0_V_d0(15)
    );
\ram_reg_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(14),
      O => buf_0_V_d0(14)
    );
\ram_reg_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(13),
      O => buf_0_V_d0(13)
    );
\ram_reg_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(12),
      O => buf_0_V_d0(12)
    );
\ram_reg_i_19__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(11),
      O => buf_0_V_d0(11)
    );
\ram_reg_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => \ram_reg_i_32__0_n_2\,
      I2 => \^ap_enable_reg_pp0_iter0_reg\,
      O => buf_0_V_we0
    );
\ram_reg_i_20__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(10),
      O => buf_0_V_d0(10)
    );
\ram_reg_i_21__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(9),
      O => buf_0_V_d0(9)
    );
\ram_reg_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg_2,
      I2 => magnitude_mat_V_V_empty_n,
      I3 => phase_mat_V_V_empty_n,
      O => \^ap_block_pp0_stage0_subdone64_out\
    );
\ram_reg_i_22__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(8),
      O => buf_0_V_d0(8)
    );
\ram_reg_i_23__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(7),
      O => buf_0_V_d0(7)
    );
\ram_reg_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(6),
      O => buf_0_V_d0(6)
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(5),
      O => buf_0_V_d0(5)
    );
\ram_reg_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(4),
      O => buf_0_V_d0(4)
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(3),
      O => buf_0_V_d0(3)
    );
\ram_reg_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(2),
      O => buf_0_V_d0(2)
    );
\ram_reg_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(1),
      O => buf_0_V_d0(1)
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => tmp_3_i_reg_1356,
      I4 => ram_reg_6(0),
      I5 => ram_reg_7(0),
      O => buf_0_V_d0(0)
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => \ram_reg_i_32__0_n_2\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^ap_block_pp0_stage0_subdone64_out\,
      I4 => ram_reg_0(0),
      O => buf_0_V_ce0
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_6(1),
      I3 => ram_reg_6(0),
      O => \ram_reg_i_32__0_n_2\
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^ap_block_pp0_stage0_subdone64_out\,
      I2 => ram_reg_0(0),
      I3 => \^exitcond1_i_fu_665_p2\,
      O => \^ap_enable_reg_pp0_iter0_reg\
    );
\ram_reg_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_4(10),
      I1 => \ram_reg_i_32__0_n_2\,
      I2 => ram_reg_3(10),
      O => buf_0_V_address0(10)
    );
\ram_reg_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_4(9),
      I1 => \ram_reg_i_32__0_n_2\,
      I2 => ram_reg_3(9),
      O => buf_0_V_address0(9)
    );
\ram_reg_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_4(8),
      I1 => \ram_reg_i_32__0_n_2\,
      I2 => ram_reg_3(8),
      O => buf_0_V_address0(8)
    );
\ram_reg_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_4(7),
      I1 => \ram_reg_i_32__0_n_2\,
      I2 => ram_reg_3(7),
      O => buf_0_V_address0(7)
    );
\ram_reg_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_4(6),
      I1 => \ram_reg_i_32__0_n_2\,
      I2 => ram_reg_3(6),
      O => buf_0_V_address0(6)
    );
\ram_reg_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_4(5),
      I1 => \ram_reg_i_32__0_n_2\,
      I2 => ram_reg_3(5),
      O => buf_0_V_address0(5)
    );
\tmp_46_i_reg_1473[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => tmp_46_i_fu_896_p2,
      I1 => \tmp_46_i_reg_1473_reg[0]\,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => tmp_46_i_reg_1473,
      O => \exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0]\
    );
\tmp_46_i_reg_1473[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80202A45401015"
    )
        port map (
      I0 => \^d\(11),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(9),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(9),
      I4 => \^d\(10),
      I5 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(9),
      O => \tmp_46_i_reg_1473[0]_i_10_n_2\
    );
\tmp_46_i_reg_1473[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80202A45401015"
    )
        port map (
      I0 => \^d\(9),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(8),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(8),
      I4 => \^d\(8),
      I5 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(8),
      O => \tmp_46_i_reg_1473[0]_i_11_n_2\
    );
\tmp_46_i_reg_1473[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \^d\(6),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(6),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(6),
      I4 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(7),
      I5 => \^d\(7),
      O => \tmp_46_i_reg_1473[0]_i_12_n_2\
    );
\tmp_46_i_reg_1473[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \^d\(4),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(4),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(4),
      I4 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(5),
      I5 => \^d\(5),
      O => \tmp_46_i_reg_1473[0]_i_13_n_2\
    );
\tmp_46_i_reg_1473[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \^d\(2),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(2),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(2),
      I4 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(3),
      I5 => \^d\(3),
      O => \tmp_46_i_reg_1473[0]_i_14_n_2\
    );
\tmp_46_i_reg_1473[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \^d\(0),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(0),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(0),
      I4 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(1),
      I5 => \^d\(1),
      O => \tmp_46_i_reg_1473[0]_i_15_n_2\
    );
\tmp_46_i_reg_1473[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80202A45401015"
    )
        port map (
      I0 => \^d\(6),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(7),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(7),
      I4 => \^d\(7),
      I5 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(6),
      O => \tmp_46_i_reg_1473[0]_i_16_n_2\
    );
\tmp_46_i_reg_1473[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80202A45401015"
    )
        port map (
      I0 => \^d\(4),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(5),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(5),
      I4 => \^d\(5),
      I5 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(4),
      O => \tmp_46_i_reg_1473[0]_i_17_n_2\
    );
\tmp_46_i_reg_1473[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80202A45401015"
    )
        port map (
      I0 => \^d\(2),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(3),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(3),
      I4 => \^d\(3),
      I5 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(2),
      O => \tmp_46_i_reg_1473[0]_i_18_n_2\
    );
\tmp_46_i_reg_1473[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80202A45401015"
    )
        port map (
      I0 => \^d\(0),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(1),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(1),
      I4 => \^d\(1),
      I5 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(0),
      O => \tmp_46_i_reg_1473[0]_i_19_n_2\
    );
\tmp_46_i_reg_1473[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \^d\(14),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(11),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(11),
      I4 => \^d\(15),
      I5 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(11),
      O => \tmp_46_i_reg_1473[0]_i_4_n_2\
    );
\tmp_46_i_reg_1473[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \^d\(12),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(10),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(10),
      I4 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(10),
      I5 => \^d\(13),
      O => \tmp_46_i_reg_1473[0]_i_5_n_2\
    );
\tmp_46_i_reg_1473[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \^d\(10),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(9),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(9),
      I4 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(9),
      I5 => \^d\(11),
      O => \tmp_46_i_reg_1473[0]_i_6_n_2\
    );
\tmp_46_i_reg_1473[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => \^d\(8),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(8),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(8),
      I4 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(8),
      I5 => \^d\(9),
      O => \tmp_46_i_reg_1473[0]_i_7_n_2\
    );
\tmp_46_i_reg_1473[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80202A45401015"
    )
        port map (
      I0 => \^d\(15),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(11),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(11),
      I4 => \^d\(14),
      I5 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(11),
      O => \tmp_46_i_reg_1473[0]_i_8_n_2\
    );
\tmp_46_i_reg_1473[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80202A45401015"
    )
        port map (
      I0 => \^d\(13),
      I1 => \tmp_46_i_reg_1473_reg[0]_i_2_0\(10),
      I2 => p_53_in,
      I3 => \tmp_46_i_reg_1473_reg[0]_i_2_1\(10),
      I4 => \^d\(12),
      I5 => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(10),
      O => \tmp_46_i_reg_1473[0]_i_9_n_2\
    );
\tmp_46_i_reg_1473_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_46_i_reg_1473_reg[0]_i_3_n_2\,
      CO(3) => tmp_46_i_fu_896_p2,
      CO(2) => \tmp_46_i_reg_1473_reg[0]_i_2_n_3\,
      CO(1) => \tmp_46_i_reg_1473_reg[0]_i_2_n_4\,
      CO(0) => \tmp_46_i_reg_1473_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_46_i_reg_1473[0]_i_4_n_2\,
      DI(2) => \tmp_46_i_reg_1473[0]_i_5_n_2\,
      DI(1) => \tmp_46_i_reg_1473[0]_i_6_n_2\,
      DI(0) => \tmp_46_i_reg_1473[0]_i_7_n_2\,
      O(3 downto 0) => \NLW_tmp_46_i_reg_1473_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_46_i_reg_1473[0]_i_8_n_2\,
      S(2) => \tmp_46_i_reg_1473[0]_i_9_n_2\,
      S(1) => \tmp_46_i_reg_1473[0]_i_10_n_2\,
      S(0) => \tmp_46_i_reg_1473[0]_i_11_n_2\
    );
\tmp_46_i_reg_1473_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_46_i_reg_1473_reg[0]_i_3_n_2\,
      CO(2) => \tmp_46_i_reg_1473_reg[0]_i_3_n_3\,
      CO(1) => \tmp_46_i_reg_1473_reg[0]_i_3_n_4\,
      CO(0) => \tmp_46_i_reg_1473_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_46_i_reg_1473[0]_i_12_n_2\,
      DI(2) => \tmp_46_i_reg_1473[0]_i_13_n_2\,
      DI(1) => \tmp_46_i_reg_1473[0]_i_14_n_2\,
      DI(0) => \tmp_46_i_reg_1473[0]_i_15_n_2\,
      O(3 downto 0) => \NLW_tmp_46_i_reg_1473_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_46_i_reg_1473[0]_i_16_n_2\,
      S(2) => \tmp_46_i_reg_1473[0]_i_17_n_2\,
      S(1) => \tmp_46_i_reg_1473[0]_i_18_n_2\,
      S(0) => \tmp_46_i_reg_1473[0]_i_19_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A is
  port (
    gradx1_mat_V_V_full_n : out STD_LOGIC;
    gradx1_mat_V_V_empty_n : out STD_LOGIC;
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_src1_V_V_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFMagnitudeKernel_U0_p_src2_V_V_read : in STD_LOGIC;
    xFDuplicate_rows_U0_p_src_mat1_V_V_read : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A is
  signal \^gradx1_mat_v_v_empty_n\ : STD_LOGIC;
  signal \^gradx1_mat_v_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_2\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_2\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \^moutptr_reg[1]_0\ : STD_LOGIC;
begin
  gradx1_mat_V_V_empty_n <= \^gradx1_mat_v_v_empty_n\;
  gradx1_mat_V_V_full_n <= \^gradx1_mat_v_v_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  \mOutPtr_reg[1]_0\ <= \^moutptr_reg[1]_0\;
U_fifo_w16_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_30
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      \SRL_SIG_reg[0][15]_0\(9 downto 0) => \SRL_SIG_reg[0][15]\(9 downto 0),
      \SRL_SIG_reg[0][15]_1\(10 downto 0) => \SRL_SIG_reg[0][15]_0\(10 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^gradx1_mat_v_v_full_n\,
      ap_clk => ap_clk,
      p_src1_V_V_dout(0) => p_src1_V_V_dout(0),
      \tmp_V_12_reg_226_reg[15]\ => \^moutptr_reg[0]_0\,
      \tmp_V_12_reg_226_reg[15]_0\ => \^moutptr_reg[1]_0\,
      xFDuplicate_rows_U0_p_src_mat1_V_V_read => xFDuplicate_rows_U0_p_src_mat1_V_V_read
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^gradx1_mat_v_v_empty_n\,
      I3 => xFMagnitudeKernel_U0_p_src2_V_V_read,
      I4 => \^moutptr_reg[1]_0\,
      I5 => \^moutptr_reg[0]_0\,
      O => \internal_empty_n_i_1__4_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_2\,
      Q => \^gradx1_mat_v_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xFMagnitudeKernel_U0_p_src2_V_V_read,
      I3 => \^gradx1_mat_v_v_empty_n\,
      I4 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I5 => \^gradx1_mat_v_v_full_n\,
      O => \internal_full_n_i_1__4_n_2\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \^moutptr_reg[1]_0\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_2\,
      Q => \^gradx1_mat_v_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^gradx1_mat_v_v_empty_n\,
      I1 => xFMagnitudeKernel_U0_p_src2_V_V_read,
      I2 => \^gradx1_mat_v_v_full_n\,
      I3 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I4 => \^moutptr_reg[0]_0\,
      O => \mOutPtr[0]_i_1__4_n_2\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I2 => \^gradx1_mat_v_v_full_n\,
      I3 => xFMagnitudeKernel_U0_p_src2_V_V_read,
      I4 => \^gradx1_mat_v_v_empty_n\,
      I5 => \^moutptr_reg[1]_0\,
      O => \mOutPtr[1]_i_1__2_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_2\,
      Q => \^moutptr_reg[0]_0\,
      S => \mOutPtr_reg[1]_1\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_2\,
      Q => \^moutptr_reg[1]_0\,
      S => \mOutPtr_reg[1]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_2 is
  port (
    gradx2_mat_V_V_full_n : out STD_LOGIC;
    gradx2_mat_V_V_empty_n : out STD_LOGIC;
    gradx2_mat_V_V_dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFAngleKernel_U0_p_src1_V_V_read : in STD_LOGIC;
    xFDuplicate_rows_U0_p_src_mat1_V_V_read : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_2 : entity is "fifo_w16_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_2 is
  signal \^gradx2_mat_v_v_empty_n\ : STD_LOGIC;
  signal \^gradx2_mat_v_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_2\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  gradx2_mat_V_V_empty_n <= \^gradx2_mat_v_v_empty_n\;
  gradx2_mat_V_V_full_n <= \^gradx2_mat_v_v_full_n\;
U_fifo_w16_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_29
     port map (
      \SRL_SIG_reg[1][0]_0\ => \^gradx2_mat_v_v_full_n\,
      ap_clk => ap_clk,
      gradx2_mat_V_V_dout(10 downto 0) => gradx2_mat_V_V_dout(10 downto 0),
      if_din(10 downto 0) => if_din(10 downto 0),
      \tmp_V_18_reg_357_reg[0]\ => \mOutPtr_reg_n_2_[0]\,
      \tmp_V_18_reg_357_reg[0]_0\ => \mOutPtr_reg_n_2_[1]\,
      xFDuplicate_rows_U0_p_src_mat1_V_V_read => xFDuplicate_rows_U0_p_src_mat1_V_V_read
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^gradx2_mat_v_v_empty_n\,
      I3 => xFAngleKernel_U0_p_src1_V_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__5_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_2\,
      Q => \^gradx2_mat_v_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xFAngleKernel_U0_p_src1_V_V_read,
      I3 => \^gradx2_mat_v_v_empty_n\,
      I4 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I5 => \^gradx2_mat_v_v_full_n\,
      O => \internal_full_n_i_1__5_n_2\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_2\,
      Q => \^gradx2_mat_v_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^gradx2_mat_v_v_empty_n\,
      I1 => xFAngleKernel_U0_p_src1_V_V_read,
      I2 => \^gradx2_mat_v_v_full_n\,
      I3 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__5_n_2\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I2 => \^gradx2_mat_v_v_full_n\,
      I3 => xFAngleKernel_U0_p_src1_V_V_read,
      I4 => \^gradx2_mat_v_v_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__3_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_3 is
  port (
    gradx_mat_V_V_full_n : out STD_LOGIC;
    gradx_mat_V_V_empty_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFDuplicate_rows_U0_p_src_mat1_V_V_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_3 : entity is "fifo_w16_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_3 is
  signal \^gradx_mat_v_v_empty_n\ : STD_LOGIC;
  signal \^gradx_mat_v_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_2\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair45";
begin
  gradx_mat_V_V_empty_n <= \^gradx_mat_v_v_empty_n\;
  gradx_mat_V_V_full_n <= \^gradx_mat_v_v_full_n\;
U_fifo_w16_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_28
     port map (
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_2_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_2_[1]\,
      ap_clk => ap_clk,
      if_din(10 downto 0) => if_din(10 downto 0)
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^gradx_mat_v_v_empty_n\,
      I3 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__2_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_2\,
      Q => \^gradx_mat_v_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^gradx_mat_v_v_full_n\,
      I2 => ap_rst_n,
      I3 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I4 => \^gradx_mat_v_v_empty_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__2_n_2\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_2\,
      Q => \^gradx_mat_v_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gradx_mat_v_v_empty_n\,
      I1 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__2_n_2\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I3 => \^gradx_mat_v_v_empty_n\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__0_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => \mOutPtr_reg[1]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => \mOutPtr_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_4 is
  port (
    grady1_mat_V_V_full_n : out STD_LOGIC;
    grady1_mat_V_V_empty_n : out STD_LOGIC;
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_src2_V_V_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFMagnitudeKernel_U0_p_src2_V_V_read : in STD_LOGIC;
    xFDuplicate_rows_U0_p_src_mat1_V_V_read : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_4 : entity is "fifo_w16_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_4 is
  signal \^grady1_mat_v_v_empty_n\ : STD_LOGIC;
  signal \^grady1_mat_v_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_2\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_2\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \^moutptr_reg[1]_0\ : STD_LOGIC;
begin
  grady1_mat_V_V_empty_n <= \^grady1_mat_v_v_empty_n\;
  grady1_mat_V_V_full_n <= \^grady1_mat_v_v_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  \mOutPtr_reg[1]_0\ <= \^moutptr_reg[1]_0\;
U_fifo_w16_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_27
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      \SRL_SIG_reg[0][15]_0\(9 downto 0) => \SRL_SIG_reg[0][15]\(9 downto 0),
      \SRL_SIG_reg[0][15]_1\(10 downto 0) => \SRL_SIG_reg[0][15]_0\(10 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^grady1_mat_v_v_full_n\,
      ap_clk => ap_clk,
      p_src2_V_V_dout(0) => p_src2_V_V_dout(0),
      \tmp_V_13_reg_232_reg[15]\ => \^moutptr_reg[0]_0\,
      \tmp_V_13_reg_232_reg[15]_0\ => \^moutptr_reg[1]_0\,
      xFDuplicate_rows_U0_p_src_mat1_V_V_read => xFDuplicate_rows_U0_p_src_mat1_V_V_read
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^grady1_mat_v_v_empty_n\,
      I3 => xFMagnitudeKernel_U0_p_src2_V_V_read,
      I4 => \^moutptr_reg[1]_0\,
      I5 => \^moutptr_reg[0]_0\,
      O => \internal_empty_n_i_1__6_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_2\,
      Q => \^grady1_mat_v_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xFMagnitudeKernel_U0_p_src2_V_V_read,
      I3 => \^grady1_mat_v_v_empty_n\,
      I4 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I5 => \^grady1_mat_v_v_full_n\,
      O => \internal_full_n_i_1__6_n_2\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \^moutptr_reg[1]_0\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_2\,
      Q => \^grady1_mat_v_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^grady1_mat_v_v_empty_n\,
      I1 => xFMagnitudeKernel_U0_p_src2_V_V_read,
      I2 => \^grady1_mat_v_v_full_n\,
      I3 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I4 => \^moutptr_reg[0]_0\,
      O => \mOutPtr[0]_i_1__6_n_2\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I2 => \^grady1_mat_v_v_full_n\,
      I3 => xFMagnitudeKernel_U0_p_src2_V_V_read,
      I4 => \^grady1_mat_v_v_empty_n\,
      I5 => \^moutptr_reg[1]_0\,
      O => \mOutPtr[1]_i_1__4_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__6_n_2\,
      Q => \^moutptr_reg[0]_0\,
      S => \mOutPtr_reg[1]_1\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_2\,
      Q => \^moutptr_reg[1]_0\,
      S => \mOutPtr_reg[1]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_5 is
  port (
    grady2_mat_V_V_full_n : out STD_LOGIC;
    grady2_mat_V_V_empty_n : out STD_LOGIC;
    grady2_mat_V_V_dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFAngleKernel_U0_p_src1_V_V_read : in STD_LOGIC;
    xFDuplicate_rows_U0_p_src_mat1_V_V_read : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_5 : entity is "fifo_w16_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_5 is
  signal \^grady2_mat_v_v_empty_n\ : STD_LOGIC;
  signal \^grady2_mat_v_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_2\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  grady2_mat_V_V_empty_n <= \^grady2_mat_v_v_empty_n\;
  grady2_mat_V_V_full_n <= \^grady2_mat_v_v_full_n\;
U_fifo_w16_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_26
     port map (
      \SRL_SIG_reg[1][0]_0\ => \^grady2_mat_v_v_full_n\,
      ap_clk => ap_clk,
      grady2_mat_V_V_dout(10 downto 0) => grady2_mat_V_V_dout(10 downto 0),
      if_din(10 downto 0) => if_din(10 downto 0),
      \tmp_V_19_reg_364_reg[0]\ => \mOutPtr_reg_n_2_[0]\,
      \tmp_V_19_reg_364_reg[0]_0\ => \mOutPtr_reg_n_2_[1]\,
      xFDuplicate_rows_U0_p_src_mat1_V_V_read => xFDuplicate_rows_U0_p_src_mat1_V_V_read
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^grady2_mat_v_v_empty_n\,
      I3 => xFAngleKernel_U0_p_src1_V_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__7_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_2\,
      Q => \^grady2_mat_v_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xFAngleKernel_U0_p_src1_V_V_read,
      I3 => \^grady2_mat_v_v_empty_n\,
      I4 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I5 => \^grady2_mat_v_v_full_n\,
      O => \internal_full_n_i_1__7_n_2\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_2\,
      Q => \^grady2_mat_v_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^grady2_mat_v_v_empty_n\,
      I1 => xFAngleKernel_U0_p_src1_V_V_read,
      I2 => \^grady2_mat_v_v_full_n\,
      I3 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__7_n_2\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I2 => \^grady2_mat_v_v_full_n\,
      I3 => xFAngleKernel_U0_p_src1_V_V_read,
      I4 => \^grady2_mat_v_v_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__5_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_6 is
  port (
    grady_mat_V_V_full_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    gradx_mat_V_V_empty_n : in STD_LOGIC;
    grady1_mat_V_V_full_n : in STD_LOGIC;
    grady2_mat_V_V_full_n : in STD_LOGIC;
    gradx2_mat_V_V_full_n : in STD_LOGIC;
    gradx1_mat_V_V_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFDuplicate_rows_U0_p_src_mat1_V_V_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_6 : entity is "fifo_w16_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_6 is
  signal grady_mat_V_V_empty_n : STD_LOGIC;
  signal \^grady_mat_v_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_2\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair47";
begin
  grady_mat_V_V_full_n <= \^grady_mat_v_v_full_n\;
U_fifo_w16_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg
     port map (
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_2_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_2_[1]\,
      ap_clk => ap_clk,
      if_din(10 downto 0) => if_din(10 downto 0)
    );
\ap_CS_fsm[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => grady_mat_V_V_empty_n,
      I1 => gradx_mat_V_V_empty_n,
      I2 => grady1_mat_V_V_full_n,
      I3 => grady2_mat_V_V_full_n,
      I4 => gradx2_mat_V_V_full_n,
      I5 => gradx1_mat_V_V_full_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => grady_mat_V_V_empty_n,
      I3 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__3_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_2\,
      Q => grady_mat_V_V_empty_n,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^grady_mat_v_v_full_n\,
      I2 => ap_rst_n,
      I3 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I4 => grady_mat_V_V_empty_n,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__3_n_2\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_2\,
      Q => \^grady_mat_v_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => grady_mat_V_V_empty_n,
      I1 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__3_n_2\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      I3 => grady_mat_V_V_empty_n,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => \mOutPtr_reg[0]_1\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => \mOutPtr_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w2_d2_A is
  port (
    strm_dst_V_V_full_n : out STD_LOGIC;
    strm_dst_V_V_empty_n : out STD_LOGIC;
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    \mOutPtr_reg[1]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \mOutPtr_reg[0]_2\ : in STD_LOGIC;
    exitcond_flatten_reg_2700 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w2_d2_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w2_d2_A is
  signal \internal_empty_n_i_1__16_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \^moutptr_reg[1]_0\ : STD_LOGIC;
  signal \^strm_dst_v_v_empty_n\ : STD_LOGIC;
  signal \^strm_dst_v_v_full_n\ : STD_LOGIC;
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  \mOutPtr_reg[1]_0\ <= \^moutptr_reg[1]_0\;
  strm_dst_V_V_empty_n <= \^strm_dst_v_v_empty_n\;
  strm_dst_V_V_full_n <= \^strm_dst_v_v_full_n\;
U_fifo_w2_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w2_d2_A_shiftReg
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      \SRL_SIG_reg[1][1]_0\(1 downto 0) => \SRL_SIG_reg[1][1]\(1 downto 0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888880CCCC8888"
    )
        port map (
      I0 => \^strm_dst_v_v_empty_n\,
      I1 => ap_rst_n,
      I2 => \^moutptr_reg[1]_0\,
      I3 => \^moutptr_reg[0]_0\,
      I4 => \mOutPtr_reg[1]_1\,
      I5 => \mOutPtr_reg[1]_2\,
      O => \internal_empty_n_i_1__16_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_2\,
      Q => \^strm_dst_v_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^strm_dst_v_v_full_n\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \^moutptr_reg[1]_0\,
      I4 => \mOutPtr_reg[1]_1\,
      I5 => \mOutPtr_reg[1]_2\,
      O => \internal_full_n_i_1__16_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_2\,
      Q => \^strm_dst_v_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF20002000DFFF"
    )
        port map (
      I0 => \^strm_dst_v_v_empty_n\,
      I1 => \mOutPtr_reg[0]_1\,
      I2 => \mOutPtr_reg[0]_2\,
      I3 => exitcond_flatten_reg_2700,
      I4 => \mOutPtr_reg[1]_2\,
      I5 => \^moutptr_reg[0]_0\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg[1]_2\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => \^moutptr_reg[1]_0\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \^moutptr_reg[1]_0\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A is
  port (
    gaussian_mat_V_V_full_n : out STD_LOGIC;
    gaussian_mat_V_V_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFSobel_U0_p_src_V_V_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \mOutPtr_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A is
  signal \^gaussian_mat_v_v_empty_n\ : STD_LOGIC;
  signal \^gaussian_mat_v_v_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_2 : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal internal_full_n_i_1_n_2 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
begin
  gaussian_mat_V_V_empty_n <= \^gaussian_mat_v_v_empty_n\;
  gaussian_mat_V_V_full_n <= \^gaussian_mat_v_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_31
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      \reg_474_reg[0]\ => \mOutPtr_reg_n_2_[0]\,
      \reg_474_reg[0]_0\ => \mOutPtr_reg_n_2_[1]\
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^gaussian_mat_v_v_empty_n\,
      I3 => xFSobel_U0_p_src_V_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => internal_empty_n_i_1_n_2
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_2,
      Q => \^gaussian_mat_v_v_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^gaussian_mat_v_v_full_n\,
      I2 => ap_rst_n,
      I3 => xFSobel_U0_p_src_V_V_read,
      I4 => \^gaussian_mat_v_v_empty_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => internal_full_n_i_1_n_2
    );
internal_full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_2,
      Q => \^gaussian_mat_v_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F70808F7"
    )
        port map (
      I0 => \^gaussian_mat_v_v_empty_n\,
      I1 => Q(0),
      I2 => \mOutPtr_reg[0]_1\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBDDDDDD24222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \mOutPtr_reg[0]_1\,
      I3 => Q(0),
      I4 => \^gaussian_mat_v_v_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => \mOutPtr_reg[0]_2\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => \mOutPtr_reg[0]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8 is
  port (
    phase_mat_V_V_full_n : out STD_LOGIC;
    phase_mat_V_V_empty_n : out STD_LOGIC;
    p_phase_mat_V_V_dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFSuppression3x3_U0_p_phase_mat_V_V_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8 is
  signal \internal_empty_n_i_1__8_n_2\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^phase_mat_v_v_empty_n\ : STD_LOGIC;
  signal \^phase_mat_v_v_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__8\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair46";
begin
  phase_mat_V_V_empty_n <= \^phase_mat_v_v_empty_n\;
  phase_mat_V_V_full_n <= \^phase_mat_v_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg
     port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      p_phase_mat_V_V_dout(5 downto 0) => p_phase_mat_V_V_dout(5 downto 0),
      \reg_659_reg[1]\ => \mOutPtr_reg_n_2_[0]\,
      \reg_659_reg[1]_0\ => \mOutPtr_reg_n_2_[1]\
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^phase_mat_v_v_empty_n\,
      I3 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => \mOutPtr_reg_n_2_[0]\,
      O => \internal_empty_n_i_1__8_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_2\,
      Q => \^phase_mat_v_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^phase_mat_v_v_full_n\,
      I2 => ap_rst_n,
      I3 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I4 => \^phase_mat_v_v_empty_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__8_n_2\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_2\,
      Q => \^phase_mat_v_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^phase_mat_v_v_empty_n\,
      I1 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1__8_n_2\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      I3 => \^phase_mat_v_v_empty_n\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1__6_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__8_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => \mOutPtr_reg[0]_1\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => \mOutPtr_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x is
  port (
    high_threshold_c_full_n : out STD_LOGIC;
    high_threshold_c_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFCannyEdgeDetector_U0_p_highthreshold_read : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x is
  signal \^high_threshold_c_empty_n\ : STD_LOGIC;
  signal \^high_threshold_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__19_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__19_n_2\ : STD_LOGIC;
  signal \mOutPtr0__4\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair9";
begin
  high_threshold_c_empty_n <= \^high_threshold_c_empty_n\;
  high_threshold_c_full_n <= \^high_threshold_c_full_n\;
U_fifo_w8_d2_A_x_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg_33
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk,
      \p_highthreshold_read_reg_97_reg[0]\ => \mOutPtr_reg_n_2_[0]\,
      \p_highthreshold_read_reg_97_reg[0]_0\ => \mOutPtr_reg_n_2_[1]\
    );
\internal_empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA0000AAAAAAAA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => xFCannyEdgeDetector_U0_p_highthreshold_read,
      I4 => \^high_threshold_c_empty_n\,
      I5 => internal_empty_n_reg_0,
      O => \internal_empty_n_i_1__19_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__19_n_2\,
      Q => \^high_threshold_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDDD5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_threshold_c_full_n\,
      I2 => \mOutPtr0__4\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__19_n_2\
    );
\internal_full_n_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^high_threshold_c_empty_n\,
      I1 => xFCannyEdgeDetector_U0_p_highthreshold_read,
      I2 => \^high_threshold_c_full_n\,
      I3 => E(0),
      O => \mOutPtr0__4\
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^high_threshold_c_full_n\,
      I1 => E(0),
      I2 => \^high_threshold_c_empty_n\,
      I3 => xFCannyEdgeDetector_U0_p_highthreshold_read,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__19_n_2\,
      Q => \^high_threshold_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^high_threshold_c_empty_n\,
      I1 => xFCannyEdgeDetector_U0_p_highthreshold_read,
      I2 => \^high_threshold_c_full_n\,
      I3 => E(0),
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => E(0),
      I2 => \^high_threshold_c_full_n\,
      I3 => xFCannyEdgeDetector_U0_p_highthreshold_read,
      I4 => \^high_threshold_c_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_0 is
  port (
    low_threshold_c_full_n : out STD_LOGIC;
    low_threshold_c_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFCannyEdgeDetector_U0_p_highthreshold_read : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_0 : entity is "fifo_w8_d2_A_x";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_0 is
  signal \internal_empty_n_i_1__18_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_2\ : STD_LOGIC;
  signal \^low_threshold_c_empty_n\ : STD_LOGIC;
  signal \^low_threshold_c_full_n\ : STD_LOGIC;
  signal \mOutPtr0__4\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair10";
begin
  low_threshold_c_empty_n <= \^low_threshold_c_empty_n\;
  low_threshold_c_full_n <= \^low_threshold_c_full_n\;
U_fifo_w8_d2_A_x_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg_32
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      \p_lowthreshold_read_reg_92_reg[0]\ => \mOutPtr_reg_n_2_[0]\,
      \p_lowthreshold_read_reg_92_reg[0]_0\ => \mOutPtr_reg_n_2_[1]\
    );
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA0000AAAAAAAA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg_n_2_[1]\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => xFCannyEdgeDetector_U0_p_highthreshold_read,
      I4 => \^low_threshold_c_empty_n\,
      I5 => internal_empty_n_reg_0,
      O => \internal_empty_n_i_1__18_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_2\,
      Q => \^low_threshold_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDDD5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_threshold_c_full_n\,
      I2 => \mOutPtr0__4\,
      I3 => \mOutPtr_reg_n_2_[0]\,
      I4 => \mOutPtr_reg_n_2_[1]\,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__18_n_2\
    );
\internal_full_n_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^low_threshold_c_empty_n\,
      I1 => xFCannyEdgeDetector_U0_p_highthreshold_read,
      I2 => \^low_threshold_c_full_n\,
      I3 => E(0),
      O => \mOutPtr0__4\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^low_threshold_c_full_n\,
      I1 => E(0),
      I2 => \^low_threshold_c_empty_n\,
      I3 => xFCannyEdgeDetector_U0_p_highthreshold_read,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_2\,
      Q => \^low_threshold_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^low_threshold_c_empty_n\,
      I1 => xFCannyEdgeDetector_U0_p_highthreshold_read,
      I2 => \^low_threshold_c_full_n\,
      I3 => E(0),
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => E(0),
      I2 => \^low_threshold_c_full_n\,
      I3 => xFCannyEdgeDetector_U0_p_highthreshold_read,
      I4 => \^low_threshold_c_empty_n\,
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_1 is
  port (
    strm_src_V_V_full_n : out STD_LOGIC;
    strm_src_V_V_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xFCannyKernel_fu_80_p_src_mat_V_V_read : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_1 : entity is "fifo_w8_d2_A_x";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_1 is
  signal \internal_empty_n_i_1__15_n_2\ : STD_LOGIC;
  signal \internal_empty_n_i_2__8_n_2\ : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_2\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_2_[1]\ : STD_LOGIC;
  signal \^strm_src_v_v_empty_n\ : STD_LOGIC;
  signal \^strm_src_v_v_full_n\ : STD_LOGIC;
begin
  strm_src_V_V_empty_n <= \^strm_src_v_v_empty_n\;
  strm_src_V_V_full_n <= \^strm_src_v_v_full_n\;
U_fifo_w8_d2_A_x_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      \reg_465_reg[0]\ => \mOutPtr_reg_n_2_[0]\,
      \reg_465_reg[0]_0\ => \mOutPtr_reg_n_2_[1]\
    );
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA0A0A0A0A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_empty_n_i_2__8_n_2\,
      I2 => internal_empty_n_reg_0,
      I3 => Q(0),
      I4 => grp_xFCannyKernel_fu_80_p_src_mat_V_V_read,
      I5 => \^strm_src_v_v_empty_n\,
      O => \internal_empty_n_i_1__15_n_2\
    );
\internal_empty_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => \mOutPtr_reg_n_2_[1]\,
      O => \internal_empty_n_i_2__8_n_2\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_2\,
      Q => \^strm_src_v_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDDDDDDDDD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^strm_src_v_v_full_n\,
      I2 => \mOutPtr_reg_n_2_[0]\,
      I3 => \mOutPtr_reg_n_2_[1]\,
      I4 => internal_empty_n_reg_0,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__15_n_2\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_2\,
      Q => \^strm_src_v_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_xFCannyKernel_fu_80_p_src_mat_V_V_read,
      I2 => \^strm_src_v_v_empty_n\,
      I3 => internal_empty_n_reg_0,
      I4 => \mOutPtr_reg_n_2_[0]\,
      O => \mOutPtr[0]_i_1_n_2\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_2_[0]\,
      I1 => internal_empty_n_reg_0,
      I2 => \^strm_src_v_v_empty_n\,
      I3 => grp_xFCannyKernel_fu_80_p_src_mat_V_V_read,
      I4 => Q(0),
      I5 => \mOutPtr_reg_n_2_[1]\,
      O => \mOutPtr[1]_i_1_n_2\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_2\,
      Q => \mOutPtr_reg_n_2_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_highthreshold_c_full_n : out STD_LOGIC;
    p_highthreshold_c_empty_n : out STD_LOGIC;
    \high_threshold_read_reg_1279_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    xFAverageGaussianMas_U0_p_lowthreshold_out_write : in STD_LOGIC;
    xFSuppression3x3_U0_low_threshold_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_2\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_2\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_highthreshold_c_empty_n\ : STD_LOGIC;
  signal \^p_highthreshold_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__0\ : label is "soft_lutpair59";
begin
  p_highthreshold_c_empty_n <= \^p_highthreshold_c_empty_n\;
  p_highthreshold_c_full_n <= \^p_highthreshold_c_full_n\;
U_fifo_w8_d5_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_shiftReg_25
     port map (
      Q(3 downto 0) => \mOutPtr_reg__0\(3 downto 0),
      ap_clk => ap_clk,
      \high_threshold_read_reg_1279_reg[0]\ => \^p_highthreshold_c_full_n\,
      \high_threshold_read_reg_1279_reg[7]\(7 downto 0) => \high_threshold_read_reg_1279_reg[7]\(7 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      xFAverageGaussianMas_U0_p_lowthreshold_out_write => xFAverageGaussianMas_U0_p_lowthreshold_out_write
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^p_highthreshold_c_full_n\,
      I2 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      I3 => \^p_highthreshold_c_empty_n\,
      I4 => xFSuppression3x3_U0_low_threshold_read,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__1_n_2\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mOutPtr_reg__0\(3),
      I1 => \mOutPtr_reg__0\(2),
      I2 => \mOutPtr_reg__0\(0),
      I3 => \mOutPtr_reg__0\(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_2\,
      Q => \^p_highthreshold_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xFSuppression3x3_U0_low_threshold_read,
      I3 => \^p_highthreshold_c_empty_n\,
      I4 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      I5 => \^p_highthreshold_c_full_n\,
      O => \internal_full_n_i_1__1_n_2\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \mOutPtr_reg__0\(3),
      I1 => \mOutPtr_reg__0\(2),
      I2 => \mOutPtr_reg__0\(0),
      I3 => \mOutPtr_reg__0\(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_2\,
      Q => \^p_highthreshold_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg__0\(0),
      O => \mOutPtr[0]_i_1__1_n_2\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg__0\(0),
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg__0\(1),
      O => \mOutPtr[1]_i_1__8_n_2\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => \mOutPtr_reg__0\(0),
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg__0\(2),
      I3 => \mOutPtr_reg__0\(1),
      O => \mOutPtr[2]_i_1__0_n_2\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      I1 => \^p_highthreshold_c_full_n\,
      I2 => xFSuppression3x3_U0_low_threshold_read,
      I3 => \^p_highthreshold_c_empty_n\,
      O => \mOutPtr[3]_i_1__0_n_2\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => \mOutPtr_reg__0\(0),
      I2 => \mOutPtr_reg__0\(1),
      I3 => \mOutPtr_reg__0\(3),
      I4 => \mOutPtr_reg__0\(2),
      O => \mOutPtr[3]_i_2__0_n_2\
    );
\mOutPtr[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => xFSuppression3x3_U0_low_threshold_read,
      I1 => \^p_highthreshold_c_empty_n\,
      I2 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      I3 => \^p_highthreshold_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_2\,
      D => \mOutPtr[0]_i_1__1_n_2\,
      Q => \mOutPtr_reg__0\(0),
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_2\,
      D => \mOutPtr[1]_i_1__8_n_2\,
      Q => \mOutPtr_reg__0\(1),
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_2\,
      D => \mOutPtr[2]_i_1__0_n_2\,
      Q => \mOutPtr_reg__0\(2),
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_2\,
      D => \mOutPtr[3]_i_2__0_n_2\,
      Q => \mOutPtr_reg__0\(3),
      S => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_7 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_lowthreshold_c_full_n : out STD_LOGIC;
    p_lowthreshold_c_empty_n : out STD_LOGIC;
    \low_threshold_read_reg_1274_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    xFAverageGaussianMas_U0_p_lowthreshold_out_write : in STD_LOGIC;
    xFSuppression3x3_U0_low_threshold_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_7 : entity is "fifo_w8_d5_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_7 is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_2\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_2\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_2\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_2\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_2\ : STD_LOGIC;
  signal \mOutPtr_reg__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_lowthreshold_c_empty_n\ : STD_LOGIC;
  signal \^p_lowthreshold_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair63";
begin
  p_lowthreshold_c_empty_n <= \^p_lowthreshold_c_empty_n\;
  p_lowthreshold_c_full_n <= \^p_lowthreshold_c_full_n\;
U_fifo_w8_d5_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_shiftReg
     port map (
      Q(3 downto 0) => \mOutPtr_reg__0__0\(3 downto 0),
      ap_clk => ap_clk,
      \low_threshold_read_reg_1274_reg[0]\ => \^p_lowthreshold_c_full_n\,
      \low_threshold_read_reg_1274_reg[7]\(7 downto 0) => \low_threshold_read_reg_1274_reg[7]\(7 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      xFAverageGaussianMas_U0_p_lowthreshold_out_write => xFAverageGaussianMas_U0_p_lowthreshold_out_write
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^p_lowthreshold_c_full_n\,
      I2 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      I3 => \^p_lowthreshold_c_empty_n\,
      I4 => xFSuppression3x3_U0_low_threshold_read,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__0_n_2\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mOutPtr_reg__0__0\(3),
      I1 => \mOutPtr_reg__0__0\(2),
      I2 => \mOutPtr_reg__0__0\(0),
      I3 => \mOutPtr_reg__0__0\(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_2\,
      Q => \^p_lowthreshold_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xFSuppression3x3_U0_low_threshold_read,
      I3 => \^p_lowthreshold_c_empty_n\,
      I4 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      I5 => \^p_lowthreshold_c_full_n\,
      O => \internal_full_n_i_1__0_n_2\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \mOutPtr_reg__0__0\(3),
      I1 => \mOutPtr_reg__0__0\(2),
      I2 => \mOutPtr_reg__0__0\(0),
      I3 => \mOutPtr_reg__0__0\(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_2\,
      Q => \^p_lowthreshold_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg__0__0\(0),
      O => \mOutPtr[0]_i_1__0_n_2\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg__0__0\(0),
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg__0__0\(1),
      O => \mOutPtr[1]_i_1__9_n_2\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => \mOutPtr_reg__0__0\(0),
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg__0__0\(2),
      I3 => \mOutPtr_reg__0__0\(1),
      O => \mOutPtr[2]_i_1_n_2\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      I1 => \^p_lowthreshold_c_full_n\,
      I2 => xFSuppression3x3_U0_low_threshold_read,
      I3 => \^p_lowthreshold_c_empty_n\,
      O => \mOutPtr[3]_i_1_n_2\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => \mOutPtr_reg__0__0\(0),
      I2 => \mOutPtr_reg__0__0\(1),
      I3 => \mOutPtr_reg__0__0\(3),
      I4 => \mOutPtr_reg__0__0\(2),
      O => \mOutPtr[3]_i_2_n_2\
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => xFSuppression3x3_U0_low_threshold_read,
      I1 => \^p_lowthreshold_c_empty_n\,
      I2 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      I3 => \^p_lowthreshold_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_2\,
      D => \mOutPtr[0]_i_1__0_n_2\,
      Q => \mOutPtr_reg__0__0\(0),
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_2\,
      D => \mOutPtr[1]_i_1__9_n_2\,
      Q => \mOutPtr_reg__0__0\(1),
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_2\,
      D => \mOutPtr[2]_i_1_n_2\,
      Q => \mOutPtr_reg__0__0\(2),
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_2\,
      D => \mOutPtr[3]_i_2_n_2\,
      Q => \mOutPtr_reg__0__0\(3),
      S => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    reg_4810 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_19_reg_1023 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    gaussian_mat_V_V_empty_n : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ap_block_pp1_stage0_subdone4_in : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    exitcond1_i_reg_1113_pp1_iter1_reg : in STD_LOGIC;
    or_cond_i_reg_1129_pp1_iter1_reg : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb is
begin
xFAverageGaussianbkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_18
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(0) => Q(0),
      ap_block_pp1_stage0_subdone4_in => ap_block_pp1_stage0_subdone4_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      buf_0_V_ce0 => buf_0_V_ce0,
      exitcond1_i_reg_1113_pp1_iter1_reg => exitcond1_i_reg_1113_pp1_iter1_reg,
      gaussian_mat_V_V_empty_n => gaussian_mat_V_V_empty_n,
      or_cond_i_reg_1129_pp1_iter1_reg => or_cond_i_reg_1129_pp1_iter1_reg,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2(1 downto 0) => ram_reg_1(1 downto 0),
      ram_reg_3(10 downto 0) => ram_reg_2(10 downto 0),
      ram_reg_4(10 downto 0) => ram_reg_3(10 downto 0),
      ram_reg_5(10 downto 0) => ram_reg_4(10 downto 0),
      ram_reg_6(7 downto 0) => ram_reg_5(7 downto 0),
      ram_reg_7(7 downto 0) => ram_reg_6(7 downto 0),
      reg_4810 => reg_4810,
      tmp_19_reg_1023(1 downto 0) => tmp_19_reg_1023(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_15 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    reg_4810 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_19_reg_1023 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC;
    gaussian_mat_V_V_empty_n : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ap_block_pp1_stage0_subdone4_in : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    exitcond1_i_reg_1113_pp1_iter1_reg : in STD_LOGIC;
    or_cond_i_reg_1129_pp1_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_15 : entity is "xFAverageGaussianbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_15 is
begin
xFAverageGaussianbkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_17
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      ap_block_pp1_stage0_subdone4_in => ap_block_pp1_stage0_subdone4_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      buf_0_V_ce0 => buf_0_V_ce0,
      exitcond1_i_reg_1113_pp1_iter1_reg => exitcond1_i_reg_1113_pp1_iter1_reg,
      gaussian_mat_V_V_empty_n => gaussian_mat_V_V_empty_n,
      or_cond_i_reg_1129_pp1_iter1_reg => or_cond_i_reg_1129_pp1_iter1_reg,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2(1 downto 0) => ram_reg_1(1 downto 0),
      reg_4810 => reg_4810,
      tmp_19_reg_1023(1 downto 0) => tmp_19_reg_1023(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_16 is
  port (
    buf_0_V_ce0 : out STD_LOGIC;
    reg_4810 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    ap_block_pp1_stage0_subdone4_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_cond_reg_1093_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_19_reg_1023 : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_cond_i_reg_1129_pp1_iter1_reg : in STD_LOGIC;
    exitcond1_i_reg_1113_pp1_iter1_reg : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    gaussian_mat_V_V_empty_n : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    exitcond1_i_reg_1113_pp1_iter3_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    or_cond_i_reg_1129 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    exitcond1_i_reg_1113 : in STD_LOGIC;
    gradx_mat_V_V_full_n : in STD_LOGIC;
    grady_mat_V_V_full_n : in STD_LOGIC;
    tmp_20_reg_1153_pp1_iter7_reg : in STD_LOGIC;
    \tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0\ : in STD_LOGIC;
    exitcond1_i_reg_1113_pp1_iter7_reg : in STD_LOGIC;
    tmp_11_reg_1122_pp1_iter4_reg : in STD_LOGIC;
    \buf_cop_0_V_1_reg_1164_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \buf_cop_0_V_1_reg_1164_reg[7]_0\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter6 : in STD_LOGIC;
    \buf_cop_0_V_1_reg_1164_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \buf_cop_0_V_1_reg_1164_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_17_reg_1070_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_cond_reg_1093 : in STD_LOGIC;
    \buf_cop_2_V_1_reg_1171_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_29_reg_1133_pp1_iter4_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \buf_cop_1_V_reg_1159_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_24_reg_1027 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_16 : entity is "xFAverageGaussianbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_16 is
begin
xFAverageGaussianbkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      ap_enable_reg_pp1_iter6 => ap_enable_reg_pp1_iter6,
      buf_0_V_ce0 => buf_0_V_ce0,
      \buf_cop_0_V_1_reg_1164_reg[0]\(1 downto 0) => \buf_cop_0_V_1_reg_1164_reg[0]\(1 downto 0),
      \buf_cop_0_V_1_reg_1164_reg[7]\(7 downto 0) => \buf_cop_0_V_1_reg_1164_reg[7]\(7 downto 0),
      \buf_cop_0_V_1_reg_1164_reg[7]_0\ => \buf_cop_0_V_1_reg_1164_reg[7]_0\,
      \buf_cop_0_V_1_reg_1164_reg[7]_1\(7 downto 0) => \buf_cop_0_V_1_reg_1164_reg[7]_1\(7 downto 0),
      \buf_cop_1_V_reg_1159_reg[0]\(1 downto 0) => \buf_cop_1_V_reg_1159_reg[0]\(1 downto 0),
      \buf_cop_2_V_1_reg_1171_reg[7]\(7 downto 0) => \buf_cop_2_V_1_reg_1171_reg[7]\(7 downto 0),
      exitcond1_i_reg_1113 => exitcond1_i_reg_1113,
      exitcond1_i_reg_1113_pp1_iter1_reg => exitcond1_i_reg_1113_pp1_iter1_reg,
      exitcond1_i_reg_1113_pp1_iter3_reg => exitcond1_i_reg_1113_pp1_iter3_reg,
      exitcond1_i_reg_1113_pp1_iter7_reg => exitcond1_i_reg_1113_pp1_iter7_reg,
      gaussian_mat_V_V_empty_n => gaussian_mat_V_V_empty_n,
      gradx_mat_V_V_full_n => gradx_mat_V_V_full_n,
      grady_mat_V_V_full_n => grady_mat_V_V_full_n,
      or_cond_i_reg_1129 => or_cond_i_reg_1129,
      or_cond_i_reg_1129_pp1_iter1_reg => or_cond_i_reg_1129_pp1_iter1_reg,
      \or_cond_i_reg_1129_reg[0]\ => ap_block_pp1_stage0_subdone4_in,
      or_cond_reg_1093 => or_cond_reg_1093,
      \or_cond_reg_1093_reg[0]\(7 downto 0) => \or_cond_reg_1093_reg[0]\(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2(1 downto 0) => ram_reg_1(1 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5(1 downto 0) => ram_reg_4(1 downto 0),
      ram_reg_6(10 downto 0) => ram_reg_5(10 downto 0),
      ram_reg_7(10 downto 0) => ram_reg_6(10 downto 0),
      ram_reg_8(10 downto 0) => ram_reg_7(10 downto 0),
      ram_reg_9(10 downto 0) => ram_reg_8(10 downto 0),
      reg_4810 => reg_4810,
      tmp_11_reg_1122_pp1_iter4_reg => tmp_11_reg_1122_pp1_iter4_reg,
      \tmp_17_reg_1070_reg[7]\(7 downto 0) => \tmp_17_reg_1070_reg[7]\(7 downto 0),
      tmp_19_reg_1023(0) => tmp_19_reg_1023(0),
      tmp_20_reg_1153_pp1_iter7_reg => tmp_20_reg_1153_pp1_iter7_reg,
      tmp_24_reg_1027(1 downto 0) => tmp_24_reg_1027(1 downto 0),
      tmp_29_reg_1133_pp1_iter4_reg(1 downto 0) => tmp_29_reg_1133_pp1_iter4_reg(1 downto 0),
      \tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0\ => \tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_19 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_reg_328_reg[9]\ : out STD_LOGIC;
    p_40_in : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    buf_0_V_load_reg_10340 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ap_block_pp1_stage0_subdone8_in : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    strm_src_V_V_empty_n : in STD_LOGIC;
    \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_19 : entity is "xFAverageGaussianbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_19 is
begin
xFAverageGaussianbkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_24
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_block_pp1_stage0_subdone8_in => ap_block_pp1_stage0_subdone8_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      buf_0_V_ce0 => buf_0_V_ce0,
      buf_0_V_load_reg_10340 => buf_0_V_load_reg_10340,
      \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]\(0) => \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]\(0),
      \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0\ => \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0\,
      \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1\ => \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1\,
      p_40_in => p_40_in,
      ram_reg_0 => ram_reg,
      ram_reg_1(1 downto 0) => ram_reg_0(1 downto 0),
      ram_reg_2(10 downto 0) => ram_reg_1(10 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4(7 downto 0) => ram_reg_3(7 downto 0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6(10 downto 0) => ram_reg_5(10 downto 0),
      strm_src_V_V_empty_n => strm_src_V_V_empty_n,
      \t_V_reg_328_reg[9]\ => \t_V_reg_328_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_20 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp1_iter2_reg : out STD_LOGIC;
    \exitcond1_i_i_reg_934_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce0 : in STD_LOGIC;
    buf_0_V_load_reg_10340 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    exitcond1_i_i_reg_934_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    strm_src_V_V_empty_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ap_block_pp1_stage0_subdone8_in : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_20 : entity is "xFAverageGaussianbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_20 is
begin
xFAverageGaussianbkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_23
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_block_pp1_stage0_subdone8_in => ap_block_pp1_stage0_subdone8_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter2_reg => ap_enable_reg_pp1_iter2_reg,
      buf_0_V_ce0 => buf_0_V_ce0,
      buf_0_V_load_reg_10340 => buf_0_V_load_reg_10340,
      exitcond1_i_i_reg_934_pp0_iter1_reg => exitcond1_i_i_reg_934_pp0_iter1_reg,
      \exitcond1_i_i_reg_934_reg[0]\ => \exitcond1_i_i_reg_934_reg[0]\,
      ram_reg_0(1 downto 0) => ram_reg(1 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5(7 downto 0) => ram_reg_4(7 downto 0),
      ram_reg_6 => ram_reg_5,
      ram_reg_7(10 downto 0) => ram_reg_6(10 downto 0),
      ram_reg_8(10 downto 0) => ram_reg_7(10 downto 0),
      strm_src_V_V_empty_n => strm_src_V_V_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_21 is
  port (
    buf_0_V_ce0 : out STD_LOGIC;
    buf_0_V_load_reg_10340 : out STD_LOGIC;
    ap_block_pp1_stage0_subdone8_in : out STD_LOGIC;
    \tmp_85_i_i_reg_995_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_1076_reg[7]_i_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_102_i_i_reg_1071_reg[7]_i_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    \src_buf3_1_V_reg_1066_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    exitcond_i_i_i_reg_999_pp1_iter3_reg : in STD_LOGIC;
    strm_src_V_V_empty_n : in STD_LOGIC;
    gaussian_mat_V_V_full_n : in STD_LOGIC;
    \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0\ : in STD_LOGIC;
    \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1 : in STD_LOGIC;
    exitcond_i_i_i_reg_999 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf1_2_V_reg_1055_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_buf2_2_V_reg_1060_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_buf1_2_V_reg_1055_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_98_cast_i_i_fu_681_p1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_reg_1076_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_i_i_reg_1071_reg[7]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter6 : in STD_LOGIC;
    \tmp_reg_1076_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_i_i_reg_1071_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_102_i_i_reg_1071_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_21 : entity is "xFAverageGaussianbkb";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_21 is
begin
xFAverageGaussianbkb_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_ram_22
     port map (
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      ap_enable_reg_pp1_iter6 => ap_enable_reg_pp1_iter6,
      buf_0_V_ce0 => buf_0_V_ce0,
      buf_0_V_load_reg_10340 => buf_0_V_load_reg_10340,
      exitcond_i_i_i_reg_999 => exitcond_i_i_i_reg_999,
      exitcond_i_i_i_reg_999_pp1_iter3_reg => exitcond_i_i_i_reg_999_pp1_iter3_reg,
      gaussian_mat_V_V_full_n => gaussian_mat_V_V_full_n,
      internal_empty_n_reg => ap_block_pp1_stage0_subdone8_in,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2(10 downto 0) => ram_reg_1(10 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5(7 downto 0) => ram_reg_4(7 downto 0),
      \src_buf1_2_V_reg_1055_reg[0]\(1 downto 0) => \src_buf1_2_V_reg_1055_reg[0]\(1 downto 0),
      \src_buf1_2_V_reg_1055_reg[7]\(7 downto 0) => \src_buf1_2_V_reg_1055_reg[7]\(7 downto 0),
      \src_buf2_2_V_reg_1060_reg[0]\(1 downto 0) => \src_buf2_2_V_reg_1060_reg[0]\(1 downto 0),
      \src_buf3_1_V_reg_1066_reg[0]\(1 downto 0) => \src_buf3_1_V_reg_1066_reg[0]\(1 downto 0),
      strm_src_V_V_empty_n => strm_src_V_V_empty_n,
      \tmp_102_i_i_reg_1071_reg[7]\ => \tmp_102_i_i_reg_1071_reg[7]\,
      \tmp_102_i_i_reg_1071_reg[7]_0\(7 downto 0) => \tmp_102_i_i_reg_1071_reg[7]_0\(7 downto 0),
      \tmp_102_i_i_reg_1071_reg[7]_1\(7 downto 0) => \tmp_102_i_i_reg_1071_reg[7]_1\(7 downto 0),
      \tmp_102_i_i_reg_1071_reg[7]_i_1_0\(8 downto 0) => \tmp_102_i_i_reg_1071_reg[7]_i_1\(8 downto 0),
      \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0\ => \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0\,
      \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0\ => \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0\,
      \tmp_85_i_i_reg_995_reg[0]\ => \tmp_85_i_i_reg_995_reg[0]\,
      tmp_98_cast_i_i_fu_681_p1(7 downto 0) => tmp_98_cast_i_i_fu_681_p1(7 downto 0),
      \tmp_reg_1076_reg[7]\(7 downto 0) => \tmp_reg_1076_reg[7]\(7 downto 0),
      \tmp_reg_1076_reg[7]_0\(7 downto 0) => \tmp_reg_1076_reg[7]_0\(7 downto 0),
      \tmp_reg_1076_reg[7]_i_1_0\(8 downto 0) => \tmp_reg_1076_reg[7]_i_1\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    angle_0_V_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ap_block_pp0_stage0_subdone64_out : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    exitcond1_i_reg_1284_pp0_iter1_reg : in STD_LOGIC;
    tmp_4_reg_1368 : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    tmp_3_reg_1364 : in STD_LOGIC;
    tmp_3_i_reg_1356 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi is
begin
xFSuppression3x3_hbi_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_ram_14
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      angle_0_V_ce1 => angle_0_V_ce1,
      ap_block_pp0_stage0_subdone64_out => ap_block_pp0_stage0_subdone64_out,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      exitcond1_i_reg_1284_pp0_iter1_reg => exitcond1_i_reg_1284_pp0_iter1_reg,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2(5 downto 0) => ram_reg_1(5 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4(10 downto 0) => ram_reg_3(10 downto 0),
      ram_reg_5(10 downto 0) => ram_reg_4(10 downto 0),
      tmp_3_i_reg_1356 => tmp_3_i_reg_1356,
      tmp_3_reg_1364 => tmp_3_reg_1364,
      tmp_4_reg_1368 => tmp_4_reg_1368
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_9 is
  port (
    angle_0_V_ce1 : out STD_LOGIC;
    ap_block_pp1_stage0_subdone : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_3_reg_1364 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    tmp_4_reg_1368 : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    phase_mat_V_V_empty_n : in STD_LOGIC;
    magnitude_mat_V_V_empty_n : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    strm_dst_V_V_full_n : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_3_i_reg_1356 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_9 : entity is "xFSuppression3x3_hbi";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_9 is
begin
xFSuppression3x3_hbi_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_ram
     port map (
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      angle_0_V_ce1 => angle_0_V_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      internal_empty_n_reg => ap_block_pp1_stage0_subdone,
      magnitude_mat_V_V_empty_n => magnitude_mat_V_V_empty_n,
      phase_mat_V_V_empty_n => phase_mat_V_V_empty_n,
      ram_reg_0(10 downto 0) => ram_reg(10 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6(5 downto 0) => ram_reg_5(5 downto 0),
      strm_dst_V_V_full_n => strm_dst_V_V_full_n,
      tmp_3_i_reg_1356 => tmp_3_i_reg_1356,
      tmp_3_reg_1364 => tmp_3_reg_1364,
      tmp_4_reg_1368 => tmp_4_reg_1368
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC is
  port (
    ap_block_pp0_stage0_subdone64_out : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    exitcond1_i_fu_665_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_0325_3_i_reg_1351_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_0298_3_i_reg_1341_reg[0]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    buf_0_V_ce1 : in STD_LOGIC;
    buf_0_V_load_reg_14100 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    magnitude_mat_V_V_empty_n : in STD_LOGIC;
    phase_mat_V_V_empty_n : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_46_i_reg_1473_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    p_53_in : in STD_LOGIC;
    \tmp_46_i_reg_1473_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_phi_mux_l10_buf_0_V_phi_fu_505_p4 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_3_i_reg_1356 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \l10_buf_2_V_reg_1447_reg[14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \l00_buf_2_V_reg_1441_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \l20_buf_2_V_reg_1452_reg[14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \l00_buf_2_V_reg_1441_reg[14]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_46_i_reg_1473_reg[0]\ : in STD_LOGIC;
    tmp_46_i_reg_1473 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC is
begin
xFSuppression3x3_jbC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram_13
     port map (
      D(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_block_pp0_stage0_subdone64_out => ap_block_pp0_stage0_subdone64_out,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(11 downto 0) => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(11 downto 0),
      buf_0_V_ce1 => buf_0_V_ce1,
      buf_0_V_load_reg_14100 => buf_0_V_load_reg_14100,
      exitcond1_i_fu_665_p2 => exitcond1_i_fu_665_p2,
      \exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0]\ => \exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0]\,
      \l00_buf_2_V_reg_1441_reg[14]\(1 downto 0) => \l00_buf_2_V_reg_1441_reg[14]\(1 downto 0),
      \l00_buf_2_V_reg_1441_reg[15]\(15 downto 0) => \l00_buf_2_V_reg_1441_reg[15]\(15 downto 0),
      \l10_buf_2_V_reg_1447_reg[14]\(1 downto 0) => \l10_buf_2_V_reg_1447_reg[14]\(1 downto 0),
      \l20_buf_2_V_reg_1452_reg[14]\(1 downto 0) => \l20_buf_2_V_reg_1452_reg[14]\(1 downto 0),
      magnitude_mat_V_V_empty_n => magnitude_mat_V_V_empty_n,
      \p_0298_3_i_reg_1341_reg[0]\(15 downto 0) => \p_0298_3_i_reg_1341_reg[0]\(15 downto 0),
      \p_0325_3_i_reg_1351_reg[0]\(15 downto 0) => \p_0325_3_i_reg_1351_reg[0]\(15 downto 0),
      p_53_in => p_53_in,
      phase_mat_V_V_empty_n => phase_mat_V_V_empty_n,
      ram_reg_0(0) => ram_reg(0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3(10 downto 0) => ram_reg_2(10 downto 0),
      ram_reg_4(10 downto 0) => ram_reg_3(10 downto 0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6(1 downto 0) => ram_reg_5(1 downto 0),
      ram_reg_7(15 downto 0) => ram_reg_6(15 downto 0),
      tmp_3_i_reg_1356 => tmp_3_i_reg_1356,
      tmp_46_i_reg_1473 => tmp_46_i_reg_1473,
      \tmp_46_i_reg_1473_reg[0]\ => \tmp_46_i_reg_1473_reg[0]\,
      \tmp_46_i_reg_1473_reg[0]_i_2_0\(11 downto 0) => \tmp_46_i_reg_1473_reg[0]_i_2\(11 downto 0),
      \tmp_46_i_reg_1473_reg[0]_i_2_1\(11 downto 0) => \tmp_46_i_reg_1473_reg[0]_i_2_0\(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_10 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    buf_0_V_ce1 : in STD_LOGIC;
    buf_0_V_load_reg_14100 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ap_block_pp0_stage0_subdone64_out : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    exitcond1_i_reg_1284_pp0_iter1_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_3_i_reg_1356 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_10 : entity is "xFSuppression3x3_jbC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_10 is
begin
xFSuppression3x3_jbC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram_12
     port map (
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_block_pp0_stage0_subdone64_out => ap_block_pp0_stage0_subdone64_out,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      buf_0_V_ce1 => buf_0_V_ce1,
      buf_0_V_load_reg_14100 => buf_0_V_load_reg_14100,
      exitcond1_i_reg_1284_pp0_iter1_reg => exitcond1_i_reg_1284_pp0_iter1_reg,
      ram_reg_0 => ram_reg,
      ram_reg_1(10 downto 0) => ram_reg_0(10 downto 0),
      ram_reg_2(10 downto 0) => ram_reg_1(10 downto 0),
      ram_reg_3(15 downto 0) => ram_reg_2(15 downto 0),
      ram_reg_4 => ram_reg_3,
      ram_reg_5(1 downto 0) => ram_reg_4(1 downto 0),
      tmp_3_i_reg_1356 => tmp_3_i_reg_1356
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_11 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    buf_0_V_ce1 : out STD_LOGIC;
    buf_0_V_load_reg_14100 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_block_pp1_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    exitcond_i_i_reg_1373_pp1_iter3_reg : in STD_LOGIC;
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    tmp_3_i_reg_1356 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_11 : entity is "xFSuppression3x3_jbC";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_11 is
begin
xFSuppression3x3_jbC_ram_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_ram
     port map (
      Q(10 downto 0) => Q(10 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      buf_0_V_ce1 => buf_0_V_ce1,
      buf_0_V_load_reg_14100 => buf_0_V_load_reg_14100,
      exitcond_i_i_reg_1373_pp1_iter3_reg => exitcond_i_i_reg_1373_pp1_iter3_reg,
      ram_reg_0(15 downto 0) => ram_reg(15 downto 0),
      ram_reg_1(10 downto 0) => ram_reg_0(10 downto 0),
      ram_reg_2(0) => ram_reg_1(0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4(15 downto 0) => ram_reg_3(15 downto 0),
      tmp_3_i_reg_1356 => tmp_3_i_reg_1356
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianMas is
  port (
    start_once_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg : out STD_LOGIC;
    grp_xFCannyKernel_fu_80_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0\ : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp1_iter5_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    strm_src_V_V_empty_n : in STD_LOGIC;
    grp_xFCannyKernel_fu_80_ap_start_reg_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xFCannyKernel_fu_80_ap_start_reg : in STD_LOGIC;
    xFAverageGaussianMas_U0_p_lowthreshold_out_write : in STD_LOGIC;
    gaussian_mat_V_V_full_n : in STD_LOGIC;
    start_for_xFSobel_U0_full_n : in STD_LOGIC;
    start_for_xFSuppression3x3_U0_full_n : in STD_LOGIC;
    p_src_mat_V_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianMas;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianMas is
  signal \SRL_SIG[0][3]_i_10_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_11_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_12_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_13_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_14_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_15_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_16_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_17_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_18_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_19_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_5_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_6_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_7_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_8_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_10_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_5_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_6_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_7_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_8_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_9_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_3_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_3_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_3_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_4_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_4_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_4_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_9_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_9_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_9_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_9_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_3_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_4_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[1]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp1_stage0_subdone8_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_2 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter6_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter7_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter7_reg_n_2 : STD_LOGIC;
  signal buf_0_V_U_n_11 : STD_LOGIC;
  signal buf_0_V_ce0 : STD_LOGIC;
  signal buf_0_V_load_reg_1034 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_0_V_load_reg_10340 : STD_LOGIC;
  signal buf_1_V_U_n_10 : STD_LOGIC;
  signal buf_1_V_U_n_11 : STD_LOGIC;
  signal buf_1_V_load_reg_1041 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_2_V_U_n_5 : STD_LOGIC;
  signal col_V_4_fu_632_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal col_V_4_reg_10030 : STD_LOGIC;
  signal \col_V_4_reg_1003[10]_i_10_n_2\ : STD_LOGIC;
  signal \col_V_4_reg_1003[10]_i_3_n_2\ : STD_LOGIC;
  signal \col_V_4_reg_1003[10]_i_4_n_2\ : STD_LOGIC;
  signal \col_V_4_reg_1003[10]_i_5_n_2\ : STD_LOGIC;
  signal \col_V_4_reg_1003[10]_i_6_n_2\ : STD_LOGIC;
  signal \col_V_4_reg_1003[10]_i_7_n_2\ : STD_LOGIC;
  signal \col_V_4_reg_1003[10]_i_8_n_2\ : STD_LOGIC;
  signal \col_V_4_reg_1003[10]_i_9_n_2\ : STD_LOGIC;
  signal \col_V_4_reg_1003[4]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_4_reg_1003[6]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_4_reg_1003[8]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_4_reg_1003_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal col_V_fu_478_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal exitcond1_i_i_fu_472_p2 : STD_LOGIC;
  signal exitcond1_i_i_reg_934_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond1_i_i_reg_934_reg_n_2_[0]\ : STD_LOGIC;
  signal exitcond_i_i_i_fu_626_p2 : STD_LOGIC;
  signal exitcond_i_i_i_reg_999 : STD_LOGIC;
  signal \exitcond_i_i_i_reg_999[0]_i_1_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_reg_999[0]_i_3_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_reg_999[0]_i_4_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_reg_999[0]_i_5_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_reg_999[0]_i_6_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_reg_999[0]_i_7_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal exitcond_i_i_i_reg_999_pp1_iter2_reg : STD_LOGIC;
  signal exitcond_i_i_i_reg_999_pp1_iter3_reg : STD_LOGIC;
  signal exitcond_i_i_i_reg_999_pp1_iter4_reg : STD_LOGIC;
  signal \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal exitcond_i_i_i_reg_999_pp1_iter6_reg : STD_LOGIC;
  signal \^grp_xfcannykernel_fu_80_ap_ready\ : STD_LOGIC;
  signal internal_full_n_i_3_n_2 : STD_LOGIC;
  signal p_0385_3_i_i_fu_565_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0385_3_i_i_reg_980[0]_i_2_n_2\ : STD_LOGIC;
  signal \p_0385_3_i_i_reg_980[1]_i_2_n_2\ : STD_LOGIC;
  signal \p_0385_3_i_i_reg_980[1]_i_3_n_2\ : STD_LOGIC;
  signal p_0389_3_i_i_fu_581_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0395_3_i_i_fu_597_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal p_40_in : STD_LOGIC;
  signal p_5_i_i_fu_176 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_i_i_fu_172 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_7_i_i_fu_168 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reg_465 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_V_fu_885_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal row_V_reg_1107 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \row_V_reg_1107[9]_i_2_n_2\ : STD_LOGIC;
  signal row_ind_V_fu_879_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal row_ind_V_reg_1101 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \row_ind_V_reg_1101_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_reg_1101_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \row_ind_V_reg_1101_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \row_ind_V_reg_1101_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \row_ind_V_reg_1101_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_reg_1101_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \row_ind_V_reg_1101_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \row_ind_V_reg_1101_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \row_ind_V_reg_1101_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_reg_1101_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \row_ind_V_reg_1101_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal src_buf1_0_V_reg_425 : STD_LOGIC;
  signal src_buf1_0_V_reg_4250 : STD_LOGIC;
  signal \src_buf1_0_V_reg_425_reg_n_2_[0]\ : STD_LOGIC;
  signal \src_buf1_0_V_reg_425_reg_n_2_[1]\ : STD_LOGIC;
  signal \src_buf1_0_V_reg_425_reg_n_2_[2]\ : STD_LOGIC;
  signal \src_buf1_0_V_reg_425_reg_n_2_[3]\ : STD_LOGIC;
  signal \src_buf1_0_V_reg_425_reg_n_2_[4]\ : STD_LOGIC;
  signal \src_buf1_0_V_reg_425_reg_n_2_[5]\ : STD_LOGIC;
  signal \src_buf1_0_V_reg_425_reg_n_2_[6]\ : STD_LOGIC;
  signal \src_buf1_0_V_reg_425_reg_n_2_[7]\ : STD_LOGIC;
  signal src_buf1_2_V_reg_1055 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf1_2_V_reg_10550 : STD_LOGIC;
  signal src_buf1_V_0_i_i_reg_437 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf2_0_V_reg_387_pp1_iter6_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf2_2_V_reg_1060 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf2_V_0_i_i_reg_399 : STD_LOGIC;
  signal src_buf2_V_0_i_i_reg_3990 : STD_LOGIC;
  signal \src_buf2_V_0_i_i_reg_399_reg_n_2_[0]\ : STD_LOGIC;
  signal \src_buf2_V_0_i_i_reg_399_reg_n_2_[1]\ : STD_LOGIC;
  signal \src_buf2_V_0_i_i_reg_399_reg_n_2_[2]\ : STD_LOGIC;
  signal \src_buf2_V_0_i_i_reg_399_reg_n_2_[3]\ : STD_LOGIC;
  signal \src_buf2_V_0_i_i_reg_399_reg_n_2_[4]\ : STD_LOGIC;
  signal \src_buf2_V_0_i_i_reg_399_reg_n_2_[5]\ : STD_LOGIC;
  signal \src_buf2_V_0_i_i_reg_399_reg_n_2_[6]\ : STD_LOGIC;
  signal \src_buf2_V_0_i_i_reg_399_reg_n_2_[7]\ : STD_LOGIC;
  signal src_buf3_0_V_reg_412 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf3_1_V_reg_1066 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf3_V_0_i_i_reg_375 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_2 : STD_LOGIC;
  signal t_V_1_reg_351 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal t_V_2_reg_363 : STD_LOGIC;
  signal t_V_2_reg_3630 : STD_LOGIC;
  signal t_V_2_reg_363_pp1_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \t_V_2_reg_363_reg_n_2_[0]\ : STD_LOGIC;
  signal \t_V_2_reg_363_reg_n_2_[10]\ : STD_LOGIC;
  signal \t_V_2_reg_363_reg_n_2_[1]\ : STD_LOGIC;
  signal \t_V_2_reg_363_reg_n_2_[2]\ : STD_LOGIC;
  signal \t_V_2_reg_363_reg_n_2_[3]\ : STD_LOGIC;
  signal \t_V_2_reg_363_reg_n_2_[4]\ : STD_LOGIC;
  signal \t_V_2_reg_363_reg_n_2_[5]\ : STD_LOGIC;
  signal \t_V_2_reg_363_reg_n_2_[6]\ : STD_LOGIC;
  signal \t_V_2_reg_363_reg_n_2_[7]\ : STD_LOGIC;
  signal \t_V_2_reg_363_reg_n_2_[8]\ : STD_LOGIC;
  signal \t_V_2_reg_363_reg_n_2_[9]\ : STD_LOGIC;
  signal t_V_9_reg_339 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal t_V_9_reg_3390_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \t_V_9_reg_339[12]_i_2_n_2\ : STD_LOGIC;
  signal \t_V_9_reg_339[12]_i_3_n_2\ : STD_LOGIC;
  signal \t_V_9_reg_339[12]_i_4_n_2\ : STD_LOGIC;
  signal \t_V_9_reg_339[12]_i_5_n_2\ : STD_LOGIC;
  signal \t_V_9_reg_339[1]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_reg_328[10]_i_4_n_2\ : STD_LOGIC;
  signal \t_V_reg_328[2]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_reg_328_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp4_fu_778_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp4_reg_1086 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp4_reg_10860 : STD_LOGIC;
  signal \tmp4_reg_1086[10]_i_3_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[10]_i_4_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[10]_i_5_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[3]_i_6_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[7]_i_6_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[7]_i_7_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[7]_i_8_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086[7]_i_9_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \tmp4_reg_1086_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1086_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp4_reg_1086_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp4_reg_1086_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1086_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1086_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp4_reg_1086_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal tmp_101_cast_i_i_cas_fu_693_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_102_i_i_fu_697_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_102_i_i_reg_1071 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_102_i_i_reg_10710 : STD_LOGIC;
  signal tmp_104_i_i_fu_756_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tmp_104_i_i_reg_1081[3]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[3]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[3]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[3]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[3]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[3]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[3]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[3]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_19_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[7]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[9]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[9]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[9]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[9]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081[9]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_104_i_i_reg_1081_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal tmp_108_cast_i_i_fu_791_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal tmp_109_cast_i_i_cas_fu_774_p1 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal tmp_111_i_i_fu_798_p2 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal tmp_112_i_i_reg_10150 : STD_LOGIC;
  signal \tmp_112_i_i_reg_1015[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_112_i_i_reg_1015[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_112_i_i_reg_1015[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_112_i_i_reg_1015_pp1_iter5_reg_reg[0]_srl3_n_2\ : STD_LOGIC;
  signal \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_n_2\ : STD_LOGIC;
  signal \tmp_112_i_i_reg_1015_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_73_cast_i_i_fu_721_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \tmp_83_i_i_reg_975[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_83_i_i_reg_975_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_85_i_i_fu_605_p2 : STD_LOGIC;
  signal \tmp_85_i_i_reg_995_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_88_i_i_fu_851_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tmp_88_i_i_reg_1091[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[3]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[3]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[3]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[7]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[7]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[7]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[7]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091[9]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_88_i_i_reg_1091_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal tmp_92_cast_i_i_fu_898_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal tmp_94_i_i_fu_873_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_94_i_i_reg_1096 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp_94_i_i_reg_1096[10]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096[3]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096[7]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096[7]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096[7]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096[7]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096[7]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096[7]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_94_i_i_reg_1096_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal tmp_95_i_i_fu_905_p2 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \tmp_97_i_i_reg_1008_reg_n_2_[0]\ : STD_LOGIC;
  signal \tmp_97_i_i_reg_1008_reg_n_2_[10]\ : STD_LOGIC;
  signal \tmp_97_i_i_reg_1008_reg_n_2_[1]\ : STD_LOGIC;
  signal \tmp_97_i_i_reg_1008_reg_n_2_[2]\ : STD_LOGIC;
  signal \tmp_97_i_i_reg_1008_reg_n_2_[3]\ : STD_LOGIC;
  signal \tmp_97_i_i_reg_1008_reg_n_2_[4]\ : STD_LOGIC;
  signal \tmp_97_i_i_reg_1008_reg_n_2_[5]\ : STD_LOGIC;
  signal \tmp_97_i_i_reg_1008_reg_n_2_[6]\ : STD_LOGIC;
  signal \tmp_97_i_i_reg_1008_reg_n_2_[7]\ : STD_LOGIC;
  signal \tmp_97_i_i_reg_1008_reg_n_2_[8]\ : STD_LOGIC;
  signal \tmp_97_i_i_reg_1008_reg_n_2_[9]\ : STD_LOGIC;
  signal tmp_98_cast_i_i_fu_681_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_99_cast_i_i_fu_685_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_fu_703_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp_i_i_31_reg_969[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_i_i_31_reg_969[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_i_i_31_reg_969[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_i_i_31_reg_969[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_i_i_31_reg_969_reg_n_2_[0]\ : STD_LOGIC;
  signal \tmp_i_i_reg_943[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_i_i_reg_943_pp0_iter1_reg_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp_i_i_reg_943_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_reg_1076 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_SRL_SIG_reg[0][3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SRL_SIG_reg[0][3]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_SRL_SIG_reg[0][7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_SRL_SIG_reg[0][7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_SRL_SIG_reg[0][7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_row_ind_V_reg_1101_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp4_reg_1086_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp4_reg_1086_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_104_i_i_reg_1081_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_104_i_i_reg_1081_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_88_i_i_reg_1091_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_88_i_i_reg_1091_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_94_i_i_reg_1096_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_94_i_i_reg_1096_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair99";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter6_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \col_V_4_reg_1003[10]_i_7\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \col_V_4_reg_1003[8]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \p_0385_3_i_i_reg_980[1]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \row_V_reg_1107[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \row_V_reg_1107[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \row_V_reg_1107[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \row_V_reg_1107[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \row_V_reg_1107[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \row_V_reg_1107[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \row_V_reg_1107[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \row_V_reg_1107[9]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \t_V_9_reg_339[12]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \t_V_reg_328[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \t_V_reg_328[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \t_V_reg_328[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \t_V_reg_328[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \t_V_reg_328[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \t_V_reg_328[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \t_V_reg_328[8]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \t_V_reg_328[9]_i_1\ : label is "soft_lutpair91";
  attribute HLUTNM : string;
  attribute HLUTNM of \tmp4_reg_1086[10]_i_3\ : label is "lutpair4";
  attribute HLUTNM of \tmp4_reg_1086[3]_i_3\ : label is "lutpair0";
  attribute HLUTNM of \tmp4_reg_1086[7]_i_2\ : label is "lutpair3";
  attribute HLUTNM of \tmp4_reg_1086[7]_i_3\ : label is "lutpair2";
  attribute HLUTNM of \tmp4_reg_1086[7]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \tmp4_reg_1086[7]_i_5\ : label is "lutpair0";
  attribute HLUTNM of \tmp4_reg_1086[7]_i_6\ : label is "lutpair4";
  attribute HLUTNM of \tmp4_reg_1086[7]_i_7\ : label is "lutpair3";
  attribute HLUTNM of \tmp4_reg_1086[7]_i_8\ : label is "lutpair2";
  attribute HLUTNM of \tmp4_reg_1086[7]_i_9\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \tmp_104_i_i_reg_1081[3]_i_10\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_104_i_i_reg_1081[3]_i_12\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_104_i_i_reg_1081[3]_i_13\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_104_i_i_reg_1081[7]_i_10\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_104_i_i_reg_1081[7]_i_12\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp_104_i_i_reg_1081[7]_i_13\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_104_i_i_reg_1081[7]_i_14\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_104_i_i_reg_1081[7]_i_16\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp_104_i_i_reg_1081[7]_i_18\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp_104_i_i_reg_1081[7]_i_19\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_104_i_i_reg_1081[7]_i_20\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp_104_i_i_reg_1081[9]_i_6\ : label is "soft_lutpair107";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \tmp_112_i_i_reg_1015_pp1_iter5_reg_reg[0]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/tmp_112_i_i_reg_1015_pp1_iter5_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \tmp_112_i_i_reg_1015_pp1_iter5_reg_reg[0]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/tmp_112_i_i_reg_1015_pp1_iter5_reg_reg[0]_srl3 ";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[3]_i_2\ : label is "lutpair7";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[3]_i_3\ : label is "lutpair6";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[3]_i_4\ : label is "lutpair5";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[3]_i_5\ : label is "lutpair8";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[3]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[3]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[3]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[7]_i_2\ : label is "lutpair11";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[7]_i_3\ : label is "lutpair10";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[7]_i_4\ : label is "lutpair9";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[7]_i_5\ : label is "lutpair8";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[7]_i_7\ : label is "lutpair11";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[7]_i_8\ : label is "lutpair10";
  attribute HLUTNM of \tmp_88_i_i_reg_1091[7]_i_9\ : label is "lutpair9";
  attribute HLUTNM of \tmp_94_i_i_reg_1096[3]_i_3\ : label is "lutpair12";
  attribute HLUTNM of \tmp_94_i_i_reg_1096[7]_i_2\ : label is "lutpair15";
  attribute HLUTNM of \tmp_94_i_i_reg_1096[7]_i_3\ : label is "lutpair14";
  attribute HLUTNM of \tmp_94_i_i_reg_1096[7]_i_4\ : label is "lutpair13";
  attribute HLUTNM of \tmp_94_i_i_reg_1096[7]_i_5\ : label is "lutpair12";
  attribute HLUTNM of \tmp_94_i_i_reg_1096[7]_i_7\ : label is "lutpair15";
  attribute HLUTNM of \tmp_94_i_i_reg_1096[7]_i_8\ : label is "lutpair14";
  attribute HLUTNM of \tmp_94_i_i_reg_1096[7]_i_9\ : label is "lutpair13";
  attribute SOFT_HLUTNM of \tmp_i_i_31_reg_969[0]_i_3\ : label is "soft_lutpair96";
begin
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  \ap_CS_fsm_reg[1]_2\(0) <= \^ap_cs_fsm_reg[1]_2\(0);
  ap_enable_reg_pp0_iter1_reg_0(0) <= \^ap_enable_reg_pp0_iter1_reg_0\(0);
  grp_xFCannyKernel_fu_80_ap_ready <= \^grp_xfcannykernel_fu_80_ap_ready\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_95_i_i_fu_905_p2(4),
      I1 => ap_CS_fsm_state17,
      I2 => tmp_111_i_i_fu_798_p2(4),
      O => \ap_CS_fsm_reg[7]_0\(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_95_i_i_fu_905_p2(5),
      I1 => ap_CS_fsm_state17,
      I2 => tmp_111_i_i_fu_798_p2(5),
      O => \ap_CS_fsm_reg[7]_0\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_95_i_i_fu_905_p2(6),
      I1 => ap_CS_fsm_state17,
      I2 => tmp_111_i_i_fu_798_p2(6),
      O => \ap_CS_fsm_reg[7]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_95_i_i_fu_905_p2(7),
      I1 => ap_CS_fsm_state17,
      I2 => tmp_111_i_i_fu_798_p2(7),
      O => \ap_CS_fsm_reg[7]_0\(3)
    );
\SRL_SIG[0][3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_108_cast_i_i_fu_791_p1(7),
      I1 => tmp4_reg_1086(7),
      O => \SRL_SIG[0][3]_i_10_n_2\
    );
\SRL_SIG[0][3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_108_cast_i_i_fu_791_p1(6),
      I1 => tmp4_reg_1086(6),
      O => \SRL_SIG[0][3]_i_11_n_2\
    );
\SRL_SIG[0][3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_108_cast_i_i_fu_791_p1(5),
      I1 => tmp4_reg_1086(5),
      O => \SRL_SIG[0][3]_i_12_n_2\
    );
\SRL_SIG[0][3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_108_cast_i_i_fu_791_p1(4),
      I1 => tmp4_reg_1086(4),
      O => \SRL_SIG[0][3]_i_13_n_2\
    );
\SRL_SIG[0][3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_94_i_i_reg_1096(3),
      I1 => tmp_92_cast_i_i_fu_898_p1(3),
      O => \SRL_SIG[0][3]_i_14_n_2\
    );
\SRL_SIG[0][3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_94_i_i_reg_1096(2),
      I1 => tmp_92_cast_i_i_fu_898_p1(2),
      O => \SRL_SIG[0][3]_i_15_n_2\
    );
\SRL_SIG[0][3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_94_i_i_reg_1096(1),
      I1 => tmp_92_cast_i_i_fu_898_p1(1),
      O => \SRL_SIG[0][3]_i_16_n_2\
    );
\SRL_SIG[0][3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_108_cast_i_i_fu_791_p1(3),
      I1 => tmp4_reg_1086(3),
      O => \SRL_SIG[0][3]_i_17_n_2\
    );
\SRL_SIG[0][3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_108_cast_i_i_fu_791_p1(2),
      I1 => tmp4_reg_1086(2),
      O => \SRL_SIG[0][3]_i_18_n_2\
    );
\SRL_SIG[0][3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_108_cast_i_i_fu_791_p1(1),
      I1 => tmp4_reg_1086(1),
      O => \SRL_SIG[0][3]_i_19_n_2\
    );
\SRL_SIG[0][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_94_i_i_reg_1096(7),
      I1 => tmp_92_cast_i_i_fu_898_p1(7),
      O => \SRL_SIG[0][3]_i_5_n_2\
    );
\SRL_SIG[0][3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_94_i_i_reg_1096(6),
      I1 => tmp_92_cast_i_i_fu_898_p1(6),
      O => \SRL_SIG[0][3]_i_6_n_2\
    );
\SRL_SIG[0][3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_94_i_i_reg_1096(5),
      I1 => tmp_92_cast_i_i_fu_898_p1(5),
      O => \SRL_SIG[0][3]_i_7_n_2\
    );
\SRL_SIG[0][3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_94_i_i_reg_1096(4),
      I1 => tmp_92_cast_i_i_fu_898_p1(4),
      O => \SRL_SIG[0][3]_i_8_n_2\
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_95_i_i_fu_905_p2(8),
      I1 => ap_CS_fsm_state17,
      I2 => tmp_111_i_i_fu_798_p2(8),
      O => \ap_CS_fsm_reg[7]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_95_i_i_fu_905_p2(9),
      I1 => ap_CS_fsm_state17,
      I2 => tmp_111_i_i_fu_798_p2(9),
      O => \ap_CS_fsm_reg[7]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_95_i_i_fu_905_p2(10),
      I1 => ap_CS_fsm_state17,
      I2 => tmp_111_i_i_fu_798_p2(10),
      O => \ap_CS_fsm_reg[7]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888A888"
    )
        port map (
      I0 => gaussian_mat_V_V_full_n,
      I1 => ap_CS_fsm_state17,
      I2 => ap_block_pp1_stage0_subdone8_in,
      I3 => ap_enable_reg_pp1_iter7_reg_n_2,
      I4 => \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_n_2\,
      O => internal_full_n_reg(0)
    );
\SRL_SIG[0][7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_108_cast_i_i_fu_791_p1(8),
      I1 => tmp4_reg_1086(8),
      O => \SRL_SIG[0][7]_i_10_n_2\
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_95_i_i_fu_905_p2(11),
      I1 => ap_CS_fsm_state17,
      I2 => tmp_111_i_i_fu_798_p2(11),
      O => \ap_CS_fsm_reg[7]_0\(7)
    );
\SRL_SIG[0][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_94_i_i_reg_1096(10),
      I1 => tmp_92_cast_i_i_fu_898_p1(10),
      O => \SRL_SIG[0][7]_i_5_n_2\
    );
\SRL_SIG[0][7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_94_i_i_reg_1096(9),
      I1 => tmp_92_cast_i_i_fu_898_p1(9),
      O => \SRL_SIG[0][7]_i_6_n_2\
    );
\SRL_SIG[0][7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_94_i_i_reg_1096(8),
      I1 => tmp_92_cast_i_i_fu_898_p1(8),
      O => \SRL_SIG[0][7]_i_7_n_2\
    );
\SRL_SIG[0][7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_108_cast_i_i_fu_791_p1(10),
      I1 => tmp4_reg_1086(10),
      O => \SRL_SIG[0][7]_i_8_n_2\
    );
\SRL_SIG[0][7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_108_cast_i_i_fu_791_p1(9),
      I1 => tmp4_reg_1086(9),
      O => \SRL_SIG[0][7]_i_9_n_2\
    );
\SRL_SIG_reg[0][3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[0][3]_i_4_n_2\,
      CO(3) => \SRL_SIG_reg[0][3]_i_2_n_2\,
      CO(2) => \SRL_SIG_reg[0][3]_i_2_n_3\,
      CO(1) => \SRL_SIG_reg[0][3]_i_2_n_4\,
      CO(0) => \SRL_SIG_reg[0][3]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_94_i_i_reg_1096(7 downto 4),
      O(3 downto 0) => tmp_95_i_i_fu_905_p2(7 downto 4),
      S(3) => \SRL_SIG[0][3]_i_5_n_2\,
      S(2) => \SRL_SIG[0][3]_i_6_n_2\,
      S(1) => \SRL_SIG[0][3]_i_7_n_2\,
      S(0) => \SRL_SIG[0][3]_i_8_n_2\
    );
\SRL_SIG_reg[0][3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[0][3]_i_9_n_2\,
      CO(3) => \SRL_SIG_reg[0][3]_i_3_n_2\,
      CO(2) => \SRL_SIG_reg[0][3]_i_3_n_3\,
      CO(1) => \SRL_SIG_reg[0][3]_i_3_n_4\,
      CO(0) => \SRL_SIG_reg[0][3]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_108_cast_i_i_fu_791_p1(7 downto 4),
      O(3 downto 0) => tmp_111_i_i_fu_798_p2(7 downto 4),
      S(3) => \SRL_SIG[0][3]_i_10_n_2\,
      S(2) => \SRL_SIG[0][3]_i_11_n_2\,
      S(1) => \SRL_SIG[0][3]_i_12_n_2\,
      S(0) => \SRL_SIG[0][3]_i_13_n_2\
    );
\SRL_SIG_reg[0][3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[0][3]_i_4_n_2\,
      CO(2) => \SRL_SIG_reg[0][3]_i_4_n_3\,
      CO(1) => \SRL_SIG_reg[0][3]_i_4_n_4\,
      CO(0) => \SRL_SIG_reg[0][3]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_94_i_i_reg_1096(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_SRL_SIG_reg[0][3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \SRL_SIG[0][3]_i_14_n_2\,
      S(2) => \SRL_SIG[0][3]_i_15_n_2\,
      S(1) => \SRL_SIG[0][3]_i_16_n_2\,
      S(0) => tmp_94_i_i_reg_1096(0)
    );
\SRL_SIG_reg[0][3]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[0][3]_i_9_n_2\,
      CO(2) => \SRL_SIG_reg[0][3]_i_9_n_3\,
      CO(1) => \SRL_SIG_reg[0][3]_i_9_n_4\,
      CO(0) => \SRL_SIG_reg[0][3]_i_9_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_108_cast_i_i_fu_791_p1(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_SRL_SIG_reg[0][3]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \SRL_SIG[0][3]_i_17_n_2\,
      S(2) => \SRL_SIG[0][3]_i_18_n_2\,
      S(1) => \SRL_SIG[0][3]_i_19_n_2\,
      S(0) => tmp4_reg_1086(0)
    );
\SRL_SIG_reg[0][7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[0][3]_i_2_n_2\,
      CO(3) => tmp_95_i_i_fu_905_p2(11),
      CO(2) => \NLW_SRL_SIG_reg[0][7]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \SRL_SIG_reg[0][7]_i_3_n_4\,
      CO(0) => \SRL_SIG_reg[0][7]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_94_i_i_reg_1096(10 downto 8),
      O(3) => \NLW_SRL_SIG_reg[0][7]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_95_i_i_fu_905_p2(10 downto 8),
      S(3) => '1',
      S(2) => \SRL_SIG[0][7]_i_5_n_2\,
      S(1) => \SRL_SIG[0][7]_i_6_n_2\,
      S(0) => \SRL_SIG[0][7]_i_7_n_2\
    );
\SRL_SIG_reg[0][7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[0][3]_i_3_n_2\,
      CO(3) => tmp_111_i_i_fu_798_p2(11),
      CO(2) => \NLW_SRL_SIG_reg[0][7]_i_4_CO_UNCONNECTED\(2),
      CO(1) => \SRL_SIG_reg[0][7]_i_4_n_4\,
      CO(0) => \SRL_SIG_reg[0][7]_i_4_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_108_cast_i_i_fu_791_p1(10 downto 8),
      O(3) => \NLW_SRL_SIG_reg[0][7]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_111_i_i_fu_798_p2(10 downto 8),
      S(3) => '1',
      S(2) => \SRL_SIG[0][7]_i_8_n_2\,
      S(1) => \SRL_SIG[0][7]_i_9_n_2\,
      S(0) => \SRL_SIG[0][7]_i_10_n_2\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^grp_xfcannykernel_fu_80_ap_ready\,
      I1 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      I2 => \^ap_cs_fsm_reg[0]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \ap_CS_fsm[4]_i_2_n_2\,
      I2 => t_V_1_reg_351(2),
      I3 => t_V_1_reg_351(1),
      I4 => t_V_1_reg_351(9),
      I5 => t_V_1_reg_351(3),
      O => \^grp_xfcannykernel_fu_80_ap_ready\
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDCDDFFFF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_n_2,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => buf_0_V_U_n_11,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA0008"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => buf_0_V_U_n_11,
      I3 => buf_1_V_U_n_11,
      I4 => ap_enable_reg_pp0_iter2_reg_n_2,
      I5 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_0_in0,
      I1 => gaussian_mat_V_V_full_n,
      I2 => ap_CS_fsm_state17,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \ap_CS_fsm[4]_i_2_n_2\,
      I2 => t_V_1_reg_351(2),
      I3 => t_V_1_reg_351(1),
      I4 => t_V_1_reg_351(9),
      I5 => t_V_1_reg_351(3),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => t_V_1_reg_351(7),
      I1 => t_V_1_reg_351(6),
      I2 => t_V_1_reg_351(0),
      I3 => t_V_1_reg_351(4),
      I4 => t_V_1_reg_351(5),
      I5 => t_V_1_reg_351(8),
      O => \ap_CS_fsm[4]_i_2_n_2\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_block_pp1_stage0_subdone8_in,
      I2 => \ap_CS_fsm[5]_i_2_n_2\,
      I3 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABB"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter6,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => ap_enable_reg_pp1_iter4,
      I3 => ap_enable_reg_pp1_iter5,
      O => \ap_CS_fsm[5]_i_2_n_2\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088880080"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_block_pp1_stage0_subdone8_in,
      I2 => ap_enable_reg_pp1_iter5,
      I3 => ap_enable_reg_pp1_iter4,
      I4 => ap_enable_reg_pp1_iter7_reg_n_2,
      I5 => ap_enable_reg_pp1_iter6,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => gaussian_mat_V_V_full_n,
      I2 => ap_CS_fsm_state17,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_enable_reg_pp1_iter5_reg_0
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => p_0_in0,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state7,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state16,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state17,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A800A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => buf_0_V_U_n_11,
      I4 => p_40_in,
      O => ap_enable_reg_pp0_iter0_i_1_n_2
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_2,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABA003000000000"
    )
        port map (
      I0 => buf_0_V_U_n_11,
      I1 => \exitcond1_i_i_reg_934_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => strm_src_V_V_empty_n,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_i_1_n_2
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_2,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F40000000000"
    )
        port map (
      I0 => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      I1 => ap_enable_reg_pp0_iter2_reg_n_2,
      I2 => \exitcond1_i_i_reg_934_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_2,
      I4 => strm_src_V_V_empty_n,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter2_i_1_n_2
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_2,
      Q => ap_enable_reg_pp0_iter2_reg_n_2,
      R => '0'
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F70000000000"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone8_in,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \exitcond_i_i_i_reg_999[0]_i_3_n_2\,
      I3 => ap_CS_fsm_state7,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter0_i_1_n_2
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_2,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => ap_enable_reg_pp1_iter0,
      Q => ap_enable_reg_pp1_iter1,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => ap_enable_reg_pp1_iter3,
      Q => ap_enable_reg_pp1_iter4,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
ap_enable_reg_pp1_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => ap_enable_reg_pp1_iter4,
      Q => ap_enable_reg_pp1_iter5,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
ap_enable_reg_pp1_iter6_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter4,
      I1 => ap_enable_reg_pp1_iter5,
      O => ap_enable_reg_pp1_iter6_i_1_n_2
    );
ap_enable_reg_pp1_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => ap_enable_reg_pp1_iter6_i_1_n_2,
      Q => ap_enable_reg_pp1_iter6,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
ap_enable_reg_pp1_iter7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_enable_reg_pp1_iter6,
      I2 => ap_block_pp1_stage0_subdone8_in,
      I3 => ap_enable_reg_pp1_iter7_reg_n_2,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp1_iter7_i_1_n_2
    );
ap_enable_reg_pp1_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter7_i_1_n_2,
      Q => ap_enable_reg_pp1_iter7_reg_n_2,
      R => '0'
    );
ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => grp_xFCannyKernel_fu_80_ap_start_reg_reg,
      I1 => \^grp_xfcannykernel_fu_80_ap_ready\,
      I2 => ap_rst_n,
      I3 => ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_0,
      O => ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg
    );
buf_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_19
     port map (
      DOBDO(7 downto 0) => buf_0_V_load_reg_1034(7 downto 0),
      E(0) => \^ap_cs_fsm_reg[1]_2\(0),
      Q(10) => \tmp_97_i_i_reg_1008_reg_n_2_[10]\,
      Q(9) => \tmp_97_i_i_reg_1008_reg_n_2_[9]\,
      Q(8) => \tmp_97_i_i_reg_1008_reg_n_2_[8]\,
      Q(7) => \tmp_97_i_i_reg_1008_reg_n_2_[7]\,
      Q(6) => \tmp_97_i_i_reg_1008_reg_n_2_[6]\,
      Q(5) => \tmp_97_i_i_reg_1008_reg_n_2_[5]\,
      Q(4) => \tmp_97_i_i_reg_1008_reg_n_2_[4]\,
      Q(3) => \tmp_97_i_i_reg_1008_reg_n_2_[3]\,
      Q(2) => \tmp_97_i_i_reg_1008_reg_n_2_[2]\,
      Q(1) => \tmp_97_i_i_reg_1008_reg_n_2_[1]\,
      Q(0) => \tmp_97_i_i_reg_1008_reg_n_2_[0]\,
      ap_block_pp1_stage0_subdone8_in => ap_block_pp1_stage0_subdone8_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      buf_0_V_ce0 => buf_0_V_ce0,
      buf_0_V_load_reg_10340 => buf_0_V_load_reg_10340,
      \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]\(0) => ap_CS_fsm_pp0_stage0,
      \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_0\ => ap_enable_reg_pp0_iter1_reg_n_2,
      \exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]_1\ => \exitcond1_i_i_reg_934_reg_n_2_[0]\,
      p_40_in => p_40_in,
      ram_reg => \exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0]\,
      ram_reg_0(1 downto 0) => p_7_i_i_fu_168(1 downto 0),
      ram_reg_1(10 downto 0) => \t_V_reg_328_reg__0\(10 downto 0),
      ram_reg_2 => buf_1_V_U_n_10,
      ram_reg_3(7 downto 0) => reg_465(7 downto 0),
      ram_reg_4 => \tmp_85_i_i_reg_995_reg_n_2_[0]\,
      ram_reg_5(10 downto 0) => t_V_2_reg_363_pp1_iter1_reg(10 downto 0),
      strm_src_V_V_empty_n => strm_src_V_V_empty_n,
      \t_V_reg_328_reg[9]\ => buf_0_V_U_n_11
    );
buf_1_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_20
     port map (
      DOBDO(7 downto 0) => buf_1_V_load_reg_1041(7 downto 0),
      Q(10) => \tmp_97_i_i_reg_1008_reg_n_2_[10]\,
      Q(9) => \tmp_97_i_i_reg_1008_reg_n_2_[9]\,
      Q(8) => \tmp_97_i_i_reg_1008_reg_n_2_[8]\,
      Q(7) => \tmp_97_i_i_reg_1008_reg_n_2_[7]\,
      Q(6) => \tmp_97_i_i_reg_1008_reg_n_2_[6]\,
      Q(5) => \tmp_97_i_i_reg_1008_reg_n_2_[5]\,
      Q(4) => \tmp_97_i_i_reg_1008_reg_n_2_[4]\,
      Q(3) => \tmp_97_i_i_reg_1008_reg_n_2_[3]\,
      Q(2) => \tmp_97_i_i_reg_1008_reg_n_2_[2]\,
      Q(1) => \tmp_97_i_i_reg_1008_reg_n_2_[1]\,
      Q(0) => \tmp_97_i_i_reg_1008_reg_n_2_[0]\,
      ap_block_pp1_stage0_subdone8_in => ap_block_pp1_stage0_subdone8_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter2_reg => buf_1_V_U_n_10,
      buf_0_V_ce0 => buf_0_V_ce0,
      buf_0_V_load_reg_10340 => buf_0_V_load_reg_10340,
      exitcond1_i_i_reg_934_pp0_iter1_reg => exitcond1_i_i_reg_934_pp0_iter1_reg,
      \exitcond1_i_i_reg_934_reg[0]\ => buf_1_V_U_n_11,
      ram_reg(1 downto 0) => p_7_i_i_fu_168(1 downto 0),
      ram_reg_0 => ap_enable_reg_pp0_iter2_reg_n_2,
      ram_reg_1 => \exitcond1_i_i_reg_934_reg_n_2_[0]\,
      ram_reg_2 => ap_enable_reg_pp0_iter1_reg_n_2,
      ram_reg_3 => \exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0]\,
      ram_reg_4(7 downto 0) => reg_465(7 downto 0),
      ram_reg_5 => \tmp_85_i_i_reg_995_reg_n_2_[0]\,
      ram_reg_6(10 downto 0) => t_V_2_reg_363_pp1_iter1_reg(10 downto 0),
      ram_reg_7(10 downto 0) => \tmp_i_i_reg_943_pp0_iter1_reg_reg__0\(10 downto 0),
      strm_src_V_V_empty_n => strm_src_V_V_empty_n
    );
buf_2_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_21
     port map (
      D(7 downto 0) => tmp_101_cast_i_i_cas_fu_693_p1(7 downto 0),
      DOBDO(7 downto 0) => buf_1_V_load_reg_1041(7 downto 0),
      Q(10 downto 0) => t_V_2_reg_363_pp1_iter1_reg(10 downto 0),
      ap_block_pp1_stage0_subdone8_in => ap_block_pp1_stage0_subdone8_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      ap_enable_reg_pp1_iter6 => ap_enable_reg_pp1_iter6,
      buf_0_V_ce0 => buf_0_V_ce0,
      buf_0_V_load_reg_10340 => buf_0_V_load_reg_10340,
      exitcond_i_i_i_reg_999 => exitcond_i_i_i_reg_999,
      exitcond_i_i_i_reg_999_pp1_iter3_reg => exitcond_i_i_i_reg_999_pp1_iter3_reg,
      gaussian_mat_V_V_full_n => gaussian_mat_V_V_full_n,
      ram_reg(7 downto 0) => src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return(7 downto 0),
      ram_reg_0(7 downto 0) => tmp_99_cast_i_i_fu_685_p1(7 downto 0),
      ram_reg_1(10) => \tmp_97_i_i_reg_1008_reg_n_2_[10]\,
      ram_reg_1(9) => \tmp_97_i_i_reg_1008_reg_n_2_[9]\,
      ram_reg_1(8) => \tmp_97_i_i_reg_1008_reg_n_2_[8]\,
      ram_reg_1(7) => \tmp_97_i_i_reg_1008_reg_n_2_[7]\,
      ram_reg_1(6) => \tmp_97_i_i_reg_1008_reg_n_2_[6]\,
      ram_reg_1(5) => \tmp_97_i_i_reg_1008_reg_n_2_[5]\,
      ram_reg_1(4) => \tmp_97_i_i_reg_1008_reg_n_2_[4]\,
      ram_reg_1(3) => \tmp_97_i_i_reg_1008_reg_n_2_[3]\,
      ram_reg_1(2) => \tmp_97_i_i_reg_1008_reg_n_2_[2]\,
      ram_reg_1(1) => \tmp_97_i_i_reg_1008_reg_n_2_[1]\,
      ram_reg_1(0) => \tmp_97_i_i_reg_1008_reg_n_2_[0]\,
      ram_reg_2 => \exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0]\,
      ram_reg_3 => \tmp_85_i_i_reg_995_reg_n_2_[0]\,
      ram_reg_4(7 downto 0) => reg_465(7 downto 0),
      \src_buf1_2_V_reg_1055_reg[0]\(1 downto 0) => p_5_i_i_fu_176(1 downto 0),
      \src_buf1_2_V_reg_1055_reg[7]\(7 downto 0) => buf_0_V_load_reg_1034(7 downto 0),
      \src_buf2_2_V_reg_1060_reg[0]\(1 downto 0) => p_6_i_i_fu_172(1 downto 0),
      \src_buf3_1_V_reg_1066_reg[0]\(1 downto 0) => p_7_i_i_fu_168(1 downto 0),
      strm_src_V_V_empty_n => strm_src_V_V_empty_n,
      \tmp_102_i_i_reg_1071_reg[7]\ => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      \tmp_102_i_i_reg_1071_reg[7]_0\(7 downto 0) => src_buf1_V_0_i_i_reg_437(7 downto 0),
      \tmp_102_i_i_reg_1071_reg[7]_1\(7) => \src_buf1_0_V_reg_425_reg_n_2_[7]\,
      \tmp_102_i_i_reg_1071_reg[7]_1\(6) => \src_buf1_0_V_reg_425_reg_n_2_[6]\,
      \tmp_102_i_i_reg_1071_reg[7]_1\(5) => \src_buf1_0_V_reg_425_reg_n_2_[5]\,
      \tmp_102_i_i_reg_1071_reg[7]_1\(4) => \src_buf1_0_V_reg_425_reg_n_2_[4]\,
      \tmp_102_i_i_reg_1071_reg[7]_1\(3) => \src_buf1_0_V_reg_425_reg_n_2_[3]\,
      \tmp_102_i_i_reg_1071_reg[7]_1\(2) => \src_buf1_0_V_reg_425_reg_n_2_[2]\,
      \tmp_102_i_i_reg_1071_reg[7]_1\(1) => \src_buf1_0_V_reg_425_reg_n_2_[1]\,
      \tmp_102_i_i_reg_1071_reg[7]_1\(0) => \src_buf1_0_V_reg_425_reg_n_2_[0]\,
      \tmp_102_i_i_reg_1071_reg[7]_i_1\(8 downto 0) => tmp_102_i_i_fu_697_p2(8 downto 0),
      \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0\ => ap_enable_reg_pp1_iter7_reg_n_2,
      \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0\ => \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_n_2\,
      \tmp_85_i_i_reg_995_reg[0]\ => buf_2_V_U_n_5,
      tmp_98_cast_i_i_fu_681_p1(7 downto 0) => tmp_98_cast_i_i_fu_681_p1(7 downto 0),
      \tmp_reg_1076_reg[7]\(7 downto 0) => src_buf3_V_0_i_i_reg_375(7 downto 0),
      \tmp_reg_1076_reg[7]_0\(7 downto 0) => src_buf3_0_V_reg_412(7 downto 0),
      \tmp_reg_1076_reg[7]_i_1\(8 downto 0) => tmp_fu_703_p2(8 downto 0)
    );
\col_V_4_reg_1003[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(0),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond_i_i_i_reg_999,
      I4 => \t_V_2_reg_363_reg_n_2_[0]\,
      O => col_V_4_fu_632_p2(0)
    );
\col_V_4_reg_1003[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone8_in,
      O => col_V_4_reg_10030
    );
\col_V_4_reg_1003[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(3),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond_i_i_i_reg_999,
      I4 => \t_V_2_reg_363_reg_n_2_[3]\,
      O => \col_V_4_reg_1003[10]_i_10_n_2\
    );
\col_V_4_reg_1003[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \col_V_4_reg_1003[10]_i_3_n_2\,
      I1 => \col_V_4_reg_1003[10]_i_4_n_2\,
      I2 => \col_V_4_reg_1003[10]_i_5_n_2\,
      I3 => \col_V_4_reg_1003[10]_i_6_n_2\,
      I4 => \col_V_4_reg_1003[10]_i_7_n_2\,
      I5 => \col_V_4_reg_1003[10]_i_8_n_2\,
      O => col_V_4_fu_632_p2(10)
    );
\col_V_4_reg_1003[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(10),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond_i_i_i_reg_999,
      I4 => \t_V_2_reg_363_reg_n_2_[10]\,
      O => \col_V_4_reg_1003[10]_i_3_n_2\
    );
\col_V_4_reg_1003[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(8),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond_i_i_i_reg_999,
      I4 => \t_V_2_reg_363_reg_n_2_[8]\,
      O => \col_V_4_reg_1003[10]_i_4_n_2\
    );
\col_V_4_reg_1003[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(6),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond_i_i_i_reg_999,
      I4 => \t_V_2_reg_363_reg_n_2_[6]\,
      O => \col_V_4_reg_1003[10]_i_5_n_2\
    );
\col_V_4_reg_1003[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => \t_V_2_reg_363_reg_n_2_[5]\,
      I1 => \col_V_4_reg_1003[8]_i_2_n_2\,
      I2 => \col_V_4_reg_1003_reg__0\(5),
      I3 => \col_V_4_reg_1003[10]_i_9_n_2\,
      I4 => \col_V_4_reg_1003[10]_i_10_n_2\,
      I5 => \col_V_4_reg_1003[4]_i_2_n_2\,
      O => \col_V_4_reg_1003[10]_i_6_n_2\
    );
\col_V_4_reg_1003[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(7),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond_i_i_i_reg_999,
      I4 => \t_V_2_reg_363_reg_n_2_[7]\,
      O => \col_V_4_reg_1003[10]_i_7_n_2\
    );
\col_V_4_reg_1003[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(9),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond_i_i_i_reg_999,
      I4 => \t_V_2_reg_363_reg_n_2_[9]\,
      O => \col_V_4_reg_1003[10]_i_8_n_2\
    );
\col_V_4_reg_1003[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(4),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond_i_i_i_reg_999,
      I4 => \t_V_2_reg_363_reg_n_2_[4]\,
      O => \col_V_4_reg_1003[10]_i_9_n_2\
    );
\col_V_4_reg_1003[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \t_V_2_reg_363_reg_n_2_[0]\,
      I1 => \col_V_4_reg_1003_reg__0\(0),
      I2 => \t_V_2_reg_363_reg_n_2_[1]\,
      I3 => \col_V_4_reg_1003[8]_i_2_n_2\,
      I4 => \col_V_4_reg_1003_reg__0\(1),
      O => col_V_4_fu_632_p2(1)
    );
\col_V_4_reg_1003[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847B874B88BB8B8"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(2),
      I1 => \col_V_4_reg_1003[8]_i_2_n_2\,
      I2 => \t_V_2_reg_363_reg_n_2_[2]\,
      I3 => col_V_4_fu_632_p2(0),
      I4 => \t_V_2_reg_363_reg_n_2_[1]\,
      I5 => \col_V_4_reg_1003_reg__0\(1),
      O => col_V_4_fu_632_p2(2)
    );
\col_V_4_reg_1003[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A4575"
    )
        port map (
      I0 => \t_V_2_reg_363_reg_n_2_[3]\,
      I1 => exitcond_i_i_i_reg_999,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \col_V_4_reg_1003_reg__0\(3),
      I4 => \col_V_4_reg_1003[4]_i_2_n_2\,
      O => col_V_4_fu_632_p2(3)
    );
\col_V_4_reg_1003[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B847748BB8"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(4),
      I1 => \col_V_4_reg_1003[8]_i_2_n_2\,
      I2 => \t_V_2_reg_363_reg_n_2_[4]\,
      I3 => \t_V_2_reg_363_reg_n_2_[3]\,
      I4 => \col_V_4_reg_1003_reg__0\(3),
      I5 => \col_V_4_reg_1003[4]_i_2_n_2\,
      O => col_V_4_fu_632_p2(4)
    );
\col_V_4_reg_1003[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(1),
      I1 => \t_V_2_reg_363_reg_n_2_[1]\,
      I2 => col_V_4_fu_632_p2(0),
      I3 => \t_V_2_reg_363_reg_n_2_[2]\,
      I4 => \col_V_4_reg_1003[8]_i_2_n_2\,
      I5 => \col_V_4_reg_1003_reg__0\(2),
      O => \col_V_4_reg_1003[4]_i_2_n_2\
    );
\col_V_4_reg_1003[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => \col_V_4_reg_1003[6]_i_2_n_2\,
      I1 => \col_V_4_reg_1003_reg__0\(5),
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond_i_i_i_reg_999,
      I4 => \t_V_2_reg_363_reg_n_2_[5]\,
      O => col_V_4_fu_632_p2(5)
    );
\col_V_4_reg_1003[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5A5C3CCAAAA"
    )
        port map (
      I0 => \t_V_2_reg_363_reg_n_2_[6]\,
      I1 => \col_V_4_reg_1003_reg__0\(6),
      I2 => \col_V_4_reg_1003[6]_i_2_n_2\,
      I3 => \col_V_4_reg_1003_reg__0\(5),
      I4 => \col_V_4_reg_1003[8]_i_2_n_2\,
      I5 => \t_V_2_reg_363_reg_n_2_[5]\,
      O => col_V_4_fu_632_p2(6)
    );
\col_V_4_reg_1003[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAFFFFFFFAFFF"
    )
        port map (
      I0 => \col_V_4_reg_1003[4]_i_2_n_2\,
      I1 => \col_V_4_reg_1003_reg__0\(3),
      I2 => \t_V_2_reg_363_reg_n_2_[3]\,
      I3 => \t_V_2_reg_363_reg_n_2_[4]\,
      I4 => \col_V_4_reg_1003[8]_i_2_n_2\,
      I5 => \col_V_4_reg_1003_reg__0\(4),
      O => \col_V_4_reg_1003[6]_i_2_n_2\
    );
\col_V_4_reg_1003[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => \t_V_2_reg_363_reg_n_2_[7]\,
      I1 => \col_V_4_reg_1003_reg__0\(7),
      I2 => \col_V_4_reg_1003[10]_i_6_n_2\,
      I3 => \col_V_4_reg_1003_reg__0\(6),
      I4 => \col_V_4_reg_1003[8]_i_2_n_2\,
      I5 => \t_V_2_reg_363_reg_n_2_[6]\,
      O => col_V_4_fu_632_p2(7)
    );
\col_V_4_reg_1003[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E2E2E2E2E2"
    )
        port map (
      I0 => \t_V_2_reg_363_reg_n_2_[8]\,
      I1 => \col_V_4_reg_1003[8]_i_2_n_2\,
      I2 => \col_V_4_reg_1003_reg__0\(8),
      I3 => \col_V_4_reg_1003[10]_i_5_n_2\,
      I4 => \col_V_4_reg_1003[10]_i_6_n_2\,
      I5 => \col_V_4_reg_1003[10]_i_7_n_2\,
      O => col_V_4_fu_632_p2(8)
    );
\col_V_4_reg_1003[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => exitcond_i_i_i_reg_999,
      O => \col_V_4_reg_1003[8]_i_2_n_2\
    );
\col_V_4_reg_1003[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => \col_V_4_reg_1003[10]_i_8_n_2\,
      I1 => \col_V_4_reg_1003[10]_i_7_n_2\,
      I2 => \col_V_4_reg_1003[10]_i_6_n_2\,
      I3 => \col_V_4_reg_1003[10]_i_5_n_2\,
      I4 => \col_V_4_reg_1003[10]_i_4_n_2\,
      O => col_V_4_fu_632_p2(9)
    );
\col_V_4_reg_1003_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_4_reg_10030,
      D => col_V_4_fu_632_p2(0),
      Q => \col_V_4_reg_1003_reg__0\(0),
      R => '0'
    );
\col_V_4_reg_1003_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_4_reg_10030,
      D => col_V_4_fu_632_p2(10),
      Q => \col_V_4_reg_1003_reg__0\(10),
      R => '0'
    );
\col_V_4_reg_1003_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_4_reg_10030,
      D => col_V_4_fu_632_p2(1),
      Q => \col_V_4_reg_1003_reg__0\(1),
      R => '0'
    );
\col_V_4_reg_1003_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_4_reg_10030,
      D => col_V_4_fu_632_p2(2),
      Q => \col_V_4_reg_1003_reg__0\(2),
      R => '0'
    );
\col_V_4_reg_1003_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_4_reg_10030,
      D => col_V_4_fu_632_p2(3),
      Q => \col_V_4_reg_1003_reg__0\(3),
      R => '0'
    );
\col_V_4_reg_1003_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_4_reg_10030,
      D => col_V_4_fu_632_p2(4),
      Q => \col_V_4_reg_1003_reg__0\(4),
      R => '0'
    );
\col_V_4_reg_1003_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_4_reg_10030,
      D => col_V_4_fu_632_p2(5),
      Q => \col_V_4_reg_1003_reg__0\(5),
      R => '0'
    );
\col_V_4_reg_1003_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_4_reg_10030,
      D => col_V_4_fu_632_p2(6),
      Q => \col_V_4_reg_1003_reg__0\(6),
      R => '0'
    );
\col_V_4_reg_1003_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_4_reg_10030,
      D => col_V_4_fu_632_p2(7),
      Q => \col_V_4_reg_1003_reg__0\(7),
      R => '0'
    );
\col_V_4_reg_1003_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_4_reg_10030,
      D => col_V_4_fu_632_p2(8),
      Q => \col_V_4_reg_1003_reg__0\(8),
      R => '0'
    );
\col_V_4_reg_1003_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_4_reg_10030,
      D => col_V_4_fu_632_p2(9),
      Q => \col_V_4_reg_1003_reg__0\(9),
      R => '0'
    );
\exitcond1_i_i_reg_934[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => buf_0_V_U_n_11,
      O => exitcond1_i_i_fu_472_p2
    );
\exitcond1_i_i_reg_934_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_40_in,
      D => \exitcond1_i_i_reg_934_reg_n_2_[0]\,
      Q => exitcond1_i_i_reg_934_pp0_iter1_reg,
      R => '0'
    );
\exitcond1_i_i_reg_934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_40_in,
      D => exitcond1_i_i_fu_472_p2,
      Q => \exitcond1_i_i_reg_934_reg_n_2_[0]\,
      R => '0'
    );
\exitcond_i_i_i_reg_999[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone8_in,
      I1 => ap_CS_fsm_pp1_stage0,
      O => \exitcond_i_i_i_reg_999[0]_i_1_n_2\
    );
\exitcond_i_i_i_reg_999[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exitcond_i_i_i_reg_999[0]_i_3_n_2\,
      O => exitcond_i_i_i_fu_626_p2
    );
\exitcond_i_i_i_reg_999[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \exitcond_i_i_i_reg_999[0]_i_4_n_2\,
      I1 => \col_V_4_reg_1003[10]_i_4_n_2\,
      I2 => \exitcond_i_i_i_reg_999[0]_i_5_n_2\,
      I3 => \col_V_4_reg_1003[10]_i_8_n_2\,
      I4 => \col_V_4_reg_1003[10]_i_5_n_2\,
      I5 => \exitcond_i_i_i_reg_999[0]_i_6_n_2\,
      O => \exitcond_i_i_i_reg_999[0]_i_3_n_2\
    );
\exitcond_i_i_i_reg_999[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB8FF"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(1),
      I1 => \col_V_4_reg_1003[8]_i_2_n_2\,
      I2 => \t_V_2_reg_363_reg_n_2_[1]\,
      I3 => col_V_4_fu_632_p2(0),
      I4 => \exitcond_i_i_i_reg_999[0]_i_7_n_2\,
      I5 => \col_V_4_reg_1003[10]_i_9_n_2\,
      O => \exitcond_i_i_i_reg_999[0]_i_4_n_2\
    );
\exitcond_i_i_i_reg_999[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(5),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond_i_i_i_reg_999,
      I4 => \t_V_2_reg_363_reg_n_2_[5]\,
      O => \exitcond_i_i_i_reg_999[0]_i_5_n_2\
    );
\exitcond_i_i_i_reg_999[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000505030000000"
    )
        port map (
      I0 => \t_V_2_reg_363_reg_n_2_[7]\,
      I1 => \col_V_4_reg_1003_reg__0\(7),
      I2 => \col_V_4_reg_1003[10]_i_10_n_2\,
      I3 => \col_V_4_reg_1003_reg__0\(10),
      I4 => \col_V_4_reg_1003[8]_i_2_n_2\,
      I5 => \t_V_2_reg_363_reg_n_2_[10]\,
      O => \exitcond_i_i_i_reg_999[0]_i_6_n_2\
    );
\exitcond_i_i_i_reg_999[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_4_reg_1003_reg__0\(2),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond_i_i_i_reg_999,
      I4 => \t_V_2_reg_363_reg_n_2_[2]\,
      O => \exitcond_i_i_i_reg_999[0]_i_7_n_2\
    );
\exitcond_i_i_i_reg_999_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \exitcond_i_i_i_reg_999[0]_i_1_n_2\,
      D => exitcond_i_i_i_reg_999,
      Q => \exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\exitcond_i_i_i_reg_999_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => \exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0]\,
      Q => exitcond_i_i_i_reg_999_pp1_iter2_reg,
      R => '0'
    );
\exitcond_i_i_i_reg_999_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => exitcond_i_i_i_reg_999_pp1_iter2_reg,
      Q => exitcond_i_i_i_reg_999_pp1_iter3_reg,
      R => '0'
    );
\exitcond_i_i_i_reg_999_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => exitcond_i_i_i_reg_999_pp1_iter3_reg,
      Q => exitcond_i_i_i_reg_999_pp1_iter4_reg,
      R => '0'
    );
\exitcond_i_i_i_reg_999_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => exitcond_i_i_i_reg_999_pp1_iter4_reg,
      Q => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      R => '0'
    );
\exitcond_i_i_i_reg_999_pp1_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      Q => exitcond_i_i_i_reg_999_pp1_iter6_reg,
      R => '0'
    );
\exitcond_i_i_i_reg_999_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \exitcond_i_i_i_reg_999[0]_i_1_n_2\,
      D => exitcond_i_i_i_fu_626_p2,
      Q => exitcond_i_i_i_reg_999,
      R => '0'
    );
grp_xFCannyKernel_fu_80_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFAAAE"
    )
        port map (
      I0 => E(0),
      I1 => Q(0),
      I2 => grp_xFCannyKernel_fu_80_ap_start_reg_reg,
      I3 => \^grp_xfcannykernel_fu_80_ap_ready\,
      I4 => grp_xFCannyKernel_fu_80_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_1\
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888800000000"
    )
        port map (
      I0 => Q(0),
      I1 => internal_full_n_i_3_n_2,
      I2 => ap_block_pp1_stage0_subdone8_in,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => buf_2_V_U_n_5,
      I5 => strm_src_V_V_empty_n,
      O => \ap_CS_fsm_reg[1]_0\
    );
internal_full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \exitcond1_i_i_reg_934_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => strm_src_V_V_empty_n,
      I3 => ap_CS_fsm_pp0_stage0,
      O => internal_full_n_i_3_n_2
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BFFFFF"
    )
        port map (
      I0 => \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_n_2\,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => ap_block_pp1_stage0_subdone8_in,
      I3 => ap_CS_fsm_state17,
      I4 => gaussian_mat_V_V_full_n,
      O => \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0\
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => grp_xFCannyKernel_fu_80_ap_start_reg,
      I2 => start_for_xFSuppression3x3_U0_full_n,
      I3 => start_for_xFSobel_U0_full_n,
      O => start_once_reg_reg_0
    );
\p_0385_3_i_i_reg_980[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF700"
    )
        port map (
      I0 => \p_0385_3_i_i_reg_980[1]_i_3_n_2\,
      I1 => t_V_9_reg_339(0),
      I2 => \p_0385_3_i_i_reg_980[0]_i_2_n_2\,
      I3 => p_5_i_i_fu_176(0),
      I4 => \tmp_83_i_i_reg_975_reg_n_2_[0]\,
      I5 => \tmp_i_i_31_reg_969_reg_n_2_[0]\,
      O => p_0385_3_i_i_fu_565_p3(0)
    );
\p_0385_3_i_i_reg_980[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => t_V_9_reg_339(3),
      I1 => t_V_9_reg_339(4),
      O => \p_0385_3_i_i_reg_980[0]_i_2_n_2\
    );
\p_0385_3_i_i_reg_980[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000040"
    )
        port map (
      I0 => \p_0385_3_i_i_reg_980[1]_i_2_n_2\,
      I1 => \p_0385_3_i_i_reg_980[1]_i_3_n_2\,
      I2 => t_V_9_reg_339(0),
      I3 => t_V_9_reg_339(3),
      I4 => t_V_9_reg_339(4),
      I5 => p_5_i_i_fu_176(1),
      O => p_0385_3_i_i_fu_565_p3(1)
    );
\p_0385_3_i_i_reg_980[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_i_i_31_reg_969_reg_n_2_[0]\,
      I1 => \tmp_83_i_i_reg_975_reg_n_2_[0]\,
      O => \p_0385_3_i_i_reg_980[1]_i_2_n_2\
    );
\p_0385_3_i_i_reg_980[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \tmp_i_i_31_reg_969[0]_i_2_n_2\,
      I1 => t_V_9_reg_339(6),
      I2 => t_V_9_reg_339(7),
      I3 => t_V_9_reg_339(1),
      O => \p_0385_3_i_i_reg_980[1]_i_3_n_2\
    );
\p_0385_3_i_i_reg_980_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => p_0385_3_i_i_fu_565_p3(0),
      Q => p_5_i_i_fu_176(0),
      R => '0'
    );
\p_0385_3_i_i_reg_980_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => p_0385_3_i_i_fu_565_p3(1),
      Q => p_5_i_i_fu_176(1),
      R => '0'
    );
\p_0389_3_i_i_reg_985[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F700"
    )
        port map (
      I0 => \p_0385_3_i_i_reg_980[1]_i_3_n_2\,
      I1 => t_V_9_reg_339(0),
      I2 => \p_0385_3_i_i_reg_980[0]_i_2_n_2\,
      I3 => p_6_i_i_fu_172(0),
      I4 => \tmp_83_i_i_reg_975_reg_n_2_[0]\,
      I5 => \tmp_i_i_31_reg_969_reg_n_2_[0]\,
      O => p_0389_3_i_i_fu_581_p3(0)
    );
\p_0389_3_i_i_reg_985[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF700"
    )
        port map (
      I0 => \p_0385_3_i_i_reg_980[1]_i_3_n_2\,
      I1 => t_V_9_reg_339(0),
      I2 => \p_0385_3_i_i_reg_980[0]_i_2_n_2\,
      I3 => p_6_i_i_fu_172(1),
      I4 => \tmp_83_i_i_reg_975_reg_n_2_[0]\,
      I5 => \tmp_i_i_31_reg_969_reg_n_2_[0]\,
      O => p_0389_3_i_i_fu_581_p3(1)
    );
\p_0389_3_i_i_reg_985_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => p_0389_3_i_i_fu_581_p3(0),
      Q => p_6_i_i_fu_172(0),
      R => '0'
    );
\p_0389_3_i_i_reg_985_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => p_0389_3_i_i_fu_581_p3(1),
      Q => p_6_i_i_fu_172(1),
      R => '0'
    );
\p_0395_3_i_i_reg_990[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000040"
    )
        port map (
      I0 => \p_0385_3_i_i_reg_980[1]_i_2_n_2\,
      I1 => \p_0385_3_i_i_reg_980[1]_i_3_n_2\,
      I2 => t_V_9_reg_339(0),
      I3 => t_V_9_reg_339(3),
      I4 => t_V_9_reg_339(4),
      I5 => p_7_i_i_fu_168(0),
      O => p_0395_3_i_i_fu_597_p3(0)
    );
\p_0395_3_i_i_reg_990[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F700"
    )
        port map (
      I0 => \p_0385_3_i_i_reg_980[1]_i_3_n_2\,
      I1 => t_V_9_reg_339(0),
      I2 => \p_0385_3_i_i_reg_980[0]_i_2_n_2\,
      I3 => p_7_i_i_fu_168(1),
      I4 => \tmp_83_i_i_reg_975_reg_n_2_[0]\,
      I5 => \tmp_i_i_31_reg_969_reg_n_2_[0]\,
      O => p_0395_3_i_i_fu_597_p3(1)
    );
\p_0395_3_i_i_reg_990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => p_0395_3_i_i_fu_597_p3(0),
      Q => p_7_i_i_fu_168(0),
      R => '0'
    );
\p_0395_3_i_i_reg_990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => p_0395_3_i_i_fu_597_p3(1),
      Q => p_7_i_i_fu_168(1),
      R => '0'
    );
\reg_465[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => p_40_in,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => \exitcond1_i_i_reg_934_reg_n_2_[0]\,
      I3 => ap_block_pp1_stage0_subdone8_in,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => buf_2_V_U_n_5,
      O => \^ap_enable_reg_pp0_iter1_reg_0\(0)
    );
\reg_465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg_0\(0),
      D => p_src_mat_V_V_dout(0),
      Q => reg_465(0),
      R => '0'
    );
\reg_465_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg_0\(0),
      D => p_src_mat_V_V_dout(1),
      Q => reg_465(1),
      R => '0'
    );
\reg_465_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg_0\(0),
      D => p_src_mat_V_V_dout(2),
      Q => reg_465(2),
      R => '0'
    );
\reg_465_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg_0\(0),
      D => p_src_mat_V_V_dout(3),
      Q => reg_465(3),
      R => '0'
    );
\reg_465_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg_0\(0),
      D => p_src_mat_V_V_dout(4),
      Q => reg_465(4),
      R => '0'
    );
\reg_465_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg_0\(0),
      D => p_src_mat_V_V_dout(5),
      Q => reg_465(5),
      R => '0'
    );
\reg_465_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg_0\(0),
      D => p_src_mat_V_V_dout(6),
      Q => reg_465(6),
      R => '0'
    );
\reg_465_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter1_reg_0\(0),
      D => p_src_mat_V_V_dout(7),
      Q => reg_465(7),
      R => '0'
    );
\row_V_reg_1107[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_1_reg_351(0),
      O => row_V_fu_885_p2(0)
    );
\row_V_reg_1107[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_1_reg_351(0),
      I1 => t_V_1_reg_351(1),
      O => row_V_fu_885_p2(1)
    );
\row_V_reg_1107[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_1_reg_351(2),
      I1 => t_V_1_reg_351(1),
      I2 => t_V_1_reg_351(0),
      O => row_V_fu_885_p2(2)
    );
\row_V_reg_1107[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_1_reg_351(3),
      I1 => t_V_1_reg_351(0),
      I2 => t_V_1_reg_351(1),
      I3 => t_V_1_reg_351(2),
      O => row_V_fu_885_p2(3)
    );
\row_V_reg_1107[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_1_reg_351(4),
      I1 => t_V_1_reg_351(2),
      I2 => t_V_1_reg_351(1),
      I3 => t_V_1_reg_351(0),
      I4 => t_V_1_reg_351(3),
      O => row_V_fu_885_p2(4)
    );
\row_V_reg_1107[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_1_reg_351(5),
      I1 => t_V_1_reg_351(3),
      I2 => t_V_1_reg_351(0),
      I3 => t_V_1_reg_351(1),
      I4 => t_V_1_reg_351(2),
      I5 => t_V_1_reg_351(4),
      O => row_V_fu_885_p2(5)
    );
\row_V_reg_1107[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_1_reg_351(6),
      I1 => \row_V_reg_1107[9]_i_2_n_2\,
      O => row_V_fu_885_p2(6)
    );
\row_V_reg_1107[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_1_reg_351(7),
      I1 => \row_V_reg_1107[9]_i_2_n_2\,
      I2 => t_V_1_reg_351(6),
      O => row_V_fu_885_p2(7)
    );
\row_V_reg_1107[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_1_reg_351(8),
      I1 => \row_V_reg_1107[9]_i_2_n_2\,
      I2 => t_V_1_reg_351(6),
      I3 => t_V_1_reg_351(7),
      O => row_V_fu_885_p2(8)
    );
\row_V_reg_1107[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_1_reg_351(9),
      I1 => t_V_1_reg_351(7),
      I2 => t_V_1_reg_351(6),
      I3 => \row_V_reg_1107[9]_i_2_n_2\,
      I4 => t_V_1_reg_351(8),
      O => row_V_fu_885_p2(9)
    );
\row_V_reg_1107[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => t_V_1_reg_351(5),
      I1 => t_V_1_reg_351(3),
      I2 => t_V_1_reg_351(0),
      I3 => t_V_1_reg_351(1),
      I4 => t_V_1_reg_351(2),
      I5 => t_V_1_reg_351(4),
      O => \row_V_reg_1107[9]_i_2_n_2\
    );
\row_V_reg_1107_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_885_p2(0),
      Q => row_V_reg_1107(0),
      R => '0'
    );
\row_V_reg_1107_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_885_p2(1),
      Q => row_V_reg_1107(1),
      R => '0'
    );
\row_V_reg_1107_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_885_p2(2),
      Q => row_V_reg_1107(2),
      R => '0'
    );
\row_V_reg_1107_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_885_p2(3),
      Q => row_V_reg_1107(3),
      R => '0'
    );
\row_V_reg_1107_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_885_p2(4),
      Q => row_V_reg_1107(4),
      R => '0'
    );
\row_V_reg_1107_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_885_p2(5),
      Q => row_V_reg_1107(5),
      R => '0'
    );
\row_V_reg_1107_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_885_p2(6),
      Q => row_V_reg_1107(6),
      R => '0'
    );
\row_V_reg_1107_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_885_p2(7),
      Q => row_V_reg_1107(7),
      R => '0'
    );
\row_V_reg_1107_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_885_p2(8),
      Q => row_V_reg_1107(8),
      R => '0'
    );
\row_V_reg_1107_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_885_p2(9),
      Q => row_V_reg_1107(9),
      R => '0'
    );
\row_ind_V_reg_1101[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_9_reg_339(0),
      O => row_ind_V_fu_879_p2(0)
    );
\row_ind_V_reg_1101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_879_p2(0),
      Q => row_ind_V_reg_1101(0),
      R => '0'
    );
\row_ind_V_reg_1101_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_879_p2(10),
      Q => row_ind_V_reg_1101(10),
      R => '0'
    );
\row_ind_V_reg_1101_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_879_p2(11),
      Q => row_ind_V_reg_1101(11),
      R => '0'
    );
\row_ind_V_reg_1101_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_879_p2(12),
      Q => row_ind_V_reg_1101(12),
      R => '0'
    );
\row_ind_V_reg_1101_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_ind_V_reg_1101_reg[8]_i_1_n_2\,
      CO(3) => \NLW_row_ind_V_reg_1101_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \row_ind_V_reg_1101_reg[12]_i_1_n_3\,
      CO(1) => \row_ind_V_reg_1101_reg[12]_i_1_n_4\,
      CO(0) => \row_ind_V_reg_1101_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_V_fu_879_p2(12 downto 9),
      S(3 downto 0) => t_V_9_reg_339(12 downto 9)
    );
\row_ind_V_reg_1101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_879_p2(1),
      Q => row_ind_V_reg_1101(1),
      R => '0'
    );
\row_ind_V_reg_1101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_879_p2(2),
      Q => row_ind_V_reg_1101(2),
      R => '0'
    );
\row_ind_V_reg_1101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_879_p2(3),
      Q => row_ind_V_reg_1101(3),
      R => '0'
    );
\row_ind_V_reg_1101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_879_p2(4),
      Q => row_ind_V_reg_1101(4),
      R => '0'
    );
\row_ind_V_reg_1101_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_ind_V_reg_1101_reg[4]_i_1_n_2\,
      CO(2) => \row_ind_V_reg_1101_reg[4]_i_1_n_3\,
      CO(1) => \row_ind_V_reg_1101_reg[4]_i_1_n_4\,
      CO(0) => \row_ind_V_reg_1101_reg[4]_i_1_n_5\,
      CYINIT => t_V_9_reg_339(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_V_fu_879_p2(4 downto 1),
      S(3 downto 0) => t_V_9_reg_339(4 downto 1)
    );
\row_ind_V_reg_1101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_879_p2(5),
      Q => row_ind_V_reg_1101(5),
      R => '0'
    );
\row_ind_V_reg_1101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_879_p2(6),
      Q => row_ind_V_reg_1101(6),
      R => '0'
    );
\row_ind_V_reg_1101_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_879_p2(7),
      Q => row_ind_V_reg_1101(7),
      R => '0'
    );
\row_ind_V_reg_1101_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_879_p2(8),
      Q => row_ind_V_reg_1101(8),
      R => '0'
    );
\row_ind_V_reg_1101_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_ind_V_reg_1101_reg[4]_i_1_n_2\,
      CO(3) => \row_ind_V_reg_1101_reg[8]_i_1_n_2\,
      CO(2) => \row_ind_V_reg_1101_reg[8]_i_1_n_3\,
      CO(1) => \row_ind_V_reg_1101_reg[8]_i_1_n_4\,
      CO(0) => \row_ind_V_reg_1101_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_V_fu_879_p2(8 downto 5),
      S(3 downto 0) => t_V_9_reg_339(8 downto 5)
    );
\row_ind_V_reg_1101_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_879_p2(9),
      Q => row_ind_V_reg_1101(9),
      R => '0'
    );
\src_buf1_0_V_reg_425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf1_2_V_reg_1055(0),
      Q => \src_buf1_0_V_reg_425_reg_n_2_[0]\,
      R => src_buf1_0_V_reg_425
    );
\src_buf1_0_V_reg_425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf1_2_V_reg_1055(1),
      Q => \src_buf1_0_V_reg_425_reg_n_2_[1]\,
      R => src_buf1_0_V_reg_425
    );
\src_buf1_0_V_reg_425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf1_2_V_reg_1055(2),
      Q => \src_buf1_0_V_reg_425_reg_n_2_[2]\,
      R => src_buf1_0_V_reg_425
    );
\src_buf1_0_V_reg_425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf1_2_V_reg_1055(3),
      Q => \src_buf1_0_V_reg_425_reg_n_2_[3]\,
      R => src_buf1_0_V_reg_425
    );
\src_buf1_0_V_reg_425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf1_2_V_reg_1055(4),
      Q => \src_buf1_0_V_reg_425_reg_n_2_[4]\,
      R => src_buf1_0_V_reg_425
    );
\src_buf1_0_V_reg_425_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf1_2_V_reg_1055(5),
      Q => \src_buf1_0_V_reg_425_reg_n_2_[5]\,
      R => src_buf1_0_V_reg_425
    );
\src_buf1_0_V_reg_425_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf1_2_V_reg_1055(6),
      Q => \src_buf1_0_V_reg_425_reg_n_2_[6]\,
      R => src_buf1_0_V_reg_425
    );
\src_buf1_0_V_reg_425_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf1_2_V_reg_1055(7),
      Q => \src_buf1_0_V_reg_425_reg_n_2_[7]\,
      R => src_buf1_0_V_reg_425
    );
\src_buf1_2_V_reg_1055_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_99_cast_i_i_fu_685_p1(0),
      Q => src_buf1_2_V_reg_1055(0),
      R => '0'
    );
\src_buf1_2_V_reg_1055_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_99_cast_i_i_fu_685_p1(1),
      Q => src_buf1_2_V_reg_1055(1),
      R => '0'
    );
\src_buf1_2_V_reg_1055_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_99_cast_i_i_fu_685_p1(2),
      Q => src_buf1_2_V_reg_1055(2),
      R => '0'
    );
\src_buf1_2_V_reg_1055_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_99_cast_i_i_fu_685_p1(3),
      Q => src_buf1_2_V_reg_1055(3),
      R => '0'
    );
\src_buf1_2_V_reg_1055_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_99_cast_i_i_fu_685_p1(4),
      Q => src_buf1_2_V_reg_1055(4),
      R => '0'
    );
\src_buf1_2_V_reg_1055_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_99_cast_i_i_fu_685_p1(5),
      Q => src_buf1_2_V_reg_1055(5),
      R => '0'
    );
\src_buf1_2_V_reg_1055_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_99_cast_i_i_fu_685_p1(6),
      Q => src_buf1_2_V_reg_1055(6),
      R => '0'
    );
\src_buf1_2_V_reg_1055_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_99_cast_i_i_fu_685_p1(7),
      Q => src_buf1_2_V_reg_1055(7),
      R => '0'
    );
\src_buf1_V_0_i_i_reg_437_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => \src_buf1_0_V_reg_425_reg_n_2_[0]\,
      Q => src_buf1_V_0_i_i_reg_437(0),
      R => src_buf1_0_V_reg_425
    );
\src_buf1_V_0_i_i_reg_437_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => \src_buf1_0_V_reg_425_reg_n_2_[1]\,
      Q => src_buf1_V_0_i_i_reg_437(1),
      R => src_buf1_0_V_reg_425
    );
\src_buf1_V_0_i_i_reg_437_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => \src_buf1_0_V_reg_425_reg_n_2_[2]\,
      Q => src_buf1_V_0_i_i_reg_437(2),
      R => src_buf1_0_V_reg_425
    );
\src_buf1_V_0_i_i_reg_437_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => \src_buf1_0_V_reg_425_reg_n_2_[3]\,
      Q => src_buf1_V_0_i_i_reg_437(3),
      R => src_buf1_0_V_reg_425
    );
\src_buf1_V_0_i_i_reg_437_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => \src_buf1_0_V_reg_425_reg_n_2_[4]\,
      Q => src_buf1_V_0_i_i_reg_437(4),
      R => src_buf1_0_V_reg_425
    );
\src_buf1_V_0_i_i_reg_437_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => \src_buf1_0_V_reg_425_reg_n_2_[5]\,
      Q => src_buf1_V_0_i_i_reg_437(5),
      R => src_buf1_0_V_reg_425
    );
\src_buf1_V_0_i_i_reg_437_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => \src_buf1_0_V_reg_425_reg_n_2_[6]\,
      Q => src_buf1_V_0_i_i_reg_437(6),
      R => src_buf1_0_V_reg_425
    );
\src_buf1_V_0_i_i_reg_437_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => \src_buf1_0_V_reg_425_reg_n_2_[7]\,
      Q => src_buf1_V_0_i_i_reg_437(7),
      R => src_buf1_0_V_reg_425
    );
\src_buf2_0_V_reg_387_pp1_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => tmp_109_cast_i_i_cas_fu_774_p1(2),
      Q => src_buf2_0_V_reg_387_pp1_iter6_reg(0),
      R => '0'
    );
\src_buf2_0_V_reg_387_pp1_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => tmp_109_cast_i_i_cas_fu_774_p1(3),
      Q => src_buf2_0_V_reg_387_pp1_iter6_reg(1),
      R => '0'
    );
\src_buf2_0_V_reg_387_pp1_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => tmp_109_cast_i_i_cas_fu_774_p1(4),
      Q => src_buf2_0_V_reg_387_pp1_iter6_reg(2),
      R => '0'
    );
\src_buf2_0_V_reg_387_pp1_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => tmp_109_cast_i_i_cas_fu_774_p1(5),
      Q => src_buf2_0_V_reg_387_pp1_iter6_reg(3),
      R => '0'
    );
\src_buf2_0_V_reg_387_pp1_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => tmp_109_cast_i_i_cas_fu_774_p1(6),
      Q => src_buf2_0_V_reg_387_pp1_iter6_reg(4),
      R => '0'
    );
\src_buf2_0_V_reg_387_pp1_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => tmp_109_cast_i_i_cas_fu_774_p1(7),
      Q => src_buf2_0_V_reg_387_pp1_iter6_reg(5),
      R => '0'
    );
\src_buf2_0_V_reg_387_pp1_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => tmp_109_cast_i_i_cas_fu_774_p1(8),
      Q => src_buf2_0_V_reg_387_pp1_iter6_reg(6),
      R => '0'
    );
\src_buf2_0_V_reg_387_pp1_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => tmp_109_cast_i_i_cas_fu_774_p1(9),
      Q => src_buf2_0_V_reg_387_pp1_iter6_reg(7),
      R => '0'
    );
\src_buf2_0_V_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf2_2_V_reg_1060(0),
      Q => tmp_109_cast_i_i_cas_fu_774_p1(2),
      R => src_buf1_0_V_reg_425
    );
\src_buf2_0_V_reg_387_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf2_2_V_reg_1060(1),
      Q => tmp_109_cast_i_i_cas_fu_774_p1(3),
      R => src_buf1_0_V_reg_425
    );
\src_buf2_0_V_reg_387_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf2_2_V_reg_1060(2),
      Q => tmp_109_cast_i_i_cas_fu_774_p1(4),
      R => src_buf1_0_V_reg_425
    );
\src_buf2_0_V_reg_387_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf2_2_V_reg_1060(3),
      Q => tmp_109_cast_i_i_cas_fu_774_p1(5),
      R => src_buf1_0_V_reg_425
    );
\src_buf2_0_V_reg_387_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf2_2_V_reg_1060(4),
      Q => tmp_109_cast_i_i_cas_fu_774_p1(6),
      R => src_buf1_0_V_reg_425
    );
\src_buf2_0_V_reg_387_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf2_2_V_reg_1060(5),
      Q => tmp_109_cast_i_i_cas_fu_774_p1(7),
      R => src_buf1_0_V_reg_425
    );
\src_buf2_0_V_reg_387_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf2_2_V_reg_1060(6),
      Q => tmp_109_cast_i_i_cas_fu_774_p1(8),
      R => src_buf1_0_V_reg_425
    );
\src_buf2_0_V_reg_387_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf2_2_V_reg_1060(7),
      Q => tmp_109_cast_i_i_cas_fu_774_p1(9),
      R => src_buf1_0_V_reg_425
    );
\src_buf2_2_V_reg_1060_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return(0),
      Q => src_buf2_2_V_reg_1060(0),
      R => '0'
    );
\src_buf2_2_V_reg_1060_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return(1),
      Q => src_buf2_2_V_reg_1060(1),
      R => '0'
    );
\src_buf2_2_V_reg_1060_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return(2),
      Q => src_buf2_2_V_reg_1060(2),
      R => '0'
    );
\src_buf2_2_V_reg_1060_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return(3),
      Q => src_buf2_2_V_reg_1060(3),
      R => '0'
    );
\src_buf2_2_V_reg_1060_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return(4),
      Q => src_buf2_2_V_reg_1060(4),
      R => '0'
    );
\src_buf2_2_V_reg_1060_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return(5),
      Q => src_buf2_2_V_reg_1060(5),
      R => '0'
    );
\src_buf2_2_V_reg_1060_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return(6),
      Q => src_buf2_2_V_reg_1060(6),
      R => '0'
    );
\src_buf2_2_V_reg_1060_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => src_buf2_2_V_xfExtractPixels_1_fu_455_ap_return(7),
      Q => src_buf2_2_V_reg_1060(7),
      R => '0'
    );
\src_buf2_V_0_i_i_reg_399[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => exitcond_i_i_i_reg_999_pp1_iter6_reg,
      I2 => ap_enable_reg_pp1_iter7_reg_n_2,
      I3 => ap_block_pp1_stage0_subdone8_in,
      O => src_buf2_V_0_i_i_reg_399
    );
\src_buf2_V_0_i_i_reg_399[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone8_in,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => exitcond_i_i_i_reg_999_pp1_iter6_reg,
      O => src_buf2_V_0_i_i_reg_3990
    );
\src_buf2_V_0_i_i_reg_399_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf2_V_0_i_i_reg_3990,
      D => src_buf2_0_V_reg_387_pp1_iter6_reg(0),
      Q => \src_buf2_V_0_i_i_reg_399_reg_n_2_[0]\,
      R => src_buf2_V_0_i_i_reg_399
    );
\src_buf2_V_0_i_i_reg_399_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf2_V_0_i_i_reg_3990,
      D => src_buf2_0_V_reg_387_pp1_iter6_reg(1),
      Q => \src_buf2_V_0_i_i_reg_399_reg_n_2_[1]\,
      R => src_buf2_V_0_i_i_reg_399
    );
\src_buf2_V_0_i_i_reg_399_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf2_V_0_i_i_reg_3990,
      D => src_buf2_0_V_reg_387_pp1_iter6_reg(2),
      Q => \src_buf2_V_0_i_i_reg_399_reg_n_2_[2]\,
      R => src_buf2_V_0_i_i_reg_399
    );
\src_buf2_V_0_i_i_reg_399_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf2_V_0_i_i_reg_3990,
      D => src_buf2_0_V_reg_387_pp1_iter6_reg(3),
      Q => \src_buf2_V_0_i_i_reg_399_reg_n_2_[3]\,
      R => src_buf2_V_0_i_i_reg_399
    );
\src_buf2_V_0_i_i_reg_399_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf2_V_0_i_i_reg_3990,
      D => src_buf2_0_V_reg_387_pp1_iter6_reg(4),
      Q => \src_buf2_V_0_i_i_reg_399_reg_n_2_[4]\,
      R => src_buf2_V_0_i_i_reg_399
    );
\src_buf2_V_0_i_i_reg_399_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf2_V_0_i_i_reg_3990,
      D => src_buf2_0_V_reg_387_pp1_iter6_reg(5),
      Q => \src_buf2_V_0_i_i_reg_399_reg_n_2_[5]\,
      R => src_buf2_V_0_i_i_reg_399
    );
\src_buf2_V_0_i_i_reg_399_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf2_V_0_i_i_reg_3990,
      D => src_buf2_0_V_reg_387_pp1_iter6_reg(6),
      Q => \src_buf2_V_0_i_i_reg_399_reg_n_2_[6]\,
      R => src_buf2_V_0_i_i_reg_399
    );
\src_buf2_V_0_i_i_reg_399_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf2_V_0_i_i_reg_3990,
      D => src_buf2_0_V_reg_387_pp1_iter6_reg(7),
      Q => \src_buf2_V_0_i_i_reg_399_reg_n_2_[7]\,
      R => src_buf2_V_0_i_i_reg_399
    );
\src_buf3_0_V_reg_412[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone8_in,
      I1 => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter6,
      I3 => ap_CS_fsm_state7,
      O => src_buf1_0_V_reg_425
    );
\src_buf3_0_V_reg_412[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone8_in,
      I1 => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter6,
      O => src_buf1_0_V_reg_4250
    );
\src_buf3_0_V_reg_412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_1_V_reg_1066(0),
      Q => src_buf3_0_V_reg_412(0),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_0_V_reg_412_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_1_V_reg_1066(1),
      Q => src_buf3_0_V_reg_412(1),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_0_V_reg_412_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_1_V_reg_1066(2),
      Q => src_buf3_0_V_reg_412(2),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_0_V_reg_412_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_1_V_reg_1066(3),
      Q => src_buf3_0_V_reg_412(3),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_0_V_reg_412_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_1_V_reg_1066(4),
      Q => src_buf3_0_V_reg_412(4),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_0_V_reg_412_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_1_V_reg_1066(5),
      Q => src_buf3_0_V_reg_412(5),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_0_V_reg_412_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_1_V_reg_1066(6),
      Q => src_buf3_0_V_reg_412(6),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_0_V_reg_412_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_1_V_reg_1066(7),
      Q => src_buf3_0_V_reg_412(7),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_1_V_reg_1066[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter5,
      I1 => exitcond_i_i_i_reg_999_pp1_iter4_reg,
      I2 => ap_block_pp1_stage0_subdone8_in,
      O => src_buf1_2_V_reg_10550
    );
\src_buf3_1_V_reg_1066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_101_cast_i_i_cas_fu_693_p1(0),
      Q => src_buf3_1_V_reg_1066(0),
      R => '0'
    );
\src_buf3_1_V_reg_1066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_101_cast_i_i_cas_fu_693_p1(1),
      Q => src_buf3_1_V_reg_1066(1),
      R => '0'
    );
\src_buf3_1_V_reg_1066_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_101_cast_i_i_cas_fu_693_p1(2),
      Q => src_buf3_1_V_reg_1066(2),
      R => '0'
    );
\src_buf3_1_V_reg_1066_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_101_cast_i_i_cas_fu_693_p1(3),
      Q => src_buf3_1_V_reg_1066(3),
      R => '0'
    );
\src_buf3_1_V_reg_1066_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_101_cast_i_i_cas_fu_693_p1(4),
      Q => src_buf3_1_V_reg_1066(4),
      R => '0'
    );
\src_buf3_1_V_reg_1066_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_101_cast_i_i_cas_fu_693_p1(5),
      Q => src_buf3_1_V_reg_1066(5),
      R => '0'
    );
\src_buf3_1_V_reg_1066_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_101_cast_i_i_cas_fu_693_p1(6),
      Q => src_buf3_1_V_reg_1066(6),
      R => '0'
    );
\src_buf3_1_V_reg_1066_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_2_V_reg_10550,
      D => tmp_101_cast_i_i_cas_fu_693_p1(7),
      Q => src_buf3_1_V_reg_1066(7),
      R => '0'
    );
\src_buf3_V_0_i_i_reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_0_V_reg_412(0),
      Q => src_buf3_V_0_i_i_reg_375(0),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_V_0_i_i_reg_375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_0_V_reg_412(1),
      Q => src_buf3_V_0_i_i_reg_375(1),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_V_0_i_i_reg_375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_0_V_reg_412(2),
      Q => src_buf3_V_0_i_i_reg_375(2),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_V_0_i_i_reg_375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_0_V_reg_412(3),
      Q => src_buf3_V_0_i_i_reg_375(3),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_V_0_i_i_reg_375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_0_V_reg_412(4),
      Q => src_buf3_V_0_i_i_reg_375(4),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_V_0_i_i_reg_375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_0_V_reg_412(5),
      Q => src_buf3_V_0_i_i_reg_375(5),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_V_0_i_i_reg_375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_0_V_reg_412(6),
      Q => src_buf3_V_0_i_i_reg_375(6),
      R => src_buf1_0_V_reg_425
    );
\src_buf3_V_0_i_i_reg_375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf1_0_V_reg_4250,
      D => src_buf3_0_V_reg_412(7),
      Q => src_buf3_V_0_i_i_reg_375(7),
      R => src_buf1_0_V_reg_425
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54444444"
    )
        port map (
      I0 => \^grp_xfcannykernel_fu_80_ap_ready\,
      I1 => \^start_once_reg\,
      I2 => start_for_xFSobel_U0_full_n,
      I3 => start_for_xFSuppression3x3_U0_full_n,
      I4 => grp_xFCannyKernel_fu_80_ap_start_reg,
      O => start_once_reg_i_1_n_2
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_2,
      Q => \^start_once_reg\,
      R => ap_enable_reg_pp1_iter5_reg_0
    );
\t_V_1_reg_351[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => gaussian_mat_V_V_full_n,
      O => ap_NS_fsm1
    );
\t_V_1_reg_351_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1107(0),
      Q => t_V_1_reg_351(0),
      S => p_0_in0
    );
\t_V_1_reg_351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1107(1),
      Q => t_V_1_reg_351(1),
      R => p_0_in0
    );
\t_V_1_reg_351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1107(2),
      Q => t_V_1_reg_351(2),
      R => p_0_in0
    );
\t_V_1_reg_351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1107(3),
      Q => t_V_1_reg_351(3),
      R => p_0_in0
    );
\t_V_1_reg_351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1107(4),
      Q => t_V_1_reg_351(4),
      R => p_0_in0
    );
\t_V_1_reg_351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1107(5),
      Q => t_V_1_reg_351(5),
      R => p_0_in0
    );
\t_V_1_reg_351_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1107(6),
      Q => t_V_1_reg_351(6),
      R => p_0_in0
    );
\t_V_1_reg_351_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1107(7),
      Q => t_V_1_reg_351(7),
      R => p_0_in0
    );
\t_V_1_reg_351_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1107(8),
      Q => t_V_1_reg_351(8),
      R => p_0_in0
    );
\t_V_1_reg_351_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1107(9),
      Q => t_V_1_reg_351(9),
      R => p_0_in0
    );
\t_V_2_reg_363[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => exitcond_i_i_i_reg_999,
      I4 => ap_block_pp1_stage0_subdone8_in,
      O => t_V_2_reg_363
    );
\t_V_2_reg_363[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone8_in,
      I1 => exitcond_i_i_i_reg_999,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_CS_fsm_pp1_stage0,
      O => t_V_2_reg_3630
    );
\t_V_2_reg_363_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \exitcond_i_i_i_reg_999[0]_i_1_n_2\,
      D => \t_V_2_reg_363_reg_n_2_[0]\,
      Q => t_V_2_reg_363_pp1_iter1_reg(0),
      R => '0'
    );
\t_V_2_reg_363_pp1_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \exitcond_i_i_i_reg_999[0]_i_1_n_2\,
      D => \t_V_2_reg_363_reg_n_2_[10]\,
      Q => t_V_2_reg_363_pp1_iter1_reg(10),
      R => '0'
    );
\t_V_2_reg_363_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \exitcond_i_i_i_reg_999[0]_i_1_n_2\,
      D => \t_V_2_reg_363_reg_n_2_[1]\,
      Q => t_V_2_reg_363_pp1_iter1_reg(1),
      R => '0'
    );
\t_V_2_reg_363_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \exitcond_i_i_i_reg_999[0]_i_1_n_2\,
      D => \t_V_2_reg_363_reg_n_2_[2]\,
      Q => t_V_2_reg_363_pp1_iter1_reg(2),
      R => '0'
    );
\t_V_2_reg_363_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \exitcond_i_i_i_reg_999[0]_i_1_n_2\,
      D => \t_V_2_reg_363_reg_n_2_[3]\,
      Q => t_V_2_reg_363_pp1_iter1_reg(3),
      R => '0'
    );
\t_V_2_reg_363_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \exitcond_i_i_i_reg_999[0]_i_1_n_2\,
      D => \t_V_2_reg_363_reg_n_2_[4]\,
      Q => t_V_2_reg_363_pp1_iter1_reg(4),
      R => '0'
    );
\t_V_2_reg_363_pp1_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \exitcond_i_i_i_reg_999[0]_i_1_n_2\,
      D => \t_V_2_reg_363_reg_n_2_[5]\,
      Q => t_V_2_reg_363_pp1_iter1_reg(5),
      R => '0'
    );
\t_V_2_reg_363_pp1_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \exitcond_i_i_i_reg_999[0]_i_1_n_2\,
      D => \t_V_2_reg_363_reg_n_2_[6]\,
      Q => t_V_2_reg_363_pp1_iter1_reg(6),
      R => '0'
    );
\t_V_2_reg_363_pp1_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \exitcond_i_i_i_reg_999[0]_i_1_n_2\,
      D => \t_V_2_reg_363_reg_n_2_[7]\,
      Q => t_V_2_reg_363_pp1_iter1_reg(7),
      R => '0'
    );
\t_V_2_reg_363_pp1_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \exitcond_i_i_i_reg_999[0]_i_1_n_2\,
      D => \t_V_2_reg_363_reg_n_2_[8]\,
      Q => t_V_2_reg_363_pp1_iter1_reg(8),
      R => '0'
    );
\t_V_2_reg_363_pp1_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \exitcond_i_i_i_reg_999[0]_i_1_n_2\,
      D => \t_V_2_reg_363_reg_n_2_[9]\,
      Q => t_V_2_reg_363_pp1_iter1_reg(9),
      R => '0'
    );
\t_V_2_reg_363_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3630,
      D => \col_V_4_reg_1003_reg__0\(0),
      Q => \t_V_2_reg_363_reg_n_2_[0]\,
      R => t_V_2_reg_363
    );
\t_V_2_reg_363_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3630,
      D => \col_V_4_reg_1003_reg__0\(10),
      Q => \t_V_2_reg_363_reg_n_2_[10]\,
      R => t_V_2_reg_363
    );
\t_V_2_reg_363_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3630,
      D => \col_V_4_reg_1003_reg__0\(1),
      Q => \t_V_2_reg_363_reg_n_2_[1]\,
      R => t_V_2_reg_363
    );
\t_V_2_reg_363_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3630,
      D => \col_V_4_reg_1003_reg__0\(2),
      Q => \t_V_2_reg_363_reg_n_2_[2]\,
      R => t_V_2_reg_363
    );
\t_V_2_reg_363_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3630,
      D => \col_V_4_reg_1003_reg__0\(3),
      Q => \t_V_2_reg_363_reg_n_2_[3]\,
      R => t_V_2_reg_363
    );
\t_V_2_reg_363_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3630,
      D => \col_V_4_reg_1003_reg__0\(4),
      Q => \t_V_2_reg_363_reg_n_2_[4]\,
      R => t_V_2_reg_363
    );
\t_V_2_reg_363_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3630,
      D => \col_V_4_reg_1003_reg__0\(5),
      Q => \t_V_2_reg_363_reg_n_2_[5]\,
      R => t_V_2_reg_363
    );
\t_V_2_reg_363_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3630,
      D => \col_V_4_reg_1003_reg__0\(6),
      Q => \t_V_2_reg_363_reg_n_2_[6]\,
      R => t_V_2_reg_363
    );
\t_V_2_reg_363_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3630,
      D => \col_V_4_reg_1003_reg__0\(7),
      Q => \t_V_2_reg_363_reg_n_2_[7]\,
      R => t_V_2_reg_363
    );
\t_V_2_reg_363_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3630,
      D => \col_V_4_reg_1003_reg__0\(8),
      Q => \t_V_2_reg_363_reg_n_2_[8]\,
      R => t_V_2_reg_363
    );
\t_V_2_reg_363_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_3630,
      D => \col_V_4_reg_1003_reg__0\(9),
      Q => \t_V_2_reg_363_reg_n_2_[9]\,
      R => t_V_2_reg_363
    );
\t_V_9_reg_339[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in0,
      I1 => \t_V_9_reg_339[12]_i_2_n_2\,
      O => t_V_9_reg_3390_in(2)
    );
\t_V_9_reg_339[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \t_V_9_reg_339[12]_i_3_n_2\,
      I1 => \t_V_9_reg_339[12]_i_4_n_2\,
      I2 => \t_V_9_reg_339[12]_i_5_n_2\,
      I3 => row_ind_V_reg_1101(5),
      I4 => row_ind_V_reg_1101(10),
      I5 => row_ind_V_reg_1101(9),
      O => \t_V_9_reg_339[12]_i_2_n_2\
    );
\t_V_9_reg_339[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => gaussian_mat_V_V_full_n,
      I1 => ap_CS_fsm_state17,
      I2 => row_ind_V_reg_1101(4),
      I3 => row_ind_V_reg_1101(2),
      O => \t_V_9_reg_339[12]_i_3_n_2\
    );
\t_V_9_reg_339[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => row_ind_V_reg_1101(8),
      I1 => row_ind_V_reg_1101(6),
      I2 => row_ind_V_reg_1101(0),
      I3 => row_ind_V_reg_1101(12),
      O => \t_V_9_reg_339[12]_i_4_n_2\
    );
\t_V_9_reg_339[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => row_ind_V_reg_1101(1),
      I1 => row_ind_V_reg_1101(3),
      I2 => row_ind_V_reg_1101(11),
      I3 => row_ind_V_reg_1101(7),
      O => \t_V_9_reg_339[12]_i_5_n_2\
    );
\t_V_9_reg_339[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF32220222"
    )
        port map (
      I0 => t_V_9_reg_339(1),
      I1 => \t_V_9_reg_339[12]_i_2_n_2\,
      I2 => ap_CS_fsm_state17,
      I3 => gaussian_mat_V_V_full_n,
      I4 => row_ind_V_reg_1101(1),
      I5 => p_0_in0,
      O => \t_V_9_reg_339[1]_i_1_n_2\
    );
\t_V_9_reg_339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_ind_V_reg_1101(0),
      Q => t_V_9_reg_339(0),
      R => t_V_9_reg_3390_in(2)
    );
\t_V_9_reg_339_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_ind_V_reg_1101(10),
      Q => t_V_9_reg_339(10),
      R => t_V_9_reg_3390_in(2)
    );
\t_V_9_reg_339_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_ind_V_reg_1101(11),
      Q => t_V_9_reg_339(11),
      R => t_V_9_reg_3390_in(2)
    );
\t_V_9_reg_339_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_ind_V_reg_1101(12),
      Q => t_V_9_reg_339(12),
      R => t_V_9_reg_3390_in(2)
    );
\t_V_9_reg_339_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \t_V_9_reg_339[1]_i_1_n_2\,
      Q => t_V_9_reg_339(1),
      R => '0'
    );
\t_V_9_reg_339_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_ind_V_reg_1101(2),
      Q => t_V_9_reg_339(2),
      R => t_V_9_reg_3390_in(2)
    );
\t_V_9_reg_339_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_ind_V_reg_1101(3),
      Q => t_V_9_reg_339(3),
      R => t_V_9_reg_3390_in(2)
    );
\t_V_9_reg_339_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_ind_V_reg_1101(4),
      Q => t_V_9_reg_339(4),
      R => t_V_9_reg_3390_in(2)
    );
\t_V_9_reg_339_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_ind_V_reg_1101(5),
      Q => t_V_9_reg_339(5),
      R => t_V_9_reg_3390_in(2)
    );
\t_V_9_reg_339_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_ind_V_reg_1101(6),
      Q => t_V_9_reg_339(6),
      R => t_V_9_reg_3390_in(2)
    );
\t_V_9_reg_339_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_ind_V_reg_1101(7),
      Q => t_V_9_reg_339(7),
      R => t_V_9_reg_3390_in(2)
    );
\t_V_9_reg_339_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_ind_V_reg_1101(8),
      Q => t_V_9_reg_339(8),
      R => t_V_9_reg_3390_in(2)
    );
\t_V_9_reg_339_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_ind_V_reg_1101(9),
      Q => t_V_9_reg_339(9),
      R => t_V_9_reg_3390_in(2)
    );
\t_V_reg_328[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_328_reg__0\(0),
      O => col_V_fu_478_p2(0)
    );
\t_V_reg_328[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_328_reg__0\(10),
      I1 => \t_V_reg_328_reg__0\(7),
      I2 => \t_V_reg_328[10]_i_4_n_2\,
      I3 => \t_V_reg_328_reg__0\(6),
      I4 => \t_V_reg_328_reg__0\(8),
      I5 => \t_V_reg_328_reg__0\(9),
      O => col_V_fu_478_p2(10)
    );
\t_V_reg_328[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_328_reg__0\(4),
      I1 => \t_V_reg_328_reg__0\(2),
      I2 => \t_V_reg_328_reg__0\(0),
      I3 => \t_V_reg_328_reg__0\(1),
      I4 => \t_V_reg_328_reg__0\(3),
      I5 => \t_V_reg_328_reg__0\(5),
      O => \t_V_reg_328[10]_i_4_n_2\
    );
\t_V_reg_328[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_328_reg__0\(0),
      I1 => \t_V_reg_328_reg__0\(1),
      O => col_V_fu_478_p2(1)
    );
\t_V_reg_328[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_reg_328_reg__0\(2),
      I1 => \t_V_reg_328_reg__0\(1),
      I2 => \t_V_reg_328_reg__0\(0),
      O => \t_V_reg_328[2]_i_1_n_2\
    );
\t_V_reg_328[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_reg_328_reg__0\(3),
      I1 => \t_V_reg_328_reg__0\(1),
      I2 => \t_V_reg_328_reg__0\(0),
      I3 => \t_V_reg_328_reg__0\(2),
      O => col_V_fu_478_p2(3)
    );
\t_V_reg_328[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_reg_328_reg__0\(4),
      I1 => \t_V_reg_328_reg__0\(2),
      I2 => \t_V_reg_328_reg__0\(0),
      I3 => \t_V_reg_328_reg__0\(1),
      I4 => \t_V_reg_328_reg__0\(3),
      O => col_V_fu_478_p2(4)
    );
\t_V_reg_328[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_reg_328_reg__0\(5),
      I1 => \t_V_reg_328_reg__0\(3),
      I2 => \t_V_reg_328_reg__0\(1),
      I3 => \t_V_reg_328_reg__0\(0),
      I4 => \t_V_reg_328_reg__0\(2),
      I5 => \t_V_reg_328_reg__0\(4),
      O => col_V_fu_478_p2(5)
    );
\t_V_reg_328[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t_V_reg_328_reg__0\(6),
      I1 => \t_V_reg_328[10]_i_4_n_2\,
      O => col_V_fu_478_p2(6)
    );
\t_V_reg_328[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \t_V_reg_328_reg__0\(7),
      I1 => \t_V_reg_328[10]_i_4_n_2\,
      I2 => \t_V_reg_328_reg__0\(6),
      O => col_V_fu_478_p2(7)
    );
\t_V_reg_328[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \t_V_reg_328_reg__0\(8),
      I1 => \t_V_reg_328_reg__0\(6),
      I2 => \t_V_reg_328[10]_i_4_n_2\,
      I3 => \t_V_reg_328_reg__0\(7),
      O => col_V_fu_478_p2(8)
    );
\t_V_reg_328[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \t_V_reg_328_reg__0\(7),
      I1 => \t_V_reg_328[10]_i_4_n_2\,
      I2 => \t_V_reg_328_reg__0\(6),
      I3 => \t_V_reg_328_reg__0\(8),
      I4 => \t_V_reg_328_reg__0\(9),
      O => col_V_fu_478_p2(9)
    );
\t_V_reg_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_2\(0),
      D => col_V_fu_478_p2(0),
      Q => \t_V_reg_328_reg__0\(0),
      R => SR(0)
    );
\t_V_reg_328_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_2\(0),
      D => col_V_fu_478_p2(10),
      Q => \t_V_reg_328_reg__0\(10),
      R => SR(0)
    );
\t_V_reg_328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_2\(0),
      D => col_V_fu_478_p2(1),
      Q => \t_V_reg_328_reg__0\(1),
      R => SR(0)
    );
\t_V_reg_328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_2\(0),
      D => \t_V_reg_328[2]_i_1_n_2\,
      Q => \t_V_reg_328_reg__0\(2),
      R => SR(0)
    );
\t_V_reg_328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_2\(0),
      D => col_V_fu_478_p2(3),
      Q => \t_V_reg_328_reg__0\(3),
      R => SR(0)
    );
\t_V_reg_328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_2\(0),
      D => col_V_fu_478_p2(4),
      Q => \t_V_reg_328_reg__0\(4),
      R => SR(0)
    );
\t_V_reg_328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_2\(0),
      D => col_V_fu_478_p2(5),
      Q => \t_V_reg_328_reg__0\(5),
      R => SR(0)
    );
\t_V_reg_328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_2\(0),
      D => col_V_fu_478_p2(6),
      Q => \t_V_reg_328_reg__0\(6),
      R => SR(0)
    );
\t_V_reg_328_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_2\(0),
      D => col_V_fu_478_p2(7),
      Q => \t_V_reg_328_reg__0\(7),
      R => SR(0)
    );
\t_V_reg_328_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_2\(0),
      D => col_V_fu_478_p2(8),
      Q => \t_V_reg_328_reg__0\(8),
      R => SR(0)
    );
\t_V_reg_328_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[1]_2\(0),
      D => col_V_fu_478_p2(9),
      Q => \t_V_reg_328_reg__0\(9),
      R => SR(0)
    );
\tmp4_reg_1086[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone8_in,
      I1 => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      O => tmp4_reg_10860
    );
\tmp4_reg_1086[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_reg_1076(7),
      I1 => tmp_102_i_i_reg_1071(7),
      I2 => tmp_109_cast_i_i_cas_fu_774_p1(7),
      O => \tmp4_reg_1086[10]_i_3_n_2\
    );
\tmp4_reg_1086[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => tmp_109_cast_i_i_cas_fu_774_p1(8),
      I1 => tmp_102_i_i_reg_1071(8),
      I2 => tmp_reg_1076(8),
      I3 => tmp_109_cast_i_i_cas_fu_774_p1(9),
      O => \tmp4_reg_1086[10]_i_4_n_2\
    );
\tmp4_reg_1086[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp4_reg_1086[10]_i_3_n_2\,
      I1 => tmp_reg_1076(8),
      I2 => tmp_102_i_i_reg_1071(8),
      I3 => tmp_109_cast_i_i_cas_fu_774_p1(8),
      O => \tmp4_reg_1086[10]_i_5_n_2\
    );
\tmp4_reg_1086[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_102_i_i_reg_1071(3),
      I1 => tmp_109_cast_i_i_cas_fu_774_p1(3),
      I2 => tmp_reg_1076(3),
      O => \tmp4_reg_1086[3]_i_2_n_2\
    );
\tmp4_reg_1086[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp_102_i_i_reg_1071(3),
      I1 => tmp_reg_1076(3),
      I2 => tmp_109_cast_i_i_cas_fu_774_p1(3),
      I3 => tmp_reg_1076(2),
      I4 => tmp_109_cast_i_i_cas_fu_774_p1(2),
      O => \tmp4_reg_1086[3]_i_3_n_2\
    );
\tmp4_reg_1086[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_reg_1076(2),
      I1 => tmp_109_cast_i_i_cas_fu_774_p1(2),
      I2 => tmp_102_i_i_reg_1071(2),
      O => \tmp4_reg_1086[3]_i_4_n_2\
    );
\tmp4_reg_1086[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_102_i_i_reg_1071(1),
      I1 => tmp_reg_1076(1),
      O => \tmp4_reg_1086[3]_i_5_n_2\
    );
\tmp4_reg_1086[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_102_i_i_reg_1071(0),
      I1 => tmp_reg_1076(0),
      O => \tmp4_reg_1086[3]_i_6_n_2\
    );
\tmp4_reg_1086[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_reg_1076(6),
      I1 => tmp_102_i_i_reg_1071(6),
      I2 => tmp_109_cast_i_i_cas_fu_774_p1(6),
      O => \tmp4_reg_1086[7]_i_2_n_2\
    );
\tmp4_reg_1086[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_reg_1076(5),
      I1 => tmp_102_i_i_reg_1071(5),
      I2 => tmp_109_cast_i_i_cas_fu_774_p1(5),
      O => \tmp4_reg_1086[7]_i_3_n_2\
    );
\tmp4_reg_1086[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_reg_1076(4),
      I1 => tmp_102_i_i_reg_1071(4),
      I2 => tmp_109_cast_i_i_cas_fu_774_p1(4),
      O => \tmp4_reg_1086[7]_i_4_n_2\
    );
\tmp4_reg_1086[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_102_i_i_reg_1071(3),
      I1 => tmp_reg_1076(3),
      I2 => tmp_109_cast_i_i_cas_fu_774_p1(3),
      O => \tmp4_reg_1086[7]_i_5_n_2\
    );
\tmp4_reg_1086[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_reg_1076(7),
      I1 => tmp_102_i_i_reg_1071(7),
      I2 => tmp_109_cast_i_i_cas_fu_774_p1(7),
      I3 => \tmp4_reg_1086[7]_i_2_n_2\,
      O => \tmp4_reg_1086[7]_i_6_n_2\
    );
\tmp4_reg_1086[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_reg_1076(6),
      I1 => tmp_102_i_i_reg_1071(6),
      I2 => tmp_109_cast_i_i_cas_fu_774_p1(6),
      I3 => \tmp4_reg_1086[7]_i_3_n_2\,
      O => \tmp4_reg_1086[7]_i_7_n_2\
    );
\tmp4_reg_1086[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_reg_1076(5),
      I1 => tmp_102_i_i_reg_1071(5),
      I2 => tmp_109_cast_i_i_cas_fu_774_p1(5),
      I3 => \tmp4_reg_1086[7]_i_4_n_2\,
      O => \tmp4_reg_1086[7]_i_8_n_2\
    );
\tmp4_reg_1086[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_reg_1076(4),
      I1 => tmp_102_i_i_reg_1071(4),
      I2 => tmp_109_cast_i_i_cas_fu_774_p1(4),
      I3 => \tmp4_reg_1086[7]_i_5_n_2\,
      O => \tmp4_reg_1086[7]_i_9_n_2\
    );
\tmp4_reg_1086_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp4_fu_778_p2(0),
      Q => tmp4_reg_1086(0),
      R => '0'
    );
\tmp4_reg_1086_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp4_fu_778_p2(10),
      Q => tmp4_reg_1086(10),
      R => '0'
    );
\tmp4_reg_1086_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1086_reg[7]_i_1_n_2\,
      CO(3) => \NLW_tmp4_reg_1086_reg[10]_i_2_CO_UNCONNECTED\(3),
      CO(2) => tmp4_fu_778_p2(10),
      CO(1) => \NLW_tmp4_reg_1086_reg[10]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \tmp4_reg_1086_reg[10]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_109_cast_i_i_cas_fu_774_p1(9),
      DI(0) => \tmp4_reg_1086[10]_i_3_n_2\,
      O(3 downto 2) => \NLW_tmp4_reg_1086_reg[10]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp4_fu_778_p2(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \tmp4_reg_1086[10]_i_4_n_2\,
      S(0) => \tmp4_reg_1086[10]_i_5_n_2\
    );
\tmp4_reg_1086_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp4_fu_778_p2(1),
      Q => tmp4_reg_1086(1),
      R => '0'
    );
\tmp4_reg_1086_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp4_fu_778_p2(2),
      Q => tmp4_reg_1086(2),
      R => '0'
    );
\tmp4_reg_1086_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp4_fu_778_p2(3),
      Q => tmp4_reg_1086(3),
      R => '0'
    );
\tmp4_reg_1086_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp4_reg_1086_reg[3]_i_1_n_2\,
      CO(2) => \tmp4_reg_1086_reg[3]_i_1_n_3\,
      CO(1) => \tmp4_reg_1086_reg[3]_i_1_n_4\,
      CO(0) => \tmp4_reg_1086_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp4_reg_1086[3]_i_2_n_2\,
      DI(2 downto 0) => tmp_102_i_i_reg_1071(2 downto 0),
      O(3 downto 0) => tmp4_fu_778_p2(3 downto 0),
      S(3) => \tmp4_reg_1086[3]_i_3_n_2\,
      S(2) => \tmp4_reg_1086[3]_i_4_n_2\,
      S(1) => \tmp4_reg_1086[3]_i_5_n_2\,
      S(0) => \tmp4_reg_1086[3]_i_6_n_2\
    );
\tmp4_reg_1086_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp4_fu_778_p2(4),
      Q => tmp4_reg_1086(4),
      R => '0'
    );
\tmp4_reg_1086_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp4_fu_778_p2(5),
      Q => tmp4_reg_1086(5),
      R => '0'
    );
\tmp4_reg_1086_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp4_fu_778_p2(6),
      Q => tmp4_reg_1086(6),
      R => '0'
    );
\tmp4_reg_1086_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp4_fu_778_p2(7),
      Q => tmp4_reg_1086(7),
      R => '0'
    );
\tmp4_reg_1086_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1086_reg[3]_i_1_n_2\,
      CO(3) => \tmp4_reg_1086_reg[7]_i_1_n_2\,
      CO(2) => \tmp4_reg_1086_reg[7]_i_1_n_3\,
      CO(1) => \tmp4_reg_1086_reg[7]_i_1_n_4\,
      CO(0) => \tmp4_reg_1086_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp4_reg_1086[7]_i_2_n_2\,
      DI(2) => \tmp4_reg_1086[7]_i_3_n_2\,
      DI(1) => \tmp4_reg_1086[7]_i_4_n_2\,
      DI(0) => \tmp4_reg_1086[7]_i_5_n_2\,
      O(3 downto 0) => tmp4_fu_778_p2(7 downto 4),
      S(3) => \tmp4_reg_1086[7]_i_6_n_2\,
      S(2) => \tmp4_reg_1086[7]_i_7_n_2\,
      S(1) => \tmp4_reg_1086[7]_i_8_n_2\,
      S(0) => \tmp4_reg_1086[7]_i_9_n_2\
    );
\tmp4_reg_1086_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp4_fu_778_p2(8),
      Q => tmp4_reg_1086(8),
      R => '0'
    );
\tmp4_reg_1086_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp4_fu_778_p2(9),
      Q => tmp4_reg_1086(9),
      R => '0'
    );
\tmp_102_i_i_reg_1071[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[3]\,
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf1_V_0_i_i_reg_437(3),
      O => tmp_98_cast_i_i_fu_681_p1(3)
    );
\tmp_102_i_i_reg_1071[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[2]\,
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf1_V_0_i_i_reg_437(2),
      O => tmp_98_cast_i_i_fu_681_p1(2)
    );
\tmp_102_i_i_reg_1071[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[1]\,
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf1_V_0_i_i_reg_437(1),
      O => tmp_98_cast_i_i_fu_681_p1(1)
    );
\tmp_102_i_i_reg_1071[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf1_V_0_i_i_reg_437(0),
      O => tmp_98_cast_i_i_fu_681_p1(0)
    );
\tmp_102_i_i_reg_1071[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[7]\,
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf1_V_0_i_i_reg_437(7),
      O => tmp_98_cast_i_i_fu_681_p1(7)
    );
\tmp_102_i_i_reg_1071[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[6]\,
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf1_V_0_i_i_reg_437(6),
      O => tmp_98_cast_i_i_fu_681_p1(6)
    );
\tmp_102_i_i_reg_1071[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[5]\,
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf1_V_0_i_i_reg_437(5),
      O => tmp_98_cast_i_i_fu_681_p1(5)
    );
\tmp_102_i_i_reg_1071[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[4]\,
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_i_reg_999_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf1_V_0_i_i_reg_437(4),
      O => tmp_98_cast_i_i_fu_681_p1(4)
    );
\tmp_102_i_i_reg_1071_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_102_i_i_fu_697_p2(0),
      Q => tmp_102_i_i_reg_1071(0),
      R => '0'
    );
\tmp_102_i_i_reg_1071_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_102_i_i_fu_697_p2(1),
      Q => tmp_102_i_i_reg_1071(1),
      R => '0'
    );
\tmp_102_i_i_reg_1071_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_102_i_i_fu_697_p2(2),
      Q => tmp_102_i_i_reg_1071(2),
      R => '0'
    );
\tmp_102_i_i_reg_1071_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_102_i_i_fu_697_p2(3),
      Q => tmp_102_i_i_reg_1071(3),
      R => '0'
    );
\tmp_102_i_i_reg_1071_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_102_i_i_fu_697_p2(4),
      Q => tmp_102_i_i_reg_1071(4),
      R => '0'
    );
\tmp_102_i_i_reg_1071_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_102_i_i_fu_697_p2(5),
      Q => tmp_102_i_i_reg_1071(5),
      R => '0'
    );
\tmp_102_i_i_reg_1071_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_102_i_i_fu_697_p2(6),
      Q => tmp_102_i_i_reg_1071(6),
      R => '0'
    );
\tmp_102_i_i_reg_1071_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_102_i_i_fu_697_p2(7),
      Q => tmp_102_i_i_reg_1071(7),
      R => '0'
    );
\tmp_102_i_i_reg_1071_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_102_i_i_fu_697_p2(8),
      Q => tmp_102_i_i_reg_1071(8),
      R => '0'
    );
\tmp_104_i_i_reg_1081[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[2]\,
      I1 => src_buf3_0_V_reg_412(2),
      I2 => src_buf2_2_V_reg_1060(2),
      O => \tmp_104_i_i_reg_1081[3]_i_10_n_2\
    );
\tmp_104_i_i_reg_1081[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[2]\,
      I1 => exitcond_i_i_i_reg_999_pp1_iter6_reg,
      I2 => ap_enable_reg_pp1_iter7_reg_n_2,
      I3 => src_buf2_0_V_reg_387_pp1_iter6_reg(2),
      O => \tmp_104_i_i_reg_1081[3]_i_11_n_2\
    );
\tmp_104_i_i_reg_1081[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => exitcond_i_i_i_reg_999_pp1_iter6_reg,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      O => \tmp_104_i_i_reg_1081[3]_i_12_n_2\
    );
\tmp_104_i_i_reg_1081[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => src_buf2_2_V_reg_1060(2),
      I1 => src_buf3_0_V_reg_412(2),
      I2 => \src_buf1_0_V_reg_425_reg_n_2_[2]\,
      O => \tmp_104_i_i_reg_1081[3]_i_13_n_2\
    );
\tmp_104_i_i_reg_1081[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[1]\,
      I1 => exitcond_i_i_i_reg_999_pp1_iter6_reg,
      I2 => ap_enable_reg_pp1_iter7_reg_n_2,
      I3 => src_buf2_0_V_reg_387_pp1_iter6_reg(1),
      O => tmp_73_cast_i_i_fu_721_p1(1)
    );
\tmp_104_i_i_reg_1081[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[3]_i_10_n_2\,
      I1 => \tmp_104_i_i_reg_1081[3]_i_11_n_2\,
      I2 => src_buf2_2_V_reg_1060(1),
      I3 => src_buf3_0_V_reg_412(1),
      I4 => \src_buf1_0_V_reg_425_reg_n_2_[1]\,
      O => \tmp_104_i_i_reg_1081[3]_i_2_n_2\
    );
\tmp_104_i_i_reg_1081[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[1]\,
      I1 => src_buf3_0_V_reg_412(1),
      I2 => src_buf2_2_V_reg_1060(1),
      I3 => \tmp_104_i_i_reg_1081[3]_i_11_n_2\,
      I4 => \tmp_104_i_i_reg_1081[3]_i_10_n_2\,
      O => \tmp_104_i_i_reg_1081[3]_i_3_n_2\
    );
\tmp_104_i_i_reg_1081[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => src_buf2_2_V_reg_1060(1),
      I1 => src_buf3_0_V_reg_412(1),
      I2 => \src_buf1_0_V_reg_425_reg_n_2_[1]\,
      I3 => src_buf2_0_V_reg_387_pp1_iter6_reg(1),
      I4 => \tmp_104_i_i_reg_1081[3]_i_12_n_2\,
      I5 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[1]\,
      O => \tmp_104_i_i_reg_1081[3]_i_4_n_2\
    );
\tmp_104_i_i_reg_1081[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf3_0_V_reg_412(0),
      I1 => \src_buf1_0_V_reg_425_reg_n_2_[0]\,
      I2 => src_buf2_2_V_reg_1060(0),
      O => \tmp_104_i_i_reg_1081[3]_i_5_n_2\
    );
\tmp_104_i_i_reg_1081[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[3]_i_2_n_2\,
      I1 => \tmp_104_i_i_reg_1081[3]_i_13_n_2\,
      I2 => \tmp_104_i_i_reg_1081[7]_i_17_n_2\,
      I3 => \src_buf1_0_V_reg_425_reg_n_2_[3]\,
      I4 => src_buf3_0_V_reg_412(3),
      I5 => src_buf2_2_V_reg_1060(3),
      O => \tmp_104_i_i_reg_1081[3]_i_6_n_2\
    );
\tmp_104_i_i_reg_1081[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[3]_i_10_n_2\,
      I1 => \tmp_104_i_i_reg_1081[3]_i_11_n_2\,
      I2 => tmp_73_cast_i_i_fu_721_p1(1),
      I3 => \src_buf1_0_V_reg_425_reg_n_2_[1]\,
      I4 => src_buf3_0_V_reg_412(1),
      I5 => src_buf2_2_V_reg_1060(1),
      O => \tmp_104_i_i_reg_1081[3]_i_7_n_2\
    );
\tmp_104_i_i_reg_1081[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[3]_i_4_n_2\,
      I1 => src_buf3_0_V_reg_412(0),
      I2 => \src_buf1_0_V_reg_425_reg_n_2_[0]\,
      I3 => src_buf2_2_V_reg_1060(0),
      O => \tmp_104_i_i_reg_1081[3]_i_8_n_2\
    );
\tmp_104_i_i_reg_1081[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => src_buf2_2_V_reg_1060(0),
      I1 => \src_buf1_0_V_reg_425_reg_n_2_[0]\,
      I2 => src_buf3_0_V_reg_412(0),
      I3 => src_buf2_0_V_reg_387_pp1_iter6_reg(0),
      I4 => \tmp_104_i_i_reg_1081[3]_i_12_n_2\,
      I5 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[0]\,
      O => \tmp_104_i_i_reg_1081[3]_i_9_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[6]\,
      I1 => src_buf3_0_V_reg_412(6),
      I2 => src_buf2_2_V_reg_1060(6),
      O => \tmp_104_i_i_reg_1081[7]_i_10_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[6]\,
      I1 => exitcond_i_i_i_reg_999_pp1_iter6_reg,
      I2 => ap_enable_reg_pp1_iter7_reg_n_2,
      I3 => src_buf2_0_V_reg_387_pp1_iter6_reg(6),
      O => \tmp_104_i_i_reg_1081[7]_i_11_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[5]\,
      I1 => src_buf3_0_V_reg_412(5),
      I2 => src_buf2_2_V_reg_1060(5),
      O => \tmp_104_i_i_reg_1081[7]_i_12_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[5]\,
      I1 => exitcond_i_i_i_reg_999_pp1_iter6_reg,
      I2 => ap_enable_reg_pp1_iter7_reg_n_2,
      I3 => src_buf2_0_V_reg_387_pp1_iter6_reg(5),
      O => \tmp_104_i_i_reg_1081[7]_i_13_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[4]\,
      I1 => src_buf3_0_V_reg_412(4),
      I2 => src_buf2_2_V_reg_1060(4),
      O => \tmp_104_i_i_reg_1081[7]_i_14_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[4]\,
      I1 => exitcond_i_i_i_reg_999_pp1_iter6_reg,
      I2 => ap_enable_reg_pp1_iter7_reg_n_2,
      I3 => src_buf2_0_V_reg_387_pp1_iter6_reg(4),
      O => \tmp_104_i_i_reg_1081[7]_i_15_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[3]\,
      I1 => src_buf3_0_V_reg_412(3),
      I2 => src_buf2_2_V_reg_1060(3),
      O => \tmp_104_i_i_reg_1081[7]_i_16_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[3]\,
      I1 => exitcond_i_i_i_reg_999_pp1_iter6_reg,
      I2 => ap_enable_reg_pp1_iter7_reg_n_2,
      I3 => src_buf2_0_V_reg_387_pp1_iter6_reg(3),
      O => \tmp_104_i_i_reg_1081[7]_i_17_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => src_buf2_2_V_reg_1060(5),
      I1 => src_buf3_0_V_reg_412(5),
      I2 => \src_buf1_0_V_reg_425_reg_n_2_[5]\,
      O => \tmp_104_i_i_reg_1081[7]_i_18_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => src_buf2_2_V_reg_1060(4),
      I1 => src_buf3_0_V_reg_412(4),
      I2 => \src_buf1_0_V_reg_425_reg_n_2_[4]\,
      O => \tmp_104_i_i_reg_1081[7]_i_19_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[7]_i_10_n_2\,
      I1 => \tmp_104_i_i_reg_1081[7]_i_11_n_2\,
      I2 => src_buf2_2_V_reg_1060(5),
      I3 => src_buf3_0_V_reg_412(5),
      I4 => \src_buf1_0_V_reg_425_reg_n_2_[5]\,
      O => \tmp_104_i_i_reg_1081[7]_i_2_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => src_buf2_2_V_reg_1060(3),
      I1 => src_buf3_0_V_reg_412(3),
      I2 => \src_buf1_0_V_reg_425_reg_n_2_[3]\,
      O => \tmp_104_i_i_reg_1081[7]_i_20_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[7]_i_12_n_2\,
      I1 => \tmp_104_i_i_reg_1081[7]_i_13_n_2\,
      I2 => src_buf2_2_V_reg_1060(4),
      I3 => src_buf3_0_V_reg_412(4),
      I4 => \src_buf1_0_V_reg_425_reg_n_2_[4]\,
      O => \tmp_104_i_i_reg_1081[7]_i_3_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[7]_i_14_n_2\,
      I1 => \tmp_104_i_i_reg_1081[7]_i_15_n_2\,
      I2 => src_buf2_2_V_reg_1060(3),
      I3 => src_buf3_0_V_reg_412(3),
      I4 => \src_buf1_0_V_reg_425_reg_n_2_[3]\,
      O => \tmp_104_i_i_reg_1081[7]_i_4_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[7]_i_16_n_2\,
      I1 => \tmp_104_i_i_reg_1081[7]_i_17_n_2\,
      I2 => src_buf2_2_V_reg_1060(2),
      I3 => src_buf3_0_V_reg_412(2),
      I4 => \src_buf1_0_V_reg_425_reg_n_2_[2]\,
      O => \tmp_104_i_i_reg_1081[7]_i_5_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[7]_i_2_n_2\,
      I1 => \tmp_104_i_i_reg_1081[9]_i_4_n_2\,
      I2 => \tmp_104_i_i_reg_1081[9]_i_5_n_2\,
      I3 => src_buf2_2_V_reg_1060(6),
      I4 => src_buf3_0_V_reg_412(6),
      I5 => \src_buf1_0_V_reg_425_reg_n_2_[6]\,
      O => \tmp_104_i_i_reg_1081[7]_i_6_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[7]_i_3_n_2\,
      I1 => \tmp_104_i_i_reg_1081[7]_i_18_n_2\,
      I2 => \tmp_104_i_i_reg_1081[7]_i_11_n_2\,
      I3 => \src_buf1_0_V_reg_425_reg_n_2_[6]\,
      I4 => src_buf3_0_V_reg_412(6),
      I5 => src_buf2_2_V_reg_1060(6),
      O => \tmp_104_i_i_reg_1081[7]_i_7_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[7]_i_4_n_2\,
      I1 => \tmp_104_i_i_reg_1081[7]_i_19_n_2\,
      I2 => \tmp_104_i_i_reg_1081[7]_i_13_n_2\,
      I3 => \src_buf1_0_V_reg_425_reg_n_2_[5]\,
      I4 => src_buf3_0_V_reg_412(5),
      I5 => src_buf2_2_V_reg_1060(5),
      O => \tmp_104_i_i_reg_1081[7]_i_8_n_2\
    );
\tmp_104_i_i_reg_1081[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[7]_i_5_n_2\,
      I1 => \tmp_104_i_i_reg_1081[7]_i_20_n_2\,
      I2 => \tmp_104_i_i_reg_1081[7]_i_15_n_2\,
      I3 => \src_buf1_0_V_reg_425_reg_n_2_[4]\,
      I4 => src_buf3_0_V_reg_412(4),
      I5 => src_buf2_2_V_reg_1060(4),
      O => \tmp_104_i_i_reg_1081[7]_i_9_n_2\
    );
\tmp_104_i_i_reg_1081[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[9]_i_4_n_2\,
      I1 => \tmp_104_i_i_reg_1081[9]_i_5_n_2\,
      I2 => src_buf2_2_V_reg_1060(6),
      I3 => src_buf3_0_V_reg_412(6),
      I4 => \src_buf1_0_V_reg_425_reg_n_2_[6]\,
      O => \tmp_104_i_i_reg_1081[9]_i_2_n_2\
    );
\tmp_104_i_i_reg_1081[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \tmp_104_i_i_reg_1081[9]_i_6_n_2\,
      I1 => \tmp_104_i_i_reg_1081[9]_i_5_n_2\,
      I2 => src_buf2_2_V_reg_1060(7),
      I3 => src_buf3_0_V_reg_412(7),
      I4 => \src_buf1_0_V_reg_425_reg_n_2_[7]\,
      O => \tmp_104_i_i_reg_1081[9]_i_3_n_2\
    );
\tmp_104_i_i_reg_1081[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf2_2_V_reg_1060(7),
      I1 => src_buf3_0_V_reg_412(7),
      I2 => \src_buf1_0_V_reg_425_reg_n_2_[7]\,
      O => \tmp_104_i_i_reg_1081[9]_i_4_n_2\
    );
\tmp_104_i_i_reg_1081[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[7]\,
      I1 => exitcond_i_i_i_reg_999_pp1_iter6_reg,
      I2 => ap_enable_reg_pp1_iter7_reg_n_2,
      I3 => src_buf2_0_V_reg_387_pp1_iter6_reg(7),
      O => \tmp_104_i_i_reg_1081[9]_i_5_n_2\
    );
\tmp_104_i_i_reg_1081[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_buf2_2_V_reg_1060(6),
      I1 => src_buf3_0_V_reg_412(6),
      I2 => \src_buf1_0_V_reg_425_reg_n_2_[6]\,
      O => \tmp_104_i_i_reg_1081[9]_i_6_n_2\
    );
\tmp_104_i_i_reg_1081_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp_104_i_i_fu_756_p2(0),
      Q => tmp_108_cast_i_i_fu_791_p1(1),
      R => '0'
    );
\tmp_104_i_i_reg_1081_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp_104_i_i_fu_756_p2(1),
      Q => tmp_108_cast_i_i_fu_791_p1(2),
      R => '0'
    );
\tmp_104_i_i_reg_1081_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp_104_i_i_fu_756_p2(2),
      Q => tmp_108_cast_i_i_fu_791_p1(3),
      R => '0'
    );
\tmp_104_i_i_reg_1081_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp_104_i_i_fu_756_p2(3),
      Q => tmp_108_cast_i_i_fu_791_p1(4),
      R => '0'
    );
\tmp_104_i_i_reg_1081_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_104_i_i_reg_1081_reg[3]_i_1_n_2\,
      CO(2) => \tmp_104_i_i_reg_1081_reg[3]_i_1_n_3\,
      CO(1) => \tmp_104_i_i_reg_1081_reg[3]_i_1_n_4\,
      CO(0) => \tmp_104_i_i_reg_1081_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_104_i_i_reg_1081[3]_i_2_n_2\,
      DI(2) => \tmp_104_i_i_reg_1081[3]_i_3_n_2\,
      DI(1) => \tmp_104_i_i_reg_1081[3]_i_4_n_2\,
      DI(0) => \tmp_104_i_i_reg_1081[3]_i_5_n_2\,
      O(3 downto 0) => tmp_104_i_i_fu_756_p2(3 downto 0),
      S(3) => \tmp_104_i_i_reg_1081[3]_i_6_n_2\,
      S(2) => \tmp_104_i_i_reg_1081[3]_i_7_n_2\,
      S(1) => \tmp_104_i_i_reg_1081[3]_i_8_n_2\,
      S(0) => \tmp_104_i_i_reg_1081[3]_i_9_n_2\
    );
\tmp_104_i_i_reg_1081_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp_104_i_i_fu_756_p2(4),
      Q => tmp_108_cast_i_i_fu_791_p1(5),
      R => '0'
    );
\tmp_104_i_i_reg_1081_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp_104_i_i_fu_756_p2(5),
      Q => tmp_108_cast_i_i_fu_791_p1(6),
      R => '0'
    );
\tmp_104_i_i_reg_1081_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp_104_i_i_fu_756_p2(6),
      Q => tmp_108_cast_i_i_fu_791_p1(7),
      R => '0'
    );
\tmp_104_i_i_reg_1081_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp_104_i_i_fu_756_p2(7),
      Q => tmp_108_cast_i_i_fu_791_p1(8),
      R => '0'
    );
\tmp_104_i_i_reg_1081_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_104_i_i_reg_1081_reg[3]_i_1_n_2\,
      CO(3) => \tmp_104_i_i_reg_1081_reg[7]_i_1_n_2\,
      CO(2) => \tmp_104_i_i_reg_1081_reg[7]_i_1_n_3\,
      CO(1) => \tmp_104_i_i_reg_1081_reg[7]_i_1_n_4\,
      CO(0) => \tmp_104_i_i_reg_1081_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_104_i_i_reg_1081[7]_i_2_n_2\,
      DI(2) => \tmp_104_i_i_reg_1081[7]_i_3_n_2\,
      DI(1) => \tmp_104_i_i_reg_1081[7]_i_4_n_2\,
      DI(0) => \tmp_104_i_i_reg_1081[7]_i_5_n_2\,
      O(3 downto 0) => tmp_104_i_i_fu_756_p2(7 downto 4),
      S(3) => \tmp_104_i_i_reg_1081[7]_i_6_n_2\,
      S(2) => \tmp_104_i_i_reg_1081[7]_i_7_n_2\,
      S(1) => \tmp_104_i_i_reg_1081[7]_i_8_n_2\,
      S(0) => \tmp_104_i_i_reg_1081[7]_i_9_n_2\
    );
\tmp_104_i_i_reg_1081_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp_104_i_i_fu_756_p2(8),
      Q => tmp_108_cast_i_i_fu_791_p1(9),
      R => '0'
    );
\tmp_104_i_i_reg_1081_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp4_reg_10860,
      D => tmp_104_i_i_fu_756_p2(9),
      Q => tmp_108_cast_i_i_fu_791_p1(10),
      R => '0'
    );
\tmp_104_i_i_reg_1081_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_104_i_i_reg_1081_reg[7]_i_1_n_2\,
      CO(3 downto 2) => \NLW_tmp_104_i_i_reg_1081_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_104_i_i_fu_756_p2(9),
      CO(0) => \NLW_tmp_104_i_i_reg_1081_reg[9]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_104_i_i_reg_1081[9]_i_2_n_2\,
      O(3 downto 1) => \NLW_tmp_104_i_i_reg_1081_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_104_i_i_fu_756_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \tmp_104_i_i_reg_1081[9]_i_3_n_2\
    );
\tmp_112_i_i_reg_1015[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \tmp_112_i_i_reg_1015_reg_n_2_[0]\,
      I1 => \tmp_112_i_i_reg_1015[0]_i_2_n_2\,
      I2 => t_V_2_reg_363_pp1_iter1_reg(8),
      I3 => t_V_2_reg_363_pp1_iter1_reg(10),
      I4 => t_V_2_reg_363_pp1_iter1_reg(9),
      I5 => tmp_112_i_i_reg_10150,
      O => \tmp_112_i_i_reg_1015[0]_i_1_n_2\
    );
\tmp_112_i_i_reg_1015[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => t_V_2_reg_363_pp1_iter1_reg(2),
      I1 => t_V_2_reg_363_pp1_iter1_reg(3),
      I2 => t_V_2_reg_363_pp1_iter1_reg(0),
      I3 => t_V_2_reg_363_pp1_iter1_reg(1),
      I4 => \tmp_112_i_i_reg_1015[0]_i_3_n_2\,
      O => \tmp_112_i_i_reg_1015[0]_i_2_n_2\
    );
\tmp_112_i_i_reg_1015[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_V_2_reg_363_pp1_iter1_reg(5),
      I1 => t_V_2_reg_363_pp1_iter1_reg(4),
      I2 => t_V_2_reg_363_pp1_iter1_reg(7),
      I3 => t_V_2_reg_363_pp1_iter1_reg(6),
      O => \tmp_112_i_i_reg_1015[0]_i_3_n_2\
    );
\tmp_112_i_i_reg_1015_pp1_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone8_in,
      CLK => ap_clk,
      D => \tmp_112_i_i_reg_1015_reg_n_2_[0]\,
      Q => \tmp_112_i_i_reg_1015_pp1_iter5_reg_reg[0]_srl3_n_2\
    );
\tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone8_in,
      D => \tmp_112_i_i_reg_1015_pp1_iter5_reg_reg[0]_srl3_n_2\,
      Q => \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_n_2\,
      R => '0'
    );
\tmp_112_i_i_reg_1015_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_112_i_i_reg_1015[0]_i_1_n_2\,
      Q => \tmp_112_i_i_reg_1015_reg_n_2_[0]\,
      R => '0'
    );
\tmp_83_i_i_reg_975[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00AA30AA"
    )
        port map (
      I0 => \tmp_83_i_i_reg_975_reg_n_2_[0]\,
      I1 => t_V_9_reg_339(0),
      I2 => \p_0385_3_i_i_reg_980[1]_i_3_n_2\,
      I3 => ap_NS_fsm(4),
      I4 => t_V_9_reg_339(4),
      I5 => t_V_9_reg_339(3),
      O => \tmp_83_i_i_reg_975[0]_i_1_n_2\
    );
\tmp_83_i_i_reg_975_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_83_i_i_reg_975[0]_i_1_n_2\,
      Q => \tmp_83_i_i_reg_975_reg_n_2_[0]\,
      R => '0'
    );
\tmp_85_i_i_reg_995[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555557F7F7FFF"
    )
        port map (
      I0 => t_V_1_reg_351(9),
      I1 => t_V_1_reg_351(7),
      I2 => t_V_1_reg_351(6),
      I3 => t_V_1_reg_351(5),
      I4 => t_V_1_reg_351(4),
      I5 => t_V_1_reg_351(8),
      O => tmp_85_i_i_fu_605_p2
    );
\tmp_85_i_i_reg_995_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => tmp_85_i_i_fu_605_p2,
      Q => \tmp_85_i_i_reg_995_reg_n_2_[0]\,
      R => '0'
    );
\tmp_88_i_i_reg_1091[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[2]\,
      I1 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[2]\,
      I2 => src_buf3_0_V_reg_412(2),
      O => \tmp_88_i_i_reg_1091[3]_i_2_n_2\
    );
\tmp_88_i_i_reg_1091[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[1]\,
      I1 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[1]\,
      I2 => src_buf3_0_V_reg_412(1),
      O => \tmp_88_i_i_reg_1091[3]_i_3_n_2\
    );
\tmp_88_i_i_reg_1091[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_buf3_0_V_reg_412(0),
      I1 => \src_buf1_0_V_reg_425_reg_n_2_[0]\,
      I2 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[0]\,
      O => \tmp_88_i_i_reg_1091[3]_i_4_n_2\
    );
\tmp_88_i_i_reg_1091[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[3]\,
      I1 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[3]\,
      I2 => src_buf3_0_V_reg_412(3),
      I3 => \tmp_88_i_i_reg_1091[3]_i_2_n_2\,
      O => \tmp_88_i_i_reg_1091[3]_i_5_n_2\
    );
\tmp_88_i_i_reg_1091[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[2]\,
      I1 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[2]\,
      I2 => src_buf3_0_V_reg_412(2),
      I3 => \tmp_88_i_i_reg_1091[3]_i_3_n_2\,
      O => \tmp_88_i_i_reg_1091[3]_i_6_n_2\
    );
\tmp_88_i_i_reg_1091[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[1]\,
      I1 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[1]\,
      I2 => src_buf3_0_V_reg_412(1),
      I3 => \tmp_88_i_i_reg_1091[3]_i_4_n_2\,
      O => \tmp_88_i_i_reg_1091[3]_i_7_n_2\
    );
\tmp_88_i_i_reg_1091[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf3_0_V_reg_412(0),
      I1 => \src_buf1_0_V_reg_425_reg_n_2_[0]\,
      I2 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[0]\,
      O => \tmp_88_i_i_reg_1091[3]_i_8_n_2\
    );
\tmp_88_i_i_reg_1091[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[6]\,
      I1 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[6]\,
      I2 => src_buf3_0_V_reg_412(6),
      O => \tmp_88_i_i_reg_1091[7]_i_2_n_2\
    );
\tmp_88_i_i_reg_1091[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[5]\,
      I1 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[5]\,
      I2 => src_buf3_0_V_reg_412(5),
      O => \tmp_88_i_i_reg_1091[7]_i_3_n_2\
    );
\tmp_88_i_i_reg_1091[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[4]\,
      I1 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[4]\,
      I2 => src_buf3_0_V_reg_412(4),
      O => \tmp_88_i_i_reg_1091[7]_i_4_n_2\
    );
\tmp_88_i_i_reg_1091[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[3]\,
      I1 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[3]\,
      I2 => src_buf3_0_V_reg_412(3),
      O => \tmp_88_i_i_reg_1091[7]_i_5_n_2\
    );
\tmp_88_i_i_reg_1091[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_88_i_i_reg_1091[7]_i_2_n_2\,
      I1 => \src_buf1_0_V_reg_425_reg_n_2_[7]\,
      I2 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[7]\,
      I3 => src_buf3_0_V_reg_412(7),
      O => \tmp_88_i_i_reg_1091[7]_i_6_n_2\
    );
\tmp_88_i_i_reg_1091[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[6]\,
      I1 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[6]\,
      I2 => src_buf3_0_V_reg_412(6),
      I3 => \tmp_88_i_i_reg_1091[7]_i_3_n_2\,
      O => \tmp_88_i_i_reg_1091[7]_i_7_n_2\
    );
\tmp_88_i_i_reg_1091[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[5]\,
      I1 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[5]\,
      I2 => src_buf3_0_V_reg_412(5),
      I3 => \tmp_88_i_i_reg_1091[7]_i_4_n_2\,
      O => \tmp_88_i_i_reg_1091[7]_i_8_n_2\
    );
\tmp_88_i_i_reg_1091[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \src_buf1_0_V_reg_425_reg_n_2_[4]\,
      I1 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[4]\,
      I2 => src_buf3_0_V_reg_412(4),
      I3 => \tmp_88_i_i_reg_1091[7]_i_5_n_2\,
      O => \tmp_88_i_i_reg_1091[7]_i_9_n_2\
    );
\tmp_88_i_i_reg_1091[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \src_buf2_V_0_i_i_reg_399_reg_n_2_[7]\,
      I1 => src_buf3_0_V_reg_412(7),
      I2 => \src_buf1_0_V_reg_425_reg_n_2_[7]\,
      O => \tmp_88_i_i_reg_1091[9]_i_2_n_2\
    );
\tmp_88_i_i_reg_1091_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_88_i_i_fu_851_p2(0),
      Q => tmp_92_cast_i_i_fu_898_p1(1),
      R => '0'
    );
\tmp_88_i_i_reg_1091_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_88_i_i_fu_851_p2(1),
      Q => tmp_92_cast_i_i_fu_898_p1(2),
      R => '0'
    );
\tmp_88_i_i_reg_1091_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_88_i_i_fu_851_p2(2),
      Q => tmp_92_cast_i_i_fu_898_p1(3),
      R => '0'
    );
\tmp_88_i_i_reg_1091_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_88_i_i_fu_851_p2(3),
      Q => tmp_92_cast_i_i_fu_898_p1(4),
      R => '0'
    );
\tmp_88_i_i_reg_1091_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_88_i_i_reg_1091_reg[3]_i_1_n_2\,
      CO(2) => \tmp_88_i_i_reg_1091_reg[3]_i_1_n_3\,
      CO(1) => \tmp_88_i_i_reg_1091_reg[3]_i_1_n_4\,
      CO(0) => \tmp_88_i_i_reg_1091_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_88_i_i_reg_1091[3]_i_2_n_2\,
      DI(2) => \tmp_88_i_i_reg_1091[3]_i_3_n_2\,
      DI(1) => \tmp_88_i_i_reg_1091[3]_i_4_n_2\,
      DI(0) => '0',
      O(3 downto 0) => tmp_88_i_i_fu_851_p2(3 downto 0),
      S(3) => \tmp_88_i_i_reg_1091[3]_i_5_n_2\,
      S(2) => \tmp_88_i_i_reg_1091[3]_i_6_n_2\,
      S(1) => \tmp_88_i_i_reg_1091[3]_i_7_n_2\,
      S(0) => \tmp_88_i_i_reg_1091[3]_i_8_n_2\
    );
\tmp_88_i_i_reg_1091_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_88_i_i_fu_851_p2(4),
      Q => tmp_92_cast_i_i_fu_898_p1(5),
      R => '0'
    );
\tmp_88_i_i_reg_1091_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_88_i_i_fu_851_p2(5),
      Q => tmp_92_cast_i_i_fu_898_p1(6),
      R => '0'
    );
\tmp_88_i_i_reg_1091_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_88_i_i_fu_851_p2(6),
      Q => tmp_92_cast_i_i_fu_898_p1(7),
      R => '0'
    );
\tmp_88_i_i_reg_1091_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_88_i_i_fu_851_p2(7),
      Q => tmp_92_cast_i_i_fu_898_p1(8),
      R => '0'
    );
\tmp_88_i_i_reg_1091_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_88_i_i_reg_1091_reg[3]_i_1_n_2\,
      CO(3) => \tmp_88_i_i_reg_1091_reg[7]_i_1_n_2\,
      CO(2) => \tmp_88_i_i_reg_1091_reg[7]_i_1_n_3\,
      CO(1) => \tmp_88_i_i_reg_1091_reg[7]_i_1_n_4\,
      CO(0) => \tmp_88_i_i_reg_1091_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_88_i_i_reg_1091[7]_i_2_n_2\,
      DI(2) => \tmp_88_i_i_reg_1091[7]_i_3_n_2\,
      DI(1) => \tmp_88_i_i_reg_1091[7]_i_4_n_2\,
      DI(0) => \tmp_88_i_i_reg_1091[7]_i_5_n_2\,
      O(3 downto 0) => tmp_88_i_i_fu_851_p2(7 downto 4),
      S(3) => \tmp_88_i_i_reg_1091[7]_i_6_n_2\,
      S(2) => \tmp_88_i_i_reg_1091[7]_i_7_n_2\,
      S(1) => \tmp_88_i_i_reg_1091[7]_i_8_n_2\,
      S(0) => \tmp_88_i_i_reg_1091[7]_i_9_n_2\
    );
\tmp_88_i_i_reg_1091_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_88_i_i_fu_851_p2(8),
      Q => tmp_92_cast_i_i_fu_898_p1(9),
      R => '0'
    );
\tmp_88_i_i_reg_1091_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_88_i_i_fu_851_p2(9),
      Q => tmp_92_cast_i_i_fu_898_p1(10),
      R => '0'
    );
\tmp_88_i_i_reg_1091_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_88_i_i_reg_1091_reg[7]_i_1_n_2\,
      CO(3 downto 2) => \NLW_tmp_88_i_i_reg_1091_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_88_i_i_fu_851_p2(9),
      CO(0) => \NLW_tmp_88_i_i_reg_1091_reg[9]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_88_i_i_reg_1091_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_88_i_i_fu_851_p2(8),
      S(3 downto 1) => B"001",
      S(0) => \tmp_88_i_i_reg_1091[9]_i_2_n_2\
    );
\tmp_94_i_i_reg_1096[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => src_buf3_V_0_i_i_reg_375(7),
      I1 => tmp_109_cast_i_i_cas_fu_774_p1(7),
      I2 => src_buf1_V_0_i_i_reg_437(7),
      I3 => tmp_109_cast_i_i_cas_fu_774_p1(8),
      O => \tmp_94_i_i_reg_1096[10]_i_2_n_2\
    );
\tmp_94_i_i_reg_1096[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf3_V_0_i_i_reg_375(3),
      I1 => src_buf1_V_0_i_i_reg_437(3),
      I2 => tmp_109_cast_i_i_cas_fu_774_p1(3),
      O => \tmp_94_i_i_reg_1096[3]_i_2_n_2\
    );
\tmp_94_i_i_reg_1096[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => src_buf3_V_0_i_i_reg_375(3),
      I1 => tmp_109_cast_i_i_cas_fu_774_p1(3),
      I2 => src_buf1_V_0_i_i_reg_437(3),
      I3 => src_buf1_V_0_i_i_reg_437(2),
      I4 => tmp_109_cast_i_i_cas_fu_774_p1(2),
      O => \tmp_94_i_i_reg_1096[3]_i_3_n_2\
    );
\tmp_94_i_i_reg_1096[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => src_buf1_V_0_i_i_reg_437(2),
      I1 => tmp_109_cast_i_i_cas_fu_774_p1(2),
      I2 => src_buf3_V_0_i_i_reg_375(2),
      O => \tmp_94_i_i_reg_1096[3]_i_4_n_2\
    );
\tmp_94_i_i_reg_1096[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_buf3_V_0_i_i_reg_375(1),
      I1 => src_buf1_V_0_i_i_reg_437(1),
      O => \tmp_94_i_i_reg_1096[3]_i_5_n_2\
    );
\tmp_94_i_i_reg_1096[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_buf3_V_0_i_i_reg_375(0),
      I1 => src_buf1_V_0_i_i_reg_437(0),
      O => \tmp_94_i_i_reg_1096[3]_i_6_n_2\
    );
\tmp_94_i_i_reg_1096[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_buf1_V_0_i_i_reg_437(6),
      I1 => tmp_109_cast_i_i_cas_fu_774_p1(6),
      I2 => src_buf3_V_0_i_i_reg_375(6),
      O => \tmp_94_i_i_reg_1096[7]_i_2_n_2\
    );
\tmp_94_i_i_reg_1096[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_buf1_V_0_i_i_reg_437(5),
      I1 => tmp_109_cast_i_i_cas_fu_774_p1(5),
      I2 => src_buf3_V_0_i_i_reg_375(5),
      O => \tmp_94_i_i_reg_1096[7]_i_3_n_2\
    );
\tmp_94_i_i_reg_1096[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_buf1_V_0_i_i_reg_437(4),
      I1 => tmp_109_cast_i_i_cas_fu_774_p1(4),
      I2 => src_buf3_V_0_i_i_reg_375(4),
      O => \tmp_94_i_i_reg_1096[7]_i_4_n_2\
    );
\tmp_94_i_i_reg_1096[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => src_buf3_V_0_i_i_reg_375(3),
      I1 => tmp_109_cast_i_i_cas_fu_774_p1(3),
      I2 => src_buf1_V_0_i_i_reg_437(3),
      O => \tmp_94_i_i_reg_1096[7]_i_5_n_2\
    );
\tmp_94_i_i_reg_1096[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_94_i_i_reg_1096[7]_i_2_n_2\,
      I1 => tmp_109_cast_i_i_cas_fu_774_p1(7),
      I2 => src_buf1_V_0_i_i_reg_437(7),
      I3 => src_buf3_V_0_i_i_reg_375(7),
      O => \tmp_94_i_i_reg_1096[7]_i_6_n_2\
    );
\tmp_94_i_i_reg_1096[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_buf1_V_0_i_i_reg_437(6),
      I1 => tmp_109_cast_i_i_cas_fu_774_p1(6),
      I2 => src_buf3_V_0_i_i_reg_375(6),
      I3 => \tmp_94_i_i_reg_1096[7]_i_3_n_2\,
      O => \tmp_94_i_i_reg_1096[7]_i_7_n_2\
    );
\tmp_94_i_i_reg_1096[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_buf1_V_0_i_i_reg_437(5),
      I1 => tmp_109_cast_i_i_cas_fu_774_p1(5),
      I2 => src_buf3_V_0_i_i_reg_375(5),
      I3 => \tmp_94_i_i_reg_1096[7]_i_4_n_2\,
      O => \tmp_94_i_i_reg_1096[7]_i_8_n_2\
    );
\tmp_94_i_i_reg_1096[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => src_buf1_V_0_i_i_reg_437(4),
      I1 => tmp_109_cast_i_i_cas_fu_774_p1(4),
      I2 => src_buf3_V_0_i_i_reg_375(4),
      I3 => \tmp_94_i_i_reg_1096[7]_i_5_n_2\,
      O => \tmp_94_i_i_reg_1096[7]_i_9_n_2\
    );
\tmp_94_i_i_reg_1096_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_94_i_i_fu_873_p2(0),
      Q => tmp_94_i_i_reg_1096(0),
      R => '0'
    );
\tmp_94_i_i_reg_1096_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_94_i_i_fu_873_p2(10),
      Q => tmp_94_i_i_reg_1096(10),
      R => '0'
    );
\tmp_94_i_i_reg_1096_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_94_i_i_reg_1096_reg[7]_i_1_n_2\,
      CO(3) => \NLW_tmp_94_i_i_reg_1096_reg[10]_i_1_CO_UNCONNECTED\(3),
      CO(2) => tmp_94_i_i_fu_873_p2(10),
      CO(1) => \NLW_tmp_94_i_i_reg_1096_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \tmp_94_i_i_reg_1096_reg[10]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_109_cast_i_i_cas_fu_774_p1(8),
      O(3 downto 2) => \NLW_tmp_94_i_i_reg_1096_reg[10]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_94_i_i_fu_873_p2(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => tmp_109_cast_i_i_cas_fu_774_p1(9),
      S(0) => \tmp_94_i_i_reg_1096[10]_i_2_n_2\
    );
\tmp_94_i_i_reg_1096_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_94_i_i_fu_873_p2(1),
      Q => tmp_94_i_i_reg_1096(1),
      R => '0'
    );
\tmp_94_i_i_reg_1096_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_94_i_i_fu_873_p2(2),
      Q => tmp_94_i_i_reg_1096(2),
      R => '0'
    );
\tmp_94_i_i_reg_1096_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_94_i_i_fu_873_p2(3),
      Q => tmp_94_i_i_reg_1096(3),
      R => '0'
    );
\tmp_94_i_i_reg_1096_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_94_i_i_reg_1096_reg[3]_i_1_n_2\,
      CO(2) => \tmp_94_i_i_reg_1096_reg[3]_i_1_n_3\,
      CO(1) => \tmp_94_i_i_reg_1096_reg[3]_i_1_n_4\,
      CO(0) => \tmp_94_i_i_reg_1096_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_94_i_i_reg_1096[3]_i_2_n_2\,
      DI(2 downto 0) => src_buf3_V_0_i_i_reg_375(2 downto 0),
      O(3 downto 0) => tmp_94_i_i_fu_873_p2(3 downto 0),
      S(3) => \tmp_94_i_i_reg_1096[3]_i_3_n_2\,
      S(2) => \tmp_94_i_i_reg_1096[3]_i_4_n_2\,
      S(1) => \tmp_94_i_i_reg_1096[3]_i_5_n_2\,
      S(0) => \tmp_94_i_i_reg_1096[3]_i_6_n_2\
    );
\tmp_94_i_i_reg_1096_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_94_i_i_fu_873_p2(4),
      Q => tmp_94_i_i_reg_1096(4),
      R => '0'
    );
\tmp_94_i_i_reg_1096_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_94_i_i_fu_873_p2(5),
      Q => tmp_94_i_i_reg_1096(5),
      R => '0'
    );
\tmp_94_i_i_reg_1096_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_94_i_i_fu_873_p2(6),
      Q => tmp_94_i_i_reg_1096(6),
      R => '0'
    );
\tmp_94_i_i_reg_1096_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_94_i_i_fu_873_p2(7),
      Q => tmp_94_i_i_reg_1096(7),
      R => '0'
    );
\tmp_94_i_i_reg_1096_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_94_i_i_reg_1096_reg[3]_i_1_n_2\,
      CO(3) => \tmp_94_i_i_reg_1096_reg[7]_i_1_n_2\,
      CO(2) => \tmp_94_i_i_reg_1096_reg[7]_i_1_n_3\,
      CO(1) => \tmp_94_i_i_reg_1096_reg[7]_i_1_n_4\,
      CO(0) => \tmp_94_i_i_reg_1096_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_94_i_i_reg_1096[7]_i_2_n_2\,
      DI(2) => \tmp_94_i_i_reg_1096[7]_i_3_n_2\,
      DI(1) => \tmp_94_i_i_reg_1096[7]_i_4_n_2\,
      DI(0) => \tmp_94_i_i_reg_1096[7]_i_5_n_2\,
      O(3 downto 0) => tmp_94_i_i_fu_873_p2(7 downto 4),
      S(3) => \tmp_94_i_i_reg_1096[7]_i_6_n_2\,
      S(2) => \tmp_94_i_i_reg_1096[7]_i_7_n_2\,
      S(1) => \tmp_94_i_i_reg_1096[7]_i_8_n_2\,
      S(0) => \tmp_94_i_i_reg_1096[7]_i_9_n_2\
    );
\tmp_94_i_i_reg_1096_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_94_i_i_fu_873_p2(8),
      Q => tmp_94_i_i_reg_1096(8),
      R => '0'
    );
\tmp_94_i_i_reg_1096_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_94_i_i_fu_873_p2(9),
      Q => tmp_94_i_i_reg_1096(9),
      R => '0'
    );
\tmp_97_i_i_reg_1008[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone8_in,
      I1 => \exitcond_i_i_i_reg_999_pp1_iter1_reg_reg_n_2_[0]\,
      O => tmp_112_i_i_reg_10150
    );
\tmp_97_i_i_reg_1008_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_112_i_i_reg_10150,
      D => t_V_2_reg_363_pp1_iter1_reg(0),
      Q => \tmp_97_i_i_reg_1008_reg_n_2_[0]\,
      R => '0'
    );
\tmp_97_i_i_reg_1008_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_112_i_i_reg_10150,
      D => t_V_2_reg_363_pp1_iter1_reg(10),
      Q => \tmp_97_i_i_reg_1008_reg_n_2_[10]\,
      R => '0'
    );
\tmp_97_i_i_reg_1008_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_112_i_i_reg_10150,
      D => t_V_2_reg_363_pp1_iter1_reg(1),
      Q => \tmp_97_i_i_reg_1008_reg_n_2_[1]\,
      R => '0'
    );
\tmp_97_i_i_reg_1008_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_112_i_i_reg_10150,
      D => t_V_2_reg_363_pp1_iter1_reg(2),
      Q => \tmp_97_i_i_reg_1008_reg_n_2_[2]\,
      R => '0'
    );
\tmp_97_i_i_reg_1008_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_112_i_i_reg_10150,
      D => t_V_2_reg_363_pp1_iter1_reg(3),
      Q => \tmp_97_i_i_reg_1008_reg_n_2_[3]\,
      R => '0'
    );
\tmp_97_i_i_reg_1008_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_112_i_i_reg_10150,
      D => t_V_2_reg_363_pp1_iter1_reg(4),
      Q => \tmp_97_i_i_reg_1008_reg_n_2_[4]\,
      R => '0'
    );
\tmp_97_i_i_reg_1008_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_112_i_i_reg_10150,
      D => t_V_2_reg_363_pp1_iter1_reg(5),
      Q => \tmp_97_i_i_reg_1008_reg_n_2_[5]\,
      R => '0'
    );
\tmp_97_i_i_reg_1008_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_112_i_i_reg_10150,
      D => t_V_2_reg_363_pp1_iter1_reg(6),
      Q => \tmp_97_i_i_reg_1008_reg_n_2_[6]\,
      R => '0'
    );
\tmp_97_i_i_reg_1008_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_112_i_i_reg_10150,
      D => t_V_2_reg_363_pp1_iter1_reg(7),
      Q => \tmp_97_i_i_reg_1008_reg_n_2_[7]\,
      R => '0'
    );
\tmp_97_i_i_reg_1008_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_112_i_i_reg_10150,
      D => t_V_2_reg_363_pp1_iter1_reg(8),
      Q => \tmp_97_i_i_reg_1008_reg_n_2_[8]\,
      R => '0'
    );
\tmp_97_i_i_reg_1008_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_112_i_i_reg_10150,
      D => t_V_2_reg_363_pp1_iter1_reg(9),
      Q => \tmp_97_i_i_reg_1008_reg_n_2_[9]\,
      R => '0'
    );
\tmp_i_i_31_reg_969[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00AAC0AA"
    )
        port map (
      I0 => \tmp_i_i_31_reg_969_reg_n_2_[0]\,
      I1 => \tmp_i_i_31_reg_969[0]_i_2_n_2\,
      I2 => \tmp_i_i_31_reg_969[0]_i_3_n_2\,
      I3 => ap_NS_fsm(4),
      I4 => t_V_9_reg_339(4),
      I5 => t_V_9_reg_339(3),
      O => \tmp_i_i_31_reg_969[0]_i_1_n_2\
    );
\tmp_i_i_31_reg_969[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => t_V_9_reg_339(5),
      I1 => t_V_9_reg_339(9),
      I2 => t_V_9_reg_339(8),
      I3 => \tmp_i_i_31_reg_969[0]_i_4_n_2\,
      O => \tmp_i_i_31_reg_969[0]_i_2_n_2\
    );
\tmp_i_i_31_reg_969[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => t_V_9_reg_339(0),
      I1 => t_V_9_reg_339(1),
      I2 => t_V_9_reg_339(7),
      I3 => t_V_9_reg_339(6),
      O => \tmp_i_i_31_reg_969[0]_i_3_n_2\
    );
\tmp_i_i_31_reg_969[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_V_9_reg_339(11),
      I1 => t_V_9_reg_339(12),
      I2 => t_V_9_reg_339(2),
      I3 => t_V_9_reg_339(10),
      O => \tmp_i_i_31_reg_969[0]_i_4_n_2\
    );
\tmp_i_i_31_reg_969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_i_i_31_reg_969[0]_i_1_n_2\,
      Q => \tmp_i_i_31_reg_969_reg_n_2_[0]\,
      R => '0'
    );
\tmp_i_i_reg_943[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0000"
    )
        port map (
      I0 => buf_0_V_U_n_11,
      I1 => \exitcond1_i_i_reg_934_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => strm_src_V_V_empty_n,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \tmp_i_i_reg_943[10]_i_1_n_2\
    );
\tmp_i_i_reg_943_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_40_in,
      D => \tmp_i_i_reg_943_reg__0\(0),
      Q => \tmp_i_i_reg_943_pp0_iter1_reg_reg__0\(0),
      R => '0'
    );
\tmp_i_i_reg_943_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_40_in,
      D => \tmp_i_i_reg_943_reg__0\(10),
      Q => \tmp_i_i_reg_943_pp0_iter1_reg_reg__0\(10),
      R => '0'
    );
\tmp_i_i_reg_943_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_40_in,
      D => \tmp_i_i_reg_943_reg__0\(1),
      Q => \tmp_i_i_reg_943_pp0_iter1_reg_reg__0\(1),
      R => '0'
    );
\tmp_i_i_reg_943_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_40_in,
      D => \tmp_i_i_reg_943_reg__0\(2),
      Q => \tmp_i_i_reg_943_pp0_iter1_reg_reg__0\(2),
      R => '0'
    );
\tmp_i_i_reg_943_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_40_in,
      D => \tmp_i_i_reg_943_reg__0\(3),
      Q => \tmp_i_i_reg_943_pp0_iter1_reg_reg__0\(3),
      R => '0'
    );
\tmp_i_i_reg_943_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_40_in,
      D => \tmp_i_i_reg_943_reg__0\(4),
      Q => \tmp_i_i_reg_943_pp0_iter1_reg_reg__0\(4),
      R => '0'
    );
\tmp_i_i_reg_943_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_40_in,
      D => \tmp_i_i_reg_943_reg__0\(5),
      Q => \tmp_i_i_reg_943_pp0_iter1_reg_reg__0\(5),
      R => '0'
    );
\tmp_i_i_reg_943_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_40_in,
      D => \tmp_i_i_reg_943_reg__0\(6),
      Q => \tmp_i_i_reg_943_pp0_iter1_reg_reg__0\(6),
      R => '0'
    );
\tmp_i_i_reg_943_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_40_in,
      D => \tmp_i_i_reg_943_reg__0\(7),
      Q => \tmp_i_i_reg_943_pp0_iter1_reg_reg__0\(7),
      R => '0'
    );
\tmp_i_i_reg_943_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_40_in,
      D => \tmp_i_i_reg_943_reg__0\(8),
      Q => \tmp_i_i_reg_943_pp0_iter1_reg_reg__0\(8),
      R => '0'
    );
\tmp_i_i_reg_943_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_40_in,
      D => \tmp_i_i_reg_943_reg__0\(9),
      Q => \tmp_i_i_reg_943_pp0_iter1_reg_reg__0\(9),
      R => '0'
    );
\tmp_i_i_reg_943_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_i_i_reg_943[10]_i_1_n_2\,
      D => \t_V_reg_328_reg__0\(0),
      Q => \tmp_i_i_reg_943_reg__0\(0),
      R => '0'
    );
\tmp_i_i_reg_943_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_i_i_reg_943[10]_i_1_n_2\,
      D => \t_V_reg_328_reg__0\(10),
      Q => \tmp_i_i_reg_943_reg__0\(10),
      R => '0'
    );
\tmp_i_i_reg_943_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_i_i_reg_943[10]_i_1_n_2\,
      D => \t_V_reg_328_reg__0\(1),
      Q => \tmp_i_i_reg_943_reg__0\(1),
      R => '0'
    );
\tmp_i_i_reg_943_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_i_i_reg_943[10]_i_1_n_2\,
      D => \t_V_reg_328_reg__0\(2),
      Q => \tmp_i_i_reg_943_reg__0\(2),
      R => '0'
    );
\tmp_i_i_reg_943_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_i_i_reg_943[10]_i_1_n_2\,
      D => \t_V_reg_328_reg__0\(3),
      Q => \tmp_i_i_reg_943_reg__0\(3),
      R => '0'
    );
\tmp_i_i_reg_943_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_i_i_reg_943[10]_i_1_n_2\,
      D => \t_V_reg_328_reg__0\(4),
      Q => \tmp_i_i_reg_943_reg__0\(4),
      R => '0'
    );
\tmp_i_i_reg_943_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_i_i_reg_943[10]_i_1_n_2\,
      D => \t_V_reg_328_reg__0\(5),
      Q => \tmp_i_i_reg_943_reg__0\(5),
      R => '0'
    );
\tmp_i_i_reg_943_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_i_i_reg_943[10]_i_1_n_2\,
      D => \t_V_reg_328_reg__0\(6),
      Q => \tmp_i_i_reg_943_reg__0\(6),
      R => '0'
    );
\tmp_i_i_reg_943_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_i_i_reg_943[10]_i_1_n_2\,
      D => \t_V_reg_328_reg__0\(7),
      Q => \tmp_i_i_reg_943_reg__0\(7),
      R => '0'
    );
\tmp_i_i_reg_943_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_i_i_reg_943[10]_i_1_n_2\,
      D => \t_V_reg_328_reg__0\(8),
      Q => \tmp_i_i_reg_943_reg__0\(8),
      R => '0'
    );
\tmp_i_i_reg_943_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_i_i_reg_943[10]_i_1_n_2\,
      D => \t_V_reg_328_reg__0\(9),
      Q => \tmp_i_i_reg_943_reg__0\(9),
      R => '0'
    );
\tmp_reg_1076[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone8_in,
      I1 => exitcond_i_i_i_reg_999_pp1_iter4_reg,
      O => tmp_102_i_i_reg_10710
    );
\tmp_reg_1076_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_fu_703_p2(0),
      Q => tmp_reg_1076(0),
      R => '0'
    );
\tmp_reg_1076_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_fu_703_p2(1),
      Q => tmp_reg_1076(1),
      R => '0'
    );
\tmp_reg_1076_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_fu_703_p2(2),
      Q => tmp_reg_1076(2),
      R => '0'
    );
\tmp_reg_1076_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_fu_703_p2(3),
      Q => tmp_reg_1076(3),
      R => '0'
    );
\tmp_reg_1076_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_fu_703_p2(4),
      Q => tmp_reg_1076(4),
      R => '0'
    );
\tmp_reg_1076_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_fu_703_p2(5),
      Q => tmp_reg_1076(5),
      R => '0'
    );
\tmp_reg_1076_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_fu_703_p2(6),
      Q => tmp_reg_1076(6),
      R => '0'
    );
\tmp_reg_1076_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_fu_703_p2(7),
      Q => tmp_reg_1076(7),
      R => '0'
    );
\tmp_reg_1076_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_102_i_i_reg_10710,
      D => tmp_fu_703_p2(8),
      Q => tmp_reg_1076(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSobel3x3 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_1\ : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    p_dst_V_V_din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    p_dst1_V_V_din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    xFSobel_U0_p_src_V_V_read : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp1_iter4_reg_0 : in STD_LOGIC;
    gradx_mat_V_V_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grady_mat_V_V_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    start_for_xFDuplicate_rows_U0_full_n : in STD_LOGIC;
    xFSobel_U0_ap_start : in STD_LOGIC;
    grp_xFSobel3x3_fu_54_ap_start_reg : in STD_LOGIC;
    p_src_V_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    gaussian_mat_V_V_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSobel3x3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSobel3x3 is
  signal \ap_CS_fsm[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[10]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[12]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_6_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_4_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm132_out : STD_LOGIC;
  signal ap_block_pp1_stage0_subdone4_in : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter6 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter6_i_1__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter8_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter8_reg_n_2 : STD_LOGIC;
  signal ap_phi_reg_pp1_iter6_storemerge_reg_462 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter6_storemerge_reg_4620 : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter6_storemerge_reg_462[0]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter6_storemerge_reg_462[1]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter6_storemerge_reg_462[2]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter6_storemerge_reg_462[3]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter6_storemerge_reg_462[4]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter6_storemerge_reg_462[5]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter6_storemerge_reg_462[6]_i_1_n_2\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter6_storemerge_reg_462[7]_i_2_n_2\ : STD_LOGIC;
  signal buf_0_V_U_n_10 : STD_LOGIC;
  signal buf_0_V_addr_reg_1054 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_0_V_address0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_0_V_ce0 : STD_LOGIC;
  signal buf_1_V_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal buf_1_V_ce1 : STD_LOGIC;
  signal buf_2_V_U_n_27 : STD_LOGIC;
  signal buf_cop_0_V_1_fu_778_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_cop_0_V_1_reg_1164 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_cop_0_V_1_reg_11640 : STD_LOGIC;
  signal buf_cop_1_V_1_fu_792_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_cop_1_V_1_reg_1178 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_cop_1_V_2_fu_880_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_cop_1_V_2_reg_1203 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\ : STD_LOGIC;
  signal buf_cop_1_V_fu_738_p5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_cop_1_V_reg_1159 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_cop_1_V_reg_11590 : STD_LOGIC;
  signal buf_cop_2_V_1_fu_785_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_cop_2_V_1_reg_1171 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_cop_2_V_1_reg_1171_3 : STD_LOGIC;
  signal buf_cop_2_V_2_fu_887_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buf_cop_2_V_2_reg_1208 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_V_2_fu_584_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal col_V_2_reg_1049 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \col_V_2_reg_1049[10]_i_2_n_2\ : STD_LOGIC;
  signal col_V_3_fu_675_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal col_V_3_reg_11170 : STD_LOGIC;
  signal \col_V_3_reg_1117[10]_i_10_n_2\ : STD_LOGIC;
  signal \col_V_3_reg_1117[10]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_3_reg_1117[10]_i_3_n_2\ : STD_LOGIC;
  signal \col_V_3_reg_1117[10]_i_4_n_2\ : STD_LOGIC;
  signal \col_V_3_reg_1117[10]_i_5_n_2\ : STD_LOGIC;
  signal \col_V_3_reg_1117[10]_i_6_n_2\ : STD_LOGIC;
  signal \col_V_3_reg_1117[10]_i_7_n_2\ : STD_LOGIC;
  signal \col_V_3_reg_1117[10]_i_8_n_2\ : STD_LOGIC;
  signal \col_V_3_reg_1117[10]_i_9_n_2\ : STD_LOGIC;
  signal \col_V_3_reg_1117[4]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_3_reg_1117[6]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_3_reg_1117[8]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_3_reg_1117_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal col_V_fu_559_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal col_V_reg_10360 : STD_LOGIC;
  signal \col_V_reg_1036[10]_i_10_n_2\ : STD_LOGIC;
  signal \col_V_reg_1036[10]_i_3_n_2\ : STD_LOGIC;
  signal \col_V_reg_1036[10]_i_4_n_2\ : STD_LOGIC;
  signal \col_V_reg_1036[10]_i_5_n_2\ : STD_LOGIC;
  signal \col_V_reg_1036[10]_i_6_n_2\ : STD_LOGIC;
  signal \col_V_reg_1036[10]_i_7_n_2\ : STD_LOGIC;
  signal \col_V_reg_1036[10]_i_8_n_2\ : STD_LOGIC;
  signal \col_V_reg_1036[10]_i_9_n_2\ : STD_LOGIC;
  signal \col_V_reg_1036[3]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_reg_1036[4]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_reg_1036[6]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_reg_1036[8]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_reg_1036_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal exitcond1_i_fu_669_p2 : STD_LOGIC;
  signal exitcond1_i_reg_1113 : STD_LOGIC;
  signal exitcond1_i_reg_11130 : STD_LOGIC;
  signal \exitcond1_i_reg_1113[0]_i_3_n_2\ : STD_LOGIC;
  signal \exitcond1_i_reg_1113[0]_i_4_n_2\ : STD_LOGIC;
  signal \exitcond1_i_reg_1113[0]_i_5_n_2\ : STD_LOGIC;
  signal \exitcond1_i_reg_1113[0]_i_6_n_2\ : STD_LOGIC;
  signal \exitcond1_i_reg_1113[0]_i_7_n_2\ : STD_LOGIC;
  signal exitcond1_i_reg_1113_pp1_iter1_reg : STD_LOGIC;
  signal exitcond1_i_reg_1113_pp1_iter2_reg : STD_LOGIC;
  signal exitcond1_i_reg_1113_pp1_iter3_reg : STD_LOGIC;
  signal exitcond1_i_reg_1113_pp1_iter4_reg : STD_LOGIC;
  signal \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal exitcond1_i_reg_1113_pp1_iter7_reg : STD_LOGIC;
  signal exitcond2_fu_553_p2 : STD_LOGIC;
  signal exitcond2_reg_1032 : STD_LOGIC;
  signal g_x_V_fu_908_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \g_x_V_fu_908_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__0_n_2\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__0_n_3\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__0_n_4\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__0_n_5\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \g_x_V_fu_908_p2_carry__1_n_5\ : STD_LOGIC;
  signal g_x_V_fu_908_p2_carry_i_1_n_2 : STD_LOGIC;
  signal g_x_V_fu_908_p2_carry_i_2_n_2 : STD_LOGIC;
  signal g_x_V_fu_908_p2_carry_i_3_n_2 : STD_LOGIC;
  signal g_x_V_fu_908_p2_carry_i_4_n_2 : STD_LOGIC;
  signal g_x_V_fu_908_p2_carry_i_5_n_2 : STD_LOGIC;
  signal g_x_V_fu_908_p2_carry_i_6_n_2 : STD_LOGIC;
  signal g_x_V_fu_908_p2_carry_i_7_n_2 : STD_LOGIC;
  signal g_x_V_fu_908_p2_carry_i_8_n_2 : STD_LOGIC;
  signal g_x_V_fu_908_p2_carry_n_2 : STD_LOGIC;
  signal g_x_V_fu_908_p2_carry_n_3 : STD_LOGIC;
  signal g_x_V_fu_908_p2_carry_n_4 : STD_LOGIC;
  signal g_x_V_fu_908_p2_carry_n_5 : STD_LOGIC;
  signal g_x_V_reg_12130 : STD_LOGIC;
  signal \g_x_V_reg_1213[0]_i_1_n_2\ : STD_LOGIC;
  signal g_y_V_fu_947_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \g_y_V_fu_947_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__0_n_2\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__0_n_3\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__0_n_4\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__0_n_5\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__1_n_4\ : STD_LOGIC;
  signal \g_y_V_fu_947_p2_carry__1_n_5\ : STD_LOGIC;
  signal g_y_V_fu_947_p2_carry_i_1_n_2 : STD_LOGIC;
  signal g_y_V_fu_947_p2_carry_i_2_n_2 : STD_LOGIC;
  signal g_y_V_fu_947_p2_carry_i_3_n_2 : STD_LOGIC;
  signal g_y_V_fu_947_p2_carry_i_4_n_2 : STD_LOGIC;
  signal g_y_V_fu_947_p2_carry_i_5_n_2 : STD_LOGIC;
  signal g_y_V_fu_947_p2_carry_n_2 : STD_LOGIC;
  signal g_y_V_fu_947_p2_carry_n_3 : STD_LOGIC;
  signal g_y_V_fu_947_p2_carry_n_4 : STD_LOGIC;
  signal g_y_V_fu_947_p2_carry_n_5 : STD_LOGIC;
  signal grp_xFSobel3x3_fu_54_p_src_mat_V_V_read : STD_LOGIC;
  signal i_op_assign_1_reg_300 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \i_op_assign_1_reg_300[0]_i_1_n_2\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300[1]_i_1_n_2\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[10]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[11]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[12]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[13]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[14]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[15]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[16]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[17]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[18]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[19]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[1]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[20]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[21]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[22]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[23]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[24]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[25]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[26]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[27]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[28]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[29]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[2]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[30]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[31]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[3]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[4]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[5]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[6]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[7]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[8]\ : STD_LOGIC;
  signal \i_op_assign_1_reg_300_reg_n_2_[9]\ : STD_LOGIC;
  signal i_op_assign_reg_289 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_op_assign_reg_289[0]_i_1_n_2\ : STD_LOGIC;
  signal \i_op_assign_reg_289[1]_i_1_n_2\ : STD_LOGIC;
  signal init_buf_1_fu_572_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal lhs_V_1_fu_834_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal or_cond_fu_652_p2 : STD_LOGIC;
  signal or_cond_i_reg_1129 : STD_LOGIC;
  signal \or_cond_i_reg_1129[0]_i_1_n_2\ : STD_LOGIC;
  signal \or_cond_i_reg_1129[0]_i_2_n_2\ : STD_LOGIC;
  signal or_cond_i_reg_1129_pp1_iter1_reg : STD_LOGIC;
  signal or_cond_reg_1093 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 13 );
  signal p_24_in : STD_LOGIC;
  signal r_V_3_cast_fu_934_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal reg_474 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_481 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_4810 : STD_LOGIC;
  signal reg_485 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_V_1_reg_1088 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ret_V_2_fu_828_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_V_2_reg_1183 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_V_2_reg_11830 : STD_LOGIC;
  signal \ret_V_2_reg_1183[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_2_reg_1183[3]_i_3_n_2\ : STD_LOGIC;
  signal \ret_V_2_reg_1183[3]_i_4_n_2\ : STD_LOGIC;
  signal \ret_V_2_reg_1183[3]_i_5_n_2\ : STD_LOGIC;
  signal \ret_V_2_reg_1183[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_2_reg_1183[7]_i_3_n_2\ : STD_LOGIC;
  signal \ret_V_2_reg_1183[7]_i_4_n_2\ : STD_LOGIC;
  signal \ret_V_2_reg_1183[7]_i_5_n_2\ : STD_LOGIC;
  signal \ret_V_2_reg_1183_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_2_reg_1183_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_2_reg_1183_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_2_reg_1183_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_V_2_reg_1183_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_2_reg_1183_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_2_reg_1183_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_2_reg_1183_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal ret_V_3_fu_842_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ret_V_3_reg_1188 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ret_V_3_reg_1188[3]_i_6_n_2\ : STD_LOGIC;
  signal \ret_V_3_reg_1188[3]_i_7_n_2\ : STD_LOGIC;
  signal \ret_V_3_reg_1188[3]_i_8_n_2\ : STD_LOGIC;
  signal \ret_V_3_reg_1188[3]_i_9_n_2\ : STD_LOGIC;
  signal \ret_V_3_reg_1188[7]_i_6_n_2\ : STD_LOGIC;
  signal \ret_V_3_reg_1188[7]_i_7_n_2\ : STD_LOGIC;
  signal \ret_V_3_reg_1188[7]_i_8_n_2\ : STD_LOGIC;
  signal \ret_V_3_reg_1188[7]_i_9_n_2\ : STD_LOGIC;
  signal \ret_V_3_reg_1188_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_3_reg_1188_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_3_reg_1188_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_3_reg_1188_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \ret_V_3_reg_1188_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_3_reg_1188_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_3_reg_1188_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_3_reg_1188_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal ret_V_fu_618_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rhs_V_3_fu_838_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal row_V_fu_961_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \row_ind_0_V_reg_343[0]_i_1_n_2\ : STD_LOGIC;
  signal \row_ind_0_V_reg_343[1]_i_1_n_2\ : STD_LOGIC;
  signal \row_ind_0_V_reg_343_reg_n_2_[0]\ : STD_LOGIC;
  signal \row_ind_0_V_reg_343_reg_n_2_[1]\ : STD_LOGIC;
  signal \row_ind_1_V_1_reg_333[0]_i_1_n_2\ : STD_LOGIC;
  signal \row_ind_1_V_1_reg_333[1]_i_1_n_2\ : STD_LOGIC;
  signal \row_ind_1_V_1_reg_333_reg_n_2_[0]\ : STD_LOGIC;
  signal \row_ind_1_V_1_reg_333_reg_n_2_[1]\ : STD_LOGIC;
  signal \row_ind_2_V_1_fu_134[0]_i_1_n_2\ : STD_LOGIC;
  signal \row_ind_2_V_1_fu_134[1]_i_1_n_2\ : STD_LOGIC;
  signal row_ind_2_V_1_fu_134_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \row_ind_2_V_1_load_reg_985_reg_n_2_[0]\ : STD_LOGIC;
  signal \row_ind_2_V_1_load_reg_985_reg_n_2_[1]\ : STD_LOGIC;
  signal \row_ind_2_V_2_fu_138[0]_i_1_n_2\ : STD_LOGIC;
  signal \row_ind_2_V_2_fu_138[1]_i_1_n_2\ : STD_LOGIC;
  signal row_ind_2_V_2_fu_138_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_ind_2_V_2_load_reg_990_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \row_ind_2_V_fu_142[0]_i_1_n_2\ : STD_LOGIC;
  signal \row_ind_2_V_fu_142[1]_i_1_n_2\ : STD_LOGIC;
  signal row_ind_2_V_fu_142_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_ind_2_V_load_reg_996_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_buf_0_1_reg_438 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_0_1_reg_4380 : STD_LOGIC;
  signal src_buf_0_1_reg_438_0 : STD_LOGIC;
  signal src_buf_0_1_reg_438_pp1_iter6_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_1_1_reg_414 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_1_1_reg_4140 : STD_LOGIC;
  signal src_buf_1_1_reg_414_4 : STD_LOGIC;
  signal src_buf_1_reg_426 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_2_1_reg_390 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_2_reg_402 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_buf_reg_450 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal storemerge_reg_462 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \storemerge_reg_462[0]_i_1_n_2\ : STD_LOGIC;
  signal \storemerge_reg_462[1]_i_1_n_2\ : STD_LOGIC;
  signal \storemerge_reg_462[2]_i_1_n_2\ : STD_LOGIC;
  signal \storemerge_reg_462[3]_i_1_n_2\ : STD_LOGIC;
  signal \storemerge_reg_462[4]_i_1_n_2\ : STD_LOGIC;
  signal \storemerge_reg_462[5]_i_1_n_2\ : STD_LOGIC;
  signal \storemerge_reg_462[6]_i_1_n_2\ : STD_LOGIC;
  signal \storemerge_reg_462[7]_i_1_n_2\ : STD_LOGIC;
  signal \storemerge_reg_462[7]_i_2_n_2\ : STD_LOGIC;
  signal t_V_6_reg_322 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \t_V_7_reg_366[9]_i_3_n_2\ : STD_LOGIC;
  signal \t_V_7_reg_366_reg__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \t_V_7_reg_366_reg__0__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal t_V_8_reg_378 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_8_reg_3780 : STD_LOGIC;
  signal t_V_8_reg_378_2 : STD_LOGIC;
  signal t_V_8_reg_378_pp1_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_8_reg_378_pp1_iter2_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_reg_310 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_reg_3100 : STD_LOGIC;
  signal t_V_reg_310_1 : STD_LOGIC;
  signal t_V_reg_310_pp0_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_11_reg_1122 : STD_LOGIC;
  signal \tmp_11_reg_1122[0]_i_1_n_2\ : STD_LOGIC;
  signal tmp_11_reg_1122_pp1_iter1_reg : STD_LOGIC;
  signal \tmp_11_reg_1122_pp1_iter3_reg_reg[0]_srl2_n_2\ : STD_LOGIC;
  signal tmp_11_reg_1122_pp1_iter4_reg : STD_LOGIC;
  signal tmp_11_reg_1122_pp1_iter5_reg : STD_LOGIC;
  signal tmp_14_fu_848_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \tmp_14_fu_848_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \tmp_14_fu_848_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \tmp_14_fu_848_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \tmp_14_fu_848_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \tmp_14_fu_848_p2_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \tmp_14_fu_848_p2_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \tmp_14_fu_848_p2_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \tmp_14_fu_848_p2_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \tmp_14_fu_848_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_14_fu_848_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_14_fu_848_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_14_fu_848_p2_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_14_fu_848_p2_carry__1_i_1_n_2\ : STD_LOGIC;
  signal tmp_14_fu_848_p2_carry_i_1_n_2 : STD_LOGIC;
  signal tmp_14_fu_848_p2_carry_i_2_n_2 : STD_LOGIC;
  signal tmp_14_fu_848_p2_carry_i_3_n_2 : STD_LOGIC;
  signal tmp_14_fu_848_p2_carry_i_4_n_2 : STD_LOGIC;
  signal tmp_14_fu_848_p2_carry_i_5_n_2 : STD_LOGIC;
  signal tmp_14_fu_848_p2_carry_i_6_n_2 : STD_LOGIC;
  signal tmp_14_fu_848_p2_carry_i_7_n_2 : STD_LOGIC;
  signal tmp_14_fu_848_p2_carry_n_2 : STD_LOGIC;
  signal tmp_14_fu_848_p2_carry_n_3 : STD_LOGIC;
  signal tmp_14_fu_848_p2_carry_n_4 : STD_LOGIC;
  signal tmp_14_fu_848_p2_carry_n_5 : STD_LOGIC;
  signal tmp_16_fu_874_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tmp_16_fu_874_p2__1_carry__0_i_10_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_11_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_12_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_13_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_14_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_15_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_16_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_i_9_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry__1_n_5\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_i_10_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_i_11_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_i_1_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_i_2_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_i_3_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_i_4_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_i_5_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_i_6_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_i_7_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_i_8_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_i_9_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_n_2\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_n_3\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_n_4\ : STD_LOGIC;
  signal \tmp_16_fu_874_p2__1_carry_n_5\ : STD_LOGIC;
  signal tmp_16_reg_1198 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_17_fu_597_p5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_17_reg_1070 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_19_reg_1023 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_19_reg_1023[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_1023[1]_i_1_n_2\ : STD_LOGIC;
  signal tmp_20_reg_11530 : STD_LOGIC;
  signal \tmp_20_reg_1153[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_1153[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_20_reg_1153[0]_i_4_n_2\ : STD_LOGIC;
  signal tmp_20_reg_1153_pp1_iter4_reg : STD_LOGIC;
  signal tmp_20_reg_1153_pp1_iter5_reg : STD_LOGIC;
  signal tmp_20_reg_1153_pp1_iter6_reg : STD_LOGIC;
  signal tmp_20_reg_1153_pp1_iter7_reg : STD_LOGIC;
  signal \tmp_20_reg_1153_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_24_reg_1027 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_24_reg_1027[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_1027[1]_i_1_n_2\ : STD_LOGIC;
  signal tmp_26_reg_1098 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_27_reg_1103 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_28_reg_1108 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_29_fu_703_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_29_reg_1133 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_29_reg_1133[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_29_reg_1133[1]_i_1_n_2\ : STD_LOGIC;
  signal tmp_29_reg_1133_pp1_iter1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_29_reg_1133_pp1_iter3_reg_reg[0]_srl2_n_2\ : STD_LOGIC;
  signal \tmp_29_reg_1133_pp1_iter3_reg_reg[1]_srl2_n_2\ : STD_LOGIC;
  signal tmp_29_reg_1133_pp1_iter4_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_2_fu_630_p2 : STD_LOGIC;
  signal tmp_2_reg_1083 : STD_LOGIC;
  signal tmp_3_reg_1014 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tmp_3_reg_1014[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_1014[1]_i_1_n_2\ : STD_LOGIC;
  signal tmp_42_2_fu_624_p2 : STD_LOGIC;
  signal tmp_42_2_reg_1078 : STD_LOGIC;
  signal \tmp_42_2_reg_1078[0]_i_1_n_2\ : STD_LOGIC;
  signal tmp_47_cast_fu_899_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal tmp_4_fu_541_p2 : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__0_n_5\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__1_n_4\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__1_n_5\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__2_i_1_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__2_i_2_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__2_i_3_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__2_i_4_n_2\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__2_n_3\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__2_n_4\ : STD_LOGIC;
  signal \tmp_4_fu_541_p2_carry__2_n_5\ : STD_LOGIC;
  signal tmp_4_fu_541_p2_carry_i_1_n_2 : STD_LOGIC;
  signal tmp_4_fu_541_p2_carry_i_2_n_2 : STD_LOGIC;
  signal tmp_4_fu_541_p2_carry_i_3_n_2 : STD_LOGIC;
  signal tmp_4_fu_541_p2_carry_i_4_n_2 : STD_LOGIC;
  signal tmp_4_fu_541_p2_carry_i_5_n_2 : STD_LOGIC;
  signal tmp_4_fu_541_p2_carry_n_2 : STD_LOGIC;
  signal tmp_4_fu_541_p2_carry_n_3 : STD_LOGIC;
  signal tmp_4_fu_541_p2_carry_n_4 : STD_LOGIC;
  signal tmp_4_fu_541_p2_carry_n_5 : STD_LOGIC;
  signal \zero_ind_V_reg_354[0]_i_1_n_2\ : STD_LOGIC;
  signal \zero_ind_V_reg_354[1]_i_1_n_2\ : STD_LOGIC;
  signal \zero_ind_V_reg_354_reg_n_2_[0]\ : STD_LOGIC;
  signal \zero_ind_V_reg_354_reg_n_2_[1]\ : STD_LOGIC;
  signal NLW_g_x_V_fu_908_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_g_x_V_fu_908_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_g_x_V_fu_908_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g_y_V_fu_947_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_g_y_V_fu_947_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_op_assign_1_reg_300_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_op_assign_1_reg_300_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ret_V_2_reg_1183_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_V_2_reg_1183_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ret_V_3_reg_1188_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ret_V_3_reg_1188_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_14_fu_848_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_14_fu_848_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_16_fu_874_p2__1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_16_fu_874_p2__1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_4_fu_541_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_4_fu_541_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_4_fu_541_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_4_fu_541_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_4\ : label is "soft_lutpair147";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \buf_cop_2_V_2_reg_1208[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \buf_cop_2_V_2_reg_1208[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \buf_cop_2_V_2_reg_1208[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \buf_cop_2_V_2_reg_1208[3]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \buf_cop_2_V_2_reg_1208[4]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \buf_cop_2_V_2_reg_1208[5]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \buf_cop_2_V_2_reg_1208[6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \buf_cop_2_V_2_reg_1208[7]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \col_V_2_reg_1049[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \col_V_2_reg_1049[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \col_V_2_reg_1049[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \col_V_2_reg_1049[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \col_V_2_reg_1049[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \col_V_2_reg_1049[7]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \col_V_2_reg_1049[8]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \col_V_2_reg_1049[9]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \col_V_3_reg_1117[10]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \col_V_3_reg_1117[8]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \col_V_reg_1036[10]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \col_V_reg_1036[8]_i_2\ : label is "soft_lutpair142";
  attribute HLUTNM : string;
  attribute HLUTNM of \g_x_V_fu_908_p2_carry__0_i_1\ : label is "lutpair22";
  attribute HLUTNM of \g_x_V_fu_908_p2_carry__0_i_2\ : label is "lutpair21";
  attribute HLUTNM of \g_x_V_fu_908_p2_carry__0_i_3\ : label is "lutpair20";
  attribute HLUTNM of \g_x_V_fu_908_p2_carry__0_i_4\ : label is "lutpair19";
  attribute HLUTNM of \g_x_V_fu_908_p2_carry__0_i_6\ : label is "lutpair22";
  attribute HLUTNM of \g_x_V_fu_908_p2_carry__0_i_7\ : label is "lutpair21";
  attribute HLUTNM of \g_x_V_fu_908_p2_carry__0_i_8\ : label is "lutpair20";
  attribute HLUTNM of g_x_V_fu_908_p2_carry_i_1 : label is "lutpair18";
  attribute HLUTNM of g_x_V_fu_908_p2_carry_i_2 : label is "lutpair17";
  attribute HLUTNM of g_x_V_fu_908_p2_carry_i_3 : label is "lutpair16";
  attribute HLUTNM of g_x_V_fu_908_p2_carry_i_5 : label is "lutpair19";
  attribute HLUTNM of g_x_V_fu_908_p2_carry_i_6 : label is "lutpair18";
  attribute HLUTNM of g_x_V_fu_908_p2_carry_i_7 : label is "lutpair17";
  attribute HLUTNM of g_x_V_fu_908_p2_carry_i_8 : label is "lutpair16";
  attribute HLUTNM of \g_y_V_fu_947_p2_carry__0_i_1\ : label is "lutpair27";
  attribute HLUTNM of \g_y_V_fu_947_p2_carry__0_i_2\ : label is "lutpair26";
  attribute HLUTNM of \g_y_V_fu_947_p2_carry__0_i_3\ : label is "lutpair25";
  attribute HLUTNM of \g_y_V_fu_947_p2_carry__0_i_4\ : label is "lutpair24";
  attribute HLUTNM of \g_y_V_fu_947_p2_carry__0_i_5\ : label is "lutpair28";
  attribute HLUTNM of \g_y_V_fu_947_p2_carry__0_i_6\ : label is "lutpair27";
  attribute HLUTNM of \g_y_V_fu_947_p2_carry__0_i_7\ : label is "lutpair26";
  attribute HLUTNM of \g_y_V_fu_947_p2_carry__0_i_8\ : label is "lutpair25";
  attribute HLUTNM of \g_y_V_fu_947_p2_carry__1_i_2\ : label is "lutpair28";
  attribute HLUTNM of g_y_V_fu_947_p2_carry_i_1 : label is "lutpair23";
  attribute HLUTNM of g_y_V_fu_947_p2_carry_i_2 : label is "lutpair29";
  attribute HLUTNM of g_y_V_fu_947_p2_carry_i_3 : label is "lutpair24";
  attribute HLUTNM of g_y_V_fu_947_p2_carry_i_4 : label is "lutpair23";
  attribute HLUTNM of g_y_V_fu_947_p2_carry_i_5 : label is "lutpair29";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[13]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[14]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[15]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[16]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[17]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[19]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[20]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[21]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[22]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[23]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[24]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[25]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[26]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[27]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[28]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[29]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[30]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \i_op_assign_1_reg_300[31]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \i_op_assign_reg_289[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \i_op_assign_reg_289[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \row_ind_2_V_1_fu_134[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \row_ind_2_V_1_fu_134[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \row_ind_2_V_2_fu_138[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \row_ind_2_V_2_fu_138[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \row_ind_2_V_fu_142[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \row_ind_2_V_fu_142[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \t_V_7_reg_366[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \t_V_7_reg_366[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \t_V_7_reg_366[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \t_V_7_reg_366[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \t_V_7_reg_366[6]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \t_V_7_reg_366[7]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \t_V_7_reg_366[8]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \t_V_7_reg_366[9]_i_2\ : label is "soft_lutpair143";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \tmp_11_reg_1122_pp1_iter3_reg_reg[0]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_11_reg_1122_pp1_iter3_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \tmp_11_reg_1122_pp1_iter3_reg_reg[0]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_11_reg_1122_pp1_iter3_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_19_reg_1023[1]_i_1\ : label is "soft_lutpair145";
  attribute srl_bus_name of \tmp_29_reg_1133_pp1_iter3_reg_reg[0]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_29_reg_1133_pp1_iter3_reg_reg ";
  attribute srl_name of \tmp_29_reg_1133_pp1_iter3_reg_reg[0]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_29_reg_1133_pp1_iter3_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \tmp_29_reg_1133_pp1_iter3_reg_reg[1]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_29_reg_1133_pp1_iter3_reg_reg ";
  attribute srl_name of \tmp_29_reg_1133_pp1_iter3_reg_reg[1]_srl2\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/tmp_29_reg_1133_pp1_iter3_reg_reg[1]_srl2 ";
  attribute SOFT_HLUTNM of \tmp_3_reg_1014[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tmp_3_reg_1014[1]_i_1\ : label is "soft_lutpair139";
begin
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => gradx_mat_V_V_full_n,
      I1 => ap_block_pp1_stage0_subdone4_in,
      I2 => Q(1),
      I3 => exitcond1_i_reg_1113_pp1_iter7_reg,
      I4 => ap_enable_reg_pp1_iter8_reg_n_2,
      I5 => tmp_20_reg_1153_pp1_iter7_reg,
      O => E(0)
    );
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => grady_mat_V_V_full_n,
      I1 => ap_block_pp1_stage0_subdone4_in,
      I2 => Q(1),
      I3 => exitcond1_i_reg_1113_pp1_iter7_reg,
      I4 => ap_enable_reg_pp1_iter8_reg_n_2,
      I5 => tmp_20_reg_1153_pp1_iter7_reg,
      O => internal_full_n_reg(0)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_2\,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => grp_xFSobel3x3_fu_54_ap_start_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5757FF00"
    )
        port map (
      I0 => xFSobel_U0_ap_start,
      I1 => start_for_xFDuplicate_rows_U0_full_n,
      I2 => \ap_CS_fsm_reg[0]_1\,
      I3 => \^ap_cs_fsm_reg[1]_0\,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => \ap_CS_fsm[10]_i_2_n_2\,
      I2 => \t_V_7_reg_366_reg__0__0\(2),
      I3 => \t_V_7_reg_366_reg__0__0\(0),
      I4 => \t_V_7_reg_366_reg__0__0\(3),
      I5 => \t_V_7_reg_366_reg__0\(1),
      O => \ap_CS_fsm[0]_i_2__0_n_2\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => \ap_CS_fsm[10]_i_2_n_2\,
      I2 => \t_V_7_reg_366_reg__0__0\(2),
      I3 => \t_V_7_reg_366_reg__0__0\(0),
      I4 => \t_V_7_reg_366_reg__0__0\(3),
      I5 => \t_V_7_reg_366_reg__0\(1),
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(7),
      I1 => \t_V_7_reg_366_reg__0__0\(6),
      I2 => \t_V_7_reg_366_reg__0__0\(8),
      I3 => \t_V_7_reg_366_reg__0__0\(9),
      I4 => \t_V_7_reg_366_reg__0__0\(5),
      I5 => \t_V_7_reg_366_reg__0__0\(4),
      O => \ap_CS_fsm[10]_i_2_n_2\
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \ap_CS_fsm[12]_i_2_n_2\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \ap_CS_fsm[12]_i_2_n_2\,
      O => ap_NS_fsm(12)
    );
\ap_CS_fsm[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FBFBFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter6,
      I1 => ap_enable_reg_pp1_iter5,
      I2 => ap_enable_reg_pp1_iter4,
      I3 => ap_enable_reg_pp1_iter7,
      I4 => ap_enable_reg_pp1_iter8_reg_n_2,
      I5 => ap_block_pp1_stage0_subdone4_in,
      O => \ap_CS_fsm[12]_i_2_n_2\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF707070"
    )
        port map (
      I0 => i_op_assign_reg_289(0),
      I1 => i_op_assign_reg_289(1),
      I2 => ap_CS_fsm_state2,
      I3 => grp_xFSobel3x3_fu_54_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB11111"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \ap_CS_fsm_reg[0]_1\,
      I3 => start_for_xFDuplicate_rows_U0_full_n,
      I4 => xFSobel_U0_ap_start,
      O => D(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88A8"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[0]_i_2__0_n_2\,
      I2 => \ap_CS_fsm_reg_n_2_[0]\,
      I3 => grp_xFSobel3x3_fu_54_ap_start_reg,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => i_op_assign_reg_289(0),
      I2 => i_op_assign_reg_289(1),
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFBFBFBAAAAAAAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => buf_2_V_U_n_27,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[3]_i_3_n_2\,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_4_fu_541_p2,
      I1 => ap_CS_fsm_state3,
      O => ap_enable_reg_pp0_iter00
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => buf_0_V_U_n_10,
      I1 => \ap_CS_fsm[3]_i_4_n_2\,
      I2 => \ap_CS_fsm[4]_i_5_n_2\,
      I3 => \col_V_reg_1036[10]_i_4_n_2\,
      I4 => \ap_CS_fsm[4]_i_4_n_2\,
      I5 => \ap_CS_fsm[4]_i_3_n_2\,
      O => \ap_CS_fsm[3]_i_3_n_2\
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => t_V_reg_310(6),
      I1 => \col_V_reg_1036_reg__0\(6),
      I2 => t_V_reg_310(9),
      I3 => \col_V_reg_1036[8]_i_2_n_2\,
      I4 => \col_V_reg_1036_reg__0\(9),
      O => \ap_CS_fsm[3]_i_4_n_2\
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[4]_i_2__0_n_2\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_2,
      I4 => ap_enable_reg_pp0_iter2_reg_n_2,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_3_n_2\,
      I1 => \ap_CS_fsm[4]_i_4_n_2\,
      I2 => \col_V_reg_1036[10]_i_4_n_2\,
      I3 => \ap_CS_fsm[4]_i_5_n_2\,
      I4 => \col_V_reg_1036[10]_i_8_n_2\,
      I5 => \col_V_reg_1036[10]_i_5_n_2\,
      O => \ap_CS_fsm[4]_i_2__0_n_2\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFAFAFCFFFFFF"
    )
        port map (
      I0 => t_V_reg_310(7),
      I1 => \col_V_reg_1036_reg__0\(7),
      I2 => \col_V_reg_1036[10]_i_10_n_2\,
      I3 => \col_V_reg_1036_reg__0\(10),
      I4 => \col_V_reg_1036[8]_i_2_n_2\,
      I5 => t_V_reg_310(10),
      O => \ap_CS_fsm[4]_i_3_n_2\
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFB8FF"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(1),
      I1 => \col_V_reg_1036[8]_i_2_n_2\,
      I2 => t_V_reg_310(1),
      I3 => col_V_fu_559_p2(0),
      I4 => \ap_CS_fsm[4]_i_6_n_2\,
      I5 => \col_V_reg_1036[10]_i_9_n_2\,
      O => \ap_CS_fsm[4]_i_4_n_2\
    );
\ap_CS_fsm[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => exitcond2_reg_1032,
      I4 => t_V_reg_310(5),
      O => \ap_CS_fsm[4]_i_5_n_2\
    );
\ap_CS_fsm[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => exitcond2_reg_1032,
      I4 => t_V_reg_310(2),
      O => \ap_CS_fsm[4]_i_6_n_2\
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => tmp_4_fu_541_p2,
      I2 => ap_CS_fsm_state3,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[9]_i_2_n_2\,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[9]_i_2_n_2\,
      I2 => ap_CS_fsm_state23,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => t_V_6_reg_322(1),
      I1 => t_V_6_reg_322(8),
      I2 => t_V_6_reg_322(2),
      I3 => \ap_CS_fsm[9]_i_3_n_2\,
      I4 => \ap_CS_fsm[9]_i_4_n_2\,
      O => \ap_CS_fsm[9]_i_2_n_2\
    );
\ap_CS_fsm[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_V_6_reg_322(9),
      I1 => t_V_6_reg_322(0),
      I2 => t_V_6_reg_322(4),
      I3 => t_V_6_reg_322(3),
      O => \ap_CS_fsm[9]_i_3_n_2\
    );
\ap_CS_fsm[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => t_V_6_reg_322(7),
      I1 => t_V_6_reg_322(6),
      I2 => t_V_6_reg_322(10),
      I3 => t_V_6_reg_322(5),
      O => \ap_CS_fsm[9]_i_4_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state13,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state23,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state7,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state8,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state9,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state12,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD00000000000"
    )
        port map (
      I0 => p_24_in,
      I1 => \ap_CS_fsm[4]_i_2__0_n_2\,
      I2 => ap_CS_fsm_state3,
      I3 => tmp_4_fu_541_p2,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[4]_i_2__0_n_2\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_2,
      I4 => gaussian_mat_V_V_empty_n,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00700000000000"
    )
        port map (
      I0 => tmp_4_fu_541_p2,
      I1 => ap_CS_fsm_state3,
      I2 => ap_enable_reg_pp0_iter2_reg_n_2,
      I3 => ap_enable_reg_pp0_iter1_reg_n_2,
      I4 => gaussian_mat_V_V_empty_n,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_2\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_2\,
      Q => ap_enable_reg_pp0_iter2_reg_n_2,
      R => '0'
    );
\ap_enable_reg_pp1_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F70000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_block_pp1_stage0_subdone4_in,
      I2 => \exitcond1_i_reg_1113[0]_i_3_n_2\,
      I3 => ap_CS_fsm_state13,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp1_iter0_i_1__0_n_2\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__0_n_2\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => ap_enable_reg_pp1_iter0,
      Q => ap_enable_reg_pp1_iter1,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => ap_enable_reg_pp1_iter3,
      Q => ap_enable_reg_pp1_iter4,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
ap_enable_reg_pp1_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => ap_enable_reg_pp1_iter4,
      Q => ap_enable_reg_pp1_iter5,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_enable_reg_pp1_iter6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter4,
      I1 => ap_enable_reg_pp1_iter5,
      O => \ap_enable_reg_pp1_iter6_i_1__0_n_2\
    );
ap_enable_reg_pp1_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => \ap_enable_reg_pp1_iter6_i_1__0_n_2\,
      Q => ap_enable_reg_pp1_iter6,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
ap_enable_reg_pp1_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => ap_enable_reg_pp1_iter6,
      Q => ap_enable_reg_pp1_iter7,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
ap_enable_reg_pp1_iter8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_enable_reg_pp1_iter7,
      I2 => ap_block_pp1_stage0_subdone4_in,
      I3 => ap_enable_reg_pp1_iter8_reg_n_2,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp1_iter8_i_1_n_2
    );
ap_enable_reg_pp1_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter8_i_1_n_2,
      Q => ap_enable_reg_pp1_iter8_reg_n_2,
      R => '0'
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(0),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf_0_1_reg_438(0),
      I4 => exitcond1_i_reg_1113_pp1_iter4_reg,
      I5 => tmp_20_reg_1153_pp1_iter4_reg,
      O => \ap_phi_reg_pp1_iter6_storemerge_reg_462[0]_i_1_n_2\
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(1),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf_0_1_reg_438(1),
      I4 => exitcond1_i_reg_1113_pp1_iter4_reg,
      I5 => tmp_20_reg_1153_pp1_iter4_reg,
      O => \ap_phi_reg_pp1_iter6_storemerge_reg_462[1]_i_1_n_2\
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(2),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf_0_1_reg_438(2),
      I4 => exitcond1_i_reg_1113_pp1_iter4_reg,
      I5 => tmp_20_reg_1153_pp1_iter4_reg,
      O => \ap_phi_reg_pp1_iter6_storemerge_reg_462[2]_i_1_n_2\
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(3),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf_0_1_reg_438(3),
      I4 => exitcond1_i_reg_1113_pp1_iter4_reg,
      I5 => tmp_20_reg_1153_pp1_iter4_reg,
      O => \ap_phi_reg_pp1_iter6_storemerge_reg_462[3]_i_1_n_2\
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(4),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf_0_1_reg_438(4),
      I4 => exitcond1_i_reg_1113_pp1_iter4_reg,
      I5 => tmp_20_reg_1153_pp1_iter4_reg,
      O => \ap_phi_reg_pp1_iter6_storemerge_reg_462[4]_i_1_n_2\
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(5),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf_0_1_reg_438(5),
      I4 => exitcond1_i_reg_1113_pp1_iter4_reg,
      I5 => tmp_20_reg_1153_pp1_iter4_reg,
      O => \ap_phi_reg_pp1_iter6_storemerge_reg_462[5]_i_1_n_2\
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(6),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf_0_1_reg_438(6),
      I4 => exitcond1_i_reg_1113_pp1_iter4_reg,
      I5 => tmp_20_reg_1153_pp1_iter4_reg,
      O => \ap_phi_reg_pp1_iter6_storemerge_reg_462[6]_i_1_n_2\
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter5,
      I1 => ap_block_pp1_stage0_subdone4_in,
      O => ap_phi_reg_pp1_iter6_storemerge_reg_4620
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(7),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => src_buf_0_1_reg_438(7),
      I4 => exitcond1_i_reg_1113_pp1_iter4_reg,
      I5 => tmp_20_reg_1153_pp1_iter4_reg,
      O => \ap_phi_reg_pp1_iter6_storemerge_reg_462[7]_i_2_n_2\
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp1_iter6_storemerge_reg_4620,
      D => \ap_phi_reg_pp1_iter6_storemerge_reg_462[0]_i_1_n_2\,
      Q => ap_phi_reg_pp1_iter6_storemerge_reg_462(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp1_iter6_storemerge_reg_4620,
      D => \ap_phi_reg_pp1_iter6_storemerge_reg_462[1]_i_1_n_2\,
      Q => ap_phi_reg_pp1_iter6_storemerge_reg_462(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp1_iter6_storemerge_reg_4620,
      D => \ap_phi_reg_pp1_iter6_storemerge_reg_462[2]_i_1_n_2\,
      Q => ap_phi_reg_pp1_iter6_storemerge_reg_462(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp1_iter6_storemerge_reg_4620,
      D => \ap_phi_reg_pp1_iter6_storemerge_reg_462[3]_i_1_n_2\,
      Q => ap_phi_reg_pp1_iter6_storemerge_reg_462(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp1_iter6_storemerge_reg_4620,
      D => \ap_phi_reg_pp1_iter6_storemerge_reg_462[4]_i_1_n_2\,
      Q => ap_phi_reg_pp1_iter6_storemerge_reg_462(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp1_iter6_storemerge_reg_4620,
      D => \ap_phi_reg_pp1_iter6_storemerge_reg_462[5]_i_1_n_2\,
      Q => ap_phi_reg_pp1_iter6_storemerge_reg_462(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp1_iter6_storemerge_reg_4620,
      D => \ap_phi_reg_pp1_iter6_storemerge_reg_462[6]_i_1_n_2\,
      Q => ap_phi_reg_pp1_iter6_storemerge_reg_462(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter6_storemerge_reg_462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp1_iter6_storemerge_reg_4620,
      D => \ap_phi_reg_pp1_iter6_storemerge_reg_462[7]_i_2_n_2\,
      Q => ap_phi_reg_pp1_iter6_storemerge_reg_462(7),
      R => '0'
    );
buf_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb
     port map (
      ADDRBWRADDR(10 downto 0) => buf_0_V_address0(10 downto 0),
      DOBDO(7 downto 0) => reg_481(7 downto 0),
      Q(0) => ap_CS_fsm_state11,
      ap_block_pp1_stage0_subdone4_in => ap_block_pp1_stage0_subdone4_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => buf_0_V_U_n_10,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      buf_0_V_ce0 => buf_0_V_ce0,
      exitcond1_i_reg_1113_pp1_iter1_reg => exitcond1_i_reg_1113_pp1_iter1_reg,
      gaussian_mat_V_V_empty_n => gaussian_mat_V_V_empty_n,
      or_cond_i_reg_1129_pp1_iter1_reg => or_cond_i_reg_1129_pp1_iter1_reg,
      ram_reg => ap_enable_reg_pp0_iter2_reg_n_2,
      ram_reg_0 => ap_enable_reg_pp0_iter1_reg_n_2,
      ram_reg_1(1 downto 0) => tmp_26_reg_1098(1 downto 0),
      ram_reg_2(10 downto 0) => t_V_8_reg_378_pp1_iter1_reg(10 downto 0),
      ram_reg_3(10 downto 0) => buf_0_V_addr_reg_1054(10 downto 0),
      ram_reg_4(10 downto 0) => t_V_reg_310_pp0_iter1_reg(10 downto 0),
      ram_reg_5(7 downto 0) => tmp_17_reg_1070(7 downto 0),
      ram_reg_6(7 downto 0) => reg_474(7 downto 0),
      reg_4810 => reg_4810,
      tmp_19_reg_1023(1 downto 0) => tmp_19_reg_1023(1 downto 0)
    );
\buf_0_V_addr_reg_1054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => t_V_6_reg_322(0),
      Q => buf_0_V_addr_reg_1054(0),
      R => '0'
    );
\buf_0_V_addr_reg_1054_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => t_V_6_reg_322(10),
      Q => buf_0_V_addr_reg_1054(10),
      R => '0'
    );
\buf_0_V_addr_reg_1054_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => t_V_6_reg_322(1),
      Q => buf_0_V_addr_reg_1054(1),
      R => '0'
    );
\buf_0_V_addr_reg_1054_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => t_V_6_reg_322(2),
      Q => buf_0_V_addr_reg_1054(2),
      R => '0'
    );
\buf_0_V_addr_reg_1054_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => t_V_6_reg_322(3),
      Q => buf_0_V_addr_reg_1054(3),
      R => '0'
    );
\buf_0_V_addr_reg_1054_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => t_V_6_reg_322(4),
      Q => buf_0_V_addr_reg_1054(4),
      R => '0'
    );
\buf_0_V_addr_reg_1054_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => t_V_6_reg_322(5),
      Q => buf_0_V_addr_reg_1054(5),
      R => '0'
    );
\buf_0_V_addr_reg_1054_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => t_V_6_reg_322(6),
      Q => buf_0_V_addr_reg_1054(6),
      R => '0'
    );
\buf_0_V_addr_reg_1054_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => t_V_6_reg_322(7),
      Q => buf_0_V_addr_reg_1054(7),
      R => '0'
    );
\buf_0_V_addr_reg_1054_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => t_V_6_reg_322(8),
      Q => buf_0_V_addr_reg_1054(8),
      R => '0'
    );
\buf_0_V_addr_reg_1054_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => t_V_6_reg_322(9),
      Q => buf_0_V_addr_reg_1054(9),
      R => '0'
    );
buf_1_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_15
     port map (
      ADDRARDADDR(10 downto 0) => buf_1_V_address1(10 downto 0),
      ADDRBWRADDR(10 downto 0) => buf_0_V_address0(10 downto 0),
      DOBDO(7 downto 0) => reg_485(7 downto 0),
      Q(7 downto 0) => reg_474(7 downto 0),
      WEA(0) => buf_1_V_ce1,
      ap_block_pp1_stage0_subdone4_in => ap_block_pp1_stage0_subdone4_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      buf_0_V_ce0 => buf_0_V_ce0,
      exitcond1_i_reg_1113_pp1_iter1_reg => exitcond1_i_reg_1113_pp1_iter1_reg,
      gaussian_mat_V_V_empty_n => gaussian_mat_V_V_empty_n,
      or_cond_i_reg_1129_pp1_iter1_reg => or_cond_i_reg_1129_pp1_iter1_reg,
      ram_reg => ap_enable_reg_pp0_iter1_reg_n_2,
      ram_reg_0 => ap_enable_reg_pp0_iter2_reg_n_2,
      ram_reg_1(1 downto 0) => tmp_26_reg_1098(1 downto 0),
      reg_4810 => reg_4810,
      tmp_19_reg_1023(1 downto 0) => tmp_19_reg_1023(1 downto 0)
    );
buf_2_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianbkb_16
     port map (
      ADDRARDADDR(10 downto 0) => buf_1_V_address1(10 downto 0),
      ADDRBWRADDR(10 downto 0) => buf_0_V_address0(10 downto 0),
      D(7 downto 0) => buf_cop_0_V_1_fu_778_p3(7 downto 0),
      DOBDO(7 downto 0) => reg_485(7 downto 0),
      Q(7 downto 0) => reg_474(7 downto 0),
      WEA(0) => buf_1_V_ce1,
      ap_block_pp1_stage0_subdone4_in => ap_block_pp1_stage0_subdone4_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => buf_2_V_U_n_27,
      ap_enable_reg_pp1_iter1 => ap_enable_reg_pp1_iter1,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      ap_enable_reg_pp1_iter6 => ap_enable_reg_pp1_iter6,
      buf_0_V_ce0 => buf_0_V_ce0,
      \buf_cop_0_V_1_reg_1164_reg[0]\(1 downto 0) => tmp_27_reg_1103(1 downto 0),
      \buf_cop_0_V_1_reg_1164_reg[7]\(7 downto 0) => src_buf_0_1_reg_438(7 downto 0),
      \buf_cop_0_V_1_reg_1164_reg[7]_0\ => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      \buf_cop_0_V_1_reg_1164_reg[7]_1\(7 downto 0) => buf_cop_0_V_1_reg_1164(7 downto 0),
      \buf_cop_1_V_reg_1159_reg[0]\(1 downto 0) => tmp_28_reg_1108(1 downto 0),
      \buf_cop_2_V_1_reg_1171_reg[7]\(7 downto 0) => src_buf_2_1_reg_390(7 downto 0),
      exitcond1_i_reg_1113 => exitcond1_i_reg_1113,
      exitcond1_i_reg_1113_pp1_iter1_reg => exitcond1_i_reg_1113_pp1_iter1_reg,
      exitcond1_i_reg_1113_pp1_iter3_reg => exitcond1_i_reg_1113_pp1_iter3_reg,
      exitcond1_i_reg_1113_pp1_iter7_reg => exitcond1_i_reg_1113_pp1_iter7_reg,
      gaussian_mat_V_V_empty_n => gaussian_mat_V_V_empty_n,
      gradx_mat_V_V_full_n => gradx_mat_V_V_full_n,
      grady_mat_V_V_full_n => grady_mat_V_V_full_n,
      or_cond_i_reg_1129 => or_cond_i_reg_1129,
      or_cond_i_reg_1129_pp1_iter1_reg => or_cond_i_reg_1129_pp1_iter1_reg,
      or_cond_reg_1093 => or_cond_reg_1093,
      \or_cond_reg_1093_reg[0]\(7 downto 0) => buf_cop_2_V_1_fu_785_p3(7 downto 0),
      ram_reg(7 downto 0) => buf_cop_1_V_fu_738_p5(7 downto 0),
      ram_reg_0(7 downto 0) => tmp_17_fu_597_p5(7 downto 0),
      ram_reg_1(1 downto 0) => tmp_26_reg_1098(1 downto 0),
      ram_reg_2 => ap_enable_reg_pp0_iter1_reg_n_2,
      ram_reg_3 => ap_enable_reg_pp0_iter2_reg_n_2,
      ram_reg_4(1) => ap_CS_fsm_state9,
      ram_reg_4(0) => ap_CS_fsm_state8,
      ram_reg_5(10 downto 0) => t_V_8_reg_378_pp1_iter2_reg(10 downto 0),
      ram_reg_6(10 downto 0) => t_V_6_reg_322(10 downto 0),
      ram_reg_7(10 downto 0) => t_V_8_reg_378_pp1_iter1_reg(10 downto 0),
      ram_reg_8(10 downto 0) => t_V_reg_310_pp0_iter1_reg(10 downto 0),
      reg_4810 => reg_4810,
      tmp_11_reg_1122_pp1_iter4_reg => tmp_11_reg_1122_pp1_iter4_reg,
      \tmp_17_reg_1070_reg[7]\(7 downto 0) => reg_481(7 downto 0),
      tmp_19_reg_1023(0) => tmp_19_reg_1023(1),
      tmp_20_reg_1153_pp1_iter7_reg => tmp_20_reg_1153_pp1_iter7_reg,
      tmp_24_reg_1027(1 downto 0) => tmp_24_reg_1027(1 downto 0),
      tmp_29_reg_1133_pp1_iter4_reg(1 downto 0) => tmp_29_reg_1133_pp1_iter4_reg(1 downto 0),
      \tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0\ => ap_enable_reg_pp1_iter8_reg_n_2
    );
\buf_cop_0_V_1_reg_1164[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone4_in,
      I1 => ap_enable_reg_pp1_iter5,
      I2 => exitcond1_i_reg_1113_pp1_iter4_reg,
      O => buf_cop_0_V_1_reg_11640
    );
\buf_cop_0_V_1_reg_1164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_0_V_1_reg_11640,
      D => buf_cop_0_V_1_fu_778_p3(0),
      Q => buf_cop_0_V_1_reg_1164(0),
      R => '0'
    );
\buf_cop_0_V_1_reg_1164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_0_V_1_reg_11640,
      D => buf_cop_0_V_1_fu_778_p3(1),
      Q => buf_cop_0_V_1_reg_1164(1),
      R => '0'
    );
\buf_cop_0_V_1_reg_1164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_0_V_1_reg_11640,
      D => buf_cop_0_V_1_fu_778_p3(2),
      Q => buf_cop_0_V_1_reg_1164(2),
      R => '0'
    );
\buf_cop_0_V_1_reg_1164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_0_V_1_reg_11640,
      D => buf_cop_0_V_1_fu_778_p3(3),
      Q => buf_cop_0_V_1_reg_1164(3),
      R => '0'
    );
\buf_cop_0_V_1_reg_1164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_0_V_1_reg_11640,
      D => buf_cop_0_V_1_fu_778_p3(4),
      Q => buf_cop_0_V_1_reg_1164(4),
      R => '0'
    );
\buf_cop_0_V_1_reg_1164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_0_V_1_reg_11640,
      D => buf_cop_0_V_1_fu_778_p3(5),
      Q => buf_cop_0_V_1_reg_1164(5),
      R => '0'
    );
\buf_cop_0_V_1_reg_1164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_0_V_1_reg_11640,
      D => buf_cop_0_V_1_fu_778_p3(6),
      Q => buf_cop_0_V_1_reg_1164(6),
      R => '0'
    );
\buf_cop_0_V_1_reg_1164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_0_V_1_reg_11640,
      D => buf_cop_0_V_1_fu_778_p3(7),
      Q => buf_cop_0_V_1_reg_1164(7),
      R => '0'
    );
\buf_cop_1_V_1_reg_1178[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(0),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => buf_cop_1_V_1_reg_1178(0),
      I3 => ap_enable_reg_pp1_iter7,
      I4 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I5 => src_buf_1_1_reg_414(0),
      O => buf_cop_1_V_1_fu_792_p3(0)
    );
\buf_cop_1_V_1_reg_1178[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(1),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => buf_cop_1_V_1_reg_1178(1),
      I3 => ap_enable_reg_pp1_iter7,
      I4 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I5 => src_buf_1_1_reg_414(1),
      O => buf_cop_1_V_1_fu_792_p3(1)
    );
\buf_cop_1_V_1_reg_1178[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(2),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => buf_cop_1_V_1_reg_1178(2),
      I3 => ap_enable_reg_pp1_iter7,
      I4 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I5 => src_buf_1_1_reg_414(2),
      O => buf_cop_1_V_1_fu_792_p3(2)
    );
\buf_cop_1_V_1_reg_1178[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(3),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => buf_cop_1_V_1_reg_1178(3),
      I3 => ap_enable_reg_pp1_iter7,
      I4 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I5 => src_buf_1_1_reg_414(3),
      O => buf_cop_1_V_1_fu_792_p3(3)
    );
\buf_cop_1_V_1_reg_1178[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(4),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => buf_cop_1_V_1_reg_1178(4),
      I3 => ap_enable_reg_pp1_iter7,
      I4 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I5 => src_buf_1_1_reg_414(4),
      O => buf_cop_1_V_1_fu_792_p3(4)
    );
\buf_cop_1_V_1_reg_1178[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(5),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => buf_cop_1_V_1_reg_1178(5),
      I3 => ap_enable_reg_pp1_iter7,
      I4 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I5 => src_buf_1_1_reg_414(5),
      O => buf_cop_1_V_1_fu_792_p3(5)
    );
\buf_cop_1_V_1_reg_1178[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(6),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => buf_cop_1_V_1_reg_1178(6),
      I3 => ap_enable_reg_pp1_iter7,
      I4 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I5 => src_buf_1_1_reg_414(6),
      O => buf_cop_1_V_1_fu_792_p3(6)
    );
\buf_cop_1_V_1_reg_1178[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(7),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => buf_cop_1_V_1_reg_1178(7),
      I3 => ap_enable_reg_pp1_iter7,
      I4 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I5 => src_buf_1_1_reg_414(7),
      O => buf_cop_1_V_1_fu_792_p3(7)
    );
\buf_cop_1_V_1_reg_1178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_1_fu_792_p3(0),
      Q => buf_cop_1_V_1_reg_1178(0),
      R => '0'
    );
\buf_cop_1_V_1_reg_1178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_1_fu_792_p3(1),
      Q => buf_cop_1_V_1_reg_1178(1),
      R => '0'
    );
\buf_cop_1_V_1_reg_1178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_1_fu_792_p3(2),
      Q => buf_cop_1_V_1_reg_1178(2),
      R => '0'
    );
\buf_cop_1_V_1_reg_1178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_1_fu_792_p3(3),
      Q => buf_cop_1_V_1_reg_1178(3),
      R => '0'
    );
\buf_cop_1_V_1_reg_1178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_1_fu_792_p3(4),
      Q => buf_cop_1_V_1_reg_1178(4),
      R => '0'
    );
\buf_cop_1_V_1_reg_1178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_1_fu_792_p3(5),
      Q => buf_cop_1_V_1_reg_1178(5),
      R => '0'
    );
\buf_cop_1_V_1_reg_1178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_1_fu_792_p3(6),
      Q => buf_cop_1_V_1_reg_1178(6),
      R => '0'
    );
\buf_cop_1_V_1_reg_1178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_1_fu_792_p3(7),
      Q => buf_cop_1_V_1_reg_1178(7),
      R => '0'
    );
\buf_cop_1_V_2_reg_1203[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(0),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => tmp_20_reg_1153_pp1_iter5_reg,
      I3 => buf_cop_1_V_1_reg_1178(0),
      I4 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I5 => src_buf_1_1_reg_414(0),
      O => buf_cop_1_V_2_fu_880_p3(0)
    );
\buf_cop_1_V_2_reg_1203[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(1),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => tmp_20_reg_1153_pp1_iter5_reg,
      I3 => buf_cop_1_V_1_reg_1178(1),
      I4 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I5 => src_buf_1_1_reg_414(1),
      O => buf_cop_1_V_2_fu_880_p3(1)
    );
\buf_cop_1_V_2_reg_1203[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(2),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => tmp_20_reg_1153_pp1_iter5_reg,
      I3 => buf_cop_1_V_1_reg_1178(2),
      I4 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I5 => src_buf_1_1_reg_414(2),
      O => buf_cop_1_V_2_fu_880_p3(2)
    );
\buf_cop_1_V_2_reg_1203[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(3),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => tmp_20_reg_1153_pp1_iter5_reg,
      I3 => buf_cop_1_V_1_reg_1178(3),
      I4 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I5 => src_buf_1_1_reg_414(3),
      O => buf_cop_1_V_2_fu_880_p3(3)
    );
\buf_cop_1_V_2_reg_1203[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(4),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => tmp_20_reg_1153_pp1_iter5_reg,
      I3 => buf_cop_1_V_1_reg_1178(4),
      I4 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I5 => src_buf_1_1_reg_414(4),
      O => buf_cop_1_V_2_fu_880_p3(4)
    );
\buf_cop_1_V_2_reg_1203[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(5),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => tmp_20_reg_1153_pp1_iter5_reg,
      I3 => buf_cop_1_V_1_reg_1178(5),
      I4 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I5 => src_buf_1_1_reg_414(5),
      O => buf_cop_1_V_2_fu_880_p3(5)
    );
\buf_cop_1_V_2_reg_1203[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(6),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => tmp_20_reg_1153_pp1_iter5_reg,
      I3 => buf_cop_1_V_1_reg_1178(6),
      I4 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I5 => src_buf_1_1_reg_414(6),
      O => buf_cop_1_V_2_fu_880_p3(6)
    );
\buf_cop_1_V_2_reg_1203[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => buf_cop_1_V_reg_1159(7),
      I1 => tmp_11_reg_1122_pp1_iter5_reg,
      I2 => tmp_20_reg_1153_pp1_iter5_reg,
      I3 => buf_cop_1_V_1_reg_1178(7),
      I4 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I5 => src_buf_1_1_reg_414(7),
      O => buf_cop_1_V_2_fu_880_p3(7)
    );
\buf_cop_1_V_2_reg_1203[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter7,
      I1 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      O => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\
    );
\buf_cop_1_V_2_reg_1203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_2_fu_880_p3(0),
      Q => buf_cop_1_V_2_reg_1203(0),
      R => '0'
    );
\buf_cop_1_V_2_reg_1203_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_2_fu_880_p3(1),
      Q => buf_cop_1_V_2_reg_1203(1),
      R => '0'
    );
\buf_cop_1_V_2_reg_1203_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_2_fu_880_p3(2),
      Q => buf_cop_1_V_2_reg_1203(2),
      R => '0'
    );
\buf_cop_1_V_2_reg_1203_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_2_fu_880_p3(3),
      Q => buf_cop_1_V_2_reg_1203(3),
      R => '0'
    );
\buf_cop_1_V_2_reg_1203_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_2_fu_880_p3(4),
      Q => buf_cop_1_V_2_reg_1203(4),
      R => '0'
    );
\buf_cop_1_V_2_reg_1203_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_2_fu_880_p3(5),
      Q => buf_cop_1_V_2_reg_1203(5),
      R => '0'
    );
\buf_cop_1_V_2_reg_1203_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_2_fu_880_p3(6),
      Q => buf_cop_1_V_2_reg_1203(6),
      R => '0'
    );
\buf_cop_1_V_2_reg_1203_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_1_V_2_fu_880_p3(7),
      Q => buf_cop_1_V_2_reg_1203(7),
      R => '0'
    );
\buf_cop_1_V_reg_1159[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone4_in,
      I1 => tmp_11_reg_1122_pp1_iter4_reg,
      I2 => exitcond1_i_reg_1113_pp1_iter4_reg,
      O => buf_cop_1_V_reg_11590
    );
\buf_cop_1_V_reg_1159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_1_V_reg_11590,
      D => buf_cop_1_V_fu_738_p5(0),
      Q => buf_cop_1_V_reg_1159(0),
      R => '0'
    );
\buf_cop_1_V_reg_1159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_1_V_reg_11590,
      D => buf_cop_1_V_fu_738_p5(1),
      Q => buf_cop_1_V_reg_1159(1),
      R => '0'
    );
\buf_cop_1_V_reg_1159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_1_V_reg_11590,
      D => buf_cop_1_V_fu_738_p5(2),
      Q => buf_cop_1_V_reg_1159(2),
      R => '0'
    );
\buf_cop_1_V_reg_1159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_1_V_reg_11590,
      D => buf_cop_1_V_fu_738_p5(3),
      Q => buf_cop_1_V_reg_1159(3),
      R => '0'
    );
\buf_cop_1_V_reg_1159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_1_V_reg_11590,
      D => buf_cop_1_V_fu_738_p5(4),
      Q => buf_cop_1_V_reg_1159(4),
      R => '0'
    );
\buf_cop_1_V_reg_1159_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_1_V_reg_11590,
      D => buf_cop_1_V_fu_738_p5(5),
      Q => buf_cop_1_V_reg_1159(5),
      R => '0'
    );
\buf_cop_1_V_reg_1159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_1_V_reg_11590,
      D => buf_cop_1_V_fu_738_p5(6),
      Q => buf_cop_1_V_reg_1159(6),
      R => '0'
    );
\buf_cop_1_V_reg_1159_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_1_V_reg_11590,
      D => buf_cop_1_V_fu_738_p5(7),
      Q => buf_cop_1_V_reg_1159(7),
      R => '0'
    );
\buf_cop_2_V_1_reg_1171[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040004040"
    )
        port map (
      I0 => exitcond1_i_reg_1113_pp1_iter4_reg,
      I1 => ap_enable_reg_pp1_iter5,
      I2 => ap_block_pp1_stage0_subdone4_in,
      I3 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter6,
      I5 => tmp_11_reg_1122_pp1_iter4_reg,
      O => buf_cop_2_V_1_reg_1171_3
    );
\buf_cop_2_V_1_reg_1171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_2_V_1_reg_1171_3,
      D => buf_cop_2_V_1_fu_785_p3(0),
      Q => buf_cop_2_V_1_reg_1171(0),
      R => '0'
    );
\buf_cop_2_V_1_reg_1171_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_2_V_1_reg_1171_3,
      D => buf_cop_2_V_1_fu_785_p3(1),
      Q => buf_cop_2_V_1_reg_1171(1),
      R => '0'
    );
\buf_cop_2_V_1_reg_1171_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_2_V_1_reg_1171_3,
      D => buf_cop_2_V_1_fu_785_p3(2),
      Q => buf_cop_2_V_1_reg_1171(2),
      R => '0'
    );
\buf_cop_2_V_1_reg_1171_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_2_V_1_reg_1171_3,
      D => buf_cop_2_V_1_fu_785_p3(3),
      Q => buf_cop_2_V_1_reg_1171(3),
      R => '0'
    );
\buf_cop_2_V_1_reg_1171_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_2_V_1_reg_1171_3,
      D => buf_cop_2_V_1_fu_785_p3(4),
      Q => buf_cop_2_V_1_reg_1171(4),
      R => '0'
    );
\buf_cop_2_V_1_reg_1171_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_2_V_1_reg_1171_3,
      D => buf_cop_2_V_1_fu_785_p3(5),
      Q => buf_cop_2_V_1_reg_1171(5),
      R => '0'
    );
\buf_cop_2_V_1_reg_1171_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_2_V_1_reg_1171_3,
      D => buf_cop_2_V_1_fu_785_p3(6),
      Q => buf_cop_2_V_1_reg_1171(6),
      R => '0'
    );
\buf_cop_2_V_1_reg_1171_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buf_cop_2_V_1_reg_1171_3,
      D => buf_cop_2_V_1_fu_785_p3(7),
      Q => buf_cop_2_V_1_reg_1171(7),
      R => '0'
    );
\buf_cop_2_V_2_reg_1208[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(0),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => src_buf_2_1_reg_390(0),
      O => buf_cop_2_V_2_fu_887_p3(0)
    );
\buf_cop_2_V_2_reg_1208[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(1),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => src_buf_2_1_reg_390(1),
      O => buf_cop_2_V_2_fu_887_p3(1)
    );
\buf_cop_2_V_2_reg_1208[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(2),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => src_buf_2_1_reg_390(2),
      O => buf_cop_2_V_2_fu_887_p3(2)
    );
\buf_cop_2_V_2_reg_1208[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(3),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => src_buf_2_1_reg_390(3),
      O => buf_cop_2_V_2_fu_887_p3(3)
    );
\buf_cop_2_V_2_reg_1208[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(4),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => src_buf_2_1_reg_390(4),
      O => buf_cop_2_V_2_fu_887_p3(4)
    );
\buf_cop_2_V_2_reg_1208[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(5),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => src_buf_2_1_reg_390(5),
      O => buf_cop_2_V_2_fu_887_p3(5)
    );
\buf_cop_2_V_2_reg_1208[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(6),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => src_buf_2_1_reg_390(6),
      O => buf_cop_2_V_2_fu_887_p3(6)
    );
\buf_cop_2_V_2_reg_1208[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(7),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => src_buf_2_1_reg_390(7),
      O => buf_cop_2_V_2_fu_887_p3(7)
    );
\buf_cop_2_V_2_reg_1208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_2_fu_887_p3(0),
      Q => buf_cop_2_V_2_reg_1208(0),
      R => '0'
    );
\buf_cop_2_V_2_reg_1208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_2_fu_887_p3(1),
      Q => buf_cop_2_V_2_reg_1208(1),
      R => '0'
    );
\buf_cop_2_V_2_reg_1208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_2_fu_887_p3(2),
      Q => buf_cop_2_V_2_reg_1208(2),
      R => '0'
    );
\buf_cop_2_V_2_reg_1208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_2_fu_887_p3(3),
      Q => buf_cop_2_V_2_reg_1208(3),
      R => '0'
    );
\buf_cop_2_V_2_reg_1208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_2_fu_887_p3(4),
      Q => buf_cop_2_V_2_reg_1208(4),
      R => '0'
    );
\buf_cop_2_V_2_reg_1208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_2_fu_887_p3(5),
      Q => buf_cop_2_V_2_reg_1208(5),
      R => '0'
    );
\buf_cop_2_V_2_reg_1208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_2_fu_887_p3(6),
      Q => buf_cop_2_V_2_reg_1208(6),
      R => '0'
    );
\buf_cop_2_V_2_reg_1208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_2_fu_887_p3(7),
      Q => buf_cop_2_V_2_reg_1208(7),
      R => '0'
    );
\col_V_2_reg_1049[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_6_reg_322(0),
      O => col_V_2_fu_584_p2(0)
    );
\col_V_2_reg_1049[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_6_reg_322(10),
      I1 => t_V_6_reg_322(7),
      I2 => \col_V_2_reg_1049[10]_i_2_n_2\,
      I3 => t_V_6_reg_322(6),
      I4 => t_V_6_reg_322(8),
      I5 => t_V_6_reg_322(9),
      O => col_V_2_fu_584_p2(10)
    );
\col_V_2_reg_1049[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => t_V_6_reg_322(4),
      I1 => t_V_6_reg_322(2),
      I2 => t_V_6_reg_322(0),
      I3 => t_V_6_reg_322(1),
      I4 => t_V_6_reg_322(3),
      I5 => t_V_6_reg_322(5),
      O => \col_V_2_reg_1049[10]_i_2_n_2\
    );
\col_V_2_reg_1049[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_6_reg_322(0),
      I1 => t_V_6_reg_322(1),
      O => col_V_2_fu_584_p2(1)
    );
\col_V_2_reg_1049[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_6_reg_322(2),
      I1 => t_V_6_reg_322(0),
      I2 => t_V_6_reg_322(1),
      O => col_V_2_fu_584_p2(2)
    );
\col_V_2_reg_1049[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_6_reg_322(3),
      I1 => t_V_6_reg_322(1),
      I2 => t_V_6_reg_322(0),
      I3 => t_V_6_reg_322(2),
      O => col_V_2_fu_584_p2(3)
    );
\col_V_2_reg_1049[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_6_reg_322(4),
      I1 => t_V_6_reg_322(2),
      I2 => t_V_6_reg_322(0),
      I3 => t_V_6_reg_322(1),
      I4 => t_V_6_reg_322(3),
      O => col_V_2_fu_584_p2(4)
    );
\col_V_2_reg_1049[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_6_reg_322(5),
      I1 => t_V_6_reg_322(3),
      I2 => t_V_6_reg_322(1),
      I3 => t_V_6_reg_322(0),
      I4 => t_V_6_reg_322(2),
      I5 => t_V_6_reg_322(4),
      O => col_V_2_fu_584_p2(5)
    );
\col_V_2_reg_1049[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t_V_6_reg_322(6),
      I1 => \col_V_2_reg_1049[10]_i_2_n_2\,
      O => col_V_2_fu_584_p2(6)
    );
\col_V_2_reg_1049[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => t_V_6_reg_322(7),
      I1 => \col_V_2_reg_1049[10]_i_2_n_2\,
      I2 => t_V_6_reg_322(6),
      O => col_V_2_fu_584_p2(7)
    );
\col_V_2_reg_1049[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => t_V_6_reg_322(8),
      I1 => t_V_6_reg_322(6),
      I2 => \col_V_2_reg_1049[10]_i_2_n_2\,
      I3 => t_V_6_reg_322(7),
      O => col_V_2_fu_584_p2(8)
    );
\col_V_2_reg_1049[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => t_V_6_reg_322(7),
      I1 => \col_V_2_reg_1049[10]_i_2_n_2\,
      I2 => t_V_6_reg_322(6),
      I3 => t_V_6_reg_322(8),
      I4 => t_V_6_reg_322(9),
      O => col_V_2_fu_584_p2(9)
    );
\col_V_2_reg_1049_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_V_2_fu_584_p2(0),
      Q => col_V_2_reg_1049(0),
      R => '0'
    );
\col_V_2_reg_1049_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_V_2_fu_584_p2(10),
      Q => col_V_2_reg_1049(10),
      R => '0'
    );
\col_V_2_reg_1049_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_V_2_fu_584_p2(1),
      Q => col_V_2_reg_1049(1),
      R => '0'
    );
\col_V_2_reg_1049_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_V_2_fu_584_p2(2),
      Q => col_V_2_reg_1049(2),
      R => '0'
    );
\col_V_2_reg_1049_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_V_2_fu_584_p2(3),
      Q => col_V_2_reg_1049(3),
      R => '0'
    );
\col_V_2_reg_1049_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_V_2_fu_584_p2(4),
      Q => col_V_2_reg_1049(4),
      R => '0'
    );
\col_V_2_reg_1049_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_V_2_fu_584_p2(5),
      Q => col_V_2_reg_1049(5),
      R => '0'
    );
\col_V_2_reg_1049_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_V_2_fu_584_p2(6),
      Q => col_V_2_reg_1049(6),
      R => '0'
    );
\col_V_2_reg_1049_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_V_2_fu_584_p2(7),
      Q => col_V_2_reg_1049(7),
      R => '0'
    );
\col_V_2_reg_1049_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_V_2_fu_584_p2(8),
      Q => col_V_2_reg_1049(8),
      R => '0'
    );
\col_V_2_reg_1049_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => col_V_2_fu_584_p2(9),
      Q => col_V_2_reg_1049(9),
      R => '0'
    );
\col_V_3_reg_1117[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \col_V_3_reg_1117_reg__0\(0),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond1_i_reg_1113,
      I4 => t_V_8_reg_378(0),
      O => col_V_3_fu_675_p2(0)
    );
\col_V_3_reg_1117[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_block_pp1_stage0_subdone4_in,
      I2 => ap_CS_fsm_pp1_stage0,
      O => col_V_3_reg_11170
    );
\col_V_3_reg_1117[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \col_V_3_reg_1117_reg__0\(4),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond1_i_reg_1113,
      I4 => t_V_8_reg_378(4),
      O => \col_V_3_reg_1117[10]_i_10_n_2\
    );
\col_V_3_reg_1117[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6555555555555555"
    )
        port map (
      I0 => \col_V_3_reg_1117[10]_i_3_n_2\,
      I1 => \col_V_3_reg_1117[10]_i_4_n_2\,
      I2 => \col_V_3_reg_1117[10]_i_5_n_2\,
      I3 => \col_V_3_reg_1117[10]_i_6_n_2\,
      I4 => \col_V_3_reg_1117[10]_i_7_n_2\,
      I5 => \col_V_3_reg_1117[10]_i_8_n_2\,
      O => \col_V_3_reg_1117[10]_i_2_n_2\
    );
\col_V_3_reg_1117[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \col_V_3_reg_1117_reg__0\(10),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond1_i_reg_1113,
      I4 => t_V_8_reg_378(10),
      O => \col_V_3_reg_1117[10]_i_3_n_2\
    );
\col_V_3_reg_1117[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \col_V_3_reg_1117_reg__0\(8),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond1_i_reg_1113,
      I4 => t_V_8_reg_378(8),
      O => \col_V_3_reg_1117[10]_i_4_n_2\
    );
\col_V_3_reg_1117[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_3_reg_1117_reg__0\(6),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond1_i_reg_1113,
      I4 => t_V_8_reg_378(6),
      O => \col_V_3_reg_1117[10]_i_5_n_2\
    );
\col_V_3_reg_1117[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => t_V_8_reg_378(5),
      I1 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I2 => \col_V_3_reg_1117_reg__0\(5),
      I3 => \col_V_3_reg_1117[10]_i_9_n_2\,
      I4 => \col_V_3_reg_1117[4]_i_2_n_2\,
      I5 => \col_V_3_reg_1117[10]_i_10_n_2\,
      O => \col_V_3_reg_1117[10]_i_6_n_2\
    );
\col_V_3_reg_1117[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_3_reg_1117_reg__0\(7),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond1_i_reg_1113,
      I4 => t_V_8_reg_378(7),
      O => \col_V_3_reg_1117[10]_i_7_n_2\
    );
\col_V_3_reg_1117[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_3_reg_1117_reg__0\(9),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond1_i_reg_1113,
      I4 => t_V_8_reg_378(9),
      O => \col_V_3_reg_1117[10]_i_8_n_2\
    );
\col_V_3_reg_1117[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \col_V_3_reg_1117_reg__0\(3),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond1_i_reg_1113,
      I4 => t_V_8_reg_378(3),
      O => \col_V_3_reg_1117[10]_i_9_n_2\
    );
\col_V_3_reg_1117[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => t_V_8_reg_378(1),
      I1 => \col_V_3_reg_1117_reg__0\(1),
      I2 => t_V_8_reg_378(0),
      I3 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I4 => \col_V_3_reg_1117_reg__0\(0),
      O => col_V_3_fu_675_p2(1)
    );
\col_V_3_reg_1117[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B847748BB8"
    )
        port map (
      I0 => \col_V_3_reg_1117_reg__0\(2),
      I1 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I2 => t_V_8_reg_378(2),
      I3 => t_V_8_reg_378(1),
      I4 => \col_V_3_reg_1117_reg__0\(1),
      I5 => col_V_3_fu_675_p2(0),
      O => col_V_3_fu_675_p2(2)
    );
\col_V_3_reg_1117[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A4575"
    )
        port map (
      I0 => t_V_8_reg_378(3),
      I1 => exitcond1_i_reg_1113,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \col_V_3_reg_1117_reg__0\(3),
      I4 => \col_V_3_reg_1117[4]_i_2_n_2\,
      O => col_V_3_fu_675_p2(3)
    );
\col_V_3_reg_1117[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5A5C3CCAAAA"
    )
        port map (
      I0 => t_V_8_reg_378(4),
      I1 => \col_V_3_reg_1117_reg__0\(4),
      I2 => \col_V_3_reg_1117[4]_i_2_n_2\,
      I3 => \col_V_3_reg_1117_reg__0\(3),
      I4 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I5 => t_V_8_reg_378(3),
      O => col_V_3_fu_675_p2(4)
    );
\col_V_3_reg_1117[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAFFFFFFFAFFF"
    )
        port map (
      I0 => col_V_3_fu_675_p2(0),
      I1 => \col_V_3_reg_1117_reg__0\(1),
      I2 => t_V_8_reg_378(1),
      I3 => t_V_8_reg_378(2),
      I4 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I5 => \col_V_3_reg_1117_reg__0\(2),
      O => \col_V_3_reg_1117[4]_i_2_n_2\
    );
\col_V_3_reg_1117[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8A4575"
    )
        port map (
      I0 => t_V_8_reg_378(5),
      I1 => exitcond1_i_reg_1113,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => \col_V_3_reg_1117_reg__0\(5),
      I4 => \col_V_3_reg_1117[6]_i_2_n_2\,
      O => col_V_3_fu_675_p2(5)
    );
\col_V_3_reg_1117[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5A5C3CCAAAA"
    )
        port map (
      I0 => t_V_8_reg_378(6),
      I1 => \col_V_3_reg_1117_reg__0\(6),
      I2 => \col_V_3_reg_1117[6]_i_2_n_2\,
      I3 => \col_V_3_reg_1117_reg__0\(5),
      I4 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I5 => t_V_8_reg_378(5),
      O => col_V_3_fu_675_p2(6)
    );
\col_V_3_reg_1117[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF5F5F3FFFFFF"
    )
        port map (
      I0 => t_V_8_reg_378(4),
      I1 => \col_V_3_reg_1117_reg__0\(4),
      I2 => \col_V_3_reg_1117[4]_i_2_n_2\,
      I3 => \col_V_3_reg_1117_reg__0\(3),
      I4 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I5 => t_V_8_reg_378(3),
      O => \col_V_3_reg_1117[6]_i_2_n_2\
    );
\col_V_3_reg_1117[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => t_V_8_reg_378(7),
      I1 => \col_V_3_reg_1117_reg__0\(7),
      I2 => \col_V_3_reg_1117[10]_i_6_n_2\,
      I3 => \col_V_3_reg_1117_reg__0\(6),
      I4 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I5 => t_V_8_reg_378(6),
      O => col_V_3_fu_675_p2(7)
    );
\col_V_3_reg_1117[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555959595555555"
    )
        port map (
      I0 => \col_V_3_reg_1117[10]_i_4_n_2\,
      I1 => \col_V_3_reg_1117[10]_i_5_n_2\,
      I2 => \col_V_3_reg_1117[10]_i_6_n_2\,
      I3 => \col_V_3_reg_1117_reg__0\(7),
      I4 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I5 => t_V_8_reg_378(7),
      O => col_V_3_fu_675_p2(8)
    );
\col_V_3_reg_1117[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => exitcond1_i_reg_1113,
      O => \col_V_3_reg_1117[8]_i_2_n_2\
    );
\col_V_3_reg_1117[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => \col_V_3_reg_1117[10]_i_8_n_2\,
      I1 => \col_V_3_reg_1117[10]_i_7_n_2\,
      I2 => \col_V_3_reg_1117[10]_i_6_n_2\,
      I3 => \col_V_3_reg_1117[10]_i_5_n_2\,
      I4 => \col_V_3_reg_1117[10]_i_4_n_2\,
      O => col_V_3_fu_675_p2(9)
    );
\col_V_3_reg_1117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_3_reg_11170,
      D => col_V_3_fu_675_p2(0),
      Q => \col_V_3_reg_1117_reg__0\(0),
      R => '0'
    );
\col_V_3_reg_1117_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_3_reg_11170,
      D => \col_V_3_reg_1117[10]_i_2_n_2\,
      Q => \col_V_3_reg_1117_reg__0\(10),
      R => '0'
    );
\col_V_3_reg_1117_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_3_reg_11170,
      D => col_V_3_fu_675_p2(1),
      Q => \col_V_3_reg_1117_reg__0\(1),
      R => '0'
    );
\col_V_3_reg_1117_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_3_reg_11170,
      D => col_V_3_fu_675_p2(2),
      Q => \col_V_3_reg_1117_reg__0\(2),
      R => '0'
    );
\col_V_3_reg_1117_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_3_reg_11170,
      D => col_V_3_fu_675_p2(3),
      Q => \col_V_3_reg_1117_reg__0\(3),
      R => '0'
    );
\col_V_3_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_3_reg_11170,
      D => col_V_3_fu_675_p2(4),
      Q => \col_V_3_reg_1117_reg__0\(4),
      R => '0'
    );
\col_V_3_reg_1117_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_3_reg_11170,
      D => col_V_3_fu_675_p2(5),
      Q => \col_V_3_reg_1117_reg__0\(5),
      R => '0'
    );
\col_V_3_reg_1117_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_3_reg_11170,
      D => col_V_3_fu_675_p2(6),
      Q => \col_V_3_reg_1117_reg__0\(6),
      R => '0'
    );
\col_V_3_reg_1117_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_3_reg_11170,
      D => col_V_3_fu_675_p2(7),
      Q => \col_V_3_reg_1117_reg__0\(7),
      R => '0'
    );
\col_V_3_reg_1117_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_3_reg_11170,
      D => col_V_3_fu_675_p2(8),
      Q => \col_V_3_reg_1117_reg__0\(8),
      R => '0'
    );
\col_V_3_reg_1117_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_3_reg_11170,
      D => col_V_3_fu_675_p2(9),
      Q => \col_V_3_reg_1117_reg__0\(9),
      R => '0'
    );
\col_V_reg_1036[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => exitcond2_reg_1032,
      I4 => t_V_reg_310(0),
      O => col_V_fu_559_p2(0)
    );
\col_V_reg_1036[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => gaussian_mat_V_V_empty_n,
      I3 => ap_CS_fsm_pp0_stage0,
      O => col_V_reg_10360
    );
\col_V_reg_1036[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => exitcond2_reg_1032,
      I4 => t_V_reg_310(3),
      O => \col_V_reg_1036[10]_i_10_n_2\
    );
\col_V_reg_1036[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6555555555555555"
    )
        port map (
      I0 => \col_V_reg_1036[10]_i_3_n_2\,
      I1 => \col_V_reg_1036[10]_i_4_n_2\,
      I2 => \col_V_reg_1036[10]_i_5_n_2\,
      I3 => \col_V_reg_1036[10]_i_6_n_2\,
      I4 => \col_V_reg_1036[10]_i_7_n_2\,
      I5 => \col_V_reg_1036[10]_i_8_n_2\,
      O => col_V_fu_559_p2(10)
    );
\col_V_reg_1036[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => exitcond2_reg_1032,
      I4 => t_V_reg_310(10),
      O => \col_V_reg_1036[10]_i_3_n_2\
    );
\col_V_reg_1036[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => exitcond2_reg_1032,
      I4 => t_V_reg_310(8),
      O => \col_V_reg_1036[10]_i_4_n_2\
    );
\col_V_reg_1036[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => exitcond2_reg_1032,
      I4 => t_V_reg_310(6),
      O => \col_V_reg_1036[10]_i_5_n_2\
    );
\col_V_reg_1036[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => t_V_reg_310(5),
      I1 => \col_V_reg_1036[8]_i_2_n_2\,
      I2 => \col_V_reg_1036_reg__0\(5),
      I3 => \col_V_reg_1036[10]_i_9_n_2\,
      I4 => \col_V_reg_1036[3]_i_2_n_2\,
      I5 => \col_V_reg_1036[10]_i_10_n_2\,
      O => \col_V_reg_1036[10]_i_6_n_2\
    );
\col_V_reg_1036[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => exitcond2_reg_1032,
      I4 => t_V_reg_310(7),
      O => \col_V_reg_1036[10]_i_7_n_2\
    );
\col_V_reg_1036[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => exitcond2_reg_1032,
      I4 => t_V_reg_310(9),
      O => \col_V_reg_1036[10]_i_8_n_2\
    );
\col_V_reg_1036[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => exitcond2_reg_1032,
      I4 => t_V_reg_310(4),
      O => \col_V_reg_1036[10]_i_9_n_2\
    );
\col_V_reg_1036[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => t_V_reg_310(0),
      I1 => \col_V_reg_1036_reg__0\(0),
      I2 => t_V_reg_310(1),
      I3 => \col_V_reg_1036[8]_i_2_n_2\,
      I4 => \col_V_reg_1036_reg__0\(1),
      O => col_V_fu_559_p2(1)
    );
\col_V_reg_1036[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847B874B88BB8B8"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(2),
      I1 => \col_V_reg_1036[8]_i_2_n_2\,
      I2 => t_V_reg_310(2),
      I3 => col_V_fu_559_p2(0),
      I4 => t_V_reg_310(1),
      I5 => \col_V_reg_1036_reg__0\(1),
      O => col_V_fu_559_p2(2)
    );
\col_V_reg_1036[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0804F7"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(3),
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => exitcond2_reg_1032,
      I3 => t_V_reg_310(3),
      I4 => \col_V_reg_1036[3]_i_2_n_2\,
      O => col_V_fu_559_p2(3)
    );
\col_V_reg_1036[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(1),
      I1 => t_V_reg_310(1),
      I2 => col_V_fu_559_p2(0),
      I3 => t_V_reg_310(2),
      I4 => \col_V_reg_1036[8]_i_2_n_2\,
      I5 => \col_V_reg_1036_reg__0\(2),
      O => \col_V_reg_1036[3]_i_2_n_2\
    );
\col_V_reg_1036[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0804F7"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(4),
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => exitcond2_reg_1032,
      I3 => t_V_reg_310(4),
      I4 => \col_V_reg_1036[4]_i_2_n_2\,
      O => col_V_fu_559_p2(4)
    );
\col_V_reg_1036[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBBBFBBBBBB"
    )
        port map (
      I0 => \col_V_reg_1036[3]_i_2_n_2\,
      I1 => t_V_reg_310(3),
      I2 => exitcond2_reg_1032,
      I3 => ap_enable_reg_pp0_iter1_reg_n_2,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \col_V_reg_1036_reg__0\(3),
      O => \col_V_reg_1036[4]_i_2_n_2\
    );
\col_V_reg_1036[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => \col_V_reg_1036[6]_i_2_n_2\,
      I1 => \col_V_reg_1036_reg__0\(5),
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => exitcond2_reg_1032,
      I4 => t_V_reg_310(5),
      O => col_V_fu_559_p2(5)
    );
\col_V_reg_1036[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCA5A5C3CCAAAA"
    )
        port map (
      I0 => t_V_reg_310(6),
      I1 => \col_V_reg_1036_reg__0\(6),
      I2 => \col_V_reg_1036[6]_i_2_n_2\,
      I3 => \col_V_reg_1036_reg__0\(5),
      I4 => \col_V_reg_1036[8]_i_2_n_2\,
      I5 => t_V_reg_310(5),
      O => col_V_fu_559_p2(6)
    );
\col_V_reg_1036[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => \col_V_reg_1036_reg__0\(3),
      I1 => t_V_reg_310(3),
      I2 => \col_V_reg_1036[3]_i_2_n_2\,
      I3 => t_V_reg_310(4),
      I4 => \col_V_reg_1036[8]_i_2_n_2\,
      I5 => \col_V_reg_1036_reg__0\(4),
      O => \col_V_reg_1036[6]_i_2_n_2\
    );
\col_V_reg_1036[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => t_V_reg_310(7),
      I1 => \col_V_reg_1036_reg__0\(7),
      I2 => \col_V_reg_1036[10]_i_6_n_2\,
      I3 => \col_V_reg_1036_reg__0\(6),
      I4 => \col_V_reg_1036[8]_i_2_n_2\,
      I5 => t_V_reg_310(6),
      O => col_V_fu_559_p2(7)
    );
\col_V_reg_1036[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2E2E2E2E2E2E2"
    )
        port map (
      I0 => t_V_reg_310(8),
      I1 => \col_V_reg_1036[8]_i_2_n_2\,
      I2 => \col_V_reg_1036_reg__0\(8),
      I3 => \col_V_reg_1036[10]_i_5_n_2\,
      I4 => \col_V_reg_1036[10]_i_6_n_2\,
      I5 => \col_V_reg_1036[10]_i_7_n_2\,
      O => col_V_fu_559_p2(8)
    );
\col_V_reg_1036[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => exitcond2_reg_1032,
      O => \col_V_reg_1036[8]_i_2_n_2\
    );
\col_V_reg_1036[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => \col_V_reg_1036[10]_i_8_n_2\,
      I1 => \col_V_reg_1036[10]_i_7_n_2\,
      I2 => \col_V_reg_1036[10]_i_6_n_2\,
      I3 => \col_V_reg_1036[10]_i_5_n_2\,
      I4 => \col_V_reg_1036[10]_i_4_n_2\,
      O => col_V_fu_559_p2(9)
    );
\col_V_reg_1036_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_reg_10360,
      D => col_V_fu_559_p2(0),
      Q => \col_V_reg_1036_reg__0\(0),
      R => '0'
    );
\col_V_reg_1036_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_reg_10360,
      D => col_V_fu_559_p2(10),
      Q => \col_V_reg_1036_reg__0\(10),
      R => '0'
    );
\col_V_reg_1036_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_reg_10360,
      D => col_V_fu_559_p2(1),
      Q => \col_V_reg_1036_reg__0\(1),
      R => '0'
    );
\col_V_reg_1036_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_reg_10360,
      D => col_V_fu_559_p2(2),
      Q => \col_V_reg_1036_reg__0\(2),
      R => '0'
    );
\col_V_reg_1036_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_reg_10360,
      D => col_V_fu_559_p2(3),
      Q => \col_V_reg_1036_reg__0\(3),
      R => '0'
    );
\col_V_reg_1036_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_reg_10360,
      D => col_V_fu_559_p2(4),
      Q => \col_V_reg_1036_reg__0\(4),
      R => '0'
    );
\col_V_reg_1036_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_reg_10360,
      D => col_V_fu_559_p2(5),
      Q => \col_V_reg_1036_reg__0\(5),
      R => '0'
    );
\col_V_reg_1036_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_reg_10360,
      D => col_V_fu_559_p2(6),
      Q => \col_V_reg_1036_reg__0\(6),
      R => '0'
    );
\col_V_reg_1036_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_reg_10360,
      D => col_V_fu_559_p2(7),
      Q => \col_V_reg_1036_reg__0\(7),
      R => '0'
    );
\col_V_reg_1036_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_reg_10360,
      D => col_V_fu_559_p2(8),
      Q => \col_V_reg_1036_reg__0\(8),
      R => '0'
    );
\col_V_reg_1036_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_V_reg_10360,
      D => col_V_fu_559_p2(9),
      Q => \col_V_reg_1036_reg__0\(9),
      R => '0'
    );
\exitcond1_i_reg_1113[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_block_pp1_stage0_subdone4_in,
      O => exitcond1_i_reg_11130
    );
\exitcond1_i_reg_1113[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exitcond1_i_reg_1113[0]_i_3_n_2\,
      O => exitcond1_i_fu_669_p2
    );
\exitcond1_i_reg_1113[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \exitcond1_i_reg_1113[0]_i_4_n_2\,
      I1 => \col_V_3_reg_1117[10]_i_8_n_2\,
      I2 => \col_V_3_reg_1117[10]_i_7_n_2\,
      I3 => \exitcond1_i_reg_1113[0]_i_5_n_2\,
      I4 => \exitcond1_i_reg_1113[0]_i_6_n_2\,
      I5 => \exitcond1_i_reg_1113[0]_i_7_n_2\,
      O => \exitcond1_i_reg_1113[0]_i_3_n_2\
    );
\exitcond1_i_reg_1113[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBABF"
    )
        port map (
      I0 => \col_V_3_reg_1117[10]_i_4_n_2\,
      I1 => \col_V_3_reg_1117_reg__0\(10),
      I2 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I3 => t_V_8_reg_378(10),
      I4 => col_V_3_fu_675_p2(0),
      I5 => \col_V_3_reg_1117[10]_i_5_n_2\,
      O => \exitcond1_i_reg_1113[0]_i_4_n_2\
    );
\exitcond1_i_reg_1113[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FF7F"
    )
        port map (
      I0 => \col_V_3_reg_1117_reg__0\(1),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond1_i_reg_1113,
      I4 => t_V_8_reg_378(1),
      O => \exitcond1_i_reg_1113[0]_i_5_n_2\
    );
\exitcond1_i_reg_1113[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \col_V_3_reg_1117_reg__0\(2),
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond1_i_reg_1113,
      I4 => t_V_8_reg_378(2),
      O => \exitcond1_i_reg_1113[0]_i_6_n_2\
    );
\exitcond1_i_reg_1113[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000305050"
    )
        port map (
      I0 => t_V_8_reg_378(3),
      I1 => \col_V_3_reg_1117_reg__0\(3),
      I2 => \col_V_3_reg_1117[10]_i_10_n_2\,
      I3 => \col_V_3_reg_1117_reg__0\(5),
      I4 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I5 => t_V_8_reg_378(5),
      O => \exitcond1_i_reg_1113[0]_i_7_n_2\
    );
\exitcond1_i_reg_1113_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => exitcond1_i_reg_1113,
      Q => exitcond1_i_reg_1113_pp1_iter1_reg,
      R => '0'
    );
\exitcond1_i_reg_1113_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => exitcond1_i_reg_1113_pp1_iter1_reg,
      Q => exitcond1_i_reg_1113_pp1_iter2_reg,
      R => '0'
    );
\exitcond1_i_reg_1113_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => exitcond1_i_reg_1113_pp1_iter2_reg,
      Q => exitcond1_i_reg_1113_pp1_iter3_reg,
      R => '0'
    );
\exitcond1_i_reg_1113_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => exitcond1_i_reg_1113_pp1_iter3_reg,
      Q => exitcond1_i_reg_1113_pp1_iter4_reg,
      R => '0'
    );
\exitcond1_i_reg_1113_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => exitcond1_i_reg_1113_pp1_iter4_reg,
      Q => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      R => '0'
    );
\exitcond1_i_reg_1113_pp1_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      Q => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      R => '0'
    );
\exitcond1_i_reg_1113_pp1_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      Q => exitcond1_i_reg_1113_pp1_iter7_reg,
      R => '0'
    );
\exitcond1_i_reg_1113_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => exitcond1_i_fu_669_p2,
      Q => exitcond1_i_reg_1113,
      R => '0'
    );
\exitcond2_reg_1032[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => gaussian_mat_V_V_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => p_24_in
    );
\exitcond2_reg_1032[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2__0_n_2\,
      O => exitcond2_fu_553_p2
    );
\exitcond2_reg_1032_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => exitcond2_fu_553_p2,
      Q => exitcond2_reg_1032,
      R => '0'
    );
g_x_V_fu_908_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => g_x_V_fu_908_p2_carry_n_2,
      CO(2) => g_x_V_fu_908_p2_carry_n_3,
      CO(1) => g_x_V_fu_908_p2_carry_n_4,
      CO(0) => g_x_V_fu_908_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => g_x_V_fu_908_p2_carry_i_1_n_2,
      DI(2) => g_x_V_fu_908_p2_carry_i_2_n_2,
      DI(1) => g_x_V_fu_908_p2_carry_i_3_n_2,
      DI(0) => g_x_V_fu_908_p2_carry_i_4_n_2,
      O(3 downto 1) => g_x_V_fu_908_p2(4 downto 2),
      O(0) => NLW_g_x_V_fu_908_p2_carry_O_UNCONNECTED(0),
      S(3) => g_x_V_fu_908_p2_carry_i_5_n_2,
      S(2) => g_x_V_fu_908_p2_carry_i_6_n_2,
      S(1) => g_x_V_fu_908_p2_carry_i_7_n_2,
      S(0) => g_x_V_fu_908_p2_carry_i_8_n_2
    );
\g_x_V_fu_908_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => g_x_V_fu_908_p2_carry_n_2,
      CO(3) => \g_x_V_fu_908_p2_carry__0_n_2\,
      CO(2) => \g_x_V_fu_908_p2_carry__0_n_3\,
      CO(1) => \g_x_V_fu_908_p2_carry__0_n_4\,
      CO(0) => \g_x_V_fu_908_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \g_x_V_fu_908_p2_carry__0_i_1_n_2\,
      DI(2) => \g_x_V_fu_908_p2_carry__0_i_2_n_2\,
      DI(1) => \g_x_V_fu_908_p2_carry__0_i_3_n_2\,
      DI(0) => \g_x_V_fu_908_p2_carry__0_i_4_n_2\,
      O(3 downto 0) => g_x_V_fu_908_p2(8 downto 5),
      S(3) => \g_x_V_fu_908_p2_carry__0_i_5_n_2\,
      S(2) => \g_x_V_fu_908_p2_carry__0_i_6_n_2\,
      S(1) => \g_x_V_fu_908_p2_carry__0_i_7_n_2\,
      S(0) => \g_x_V_fu_908_p2_carry__0_i_8_n_2\
    );
\g_x_V_fu_908_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ret_V_3_reg_1188(7),
      I1 => ret_V_2_reg_1183(7),
      I2 => tmp_47_cast_fu_899_p1(7),
      O => \g_x_V_fu_908_p2_carry__0_i_1_n_2\
    );
\g_x_V_fu_908_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ret_V_3_reg_1188(6),
      I1 => ret_V_2_reg_1183(6),
      I2 => tmp_47_cast_fu_899_p1(6),
      O => \g_x_V_fu_908_p2_carry__0_i_2_n_2\
    );
\g_x_V_fu_908_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ret_V_3_reg_1188(5),
      I1 => ret_V_2_reg_1183(5),
      I2 => tmp_47_cast_fu_899_p1(5),
      O => \g_x_V_fu_908_p2_carry__0_i_3_n_2\
    );
\g_x_V_fu_908_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ret_V_3_reg_1188(4),
      I1 => ret_V_2_reg_1183(4),
      I2 => tmp_47_cast_fu_899_p1(4),
      O => \g_x_V_fu_908_p2_carry__0_i_4_n_2\
    );
\g_x_V_fu_908_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \g_x_V_fu_908_p2_carry__0_i_1_n_2\,
      I1 => ret_V_3_reg_1188(8),
      I2 => ret_V_2_reg_1183(8),
      I3 => tmp_47_cast_fu_899_p1(8),
      O => \g_x_V_fu_908_p2_carry__0_i_5_n_2\
    );
\g_x_V_fu_908_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => ret_V_3_reg_1188(7),
      I1 => ret_V_2_reg_1183(7),
      I2 => tmp_47_cast_fu_899_p1(7),
      I3 => \g_x_V_fu_908_p2_carry__0_i_2_n_2\,
      O => \g_x_V_fu_908_p2_carry__0_i_6_n_2\
    );
\g_x_V_fu_908_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => ret_V_3_reg_1188(6),
      I1 => ret_V_2_reg_1183(6),
      I2 => tmp_47_cast_fu_899_p1(6),
      I3 => \g_x_V_fu_908_p2_carry__0_i_3_n_2\,
      O => \g_x_V_fu_908_p2_carry__0_i_7_n_2\
    );
\g_x_V_fu_908_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => ret_V_3_reg_1188(5),
      I1 => ret_V_2_reg_1183(5),
      I2 => tmp_47_cast_fu_899_p1(5),
      I3 => \g_x_V_fu_908_p2_carry__0_i_4_n_2\,
      O => \g_x_V_fu_908_p2_carry__0_i_8_n_2\
    );
\g_x_V_fu_908_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_x_V_fu_908_p2_carry__0_n_2\,
      CO(3 downto 1) => \NLW_g_x_V_fu_908_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \g_x_V_fu_908_p2_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \g_x_V_fu_908_p2_carry__1_i_1_n_2\,
      O(3 downto 2) => \NLW_g_x_V_fu_908_p2_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => g_x_V_fu_908_p2(10 downto 9),
      S(3 downto 1) => B"001",
      S(0) => \g_x_V_fu_908_p2_carry__1_i_2_n_2\
    );
\g_x_V_fu_908_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ret_V_3_reg_1188(8),
      I1 => ret_V_2_reg_1183(8),
      I2 => tmp_47_cast_fu_899_p1(8),
      O => \g_x_V_fu_908_p2_carry__1_i_1_n_2\
    );
\g_x_V_fu_908_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => tmp_47_cast_fu_899_p1(8),
      I1 => ret_V_2_reg_1183(8),
      I2 => ret_V_3_reg_1188(8),
      I3 => tmp_47_cast_fu_899_p1(9),
      O => \g_x_V_fu_908_p2_carry__1_i_2_n_2\
    );
g_x_V_fu_908_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ret_V_3_reg_1188(3),
      I1 => ret_V_2_reg_1183(3),
      I2 => tmp_47_cast_fu_899_p1(3),
      O => g_x_V_fu_908_p2_carry_i_1_n_2
    );
g_x_V_fu_908_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ret_V_3_reg_1188(2),
      I1 => ret_V_2_reg_1183(2),
      I2 => tmp_47_cast_fu_899_p1(2),
      O => g_x_V_fu_908_p2_carry_i_2_n_2
    );
g_x_V_fu_908_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ret_V_3_reg_1188(1),
      I1 => ret_V_2_reg_1183(1),
      I2 => tmp_47_cast_fu_899_p1(1),
      O => g_x_V_fu_908_p2_carry_i_3_n_2
    );
g_x_V_fu_908_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ret_V_2_reg_1183(0),
      I1 => ret_V_3_reg_1188(0),
      O => g_x_V_fu_908_p2_carry_i_4_n_2
    );
g_x_V_fu_908_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => ret_V_3_reg_1188(4),
      I1 => ret_V_2_reg_1183(4),
      I2 => tmp_47_cast_fu_899_p1(4),
      I3 => g_x_V_fu_908_p2_carry_i_1_n_2,
      O => g_x_V_fu_908_p2_carry_i_5_n_2
    );
g_x_V_fu_908_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => ret_V_3_reg_1188(3),
      I1 => ret_V_2_reg_1183(3),
      I2 => tmp_47_cast_fu_899_p1(3),
      I3 => g_x_V_fu_908_p2_carry_i_2_n_2,
      O => g_x_V_fu_908_p2_carry_i_6_n_2
    );
g_x_V_fu_908_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => ret_V_3_reg_1188(2),
      I1 => ret_V_2_reg_1183(2),
      I2 => tmp_47_cast_fu_899_p1(2),
      I3 => g_x_V_fu_908_p2_carry_i_3_n_2,
      O => g_x_V_fu_908_p2_carry_i_7_n_2
    );
g_x_V_fu_908_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => ret_V_3_reg_1188(1),
      I1 => ret_V_2_reg_1183(1),
      I2 => tmp_47_cast_fu_899_p1(1),
      I3 => g_x_V_fu_908_p2_carry_i_4_n_2,
      O => g_x_V_fu_908_p2_carry_i_8_n_2
    );
\g_x_V_reg_1213[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_3_reg_1188(0),
      I1 => ret_V_2_reg_1183(0),
      O => \g_x_V_reg_1213[0]_i_1_n_2\
    );
\g_x_V_reg_1213[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone4_in,
      I1 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      O => g_x_V_reg_12130
    );
\g_x_V_reg_1213[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => g_x_V_fu_908_p2_carry_i_4_n_2,
      I1 => ret_V_3_reg_1188(1),
      I2 => ret_V_2_reg_1183(1),
      I3 => tmp_47_cast_fu_899_p1(1),
      O => g_x_V_fu_908_p2(1)
    );
\g_x_V_reg_1213_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => \g_x_V_reg_1213[0]_i_1_n_2\,
      Q => p_dst_V_V_din(0),
      R => '0'
    );
\g_x_V_reg_1213_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_x_V_fu_908_p2(10),
      Q => p_dst_V_V_din(10),
      R => '0'
    );
\g_x_V_reg_1213_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_x_V_fu_908_p2(1),
      Q => p_dst_V_V_din(1),
      R => '0'
    );
\g_x_V_reg_1213_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_x_V_fu_908_p2(2),
      Q => p_dst_V_V_din(2),
      R => '0'
    );
\g_x_V_reg_1213_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_x_V_fu_908_p2(3),
      Q => p_dst_V_V_din(3),
      R => '0'
    );
\g_x_V_reg_1213_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_x_V_fu_908_p2(4),
      Q => p_dst_V_V_din(4),
      R => '0'
    );
\g_x_V_reg_1213_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_x_V_fu_908_p2(5),
      Q => p_dst_V_V_din(5),
      R => '0'
    );
\g_x_V_reg_1213_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_x_V_fu_908_p2(6),
      Q => p_dst_V_V_din(6),
      R => '0'
    );
\g_x_V_reg_1213_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_x_V_fu_908_p2(7),
      Q => p_dst_V_V_din(7),
      R => '0'
    );
\g_x_V_reg_1213_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_x_V_fu_908_p2(8),
      Q => p_dst_V_V_din(8),
      R => '0'
    );
\g_x_V_reg_1213_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_x_V_fu_908_p2(9),
      Q => p_dst_V_V_din(9),
      R => '0'
    );
g_y_V_fu_947_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => g_y_V_fu_947_p2_carry_n_2,
      CO(2) => g_y_V_fu_947_p2_carry_n_3,
      CO(1) => g_y_V_fu_947_p2_carry_n_4,
      CO(0) => g_y_V_fu_947_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => g_y_V_fu_947_p2_carry_i_1_n_2,
      DI(2) => g_y_V_fu_947_p2_carry_i_2_n_2,
      DI(1) => tmp_16_reg_1198(1),
      DI(0) => '0',
      O(3 downto 0) => g_y_V_fu_947_p2(3 downto 0),
      S(3) => g_y_V_fu_947_p2_carry_i_3_n_2,
      S(2) => g_y_V_fu_947_p2_carry_i_4_n_2,
      S(1) => g_y_V_fu_947_p2_carry_i_5_n_2,
      S(0) => tmp_16_reg_1198(0)
    );
\g_y_V_fu_947_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => g_y_V_fu_947_p2_carry_n_2,
      CO(3) => \g_y_V_fu_947_p2_carry__0_n_2\,
      CO(2) => \g_y_V_fu_947_p2_carry__0_n_3\,
      CO(1) => \g_y_V_fu_947_p2_carry__0_n_4\,
      CO(0) => \g_y_V_fu_947_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \g_y_V_fu_947_p2_carry__0_i_1_n_2\,
      DI(2) => \g_y_V_fu_947_p2_carry__0_i_2_n_2\,
      DI(1) => \g_y_V_fu_947_p2_carry__0_i_3_n_2\,
      DI(0) => \g_y_V_fu_947_p2_carry__0_i_4_n_2\,
      O(3 downto 0) => g_y_V_fu_947_p2(7 downto 4),
      S(3) => \g_y_V_fu_947_p2_carry__0_i_5_n_2\,
      S(2) => \g_y_V_fu_947_p2_carry__0_i_6_n_2\,
      S(1) => \g_y_V_fu_947_p2_carry__0_i_7_n_2\,
      S(0) => \g_y_V_fu_947_p2_carry__0_i_8_n_2\
    );
\g_y_V_fu_947_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_buf_0_1_reg_438_pp1_iter6_reg(5),
      I1 => r_V_3_cast_fu_934_p1(6),
      I2 => tmp_16_reg_1198(6),
      O => \g_y_V_fu_947_p2_carry__0_i_1_n_2\
    );
\g_y_V_fu_947_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_buf_0_1_reg_438_pp1_iter6_reg(4),
      I1 => r_V_3_cast_fu_934_p1(5),
      I2 => tmp_16_reg_1198(5),
      O => \g_y_V_fu_947_p2_carry__0_i_2_n_2\
    );
\g_y_V_fu_947_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_buf_0_1_reg_438_pp1_iter6_reg(3),
      I1 => r_V_3_cast_fu_934_p1(4),
      I2 => tmp_16_reg_1198(4),
      O => \g_y_V_fu_947_p2_carry__0_i_3_n_2\
    );
\g_y_V_fu_947_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_buf_0_1_reg_438_pp1_iter6_reg(2),
      I1 => r_V_3_cast_fu_934_p1(3),
      I2 => tmp_16_reg_1198(3),
      O => \g_y_V_fu_947_p2_carry__0_i_4_n_2\
    );
\g_y_V_fu_947_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_buf_0_1_reg_438_pp1_iter6_reg(6),
      I1 => r_V_3_cast_fu_934_p1(7),
      I2 => tmp_16_reg_1198(7),
      I3 => \g_y_V_fu_947_p2_carry__0_i_1_n_2\,
      O => \g_y_V_fu_947_p2_carry__0_i_5_n_2\
    );
\g_y_V_fu_947_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_buf_0_1_reg_438_pp1_iter6_reg(5),
      I1 => r_V_3_cast_fu_934_p1(6),
      I2 => tmp_16_reg_1198(6),
      I3 => \g_y_V_fu_947_p2_carry__0_i_2_n_2\,
      O => \g_y_V_fu_947_p2_carry__0_i_6_n_2\
    );
\g_y_V_fu_947_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_buf_0_1_reg_438_pp1_iter6_reg(4),
      I1 => r_V_3_cast_fu_934_p1(5),
      I2 => tmp_16_reg_1198(5),
      I3 => \g_y_V_fu_947_p2_carry__0_i_3_n_2\,
      O => \g_y_V_fu_947_p2_carry__0_i_7_n_2\
    );
\g_y_V_fu_947_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_buf_0_1_reg_438_pp1_iter6_reg(3),
      I1 => r_V_3_cast_fu_934_p1(4),
      I2 => tmp_16_reg_1198(4),
      I3 => \g_y_V_fu_947_p2_carry__0_i_4_n_2\,
      O => \g_y_V_fu_947_p2_carry__0_i_8_n_2\
    );
\g_y_V_fu_947_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \g_y_V_fu_947_p2_carry__0_n_2\,
      CO(3 downto 2) => \NLW_g_y_V_fu_947_p2_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \g_y_V_fu_947_p2_carry__1_n_4\,
      CO(0) => \g_y_V_fu_947_p2_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \g_y_V_fu_947_p2_carry__1_i_1_n_2\,
      DI(0) => \g_y_V_fu_947_p2_carry__1_i_2_n_2\,
      O(3) => \NLW_g_y_V_fu_947_p2_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => g_y_V_fu_947_p2(10 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \g_y_V_fu_947_p2_carry__1_i_3_n_2\,
      S(0) => \g_y_V_fu_947_p2_carry__1_i_4_n_2\
    );
\g_y_V_fu_947_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_buf_0_1_reg_438_pp1_iter6_reg(7),
      I1 => r_V_3_cast_fu_934_p1(8),
      I2 => tmp_16_reg_1198(8),
      O => \g_y_V_fu_947_p2_carry__1_i_1_n_2\
    );
\g_y_V_fu_947_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_buf_0_1_reg_438_pp1_iter6_reg(6),
      I1 => r_V_3_cast_fu_934_p1(7),
      I2 => tmp_16_reg_1198(7),
      O => \g_y_V_fu_947_p2_carry__1_i_2_n_2\
    );
\g_y_V_fu_947_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => tmp_16_reg_1198(8),
      I1 => r_V_3_cast_fu_934_p1(8),
      I2 => src_buf_0_1_reg_438_pp1_iter6_reg(7),
      I3 => tmp_16_reg_1198(9),
      O => \g_y_V_fu_947_p2_carry__1_i_3_n_2\
    );
\g_y_V_fu_947_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \g_y_V_fu_947_p2_carry__1_i_2_n_2\,
      I1 => r_V_3_cast_fu_934_p1(8),
      I2 => src_buf_0_1_reg_438_pp1_iter6_reg(7),
      I3 => tmp_16_reg_1198(8),
      O => \g_y_V_fu_947_p2_carry__1_i_4_n_2\
    );
g_y_V_fu_947_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => src_buf_0_1_reg_438_pp1_iter6_reg(1),
      I1 => r_V_3_cast_fu_934_p1(2),
      I2 => tmp_16_reg_1198(2),
      O => g_y_V_fu_947_p2_carry_i_1_n_2
    );
g_y_V_fu_947_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => r_V_3_cast_fu_934_p1(1),
      I1 => src_buf_0_1_reg_438_pp1_iter6_reg(0),
      O => g_y_V_fu_947_p2_carry_i_2_n_2
    );
g_y_V_fu_947_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_buf_0_1_reg_438_pp1_iter6_reg(2),
      I1 => r_V_3_cast_fu_934_p1(3),
      I2 => tmp_16_reg_1198(3),
      I3 => g_y_V_fu_947_p2_carry_i_1_n_2,
      O => g_y_V_fu_947_p2_carry_i_3_n_2
    );
g_y_V_fu_947_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => src_buf_0_1_reg_438_pp1_iter6_reg(1),
      I1 => r_V_3_cast_fu_934_p1(2),
      I2 => tmp_16_reg_1198(2),
      I3 => g_y_V_fu_947_p2_carry_i_2_n_2,
      O => g_y_V_fu_947_p2_carry_i_4_n_2
    );
g_y_V_fu_947_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => r_V_3_cast_fu_934_p1(1),
      I1 => src_buf_0_1_reg_438_pp1_iter6_reg(0),
      I2 => tmp_16_reg_1198(1),
      O => g_y_V_fu_947_p2_carry_i_5_n_2
    );
\g_y_V_reg_1218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_y_V_fu_947_p2(0),
      Q => p_dst1_V_V_din(0),
      R => '0'
    );
\g_y_V_reg_1218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_y_V_fu_947_p2(10),
      Q => p_dst1_V_V_din(10),
      R => '0'
    );
\g_y_V_reg_1218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_y_V_fu_947_p2(1),
      Q => p_dst1_V_V_din(1),
      R => '0'
    );
\g_y_V_reg_1218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_y_V_fu_947_p2(2),
      Q => p_dst1_V_V_din(2),
      R => '0'
    );
\g_y_V_reg_1218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_y_V_fu_947_p2(3),
      Q => p_dst1_V_V_din(3),
      R => '0'
    );
\g_y_V_reg_1218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_y_V_fu_947_p2(4),
      Q => p_dst1_V_V_din(4),
      R => '0'
    );
\g_y_V_reg_1218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_y_V_fu_947_p2(5),
      Q => p_dst1_V_V_din(5),
      R => '0'
    );
\g_y_V_reg_1218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_y_V_fu_947_p2(6),
      Q => p_dst1_V_V_din(6),
      R => '0'
    );
\g_y_V_reg_1218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_y_V_fu_947_p2(7),
      Q => p_dst1_V_V_din(7),
      R => '0'
    );
\g_y_V_reg_1218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_y_V_fu_947_p2(8),
      Q => p_dst1_V_V_din(8),
      R => '0'
    );
\g_y_V_reg_1218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_x_V_reg_12130,
      D => g_y_V_fu_947_p2(9),
      Q => p_dst1_V_V_din(9),
      R => '0'
    );
grp_xFSobel3x3_fu_54_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D555C0C0C000"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_2\,
      I1 => Q(0),
      I2 => xFSobel_U0_ap_start,
      I3 => start_for_xFDuplicate_rows_U0_full_n,
      I4 => \ap_CS_fsm_reg[0]_1\,
      I5 => grp_xFSobel3x3_fu_54_ap_start_reg,
      O => \ap_CS_fsm_reg[0]_0\
    );
\i_op_assign_1_reg_300[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23333333ECCCCCCC"
    )
        port map (
      I0 => row_ind_2_V_2_fu_138_reg(0),
      I1 => ap_CS_fsm_state7,
      I2 => i_op_assign_reg_289(0),
      I3 => i_op_assign_reg_289(1),
      I4 => ap_CS_fsm_state2,
      I5 => \i_op_assign_1_reg_300_reg_n_2_[0]\,
      O => \i_op_assign_1_reg_300[0]_i_1_n_2\
    );
\i_op_assign_1_reg_300[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_op_assign_reg_289(1),
      I2 => i_op_assign_reg_289(0),
      I3 => ap_CS_fsm_state7,
      O => \i_op_assign_1_reg_300[12]_i_1_n_2\
    );
\i_op_assign_1_reg_300[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(13),
      O => p_1_in(13)
    );
\i_op_assign_1_reg_300[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(14),
      O => p_1_in(14)
    );
\i_op_assign_1_reg_300[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(15),
      O => p_1_in(15)
    );
\i_op_assign_1_reg_300[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(16),
      O => p_1_in(16)
    );
\i_op_assign_1_reg_300[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(17),
      O => p_1_in(17)
    );
\i_op_assign_1_reg_300[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(18),
      O => p_1_in(18)
    );
\i_op_assign_1_reg_300[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(19),
      O => p_1_in(19)
    );
\i_op_assign_1_reg_300[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => init_buf_1_fu_572_p2(1),
      I1 => ap_CS_fsm_state7,
      I2 => row_ind_2_V_2_fu_138_reg(1),
      I3 => ap_NS_fsm(2),
      I4 => \i_op_assign_1_reg_300_reg_n_2_[1]\,
      O => \i_op_assign_1_reg_300[1]_i_1_n_2\
    );
\i_op_assign_1_reg_300[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(20),
      O => p_1_in(20)
    );
\i_op_assign_1_reg_300[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(21),
      O => p_1_in(21)
    );
\i_op_assign_1_reg_300[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(22),
      O => p_1_in(22)
    );
\i_op_assign_1_reg_300[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(23),
      O => p_1_in(23)
    );
\i_op_assign_1_reg_300[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(24),
      O => p_1_in(24)
    );
\i_op_assign_1_reg_300[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(25),
      O => p_1_in(25)
    );
\i_op_assign_1_reg_300[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(26),
      O => p_1_in(26)
    );
\i_op_assign_1_reg_300[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(27),
      O => p_1_in(27)
    );
\i_op_assign_1_reg_300[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(28),
      O => p_1_in(28)
    );
\i_op_assign_1_reg_300[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(29),
      O => p_1_in(29)
    );
\i_op_assign_1_reg_300[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(30),
      O => p_1_in(30)
    );
\i_op_assign_1_reg_300[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => i_op_assign_reg_289(0),
      I1 => i_op_assign_reg_289(1),
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state7,
      O => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => init_buf_1_fu_572_p2(31),
      O => p_1_in(31)
    );
\i_op_assign_1_reg_300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_op_assign_1_reg_300[0]_i_1_n_2\,
      Q => \i_op_assign_1_reg_300_reg_n_2_[0]\,
      R => '0'
    );
\i_op_assign_1_reg_300_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => init_buf_1_fu_572_p2(10),
      Q => \i_op_assign_1_reg_300_reg_n_2_[10]\,
      R => \i_op_assign_1_reg_300[12]_i_1_n_2\
    );
\i_op_assign_1_reg_300_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => init_buf_1_fu_572_p2(11),
      Q => \i_op_assign_1_reg_300_reg_n_2_[11]\,
      R => \i_op_assign_1_reg_300[12]_i_1_n_2\
    );
\i_op_assign_1_reg_300_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => init_buf_1_fu_572_p2(12),
      Q => \i_op_assign_1_reg_300_reg_n_2_[12]\,
      R => \i_op_assign_1_reg_300[12]_i_1_n_2\
    );
\i_op_assign_1_reg_300_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_op_assign_1_reg_300_reg[8]_i_1_n_2\,
      CO(3) => \i_op_assign_1_reg_300_reg[12]_i_2_n_2\,
      CO(2) => \i_op_assign_1_reg_300_reg[12]_i_2_n_3\,
      CO(1) => \i_op_assign_1_reg_300_reg[12]_i_2_n_4\,
      CO(0) => \i_op_assign_1_reg_300_reg[12]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => init_buf_1_fu_572_p2(12 downto 9),
      S(3) => \i_op_assign_1_reg_300_reg_n_2_[12]\,
      S(2) => \i_op_assign_1_reg_300_reg_n_2_[11]\,
      S(1) => \i_op_assign_1_reg_300_reg_n_2_[10]\,
      S(0) => \i_op_assign_1_reg_300_reg_n_2_[9]\
    );
\i_op_assign_1_reg_300_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(13),
      Q => \i_op_assign_1_reg_300_reg_n_2_[13]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(14),
      Q => \i_op_assign_1_reg_300_reg_n_2_[14]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(15),
      Q => \i_op_assign_1_reg_300_reg_n_2_[15]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(16),
      Q => \i_op_assign_1_reg_300_reg_n_2_[16]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_op_assign_1_reg_300_reg[12]_i_2_n_2\,
      CO(3) => \i_op_assign_1_reg_300_reg[16]_i_2_n_2\,
      CO(2) => \i_op_assign_1_reg_300_reg[16]_i_2_n_3\,
      CO(1) => \i_op_assign_1_reg_300_reg[16]_i_2_n_4\,
      CO(0) => \i_op_assign_1_reg_300_reg[16]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => init_buf_1_fu_572_p2(16 downto 13),
      S(3) => \i_op_assign_1_reg_300_reg_n_2_[16]\,
      S(2) => \i_op_assign_1_reg_300_reg_n_2_[15]\,
      S(1) => \i_op_assign_1_reg_300_reg_n_2_[14]\,
      S(0) => \i_op_assign_1_reg_300_reg_n_2_[13]\
    );
\i_op_assign_1_reg_300_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(17),
      Q => \i_op_assign_1_reg_300_reg_n_2_[17]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(18),
      Q => \i_op_assign_1_reg_300_reg_n_2_[18]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(19),
      Q => \i_op_assign_1_reg_300_reg_n_2_[19]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_op_assign_1_reg_300[1]_i_1_n_2\,
      Q => \i_op_assign_1_reg_300_reg_n_2_[1]\,
      R => '0'
    );
\i_op_assign_1_reg_300_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(20),
      Q => \i_op_assign_1_reg_300_reg_n_2_[20]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_op_assign_1_reg_300_reg[16]_i_2_n_2\,
      CO(3) => \i_op_assign_1_reg_300_reg[20]_i_2_n_2\,
      CO(2) => \i_op_assign_1_reg_300_reg[20]_i_2_n_3\,
      CO(1) => \i_op_assign_1_reg_300_reg[20]_i_2_n_4\,
      CO(0) => \i_op_assign_1_reg_300_reg[20]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => init_buf_1_fu_572_p2(20 downto 17),
      S(3) => \i_op_assign_1_reg_300_reg_n_2_[20]\,
      S(2) => \i_op_assign_1_reg_300_reg_n_2_[19]\,
      S(1) => \i_op_assign_1_reg_300_reg_n_2_[18]\,
      S(0) => \i_op_assign_1_reg_300_reg_n_2_[17]\
    );
\i_op_assign_1_reg_300_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(21),
      Q => \i_op_assign_1_reg_300_reg_n_2_[21]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(22),
      Q => \i_op_assign_1_reg_300_reg_n_2_[22]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(23),
      Q => \i_op_assign_1_reg_300_reg_n_2_[23]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(24),
      Q => \i_op_assign_1_reg_300_reg_n_2_[24]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_op_assign_1_reg_300_reg[20]_i_2_n_2\,
      CO(3) => \i_op_assign_1_reg_300_reg[24]_i_2_n_2\,
      CO(2) => \i_op_assign_1_reg_300_reg[24]_i_2_n_3\,
      CO(1) => \i_op_assign_1_reg_300_reg[24]_i_2_n_4\,
      CO(0) => \i_op_assign_1_reg_300_reg[24]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => init_buf_1_fu_572_p2(24 downto 21),
      S(3) => \i_op_assign_1_reg_300_reg_n_2_[24]\,
      S(2) => \i_op_assign_1_reg_300_reg_n_2_[23]\,
      S(1) => \i_op_assign_1_reg_300_reg_n_2_[22]\,
      S(0) => \i_op_assign_1_reg_300_reg_n_2_[21]\
    );
\i_op_assign_1_reg_300_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(25),
      Q => \i_op_assign_1_reg_300_reg_n_2_[25]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(26),
      Q => \i_op_assign_1_reg_300_reg_n_2_[26]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(27),
      Q => \i_op_assign_1_reg_300_reg_n_2_[27]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(28),
      Q => \i_op_assign_1_reg_300_reg_n_2_[28]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_op_assign_1_reg_300_reg[24]_i_2_n_2\,
      CO(3) => \i_op_assign_1_reg_300_reg[28]_i_2_n_2\,
      CO(2) => \i_op_assign_1_reg_300_reg[28]_i_2_n_3\,
      CO(1) => \i_op_assign_1_reg_300_reg[28]_i_2_n_4\,
      CO(0) => \i_op_assign_1_reg_300_reg[28]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => init_buf_1_fu_572_p2(28 downto 25),
      S(3) => \i_op_assign_1_reg_300_reg_n_2_[28]\,
      S(2) => \i_op_assign_1_reg_300_reg_n_2_[27]\,
      S(1) => \i_op_assign_1_reg_300_reg_n_2_[26]\,
      S(0) => \i_op_assign_1_reg_300_reg_n_2_[25]\
    );
\i_op_assign_1_reg_300_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(29),
      Q => \i_op_assign_1_reg_300_reg_n_2_[29]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => init_buf_1_fu_572_p2(2),
      Q => \i_op_assign_1_reg_300_reg_n_2_[2]\,
      R => \i_op_assign_1_reg_300[12]_i_1_n_2\
    );
\i_op_assign_1_reg_300_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(30),
      Q => \i_op_assign_1_reg_300_reg_n_2_[30]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_1_in(31),
      Q => \i_op_assign_1_reg_300_reg_n_2_[31]\,
      R => i_op_assign_1_reg_300(31)
    );
\i_op_assign_1_reg_300_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_op_assign_1_reg_300_reg[28]_i_2_n_2\,
      CO(3 downto 2) => \NLW_i_op_assign_1_reg_300_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_op_assign_1_reg_300_reg[31]_i_3_n_4\,
      CO(0) => \i_op_assign_1_reg_300_reg[31]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_op_assign_1_reg_300_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => init_buf_1_fu_572_p2(31 downto 29),
      S(3) => '0',
      S(2) => \i_op_assign_1_reg_300_reg_n_2_[31]\,
      S(1) => \i_op_assign_1_reg_300_reg_n_2_[30]\,
      S(0) => \i_op_assign_1_reg_300_reg_n_2_[29]\
    );
\i_op_assign_1_reg_300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => init_buf_1_fu_572_p2(3),
      Q => \i_op_assign_1_reg_300_reg_n_2_[3]\,
      R => \i_op_assign_1_reg_300[12]_i_1_n_2\
    );
\i_op_assign_1_reg_300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => init_buf_1_fu_572_p2(4),
      Q => \i_op_assign_1_reg_300_reg_n_2_[4]\,
      R => \i_op_assign_1_reg_300[12]_i_1_n_2\
    );
\i_op_assign_1_reg_300_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_op_assign_1_reg_300_reg[4]_i_1_n_2\,
      CO(2) => \i_op_assign_1_reg_300_reg[4]_i_1_n_3\,
      CO(1) => \i_op_assign_1_reg_300_reg[4]_i_1_n_4\,
      CO(0) => \i_op_assign_1_reg_300_reg[4]_i_1_n_5\,
      CYINIT => \i_op_assign_1_reg_300_reg_n_2_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => init_buf_1_fu_572_p2(4 downto 1),
      S(3) => \i_op_assign_1_reg_300_reg_n_2_[4]\,
      S(2) => \i_op_assign_1_reg_300_reg_n_2_[3]\,
      S(1) => \i_op_assign_1_reg_300_reg_n_2_[2]\,
      S(0) => \i_op_assign_1_reg_300_reg_n_2_[1]\
    );
\i_op_assign_1_reg_300_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => init_buf_1_fu_572_p2(5),
      Q => \i_op_assign_1_reg_300_reg_n_2_[5]\,
      R => \i_op_assign_1_reg_300[12]_i_1_n_2\
    );
\i_op_assign_1_reg_300_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => init_buf_1_fu_572_p2(6),
      Q => \i_op_assign_1_reg_300_reg_n_2_[6]\,
      R => \i_op_assign_1_reg_300[12]_i_1_n_2\
    );
\i_op_assign_1_reg_300_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => init_buf_1_fu_572_p2(7),
      Q => \i_op_assign_1_reg_300_reg_n_2_[7]\,
      R => \i_op_assign_1_reg_300[12]_i_1_n_2\
    );
\i_op_assign_1_reg_300_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => init_buf_1_fu_572_p2(8),
      Q => \i_op_assign_1_reg_300_reg_n_2_[8]\,
      R => \i_op_assign_1_reg_300[12]_i_1_n_2\
    );
\i_op_assign_1_reg_300_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_op_assign_1_reg_300_reg[4]_i_1_n_2\,
      CO(3) => \i_op_assign_1_reg_300_reg[8]_i_1_n_2\,
      CO(2) => \i_op_assign_1_reg_300_reg[8]_i_1_n_3\,
      CO(1) => \i_op_assign_1_reg_300_reg[8]_i_1_n_4\,
      CO(0) => \i_op_assign_1_reg_300_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => init_buf_1_fu_572_p2(8 downto 5),
      S(3) => \i_op_assign_1_reg_300_reg_n_2_[8]\,
      S(2) => \i_op_assign_1_reg_300_reg_n_2_[7]\,
      S(1) => \i_op_assign_1_reg_300_reg_n_2_[6]\,
      S(0) => \i_op_assign_1_reg_300_reg_n_2_[5]\
    );
\i_op_assign_1_reg_300_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => init_buf_1_fu_572_p2(9),
      Q => \i_op_assign_1_reg_300_reg_n_2_[9]\,
      R => \i_op_assign_1_reg_300[12]_i_1_n_2\
    );
\i_op_assign_reg_289[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ADADADA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_op_assign_reg_289(1),
      I2 => i_op_assign_reg_289(0),
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      I4 => grp_xFSobel3x3_fu_54_ap_start_reg,
      O => \i_op_assign_reg_289[0]_i_1_n_2\
    );
\i_op_assign_reg_289[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28ECECEC"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_op_assign_reg_289(1),
      I2 => i_op_assign_reg_289(0),
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      I4 => grp_xFSobel3x3_fu_54_ap_start_reg,
      O => \i_op_assign_reg_289[1]_i_1_n_2\
    );
\i_op_assign_reg_289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_op_assign_reg_289[0]_i_1_n_2\,
      Q => i_op_assign_reg_289(0),
      R => '0'
    );
\i_op_assign_reg_289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_op_assign_reg_289[1]_i_1_n_2\,
      Q => i_op_assign_reg_289(1),
      R => '0'
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA800080008000"
    )
        port map (
      I0 => Q(1),
      I1 => or_cond_i_reg_1129,
      I2 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I3 => ap_block_pp1_stage0_subdone4_in,
      I4 => ap_enable_reg_pp0_iter1_reg_n_2,
      I5 => p_24_in,
      O => xFSobel_U0_p_src_V_V_read
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tmp_20_reg_1153_pp1_iter7_reg,
      I1 => ap_enable_reg_pp1_iter8_reg_n_2,
      I2 => exitcond1_i_reg_1113_pp1_iter7_reg,
      I3 => Q(1),
      I4 => ap_block_pp1_stage0_subdone4_in,
      I5 => gradx_mat_V_V_full_n,
      O => \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => tmp_20_reg_1153_pp1_iter7_reg,
      I1 => ap_enable_reg_pp1_iter8_reg_n_2,
      I2 => exitcond1_i_reg_1113_pp1_iter7_reg,
      I3 => Q(1),
      I4 => ap_block_pp1_stage0_subdone4_in,
      I5 => grady_mat_V_V_full_n,
      O => \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_1\
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => gaussian_mat_V_V_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => ap_block_pp1_stage0_subdone4_in,
      I4 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I5 => or_cond_i_reg_1129,
      O => \ap_CS_fsm_reg[3]_0\
    );
\or_cond_i_reg_1129[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFFFFF20000000"
    )
        port map (
      I0 => tmp_2_reg_1083,
      I1 => \or_cond_i_reg_1129[0]_i_2_n_2\,
      I2 => \exitcond1_i_reg_1113[0]_i_3_n_2\,
      I3 => ap_block_pp1_stage0_subdone4_in,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => or_cond_i_reg_1129,
      O => \or_cond_i_reg_1129[0]_i_1_n_2\
    );
\or_cond_i_reg_1129[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0AAAACCC0A0A0"
    )
        port map (
      I0 => t_V_8_reg_378(10),
      I1 => \col_V_3_reg_1117_reg__0\(10),
      I2 => \col_V_3_reg_1117[10]_i_8_n_2\,
      I3 => \col_V_3_reg_1117_reg__0\(8),
      I4 => \col_V_3_reg_1117[8]_i_2_n_2\,
      I5 => t_V_8_reg_378(8),
      O => \or_cond_i_reg_1129[0]_i_2_n_2\
    );
\or_cond_i_reg_1129_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => or_cond_i_reg_1129,
      Q => or_cond_i_reg_1129_pp1_iter1_reg,
      R => '0'
    );
\or_cond_i_reg_1129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond_i_reg_1129[0]_i_1_n_2\,
      Q => or_cond_i_reg_1129,
      R => '0'
    );
\or_cond_reg_1093[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_42_2_reg_1078,
      I1 => tmp_42_2_fu_624_p2,
      O => or_cond_fu_652_p2
    );
\or_cond_reg_1093[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80808000"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(9),
      I1 => \t_V_7_reg_366_reg__0__0\(7),
      I2 => \t_V_7_reg_366_reg__0__0\(6),
      I3 => \t_V_7_reg_366_reg__0__0\(5),
      I4 => \t_V_7_reg_366_reg__0__0\(4),
      I5 => \t_V_7_reg_366_reg__0__0\(8),
      O => tmp_42_2_fu_624_p2
    );
\or_cond_reg_1093_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => or_cond_fu_652_p2,
      Q => or_cond_reg_1093,
      R => '0'
    );
\reg_474[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => or_cond_i_reg_1129,
      I1 => t_V_8_reg_3780,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => gaussian_mat_V_V_empty_n,
      I4 => ap_CS_fsm_pp0_stage0,
      O => grp_xFSobel3x3_fu_54_p_src_mat_V_V_read
    );
\reg_474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFSobel3x3_fu_54_p_src_mat_V_V_read,
      D => p_src_V_V_dout(0),
      Q => reg_474(0),
      R => '0'
    );
\reg_474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFSobel3x3_fu_54_p_src_mat_V_V_read,
      D => p_src_V_V_dout(1),
      Q => reg_474(1),
      R => '0'
    );
\reg_474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFSobel3x3_fu_54_p_src_mat_V_V_read,
      D => p_src_V_V_dout(2),
      Q => reg_474(2),
      R => '0'
    );
\reg_474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFSobel3x3_fu_54_p_src_mat_V_V_read,
      D => p_src_V_V_dout(3),
      Q => reg_474(3),
      R => '0'
    );
\reg_474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFSobel3x3_fu_54_p_src_mat_V_V_read,
      D => p_src_V_V_dout(4),
      Q => reg_474(4),
      R => '0'
    );
\reg_474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFSobel3x3_fu_54_p_src_mat_V_V_read,
      D => p_src_V_V_dout(5),
      Q => reg_474(5),
      R => '0'
    );
\reg_474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFSobel3x3_fu_54_p_src_mat_V_V_read,
      D => p_src_V_V_dout(6),
      Q => reg_474(6),
      R => '0'
    );
\reg_474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_xFSobel3x3_fu_54_p_src_mat_V_V_read,
      D => p_src_V_V_dout(7),
      Q => reg_474(7),
      R => '0'
    );
\ret_V_1_reg_1088[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(0),
      O => ret_V_fu_618_p2(0)
    );
\ret_V_1_reg_1088_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => ret_V_fu_618_p2(0),
      Q => ret_V_1_reg_1088(0),
      R => '0'
    );
\ret_V_1_reg_1088_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \t_V_7_reg_366_reg__0\(1),
      Q => ret_V_1_reg_1088(1),
      R => '0'
    );
\ret_V_2_reg_1183[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(3),
      I1 => buf_cop_0_V_1_reg_1164(3),
      O => \ret_V_2_reg_1183[3]_i_2_n_2\
    );
\ret_V_2_reg_1183[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(2),
      I1 => buf_cop_0_V_1_reg_1164(2),
      O => \ret_V_2_reg_1183[3]_i_3_n_2\
    );
\ret_V_2_reg_1183[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(1),
      I1 => buf_cop_0_V_1_reg_1164(1),
      O => \ret_V_2_reg_1183[3]_i_4_n_2\
    );
\ret_V_2_reg_1183[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(0),
      I1 => buf_cop_0_V_1_reg_1164(0),
      O => \ret_V_2_reg_1183[3]_i_5_n_2\
    );
\ret_V_2_reg_1183[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(7),
      I1 => buf_cop_0_V_1_reg_1164(7),
      O => \ret_V_2_reg_1183[7]_i_2_n_2\
    );
\ret_V_2_reg_1183[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(6),
      I1 => buf_cop_0_V_1_reg_1164(6),
      O => \ret_V_2_reg_1183[7]_i_3_n_2\
    );
\ret_V_2_reg_1183[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(5),
      I1 => buf_cop_0_V_1_reg_1164(5),
      O => \ret_V_2_reg_1183[7]_i_4_n_2\
    );
\ret_V_2_reg_1183[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(4),
      I1 => buf_cop_0_V_1_reg_1164(4),
      O => \ret_V_2_reg_1183[7]_i_5_n_2\
    );
\ret_V_2_reg_1183[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone4_in,
      I1 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      O => ret_V_2_reg_11830
    );
\ret_V_2_reg_1183_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_2_fu_828_p2(0),
      Q => ret_V_2_reg_1183(0),
      R => '0'
    );
\ret_V_2_reg_1183_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_2_fu_828_p2(1),
      Q => ret_V_2_reg_1183(1),
      R => '0'
    );
\ret_V_2_reg_1183_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_2_fu_828_p2(2),
      Q => ret_V_2_reg_1183(2),
      R => '0'
    );
\ret_V_2_reg_1183_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_2_fu_828_p2(3),
      Q => ret_V_2_reg_1183(3),
      R => '0'
    );
\ret_V_2_reg_1183_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_V_2_reg_1183_reg[3]_i_1_n_2\,
      CO(2) => \ret_V_2_reg_1183_reg[3]_i_1_n_3\,
      CO(1) => \ret_V_2_reg_1183_reg[3]_i_1_n_4\,
      CO(0) => \ret_V_2_reg_1183_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => buf_cop_2_V_1_reg_1171(3 downto 0),
      O(3 downto 0) => ret_V_2_fu_828_p2(3 downto 0),
      S(3) => \ret_V_2_reg_1183[3]_i_2_n_2\,
      S(2) => \ret_V_2_reg_1183[3]_i_3_n_2\,
      S(1) => \ret_V_2_reg_1183[3]_i_4_n_2\,
      S(0) => \ret_V_2_reg_1183[3]_i_5_n_2\
    );
\ret_V_2_reg_1183_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_2_fu_828_p2(4),
      Q => ret_V_2_reg_1183(4),
      R => '0'
    );
\ret_V_2_reg_1183_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_2_fu_828_p2(5),
      Q => ret_V_2_reg_1183(5),
      R => '0'
    );
\ret_V_2_reg_1183_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_2_fu_828_p2(6),
      Q => ret_V_2_reg_1183(6),
      R => '0'
    );
\ret_V_2_reg_1183_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_2_fu_828_p2(7),
      Q => ret_V_2_reg_1183(7),
      R => '0'
    );
\ret_V_2_reg_1183_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_2_reg_1183_reg[3]_i_1_n_2\,
      CO(3) => \ret_V_2_reg_1183_reg[7]_i_1_n_2\,
      CO(2) => \ret_V_2_reg_1183_reg[7]_i_1_n_3\,
      CO(1) => \ret_V_2_reg_1183_reg[7]_i_1_n_4\,
      CO(0) => \ret_V_2_reg_1183_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => buf_cop_2_V_1_reg_1171(7 downto 4),
      O(3 downto 0) => ret_V_2_fu_828_p2(7 downto 4),
      S(3) => \ret_V_2_reg_1183[7]_i_2_n_2\,
      S(2) => \ret_V_2_reg_1183[7]_i_3_n_2\,
      S(1) => \ret_V_2_reg_1183[7]_i_4_n_2\,
      S(0) => \ret_V_2_reg_1183[7]_i_5_n_2\
    );
\ret_V_2_reg_1183_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_2_fu_828_p2(8),
      Q => ret_V_2_reg_1183(8),
      R => '0'
    );
\ret_V_2_reg_1183_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_2_reg_1183_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_ret_V_2_reg_1183_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ret_V_2_fu_828_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ret_V_2_reg_1183_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ret_V_3_reg_1188[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_2_V_2_reg_1208(3),
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => src_buf_2_reg_402(3),
      O => rhs_V_3_fu_838_p1(3)
    );
\ret_V_3_reg_1188[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_2_V_2_reg_1208(2),
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => src_buf_2_reg_402(2),
      O => rhs_V_3_fu_838_p1(2)
    );
\ret_V_3_reg_1188[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_2_V_2_reg_1208(1),
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => src_buf_2_reg_402(1),
      O => rhs_V_3_fu_838_p1(1)
    );
\ret_V_3_reg_1188[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => storemerge_reg_462(0),
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => src_buf_reg_450(0),
      O => lhs_V_1_fu_834_p1(0)
    );
\ret_V_3_reg_1188[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335A5A5ACC5A5A"
    )
        port map (
      I0 => src_buf_2_reg_402(3),
      I1 => buf_cop_2_V_2_reg_1208(3),
      I2 => src_buf_reg_450(3),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => storemerge_reg_462(3),
      O => \ret_V_3_reg_1188[3]_i_6_n_2\
    );
\ret_V_3_reg_1188[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335A5A5ACC5A5A"
    )
        port map (
      I0 => src_buf_2_reg_402(2),
      I1 => buf_cop_2_V_2_reg_1208(2),
      I2 => src_buf_reg_450(2),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => storemerge_reg_462(2),
      O => \ret_V_3_reg_1188[3]_i_7_n_2\
    );
\ret_V_3_reg_1188[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335A5A5ACC5A5A"
    )
        port map (
      I0 => src_buf_2_reg_402(1),
      I1 => buf_cop_2_V_2_reg_1208(1),
      I2 => src_buf_reg_450(1),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => storemerge_reg_462(1),
      O => \ret_V_3_reg_1188[3]_i_8_n_2\
    );
\ret_V_3_reg_1188[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335A5A5ACC5A5A"
    )
        port map (
      I0 => src_buf_2_reg_402(0),
      I1 => buf_cop_2_V_2_reg_1208(0),
      I2 => src_buf_reg_450(0),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => storemerge_reg_462(0),
      O => \ret_V_3_reg_1188[3]_i_9_n_2\
    );
\ret_V_3_reg_1188[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_2_V_2_reg_1208(7),
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => src_buf_2_reg_402(7),
      O => rhs_V_3_fu_838_p1(7)
    );
\ret_V_3_reg_1188[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_2_V_2_reg_1208(6),
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => src_buf_2_reg_402(6),
      O => rhs_V_3_fu_838_p1(6)
    );
\ret_V_3_reg_1188[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_2_V_2_reg_1208(5),
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => src_buf_2_reg_402(5),
      O => rhs_V_3_fu_838_p1(5)
    );
\ret_V_3_reg_1188[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_2_V_2_reg_1208(4),
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => src_buf_2_reg_402(4),
      O => rhs_V_3_fu_838_p1(4)
    );
\ret_V_3_reg_1188[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335A5A5ACC5A5A"
    )
        port map (
      I0 => src_buf_2_reg_402(7),
      I1 => buf_cop_2_V_2_reg_1208(7),
      I2 => src_buf_reg_450(7),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => storemerge_reg_462(7),
      O => \ret_V_3_reg_1188[7]_i_6_n_2\
    );
\ret_V_3_reg_1188[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335A5A5ACC5A5A"
    )
        port map (
      I0 => src_buf_2_reg_402(6),
      I1 => buf_cop_2_V_2_reg_1208(6),
      I2 => src_buf_reg_450(6),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => storemerge_reg_462(6),
      O => \ret_V_3_reg_1188[7]_i_7_n_2\
    );
\ret_V_3_reg_1188[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335A5A5ACC5A5A"
    )
        port map (
      I0 => src_buf_2_reg_402(5),
      I1 => buf_cop_2_V_2_reg_1208(5),
      I2 => src_buf_reg_450(5),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => storemerge_reg_462(5),
      O => \ret_V_3_reg_1188[7]_i_8_n_2\
    );
\ret_V_3_reg_1188[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A335A5A5ACC5A5A"
    )
        port map (
      I0 => src_buf_2_reg_402(4),
      I1 => buf_cop_2_V_2_reg_1208(4),
      I2 => src_buf_reg_450(4),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => storemerge_reg_462(4),
      O => \ret_V_3_reg_1188[7]_i_9_n_2\
    );
\ret_V_3_reg_1188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_3_fu_842_p2(0),
      Q => ret_V_3_reg_1188(0),
      R => '0'
    );
\ret_V_3_reg_1188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_3_fu_842_p2(1),
      Q => ret_V_3_reg_1188(1),
      R => '0'
    );
\ret_V_3_reg_1188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_3_fu_842_p2(2),
      Q => ret_V_3_reg_1188(2),
      R => '0'
    );
\ret_V_3_reg_1188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_3_fu_842_p2(3),
      Q => ret_V_3_reg_1188(3),
      R => '0'
    );
\ret_V_3_reg_1188_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_V_3_reg_1188_reg[3]_i_1_n_2\,
      CO(2) => \ret_V_3_reg_1188_reg[3]_i_1_n_3\,
      CO(1) => \ret_V_3_reg_1188_reg[3]_i_1_n_4\,
      CO(0) => \ret_V_3_reg_1188_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => rhs_V_3_fu_838_p1(3 downto 1),
      DI(0) => lhs_V_1_fu_834_p1(0),
      O(3 downto 0) => ret_V_3_fu_842_p2(3 downto 0),
      S(3) => \ret_V_3_reg_1188[3]_i_6_n_2\,
      S(2) => \ret_V_3_reg_1188[3]_i_7_n_2\,
      S(1) => \ret_V_3_reg_1188[3]_i_8_n_2\,
      S(0) => \ret_V_3_reg_1188[3]_i_9_n_2\
    );
\ret_V_3_reg_1188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_3_fu_842_p2(4),
      Q => ret_V_3_reg_1188(4),
      R => '0'
    );
\ret_V_3_reg_1188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_3_fu_842_p2(5),
      Q => ret_V_3_reg_1188(5),
      R => '0'
    );
\ret_V_3_reg_1188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_3_fu_842_p2(6),
      Q => ret_V_3_reg_1188(6),
      R => '0'
    );
\ret_V_3_reg_1188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_3_fu_842_p2(7),
      Q => ret_V_3_reg_1188(7),
      R => '0'
    );
\ret_V_3_reg_1188_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_3_reg_1188_reg[3]_i_1_n_2\,
      CO(3) => \ret_V_3_reg_1188_reg[7]_i_1_n_2\,
      CO(2) => \ret_V_3_reg_1188_reg[7]_i_1_n_3\,
      CO(1) => \ret_V_3_reg_1188_reg[7]_i_1_n_4\,
      CO(0) => \ret_V_3_reg_1188_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_V_3_fu_838_p1(7 downto 4),
      O(3 downto 0) => ret_V_3_fu_842_p2(7 downto 4),
      S(3) => \ret_V_3_reg_1188[7]_i_6_n_2\,
      S(2) => \ret_V_3_reg_1188[7]_i_7_n_2\,
      S(1) => \ret_V_3_reg_1188[7]_i_8_n_2\,
      S(0) => \ret_V_3_reg_1188[7]_i_9_n_2\
    );
\ret_V_3_reg_1188_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => ret_V_3_fu_842_p2(8),
      Q => ret_V_3_reg_1188(8),
      R => '0'
    );
\ret_V_3_reg_1188_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_3_reg_1188_reg[7]_i_1_n_2\,
      CO(3 downto 1) => \NLW_ret_V_3_reg_1188_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ret_V_3_fu_842_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ret_V_3_reg_1188_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\row_ind_0_V_reg_343[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[9]_i_2_n_2\,
      I2 => row_ind_2_V_2_load_reg_990_reg(0),
      I3 => \row_ind_1_V_1_reg_333_reg_n_2_[0]\,
      O => \row_ind_0_V_reg_343[0]_i_1_n_2\
    );
\row_ind_0_V_reg_343[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[9]_i_2_n_2\,
      I2 => row_ind_2_V_2_load_reg_990_reg(1),
      I3 => \row_ind_1_V_1_reg_333_reg_n_2_[1]\,
      O => \row_ind_0_V_reg_343[1]_i_1_n_2\
    );
\row_ind_0_V_reg_343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => \row_ind_0_V_reg_343[0]_i_1_n_2\,
      Q => \row_ind_0_V_reg_343_reg_n_2_[0]\,
      R => '0'
    );
\row_ind_0_V_reg_343_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => \row_ind_0_V_reg_343[1]_i_1_n_2\,
      Q => \row_ind_0_V_reg_343_reg_n_2_[1]\,
      R => '0'
    );
\row_ind_1_V_1_reg_333[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[9]_i_2_n_2\,
      I2 => row_ind_2_V_load_reg_996_reg(0),
      I3 => \zero_ind_V_reg_354_reg_n_2_[0]\,
      O => \row_ind_1_V_1_reg_333[0]_i_1_n_2\
    );
\row_ind_1_V_1_reg_333[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[9]_i_2_n_2\,
      I2 => row_ind_2_V_load_reg_996_reg(1),
      I3 => \zero_ind_V_reg_354_reg_n_2_[1]\,
      O => \row_ind_1_V_1_reg_333[1]_i_1_n_2\
    );
\row_ind_1_V_1_reg_333_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => \row_ind_1_V_1_reg_333[0]_i_1_n_2\,
      Q => \row_ind_1_V_1_reg_333_reg_n_2_[0]\,
      R => '0'
    );
\row_ind_1_V_1_reg_333_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => \row_ind_1_V_1_reg_333[1]_i_1_n_2\,
      Q => \row_ind_1_V_1_reg_333_reg_n_2_[1]\,
      R => '0'
    );
\row_ind_2_V_1_fu_134[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => i_op_assign_reg_289(1),
      I1 => ap_CS_fsm_state2,
      I2 => i_op_assign_reg_289(0),
      I3 => row_ind_2_V_1_fu_134_reg(0),
      O => \row_ind_2_V_1_fu_134[0]_i_1_n_2\
    );
\row_ind_2_V_1_fu_134[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => i_op_assign_reg_289(1),
      I1 => ap_CS_fsm_state2,
      I2 => i_op_assign_reg_289(0),
      I3 => row_ind_2_V_1_fu_134_reg(1),
      O => \row_ind_2_V_1_fu_134[1]_i_1_n_2\
    );
\row_ind_2_V_1_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_2_V_1_fu_134[0]_i_1_n_2\,
      Q => row_ind_2_V_1_fu_134_reg(0),
      R => '0'
    );
\row_ind_2_V_1_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_2_V_1_fu_134[1]_i_1_n_2\,
      Q => row_ind_2_V_1_fu_134_reg(1),
      R => '0'
    );
\row_ind_2_V_1_load_reg_985_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_2_V_1_fu_134_reg(0),
      Q => \row_ind_2_V_1_load_reg_985_reg_n_2_[0]\,
      R => '0'
    );
\row_ind_2_V_1_load_reg_985_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_2_V_1_fu_134_reg(1),
      Q => \row_ind_2_V_1_load_reg_985_reg_n_2_[1]\,
      R => '0'
    );
\row_ind_2_V_2_fu_138[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_op_assign_reg_289(0),
      I2 => i_op_assign_reg_289(1),
      I3 => row_ind_2_V_2_fu_138_reg(0),
      O => \row_ind_2_V_2_fu_138[0]_i_1_n_2\
    );
\row_ind_2_V_2_fu_138[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => i_op_assign_reg_289(0),
      I2 => i_op_assign_reg_289(1),
      I3 => row_ind_2_V_2_fu_138_reg(1),
      O => \row_ind_2_V_2_fu_138[1]_i_1_n_2\
    );
\row_ind_2_V_2_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_2_V_2_fu_138[0]_i_1_n_2\,
      Q => row_ind_2_V_2_fu_138_reg(0),
      R => '0'
    );
\row_ind_2_V_2_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_2_V_2_fu_138[1]_i_1_n_2\,
      Q => row_ind_2_V_2_fu_138_reg(1),
      R => '0'
    );
\row_ind_2_V_2_load_reg_990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_2_V_2_fu_138_reg(0),
      Q => row_ind_2_V_2_load_reg_990_reg(0),
      R => '0'
    );
\row_ind_2_V_2_load_reg_990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_2_V_2_fu_138_reg(1),
      Q => row_ind_2_V_2_load_reg_990_reg(1),
      R => '0'
    );
\row_ind_2_V_fu_142[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => i_op_assign_reg_289(1),
      I1 => ap_CS_fsm_state2,
      I2 => i_op_assign_reg_289(0),
      I3 => row_ind_2_V_fu_142_reg(0),
      O => \row_ind_2_V_fu_142[0]_i_1_n_2\
    );
\row_ind_2_V_fu_142[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => i_op_assign_reg_289(1),
      I1 => ap_CS_fsm_state2,
      I2 => i_op_assign_reg_289(0),
      I3 => row_ind_2_V_fu_142_reg(1),
      O => \row_ind_2_V_fu_142[1]_i_1_n_2\
    );
\row_ind_2_V_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_2_V_fu_142[0]_i_1_n_2\,
      Q => row_ind_2_V_fu_142_reg(0),
      R => '0'
    );
\row_ind_2_V_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \row_ind_2_V_fu_142[1]_i_1_n_2\,
      Q => row_ind_2_V_fu_142_reg(1),
      R => '0'
    );
\row_ind_2_V_load_reg_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_2_V_fu_142_reg(0),
      Q => row_ind_2_V_load_reg_996_reg(0),
      R => '0'
    );
\row_ind_2_V_load_reg_996_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => row_ind_2_V_fu_142_reg(1),
      Q => row_ind_2_V_load_reg_996_reg(1),
      R => '0'
    );
\src_buf_0_1_reg_438[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone4_in,
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state13,
      O => src_buf_0_1_reg_438_0
    );
\src_buf_0_1_reg_438[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone4_in,
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      O => src_buf_0_1_reg_4380
    );
\src_buf_0_1_reg_438_pp1_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_0_1_reg_438(0),
      Q => src_buf_0_1_reg_438_pp1_iter6_reg(0),
      R => '0'
    );
\src_buf_0_1_reg_438_pp1_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_0_1_reg_438(1),
      Q => src_buf_0_1_reg_438_pp1_iter6_reg(1),
      R => '0'
    );
\src_buf_0_1_reg_438_pp1_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_0_1_reg_438(2),
      Q => src_buf_0_1_reg_438_pp1_iter6_reg(2),
      R => '0'
    );
\src_buf_0_1_reg_438_pp1_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_0_1_reg_438(3),
      Q => src_buf_0_1_reg_438_pp1_iter6_reg(3),
      R => '0'
    );
\src_buf_0_1_reg_438_pp1_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_0_1_reg_438(4),
      Q => src_buf_0_1_reg_438_pp1_iter6_reg(4),
      R => '0'
    );
\src_buf_0_1_reg_438_pp1_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_0_1_reg_438(5),
      Q => src_buf_0_1_reg_438_pp1_iter6_reg(5),
      R => '0'
    );
\src_buf_0_1_reg_438_pp1_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_0_1_reg_438(6),
      Q => src_buf_0_1_reg_438_pp1_iter6_reg(6),
      R => '0'
    );
\src_buf_0_1_reg_438_pp1_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_0_1_reg_438(7),
      Q => src_buf_0_1_reg_438_pp1_iter6_reg(7),
      R => '0'
    );
\src_buf_0_1_reg_438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_0_V_1_reg_1164(0),
      Q => src_buf_0_1_reg_438(0),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_0_1_reg_438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_0_V_1_reg_1164(1),
      Q => src_buf_0_1_reg_438(1),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_0_1_reg_438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_0_V_1_reg_1164(2),
      Q => src_buf_0_1_reg_438(2),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_0_1_reg_438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_0_V_1_reg_1164(3),
      Q => src_buf_0_1_reg_438(3),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_0_1_reg_438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_0_V_1_reg_1164(4),
      Q => src_buf_0_1_reg_438(4),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_0_1_reg_438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_0_V_1_reg_1164(5),
      Q => src_buf_0_1_reg_438(5),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_0_1_reg_438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_0_V_1_reg_1164(6),
      Q => src_buf_0_1_reg_438(6),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_0_1_reg_438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_0_V_1_reg_1164(7),
      Q => src_buf_0_1_reg_438(7),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_1_1_reg_414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_1_reg_1178(0),
      Q => src_buf_1_1_reg_414(0),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_1_reg_414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_1_reg_1178(1),
      Q => src_buf_1_1_reg_414(1),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_1_reg_414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_1_reg_1178(2),
      Q => src_buf_1_1_reg_414(2),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_1_reg_414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_1_reg_1178(3),
      Q => src_buf_1_1_reg_414(3),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_1_reg_414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_1_reg_1178(4),
      Q => src_buf_1_1_reg_414(4),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_1_reg_414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_1_reg_1178(5),
      Q => src_buf_1_1_reg_414(5),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_1_reg_414_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_1_reg_1178(6),
      Q => src_buf_1_1_reg_414(6),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_1_reg_414_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_1_reg_1178(7),
      Q => src_buf_1_1_reg_414(7),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_reg_426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_2_reg_1203(0),
      Q => src_buf_1_reg_426(0),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_reg_426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_2_reg_1203(1),
      Q => src_buf_1_reg_426(1),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_reg_426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_2_reg_1203(2),
      Q => src_buf_1_reg_426(2),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_reg_426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_2_reg_1203(3),
      Q => src_buf_1_reg_426(3),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_reg_426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_2_reg_1203(4),
      Q => src_buf_1_reg_426(4),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_reg_426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_2_reg_1203(5),
      Q => src_buf_1_reg_426(5),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_reg_426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_2_reg_1203(6),
      Q => src_buf_1_reg_426(6),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_1_reg_426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_1_V_2_reg_1203(7),
      Q => src_buf_1_reg_426(7),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_2_1_reg_390_pp1_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_2_1_reg_390(0),
      Q => r_V_3_cast_fu_934_p1(1),
      R => '0'
    );
\src_buf_2_1_reg_390_pp1_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_2_1_reg_390(1),
      Q => r_V_3_cast_fu_934_p1(2),
      R => '0'
    );
\src_buf_2_1_reg_390_pp1_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_2_1_reg_390(2),
      Q => r_V_3_cast_fu_934_p1(3),
      R => '0'
    );
\src_buf_2_1_reg_390_pp1_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_2_1_reg_390(3),
      Q => r_V_3_cast_fu_934_p1(4),
      R => '0'
    );
\src_buf_2_1_reg_390_pp1_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_2_1_reg_390(4),
      Q => r_V_3_cast_fu_934_p1(5),
      R => '0'
    );
\src_buf_2_1_reg_390_pp1_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_2_1_reg_390(5),
      Q => r_V_3_cast_fu_934_p1(6),
      R => '0'
    );
\src_buf_2_1_reg_390_pp1_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_2_1_reg_390(6),
      Q => r_V_3_cast_fu_934_p1(7),
      R => '0'
    );
\src_buf_2_1_reg_390_pp1_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => src_buf_2_1_reg_390(7),
      Q => r_V_3_cast_fu_934_p1(8),
      R => '0'
    );
\src_buf_2_1_reg_390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_1_reg_1171(0),
      Q => src_buf_2_1_reg_390(0),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_2_1_reg_390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_1_reg_1171(1),
      Q => src_buf_2_1_reg_390(1),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_2_1_reg_390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_1_reg_1171(2),
      Q => src_buf_2_1_reg_390(2),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_2_1_reg_390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_1_reg_1171(3),
      Q => src_buf_2_1_reg_390(3),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_2_1_reg_390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_1_reg_1171(4),
      Q => src_buf_2_1_reg_390(4),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_2_1_reg_390_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_1_reg_1171(5),
      Q => src_buf_2_1_reg_390(5),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_2_1_reg_390_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_1_reg_1171(6),
      Q => src_buf_2_1_reg_390(6),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_2_1_reg_390_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_0_1_reg_4380,
      D => buf_cop_2_V_1_reg_1171(7),
      Q => src_buf_2_1_reg_390(7),
      R => src_buf_0_1_reg_438_0
    );
\src_buf_2_reg_402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_2_V_2_reg_1208(0),
      Q => src_buf_2_reg_402(0),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_2_reg_402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_2_V_2_reg_1208(1),
      Q => src_buf_2_reg_402(1),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_2_reg_402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_2_V_2_reg_1208(2),
      Q => src_buf_2_reg_402(2),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_2_reg_402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_2_V_2_reg_1208(3),
      Q => src_buf_2_reg_402(3),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_2_reg_402_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_2_V_2_reg_1208(4),
      Q => src_buf_2_reg_402(4),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_2_reg_402_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_2_V_2_reg_1208(5),
      Q => src_buf_2_reg_402(5),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_2_reg_402_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_2_V_2_reg_1208(6),
      Q => src_buf_2_reg_402(6),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_2_reg_402_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => buf_cop_2_V_2_reg_1208(7),
      Q => src_buf_2_reg_402(7),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_reg_450[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_block_pp1_stage0_subdone4_in,
      O => src_buf_1_1_reg_414_4
    );
\src_buf_reg_450[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone4_in,
      I1 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter7,
      O => src_buf_1_1_reg_4140
    );
\src_buf_reg_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => storemerge_reg_462(0),
      Q => src_buf_reg_450(0),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_reg_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => storemerge_reg_462(1),
      Q => src_buf_reg_450(1),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_reg_450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => storemerge_reg_462(2),
      Q => src_buf_reg_450(2),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_reg_450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => storemerge_reg_462(3),
      Q => src_buf_reg_450(3),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_reg_450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => storemerge_reg_462(4),
      Q => src_buf_reg_450(4),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_reg_450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => storemerge_reg_462(5),
      Q => src_buf_reg_450(5),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_reg_450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => storemerge_reg_462(6),
      Q => src_buf_reg_450(6),
      R => src_buf_1_1_reg_414_4
    );
\src_buf_reg_450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_buf_1_1_reg_4140,
      D => storemerge_reg_462(7),
      Q => src_buf_reg_450(7),
      R => src_buf_1_1_reg_414_4
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => \ap_CS_fsm_reg[0]_1\,
      I2 => start_for_xFDuplicate_rows_U0_full_n,
      I3 => xFSobel_U0_ap_start,
      O => start_once_reg_reg
    );
\storemerge_reg_462[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(0),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_phi_reg_pp1_iter6_storemerge_reg_462(0),
      O => \storemerge_reg_462[0]_i_1_n_2\
    );
\storemerge_reg_462[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(1),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_phi_reg_pp1_iter6_storemerge_reg_462(1),
      O => \storemerge_reg_462[1]_i_1_n_2\
    );
\storemerge_reg_462[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(2),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_phi_reg_pp1_iter6_storemerge_reg_462(2),
      O => \storemerge_reg_462[2]_i_1_n_2\
    );
\storemerge_reg_462[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(3),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_phi_reg_pp1_iter6_storemerge_reg_462(3),
      O => \storemerge_reg_462[3]_i_1_n_2\
    );
\storemerge_reg_462[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(4),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_phi_reg_pp1_iter6_storemerge_reg_462(4),
      O => \storemerge_reg_462[4]_i_1_n_2\
    );
\storemerge_reg_462[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(5),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_phi_reg_pp1_iter6_storemerge_reg_462(5),
      O => \storemerge_reg_462[5]_i_1_n_2\
    );
\storemerge_reg_462[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(6),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_phi_reg_pp1_iter6_storemerge_reg_462(6),
      O => \storemerge_reg_462[6]_i_1_n_2\
    );
\storemerge_reg_462[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone4_in,
      I1 => ap_enable_reg_pp1_iter6,
      O => \storemerge_reg_462[7]_i_1_n_2\
    );
\storemerge_reg_462[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(7),
      I1 => tmp_20_reg_1153_pp1_iter5_reg,
      I2 => \exitcond1_i_reg_1113_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_phi_reg_pp1_iter6_storemerge_reg_462(7),
      O => \storemerge_reg_462[7]_i_2_n_2\
    );
\storemerge_reg_462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge_reg_462[7]_i_1_n_2\,
      D => \storemerge_reg_462[0]_i_1_n_2\,
      Q => storemerge_reg_462(0),
      R => '0'
    );
\storemerge_reg_462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge_reg_462[7]_i_1_n_2\,
      D => \storemerge_reg_462[1]_i_1_n_2\,
      Q => storemerge_reg_462(1),
      R => '0'
    );
\storemerge_reg_462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge_reg_462[7]_i_1_n_2\,
      D => \storemerge_reg_462[2]_i_1_n_2\,
      Q => storemerge_reg_462(2),
      R => '0'
    );
\storemerge_reg_462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge_reg_462[7]_i_1_n_2\,
      D => \storemerge_reg_462[3]_i_1_n_2\,
      Q => storemerge_reg_462(3),
      R => '0'
    );
\storemerge_reg_462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge_reg_462[7]_i_1_n_2\,
      D => \storemerge_reg_462[4]_i_1_n_2\,
      Q => storemerge_reg_462(4),
      R => '0'
    );
\storemerge_reg_462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge_reg_462[7]_i_1_n_2\,
      D => \storemerge_reg_462[5]_i_1_n_2\,
      Q => storemerge_reg_462(5),
      R => '0'
    );
\storemerge_reg_462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge_reg_462[7]_i_1_n_2\,
      D => \storemerge_reg_462[6]_i_1_n_2\,
      Q => storemerge_reg_462(6),
      R => '0'
    );
\storemerge_reg_462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge_reg_462[7]_i_1_n_2\,
      D => \storemerge_reg_462[7]_i_2_n_2\,
      Q => storemerge_reg_462(7),
      R => '0'
    );
\t_V_6_reg_322[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => tmp_4_fu_541_p2,
      O => ap_NS_fsm132_out
    );
\t_V_6_reg_322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => col_V_2_reg_1049(0),
      Q => t_V_6_reg_322(0),
      R => ap_NS_fsm132_out
    );
\t_V_6_reg_322_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => col_V_2_reg_1049(10),
      Q => t_V_6_reg_322(10),
      R => ap_NS_fsm132_out
    );
\t_V_6_reg_322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => col_V_2_reg_1049(1),
      Q => t_V_6_reg_322(1),
      R => ap_NS_fsm132_out
    );
\t_V_6_reg_322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => col_V_2_reg_1049(2),
      Q => t_V_6_reg_322(2),
      R => ap_NS_fsm132_out
    );
\t_V_6_reg_322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => col_V_2_reg_1049(3),
      Q => t_V_6_reg_322(3),
      R => ap_NS_fsm132_out
    );
\t_V_6_reg_322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => col_V_2_reg_1049(4),
      Q => t_V_6_reg_322(4),
      R => ap_NS_fsm132_out
    );
\t_V_6_reg_322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => col_V_2_reg_1049(5),
      Q => t_V_6_reg_322(5),
      R => ap_NS_fsm132_out
    );
\t_V_6_reg_322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => col_V_2_reg_1049(6),
      Q => t_V_6_reg_322(6),
      R => ap_NS_fsm132_out
    );
\t_V_6_reg_322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => col_V_2_reg_1049(7),
      Q => t_V_6_reg_322(7),
      R => ap_NS_fsm132_out
    );
\t_V_6_reg_322_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => col_V_2_reg_1049(8),
      Q => t_V_6_reg_322(8),
      R => ap_NS_fsm132_out
    );
\t_V_6_reg_322_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => col_V_2_reg_1049(9),
      Q => t_V_6_reg_322(9),
      R => ap_NS_fsm132_out
    );
\t_V_7_reg_366[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(0),
      I1 => \t_V_7_reg_366_reg__0\(1),
      O => row_V_fu_961_p2(1)
    );
\t_V_7_reg_366[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(2),
      I1 => \t_V_7_reg_366_reg__0\(1),
      I2 => \t_V_7_reg_366_reg__0__0\(0),
      O => row_V_fu_961_p2(2)
    );
\t_V_7_reg_366[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(3),
      I1 => \t_V_7_reg_366_reg__0__0\(0),
      I2 => \t_V_7_reg_366_reg__0\(1),
      I3 => \t_V_7_reg_366_reg__0__0\(2),
      O => row_V_fu_961_p2(3)
    );
\t_V_7_reg_366[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(4),
      I1 => \t_V_7_reg_366_reg__0__0\(2),
      I2 => \t_V_7_reg_366_reg__0\(1),
      I3 => \t_V_7_reg_366_reg__0__0\(0),
      I4 => \t_V_7_reg_366_reg__0__0\(3),
      O => row_V_fu_961_p2(4)
    );
\t_V_7_reg_366[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(5),
      I1 => \t_V_7_reg_366_reg__0__0\(3),
      I2 => \t_V_7_reg_366_reg__0__0\(0),
      I3 => \t_V_7_reg_366_reg__0\(1),
      I4 => \t_V_7_reg_366_reg__0__0\(2),
      I5 => \t_V_7_reg_366_reg__0__0\(4),
      O => row_V_fu_961_p2(5)
    );
\t_V_7_reg_366[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(6),
      I1 => \t_V_7_reg_366[9]_i_3_n_2\,
      O => row_V_fu_961_p2(6)
    );
\t_V_7_reg_366[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(7),
      I1 => \t_V_7_reg_366[9]_i_3_n_2\,
      I2 => \t_V_7_reg_366_reg__0__0\(6),
      O => row_V_fu_961_p2(7)
    );
\t_V_7_reg_366[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(8),
      I1 => \t_V_7_reg_366[9]_i_3_n_2\,
      I2 => \t_V_7_reg_366_reg__0__0\(6),
      I3 => \t_V_7_reg_366_reg__0__0\(7),
      O => row_V_fu_961_p2(8)
    );
\t_V_7_reg_366[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[9]_i_2_n_2\,
      O => ap_NS_fsm1
    );
\t_V_7_reg_366[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(9),
      I1 => \t_V_7_reg_366_reg__0__0\(8),
      I2 => \t_V_7_reg_366_reg__0__0\(7),
      I3 => \t_V_7_reg_366_reg__0__0\(6),
      I4 => \t_V_7_reg_366[9]_i_3_n_2\,
      O => row_V_fu_961_p2(9)
    );
\t_V_7_reg_366[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(5),
      I1 => \t_V_7_reg_366_reg__0__0\(3),
      I2 => \t_V_7_reg_366_reg__0__0\(0),
      I3 => \t_V_7_reg_366_reg__0\(1),
      I4 => \t_V_7_reg_366_reg__0__0\(2),
      I5 => \t_V_7_reg_366_reg__0__0\(4),
      O => \t_V_7_reg_366[9]_i_3_n_2\
    );
\t_V_7_reg_366_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ret_V_fu_618_p2(0),
      Q => \t_V_7_reg_366_reg__0__0\(0),
      S => ap_NS_fsm1
    );
\t_V_7_reg_366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => row_V_fu_961_p2(1),
      Q => \t_V_7_reg_366_reg__0\(1),
      R => ap_NS_fsm1
    );
\t_V_7_reg_366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => row_V_fu_961_p2(2),
      Q => \t_V_7_reg_366_reg__0__0\(2),
      R => ap_NS_fsm1
    );
\t_V_7_reg_366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => row_V_fu_961_p2(3),
      Q => \t_V_7_reg_366_reg__0__0\(3),
      R => ap_NS_fsm1
    );
\t_V_7_reg_366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => row_V_fu_961_p2(4),
      Q => \t_V_7_reg_366_reg__0__0\(4),
      R => ap_NS_fsm1
    );
\t_V_7_reg_366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => row_V_fu_961_p2(5),
      Q => \t_V_7_reg_366_reg__0__0\(5),
      R => ap_NS_fsm1
    );
\t_V_7_reg_366_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => row_V_fu_961_p2(6),
      Q => \t_V_7_reg_366_reg__0__0\(6),
      R => ap_NS_fsm1
    );
\t_V_7_reg_366_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => row_V_fu_961_p2(7),
      Q => \t_V_7_reg_366_reg__0__0\(7),
      R => ap_NS_fsm1
    );
\t_V_7_reg_366_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => row_V_fu_961_p2(8),
      Q => \t_V_7_reg_366_reg__0__0\(8),
      R => ap_NS_fsm1
    );
\t_V_7_reg_366_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => row_V_fu_961_p2(9),
      Q => \t_V_7_reg_366_reg__0__0\(9),
      R => ap_NS_fsm1
    );
\t_V_8_reg_378[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => exitcond1_i_reg_1113,
      I4 => ap_block_pp1_stage0_subdone4_in,
      O => t_V_8_reg_378_2
    );
\t_V_8_reg_378[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone4_in,
      I1 => exitcond1_i_reg_1113,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      O => t_V_8_reg_3780
    );
\t_V_8_reg_378_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => t_V_8_reg_378(0),
      Q => t_V_8_reg_378_pp1_iter1_reg(0),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => t_V_8_reg_378(10),
      Q => t_V_8_reg_378_pp1_iter1_reg(10),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => t_V_8_reg_378(1),
      Q => t_V_8_reg_378_pp1_iter1_reg(1),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => t_V_8_reg_378(2),
      Q => t_V_8_reg_378_pp1_iter1_reg(2),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => t_V_8_reg_378(3),
      Q => t_V_8_reg_378_pp1_iter1_reg(3),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => t_V_8_reg_378(4),
      Q => t_V_8_reg_378_pp1_iter1_reg(4),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => t_V_8_reg_378(5),
      Q => t_V_8_reg_378_pp1_iter1_reg(5),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => t_V_8_reg_378(6),
      Q => t_V_8_reg_378_pp1_iter1_reg(6),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => t_V_8_reg_378(7),
      Q => t_V_8_reg_378_pp1_iter1_reg(7),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => t_V_8_reg_378(8),
      Q => t_V_8_reg_378_pp1_iter1_reg(8),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => t_V_8_reg_378(9),
      Q => t_V_8_reg_378_pp1_iter1_reg(9),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => t_V_8_reg_378_pp1_iter1_reg(0),
      Q => t_V_8_reg_378_pp1_iter2_reg(0),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => t_V_8_reg_378_pp1_iter1_reg(10),
      Q => t_V_8_reg_378_pp1_iter2_reg(10),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => t_V_8_reg_378_pp1_iter1_reg(1),
      Q => t_V_8_reg_378_pp1_iter2_reg(1),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => t_V_8_reg_378_pp1_iter1_reg(2),
      Q => t_V_8_reg_378_pp1_iter2_reg(2),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => t_V_8_reg_378_pp1_iter1_reg(3),
      Q => t_V_8_reg_378_pp1_iter2_reg(3),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => t_V_8_reg_378_pp1_iter1_reg(4),
      Q => t_V_8_reg_378_pp1_iter2_reg(4),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => t_V_8_reg_378_pp1_iter1_reg(5),
      Q => t_V_8_reg_378_pp1_iter2_reg(5),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => t_V_8_reg_378_pp1_iter1_reg(6),
      Q => t_V_8_reg_378_pp1_iter2_reg(6),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => t_V_8_reg_378_pp1_iter1_reg(7),
      Q => t_V_8_reg_378_pp1_iter2_reg(7),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => t_V_8_reg_378_pp1_iter1_reg(8),
      Q => t_V_8_reg_378_pp1_iter2_reg(8),
      R => '0'
    );
\t_V_8_reg_378_pp1_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => t_V_8_reg_378_pp1_iter1_reg(9),
      Q => t_V_8_reg_378_pp1_iter2_reg(9),
      R => '0'
    );
\t_V_8_reg_378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_8_reg_3780,
      D => \col_V_3_reg_1117_reg__0\(0),
      Q => t_V_8_reg_378(0),
      R => t_V_8_reg_378_2
    );
\t_V_8_reg_378_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_8_reg_3780,
      D => \col_V_3_reg_1117_reg__0\(10),
      Q => t_V_8_reg_378(10),
      R => t_V_8_reg_378_2
    );
\t_V_8_reg_378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_8_reg_3780,
      D => \col_V_3_reg_1117_reg__0\(1),
      Q => t_V_8_reg_378(1),
      R => t_V_8_reg_378_2
    );
\t_V_8_reg_378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_8_reg_3780,
      D => \col_V_3_reg_1117_reg__0\(2),
      Q => t_V_8_reg_378(2),
      R => t_V_8_reg_378_2
    );
\t_V_8_reg_378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_8_reg_3780,
      D => \col_V_3_reg_1117_reg__0\(3),
      Q => t_V_8_reg_378(3),
      R => t_V_8_reg_378_2
    );
\t_V_8_reg_378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_8_reg_3780,
      D => \col_V_3_reg_1117_reg__0\(4),
      Q => t_V_8_reg_378(4),
      R => t_V_8_reg_378_2
    );
\t_V_8_reg_378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_8_reg_3780,
      D => \col_V_3_reg_1117_reg__0\(5),
      Q => t_V_8_reg_378(5),
      R => t_V_8_reg_378_2
    );
\t_V_8_reg_378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_8_reg_3780,
      D => \col_V_3_reg_1117_reg__0\(6),
      Q => t_V_8_reg_378(6),
      R => t_V_8_reg_378_2
    );
\t_V_8_reg_378_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_8_reg_3780,
      D => \col_V_3_reg_1117_reg__0\(7),
      Q => t_V_8_reg_378(7),
      R => t_V_8_reg_378_2
    );
\t_V_8_reg_378_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_8_reg_3780,
      D => \col_V_3_reg_1117_reg__0\(8),
      Q => t_V_8_reg_378(8),
      R => t_V_8_reg_378_2
    );
\t_V_8_reg_378_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_8_reg_3780,
      D => \col_V_3_reg_1117_reg__0\(9),
      Q => t_V_8_reg_378(9),
      R => t_V_8_reg_378_2
    );
\t_V_reg_310[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => tmp_4_fu_541_p2,
      I2 => exitcond2_reg_1032,
      I3 => ap_enable_reg_pp0_iter1_reg_n_2,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => gaussian_mat_V_V_empty_n,
      O => t_V_reg_310_1
    );
\t_V_reg_310[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => gaussian_mat_V_V_empty_n,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => exitcond2_reg_1032,
      O => t_V_reg_3100
    );
\t_V_reg_310_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => t_V_reg_310(0),
      Q => t_V_reg_310_pp0_iter1_reg(0),
      R => '0'
    );
\t_V_reg_310_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => t_V_reg_310(10),
      Q => t_V_reg_310_pp0_iter1_reg(10),
      R => '0'
    );
\t_V_reg_310_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => t_V_reg_310(1),
      Q => t_V_reg_310_pp0_iter1_reg(1),
      R => '0'
    );
\t_V_reg_310_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => t_V_reg_310(2),
      Q => t_V_reg_310_pp0_iter1_reg(2),
      R => '0'
    );
\t_V_reg_310_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => t_V_reg_310(3),
      Q => t_V_reg_310_pp0_iter1_reg(3),
      R => '0'
    );
\t_V_reg_310_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => t_V_reg_310(4),
      Q => t_V_reg_310_pp0_iter1_reg(4),
      R => '0'
    );
\t_V_reg_310_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => t_V_reg_310(5),
      Q => t_V_reg_310_pp0_iter1_reg(5),
      R => '0'
    );
\t_V_reg_310_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => t_V_reg_310(6),
      Q => t_V_reg_310_pp0_iter1_reg(6),
      R => '0'
    );
\t_V_reg_310_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => t_V_reg_310(7),
      Q => t_V_reg_310_pp0_iter1_reg(7),
      R => '0'
    );
\t_V_reg_310_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => t_V_reg_310(8),
      Q => t_V_reg_310_pp0_iter1_reg(8),
      R => '0'
    );
\t_V_reg_310_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_24_in,
      D => t_V_reg_310(9),
      Q => t_V_reg_310_pp0_iter1_reg(9),
      R => '0'
    );
\t_V_reg_310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_3100,
      D => \col_V_reg_1036_reg__0\(0),
      Q => t_V_reg_310(0),
      R => t_V_reg_310_1
    );
\t_V_reg_310_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_3100,
      D => \col_V_reg_1036_reg__0\(10),
      Q => t_V_reg_310(10),
      R => t_V_reg_310_1
    );
\t_V_reg_310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_3100,
      D => \col_V_reg_1036_reg__0\(1),
      Q => t_V_reg_310(1),
      R => t_V_reg_310_1
    );
\t_V_reg_310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_3100,
      D => \col_V_reg_1036_reg__0\(2),
      Q => t_V_reg_310(2),
      R => t_V_reg_310_1
    );
\t_V_reg_310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_3100,
      D => \col_V_reg_1036_reg__0\(3),
      Q => t_V_reg_310(3),
      R => t_V_reg_310_1
    );
\t_V_reg_310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_3100,
      D => \col_V_reg_1036_reg__0\(4),
      Q => t_V_reg_310(4),
      R => t_V_reg_310_1
    );
\t_V_reg_310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_3100,
      D => \col_V_reg_1036_reg__0\(5),
      Q => t_V_reg_310(5),
      R => t_V_reg_310_1
    );
\t_V_reg_310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_3100,
      D => \col_V_reg_1036_reg__0\(6),
      Q => t_V_reg_310(6),
      R => t_V_reg_310_1
    );
\t_V_reg_310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_3100,
      D => \col_V_reg_1036_reg__0\(7),
      Q => t_V_reg_310(7),
      R => t_V_reg_310_1
    );
\t_V_reg_310_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_3100,
      D => \col_V_reg_1036_reg__0\(8),
      Q => t_V_reg_310(8),
      R => t_V_reg_310_1
    );
\t_V_reg_310_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_3100,
      D => \col_V_reg_1036_reg__0\(9),
      Q => t_V_reg_310(9),
      R => t_V_reg_310_1
    );
\tmp_11_reg_1122[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF4000"
    )
        port map (
      I0 => \or_cond_i_reg_1129[0]_i_2_n_2\,
      I1 => \exitcond1_i_reg_1113[0]_i_3_n_2\,
      I2 => ap_block_pp1_stage0_subdone4_in,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => tmp_11_reg_1122,
      O => \tmp_11_reg_1122[0]_i_1_n_2\
    );
\tmp_11_reg_1122_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => tmp_11_reg_1122,
      Q => tmp_11_reg_1122_pp1_iter1_reg,
      R => '0'
    );
\tmp_11_reg_1122_pp1_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone4_in,
      CLK => ap_clk,
      D => tmp_11_reg_1122_pp1_iter1_reg,
      Q => \tmp_11_reg_1122_pp1_iter3_reg_reg[0]_srl2_n_2\
    );
\tmp_11_reg_1122_pp1_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => \tmp_11_reg_1122_pp1_iter3_reg_reg[0]_srl2_n_2\,
      Q => tmp_11_reg_1122_pp1_iter4_reg,
      R => '0'
    );
\tmp_11_reg_1122_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => tmp_11_reg_1122_pp1_iter4_reg,
      Q => tmp_11_reg_1122_pp1_iter5_reg,
      R => '0'
    );
\tmp_11_reg_1122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_11_reg_1122[0]_i_1_n_2\,
      Q => tmp_11_reg_1122,
      R => '0'
    );
tmp_14_fu_848_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_14_fu_848_p2_carry_n_2,
      CO(2) => tmp_14_fu_848_p2_carry_n_3,
      CO(1) => tmp_14_fu_848_p2_carry_n_4,
      CO(0) => tmp_14_fu_848_p2_carry_n_5,
      CYINIT => '0',
      DI(3) => tmp_14_fu_848_p2_carry_i_1_n_2,
      DI(2) => tmp_14_fu_848_p2_carry_i_2_n_2,
      DI(1) => tmp_14_fu_848_p2_carry_i_3_n_2,
      DI(0) => '0',
      O(3 downto 0) => tmp_14_fu_848_p2(4 downto 1),
      S(3) => tmp_14_fu_848_p2_carry_i_4_n_2,
      S(2) => tmp_14_fu_848_p2_carry_i_5_n_2,
      S(1) => tmp_14_fu_848_p2_carry_i_6_n_2,
      S(0) => tmp_14_fu_848_p2_carry_i_7_n_2
    );
\tmp_14_fu_848_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_14_fu_848_p2_carry_n_2,
      CO(3) => \tmp_14_fu_848_p2_carry__0_n_2\,
      CO(2) => \tmp_14_fu_848_p2_carry__0_n_3\,
      CO(1) => \tmp_14_fu_848_p2_carry__0_n_4\,
      CO(0) => \tmp_14_fu_848_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_14_fu_848_p2_carry__0_i_1_n_2\,
      DI(2) => \tmp_14_fu_848_p2_carry__0_i_2_n_2\,
      DI(1) => \tmp_14_fu_848_p2_carry__0_i_3_n_2\,
      DI(0) => \tmp_14_fu_848_p2_carry__0_i_4_n_2\,
      O(3 downto 0) => tmp_14_fu_848_p2(8 downto 5),
      S(3) => \tmp_14_fu_848_p2_carry__0_i_5_n_2\,
      S(2) => \tmp_14_fu_848_p2_carry__0_i_6_n_2\,
      S(1) => \tmp_14_fu_848_p2_carry__0_i_7_n_2\,
      S(0) => \tmp_14_fu_848_p2_carry__0_i_8_n_2\
    );
\tmp_14_fu_848_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222A22"
    )
        port map (
      I0 => buf_cop_1_V_1_fu_792_p3(6),
      I1 => src_buf_1_reg_426(6),
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter7,
      I4 => buf_cop_1_V_2_reg_1203(6),
      O => \tmp_14_fu_848_p2_carry__0_i_1_n_2\
    );
\tmp_14_fu_848_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222A22"
    )
        port map (
      I0 => buf_cop_1_V_1_fu_792_p3(5),
      I1 => src_buf_1_reg_426(5),
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter7,
      I4 => buf_cop_1_V_2_reg_1203(5),
      O => \tmp_14_fu_848_p2_carry__0_i_2_n_2\
    );
\tmp_14_fu_848_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222A22"
    )
        port map (
      I0 => buf_cop_1_V_1_fu_792_p3(4),
      I1 => src_buf_1_reg_426(4),
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter7,
      I4 => buf_cop_1_V_2_reg_1203(4),
      O => \tmp_14_fu_848_p2_carry__0_i_3_n_2\
    );
\tmp_14_fu_848_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222A22"
    )
        port map (
      I0 => buf_cop_1_V_1_fu_792_p3(3),
      I1 => src_buf_1_reg_426(3),
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter7,
      I4 => buf_cop_1_V_2_reg_1203(3),
      O => \tmp_14_fu_848_p2_carry__0_i_4_n_2\
    );
\tmp_14_fu_848_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65666A669A999599"
    )
        port map (
      I0 => \tmp_14_fu_848_p2_carry__0_i_1_n_2\,
      I1 => src_buf_1_reg_426(7),
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter7,
      I4 => buf_cop_1_V_2_reg_1203(7),
      I5 => buf_cop_1_V_1_fu_792_p3(7),
      O => \tmp_14_fu_848_p2_carry__0_i_5_n_2\
    );
\tmp_14_fu_848_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696969996969"
    )
        port map (
      I0 => \tmp_14_fu_848_p2_carry__0_i_2_n_2\,
      I1 => buf_cop_1_V_1_fu_792_p3(6),
      I2 => src_buf_1_reg_426(6),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => buf_cop_1_V_2_reg_1203(6),
      O => \tmp_14_fu_848_p2_carry__0_i_6_n_2\
    );
\tmp_14_fu_848_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696969996969"
    )
        port map (
      I0 => \tmp_14_fu_848_p2_carry__0_i_3_n_2\,
      I1 => buf_cop_1_V_1_fu_792_p3(5),
      I2 => src_buf_1_reg_426(5),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => buf_cop_1_V_2_reg_1203(5),
      O => \tmp_14_fu_848_p2_carry__0_i_7_n_2\
    );
\tmp_14_fu_848_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696969996969"
    )
        port map (
      I0 => \tmp_14_fu_848_p2_carry__0_i_4_n_2\,
      I1 => buf_cop_1_V_1_fu_792_p3(4),
      I2 => src_buf_1_reg_426(4),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => buf_cop_1_V_2_reg_1203(4),
      O => \tmp_14_fu_848_p2_carry__0_i_8_n_2\
    );
\tmp_14_fu_848_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_14_fu_848_p2_carry__0_n_2\,
      CO(3 downto 0) => \NLW_tmp_14_fu_848_p2_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_14_fu_848_p2_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_14_fu_848_p2(9),
      S(3 downto 1) => B"000",
      S(0) => \tmp_14_fu_848_p2_carry__1_i_1_n_2\
    );
\tmp_14_fu_848_p2_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA8AFFFF"
    )
        port map (
      I0 => src_buf_1_reg_426(7),
      I1 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter7,
      I3 => buf_cop_1_V_2_reg_1203(7),
      I4 => buf_cop_1_V_1_fu_792_p3(7),
      O => \tmp_14_fu_848_p2_carry__1_i_1_n_2\
    );
tmp_14_fu_848_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222A22"
    )
        port map (
      I0 => buf_cop_1_V_1_fu_792_p3(2),
      I1 => src_buf_1_reg_426(2),
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter7,
      I4 => buf_cop_1_V_2_reg_1203(2),
      O => tmp_14_fu_848_p2_carry_i_1_n_2
    );
tmp_14_fu_848_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20222A22"
    )
        port map (
      I0 => buf_cop_1_V_1_fu_792_p3(1),
      I1 => src_buf_1_reg_426(1),
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter7,
      I4 => buf_cop_1_V_2_reg_1203(1),
      O => tmp_14_fu_848_p2_carry_i_2_n_2
    );
tmp_14_fu_848_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBFBB"
    )
        port map (
      I0 => buf_cop_1_V_1_fu_792_p3(0),
      I1 => src_buf_1_reg_426(0),
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter7,
      I4 => buf_cop_1_V_2_reg_1203(0),
      O => tmp_14_fu_848_p2_carry_i_3_n_2
    );
tmp_14_fu_848_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696969996969"
    )
        port map (
      I0 => tmp_14_fu_848_p2_carry_i_1_n_2,
      I1 => buf_cop_1_V_1_fu_792_p3(3),
      I2 => src_buf_1_reg_426(3),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => buf_cop_1_V_2_reg_1203(3),
      O => tmp_14_fu_848_p2_carry_i_4_n_2
    );
tmp_14_fu_848_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696969996969"
    )
        port map (
      I0 => tmp_14_fu_848_p2_carry_i_2_n_2,
      I1 => buf_cop_1_V_1_fu_792_p3(2),
      I2 => src_buf_1_reg_426(2),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => buf_cop_1_V_2_reg_1203(2),
      O => tmp_14_fu_848_p2_carry_i_5_n_2
    );
tmp_14_fu_848_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696969996969"
    )
        port map (
      I0 => tmp_14_fu_848_p2_carry_i_3_n_2,
      I1 => buf_cop_1_V_1_fu_792_p3(1),
      I2 => src_buf_1_reg_426(1),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => buf_cop_1_V_2_reg_1203(1),
      O => tmp_14_fu_848_p2_carry_i_6_n_2
    );
tmp_14_fu_848_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
        port map (
      I0 => buf_cop_1_V_1_fu_792_p3(0),
      I1 => src_buf_1_reg_426(0),
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter7,
      I4 => buf_cop_1_V_2_reg_1203(0),
      O => tmp_14_fu_848_p2_carry_i_7_n_2
    );
\tmp_14_reg_1193_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_14_fu_848_p2(1),
      Q => tmp_47_cast_fu_899_p1(1),
      R => '0'
    );
\tmp_14_reg_1193_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_14_fu_848_p2(2),
      Q => tmp_47_cast_fu_899_p1(2),
      R => '0'
    );
\tmp_14_reg_1193_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_14_fu_848_p2(3),
      Q => tmp_47_cast_fu_899_p1(3),
      R => '0'
    );
\tmp_14_reg_1193_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_14_fu_848_p2(4),
      Q => tmp_47_cast_fu_899_p1(4),
      R => '0'
    );
\tmp_14_reg_1193_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_14_fu_848_p2(5),
      Q => tmp_47_cast_fu_899_p1(5),
      R => '0'
    );
\tmp_14_reg_1193_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_14_fu_848_p2(6),
      Q => tmp_47_cast_fu_899_p1(6),
      R => '0'
    );
\tmp_14_reg_1193_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_14_fu_848_p2(7),
      Q => tmp_47_cast_fu_899_p1(7),
      R => '0'
    );
\tmp_14_reg_1193_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_14_fu_848_p2(8),
      Q => tmp_47_cast_fu_899_p1(8),
      R => '0'
    );
\tmp_14_reg_1193_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_14_fu_848_p2(9),
      Q => tmp_47_cast_fu_899_p1(9),
      R => '0'
    );
\tmp_16_fu_874_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_16_fu_874_p2__1_carry_n_2\,
      CO(2) => \tmp_16_fu_874_p2__1_carry_n_3\,
      CO(1) => \tmp_16_fu_874_p2__1_carry_n_4\,
      CO(0) => \tmp_16_fu_874_p2__1_carry_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_16_fu_874_p2__1_carry_i_1_n_2\,
      DI(2) => \tmp_16_fu_874_p2__1_carry_i_2_n_2\,
      DI(1) => \tmp_16_fu_874_p2__1_carry_i_3_n_2\,
      DI(0) => \tmp_16_fu_874_p2__1_carry_i_4_n_2\,
      O(3 downto 0) => tmp_16_fu_874_p2(3 downto 0),
      S(3) => \tmp_16_fu_874_p2__1_carry_i_5_n_2\,
      S(2) => \tmp_16_fu_874_p2__1_carry_i_6_n_2\,
      S(1) => \tmp_16_fu_874_p2__1_carry_i_7_n_2\,
      S(0) => \tmp_16_fu_874_p2__1_carry_i_8_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_16_fu_874_p2__1_carry_n_2\,
      CO(3) => \tmp_16_fu_874_p2__1_carry__0_n_2\,
      CO(2) => \tmp_16_fu_874_p2__1_carry__0_n_3\,
      CO(1) => \tmp_16_fu_874_p2__1_carry__0_n_4\,
      CO(0) => \tmp_16_fu_874_p2__1_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_16_fu_874_p2__1_carry__0_i_1_n_2\,
      DI(2) => \tmp_16_fu_874_p2__1_carry__0_i_2_n_2\,
      DI(1) => \tmp_16_fu_874_p2__1_carry__0_i_3_n_2\,
      DI(0) => \tmp_16_fu_874_p2__1_carry__0_i_4_n_2\,
      O(3 downto 0) => tmp_16_fu_874_p2(7 downto 4),
      S(3) => \tmp_16_fu_874_p2__1_carry__0_i_5_n_2\,
      S(2) => \tmp_16_fu_874_p2__1_carry__0_i_6_n_2\,
      S(1) => \tmp_16_fu_874_p2__1_carry__0_i_7_n_2\,
      S(0) => \tmp_16_fu_874_p2__1_carry__0_i_8_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8ABA8AFFFF"
    )
        port map (
      I0 => src_buf_2_reg_402(6),
      I1 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter7,
      I3 => buf_cop_2_V_2_reg_1208(6),
      I4 => \tmp_16_fu_874_p2__1_carry__0_i_9_n_2\,
      I5 => \tmp_16_fu_874_p2__1_carry__0_i_10_n_2\,
      O => \tmp_16_fu_874_p2__1_carry__0_i_1_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFF0000FB08"
    )
        port map (
      I0 => storemerge_reg_462(5),
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => src_buf_reg_450(5),
      I4 => buf_cop_2_V_1_reg_1171(5),
      I5 => buf_cop_0_V_1_reg_1164(5),
      O => \tmp_16_fu_874_p2__1_carry__0_i_10_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFF0000FB08"
    )
        port map (
      I0 => storemerge_reg_462(4),
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => src_buf_reg_450(4),
      I4 => buf_cop_2_V_1_reg_1171(4),
      I5 => buf_cop_0_V_1_reg_1164(4),
      O => \tmp_16_fu_874_p2__1_carry__0_i_11_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696969996969"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(5),
      I1 => buf_cop_0_V_1_reg_1164(5),
      I2 => src_buf_reg_450(5),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => storemerge_reg_462(5),
      O => \tmp_16_fu_874_p2__1_carry__0_i_12_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFF0000FB08"
    )
        port map (
      I0 => storemerge_reg_462(3),
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => src_buf_reg_450(3),
      I4 => buf_cop_2_V_1_reg_1171(3),
      I5 => buf_cop_0_V_1_reg_1164(3),
      O => \tmp_16_fu_874_p2__1_carry__0_i_13_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696969996969"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(4),
      I1 => buf_cop_0_V_1_reg_1164(4),
      I2 => src_buf_reg_450(4),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => storemerge_reg_462(4),
      O => \tmp_16_fu_874_p2__1_carry__0_i_14_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFF0000FB08"
    )
        port map (
      I0 => storemerge_reg_462(6),
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => src_buf_reg_450(6),
      I4 => buf_cop_2_V_1_reg_1171(6),
      I5 => buf_cop_0_V_1_reg_1164(6),
      O => \tmp_16_fu_874_p2__1_carry__0_i_15_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8A45754575BA8A"
    )
        port map (
      I0 => src_buf_reg_450(7),
      I1 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter7,
      I3 => storemerge_reg_462(7),
      I4 => buf_cop_0_V_1_reg_1164(7),
      I5 => buf_cop_2_V_1_reg_1171(7),
      O => \tmp_16_fu_874_p2__1_carry__0_i_16_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45444044DFDDD5DD"
    )
        port map (
      I0 => \tmp_16_fu_874_p2__1_carry__0_i_11_n_2\,
      I1 => src_buf_2_reg_402(5),
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter7,
      I4 => buf_cop_2_V_2_reg_1208(5),
      I5 => \tmp_16_fu_874_p2__1_carry__0_i_12_n_2\,
      O => \tmp_16_fu_874_p2__1_carry__0_i_2_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45444044DFDDD5DD"
    )
        port map (
      I0 => \tmp_16_fu_874_p2__1_carry__0_i_13_n_2\,
      I1 => src_buf_2_reg_402(4),
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter7,
      I4 => buf_cop_2_V_2_reg_1208(4),
      I5 => \tmp_16_fu_874_p2__1_carry__0_i_14_n_2\,
      O => \tmp_16_fu_874_p2__1_carry__0_i_3_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA8ABA8AFFFF"
    )
        port map (
      I0 => src_buf_2_reg_402(3),
      I1 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter7,
      I3 => buf_cop_2_V_2_reg_1208(3),
      I4 => \tmp_16_fu_874_p2__1_carry_i_11_n_2\,
      I5 => \tmp_16_fu_874_p2__1_carry_i_10_n_2\,
      O => \tmp_16_fu_874_p2__1_carry__0_i_4_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_16_fu_874_p2__1_carry__0_i_1_n_2\,
      I1 => \tmp_16_fu_874_p2__1_carry__0_i_15_n_2\,
      I2 => src_buf_2_reg_402(7),
      I3 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I4 => buf_cop_2_V_2_reg_1208(7),
      I5 => \tmp_16_fu_874_p2__1_carry__0_i_16_n_2\,
      O => \tmp_16_fu_874_p2__1_carry__0_i_5_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \tmp_16_fu_874_p2__1_carry__0_i_2_n_2\,
      I1 => \tmp_16_fu_874_p2__1_carry__0_i_10_n_2\,
      I2 => src_buf_2_reg_402(6),
      I3 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I4 => buf_cop_2_V_2_reg_1208(6),
      I5 => \tmp_16_fu_874_p2__1_carry__0_i_9_n_2\,
      O => \tmp_16_fu_874_p2__1_carry__0_i_6_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \tmp_16_fu_874_p2__1_carry__0_i_3_n_2\,
      I1 => \tmp_16_fu_874_p2__1_carry__0_i_11_n_2\,
      I2 => src_buf_2_reg_402(5),
      I3 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I4 => buf_cop_2_V_2_reg_1208(5),
      I5 => \tmp_16_fu_874_p2__1_carry__0_i_12_n_2\,
      O => \tmp_16_fu_874_p2__1_carry__0_i_7_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \tmp_16_fu_874_p2__1_carry__0_i_4_n_2\,
      I1 => \tmp_16_fu_874_p2__1_carry__0_i_13_n_2\,
      I2 => src_buf_2_reg_402(4),
      I3 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I4 => buf_cop_2_V_2_reg_1208(4),
      I5 => \tmp_16_fu_874_p2__1_carry__0_i_14_n_2\,
      O => \tmp_16_fu_874_p2__1_carry__0_i_8_n_2\
    );
\tmp_16_fu_874_p2__1_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696969996969"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(6),
      I1 => buf_cop_0_V_1_reg_1164(6),
      I2 => src_buf_reg_450(6),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => storemerge_reg_462(6),
      O => \tmp_16_fu_874_p2__1_carry__0_i_9_n_2\
    );
\tmp_16_fu_874_p2__1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_16_fu_874_p2__1_carry__0_n_2\,
      CO(3 downto 1) => \NLW_tmp_16_fu_874_p2__1_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_16_fu_874_p2__1_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_16_fu_874_p2__1_carry__1_i_1_n_2\,
      O(3 downto 2) => \NLW_tmp_16_fu_874_p2__1_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_16_fu_874_p2(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \tmp_16_fu_874_p2__1_carry__1_i_2_n_2\
    );
\tmp_16_fu_874_p2__1_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDD5DD45444044"
    )
        port map (
      I0 => \tmp_16_fu_874_p2__1_carry__0_i_15_n_2\,
      I1 => src_buf_2_reg_402(7),
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter7,
      I4 => buf_cop_2_V_2_reg_1208(7),
      I5 => \tmp_16_fu_874_p2__1_carry__0_i_16_n_2\,
      O => \tmp_16_fu_874_p2__1_carry__1_i_1_n_2\
    );
\tmp_16_fu_874_p2__1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95999555A9AAA999"
    )
        port map (
      I0 => \tmp_16_fu_874_p2__1_carry__1_i_1_n_2\,
      I1 => buf_cop_0_V_1_reg_1164(7),
      I2 => storemerge_reg_462(7),
      I3 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I4 => src_buf_reg_450(7),
      I5 => buf_cop_2_V_1_reg_1171(7),
      O => \tmp_16_fu_874_p2__1_carry__1_i_2_n_2\
    );
\tmp_16_fu_874_p2__1_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD000FDFFFDDD"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(1),
      I1 => buf_cop_2_V_1_reg_1171(1),
      I2 => buf_cop_2_V_2_reg_1208(2),
      I3 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I4 => src_buf_2_reg_402(2),
      I5 => \tmp_16_fu_874_p2__1_carry_i_9_n_2\,
      O => \tmp_16_fu_874_p2__1_carry_i_1_n_2\
    );
\tmp_16_fu_874_p2__1_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFF0000FB08"
    )
        port map (
      I0 => storemerge_reg_462(2),
      I1 => ap_enable_reg_pp1_iter7,
      I2 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => src_buf_reg_450(2),
      I4 => buf_cop_2_V_1_reg_1171(2),
      I5 => buf_cop_0_V_1_reg_1164(2),
      O => \tmp_16_fu_874_p2__1_carry_i_10_n_2\
    );
\tmp_16_fu_874_p2__1_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696969996969"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(3),
      I1 => buf_cop_0_V_1_reg_1164(3),
      I2 => src_buf_reg_450(3),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => storemerge_reg_462(3),
      O => \tmp_16_fu_874_p2__1_carry_i_11_n_2\
    );
\tmp_16_fu_874_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D00FF1DFF1D1D00"
    )
        port map (
      I0 => src_buf_reg_450(1),
      I1 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I2 => storemerge_reg_462(1),
      I3 => rhs_V_3_fu_838_p1(1),
      I4 => buf_cop_2_V_1_reg_1171(1),
      I5 => buf_cop_0_V_1_reg_1164(1),
      O => \tmp_16_fu_874_p2__1_carry_i_2_n_2\
    );
\tmp_16_fu_874_p2__1_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(1),
      I1 => buf_cop_2_V_1_reg_1171(1),
      I2 => src_buf_reg_450(1),
      I3 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I4 => storemerge_reg_462(1),
      I5 => rhs_V_3_fu_838_p1(1),
      O => \tmp_16_fu_874_p2__1_carry_i_3_n_2\
    );
\tmp_16_fu_874_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8A45754575BA8A"
    )
        port map (
      I0 => src_buf_reg_450(0),
      I1 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter7,
      I3 => storemerge_reg_462(0),
      I4 => buf_cop_2_V_1_reg_1171(0),
      I5 => buf_cop_0_V_1_reg_1164(0),
      O => \tmp_16_fu_874_p2__1_carry_i_4_n_2\
    );
\tmp_16_fu_874_p2__1_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \tmp_16_fu_874_p2__1_carry_i_1_n_2\,
      I1 => \tmp_16_fu_874_p2__1_carry_i_10_n_2\,
      I2 => src_buf_2_reg_402(3),
      I3 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I4 => buf_cop_2_V_2_reg_1208(3),
      I5 => \tmp_16_fu_874_p2__1_carry_i_11_n_2\,
      O => \tmp_16_fu_874_p2__1_carry_i_5_n_2\
    );
\tmp_16_fu_874_p2__1_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \tmp_16_fu_874_p2__1_carry_i_2_n_2\,
      I1 => rhs_V_3_fu_838_p1(2),
      I2 => \tmp_16_fu_874_p2__1_carry_i_9_n_2\,
      I3 => buf_cop_0_V_1_reg_1164(1),
      I4 => buf_cop_2_V_1_reg_1171(1),
      O => \tmp_16_fu_874_p2__1_carry_i_6_n_2\
    );
\tmp_16_fu_874_p2__1_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9A9A5959599A59"
    )
        port map (
      I0 => \tmp_16_fu_874_p2__1_carry_i_3_n_2\,
      I1 => buf_cop_0_V_1_reg_1164(0),
      I2 => buf_cop_2_V_1_reg_1171(0),
      I3 => src_buf_reg_450(0),
      I4 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I5 => storemerge_reg_462(0),
      O => \tmp_16_fu_874_p2__1_carry_i_7_n_2\
    );
\tmp_16_fu_874_p2__1_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696966996"
    )
        port map (
      I0 => buf_cop_0_V_1_reg_1164(0),
      I1 => buf_cop_2_V_1_reg_1171(0),
      I2 => lhs_V_1_fu_834_p1(0),
      I3 => src_buf_2_reg_402(0),
      I4 => \buf_cop_1_V_2_reg_1203[7]_i_2_n_2\,
      I5 => buf_cop_2_V_2_reg_1208(0),
      O => \tmp_16_fu_874_p2__1_carry_i_8_n_2\
    );
\tmp_16_fu_874_p2__1_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696969996969"
    )
        port map (
      I0 => buf_cop_2_V_1_reg_1171(2),
      I1 => buf_cop_0_V_1_reg_1164(2),
      I2 => src_buf_reg_450(2),
      I3 => \exitcond1_i_reg_1113_pp1_iter6_reg_reg_n_2_[0]\,
      I4 => ap_enable_reg_pp1_iter7,
      I5 => storemerge_reg_462(2),
      O => \tmp_16_fu_874_p2__1_carry_i_9_n_2\
    );
\tmp_16_reg_1198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_16_fu_874_p2(0),
      Q => tmp_16_reg_1198(0),
      R => '0'
    );
\tmp_16_reg_1198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_16_fu_874_p2(1),
      Q => tmp_16_reg_1198(1),
      R => '0'
    );
\tmp_16_reg_1198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_16_fu_874_p2(2),
      Q => tmp_16_reg_1198(2),
      R => '0'
    );
\tmp_16_reg_1198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_16_fu_874_p2(3),
      Q => tmp_16_reg_1198(3),
      R => '0'
    );
\tmp_16_reg_1198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_16_fu_874_p2(4),
      Q => tmp_16_reg_1198(4),
      R => '0'
    );
\tmp_16_reg_1198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_16_fu_874_p2(5),
      Q => tmp_16_reg_1198(5),
      R => '0'
    );
\tmp_16_reg_1198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_16_fu_874_p2(6),
      Q => tmp_16_reg_1198(6),
      R => '0'
    );
\tmp_16_reg_1198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_16_fu_874_p2(7),
      Q => tmp_16_reg_1198(7),
      R => '0'
    );
\tmp_16_reg_1198_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_16_fu_874_p2(8),
      Q => tmp_16_reg_1198(8),
      R => '0'
    );
\tmp_16_reg_1198_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ret_V_2_reg_11830,
      D => tmp_16_fu_874_p2(9),
      Q => tmp_16_reg_1198(9),
      R => '0'
    );
\tmp_17_reg_1070_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => tmp_17_fu_597_p5(0),
      Q => tmp_17_reg_1070(0),
      R => '0'
    );
\tmp_17_reg_1070_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => tmp_17_fu_597_p5(1),
      Q => tmp_17_reg_1070(1),
      R => '0'
    );
\tmp_17_reg_1070_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => tmp_17_fu_597_p5(2),
      Q => tmp_17_reg_1070(2),
      R => '0'
    );
\tmp_17_reg_1070_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => tmp_17_fu_597_p5(3),
      Q => tmp_17_reg_1070(3),
      R => '0'
    );
\tmp_17_reg_1070_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => tmp_17_fu_597_p5(4),
      Q => tmp_17_reg_1070(4),
      R => '0'
    );
\tmp_17_reg_1070_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => tmp_17_fu_597_p5(5),
      Q => tmp_17_reg_1070(5),
      R => '0'
    );
\tmp_17_reg_1070_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => tmp_17_fu_597_p5(6),
      Q => tmp_17_reg_1070(6),
      R => '0'
    );
\tmp_17_reg_1070_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => tmp_17_fu_597_p5(7),
      Q => tmp_17_reg_1070(7),
      R => '0'
    );
\tmp_19_reg_1023[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[0]\,
      I1 => tmp_4_fu_541_p2,
      I2 => ap_CS_fsm_state3,
      I3 => tmp_19_reg_1023(0),
      O => \tmp_19_reg_1023[0]_i_1_n_2\
    );
\tmp_19_reg_1023[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[1]\,
      I1 => tmp_4_fu_541_p2,
      I2 => ap_CS_fsm_state3,
      I3 => tmp_19_reg_1023(1),
      O => \tmp_19_reg_1023[1]_i_1_n_2\
    );
\tmp_19_reg_1023_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_19_reg_1023[0]_i_1_n_2\,
      Q => tmp_19_reg_1023(0),
      R => '0'
    );
\tmp_19_reg_1023_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_19_reg_1023[1]_i_1_n_2\,
      Q => tmp_19_reg_1023(1),
      R => '0'
    );
\tmp_20_reg_1153[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \tmp_20_reg_1153_reg_n_2_[0]\,
      I1 => t_V_8_reg_378_pp1_iter2_reg(2),
      I2 => t_V_8_reg_378_pp1_iter2_reg(7),
      I3 => t_V_8_reg_378_pp1_iter2_reg(1),
      I4 => \tmp_20_reg_1153[0]_i_2_n_2\,
      I5 => tmp_20_reg_11530,
      O => \tmp_20_reg_1153[0]_i_1_n_2\
    );
\tmp_20_reg_1153[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => t_V_8_reg_378_pp1_iter2_reg(4),
      I1 => t_V_8_reg_378_pp1_iter2_reg(8),
      I2 => t_V_8_reg_378_pp1_iter2_reg(3),
      I3 => t_V_8_reg_378_pp1_iter2_reg(6),
      I4 => \tmp_20_reg_1153[0]_i_4_n_2\,
      O => \tmp_20_reg_1153[0]_i_2_n_2\
    );
\tmp_20_reg_1153[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone4_in,
      I1 => exitcond1_i_reg_1113_pp1_iter2_reg,
      O => tmp_20_reg_11530
    );
\tmp_20_reg_1153[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => t_V_8_reg_378_pp1_iter2_reg(9),
      I1 => t_V_8_reg_378_pp1_iter2_reg(10),
      I2 => t_V_8_reg_378_pp1_iter2_reg(5),
      I3 => t_V_8_reg_378_pp1_iter2_reg(0),
      O => \tmp_20_reg_1153[0]_i_4_n_2\
    );
\tmp_20_reg_1153_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => \tmp_20_reg_1153_reg_n_2_[0]\,
      Q => tmp_20_reg_1153_pp1_iter4_reg,
      R => '0'
    );
\tmp_20_reg_1153_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => tmp_20_reg_1153_pp1_iter4_reg,
      Q => tmp_20_reg_1153_pp1_iter5_reg,
      R => '0'
    );
\tmp_20_reg_1153_pp1_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => tmp_20_reg_1153_pp1_iter5_reg,
      Q => tmp_20_reg_1153_pp1_iter6_reg,
      R => '0'
    );
\tmp_20_reg_1153_pp1_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => tmp_20_reg_1153_pp1_iter6_reg,
      Q => tmp_20_reg_1153_pp1_iter7_reg,
      R => '0'
    );
\tmp_20_reg_1153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_20_reg_1153[0]_i_1_n_2\,
      Q => \tmp_20_reg_1153_reg_n_2_[0]\,
      R => '0'
    );
\tmp_24_reg_1027[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => row_ind_2_V_2_load_reg_990_reg(0),
      I1 => ap_CS_fsm_state3,
      I2 => tmp_4_fu_541_p2,
      I3 => tmp_24_reg_1027(0),
      O => \tmp_24_reg_1027[0]_i_1_n_2\
    );
\tmp_24_reg_1027[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => row_ind_2_V_2_load_reg_990_reg(1),
      I1 => ap_CS_fsm_state3,
      I2 => tmp_4_fu_541_p2,
      I3 => tmp_24_reg_1027(1),
      O => \tmp_24_reg_1027[1]_i_1_n_2\
    );
\tmp_24_reg_1027_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_24_reg_1027[0]_i_1_n_2\,
      Q => tmp_24_reg_1027(0),
      R => '0'
    );
\tmp_24_reg_1027_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_24_reg_1027[1]_i_1_n_2\,
      Q => tmp_24_reg_1027(1),
      R => '0'
    );
\tmp_26_reg_1098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \row_ind_1_V_1_reg_333_reg_n_2_[0]\,
      Q => tmp_26_reg_1098(0),
      R => '0'
    );
\tmp_26_reg_1098_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \row_ind_1_V_1_reg_333_reg_n_2_[1]\,
      Q => tmp_26_reg_1098(1),
      R => '0'
    );
\tmp_27_reg_1103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \zero_ind_V_reg_354_reg_n_2_[0]\,
      Q => tmp_27_reg_1103(0),
      R => '0'
    );
\tmp_27_reg_1103_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \zero_ind_V_reg_354_reg_n_2_[1]\,
      Q => tmp_27_reg_1103(1),
      R => '0'
    );
\tmp_28_reg_1108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \row_ind_0_V_reg_343_reg_n_2_[0]\,
      Q => tmp_28_reg_1108(0),
      R => '0'
    );
\tmp_28_reg_1108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => \row_ind_0_V_reg_343_reg_n_2_[1]\,
      Q => tmp_28_reg_1108(1),
      R => '0'
    );
\tmp_29_reg_1133[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => tmp_29_fu_703_p1(0),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone4_in,
      I3 => \exitcond1_i_reg_1113[0]_i_3_n_2\,
      I4 => or_cond_reg_1093,
      I5 => tmp_29_reg_1133(0),
      O => \tmp_29_reg_1133[0]_i_1_n_2\
    );
\tmp_29_reg_1133[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \row_ind_1_V_1_reg_333_reg_n_2_[0]\,
      I1 => ret_V_1_reg_1088(1),
      I2 => \row_ind_0_V_reg_343_reg_n_2_[0]\,
      I3 => ret_V_1_reg_1088(0),
      I4 => \zero_ind_V_reg_354_reg_n_2_[0]\,
      O => tmp_29_fu_703_p1(0)
    );
\tmp_29_reg_1133[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => tmp_29_fu_703_p1(1),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone4_in,
      I3 => \exitcond1_i_reg_1113[0]_i_3_n_2\,
      I4 => or_cond_reg_1093,
      I5 => tmp_29_reg_1133(1),
      O => \tmp_29_reg_1133[1]_i_1_n_2\
    );
\tmp_29_reg_1133[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \row_ind_1_V_1_reg_333_reg_n_2_[1]\,
      I1 => ret_V_1_reg_1088(1),
      I2 => \row_ind_0_V_reg_343_reg_n_2_[1]\,
      I3 => ret_V_1_reg_1088(0),
      I4 => \zero_ind_V_reg_354_reg_n_2_[1]\,
      O => tmp_29_fu_703_p1(1)
    );
\tmp_29_reg_1133_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => tmp_29_reg_1133(0),
      Q => tmp_29_reg_1133_pp1_iter1_reg(0),
      R => '0'
    );
\tmp_29_reg_1133_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond1_i_reg_11130,
      D => tmp_29_reg_1133(1),
      Q => tmp_29_reg_1133_pp1_iter1_reg(1),
      R => '0'
    );
\tmp_29_reg_1133_pp1_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone4_in,
      CLK => ap_clk,
      D => tmp_29_reg_1133_pp1_iter1_reg(0),
      Q => \tmp_29_reg_1133_pp1_iter3_reg_reg[0]_srl2_n_2\
    );
\tmp_29_reg_1133_pp1_iter3_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone4_in,
      CLK => ap_clk,
      D => tmp_29_reg_1133_pp1_iter1_reg(1),
      Q => \tmp_29_reg_1133_pp1_iter3_reg_reg[1]_srl2_n_2\
    );
\tmp_29_reg_1133_pp1_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => \tmp_29_reg_1133_pp1_iter3_reg_reg[0]_srl2_n_2\,
      Q => tmp_29_reg_1133_pp1_iter4_reg(0),
      R => '0'
    );
\tmp_29_reg_1133_pp1_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone4_in,
      D => \tmp_29_reg_1133_pp1_iter3_reg_reg[1]_srl2_n_2\,
      Q => tmp_29_reg_1133_pp1_iter4_reg(1),
      R => '0'
    );
\tmp_29_reg_1133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_29_reg_1133[0]_i_1_n_2\,
      Q => tmp_29_reg_1133(0),
      R => '0'
    );
\tmp_29_reg_1133_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_29_reg_1133[1]_i_1_n_2\,
      Q => tmp_29_reg_1133(1),
      R => '0'
    );
\tmp_2_reg_1083[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01555555FFFFFFFF"
    )
        port map (
      I0 => \t_V_7_reg_366_reg__0__0\(8),
      I1 => \t_V_7_reg_366_reg__0__0\(4),
      I2 => \t_V_7_reg_366_reg__0__0\(5),
      I3 => \t_V_7_reg_366_reg__0__0\(6),
      I4 => \t_V_7_reg_366_reg__0__0\(7),
      I5 => \t_V_7_reg_366_reg__0__0\(9),
      O => tmp_2_fu_630_p2
    );
\tmp_2_reg_1083_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => tmp_2_fu_630_p2,
      Q => tmp_2_reg_1083,
      R => '0'
    );
\tmp_3_reg_1014[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => row_ind_2_V_fu_142_reg(0),
      I1 => ap_CS_fsm_state2,
      I2 => i_op_assign_reg_289(1),
      I3 => i_op_assign_reg_289(0),
      I4 => tmp_3_reg_1014(0),
      O => \tmp_3_reg_1014[0]_i_1_n_2\
    );
\tmp_3_reg_1014[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => row_ind_2_V_fu_142_reg(1),
      I1 => ap_CS_fsm_state2,
      I2 => i_op_assign_reg_289(1),
      I3 => i_op_assign_reg_289(0),
      I4 => tmp_3_reg_1014(1),
      O => \tmp_3_reg_1014[1]_i_1_n_2\
    );
\tmp_3_reg_1014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_3_reg_1014[0]_i_1_n_2\,
      Q => tmp_3_reg_1014(0),
      R => '0'
    );
\tmp_3_reg_1014_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_3_reg_1014[1]_i_1_n_2\,
      Q => tmp_3_reg_1014(1),
      R => '0'
    );
\tmp_42_2_reg_1078[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_42_2_fu_624_p2,
      I1 => ap_NS_fsm(10),
      I2 => tmp_42_2_reg_1078,
      O => \tmp_42_2_reg_1078[0]_i_1_n_2\
    );
\tmp_42_2_reg_1078_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_42_2_reg_1078[0]_i_1_n_2\,
      Q => tmp_42_2_reg_1078,
      R => '0'
    );
tmp_4_fu_541_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_4_fu_541_p2_carry_n_2,
      CO(2) => tmp_4_fu_541_p2_carry_n_3,
      CO(1) => tmp_4_fu_541_p2_carry_n_4,
      CO(0) => tmp_4_fu_541_p2_carry_n_5,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_4_fu_541_p2_carry_i_1_n_2,
      O(3 downto 0) => NLW_tmp_4_fu_541_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_4_fu_541_p2_carry_i_2_n_2,
      S(2) => tmp_4_fu_541_p2_carry_i_3_n_2,
      S(1) => tmp_4_fu_541_p2_carry_i_4_n_2,
      S(0) => tmp_4_fu_541_p2_carry_i_5_n_2
    );
\tmp_4_fu_541_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_4_fu_541_p2_carry_n_2,
      CO(3) => \tmp_4_fu_541_p2_carry__0_n_2\,
      CO(2) => \tmp_4_fu_541_p2_carry__0_n_3\,
      CO(1) => \tmp_4_fu_541_p2_carry__0_n_4\,
      CO(0) => \tmp_4_fu_541_p2_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_4_fu_541_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_4_fu_541_p2_carry__0_i_1_n_2\,
      S(2) => \tmp_4_fu_541_p2_carry__0_i_2_n_2\,
      S(1) => \tmp_4_fu_541_p2_carry__0_i_3_n_2\,
      S(0) => \tmp_4_fu_541_p2_carry__0_i_4_n_2\
    );
\tmp_4_fu_541_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[15]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[14]\,
      O => \tmp_4_fu_541_p2_carry__0_i_1_n_2\
    );
\tmp_4_fu_541_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[13]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[12]\,
      O => \tmp_4_fu_541_p2_carry__0_i_2_n_2\
    );
\tmp_4_fu_541_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[11]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[10]\,
      O => \tmp_4_fu_541_p2_carry__0_i_3_n_2\
    );
\tmp_4_fu_541_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[9]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[8]\,
      O => \tmp_4_fu_541_p2_carry__0_i_4_n_2\
    );
\tmp_4_fu_541_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_fu_541_p2_carry__0_n_2\,
      CO(3) => \tmp_4_fu_541_p2_carry__1_n_2\,
      CO(2) => \tmp_4_fu_541_p2_carry__1_n_3\,
      CO(1) => \tmp_4_fu_541_p2_carry__1_n_4\,
      CO(0) => \tmp_4_fu_541_p2_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_4_fu_541_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_4_fu_541_p2_carry__1_i_1_n_2\,
      S(2) => \tmp_4_fu_541_p2_carry__1_i_2_n_2\,
      S(1) => \tmp_4_fu_541_p2_carry__1_i_3_n_2\,
      S(0) => \tmp_4_fu_541_p2_carry__1_i_4_n_2\
    );
\tmp_4_fu_541_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[23]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[22]\,
      O => \tmp_4_fu_541_p2_carry__1_i_1_n_2\
    );
\tmp_4_fu_541_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[21]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[20]\,
      O => \tmp_4_fu_541_p2_carry__1_i_2_n_2\
    );
\tmp_4_fu_541_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[19]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[18]\,
      O => \tmp_4_fu_541_p2_carry__1_i_3_n_2\
    );
\tmp_4_fu_541_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[17]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[16]\,
      O => \tmp_4_fu_541_p2_carry__1_i_4_n_2\
    );
\tmp_4_fu_541_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_fu_541_p2_carry__1_n_2\,
      CO(3) => tmp_4_fu_541_p2,
      CO(2) => \tmp_4_fu_541_p2_carry__2_n_3\,
      CO(1) => \tmp_4_fu_541_p2_carry__2_n_4\,
      CO(0) => \tmp_4_fu_541_p2_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => \i_op_assign_1_reg_300_reg_n_2_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_tmp_4_fu_541_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_4_fu_541_p2_carry__2_i_1_n_2\,
      S(2) => \tmp_4_fu_541_p2_carry__2_i_2_n_2\,
      S(1) => \tmp_4_fu_541_p2_carry__2_i_3_n_2\,
      S(0) => \tmp_4_fu_541_p2_carry__2_i_4_n_2\
    );
\tmp_4_fu_541_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[31]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[30]\,
      O => \tmp_4_fu_541_p2_carry__2_i_1_n_2\
    );
\tmp_4_fu_541_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[29]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[28]\,
      O => \tmp_4_fu_541_p2_carry__2_i_2_n_2\
    );
\tmp_4_fu_541_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[27]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[26]\,
      O => \tmp_4_fu_541_p2_carry__2_i_3_n_2\
    );
\tmp_4_fu_541_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[25]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[24]\,
      O => \tmp_4_fu_541_p2_carry__2_i_4_n_2\
    );
tmp_4_fu_541_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => tmp_3_reg_1014(1),
      I1 => \i_op_assign_1_reg_300_reg_n_2_[1]\,
      I2 => tmp_3_reg_1014(0),
      I3 => \i_op_assign_1_reg_300_reg_n_2_[0]\,
      O => tmp_4_fu_541_p2_carry_i_1_n_2
    );
tmp_4_fu_541_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[7]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[6]\,
      O => tmp_4_fu_541_p2_carry_i_2_n_2
    );
tmp_4_fu_541_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[5]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[4]\,
      O => tmp_4_fu_541_p2_carry_i_3_n_2
    );
tmp_4_fu_541_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[3]\,
      I1 => \i_op_assign_1_reg_300_reg_n_2_[2]\,
      O => tmp_4_fu_541_p2_carry_i_4_n_2
    );
tmp_4_fu_541_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_op_assign_1_reg_300_reg_n_2_[1]\,
      I1 => tmp_3_reg_1014(1),
      I2 => \i_op_assign_1_reg_300_reg_n_2_[0]\,
      I3 => tmp_3_reg_1014(0),
      O => tmp_4_fu_541_p2_carry_i_5_n_2
    );
\zero_ind_V_reg_354[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[9]_i_2_n_2\,
      I2 => \row_ind_2_V_1_load_reg_985_reg_n_2_[0]\,
      I3 => \row_ind_0_V_reg_343_reg_n_2_[0]\,
      O => \zero_ind_V_reg_354[0]_i_1_n_2\
    );
\zero_ind_V_reg_354[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm[9]_i_2_n_2\,
      I2 => \row_ind_2_V_1_load_reg_985_reg_n_2_[1]\,
      I3 => \row_ind_0_V_reg_343_reg_n_2_[1]\,
      O => \zero_ind_V_reg_354[1]_i_1_n_2\
    );
\zero_ind_V_reg_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => \zero_ind_V_reg_354[0]_i_1_n_2\,
      Q => \zero_ind_V_reg_354_reg_n_2_[0]\,
      R => '0'
    );
\zero_ind_V_reg_354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => \zero_ind_V_reg_354[1]_i_1_n_2\,
      Q => \zero_ind_V_reg_354_reg_n_2_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    xFSuppression3x3_U0_ap_ready : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter7_reg_0 : out STD_LOGIC;
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    xFSuppression3x3_U0_low_threshold_read : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_56_i_reg_1524_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_xFCannyKernel_fu_80_ap_ready : in STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done : in STD_LOGIC;
    strm_dst_V_V_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xFCannyEdgeDetector_U0_ap_start : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_for_post_process_U0_full_n : in STD_LOGIC;
    magnitude_mat_V_V_empty_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter4_reg_0 : in STD_LOGIC;
    high_threshold_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    low_threshold_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_phase_mat_V_V_dout : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_magnitude_mat_V_V_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_lowthreshold_c_empty_n : in STD_LOGIC;
    p_highthreshold_c_empty_n : in STD_LOGIC;
    xFSuppression3x3_U0_ap_start : in STD_LOGIC;
    phase_mat_V_V_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3 is
  signal I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal I3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NMS_5_i_fu_972_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NMS_5_i_reg_1503 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NMS_5_i_reg_15030 : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_11_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_12_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_13_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_14_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_15_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_16_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_17_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_18_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_19_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_20_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_21_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_22_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_23_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_24_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_25_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_26_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_2_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_3_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_4_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_5_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503[0]_i_9_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503_reg[0]_i_6_n_4\ : STD_LOGIC;
  signal \NMS_5_i_reg_1503_reg[0]_i_6_n_5\ : STD_LOGIC;
  signal \NMS_i1_reg_1552[1]_i_1_n_2\ : STD_LOGIC;
  signal \NMS_i1_reg_1552_reg__0\ : STD_LOGIC;
  signal \NMS_i_reg_1498_reg_n_2_[1]\ : STD_LOGIC;
  signal \SRL_SIG[0][0]_i_2_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][0]_i_3_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][0]_i_4_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][1]_i_3_n_2\ : STD_LOGIC;
  signal \SRL_SIG[0][1]_i_4_n_2\ : STD_LOGIC;
  signal angle_0_V_ce1 : STD_LOGIC;
  signal angle_0_V_load_reg_1463 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal angle_buf_2_V_reg_1488 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal angle_buf_V_1_i_reg_526 : STD_LOGIC;
  signal angle_buf_V_1_i_reg_5260 : STD_LOGIC;
  signal \angle_buf_V_1_i_reg_526_reg_n_2_[0]\ : STD_LOGIC;
  signal \angle_buf_V_1_i_reg_526_reg_n_2_[1]\ : STD_LOGIC;
  signal \angle_buf_V_1_i_reg_526_reg_n_2_[2]\ : STD_LOGIC;
  signal \angle_buf_V_1_i_reg_526_reg_n_2_[3]\ : STD_LOGIC;
  signal \angle_buf_V_1_i_reg_526_reg_n_2_[4]\ : STD_LOGIC;
  signal \angle_buf_V_1_i_reg_526_reg_n_2_[5]\ : STD_LOGIC;
  signal \angle_buf_V_1_i_reg_526_reg_n_2_[6]\ : STD_LOGIC;
  signal \angle_buf_V_1_i_reg_526_reg_n_2_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__1_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2__0_n_2\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[8]\ : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone64_out : STD_LOGIC;
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal ap_block_pp1_stage0_subdone10_in : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_i_1_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__3_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__1_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter6 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter7_i_1__0_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter7_reg_n_2 : STD_LOGIC;
  signal ap_phi_mux_l10_buf_0_V_phi_fu_505_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_phi_mux_t_V_5_phi_fu_468_p4 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal ap_phi_mux_t_V_5_phi_fu_468_p41 : STD_LOGIC;
  signal \ap_phi_mux_t_V_5_phi_fu_468_p4__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal buf_0_V_U_n_3 : STD_LOGIC;
  signal buf_0_V_U_n_53 : STD_LOGIC;
  signal buf_0_V_ce1 : STD_LOGIC;
  signal buf_0_V_load_reg_14100 : STD_LOGIC;
  signal buf_1_V_load_reg_1417 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buf_2_V_load_reg_1424 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal clear : STD_LOGIC;
  signal col_V_1_fu_843_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \col_V_1_reg_1377[10]_i_1_n_2\ : STD_LOGIC;
  signal \col_V_1_reg_1377[10]_i_3_n_2\ : STD_LOGIC;
  signal \col_V_1_reg_1377[10]_i_4_n_2\ : STD_LOGIC;
  signal \col_V_1_reg_1377[10]_i_6_n_2\ : STD_LOGIC;
  signal \col_V_1_reg_1377[3]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_1_reg_1377[4]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_1_reg_1377[6]_i_2_n_2\ : STD_LOGIC;
  signal \col_V_1_reg_1377_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal col_V_fu_671_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal exitcond1_i_fu_665_p2 : STD_LOGIC;
  signal exitcond1_i_reg_1284_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond1_i_reg_1284_reg_n_2_[0]\ : STD_LOGIC;
  signal exitcond_i_fu_688_p2 : STD_LOGIC;
  signal exitcond_i_i_fu_837_p2 : STD_LOGIC;
  signal exitcond_i_i_reg_13730 : STD_LOGIC;
  signal \exitcond_i_i_reg_1373[0]_i_3_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_reg_1373[0]_i_4_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_reg_1373[0]_i_5_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_reg_1373[0]_i_6_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_reg_1373[0]_i_8_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_reg_1373[0]_i_9_n_2\ : STD_LOGIC;
  signal \exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal exitcond_i_i_reg_1373_pp1_iter2_reg : STD_LOGIC;
  signal exitcond_i_i_reg_1373_pp1_iter3_reg : STD_LOGIC;
  signal \exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \exitcond_i_i_reg_1373_reg_n_2_[0]\ : STD_LOGIC;
  signal full_n_i_6_n_2 : STD_LOGIC;
  signal grp_fu_583_p0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal grp_fu_583_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_fu_583_p2 : STD_LOGIC;
  signal grp_fu_597_p1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal grp_fu_597_p2 : STD_LOGIC;
  signal grp_fu_605_p2 : STD_LOGIC;
  signal grp_fu_610_p2 : STD_LOGIC;
  signal grp_fu_616_p2 : STD_LOGIC;
  signal grp_fu_622_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_fu_622_p2 : STD_LOGIC;
  signal grp_fu_628_p2 : STD_LOGIC;
  signal grp_fu_634_p2 : STD_LOGIC;
  signal grp_fu_640_p2 : STD_LOGIC;
  signal grp_fu_646_p2 : STD_LOGIC;
  signal high_threshold_read_reg_1279 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal l00_buf_0_V_reg_538 : STD_LOGIC;
  signal l00_buf_0_V_reg_5380 : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[0]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[10]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[11]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[12]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[13]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[14]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[15]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[1]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[2]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[3]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[4]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[5]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[6]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[7]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[8]\ : STD_LOGIC;
  signal \l00_buf_0_V_reg_538_reg_n_2_[9]\ : STD_LOGIC;
  signal l00_buf_2_V_reg_1441 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal l00_buf_2_V_reg_14410 : STD_LOGIC;
  signal l00_buf_V_0_i_reg_550 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal l10_buf_0_V_reg_501 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal l10_buf_2_V_reg_1447 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal l10_buf_V_0_i_reg_513 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal l20_buf_0_V_reg_488 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal l20_buf_0_V_reg_488_pp1_iter6_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal l20_buf_2_V_reg_1452 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal l20_buf_V_0_i_reg_476 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal low_threshold_read_reg_1274 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0298_3_i_fu_764_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0298_3_i_reg_1341[1]_i_3_n_2\ : STD_LOGIC;
  signal \p_0298_3_i_reg_1341[1]_i_4_n_2\ : STD_LOGIC;
  signal p_0317_3_i_fu_780_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0325_3_i_fu_796_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_i_12_reg_1642 : STD_LOGIC;
  signal \p_1_i_12_reg_1642[12]_i_2_n_2\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642[12]_i_3_n_2\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642_reg_n_2_[0]\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642_reg_n_2_[10]\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642_reg_n_2_[11]\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642_reg_n_2_[12]\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642_reg_n_2_[1]\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642_reg_n_2_[2]\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642_reg_n_2_[3]\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642_reg_n_2_[4]\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642_reg_n_2_[5]\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642_reg_n_2_[6]\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642_reg_n_2_[7]\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642_reg_n_2_[8]\ : STD_LOGIC;
  signal \p_1_i_12_reg_1642_reg_n_2_[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_i_fu_194 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_i_fu_190 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_4_i_fu_186 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_53_in : STD_LOGIC;
  signal p_54_in : STD_LOGIC;
  signal p_i_11_reg_1632 : STD_LOGIC;
  signal \p_i_11_reg_1632[12]_i_2_n_2\ : STD_LOGIC;
  signal \p_i_11_reg_1632[12]_i_3_n_2\ : STD_LOGIC;
  signal \p_i_11_reg_1632_reg_n_2_[0]\ : STD_LOGIC;
  signal \p_i_11_reg_1632_reg_n_2_[10]\ : STD_LOGIC;
  signal \p_i_11_reg_1632_reg_n_2_[11]\ : STD_LOGIC;
  signal \p_i_11_reg_1632_reg_n_2_[12]\ : STD_LOGIC;
  signal \p_i_11_reg_1632_reg_n_2_[1]\ : STD_LOGIC;
  signal \p_i_11_reg_1632_reg_n_2_[2]\ : STD_LOGIC;
  signal \p_i_11_reg_1632_reg_n_2_[3]\ : STD_LOGIC;
  signal \p_i_11_reg_1632_reg_n_2_[4]\ : STD_LOGIC;
  signal \p_i_11_reg_1632_reg_n_2_[5]\ : STD_LOGIC;
  signal \p_i_11_reg_1632_reg_n_2_[6]\ : STD_LOGIC;
  signal \p_i_11_reg_1632_reg_n_2_[7]\ : STD_LOGIC;
  signal \p_i_11_reg_1632_reg_n_2_[8]\ : STD_LOGIC;
  signal \p_i_11_reg_1632_reg_n_2_[9]\ : STD_LOGIC;
  signal read_ind_V_1_reg_1637 : STD_LOGIC;
  signal \read_ind_V_1_reg_1637[12]_i_2_n_2\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637[12]_i_3_n_2\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637_reg_n_2_[0]\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637_reg_n_2_[10]\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637_reg_n_2_[11]\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637_reg_n_2_[12]\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637_reg_n_2_[1]\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637_reg_n_2_[2]\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637_reg_n_2_[3]\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637_reg_n_2_[4]\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637_reg_n_2_[5]\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637_reg_n_2_[6]\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637_reg_n_2_[7]\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637_reg_n_2_[8]\ : STD_LOGIC;
  signal \read_ind_V_1_reg_1637_reg_n_2_[9]\ : STD_LOGIC;
  signal read_ind_V_fu_1084_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal read_ind_V_reg_1610 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \read_ind_V_reg_1610_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \read_ind_V_reg_1610_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \read_ind_V_reg_1610_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \read_ind_V_reg_1610_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \read_ind_V_reg_1610_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \read_ind_V_reg_1610_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \read_ind_V_reg_1610_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \read_ind_V_reg_1610_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \read_ind_V_reg_1610_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \read_ind_V_reg_1610_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \read_ind_V_reg_1610_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal reg_652 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_659 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \reg_659[7]_i_3_n_2\ : STD_LOGIC;
  signal \reg_659[7]_i_4_n_2\ : STD_LOGIC;
  signal row_V_fu_1096_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal row_V_reg_1622 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \row_V_reg_1622[9]_i_2_n_2\ : STD_LOGIC;
  signal row_ind_V_fu_1078_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal row_ind_V_reg_1604 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \row_ind_V_reg_1604_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_reg_1604_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \row_ind_V_reg_1604_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \row_ind_V_reg_1604_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \row_ind_V_reg_1604_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_reg_1604_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \row_ind_V_reg_1604_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \row_ind_V_reg_1604_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \row_ind_V_reg_1604_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \row_ind_V_reg_1604_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \row_ind_V_reg_1604_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel_tmp16_i_fu_1010_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_tmp16_i_reg_1529 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sel_tmp16_i_reg_1529[0]_i_2_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_10_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_11_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_12_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_13_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_14_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_15_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_16_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_17_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_18_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_19_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_20_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_2_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_5_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_6_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_7_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_8_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529[1]_i_9_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529_reg[1]_i_3_n_4\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529_reg[1]_i_3_n_5\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529_reg[1]_i_4_n_2\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529_reg[1]_i_4_n_4\ : STD_LOGIC;
  signal \sel_tmp16_i_reg_1529_reg[1]_i_4_n_5\ : STD_LOGIC;
  signal slt1_reg_1547 : STD_LOGIC;
  signal slt2_reg_1583 : STD_LOGIC;
  signal slt3_reg_1514 : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_10_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_11_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_12_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_13_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_14_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_15_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_16_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_17_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_18_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_3_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_4_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_5_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_6_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_7_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_8_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514[0]_i_9_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \slt3_reg_1514_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \slt3_reg_1514_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \slt3_reg_1514_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \slt3_reg_1514_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \slt3_reg_1514_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \slt3_reg_1514_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal slt_reg_1468 : STD_LOGIC;
  signal \slt_reg_1468[0]_i_10_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_11_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_12_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_13_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_14_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_15_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_16_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_17_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_18_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_20_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_32_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_33_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_34_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_39_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_3_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_40_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_41_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_42_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_4_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_5_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_6_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_7_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_8_n_2\ : STD_LOGIC;
  signal \slt_reg_1468[0]_i_9_n_2\ : STD_LOGIC;
  signal \slt_reg_1468_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \slt_reg_1468_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \slt_reg_1468_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \slt_reg_1468_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \slt_reg_1468_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \slt_reg_1468_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \slt_reg_1468_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \t_V_1_reg_416_reg_n_2_[0]\ : STD_LOGIC;
  signal \t_V_1_reg_416_reg_n_2_[10]\ : STD_LOGIC;
  signal \t_V_1_reg_416_reg_n_2_[11]\ : STD_LOGIC;
  signal \t_V_1_reg_416_reg_n_2_[12]\ : STD_LOGIC;
  signal \t_V_1_reg_416_reg_n_2_[1]\ : STD_LOGIC;
  signal \t_V_1_reg_416_reg_n_2_[2]\ : STD_LOGIC;
  signal \t_V_1_reg_416_reg_n_2_[3]\ : STD_LOGIC;
  signal \t_V_1_reg_416_reg_n_2_[4]\ : STD_LOGIC;
  signal \t_V_1_reg_416_reg_n_2_[5]\ : STD_LOGIC;
  signal \t_V_1_reg_416_reg_n_2_[6]\ : STD_LOGIC;
  signal \t_V_1_reg_416_reg_n_2_[7]\ : STD_LOGIC;
  signal \t_V_1_reg_416_reg_n_2_[8]\ : STD_LOGIC;
  signal \t_V_1_reg_416_reg_n_2_[9]\ : STD_LOGIC;
  signal \t_V_2_reg_428_reg_n_2_[0]\ : STD_LOGIC;
  signal \t_V_2_reg_428_reg_n_2_[10]\ : STD_LOGIC;
  signal \t_V_2_reg_428_reg_n_2_[11]\ : STD_LOGIC;
  signal \t_V_2_reg_428_reg_n_2_[12]\ : STD_LOGIC;
  signal \t_V_2_reg_428_reg_n_2_[1]\ : STD_LOGIC;
  signal \t_V_2_reg_428_reg_n_2_[2]\ : STD_LOGIC;
  signal \t_V_2_reg_428_reg_n_2_[3]\ : STD_LOGIC;
  signal \t_V_2_reg_428_reg_n_2_[4]\ : STD_LOGIC;
  signal \t_V_2_reg_428_reg_n_2_[5]\ : STD_LOGIC;
  signal \t_V_2_reg_428_reg_n_2_[6]\ : STD_LOGIC;
  signal \t_V_2_reg_428_reg_n_2_[7]\ : STD_LOGIC;
  signal \t_V_2_reg_428_reg_n_2_[8]\ : STD_LOGIC;
  signal \t_V_2_reg_428_reg_n_2_[9]\ : STD_LOGIC;
  signal \t_V_3_reg_440_reg_n_2_[0]\ : STD_LOGIC;
  signal \t_V_3_reg_440_reg_n_2_[10]\ : STD_LOGIC;
  signal \t_V_3_reg_440_reg_n_2_[11]\ : STD_LOGIC;
  signal \t_V_3_reg_440_reg_n_2_[12]\ : STD_LOGIC;
  signal \t_V_3_reg_440_reg_n_2_[1]\ : STD_LOGIC;
  signal \t_V_3_reg_440_reg_n_2_[2]\ : STD_LOGIC;
  signal \t_V_3_reg_440_reg_n_2_[3]\ : STD_LOGIC;
  signal \t_V_3_reg_440_reg_n_2_[4]\ : STD_LOGIC;
  signal \t_V_3_reg_440_reg_n_2_[5]\ : STD_LOGIC;
  signal \t_V_3_reg_440_reg_n_2_[6]\ : STD_LOGIC;
  signal \t_V_3_reg_440_reg_n_2_[7]\ : STD_LOGIC;
  signal \t_V_3_reg_440_reg_n_2_[8]\ : STD_LOGIC;
  signal \t_V_3_reg_440_reg_n_2_[9]\ : STD_LOGIC;
  signal t_V_4_reg_452 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal t_V_5_reg_464 : STD_LOGIC;
  signal t_V_5_reg_4640 : STD_LOGIC;
  signal t_V_5_reg_464_pp1_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \t_V_5_reg_464_reg_n_2_[0]\ : STD_LOGIC;
  signal \t_V_5_reg_464_reg_n_2_[10]\ : STD_LOGIC;
  signal \t_V_5_reg_464_reg_n_2_[1]\ : STD_LOGIC;
  signal \t_V_5_reg_464_reg_n_2_[2]\ : STD_LOGIC;
  signal \t_V_5_reg_464_reg_n_2_[3]\ : STD_LOGIC;
  signal \t_V_5_reg_464_reg_n_2_[4]\ : STD_LOGIC;
  signal \t_V_5_reg_464_reg_n_2_[5]\ : STD_LOGIC;
  signal \t_V_5_reg_464_reg_n_2_[6]\ : STD_LOGIC;
  signal \t_V_5_reg_464_reg_n_2_[7]\ : STD_LOGIC;
  signal \t_V_5_reg_464_reg_n_2_[8]\ : STD_LOGIC;
  signal \t_V_5_reg_464_reg_n_2_[9]\ : STD_LOGIC;
  signal \t_V_reg_405[10]_i_4_n_2\ : STD_LOGIC;
  signal \t_V_reg_405_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[0]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[10]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[1]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[2]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[3]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[4]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[5]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[6]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[7]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[8]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[9]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_reg_n_2_[0]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_reg_n_2_[10]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_reg_n_2_[1]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_reg_n_2_[2]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_reg_n_2_[3]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_reg_n_2_[4]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_reg_n_2_[5]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_reg_n_2_[6]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_reg_n_2_[7]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_reg_n_2_[8]\ : STD_LOGIC;
  signal \tmp_10_i_reg_1382_reg_n_2_[9]\ : STD_LOGIC;
  signal tmp_11_i_reg_13910 : STD_LOGIC;
  signal \tmp_11_i_reg_1391[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_11_i_reg_1391[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_11_i_reg_1391[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_11_i_reg_1391[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_11_i_reg_1391_pp1_iter5_reg_reg[0]_srl3_n_2\ : STD_LOGIC;
  signal \tmp_11_i_reg_1391_pp1_iter6_reg_reg[0]__0_n_2\ : STD_LOGIC;
  signal \tmp_11_i_reg_1391_reg_n_2_[0]\ : STD_LOGIC;
  signal \tmp_1_i_reg_1336[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_i_reg_1336[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_1_i_reg_1336_reg_n_2_[0]\ : STD_LOGIC;
  signal tmp_2_i_fu_715_p2 : STD_LOGIC;
  signal tmp_2_reg_1360 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_3_i_fu_804_p2 : STD_LOGIC;
  signal tmp_3_i_reg_1356 : STD_LOGIC;
  signal tmp_3_reg_1364 : STD_LOGIC;
  signal tmp_44_i1_reg_1541 : STD_LOGIC;
  signal \tmp_44_i1_reg_1541[0]_i_2_n_2\ : STD_LOGIC;
  signal tmp_46_i_reg_1473 : STD_LOGIC;
  signal tmp_47_i_reg_1478 : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_47_i_reg_1478_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal tmp_48_i1_reg_1560 : STD_LOGIC;
  signal \tmp_48_i1_reg_1560[0]_i_2_n_2\ : STD_LOGIC;
  signal tmp_49_i1_fu_1072_p2 : STD_LOGIC;
  signal tmp_49_i1_reg_1566 : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_49_i1_reg_1566_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal tmp_49_i_fu_947_p2 : STD_LOGIC;
  signal tmp_4_reg_1368 : STD_LOGIC;
  signal tmp_50_i1_reg_1572 : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_50_i1_reg_1572_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal tmp_52_i1_reg_1577 : STD_LOGIC;
  signal tmp_52_i_reg_1508 : STD_LOGIC;
  signal \tmp_52_i_reg_1508[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_52_i_reg_1508[0]_i_3_n_2\ : STD_LOGIC;
  signal tmp_54_i1_reg_1588 : STD_LOGIC;
  signal tmp_54_i_reg_1519 : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_54_i_reg_1519_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal tmp_56_i1_reg_1593 : STD_LOGIC;
  signal tmp_56_i_reg_1524 : STD_LOGIC;
  signal \tmp_56_i_reg_1524[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_56_i_reg_1524[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_56_i_reg_1524[0]_i_4_n_2\ : STD_LOGIC;
  signal tmp_57_i1_reg_1599 : STD_LOGIC;
  signal tmp_57_i_reg_1483 : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_57_i_reg_1483_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal tmp_58_i_fu_980_p2 : STD_LOGIC;
  signal tmp_66_cast_i_reg_1322 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_3_reg_1627 : STD_LOGIC;
  signal \tmp_V_3_reg_1627[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_V_3_reg_1627[1]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_V_3_reg_1627[1]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_V_3_reg_1627[1]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_V_3_reg_1627[1]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_V_3_reg_1627[1]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_V_3_reg_1627_reg_n_2_[0]\ : STD_LOGIC;
  signal \tmp_V_3_reg_1627_reg_n_2_[1]\ : STD_LOGIC;
  signal \tmp_cast_i_reg_1317_reg_n_2_[0]\ : STD_LOGIC;
  signal \tmp_cast_i_reg_1317_reg_n_2_[1]\ : STD_LOGIC;
  signal \tmp_cast_i_reg_1317_reg_n_2_[2]\ : STD_LOGIC;
  signal \tmp_cast_i_reg_1317_reg_n_2_[3]\ : STD_LOGIC;
  signal \tmp_cast_i_reg_1317_reg_n_2_[4]\ : STD_LOGIC;
  signal \tmp_cast_i_reg_1317_reg_n_2_[5]\ : STD_LOGIC;
  signal \tmp_cast_i_reg_1317_reg_n_2_[6]\ : STD_LOGIC;
  signal \tmp_cast_i_reg_1317_reg_n_2_[7]\ : STD_LOGIC;
  signal tmp_i1_reg_1534 : STD_LOGIC;
  signal tmp_i2_reg_1493 : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_16_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_7_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493[0]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_i2_reg_1493_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_i2_reg_1493_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_i2_reg_1493_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_i2_reg_1493_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_i2_reg_1493_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_i2_reg_1493_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_i_8_reg_1330[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_i_8_reg_1330[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_i_8_reg_1330[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_i_8_reg_1330[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_i_8_reg_1330_reg_n_2_[0]\ : STD_LOGIC;
  signal \tmp_i_reg_1293_pp0_iter1_reg_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_i_reg_1293_reg0 : STD_LOGIC;
  signal \tmp_i_reg_1293_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal write_ind_V_fu_1090_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal write_ind_V_reg_1616 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \write_ind_V_reg_1616_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \write_ind_V_reg_1616_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \write_ind_V_reg_1616_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \write_ind_V_reg_1616_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \write_ind_V_reg_1616_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \write_ind_V_reg_1616_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \write_ind_V_reg_1616_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \write_ind_V_reg_1616_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \write_ind_V_reg_1616_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \write_ind_V_reg_1616_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \write_ind_V_reg_1616_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \^xfsuppression3x3_u0_ap_ready\ : STD_LOGIC;
  signal \^xfsuppression3x3_u0_low_threshold_read\ : STD_LOGIC;
  signal \NLW_NMS_5_i_reg_1503_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NMS_5_i_reg_1503_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_read_ind_V_reg_1610_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_row_ind_V_reg_1604_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sel_tmp16_i_reg_1529_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sel_tmp16_i_reg_1529_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt3_reg_1514_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt3_reg_1514_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt_reg_1468_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt_reg_1468_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_47_i_reg_1478_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_47_i_reg_1478_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_49_i1_reg_1566_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_49_i1_reg_1566_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_50_i1_reg_1572_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_50_i1_reg_1572_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_54_i_reg_1519_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_54_i_reg_1519_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_57_i_reg_1483_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_57_i_reg_1483_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_i2_reg_1493_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_i2_reg_1493_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_write_ind_V_reg_1616_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__6\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__4\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__5\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2__1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair205";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp1_iter6_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_i_1 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \col_V_1_reg_1377[0]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \col_V_1_reg_1377[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \col_V_1_reg_1377[2]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \col_V_1_reg_1377[3]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \col_V_1_reg_1377[8]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \exitcond_i_i_reg_1373[0]_i_7\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of full_n_i_6 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \p_0298_3_i_reg_1341[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \p_0298_3_i_reg_1341[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \p_0298_3_i_reg_1341[1]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \p_0298_3_i_reg_1341[1]_i_3\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \p_0317_3_i_reg_1346[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \p_0317_3_i_reg_1346[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \p_0325_3_i_reg_1351[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \p_0325_3_i_reg_1351[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \row_V_reg_1622[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \row_V_reg_1622[1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \row_V_reg_1622[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \row_V_reg_1622[3]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \row_V_reg_1622[4]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \row_V_reg_1622[6]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \row_V_reg_1622[7]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \row_V_reg_1622[8]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \row_V_reg_1622[9]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \row_ind_V_reg_1604[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \slt_reg_1468[0]_i_20\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \slt_reg_1468[0]_i_21\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \slt_reg_1468[0]_i_25\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \slt_reg_1468[0]_i_28\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \slt_reg_1468[0]_i_31\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \t_V_reg_405[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \t_V_reg_405[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \t_V_reg_405[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \t_V_reg_405[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \t_V_reg_405[6]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \t_V_reg_405[7]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \t_V_reg_405[8]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \t_V_reg_405[9]_i_1\ : label is "soft_lutpair192";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \tmp_11_i_reg_1391_pp1_iter5_reg_reg[0]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_11_i_reg_1391_pp1_iter5_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \tmp_11_i_reg_1391_pp1_iter5_reg_reg[0]_srl3\ : label is "inst/\xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_11_i_reg_1391_pp1_iter5_reg_reg[0]_srl3 ";
  attribute SOFT_HLUTNM of \tmp_46_i_reg_1473[0]_i_20\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tmp_46_i_reg_1473[0]_i_21\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tmp_46_i_reg_1473[0]_i_22\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \tmp_46_i_reg_1473[0]_i_23\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tmp_46_i_reg_1473[0]_i_24\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \tmp_46_i_reg_1473[0]_i_25\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tmp_46_i_reg_1473[0]_i_26\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \tmp_46_i_reg_1473[0]_i_27\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tmp_46_i_reg_1473[0]_i_28\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \tmp_46_i_reg_1473[0]_i_29\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \tmp_46_i_reg_1473[0]_i_30\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tmp_46_i_reg_1473[0]_i_31\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tmp_47_i_reg_1478[0]_i_20\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \tmp_47_i_reg_1478[0]_i_21\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \tmp_47_i_reg_1478[0]_i_22\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \tmp_47_i_reg_1478[0]_i_23\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tmp_47_i_reg_1478[0]_i_24\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tmp_47_i_reg_1478[0]_i_25\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \tmp_47_i_reg_1478[0]_i_26\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tmp_47_i_reg_1478[0]_i_27\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tmp_52_i_reg_1508[0]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_56_i_reg_1524[0]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_57_i_reg_1483[0]_i_26\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \tmp_V_3_reg_1627[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tmp_V_3_reg_1627[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tmp_i_8_reg_1330[0]_i_3\ : label is "soft_lutpair198";
begin
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \ap_CS_fsm_reg[5]_1\(0) <= \^ap_cs_fsm_reg[5]_1\(0);
  xFSuppression3x3_U0_ap_ready <= \^xfsuppression3x3_u0_ap_ready\;
  xFSuppression3x3_U0_low_threshold_read <= \^xfsuppression3x3_u0_low_threshold_read\;
\NMS_5_i_reg_1503[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888088808880888"
    )
        port map (
      I0 => \NMS_5_i_reg_1503[0]_i_2_n_2\,
      I1 => \NMS_5_i_reg_1503[0]_i_3_n_2\,
      I2 => \NMS_5_i_reg_1503[0]_i_4_n_2\,
      I3 => \NMS_5_i_reg_1503[0]_i_5_n_2\,
      I4 => tmp_49_i_fu_947_p2,
      I5 => grp_fu_622_p2,
      O => NMS_5_i_fu_972_p3(0)
    );
\NMS_5_i_reg_1503[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7150"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(15),
      I1 => l00_buf_2_V_reg_1441(14),
      I2 => l00_buf_2_V_reg_1441(15),
      I3 => l10_buf_0_V_reg_501(14),
      O => \NMS_5_i_reg_1503[0]_i_11_n_2\
    );
\NMS_5_i_reg_1503[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(13),
      I1 => l00_buf_2_V_reg_1441(12),
      I2 => l10_buf_0_V_reg_501(12),
      I3 => l00_buf_2_V_reg_1441(13),
      O => \NMS_5_i_reg_1503[0]_i_12_n_2\
    );
\NMS_5_i_reg_1503[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(11),
      I1 => l00_buf_2_V_reg_1441(10),
      I2 => l10_buf_0_V_reg_501(10),
      I3 => l00_buf_2_V_reg_1441(11),
      O => \NMS_5_i_reg_1503[0]_i_13_n_2\
    );
\NMS_5_i_reg_1503[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(9),
      I1 => l00_buf_2_V_reg_1441(8),
      I2 => l10_buf_0_V_reg_501(8),
      I3 => l00_buf_2_V_reg_1441(9),
      O => \NMS_5_i_reg_1503[0]_i_14_n_2\
    );
\NMS_5_i_reg_1503[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l00_buf_2_V_reg_1441(15),
      I1 => l00_buf_2_V_reg_1441(14),
      I2 => l10_buf_0_V_reg_501(15),
      I3 => l10_buf_0_V_reg_501(14),
      O => \NMS_5_i_reg_1503[0]_i_15_n_2\
    );
\NMS_5_i_reg_1503[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => l00_buf_2_V_reg_1441(13),
      I1 => l00_buf_2_V_reg_1441(12),
      I2 => l10_buf_0_V_reg_501(12),
      I3 => l10_buf_0_V_reg_501(13),
      O => \NMS_5_i_reg_1503[0]_i_16_n_2\
    );
\NMS_5_i_reg_1503[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => l00_buf_2_V_reg_1441(11),
      I1 => l00_buf_2_V_reg_1441(10),
      I2 => l10_buf_0_V_reg_501(10),
      I3 => l10_buf_0_V_reg_501(11),
      O => \NMS_5_i_reg_1503[0]_i_17_n_2\
    );
\NMS_5_i_reg_1503[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => l00_buf_2_V_reg_1441(9),
      I1 => l00_buf_2_V_reg_1441(8),
      I2 => l10_buf_0_V_reg_501(8),
      I3 => l10_buf_0_V_reg_501(9),
      O => \NMS_5_i_reg_1503[0]_i_18_n_2\
    );
\NMS_5_i_reg_1503[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(7),
      I1 => l00_buf_2_V_reg_1441(6),
      I2 => l10_buf_0_V_reg_501(6),
      I3 => l00_buf_2_V_reg_1441(7),
      O => \NMS_5_i_reg_1503[0]_i_19_n_2\
    );
\NMS_5_i_reg_1503[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(7),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \NMS_5_i_reg_1503[0]_i_9_n_2\,
      O => \NMS_5_i_reg_1503[0]_i_2_n_2\
    );
\NMS_5_i_reg_1503[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(5),
      I1 => l00_buf_2_V_reg_1441(4),
      I2 => l10_buf_0_V_reg_501(4),
      I3 => l00_buf_2_V_reg_1441(5),
      O => \NMS_5_i_reg_1503[0]_i_20_n_2\
    );
\NMS_5_i_reg_1503[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(3),
      I1 => l00_buf_2_V_reg_1441(2),
      I2 => l10_buf_0_V_reg_501(2),
      I3 => l00_buf_2_V_reg_1441(3),
      O => \NMS_5_i_reg_1503[0]_i_21_n_2\
    );
\NMS_5_i_reg_1503[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(1),
      I1 => l00_buf_2_V_reg_1441(0),
      I2 => l10_buf_0_V_reg_501(0),
      I3 => l00_buf_2_V_reg_1441(1),
      O => \NMS_5_i_reg_1503[0]_i_22_n_2\
    );
\NMS_5_i_reg_1503[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l00_buf_2_V_reg_1441(7),
      I1 => l00_buf_2_V_reg_1441(6),
      I2 => l10_buf_0_V_reg_501(7),
      I3 => l10_buf_0_V_reg_501(6),
      O => \NMS_5_i_reg_1503[0]_i_23_n_2\
    );
\NMS_5_i_reg_1503[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l00_buf_2_V_reg_1441(5),
      I1 => l00_buf_2_V_reg_1441(4),
      I2 => l10_buf_0_V_reg_501(5),
      I3 => l10_buf_0_V_reg_501(4),
      O => \NMS_5_i_reg_1503[0]_i_24_n_2\
    );
\NMS_5_i_reg_1503[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l00_buf_2_V_reg_1441(3),
      I1 => l00_buf_2_V_reg_1441(2),
      I2 => l10_buf_0_V_reg_501(3),
      I3 => l10_buf_0_V_reg_501(2),
      O => \NMS_5_i_reg_1503[0]_i_25_n_2\
    );
\NMS_5_i_reg_1503[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l00_buf_2_V_reg_1441(1),
      I1 => l00_buf_2_V_reg_1441(0),
      I2 => l10_buf_0_V_reg_501(1),
      I3 => l10_buf_0_V_reg_501(0),
      O => \NMS_5_i_reg_1503[0]_i_26_n_2\
    );
\NMS_5_i_reg_1503[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000511110005"
    )
        port map (
      I0 => sel0(3),
      I1 => \angle_buf_V_1_i_reg_526_reg_n_2_[6]\,
      I2 => angle_buf_2_V_reg_1488(6),
      I3 => angle_buf_2_V_reg_1488(4),
      I4 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I5 => \angle_buf_V_1_i_reg_526_reg_n_2_[4]\,
      O => \NMS_5_i_reg_1503[0]_i_3_n_2\
    );
\NMS_5_i_reg_1503[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A80"
    )
        port map (
      I0 => sel0(2),
      I1 => \angle_buf_V_1_i_reg_526_reg_n_2_[0]\,
      I2 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I3 => angle_buf_2_V_reg_1488(0),
      I4 => sel0(6),
      I5 => sel0(4),
      O => \NMS_5_i_reg_1503[0]_i_4_n_2\
    );
\NMS_5_i_reg_1503[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000888"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(3),
      I2 => \angle_buf_V_1_i_reg_526_reg_n_2_[1]\,
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => angle_buf_2_V_reg_1488(1),
      I5 => sel0(7),
      O => \NMS_5_i_reg_1503[0]_i_5_n_2\
    );
\NMS_5_i_reg_1503[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => \angle_buf_V_1_i_reg_526_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => angle_buf_2_V_reg_1488(0),
      O => sel0(0)
    );
\NMS_5_i_reg_1503[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => \angle_buf_V_1_i_reg_526_reg_n_2_[2]\,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => angle_buf_2_V_reg_1488(2),
      O => sel0(2)
    );
\NMS_5_i_reg_1503[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slt_reg_1468,
      I1 => tmp_46_i_reg_1473,
      O => \NMS_5_i_reg_1503[0]_i_9_n_2\
    );
\NMS_5_i_reg_1503[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => NMS_5_i_fu_972_p3(0),
      I1 => tmp_47_i_reg_1478,
      O => NMS_5_i_fu_972_p3(1)
    );
\NMS_5_i_reg_1503_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => NMS_5_i_reg_15030,
      D => NMS_5_i_fu_972_p3(0),
      Q => NMS_5_i_reg_1503(0),
      R => '0'
    );
\NMS_5_i_reg_1503_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NMS_5_i_reg_1503_reg[0]_i_10_n_2\,
      CO(2) => \NMS_5_i_reg_1503_reg[0]_i_10_n_3\,
      CO(1) => \NMS_5_i_reg_1503_reg[0]_i_10_n_4\,
      CO(0) => \NMS_5_i_reg_1503_reg[0]_i_10_n_5\,
      CYINIT => '0',
      DI(3) => \NMS_5_i_reg_1503[0]_i_19_n_2\,
      DI(2) => \NMS_5_i_reg_1503[0]_i_20_n_2\,
      DI(1) => \NMS_5_i_reg_1503[0]_i_21_n_2\,
      DI(0) => \NMS_5_i_reg_1503[0]_i_22_n_2\,
      O(3 downto 0) => \NLW_NMS_5_i_reg_1503_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \NMS_5_i_reg_1503[0]_i_23_n_2\,
      S(2) => \NMS_5_i_reg_1503[0]_i_24_n_2\,
      S(1) => \NMS_5_i_reg_1503[0]_i_25_n_2\,
      S(0) => \NMS_5_i_reg_1503[0]_i_26_n_2\
    );
\NMS_5_i_reg_1503_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \NMS_5_i_reg_1503_reg[0]_i_10_n_2\,
      CO(3) => tmp_49_i_fu_947_p2,
      CO(2) => \NMS_5_i_reg_1503_reg[0]_i_6_n_3\,
      CO(1) => \NMS_5_i_reg_1503_reg[0]_i_6_n_4\,
      CO(0) => \NMS_5_i_reg_1503_reg[0]_i_6_n_5\,
      CYINIT => '0',
      DI(3) => \NMS_5_i_reg_1503[0]_i_11_n_2\,
      DI(2) => \NMS_5_i_reg_1503[0]_i_12_n_2\,
      DI(1) => \NMS_5_i_reg_1503[0]_i_13_n_2\,
      DI(0) => \NMS_5_i_reg_1503[0]_i_14_n_2\,
      O(3 downto 0) => \NLW_NMS_5_i_reg_1503_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \NMS_5_i_reg_1503[0]_i_15_n_2\,
      S(2) => \NMS_5_i_reg_1503[0]_i_16_n_2\,
      S(1) => \NMS_5_i_reg_1503[0]_i_17_n_2\,
      S(0) => \NMS_5_i_reg_1503[0]_i_18_n_2\
    );
\NMS_5_i_reg_1503_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => NMS_5_i_reg_15030,
      D => NMS_5_i_fu_972_p3(1),
      Q => NMS_5_i_reg_1503(1),
      R => '0'
    );
\NMS_i1_reg_1552[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_47_i_reg_1478_reg[0]_i_1_n_2\,
      I1 => ap_CS_fsm_state16,
      I2 => \NMS_i1_reg_1552_reg__0\,
      O => \NMS_i1_reg_1552[1]_i_1_n_2\
    );
\NMS_i1_reg_1552_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \NMS_i1_reg_1552[1]_i_1_n_2\,
      Q => \NMS_i1_reg_1552_reg__0\,
      R => '0'
    );
\NMS_i_reg_1498[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      O => NMS_5_i_reg_15030
    );
\NMS_i_reg_1498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => NMS_5_i_reg_15030,
      D => tmp_47_i_reg_1478,
      Q => \NMS_i_reg_1498_reg_n_2_[1]\,
      R => '0'
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEFAAEAAAEA"
    )
        port map (
      I0 => \SRL_SIG[0][0]_i_2_n_2\,
      I1 => sel_tmp16_i_reg_1529(0),
      I2 => \SRL_SIG[0][0]_i_3_n_2\,
      I3 => ap_NS_fsm1,
      I4 => tmp_52_i_reg_1508,
      I5 => NMS_5_i_reg_1503(0),
      O => \tmp_56_i_reg_1524_reg[0]_0\(0)
    );
\SRL_SIG[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \tmp_V_3_reg_1627_reg_n_2_[0]\,
      I2 => \SRL_SIG[0][0]_i_4_n_2\,
      I3 => tmp_54_i_reg_1519,
      I4 => slt3_reg_1514,
      I5 => tmp_52_i_reg_1508,
      O => \SRL_SIG[0][0]_i_2_n_2\
    );
\SRL_SIG[0][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_56_i_reg_1524,
      I1 => tmp_i2_reg_1493,
      O => \SRL_SIG[0][0]_i_3_n_2\
    );
\SRL_SIG[0][0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0222"
    )
        port map (
      I0 => tmp_i2_reg_1493,
      I1 => tmp_56_i_reg_1524,
      I2 => strm_dst_V_V_full_n,
      I3 => \ap_CS_fsm_reg_n_2_[8]\,
      O => \SRL_SIG[0][0]_i_4_n_2\
    );
\SRL_SIG[0][1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080888080"
    )
        port map (
      I0 => strm_dst_V_V_full_n,
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg_n_2_[8]\,
      I3 => \tmp_11_i_reg_1391_pp1_iter6_reg_reg[0]__0_n_2\,
      I4 => ap_enable_reg_pp1_iter7_reg_n_2,
      I5 => ap_block_pp1_stage0_subdone,
      O => internal_full_n_reg(0)
    );
\SRL_SIG[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCECC0200"
    )
        port map (
      I0 => \SRL_SIG[0][1]_i_3_n_2\,
      I1 => ap_NS_fsm1,
      I2 => tmp_56_i_reg_1524,
      I3 => tmp_i2_reg_1493,
      I4 => \tmp_V_3_reg_1627_reg_n_2_[1]\,
      I5 => \SRL_SIG[0][1]_i_4_n_2\,
      O => \tmp_56_i_reg_1524_reg[0]_0\(1)
    );
\SRL_SIG[0][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \NMS_i_reg_1498_reg_n_2_[1]\,
      I1 => tmp_52_i_reg_1508,
      I2 => tmp_54_i_reg_1519,
      I3 => slt3_reg_1514,
      O => \SRL_SIG[0][1]_i_3_n_2\
    );
\SRL_SIG[0][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F020F00000200"
    )
        port map (
      I0 => NMS_5_i_reg_1503(1),
      I1 => tmp_52_i_reg_1508,
      I2 => ap_NS_fsm1,
      I3 => tmp_i2_reg_1493,
      I4 => tmp_56_i_reg_1524,
      I5 => sel_tmp16_i_reg_1529(1),
      O => \SRL_SIG[0][1]_i_4_n_2\
    );
angle_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi
     port map (
      DOBDO(7 downto 0) => angle_0_V_load_reg_1463(7 downto 0),
      Q(10) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[10]\,
      Q(9) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[9]\,
      Q(8) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[8]\,
      Q(7) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[7]\,
      Q(6) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[6]\,
      Q(5) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[5]\,
      Q(4) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[4]\,
      Q(3) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[3]\,
      Q(2) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[2]\,
      Q(1) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[1]\,
      Q(0) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[0]\,
      angle_0_V_ce1 => angle_0_V_ce1,
      ap_block_pp0_stage0_subdone64_out => ap_block_pp0_stage0_subdone64_out,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      exitcond1_i_reg_1284_pp0_iter1_reg => exitcond1_i_reg_1284_pp0_iter1_reg,
      ram_reg => ap_enable_reg_pp0_iter2_reg_n_2,
      ram_reg_0 => \exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0]\,
      ram_reg_1(5 downto 3) => reg_659(7 downto 5),
      ram_reg_1(2 downto 0) => reg_659(3 downto 1),
      ram_reg_2 => \exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0]\,
      ram_reg_3(10 downto 0) => t_V_5_reg_464_pp1_iter1_reg(10 downto 0),
      ram_reg_4(10 downto 0) => \tmp_i_reg_1293_pp0_iter1_reg_reg__0\(10 downto 0),
      tmp_3_i_reg_1356 => tmp_3_i_reg_1356,
      tmp_3_reg_1364 => tmp_3_reg_1364,
      tmp_4_reg_1368 => tmp_4_reg_1368
    );
angle_1_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_hbi_9
     port map (
      D(7 downto 0) => angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read(7 downto 0),
      DOBDO(7 downto 0) => angle_0_V_load_reg_1463(7 downto 0),
      Q(10 downto 0) => t_V_5_reg_464_pp1_iter1_reg(10 downto 0),
      angle_0_V_ce1 => angle_0_V_ce1,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      magnitude_mat_V_V_empty_n => magnitude_mat_V_V_empty_n,
      phase_mat_V_V_empty_n => phase_mat_V_V_empty_n,
      ram_reg(10) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[10]\,
      ram_reg(9) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[9]\,
      ram_reg(8) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[8]\,
      ram_reg(7) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[7]\,
      ram_reg(6) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[6]\,
      ram_reg(5) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[5]\,
      ram_reg(4) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[4]\,
      ram_reg(3) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[3]\,
      ram_reg(2) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[2]\,
      ram_reg(1) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[1]\,
      ram_reg(0) => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[0]\,
      ram_reg_0 => \exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0]\,
      ram_reg_1 => \exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0]\,
      ram_reg_2 => \reg_659[7]_i_3_n_2\,
      ram_reg_3 => ap_enable_reg_pp1_iter7_reg_n_2,
      ram_reg_4 => \tmp_11_i_reg_1391_pp1_iter6_reg_reg[0]__0_n_2\,
      ram_reg_5(5 downto 3) => reg_659(7 downto 5),
      ram_reg_5(2 downto 0) => reg_659(3 downto 1),
      strm_dst_V_V_full_n => strm_dst_V_V_full_n,
      tmp_3_i_reg_1356 => tmp_3_i_reg_1356,
      tmp_3_reg_1364 => tmp_3_reg_1364,
      tmp_4_reg_1368 => tmp_4_reg_1368
    );
\angle_buf_2_V_reg_1488_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read(0),
      Q => angle_buf_2_V_reg_1488(0),
      R => '0'
    );
\angle_buf_2_V_reg_1488_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read(1),
      Q => angle_buf_2_V_reg_1488(1),
      R => '0'
    );
\angle_buf_2_V_reg_1488_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read(2),
      Q => angle_buf_2_V_reg_1488(2),
      R => '0'
    );
\angle_buf_2_V_reg_1488_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read(3),
      Q => angle_buf_2_V_reg_1488(3),
      R => '0'
    );
\angle_buf_2_V_reg_1488_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read(4),
      Q => angle_buf_2_V_reg_1488(4),
      R => '0'
    );
\angle_buf_2_V_reg_1488_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read(5),
      Q => angle_buf_2_V_reg_1488(5),
      R => '0'
    );
\angle_buf_2_V_reg_1488_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read(6),
      Q => angle_buf_2_V_reg_1488(6),
      R => '0'
    );
\angle_buf_2_V_reg_1488_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => angle_buf_2_V_xfExtractPixels_1_fu_578_val1_V_read(7),
      Q => angle_buf_2_V_reg_1488(7),
      R => '0'
    );
\angle_buf_V_1_i_reg_526[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => ap_CS_fsm_state7,
      O => angle_buf_V_1_i_reg_526
    );
\angle_buf_V_1_i_reg_526[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter7_reg_n_2,
      I1 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I2 => ap_block_pp1_stage0_subdone,
      O => angle_buf_V_1_i_reg_5260
    );
\angle_buf_V_1_i_reg_526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => angle_buf_2_V_reg_1488(0),
      Q => \angle_buf_V_1_i_reg_526_reg_n_2_[0]\,
      R => angle_buf_V_1_i_reg_526
    );
\angle_buf_V_1_i_reg_526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => angle_buf_2_V_reg_1488(1),
      Q => \angle_buf_V_1_i_reg_526_reg_n_2_[1]\,
      R => angle_buf_V_1_i_reg_526
    );
\angle_buf_V_1_i_reg_526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => angle_buf_2_V_reg_1488(2),
      Q => \angle_buf_V_1_i_reg_526_reg_n_2_[2]\,
      R => angle_buf_V_1_i_reg_526
    );
\angle_buf_V_1_i_reg_526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => angle_buf_2_V_reg_1488(3),
      Q => \angle_buf_V_1_i_reg_526_reg_n_2_[3]\,
      R => angle_buf_V_1_i_reg_526
    );
\angle_buf_V_1_i_reg_526_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => angle_buf_2_V_reg_1488(4),
      Q => \angle_buf_V_1_i_reg_526_reg_n_2_[4]\,
      R => angle_buf_V_1_i_reg_526
    );
\angle_buf_V_1_i_reg_526_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => angle_buf_2_V_reg_1488(5),
      Q => \angle_buf_V_1_i_reg_526_reg_n_2_[5]\,
      R => angle_buf_V_1_i_reg_526
    );
\angle_buf_V_1_i_reg_526_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => angle_buf_2_V_reg_1488(6),
      Q => \angle_buf_V_1_i_reg_526_reg_n_2_[6]\,
      R => angle_buf_V_1_i_reg_526
    );
\angle_buf_V_1_i_reg_526_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => angle_buf_2_V_reg_1488(7),
      Q => \angle_buf_V_1_i_reg_526_reg_n_2_[7]\,
      R => angle_buf_V_1_i_reg_526
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7F0000"
    )
        port map (
      I0 => p_lowthreshold_c_empty_n,
      I1 => p_highthreshold_c_empty_n,
      I2 => xFSuppression3x3_U0_ap_start,
      I3 => ap_done_reg,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      I5 => \^xfsuppression3x3_u0_ap_ready\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => E(0),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_0\,
      O => D(0)
    );
\ap_CS_fsm[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => t_V_4_reg_452(1),
      I1 => t_V_4_reg_452(0),
      I2 => t_V_4_reg_452(3),
      I3 => t_V_4_reg_452(2),
      I4 => \ap_CS_fsm[4]_i_3__0_n_2\,
      I5 => ap_CS_fsm_state6,
      O => \^xfsuppression3x3_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__1_n_2\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => E(0),
      I1 => Q(0),
      I2 => \^ap_cs_fsm_reg[1]_0\,
      O => D(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF007000700070"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => exitcond1_i_fu_665_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter2_reg_n_2,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      I5 => \^xfsuppression3x3_u0_low_threshold_read\,
      O => \ap_CS_fsm[1]_i_2__1_n_2\
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => exitcond1_i_fu_665_p2,
      I2 => ap_block_pp0_stage0_subdone64_out,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter2_reg_n_2,
      I5 => ap_enable_reg_pp0_iter1_reg_n_2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[8]\,
      I1 => strm_dst_V_V_full_n,
      I2 => ap_CS_fsm_state5,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => exitcond_i_fu_688_p2,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_3__0_n_2\,
      I1 => t_V_4_reg_452(2),
      I2 => t_V_4_reg_452(3),
      I3 => t_V_4_reg_452(0),
      I4 => t_V_4_reg_452(1),
      O => exitcond_i_fu_688_p2
    );
\ap_CS_fsm[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => t_V_4_reg_452(4),
      I1 => t_V_4_reg_452(5),
      I2 => t_V_4_reg_452(9),
      I3 => t_V_4_reg_452(8),
      I4 => t_V_4_reg_452(6),
      I5 => t_V_4_reg_452(7),
      O => \ap_CS_fsm[4]_i_3__0_n_2\
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \ap_CS_fsm[5]_i_2__0_n_2\,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter6,
      I1 => ap_enable_reg_pp1_iter4,
      I2 => ap_enable_reg_pp1_iter5,
      I3 => ap_enable_reg_pp1_iter7_reg_n_2,
      O => \ap_CS_fsm[5]_i_2__0_n_2\
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AE0000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter7_reg_n_2,
      I1 => ap_enable_reg_pp1_iter5,
      I2 => ap_enable_reg_pp1_iter4,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => ap_block_pp1_stage0_subdone,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[8]\,
      I1 => strm_dst_V_V_full_n,
      I2 => ap_CS_fsm_state17,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state5,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state7,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state16,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state16,
      Q => ap_CS_fsm_state17,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \ap_CS_fsm_reg_n_2_[8]\,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => ap_rst_n,
      I2 => ap_done_reg,
      I3 => \^xfsuppression3x3_u0_ap_ready\,
      O => ap_done_reg_i_1_n_2
    );
ap_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A800"
    )
        port map (
      I0 => Q(1),
      I1 => grp_xFCannyKernel_fu_80_ap_ready,
      I2 => ap_done_reg_reg_0,
      I3 => ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done,
      I4 => \^xfsuppression3x3_u0_ap_ready\,
      I5 => ap_done_reg,
      O => \^ap_cs_fsm_reg[1]_0\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_2,
      Q => ap_done_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A800A8A8A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^xfsuppression3x3_u0_low_threshold_read\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond1_i_fu_665_p2,
      I4 => ap_block_pp0_stage0_subdone64_out,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_2\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_2\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond1_i_fu_665_p2,
      I4 => ap_block_pp0_stage0_subdone64_out,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_2\,
      Q => ap_enable_reg_pp0_iter1_reg_n_2,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0088A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2_reg_n_2,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \^xfsuppression3x3_u0_low_threshold_read\,
      I4 => ap_block_pp0_stage0_subdone64_out,
      O => \ap_enable_reg_pp0_iter2_i_1__3_n_2\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__3_n_2\,
      Q => ap_enable_reg_pp0_iter2_reg_n_2,
      R => '0'
    );
\ap_enable_reg_pp1_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A800A8A8A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state7,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => exitcond_i_i_fu_837_p2,
      I4 => ap_block_pp1_stage0_subdone,
      I5 => ap_CS_fsm_pp1_stage0,
      O => \ap_enable_reg_pp1_iter0_i_1__1_n_2\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__1_n_2\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      O => ap_block_pp1_stage0_subdone10_in
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => ap_enable_reg_pp1_iter0,
      Q => ap_enable_reg_pp1_iter1,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => ap_enable_reg_pp1_iter1,
      Q => ap_enable_reg_pp1_iter2,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => ap_enable_reg_pp1_iter3,
      Q => ap_enable_reg_pp1_iter4,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
ap_enable_reg_pp1_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => ap_enable_reg_pp1_iter4,
      Q => ap_enable_reg_pp1_iter5,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_enable_reg_pp1_iter6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter5,
      I1 => ap_enable_reg_pp1_iter4,
      O => p_1_in
    );
ap_enable_reg_pp1_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => p_1_in,
      Q => ap_enable_reg_pp1_iter6,
      R => ap_enable_reg_pp1_iter4_reg_0
    );
\ap_enable_reg_pp1_iter7_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => ap_enable_reg_pp1_iter6,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => ap_CS_fsm_state7,
      O => \ap_enable_reg_pp1_iter7_i_1__0_n_2\
    );
ap_enable_reg_pp1_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter7_i_1__0_n_2\,
      Q => ap_enable_reg_pp1_iter7_reg_n_2,
      R => '0'
    );
ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done,
      I1 => \^xfsuppression3x3_u0_ap_ready\,
      I2 => ap_done_reg,
      I3 => ap_rst_n,
      I4 => \^ap_cs_fsm_reg[1]_0\,
      O => ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg
    );
buf_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC
     port map (
      D(15 downto 0) => I1(15 downto 0),
      DOBDO(15 downto 0) => buf_1_V_load_reg_1417(15 downto 0),
      Q(10) => \tmp_10_i_reg_1382_reg_n_2_[10]\,
      Q(9) => \tmp_10_i_reg_1382_reg_n_2_[9]\,
      Q(8) => \tmp_10_i_reg_1382_reg_n_2_[8]\,
      Q(7) => \tmp_10_i_reg_1382_reg_n_2_[7]\,
      Q(6) => \tmp_10_i_reg_1382_reg_n_2_[6]\,
      Q(5) => \tmp_10_i_reg_1382_reg_n_2_[5]\,
      Q(4) => \tmp_10_i_reg_1382_reg_n_2_[4]\,
      Q(3) => \tmp_10_i_reg_1382_reg_n_2_[3]\,
      Q(2) => \tmp_10_i_reg_1382_reg_n_2_[2]\,
      Q(1) => \tmp_10_i_reg_1382_reg_n_2_[1]\,
      Q(0) => \tmp_10_i_reg_1382_reg_n_2_[0]\,
      ap_block_pp0_stage0_subdone64_out => ap_block_pp0_stage0_subdone64_out,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => buf_0_V_U_n_3,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(11) => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(15),
      ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(10) => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(13),
      ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(9) => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(11),
      ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(8) => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(9),
      ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(7 downto 0) => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(7 downto 0),
      buf_0_V_ce1 => buf_0_V_ce1,
      buf_0_V_load_reg_14100 => buf_0_V_load_reg_14100,
      exitcond1_i_fu_665_p2 => exitcond1_i_fu_665_p2,
      \exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0]\ => buf_0_V_U_n_53,
      \l00_buf_2_V_reg_1441_reg[14]\(1 downto 0) => p_2_i_fu_194(1 downto 0),
      \l00_buf_2_V_reg_1441_reg[15]\(15 downto 0) => buf_2_V_load_reg_1424(15 downto 0),
      \l10_buf_2_V_reg_1447_reg[14]\(1 downto 0) => p_3_i_fu_190(1 downto 0),
      \l20_buf_2_V_reg_1452_reg[14]\(1 downto 0) => p_4_i_fu_186(1 downto 0),
      magnitude_mat_V_V_empty_n => magnitude_mat_V_V_empty_n,
      \p_0298_3_i_reg_1341_reg[0]\(15 downto 0) => I3(15 downto 0),
      \p_0325_3_i_reg_1351_reg[0]\(15 downto 0) => I2(15 downto 0),
      p_53_in => p_53_in,
      phase_mat_V_V_empty_n => phase_mat_V_V_empty_n,
      ram_reg(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_0 => \exitcond1_i_reg_1284_reg_n_2_[0]\,
      ram_reg_1 => ap_enable_reg_pp0_iter1_reg_n_2,
      ram_reg_2(10 downto 0) => \t_V_reg_405_reg__0\(10 downto 0),
      ram_reg_3(10 downto 0) => t_V_5_reg_464_pp1_iter1_reg(10 downto 0),
      ram_reg_4 => \exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0]\,
      ram_reg_5(1 downto 0) => tmp_2_reg_1360(1 downto 0),
      ram_reg_6(15 downto 0) => reg_652(15 downto 0),
      tmp_3_i_reg_1356 => tmp_3_i_reg_1356,
      tmp_46_i_reg_1473 => tmp_46_i_reg_1473,
      \tmp_46_i_reg_1473_reg[0]\ => \exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0]\,
      \tmp_46_i_reg_1473_reg[0]_i_2\(11) => l10_buf_2_V_reg_1447(14),
      \tmp_46_i_reg_1473_reg[0]_i_2\(10) => l10_buf_2_V_reg_1447(12),
      \tmp_46_i_reg_1473_reg[0]_i_2\(9) => l10_buf_2_V_reg_1447(10),
      \tmp_46_i_reg_1473_reg[0]_i_2\(8 downto 0) => l10_buf_2_V_reg_1447(8 downto 0),
      \tmp_46_i_reg_1473_reg[0]_i_2_0\(11) => l10_buf_0_V_reg_501(14),
      \tmp_46_i_reg_1473_reg[0]_i_2_0\(10) => l10_buf_0_V_reg_501(12),
      \tmp_46_i_reg_1473_reg[0]_i_2_0\(9) => l10_buf_0_V_reg_501(10),
      \tmp_46_i_reg_1473_reg[0]_i_2_0\(8 downto 0) => l10_buf_0_V_reg_501(8 downto 0)
    );
buf_1_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_10
     port map (
      DOBDO(15 downto 0) => buf_1_V_load_reg_1417(15 downto 0),
      Q(10) => \tmp_10_i_reg_1382_reg_n_2_[10]\,
      Q(9) => \tmp_10_i_reg_1382_reg_n_2_[9]\,
      Q(8) => \tmp_10_i_reg_1382_reg_n_2_[8]\,
      Q(7) => \tmp_10_i_reg_1382_reg_n_2_[7]\,
      Q(6) => \tmp_10_i_reg_1382_reg_n_2_[6]\,
      Q(5) => \tmp_10_i_reg_1382_reg_n_2_[5]\,
      Q(4) => \tmp_10_i_reg_1382_reg_n_2_[4]\,
      Q(3) => \tmp_10_i_reg_1382_reg_n_2_[3]\,
      Q(2) => \tmp_10_i_reg_1382_reg_n_2_[2]\,
      Q(1) => \tmp_10_i_reg_1382_reg_n_2_[1]\,
      Q(0) => \tmp_10_i_reg_1382_reg_n_2_[0]\,
      ap_block_pp0_stage0_subdone64_out => ap_block_pp0_stage0_subdone64_out,
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      buf_0_V_ce1 => buf_0_V_ce1,
      buf_0_V_load_reg_14100 => buf_0_V_load_reg_14100,
      exitcond1_i_reg_1284_pp0_iter1_reg => exitcond1_i_reg_1284_pp0_iter1_reg,
      ram_reg => ap_enable_reg_pp0_iter2_reg_n_2,
      ram_reg_0(10 downto 0) => t_V_5_reg_464_pp1_iter1_reg(10 downto 0),
      ram_reg_1(10 downto 0) => \tmp_i_reg_1293_pp0_iter1_reg_reg__0\(10 downto 0),
      ram_reg_2(15 downto 0) => reg_652(15 downto 0),
      ram_reg_3 => \exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0]\,
      ram_reg_4(1 downto 0) => tmp_2_reg_1360(1 downto 0),
      tmp_3_i_reg_1356 => tmp_3_i_reg_1356
    );
buf_2_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3_jbC_11
     port map (
      Q(10 downto 0) => t_V_5_reg_464_pp1_iter1_reg(10 downto 0),
      ap_block_pp1_stage0_subdone => ap_block_pp1_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      buf_0_V_ce1 => buf_0_V_ce1,
      buf_0_V_load_reg_14100 => buf_0_V_load_reg_14100,
      exitcond_i_i_reg_1373_pp1_iter3_reg => exitcond_i_i_reg_1373_pp1_iter3_reg,
      ram_reg(15 downto 0) => buf_2_V_load_reg_1424(15 downto 0),
      ram_reg_0(10) => \tmp_10_i_reg_1382_reg_n_2_[10]\,
      ram_reg_0(9) => \tmp_10_i_reg_1382_reg_n_2_[9]\,
      ram_reg_0(8) => \tmp_10_i_reg_1382_reg_n_2_[8]\,
      ram_reg_0(7) => \tmp_10_i_reg_1382_reg_n_2_[7]\,
      ram_reg_0(6) => \tmp_10_i_reg_1382_reg_n_2_[6]\,
      ram_reg_0(5) => \tmp_10_i_reg_1382_reg_n_2_[5]\,
      ram_reg_0(4) => \tmp_10_i_reg_1382_reg_n_2_[4]\,
      ram_reg_0(3) => \tmp_10_i_reg_1382_reg_n_2_[3]\,
      ram_reg_0(2) => \tmp_10_i_reg_1382_reg_n_2_[2]\,
      ram_reg_0(1) => \tmp_10_i_reg_1382_reg_n_2_[1]\,
      ram_reg_0(0) => \tmp_10_i_reg_1382_reg_n_2_[0]\,
      ram_reg_1(0) => tmp_2_reg_1360(1),
      ram_reg_2 => \exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0]\,
      ram_reg_3(15 downto 0) => reg_652(15 downto 0),
      tmp_3_i_reg_1356 => tmp_3_i_reg_1356
    );
\col_V_1_reg_1377[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"515D"
    )
        port map (
      I0 => \t_V_5_reg_464_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I3 => \col_V_1_reg_1377_reg__0\(0),
      O => col_V_1_fu_843_p2(0)
    );
\col_V_1_reg_1377[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_block_pp1_stage0_subdone,
      O => \col_V_1_reg_1377[10]_i_1_n_2\
    );
\col_V_1_reg_1377[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800FFFFF7FF"
    )
        port map (
      I0 => \exitcond_i_i_reg_1373[0]_i_4_n_2\,
      I1 => \col_V_1_reg_1377[10]_i_3_n_2\,
      I2 => \col_V_1_reg_1377[10]_i_4_n_2\,
      I3 => ap_phi_mux_t_V_5_phi_fu_468_p4(7),
      I4 => \exitcond_i_i_reg_1373[0]_i_5_n_2\,
      I5 => \col_V_1_reg_1377[10]_i_6_n_2\,
      O => col_V_1_fu_843_p2(10)
    );
\col_V_1_reg_1377[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(6),
      I1 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \t_V_5_reg_464_reg_n_2_[6]\,
      O => \col_V_1_reg_1377[10]_i_3_n_2\
    );
\col_V_1_reg_1377[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1DFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_5_reg_464_reg_n_2_[5]\,
      I1 => ap_phi_mux_t_V_5_phi_fu_468_p41,
      I2 => \col_V_1_reg_1377_reg__0\(5),
      I3 => \col_V_1_reg_1377[4]_i_2_n_2\,
      I4 => ap_phi_mux_t_V_5_phi_fu_468_p4(3),
      I5 => \ap_phi_mux_t_V_5_phi_fu_468_p4__0\(4),
      O => \col_V_1_reg_1377[10]_i_4_n_2\
    );
\col_V_1_reg_1377[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(7),
      I1 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \t_V_5_reg_464_reg_n_2_[7]\,
      O => ap_phi_mux_t_V_5_phi_fu_468_p4(7)
    );
\col_V_1_reg_1377[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(10),
      I1 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \t_V_5_reg_464_reg_n_2_[10]\,
      O => \col_V_1_reg_1377[10]_i_6_n_2\
    );
\col_V_1_reg_1377[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(3),
      I1 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \t_V_5_reg_464_reg_n_2_[3]\,
      O => ap_phi_mux_t_V_5_phi_fu_468_p4(3)
    );
\col_V_1_reg_1377[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \t_V_5_reg_464_reg_n_2_[0]\,
      I1 => \col_V_1_reg_1377_reg__0\(0),
      I2 => \t_V_5_reg_464_reg_n_2_[1]\,
      I3 => ap_phi_mux_t_V_5_phi_fu_468_p41,
      I4 => \col_V_1_reg_1377_reg__0\(1),
      O => col_V_1_fu_843_p2(1)
    );
\col_V_1_reg_1377[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FC0A0A03FC0"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(1),
      I1 => \t_V_5_reg_464_reg_n_2_[1]\,
      I2 => \ap_phi_mux_t_V_5_phi_fu_468_p4__0\(0),
      I3 => \t_V_5_reg_464_reg_n_2_[2]\,
      I4 => ap_phi_mux_t_V_5_phi_fu_468_p41,
      I5 => \col_V_1_reg_1377_reg__0\(2),
      O => col_V_1_fu_843_p2(2)
    );
\col_V_1_reg_1377[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(0),
      I1 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \t_V_5_reg_464_reg_n_2_[0]\,
      O => \ap_phi_mux_t_V_5_phi_fu_468_p4__0\(0)
    );
\col_V_1_reg_1377[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(2),
      I1 => \t_V_5_reg_464_reg_n_2_[2]\,
      I2 => \col_V_1_reg_1377[3]_i_2_n_2\,
      I3 => \t_V_5_reg_464_reg_n_2_[3]\,
      I4 => ap_phi_mux_t_V_5_phi_fu_468_p41,
      I5 => \col_V_1_reg_1377_reg__0\(3),
      O => col_V_1_fu_843_p2(3)
    );
\col_V_1_reg_1377[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \t_V_5_reg_464_reg_n_2_[0]\,
      I1 => \col_V_1_reg_1377_reg__0\(0),
      I2 => \t_V_5_reg_464_reg_n_2_[1]\,
      I3 => ap_phi_mux_t_V_5_phi_fu_468_p41,
      I4 => \col_V_1_reg_1377_reg__0\(1),
      O => \col_V_1_reg_1377[3]_i_2_n_2\
    );
\col_V_1_reg_1377[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(3),
      I1 => \t_V_5_reg_464_reg_n_2_[3]\,
      I2 => \col_V_1_reg_1377[4]_i_2_n_2\,
      I3 => \t_V_5_reg_464_reg_n_2_[4]\,
      I4 => ap_phi_mux_t_V_5_phi_fu_468_p41,
      I5 => \col_V_1_reg_1377_reg__0\(4),
      O => col_V_1_fu_843_p2(4)
    );
\col_V_1_reg_1377[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F3FFFFFFF3FFF"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(1),
      I1 => \t_V_5_reg_464_reg_n_2_[1]\,
      I2 => \ap_phi_mux_t_V_5_phi_fu_468_p4__0\(0),
      I3 => \t_V_5_reg_464_reg_n_2_[2]\,
      I4 => ap_phi_mux_t_V_5_phi_fu_468_p41,
      I5 => \col_V_1_reg_1377_reg__0\(2),
      O => \col_V_1_reg_1377[4]_i_2_n_2\
    );
\col_V_1_reg_1377[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"515DAEA2"
    )
        port map (
      I0 => \t_V_5_reg_464_reg_n_2_[5]\,
      I1 => ap_enable_reg_pp1_iter1,
      I2 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I3 => \col_V_1_reg_1377_reg__0\(5),
      I4 => \col_V_1_reg_1377[6]_i_2_n_2\,
      O => col_V_1_fu_843_p2(5)
    );
\col_V_1_reg_1377[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \col_V_1_reg_1377[6]_i_2_n_2\,
      I1 => \col_V_1_reg_1377_reg__0\(5),
      I2 => \t_V_5_reg_464_reg_n_2_[5]\,
      I3 => \t_V_5_reg_464_reg_n_2_[6]\,
      I4 => ap_phi_mux_t_V_5_phi_fu_468_p41,
      I5 => \col_V_1_reg_1377_reg__0\(6),
      O => col_V_1_fu_843_p2(6)
    );
\col_V_1_reg_1377[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AAC000"
    )
        port map (
      I0 => \t_V_5_reg_464_reg_n_2_[4]\,
      I1 => \col_V_1_reg_1377_reg__0\(4),
      I2 => \col_V_1_reg_1377_reg__0\(3),
      I3 => ap_phi_mux_t_V_5_phi_fu_468_p41,
      I4 => \t_V_5_reg_464_reg_n_2_[3]\,
      I5 => \col_V_1_reg_1377[4]_i_2_n_2\,
      O => \col_V_1_reg_1377[6]_i_2_n_2\
    );
\col_V_1_reg_1377[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAF504444AF50"
    )
        port map (
      I0 => \col_V_1_reg_1377[10]_i_4_n_2\,
      I1 => \col_V_1_reg_1377_reg__0\(6),
      I2 => \t_V_5_reg_464_reg_n_2_[6]\,
      I3 => \t_V_5_reg_464_reg_n_2_[7]\,
      I4 => ap_phi_mux_t_V_5_phi_fu_468_p41,
      I5 => \col_V_1_reg_1377_reg__0\(7),
      O => col_V_1_fu_843_p2(7)
    );
\col_V_1_reg_1377[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20222000DFDDDFFF"
    )
        port map (
      I0 => \col_V_1_reg_1377[10]_i_3_n_2\,
      I1 => \col_V_1_reg_1377[10]_i_4_n_2\,
      I2 => \col_V_1_reg_1377_reg__0\(7),
      I3 => ap_phi_mux_t_V_5_phi_fu_468_p41,
      I4 => \t_V_5_reg_464_reg_n_2_[7]\,
      I5 => \exitcond_i_i_reg_1373[0]_i_5_n_2\,
      O => col_V_1_fu_843_p2(8)
    );
\col_V_1_reg_1377[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      O => ap_phi_mux_t_V_5_phi_fu_468_p41
    );
\col_V_1_reg_1377[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0400"
    )
        port map (
      I0 => \exitcond_i_i_reg_1373[0]_i_5_n_2\,
      I1 => ap_phi_mux_t_V_5_phi_fu_468_p4(7),
      I2 => \col_V_1_reg_1377[10]_i_4_n_2\,
      I3 => \col_V_1_reg_1377[10]_i_3_n_2\,
      I4 => \exitcond_i_i_reg_1373[0]_i_4_n_2\,
      O => col_V_1_fu_843_p2(9)
    );
\col_V_1_reg_1377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_1377[10]_i_1_n_2\,
      D => col_V_1_fu_843_p2(0),
      Q => \col_V_1_reg_1377_reg__0\(0),
      R => '0'
    );
\col_V_1_reg_1377_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_1377[10]_i_1_n_2\,
      D => col_V_1_fu_843_p2(10),
      Q => \col_V_1_reg_1377_reg__0\(10),
      R => '0'
    );
\col_V_1_reg_1377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_1377[10]_i_1_n_2\,
      D => col_V_1_fu_843_p2(1),
      Q => \col_V_1_reg_1377_reg__0\(1),
      R => '0'
    );
\col_V_1_reg_1377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_1377[10]_i_1_n_2\,
      D => col_V_1_fu_843_p2(2),
      Q => \col_V_1_reg_1377_reg__0\(2),
      R => '0'
    );
\col_V_1_reg_1377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_1377[10]_i_1_n_2\,
      D => col_V_1_fu_843_p2(3),
      Q => \col_V_1_reg_1377_reg__0\(3),
      R => '0'
    );
\col_V_1_reg_1377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_1377[10]_i_1_n_2\,
      D => col_V_1_fu_843_p2(4),
      Q => \col_V_1_reg_1377_reg__0\(4),
      R => '0'
    );
\col_V_1_reg_1377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_1377[10]_i_1_n_2\,
      D => col_V_1_fu_843_p2(5),
      Q => \col_V_1_reg_1377_reg__0\(5),
      R => '0'
    );
\col_V_1_reg_1377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_1377[10]_i_1_n_2\,
      D => col_V_1_fu_843_p2(6),
      Q => \col_V_1_reg_1377_reg__0\(6),
      R => '0'
    );
\col_V_1_reg_1377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_1377[10]_i_1_n_2\,
      D => col_V_1_fu_843_p2(7),
      Q => \col_V_1_reg_1377_reg__0\(7),
      R => '0'
    );
\col_V_1_reg_1377_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_1377[10]_i_1_n_2\,
      D => col_V_1_fu_843_p2(8),
      Q => \col_V_1_reg_1377_reg__0\(8),
      R => '0'
    );
\col_V_1_reg_1377_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \col_V_1_reg_1377[10]_i_1_n_2\,
      D => col_V_1_fu_843_p2(9),
      Q => \col_V_1_reg_1377_reg__0\(9),
      R => '0'
    );
\exitcond1_i_reg_1284[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A8A8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \exitcond1_i_reg_1284_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => magnitude_mat_V_V_empty_n,
      I4 => phase_mat_V_V_empty_n,
      O => p_54_in
    );
\exitcond1_i_reg_1284_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \exitcond1_i_reg_1284_reg_n_2_[0]\,
      Q => exitcond1_i_reg_1284_pp0_iter1_reg,
      R => '0'
    );
\exitcond1_i_reg_1284_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => exitcond1_i_fu_665_p2,
      Q => \exitcond1_i_reg_1284_reg_n_2_[0]\,
      R => '0'
    );
\exitcond_i_i_reg_1373[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_block_pp1_stage0_subdone,
      O => exitcond_i_i_reg_13730
    );
\exitcond_i_i_reg_1373[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \exitcond_i_i_reg_1373[0]_i_3_n_2\,
      I1 => \exitcond_i_i_reg_1373[0]_i_4_n_2\,
      I2 => \exitcond_i_i_reg_1373[0]_i_5_n_2\,
      I3 => \exitcond_i_i_reg_1373[0]_i_6_n_2\,
      I4 => \ap_phi_mux_t_V_5_phi_fu_468_p4__0\(4),
      I5 => \exitcond_i_i_reg_1373[0]_i_8_n_2\,
      O => exitcond_i_i_fu_837_p2
    );
\exitcond_i_i_reg_1373[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(2),
      I1 => ap_phi_mux_t_V_5_phi_fu_468_p41,
      I2 => \t_V_5_reg_464_reg_n_2_[2]\,
      I3 => \col_V_1_reg_1377_reg__0\(6),
      I4 => \t_V_5_reg_464_reg_n_2_[6]\,
      I5 => \ap_phi_mux_t_V_5_phi_fu_468_p4__0\(0),
      O => \exitcond_i_i_reg_1373[0]_i_3_n_2\
    );
\exitcond_i_i_reg_1373[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(9),
      I1 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \t_V_5_reg_464_reg_n_2_[9]\,
      O => \exitcond_i_i_reg_1373[0]_i_4_n_2\
    );
\exitcond_i_i_reg_1373[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(8),
      I1 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \t_V_5_reg_464_reg_n_2_[8]\,
      O => \exitcond_i_i_reg_1373[0]_i_5_n_2\
    );
\exitcond_i_i_reg_1373[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(1),
      I1 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \t_V_5_reg_464_reg_n_2_[1]\,
      O => \exitcond_i_i_reg_1373[0]_i_6_n_2\
    );
\exitcond_i_i_reg_1373[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(4),
      I1 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1,
      I4 => \t_V_5_reg_464_reg_n_2_[4]\,
      O => \ap_phi_mux_t_V_5_phi_fu_468_p4__0\(4)
    );
\exitcond_i_i_reg_1373[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => \col_V_1_reg_1377_reg__0\(5),
      I1 => \col_V_1_reg_1377_reg__0\(3),
      I2 => \col_V_1_reg_1377_reg__0\(7),
      I3 => \col_V_1_reg_1377_reg__0\(10),
      I4 => ap_phi_mux_t_V_5_phi_fu_468_p41,
      I5 => \exitcond_i_i_reg_1373[0]_i_9_n_2\,
      O => \exitcond_i_i_reg_1373[0]_i_8_n_2\
    );
\exitcond_i_i_reg_1373[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \t_V_5_reg_464_reg_n_2_[5]\,
      I1 => \t_V_5_reg_464_reg_n_2_[3]\,
      I2 => \t_V_5_reg_464_reg_n_2_[7]\,
      I3 => \t_V_5_reg_464_reg_n_2_[10]\,
      O => \exitcond_i_i_reg_1373[0]_i_9_n_2\
    );
\exitcond_i_i_reg_1373_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_i_i_reg_13730,
      D => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      Q => \exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0]\,
      R => '0'
    );
\exitcond_i_i_reg_1373_pp1_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0]\,
      Q => exitcond_i_i_reg_1373_pp1_iter2_reg,
      R => '0'
    );
\exitcond_i_i_reg_1373_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => exitcond_i_i_reg_1373_pp1_iter2_reg,
      Q => exitcond_i_i_reg_1373_pp1_iter3_reg,
      R => '0'
    );
\exitcond_i_i_reg_1373_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => exitcond_i_i_reg_1373_pp1_iter3_reg,
      Q => \exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0]\,
      R => '0'
    );
\exitcond_i_i_reg_1373_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0]\,
      Q => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      R => '0'
    );
\exitcond_i_i_reg_1373_pp1_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      Q => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      R => '0'
    );
\exitcond_i_i_reg_1373_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_i_i_reg_13730,
      D => exitcond_i_i_fu_837_p2,
      Q => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      R => '0'
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F222FFFFFFFF"
    )
        port map (
      I0 => full_n_i_6_n_2,
      I1 => \reg_659[7]_i_4_n_2\,
      I2 => \reg_659[7]_i_3_n_2\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => ap_block_pp1_stage0_subdone,
      I5 => magnitude_mat_V_V_empty_n,
      O => \ap_CS_fsm_reg[5]_0\
    );
full_n_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_2,
      I1 => \exitcond1_i_reg_1284_reg_n_2_[0]\,
      O => full_n_i_6_n_2
    );
\high_threshold_read_reg_1279[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => p_lowthreshold_c_empty_n,
      I1 => p_highthreshold_c_empty_n,
      I2 => xFSuppression3x3_U0_ap_start,
      I3 => ap_done_reg,
      I4 => \ap_CS_fsm_reg_n_2_[0]\,
      O => \^xfsuppression3x3_u0_low_threshold_read\
    );
\high_threshold_read_reg_1279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => high_threshold_dout(0),
      Q => high_threshold_read_reg_1279(0),
      R => '0'
    );
\high_threshold_read_reg_1279_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => high_threshold_dout(1),
      Q => high_threshold_read_reg_1279(1),
      R => '0'
    );
\high_threshold_read_reg_1279_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => high_threshold_dout(2),
      Q => high_threshold_read_reg_1279(2),
      R => '0'
    );
\high_threshold_read_reg_1279_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => high_threshold_dout(3),
      Q => high_threshold_read_reg_1279(3),
      R => '0'
    );
\high_threshold_read_reg_1279_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => high_threshold_dout(4),
      Q => high_threshold_read_reg_1279(4),
      R => '0'
    );
\high_threshold_read_reg_1279_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => high_threshold_dout(5),
      Q => high_threshold_read_reg_1279(5),
      R => '0'
    );
\high_threshold_read_reg_1279_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => high_threshold_dout(6),
      Q => high_threshold_read_reg_1279(6),
      R => '0'
    );
\high_threshold_read_reg_1279_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => high_threshold_dout(7),
      Q => high_threshold_read_reg_1279(7),
      R => '0'
    );
\l00_buf_0_V_reg_538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(0),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[0]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(10),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[10]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(11),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[11]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(12),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[12]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(13),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[13]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(14),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[14]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(15),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[15]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(1),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[1]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(2),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[2]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(3),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[3]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(4),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[4]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(5),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[5]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(6),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[6]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(7),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[7]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(8),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[8]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_0_V_reg_538_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l00_buf_2_V_reg_1441(9),
      Q => \l00_buf_0_V_reg_538_reg_n_2_[9]\,
      R => l00_buf_0_V_reg_538
    );
\l00_buf_2_V_reg_1441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(0),
      Q => l00_buf_2_V_reg_1441(0),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(10),
      Q => l00_buf_2_V_reg_1441(10),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(11),
      Q => l00_buf_2_V_reg_1441(11),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(12),
      Q => l00_buf_2_V_reg_1441(12),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(13),
      Q => l00_buf_2_V_reg_1441(13),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(14),
      Q => l00_buf_2_V_reg_1441(14),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(15),
      Q => l00_buf_2_V_reg_1441(15),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(1),
      Q => l00_buf_2_V_reg_1441(1),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(2),
      Q => l00_buf_2_V_reg_1441(2),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(3),
      Q => l00_buf_2_V_reg_1441(3),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(4),
      Q => l00_buf_2_V_reg_1441(4),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(5),
      Q => l00_buf_2_V_reg_1441(5),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(6),
      Q => l00_buf_2_V_reg_1441(6),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(7),
      Q => l00_buf_2_V_reg_1441(7),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(8),
      Q => l00_buf_2_V_reg_1441(8),
      R => '0'
    );
\l00_buf_2_V_reg_1441_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I3(9),
      Q => l00_buf_2_V_reg_1441(9),
      R => '0'
    );
\l00_buf_V_0_i_reg_550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[0]\,
      Q => l00_buf_V_0_i_reg_550(0),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[10]\,
      Q => l00_buf_V_0_i_reg_550(10),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[11]\,
      Q => l00_buf_V_0_i_reg_550(11),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[12]\,
      Q => l00_buf_V_0_i_reg_550(12),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[13]\,
      Q => l00_buf_V_0_i_reg_550(13),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[14]\,
      Q => l00_buf_V_0_i_reg_550(14),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[15]\,
      Q => l00_buf_V_0_i_reg_550(15),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[1]\,
      Q => l00_buf_V_0_i_reg_550(1),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[2]\,
      Q => l00_buf_V_0_i_reg_550(2),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[3]\,
      Q => l00_buf_V_0_i_reg_550(3),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[4]\,
      Q => l00_buf_V_0_i_reg_550(4),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[5]\,
      Q => l00_buf_V_0_i_reg_550(5),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[6]\,
      Q => l00_buf_V_0_i_reg_550(6),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[7]\,
      Q => l00_buf_V_0_i_reg_550(7),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[8]\,
      Q => l00_buf_V_0_i_reg_550(8),
      R => l00_buf_0_V_reg_538
    );
\l00_buf_V_0_i_reg_550_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => \l00_buf_0_V_reg_538_reg_n_2_[9]\,
      Q => l00_buf_V_0_i_reg_550(9),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter6,
      I1 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I2 => ap_block_pp1_stage0_subdone,
      I3 => ap_CS_fsm_state7,
      O => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I1 => ap_enable_reg_pp1_iter6,
      I2 => ap_block_pp1_stage0_subdone,
      O => l00_buf_0_V_reg_5380
    );
\l10_buf_0_V_reg_501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(0),
      Q => l10_buf_0_V_reg_501(0),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(10),
      Q => l10_buf_0_V_reg_501(10),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(11),
      Q => l10_buf_0_V_reg_501(11),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(12),
      Q => l10_buf_0_V_reg_501(12),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(13),
      Q => l10_buf_0_V_reg_501(13),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(14),
      Q => l10_buf_0_V_reg_501(14),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(15),
      Q => l10_buf_0_V_reg_501(15),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(1),
      Q => l10_buf_0_V_reg_501(1),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(2),
      Q => l10_buf_0_V_reg_501(2),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(3),
      Q => l10_buf_0_V_reg_501(3),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(4),
      Q => l10_buf_0_V_reg_501(4),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(5),
      Q => l10_buf_0_V_reg_501(5),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(6),
      Q => l10_buf_0_V_reg_501(6),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(7),
      Q => l10_buf_0_V_reg_501(7),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(8),
      Q => l10_buf_0_V_reg_501(8),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_0_V_reg_501_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_2_V_reg_1447(9),
      Q => l10_buf_0_V_reg_501(9),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_2_V_reg_1447[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => \exitcond_i_i_reg_1373_pp1_iter4_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter5,
      O => l00_buf_2_V_reg_14410
    );
\l10_buf_2_V_reg_1447_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(0),
      Q => l10_buf_2_V_reg_1447(0),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(10),
      Q => l10_buf_2_V_reg_1447(10),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(11),
      Q => l10_buf_2_V_reg_1447(11),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(12),
      Q => l10_buf_2_V_reg_1447(12),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(13),
      Q => l10_buf_2_V_reg_1447(13),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(14),
      Q => l10_buf_2_V_reg_1447(14),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(15),
      Q => l10_buf_2_V_reg_1447(15),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(1),
      Q => l10_buf_2_V_reg_1447(1),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(2),
      Q => l10_buf_2_V_reg_1447(2),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(3),
      Q => l10_buf_2_V_reg_1447(3),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(4),
      Q => l10_buf_2_V_reg_1447(4),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(5),
      Q => l10_buf_2_V_reg_1447(5),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(6),
      Q => l10_buf_2_V_reg_1447(6),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(7),
      Q => l10_buf_2_V_reg_1447(7),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(8),
      Q => l10_buf_2_V_reg_1447(8),
      R => '0'
    );
\l10_buf_2_V_reg_1447_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I1(9),
      Q => l10_buf_2_V_reg_1447(9),
      R => '0'
    );
\l10_buf_V_0_i_reg_513_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(0),
      Q => l10_buf_V_0_i_reg_513(0),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(10),
      Q => l10_buf_V_0_i_reg_513(10),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(11),
      Q => l10_buf_V_0_i_reg_513(11),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(12),
      Q => l10_buf_V_0_i_reg_513(12),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(13),
      Q => l10_buf_V_0_i_reg_513(13),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(14),
      Q => l10_buf_V_0_i_reg_513(14),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(15),
      Q => l10_buf_V_0_i_reg_513(15),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(1),
      Q => l10_buf_V_0_i_reg_513(1),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(2),
      Q => l10_buf_V_0_i_reg_513(2),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(3),
      Q => l10_buf_V_0_i_reg_513(3),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(4),
      Q => l10_buf_V_0_i_reg_513(4),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(5),
      Q => l10_buf_V_0_i_reg_513(5),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(6),
      Q => l10_buf_V_0_i_reg_513(6),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(7),
      Q => l10_buf_V_0_i_reg_513(7),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(8),
      Q => l10_buf_V_0_i_reg_513(8),
      R => l00_buf_0_V_reg_538
    );
\l10_buf_V_0_i_reg_513_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l10_buf_0_V_reg_501(9),
      Q => l10_buf_V_0_i_reg_513(9),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(0),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(0),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(10),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(10),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(11),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(11),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(12),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(12),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(13),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(13),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(14),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(14),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(15),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(15),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(1),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(1),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(2),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(2),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(3),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(3),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(4),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(4),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(5),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(5),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(6),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(6),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(7),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(7),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(8),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(8),
      R => '0'
    );
\l20_buf_0_V_reg_488_pp1_iter6_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => l20_buf_0_V_reg_488(9),
      Q => l20_buf_0_V_reg_488_pp1_iter6_reg(9),
      R => '0'
    );
\l20_buf_0_V_reg_488_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(0),
      Q => l20_buf_0_V_reg_488(0),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(10),
      Q => l20_buf_0_V_reg_488(10),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(11),
      Q => l20_buf_0_V_reg_488(11),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(12),
      Q => l20_buf_0_V_reg_488(12),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(13),
      Q => l20_buf_0_V_reg_488(13),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(14),
      Q => l20_buf_0_V_reg_488(14),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(15),
      Q => l20_buf_0_V_reg_488(15),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(1),
      Q => l20_buf_0_V_reg_488(1),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(2),
      Q => l20_buf_0_V_reg_488(2),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(3),
      Q => l20_buf_0_V_reg_488(3),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(4),
      Q => l20_buf_0_V_reg_488(4),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(5),
      Q => l20_buf_0_V_reg_488(5),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(6),
      Q => l20_buf_0_V_reg_488(6),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(7),
      Q => l20_buf_0_V_reg_488(7),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(8),
      Q => l20_buf_0_V_reg_488(8),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_0_V_reg_488_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => l20_buf_2_V_reg_1452(9),
      Q => l20_buf_0_V_reg_488(9),
      R => l00_buf_0_V_reg_538
    );
\l20_buf_2_V_reg_1452_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(0),
      Q => l20_buf_2_V_reg_1452(0),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(10),
      Q => l20_buf_2_V_reg_1452(10),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(11),
      Q => l20_buf_2_V_reg_1452(11),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(12),
      Q => l20_buf_2_V_reg_1452(12),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(13),
      Q => l20_buf_2_V_reg_1452(13),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(14),
      Q => l20_buf_2_V_reg_1452(14),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(15),
      Q => l20_buf_2_V_reg_1452(15),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(1),
      Q => l20_buf_2_V_reg_1452(1),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(2),
      Q => l20_buf_2_V_reg_1452(2),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(3),
      Q => l20_buf_2_V_reg_1452(3),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(4),
      Q => l20_buf_2_V_reg_1452(4),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(5),
      Q => l20_buf_2_V_reg_1452(5),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(6),
      Q => l20_buf_2_V_reg_1452(6),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(7),
      Q => l20_buf_2_V_reg_1452(7),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(8),
      Q => l20_buf_2_V_reg_1452(8),
      R => '0'
    );
\l20_buf_2_V_reg_1452_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => I2(9),
      Q => l20_buf_2_V_reg_1452(9),
      R => '0'
    );
\l20_buf_V_0_i_reg_476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(0),
      Q => l20_buf_V_0_i_reg_476(0),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(10),
      Q => l20_buf_V_0_i_reg_476(10),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(11),
      Q => l20_buf_V_0_i_reg_476(11),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(12),
      Q => l20_buf_V_0_i_reg_476(12),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(13),
      Q => l20_buf_V_0_i_reg_476(13),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(14),
      Q => l20_buf_V_0_i_reg_476(14),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(15),
      Q => l20_buf_V_0_i_reg_476(15),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(1),
      Q => l20_buf_V_0_i_reg_476(1),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(2),
      Q => l20_buf_V_0_i_reg_476(2),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(3),
      Q => l20_buf_V_0_i_reg_476(3),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(4),
      Q => l20_buf_V_0_i_reg_476(4),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(5),
      Q => l20_buf_V_0_i_reg_476(5),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(6),
      Q => l20_buf_V_0_i_reg_476(6),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(7),
      Q => l20_buf_V_0_i_reg_476(7),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(8),
      Q => l20_buf_V_0_i_reg_476(8),
      R => angle_buf_V_1_i_reg_526
    );
\l20_buf_V_0_i_reg_476_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => angle_buf_V_1_i_reg_5260,
      D => l20_buf_0_V_reg_488_pp1_iter6_reg(9),
      Q => l20_buf_V_0_i_reg_476(9),
      R => angle_buf_V_1_i_reg_526
    );
\low_threshold_read_reg_1274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => low_threshold_dout(0),
      Q => low_threshold_read_reg_1274(0),
      R => '0'
    );
\low_threshold_read_reg_1274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => low_threshold_dout(1),
      Q => low_threshold_read_reg_1274(1),
      R => '0'
    );
\low_threshold_read_reg_1274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => low_threshold_dout(2),
      Q => low_threshold_read_reg_1274(2),
      R => '0'
    );
\low_threshold_read_reg_1274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => low_threshold_dout(3),
      Q => low_threshold_read_reg_1274(3),
      R => '0'
    );
\low_threshold_read_reg_1274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => low_threshold_dout(4),
      Q => low_threshold_read_reg_1274(4),
      R => '0'
    );
\low_threshold_read_reg_1274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => low_threshold_dout(5),
      Q => low_threshold_read_reg_1274(5),
      R => '0'
    );
\low_threshold_read_reg_1274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => low_threshold_dout(6),
      Q => low_threshold_read_reg_1274(6),
      R => '0'
    );
\low_threshold_read_reg_1274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfsuppression3x3_u0_low_threshold_read\,
      D => low_threshold_dout(7),
      Q => low_threshold_read_reg_1274(7),
      R => '0'
    );
\mOutPtr[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FBFFFFFFFFFFFF"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \tmp_11_i_reg_1391_pp1_iter6_reg_reg[0]__0_n_2\,
      I3 => \ap_CS_fsm_reg_n_2_[8]\,
      I4 => Q(1),
      I5 => strm_dst_V_V_full_n,
      O => ap_enable_reg_pp1_iter7_reg_0
    );
\p_0298_3_i_reg_1341[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BA"
    )
        port map (
      I0 => \tmp_1_i_reg_1336_reg_n_2_[0]\,
      I1 => tmp_2_i_fu_715_p2,
      I2 => p_2_i_fu_194(0),
      I3 => \tmp_i_8_reg_1330_reg_n_2_[0]\,
      O => p_0298_3_i_fu_764_p3(0)
    );
\p_0298_3_i_reg_1341[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => p_2_i_fu_194(1),
      I1 => tmp_2_i_fu_715_p2,
      I2 => \tmp_i_8_reg_1330_reg_n_2_[0]\,
      I3 => \tmp_1_i_reg_1336_reg_n_2_[0]\,
      O => p_0298_3_i_fu_764_p3(1)
    );
\p_0298_3_i_reg_1341[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \p_0298_3_i_reg_1341[1]_i_3_n_2\,
      I1 => \t_V_1_reg_416_reg_n_2_[2]\,
      I2 => \t_V_1_reg_416_reg_n_2_[1]\,
      I3 => \t_V_1_reg_416_reg_n_2_[0]\,
      I4 => \p_0298_3_i_reg_1341[1]_i_4_n_2\,
      O => tmp_2_i_fu_715_p2
    );
\p_0298_3_i_reg_1341[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \t_V_1_reg_416_reg_n_2_[6]\,
      I1 => \t_V_1_reg_416_reg_n_2_[5]\,
      I2 => \t_V_1_reg_416_reg_n_2_[4]\,
      I3 => \t_V_1_reg_416_reg_n_2_[3]\,
      O => \p_0298_3_i_reg_1341[1]_i_3_n_2\
    );
\p_0298_3_i_reg_1341[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \t_V_1_reg_416_reg_n_2_[7]\,
      I1 => \t_V_1_reg_416_reg_n_2_[8]\,
      I2 => \t_V_1_reg_416_reg_n_2_[9]\,
      I3 => \t_V_1_reg_416_reg_n_2_[10]\,
      I4 => \t_V_1_reg_416_reg_n_2_[12]\,
      I5 => \t_V_1_reg_416_reg_n_2_[11]\,
      O => \p_0298_3_i_reg_1341[1]_i_4_n_2\
    );
\p_0298_3_i_reg_1341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => p_0298_3_i_fu_764_p3(0),
      Q => p_2_i_fu_194(0),
      R => '0'
    );
\p_0298_3_i_reg_1341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => p_0298_3_i_fu_764_p3(1),
      Q => p_2_i_fu_194(1),
      R => '0'
    );
\p_0317_3_i_reg_1346[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => tmp_2_i_fu_715_p2,
      I1 => p_3_i_fu_190(0),
      I2 => \tmp_1_i_reg_1336_reg_n_2_[0]\,
      I3 => \tmp_i_8_reg_1330_reg_n_2_[0]\,
      O => p_0317_3_i_fu_780_p3(0)
    );
\p_0317_3_i_reg_1346[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BA"
    )
        port map (
      I0 => \tmp_1_i_reg_1336_reg_n_2_[0]\,
      I1 => tmp_2_i_fu_715_p2,
      I2 => p_3_i_fu_190(1),
      I3 => \tmp_i_8_reg_1330_reg_n_2_[0]\,
      O => p_0317_3_i_fu_780_p3(1)
    );
\p_0317_3_i_reg_1346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => p_0317_3_i_fu_780_p3(0),
      Q => p_3_i_fu_190(0),
      R => '0'
    );
\p_0317_3_i_reg_1346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => p_0317_3_i_fu_780_p3(1),
      Q => p_3_i_fu_190(1),
      R => '0'
    );
\p_0325_3_i_reg_1351[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => tmp_2_i_fu_715_p2,
      I1 => p_4_i_fu_186(0),
      I2 => \tmp_i_8_reg_1330_reg_n_2_[0]\,
      I3 => \tmp_1_i_reg_1336_reg_n_2_[0]\,
      O => p_0325_3_i_fu_796_p3(0)
    );
\p_0325_3_i_reg_1351[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => tmp_2_i_fu_715_p2,
      I1 => p_4_i_fu_186(1),
      I2 => \tmp_1_i_reg_1336_reg_n_2_[0]\,
      I3 => \tmp_i_8_reg_1330_reg_n_2_[0]\,
      O => p_0325_3_i_fu_796_p3(1)
    );
\p_0325_3_i_reg_1351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => p_0325_3_i_fu_796_p3(0),
      Q => p_4_i_fu_186(0),
      R => '0'
    );
\p_0325_3_i_reg_1351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => p_0325_3_i_fu_796_p3(1),
      Q => p_4_i_fu_186(1),
      R => '0'
    );
\p_1_i_12_reg_1642[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \p_1_i_12_reg_1642[12]_i_2_n_2\,
      I1 => write_ind_V_reg_1616(0),
      I2 => write_ind_V_reg_1616(1),
      I3 => write_ind_V_reg_1616(3),
      I4 => write_ind_V_reg_1616(2),
      I5 => \p_1_i_12_reg_1642[12]_i_3_n_2\,
      O => p_1_i_12_reg_1642
    );
\p_1_i_12_reg_1642[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => write_ind_V_reg_1616(7),
      I1 => write_ind_V_reg_1616(6),
      I2 => write_ind_V_reg_1616(5),
      I3 => write_ind_V_reg_1616(4),
      O => \p_1_i_12_reg_1642[12]_i_2_n_2\
    );
\p_1_i_12_reg_1642[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => write_ind_V_reg_1616(8),
      I1 => write_ind_V_reg_1616(9),
      I2 => write_ind_V_reg_1616(10),
      I3 => write_ind_V_reg_1616(11),
      I4 => write_ind_V_reg_1616(12),
      I5 => ap_CS_fsm_state17,
      O => \p_1_i_12_reg_1642[12]_i_3_n_2\
    );
\p_1_i_12_reg_1642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => write_ind_V_reg_1616(0),
      Q => \p_1_i_12_reg_1642_reg_n_2_[0]\,
      R => p_1_i_12_reg_1642
    );
\p_1_i_12_reg_1642_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => write_ind_V_reg_1616(10),
      Q => \p_1_i_12_reg_1642_reg_n_2_[10]\,
      R => p_1_i_12_reg_1642
    );
\p_1_i_12_reg_1642_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => write_ind_V_reg_1616(11),
      Q => \p_1_i_12_reg_1642_reg_n_2_[11]\,
      R => p_1_i_12_reg_1642
    );
\p_1_i_12_reg_1642_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => write_ind_V_reg_1616(12),
      Q => \p_1_i_12_reg_1642_reg_n_2_[12]\,
      R => p_1_i_12_reg_1642
    );
\p_1_i_12_reg_1642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => write_ind_V_reg_1616(1),
      Q => \p_1_i_12_reg_1642_reg_n_2_[1]\,
      R => p_1_i_12_reg_1642
    );
\p_1_i_12_reg_1642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => write_ind_V_reg_1616(2),
      Q => \p_1_i_12_reg_1642_reg_n_2_[2]\,
      R => p_1_i_12_reg_1642
    );
\p_1_i_12_reg_1642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => write_ind_V_reg_1616(3),
      Q => \p_1_i_12_reg_1642_reg_n_2_[3]\,
      R => p_1_i_12_reg_1642
    );
\p_1_i_12_reg_1642_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => write_ind_V_reg_1616(4),
      Q => \p_1_i_12_reg_1642_reg_n_2_[4]\,
      R => p_1_i_12_reg_1642
    );
\p_1_i_12_reg_1642_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => write_ind_V_reg_1616(5),
      Q => \p_1_i_12_reg_1642_reg_n_2_[5]\,
      R => p_1_i_12_reg_1642
    );
\p_1_i_12_reg_1642_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => write_ind_V_reg_1616(6),
      Q => \p_1_i_12_reg_1642_reg_n_2_[6]\,
      R => p_1_i_12_reg_1642
    );
\p_1_i_12_reg_1642_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => write_ind_V_reg_1616(7),
      Q => \p_1_i_12_reg_1642_reg_n_2_[7]\,
      R => p_1_i_12_reg_1642
    );
\p_1_i_12_reg_1642_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => write_ind_V_reg_1616(8),
      Q => \p_1_i_12_reg_1642_reg_n_2_[8]\,
      R => p_1_i_12_reg_1642
    );
\p_1_i_12_reg_1642_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => write_ind_V_reg_1616(9),
      Q => \p_1_i_12_reg_1642_reg_n_2_[9]\,
      R => p_1_i_12_reg_1642
    );
\p_i_11_reg_1632[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \p_i_11_reg_1632[12]_i_2_n_2\,
      I1 => row_ind_V_reg_1604(1),
      I2 => row_ind_V_reg_1604(0),
      I3 => row_ind_V_reg_1604(3),
      I4 => row_ind_V_reg_1604(2),
      I5 => \p_i_11_reg_1632[12]_i_3_n_2\,
      O => p_i_11_reg_1632
    );
\p_i_11_reg_1632[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => row_ind_V_reg_1604(7),
      I1 => row_ind_V_reg_1604(6),
      I2 => row_ind_V_reg_1604(5),
      I3 => row_ind_V_reg_1604(4),
      O => \p_i_11_reg_1632[12]_i_2_n_2\
    );
\p_i_11_reg_1632[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => row_ind_V_reg_1604(8),
      I1 => row_ind_V_reg_1604(9),
      I2 => row_ind_V_reg_1604(10),
      I3 => row_ind_V_reg_1604(11),
      I4 => row_ind_V_reg_1604(12),
      I5 => ap_CS_fsm_state17,
      O => \p_i_11_reg_1632[12]_i_3_n_2\
    );
\p_i_11_reg_1632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => row_ind_V_reg_1604(0),
      Q => \p_i_11_reg_1632_reg_n_2_[0]\,
      R => p_i_11_reg_1632
    );
\p_i_11_reg_1632_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => row_ind_V_reg_1604(10),
      Q => \p_i_11_reg_1632_reg_n_2_[10]\,
      R => p_i_11_reg_1632
    );
\p_i_11_reg_1632_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => row_ind_V_reg_1604(11),
      Q => \p_i_11_reg_1632_reg_n_2_[11]\,
      R => p_i_11_reg_1632
    );
\p_i_11_reg_1632_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => row_ind_V_reg_1604(12),
      Q => \p_i_11_reg_1632_reg_n_2_[12]\,
      R => p_i_11_reg_1632
    );
\p_i_11_reg_1632_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => row_ind_V_reg_1604(1),
      Q => \p_i_11_reg_1632_reg_n_2_[1]\,
      R => p_i_11_reg_1632
    );
\p_i_11_reg_1632_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => row_ind_V_reg_1604(2),
      Q => \p_i_11_reg_1632_reg_n_2_[2]\,
      R => p_i_11_reg_1632
    );
\p_i_11_reg_1632_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => row_ind_V_reg_1604(3),
      Q => \p_i_11_reg_1632_reg_n_2_[3]\,
      R => p_i_11_reg_1632
    );
\p_i_11_reg_1632_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => row_ind_V_reg_1604(4),
      Q => \p_i_11_reg_1632_reg_n_2_[4]\,
      R => p_i_11_reg_1632
    );
\p_i_11_reg_1632_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => row_ind_V_reg_1604(5),
      Q => \p_i_11_reg_1632_reg_n_2_[5]\,
      R => p_i_11_reg_1632
    );
\p_i_11_reg_1632_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => row_ind_V_reg_1604(6),
      Q => \p_i_11_reg_1632_reg_n_2_[6]\,
      R => p_i_11_reg_1632
    );
\p_i_11_reg_1632_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => row_ind_V_reg_1604(7),
      Q => \p_i_11_reg_1632_reg_n_2_[7]\,
      R => p_i_11_reg_1632
    );
\p_i_11_reg_1632_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => row_ind_V_reg_1604(8),
      Q => \p_i_11_reg_1632_reg_n_2_[8]\,
      R => p_i_11_reg_1632
    );
\p_i_11_reg_1632_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => row_ind_V_reg_1604(9),
      Q => \p_i_11_reg_1632_reg_n_2_[9]\,
      R => p_i_11_reg_1632
    );
\read_ind_V_1_reg_1637[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \read_ind_V_1_reg_1637[12]_i_2_n_2\,
      I1 => read_ind_V_reg_1610(0),
      I2 => read_ind_V_reg_1610(1),
      I3 => read_ind_V_reg_1610(3),
      I4 => read_ind_V_reg_1610(2),
      I5 => \read_ind_V_1_reg_1637[12]_i_3_n_2\,
      O => read_ind_V_1_reg_1637
    );
\read_ind_V_1_reg_1637[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => read_ind_V_reg_1610(7),
      I1 => read_ind_V_reg_1610(6),
      I2 => read_ind_V_reg_1610(5),
      I3 => read_ind_V_reg_1610(4),
      O => \read_ind_V_1_reg_1637[12]_i_2_n_2\
    );
\read_ind_V_1_reg_1637[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => read_ind_V_reg_1610(8),
      I1 => read_ind_V_reg_1610(9),
      I2 => read_ind_V_reg_1610(10),
      I3 => read_ind_V_reg_1610(11),
      I4 => read_ind_V_reg_1610(12),
      I5 => ap_CS_fsm_state17,
      O => \read_ind_V_1_reg_1637[12]_i_3_n_2\
    );
\read_ind_V_1_reg_1637_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => read_ind_V_reg_1610(0),
      Q => \read_ind_V_1_reg_1637_reg_n_2_[0]\,
      R => read_ind_V_1_reg_1637
    );
\read_ind_V_1_reg_1637_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => read_ind_V_reg_1610(10),
      Q => \read_ind_V_1_reg_1637_reg_n_2_[10]\,
      R => read_ind_V_1_reg_1637
    );
\read_ind_V_1_reg_1637_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => read_ind_V_reg_1610(11),
      Q => \read_ind_V_1_reg_1637_reg_n_2_[11]\,
      R => read_ind_V_1_reg_1637
    );
\read_ind_V_1_reg_1637_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => read_ind_V_reg_1610(12),
      Q => \read_ind_V_1_reg_1637_reg_n_2_[12]\,
      R => read_ind_V_1_reg_1637
    );
\read_ind_V_1_reg_1637_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => read_ind_V_reg_1610(1),
      Q => \read_ind_V_1_reg_1637_reg_n_2_[1]\,
      R => read_ind_V_1_reg_1637
    );
\read_ind_V_1_reg_1637_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => read_ind_V_reg_1610(2),
      Q => \read_ind_V_1_reg_1637_reg_n_2_[2]\,
      R => read_ind_V_1_reg_1637
    );
\read_ind_V_1_reg_1637_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => read_ind_V_reg_1610(3),
      Q => \read_ind_V_1_reg_1637_reg_n_2_[3]\,
      R => read_ind_V_1_reg_1637
    );
\read_ind_V_1_reg_1637_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => read_ind_V_reg_1610(4),
      Q => \read_ind_V_1_reg_1637_reg_n_2_[4]\,
      R => read_ind_V_1_reg_1637
    );
\read_ind_V_1_reg_1637_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => read_ind_V_reg_1610(5),
      Q => \read_ind_V_1_reg_1637_reg_n_2_[5]\,
      R => read_ind_V_1_reg_1637
    );
\read_ind_V_1_reg_1637_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => read_ind_V_reg_1610(6),
      Q => \read_ind_V_1_reg_1637_reg_n_2_[6]\,
      R => read_ind_V_1_reg_1637
    );
\read_ind_V_1_reg_1637_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => read_ind_V_reg_1610(7),
      Q => \read_ind_V_1_reg_1637_reg_n_2_[7]\,
      R => read_ind_V_1_reg_1637
    );
\read_ind_V_1_reg_1637_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => read_ind_V_reg_1610(8),
      Q => \read_ind_V_1_reg_1637_reg_n_2_[8]\,
      R => read_ind_V_1_reg_1637
    );
\read_ind_V_1_reg_1637_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => read_ind_V_reg_1610(9),
      Q => \read_ind_V_1_reg_1637_reg_n_2_[9]\,
      R => read_ind_V_1_reg_1637
    );
\read_ind_V_reg_1610[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_2_reg_428_reg_n_2_[0]\,
      O => read_ind_V_fu_1084_p2(0)
    );
\read_ind_V_reg_1610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => read_ind_V_fu_1084_p2(0),
      Q => read_ind_V_reg_1610(0),
      R => '0'
    );
\read_ind_V_reg_1610_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => read_ind_V_fu_1084_p2(10),
      Q => read_ind_V_reg_1610(10),
      R => '0'
    );
\read_ind_V_reg_1610_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => read_ind_V_fu_1084_p2(11),
      Q => read_ind_V_reg_1610(11),
      R => '0'
    );
\read_ind_V_reg_1610_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => read_ind_V_fu_1084_p2(12),
      Q => read_ind_V_reg_1610(12),
      R => '0'
    );
\read_ind_V_reg_1610_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \read_ind_V_reg_1610_reg[8]_i_1_n_2\,
      CO(3) => \NLW_read_ind_V_reg_1610_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \read_ind_V_reg_1610_reg[12]_i_1_n_3\,
      CO(1) => \read_ind_V_reg_1610_reg[12]_i_1_n_4\,
      CO(0) => \read_ind_V_reg_1610_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => read_ind_V_fu_1084_p2(12 downto 9),
      S(3) => \t_V_2_reg_428_reg_n_2_[12]\,
      S(2) => \t_V_2_reg_428_reg_n_2_[11]\,
      S(1) => \t_V_2_reg_428_reg_n_2_[10]\,
      S(0) => \t_V_2_reg_428_reg_n_2_[9]\
    );
\read_ind_V_reg_1610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => read_ind_V_fu_1084_p2(1),
      Q => read_ind_V_reg_1610(1),
      R => '0'
    );
\read_ind_V_reg_1610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => read_ind_V_fu_1084_p2(2),
      Q => read_ind_V_reg_1610(2),
      R => '0'
    );
\read_ind_V_reg_1610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => read_ind_V_fu_1084_p2(3),
      Q => read_ind_V_reg_1610(3),
      R => '0'
    );
\read_ind_V_reg_1610_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => read_ind_V_fu_1084_p2(4),
      Q => read_ind_V_reg_1610(4),
      R => '0'
    );
\read_ind_V_reg_1610_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \read_ind_V_reg_1610_reg[4]_i_1_n_2\,
      CO(2) => \read_ind_V_reg_1610_reg[4]_i_1_n_3\,
      CO(1) => \read_ind_V_reg_1610_reg[4]_i_1_n_4\,
      CO(0) => \read_ind_V_reg_1610_reg[4]_i_1_n_5\,
      CYINIT => \t_V_2_reg_428_reg_n_2_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => read_ind_V_fu_1084_p2(4 downto 1),
      S(3) => \t_V_2_reg_428_reg_n_2_[4]\,
      S(2) => \t_V_2_reg_428_reg_n_2_[3]\,
      S(1) => \t_V_2_reg_428_reg_n_2_[2]\,
      S(0) => \t_V_2_reg_428_reg_n_2_[1]\
    );
\read_ind_V_reg_1610_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => read_ind_V_fu_1084_p2(5),
      Q => read_ind_V_reg_1610(5),
      R => '0'
    );
\read_ind_V_reg_1610_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => read_ind_V_fu_1084_p2(6),
      Q => read_ind_V_reg_1610(6),
      R => '0'
    );
\read_ind_V_reg_1610_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => read_ind_V_fu_1084_p2(7),
      Q => read_ind_V_reg_1610(7),
      R => '0'
    );
\read_ind_V_reg_1610_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => read_ind_V_fu_1084_p2(8),
      Q => read_ind_V_reg_1610(8),
      R => '0'
    );
\read_ind_V_reg_1610_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \read_ind_V_reg_1610_reg[4]_i_1_n_2\,
      CO(3) => \read_ind_V_reg_1610_reg[8]_i_1_n_2\,
      CO(2) => \read_ind_V_reg_1610_reg[8]_i_1_n_3\,
      CO(1) => \read_ind_V_reg_1610_reg[8]_i_1_n_4\,
      CO(0) => \read_ind_V_reg_1610_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => read_ind_V_fu_1084_p2(8 downto 5),
      S(3) => \t_V_2_reg_428_reg_n_2_[8]\,
      S(2) => \t_V_2_reg_428_reg_n_2_[7]\,
      S(1) => \t_V_2_reg_428_reg_n_2_[6]\,
      S(0) => \t_V_2_reg_428_reg_n_2_[5]\
    );
\read_ind_V_reg_1610_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => read_ind_V_fu_1084_p2(9),
      Q => read_ind_V_reg_1610(9),
      R => '0'
    );
\reg_652_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(0),
      Q => reg_652(0),
      R => '0'
    );
\reg_652_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(10),
      Q => reg_652(10),
      R => '0'
    );
\reg_652_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(11),
      Q => reg_652(11),
      R => '0'
    );
\reg_652_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(12),
      Q => reg_652(12),
      R => '0'
    );
\reg_652_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(13),
      Q => reg_652(13),
      R => '0'
    );
\reg_652_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(14),
      Q => reg_652(14),
      R => '0'
    );
\reg_652_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(15),
      Q => reg_652(15),
      R => '0'
    );
\reg_652_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(1),
      Q => reg_652(1),
      R => '0'
    );
\reg_652_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(2),
      Q => reg_652(2),
      R => '0'
    );
\reg_652_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(3),
      Q => reg_652(3),
      R => '0'
    );
\reg_652_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(4),
      Q => reg_652(4),
      R => '0'
    );
\reg_652_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(5),
      Q => reg_652(5),
      R => '0'
    );
\reg_652_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(6),
      Q => reg_652(6),
      R => '0'
    );
\reg_652_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(7),
      Q => reg_652(7),
      R => '0'
    );
\reg_652_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(8),
      Q => reg_652(8),
      R => '0'
    );
\reg_652_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_magnitude_mat_V_V_dout(9),
      Q => reg_652(9),
      R => '0'
    );
\reg_659[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040FF4040"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \reg_659[7]_i_3_n_2\,
      I3 => \reg_659[7]_i_4_n_2\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_2,
      I5 => \exitcond1_i_reg_1284_reg_n_2_[0]\,
      O => \^ap_cs_fsm_reg[5]_1\(0)
    );
\reg_659[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I1 => tmp_3_i_reg_1356,
      I2 => ap_enable_reg_pp1_iter1,
      O => \reg_659[7]_i_3_n_2\
    );
\reg_659[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0070FFFF"
    )
        port map (
      I0 => phase_mat_V_V_empty_n,
      I1 => magnitude_mat_V_V_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => \exitcond1_i_reg_1284_reg_n_2_[0]\,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \reg_659[7]_i_4_n_2\
    );
\reg_659_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_phase_mat_V_V_dout(0),
      Q => reg_659(1),
      R => '0'
    );
\reg_659_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_phase_mat_V_V_dout(1),
      Q => reg_659(2),
      R => '0'
    );
\reg_659_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_phase_mat_V_V_dout(2),
      Q => reg_659(3),
      R => '0'
    );
\reg_659_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_phase_mat_V_V_dout(3),
      Q => reg_659(5),
      R => '0'
    );
\reg_659_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_phase_mat_V_V_dout(4),
      Q => reg_659(6),
      R => '0'
    );
\reg_659_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_1\(0),
      D => p_phase_mat_V_V_dout(5),
      Q => reg_659(7),
      R => '0'
    );
\row_V_reg_1622[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_4_reg_452(0),
      O => row_V_fu_1096_p2(0)
    );
\row_V_reg_1622[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_4_reg_452(0),
      I1 => t_V_4_reg_452(1),
      O => row_V_fu_1096_p2(1)
    );
\row_V_reg_1622[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => t_V_4_reg_452(1),
      I1 => t_V_4_reg_452(0),
      I2 => t_V_4_reg_452(2),
      O => row_V_fu_1096_p2(2)
    );
\row_V_reg_1622[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => t_V_4_reg_452(2),
      I1 => t_V_4_reg_452(0),
      I2 => t_V_4_reg_452(1),
      I3 => t_V_4_reg_452(3),
      O => row_V_fu_1096_p2(3)
    );
\row_V_reg_1622[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => t_V_4_reg_452(3),
      I1 => t_V_4_reg_452(1),
      I2 => t_V_4_reg_452(0),
      I3 => t_V_4_reg_452(2),
      I4 => t_V_4_reg_452(4),
      O => row_V_fu_1096_p2(4)
    );
\row_V_reg_1622[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => t_V_4_reg_452(4),
      I1 => t_V_4_reg_452(2),
      I2 => t_V_4_reg_452(0),
      I3 => t_V_4_reg_452(1),
      I4 => t_V_4_reg_452(3),
      I5 => t_V_4_reg_452(5),
      O => row_V_fu_1096_p2(5)
    );
\row_V_reg_1622[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \row_V_reg_1622[9]_i_2_n_2\,
      I1 => t_V_4_reg_452(6),
      O => row_V_fu_1096_p2(6)
    );
\row_V_reg_1622[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => t_V_4_reg_452(6),
      I1 => \row_V_reg_1622[9]_i_2_n_2\,
      I2 => t_V_4_reg_452(7),
      O => row_V_fu_1096_p2(7)
    );
\row_V_reg_1622[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \row_V_reg_1622[9]_i_2_n_2\,
      I1 => t_V_4_reg_452(7),
      I2 => t_V_4_reg_452(6),
      I3 => t_V_4_reg_452(8),
      O => row_V_fu_1096_p2(8)
    );
\row_V_reg_1622[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => t_V_4_reg_452(8),
      I1 => t_V_4_reg_452(6),
      I2 => t_V_4_reg_452(7),
      I3 => \row_V_reg_1622[9]_i_2_n_2\,
      I4 => t_V_4_reg_452(9),
      O => row_V_fu_1096_p2(9)
    );
\row_V_reg_1622[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => t_V_4_reg_452(4),
      I1 => t_V_4_reg_452(2),
      I2 => t_V_4_reg_452(0),
      I3 => t_V_4_reg_452(1),
      I4 => t_V_4_reg_452(3),
      I5 => t_V_4_reg_452(5),
      O => \row_V_reg_1622[9]_i_2_n_2\
    );
\row_V_reg_1622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_1096_p2(0),
      Q => row_V_reg_1622(0),
      R => '0'
    );
\row_V_reg_1622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_1096_p2(1),
      Q => row_V_reg_1622(1),
      R => '0'
    );
\row_V_reg_1622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_1096_p2(2),
      Q => row_V_reg_1622(2),
      R => '0'
    );
\row_V_reg_1622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_1096_p2(3),
      Q => row_V_reg_1622(3),
      R => '0'
    );
\row_V_reg_1622_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_1096_p2(4),
      Q => row_V_reg_1622(4),
      R => '0'
    );
\row_V_reg_1622_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_1096_p2(5),
      Q => row_V_reg_1622(5),
      R => '0'
    );
\row_V_reg_1622_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_1096_p2(6),
      Q => row_V_reg_1622(6),
      R => '0'
    );
\row_V_reg_1622_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_1096_p2(7),
      Q => row_V_reg_1622(7),
      R => '0'
    );
\row_V_reg_1622_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_1096_p2(8),
      Q => row_V_reg_1622(8),
      R => '0'
    );
\row_V_reg_1622_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_V_fu_1096_p2(9),
      Q => row_V_reg_1622(9),
      R => '0'
    );
\row_ind_V_reg_1604[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_1_reg_416_reg_n_2_[0]\,
      O => row_ind_V_fu_1078_p2(0)
    );
\row_ind_V_reg_1604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_1078_p2(0),
      Q => row_ind_V_reg_1604(0),
      R => '0'
    );
\row_ind_V_reg_1604_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_1078_p2(10),
      Q => row_ind_V_reg_1604(10),
      R => '0'
    );
\row_ind_V_reg_1604_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_1078_p2(11),
      Q => row_ind_V_reg_1604(11),
      R => '0'
    );
\row_ind_V_reg_1604_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_1078_p2(12),
      Q => row_ind_V_reg_1604(12),
      R => '0'
    );
\row_ind_V_reg_1604_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_ind_V_reg_1604_reg[8]_i_1_n_2\,
      CO(3) => \NLW_row_ind_V_reg_1604_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \row_ind_V_reg_1604_reg[12]_i_1_n_3\,
      CO(1) => \row_ind_V_reg_1604_reg[12]_i_1_n_4\,
      CO(0) => \row_ind_V_reg_1604_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_V_fu_1078_p2(12 downto 9),
      S(3) => \t_V_1_reg_416_reg_n_2_[12]\,
      S(2) => \t_V_1_reg_416_reg_n_2_[11]\,
      S(1) => \t_V_1_reg_416_reg_n_2_[10]\,
      S(0) => \t_V_1_reg_416_reg_n_2_[9]\
    );
\row_ind_V_reg_1604_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_1078_p2(1),
      Q => row_ind_V_reg_1604(1),
      R => '0'
    );
\row_ind_V_reg_1604_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_1078_p2(2),
      Q => row_ind_V_reg_1604(2),
      R => '0'
    );
\row_ind_V_reg_1604_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_1078_p2(3),
      Q => row_ind_V_reg_1604(3),
      R => '0'
    );
\row_ind_V_reg_1604_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_1078_p2(4),
      Q => row_ind_V_reg_1604(4),
      R => '0'
    );
\row_ind_V_reg_1604_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_ind_V_reg_1604_reg[4]_i_1_n_2\,
      CO(2) => \row_ind_V_reg_1604_reg[4]_i_1_n_3\,
      CO(1) => \row_ind_V_reg_1604_reg[4]_i_1_n_4\,
      CO(0) => \row_ind_V_reg_1604_reg[4]_i_1_n_5\,
      CYINIT => \t_V_1_reg_416_reg_n_2_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_V_fu_1078_p2(4 downto 1),
      S(3) => \t_V_1_reg_416_reg_n_2_[4]\,
      S(2) => \t_V_1_reg_416_reg_n_2_[3]\,
      S(1) => \t_V_1_reg_416_reg_n_2_[2]\,
      S(0) => \t_V_1_reg_416_reg_n_2_[1]\
    );
\row_ind_V_reg_1604_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_1078_p2(5),
      Q => row_ind_V_reg_1604(5),
      R => '0'
    );
\row_ind_V_reg_1604_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_1078_p2(6),
      Q => row_ind_V_reg_1604(6),
      R => '0'
    );
\row_ind_V_reg_1604_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_1078_p2(7),
      Q => row_ind_V_reg_1604(7),
      R => '0'
    );
\row_ind_V_reg_1604_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_1078_p2(8),
      Q => row_ind_V_reg_1604(8),
      R => '0'
    );
\row_ind_V_reg_1604_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_ind_V_reg_1604_reg[4]_i_1_n_2\,
      CO(3) => \row_ind_V_reg_1604_reg[8]_i_1_n_2\,
      CO(2) => \row_ind_V_reg_1604_reg[8]_i_1_n_3\,
      CO(1) => \row_ind_V_reg_1604_reg[8]_i_1_n_4\,
      CO(0) => \row_ind_V_reg_1604_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_ind_V_fu_1078_p2(8 downto 5),
      S(3) => \t_V_1_reg_416_reg_n_2_[8]\,
      S(2) => \t_V_1_reg_416_reg_n_2_[7]\,
      S(1) => \t_V_1_reg_416_reg_n_2_[6]\,
      S(0) => \t_V_1_reg_416_reg_n_2_[5]\
    );
\row_ind_V_reg_1604_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => row_ind_V_fu_1078_p2(9),
      Q => row_ind_V_reg_1604(9),
      R => '0'
    );
\sel_tmp16_i_reg_1529[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tmp_52_i_reg_1508[0]_i_3_n_2\,
      I1 => \sel_tmp16_i_reg_1529[0]_i_2_n_2\,
      I2 => \tmp_56_i_reg_1524[0]_i_2_n_2\,
      I3 => \tmp_56_i_reg_1524[0]_i_4_n_2\,
      O => sel_tmp16_i_fu_1010_p3(0)
    );
\sel_tmp16_i_reg_1529[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000008000"
    )
        port map (
      I0 => grp_fu_605_p2,
      I1 => tmp_57_i_reg_1483,
      I2 => tmp_58_i_fu_980_p2,
      I3 => angle_buf_2_V_reg_1488(7),
      I4 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I5 => \angle_buf_V_1_i_reg_526_reg_n_2_[7]\,
      O => \sel_tmp16_i_reg_1529[0]_i_2_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tmp_52_i_reg_1508[0]_i_3_n_2\,
      I1 => \sel_tmp16_i_reg_1529[1]_i_2_n_2\,
      I2 => \tmp_56_i_reg_1524[0]_i_4_n_2\,
      O => sel_tmp16_i_fu_1010_p3(1)
    );
\sel_tmp16_i_reg_1529[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => l20_buf_2_V_reg_1452(13),
      I1 => l20_buf_2_V_reg_1452(12),
      I2 => l10_buf_0_V_reg_501(12),
      I3 => l10_buf_0_V_reg_501(13),
      O => \sel_tmp16_i_reg_1529[1]_i_10_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => l20_buf_2_V_reg_1452(11),
      I1 => l20_buf_2_V_reg_1452(10),
      I2 => l10_buf_0_V_reg_501(10),
      I3 => l10_buf_0_V_reg_501(11),
      O => \sel_tmp16_i_reg_1529[1]_i_11_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => l20_buf_2_V_reg_1452(9),
      I1 => l20_buf_2_V_reg_1452(8),
      I2 => l10_buf_0_V_reg_501(8),
      I3 => l10_buf_0_V_reg_501(9),
      O => \sel_tmp16_i_reg_1529[1]_i_12_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(7),
      I1 => l20_buf_2_V_reg_1452(6),
      I2 => l10_buf_0_V_reg_501(6),
      I3 => l20_buf_2_V_reg_1452(7),
      O => \sel_tmp16_i_reg_1529[1]_i_13_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(5),
      I1 => l20_buf_2_V_reg_1452(4),
      I2 => l10_buf_0_V_reg_501(4),
      I3 => l20_buf_2_V_reg_1452(5),
      O => \sel_tmp16_i_reg_1529[1]_i_14_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(3),
      I1 => l20_buf_2_V_reg_1452(2),
      I2 => l10_buf_0_V_reg_501(2),
      I3 => l20_buf_2_V_reg_1452(3),
      O => \sel_tmp16_i_reg_1529[1]_i_15_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(1),
      I1 => l20_buf_2_V_reg_1452(0),
      I2 => l10_buf_0_V_reg_501(0),
      I3 => l20_buf_2_V_reg_1452(1),
      O => \sel_tmp16_i_reg_1529[1]_i_16_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l20_buf_2_V_reg_1452(7),
      I1 => l20_buf_2_V_reg_1452(6),
      I2 => l10_buf_0_V_reg_501(7),
      I3 => l10_buf_0_V_reg_501(6),
      O => \sel_tmp16_i_reg_1529[1]_i_17_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l20_buf_2_V_reg_1452(5),
      I1 => l20_buf_2_V_reg_1452(4),
      I2 => l10_buf_0_V_reg_501(5),
      I3 => l10_buf_0_V_reg_501(4),
      O => \sel_tmp16_i_reg_1529[1]_i_18_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l20_buf_2_V_reg_1452(3),
      I1 => l20_buf_2_V_reg_1452(2),
      I2 => l10_buf_0_V_reg_501(3),
      I3 => l10_buf_0_V_reg_501(2),
      O => \sel_tmp16_i_reg_1529[1]_i_19_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sel0(7),
      I1 => tmp_57_i_reg_1483,
      I2 => grp_fu_605_p2,
      I3 => tmp_47_i_reg_1478,
      I4 => tmp_58_i_fu_980_p2,
      I5 => \tmp_56_i_reg_1524[0]_i_2_n_2\,
      O => \sel_tmp16_i_reg_1529[1]_i_2_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l20_buf_2_V_reg_1452(1),
      I1 => l20_buf_2_V_reg_1452(0),
      I2 => l10_buf_0_V_reg_501(1),
      I3 => l10_buf_0_V_reg_501(0),
      O => \sel_tmp16_i_reg_1529[1]_i_20_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7150"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(15),
      I1 => l20_buf_2_V_reg_1452(14),
      I2 => l20_buf_2_V_reg_1452(15),
      I3 => l10_buf_0_V_reg_501(14),
      O => \sel_tmp16_i_reg_1529[1]_i_5_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(13),
      I1 => l20_buf_2_V_reg_1452(12),
      I2 => l10_buf_0_V_reg_501(12),
      I3 => l20_buf_2_V_reg_1452(13),
      O => \sel_tmp16_i_reg_1529[1]_i_6_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(11),
      I1 => l20_buf_2_V_reg_1452(10),
      I2 => l10_buf_0_V_reg_501(10),
      I3 => l20_buf_2_V_reg_1452(11),
      O => \sel_tmp16_i_reg_1529[1]_i_7_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(9),
      I1 => l20_buf_2_V_reg_1452(8),
      I2 => l10_buf_0_V_reg_501(8),
      I3 => l20_buf_2_V_reg_1452(9),
      O => \sel_tmp16_i_reg_1529[1]_i_8_n_2\
    );
\sel_tmp16_i_reg_1529[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l20_buf_2_V_reg_1452(15),
      I1 => l20_buf_2_V_reg_1452(14),
      I2 => l10_buf_0_V_reg_501(15),
      I3 => l10_buf_0_V_reg_501(14),
      O => \sel_tmp16_i_reg_1529[1]_i_9_n_2\
    );
\sel_tmp16_i_reg_1529_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => NMS_5_i_reg_15030,
      D => sel_tmp16_i_fu_1010_p3(0),
      Q => sel_tmp16_i_reg_1529(0),
      R => '0'
    );
\sel_tmp16_i_reg_1529_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => NMS_5_i_reg_15030,
      D => sel_tmp16_i_fu_1010_p3(1),
      Q => sel_tmp16_i_reg_1529(1),
      R => '0'
    );
\sel_tmp16_i_reg_1529_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sel_tmp16_i_reg_1529_reg[1]_i_4_n_2\,
      CO(3) => tmp_58_i_fu_980_p2,
      CO(2) => \sel_tmp16_i_reg_1529_reg[1]_i_3_n_3\,
      CO(1) => \sel_tmp16_i_reg_1529_reg[1]_i_3_n_4\,
      CO(0) => \sel_tmp16_i_reg_1529_reg[1]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => \sel_tmp16_i_reg_1529[1]_i_5_n_2\,
      DI(2) => \sel_tmp16_i_reg_1529[1]_i_6_n_2\,
      DI(1) => \sel_tmp16_i_reg_1529[1]_i_7_n_2\,
      DI(0) => \sel_tmp16_i_reg_1529[1]_i_8_n_2\,
      O(3 downto 0) => \NLW_sel_tmp16_i_reg_1529_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \sel_tmp16_i_reg_1529[1]_i_9_n_2\,
      S(2) => \sel_tmp16_i_reg_1529[1]_i_10_n_2\,
      S(1) => \sel_tmp16_i_reg_1529[1]_i_11_n_2\,
      S(0) => \sel_tmp16_i_reg_1529[1]_i_12_n_2\
    );
\sel_tmp16_i_reg_1529_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sel_tmp16_i_reg_1529_reg[1]_i_4_n_2\,
      CO(2) => \sel_tmp16_i_reg_1529_reg[1]_i_4_n_3\,
      CO(1) => \sel_tmp16_i_reg_1529_reg[1]_i_4_n_4\,
      CO(0) => \sel_tmp16_i_reg_1529_reg[1]_i_4_n_5\,
      CYINIT => '0',
      DI(3) => \sel_tmp16_i_reg_1529[1]_i_13_n_2\,
      DI(2) => \sel_tmp16_i_reg_1529[1]_i_14_n_2\,
      DI(1) => \sel_tmp16_i_reg_1529[1]_i_15_n_2\,
      DI(0) => \sel_tmp16_i_reg_1529[1]_i_16_n_2\,
      O(3 downto 0) => \NLW_sel_tmp16_i_reg_1529_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \sel_tmp16_i_reg_1529[1]_i_17_n_2\,
      S(2) => \sel_tmp16_i_reg_1529[1]_i_18_n_2\,
      S(1) => \sel_tmp16_i_reg_1529[1]_i_19_n_2\,
      S(0) => \sel_tmp16_i_reg_1529[1]_i_20_n_2\
    );
\slt1_reg_1547_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_583_p2,
      Q => slt1_reg_1547,
      R => '0'
    );
\slt2_reg_1583_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_634_p2,
      Q => slt2_reg_1583,
      R => '0'
    );
\slt3_reg_1514[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \l00_buf_0_V_reg_538_reg_n_2_[9]\,
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[8]\,
      I2 => l10_buf_0_V_reg_501(8),
      I3 => l10_buf_0_V_reg_501(9),
      O => \slt3_reg_1514[0]_i_10_n_2\
    );
\slt3_reg_1514[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(7),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[6]\,
      I2 => l10_buf_0_V_reg_501(6),
      I3 => \l00_buf_0_V_reg_538_reg_n_2_[7]\,
      O => \slt3_reg_1514[0]_i_11_n_2\
    );
\slt3_reg_1514[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(5),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[4]\,
      I2 => l10_buf_0_V_reg_501(4),
      I3 => \l00_buf_0_V_reg_538_reg_n_2_[5]\,
      O => \slt3_reg_1514[0]_i_12_n_2\
    );
\slt3_reg_1514[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(3),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[2]\,
      I2 => l10_buf_0_V_reg_501(2),
      I3 => \l00_buf_0_V_reg_538_reg_n_2_[3]\,
      O => \slt3_reg_1514[0]_i_13_n_2\
    );
\slt3_reg_1514[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(1),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[0]\,
      I2 => l10_buf_0_V_reg_501(0),
      I3 => \l00_buf_0_V_reg_538_reg_n_2_[1]\,
      O => \slt3_reg_1514[0]_i_14_n_2\
    );
\slt3_reg_1514[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \l00_buf_0_V_reg_538_reg_n_2_[7]\,
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[6]\,
      I2 => l10_buf_0_V_reg_501(7),
      I3 => l10_buf_0_V_reg_501(6),
      O => \slt3_reg_1514[0]_i_15_n_2\
    );
\slt3_reg_1514[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \l00_buf_0_V_reg_538_reg_n_2_[5]\,
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[4]\,
      I2 => l10_buf_0_V_reg_501(5),
      I3 => l10_buf_0_V_reg_501(4),
      O => \slt3_reg_1514[0]_i_16_n_2\
    );
\slt3_reg_1514[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \l00_buf_0_V_reg_538_reg_n_2_[3]\,
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[2]\,
      I2 => l10_buf_0_V_reg_501(3),
      I3 => l10_buf_0_V_reg_501(2),
      O => \slt3_reg_1514[0]_i_17_n_2\
    );
\slt3_reg_1514[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \l00_buf_0_V_reg_538_reg_n_2_[1]\,
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[0]\,
      I2 => l10_buf_0_V_reg_501(1),
      I3 => l10_buf_0_V_reg_501(0),
      O => \slt3_reg_1514[0]_i_18_n_2\
    );
\slt3_reg_1514[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7150"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(15),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[14]\,
      I2 => \l00_buf_0_V_reg_538_reg_n_2_[15]\,
      I3 => l10_buf_0_V_reg_501(14),
      O => \slt3_reg_1514[0]_i_3_n_2\
    );
\slt3_reg_1514[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(13),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[12]\,
      I2 => l10_buf_0_V_reg_501(12),
      I3 => \l00_buf_0_V_reg_538_reg_n_2_[13]\,
      O => \slt3_reg_1514[0]_i_4_n_2\
    );
\slt3_reg_1514[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(11),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[10]\,
      I2 => l10_buf_0_V_reg_501(10),
      I3 => \l00_buf_0_V_reg_538_reg_n_2_[11]\,
      O => \slt3_reg_1514[0]_i_5_n_2\
    );
\slt3_reg_1514[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(9),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[8]\,
      I2 => l10_buf_0_V_reg_501(8),
      I3 => \l00_buf_0_V_reg_538_reg_n_2_[9]\,
      O => \slt3_reg_1514[0]_i_6_n_2\
    );
\slt3_reg_1514[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \l00_buf_0_V_reg_538_reg_n_2_[15]\,
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[14]\,
      I2 => l10_buf_0_V_reg_501(15),
      I3 => l10_buf_0_V_reg_501(14),
      O => \slt3_reg_1514[0]_i_7_n_2\
    );
\slt3_reg_1514[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \l00_buf_0_V_reg_538_reg_n_2_[13]\,
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[12]\,
      I2 => l10_buf_0_V_reg_501(12),
      I3 => l10_buf_0_V_reg_501(13),
      O => \slt3_reg_1514[0]_i_8_n_2\
    );
\slt3_reg_1514[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \l00_buf_0_V_reg_538_reg_n_2_[11]\,
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[10]\,
      I2 => l10_buf_0_V_reg_501(10),
      I3 => l10_buf_0_V_reg_501(11),
      O => \slt3_reg_1514[0]_i_9_n_2\
    );
\slt3_reg_1514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => grp_fu_634_p2,
      Q => slt3_reg_1514,
      R => '0'
    );
\slt3_reg_1514_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt3_reg_1514_reg[0]_i_2_n_2\,
      CO(3) => grp_fu_634_p2,
      CO(2) => \slt3_reg_1514_reg[0]_i_1_n_3\,
      CO(1) => \slt3_reg_1514_reg[0]_i_1_n_4\,
      CO(0) => \slt3_reg_1514_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \slt3_reg_1514[0]_i_3_n_2\,
      DI(2) => \slt3_reg_1514[0]_i_4_n_2\,
      DI(1) => \slt3_reg_1514[0]_i_5_n_2\,
      DI(0) => \slt3_reg_1514[0]_i_6_n_2\,
      O(3 downto 0) => \NLW_slt3_reg_1514_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt3_reg_1514[0]_i_7_n_2\,
      S(2) => \slt3_reg_1514[0]_i_8_n_2\,
      S(1) => \slt3_reg_1514[0]_i_9_n_2\,
      S(0) => \slt3_reg_1514[0]_i_10_n_2\
    );
\slt3_reg_1514_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \slt3_reg_1514_reg[0]_i_2_n_2\,
      CO(2) => \slt3_reg_1514_reg[0]_i_2_n_3\,
      CO(1) => \slt3_reg_1514_reg[0]_i_2_n_4\,
      CO(0) => \slt3_reg_1514_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \slt3_reg_1514[0]_i_11_n_2\,
      DI(2) => \slt3_reg_1514[0]_i_12_n_2\,
      DI(1) => \slt3_reg_1514[0]_i_13_n_2\,
      DI(0) => \slt3_reg_1514[0]_i_14_n_2\,
      O(3 downto 0) => \NLW_slt3_reg_1514_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt3_reg_1514[0]_i_15_n_2\,
      S(2) => \slt3_reg_1514[0]_i_16_n_2\,
      S(1) => \slt3_reg_1514[0]_i_17_n_2\,
      S(0) => \slt3_reg_1514[0]_i_18_n_2\
    );
\slt_reg_1468[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82828282A0820A82"
    )
        port map (
      I0 => \slt_reg_1468[0]_i_34_n_2\,
      I1 => l10_buf_V_0_i_reg_513(9),
      I2 => l10_buf_0_V_reg_501(9),
      I3 => p_53_in,
      I4 => l10_buf_2_V_reg_1447(9),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_10_n_2\
    );
\slt_reg_1468[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(6),
      I1 => l10_buf_0_V_reg_501(6),
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l10_buf_V_0_i_reg_513(6),
      I4 => grp_fu_583_p0(7),
      I5 => grp_fu_583_p1(7),
      O => \slt_reg_1468[0]_i_11_n_2\
    );
\slt_reg_1468[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(4),
      I1 => l10_buf_0_V_reg_501(4),
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l10_buf_V_0_i_reg_513(4),
      I4 => grp_fu_583_p0(5),
      I5 => grp_fu_583_p1(5),
      O => \slt_reg_1468[0]_i_12_n_2\
    );
\slt_reg_1468[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(2),
      I1 => l10_buf_0_V_reg_501(2),
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l10_buf_V_0_i_reg_513(2),
      I4 => grp_fu_583_p0(3),
      I5 => grp_fu_583_p1(3),
      O => \slt_reg_1468[0]_i_13_n_2\
    );
\slt_reg_1468[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(0),
      I1 => l10_buf_0_V_reg_501(0),
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l10_buf_V_0_i_reg_513(0),
      I4 => grp_fu_583_p0(1),
      I5 => grp_fu_583_p1(1),
      O => \slt_reg_1468[0]_i_14_n_2\
    );
\slt_reg_1468[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82828282A0820A82"
    )
        port map (
      I0 => \slt_reg_1468[0]_i_39_n_2\,
      I1 => l10_buf_V_0_i_reg_513(6),
      I2 => l10_buf_0_V_reg_501(6),
      I3 => p_53_in,
      I4 => l10_buf_2_V_reg_1447(6),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_15_n_2\
    );
\slt_reg_1468[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82828282A0820A82"
    )
        port map (
      I0 => \slt_reg_1468[0]_i_40_n_2\,
      I1 => l10_buf_V_0_i_reg_513(4),
      I2 => l10_buf_0_V_reg_501(4),
      I3 => p_53_in,
      I4 => l10_buf_2_V_reg_1447(4),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_16_n_2\
    );
\slt_reg_1468[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82828282A0820A82"
    )
        port map (
      I0 => \slt_reg_1468[0]_i_41_n_2\,
      I1 => l10_buf_V_0_i_reg_513(2),
      I2 => l10_buf_0_V_reg_501(2),
      I3 => p_53_in,
      I4 => l10_buf_2_V_reg_1447(2),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_17_n_2\
    );
\slt_reg_1468[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82828282A0820A82"
    )
        port map (
      I0 => \slt_reg_1468[0]_i_42_n_2\,
      I1 => l10_buf_V_0_i_reg_513(0),
      I2 => l10_buf_0_V_reg_501(0),
      I3 => p_53_in,
      I4 => l10_buf_2_V_reg_1447(0),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_18_n_2\
    );
\slt_reg_1468[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(14),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(14),
      O => grp_fu_583_p1(14)
    );
\slt_reg_1468[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp1_iter6,
      O => \slt_reg_1468[0]_i_20_n_2\
    );
\slt_reg_1468[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(15),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(15),
      O => grp_fu_583_p1(15)
    );
\slt_reg_1468[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(15),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_0_V_reg_501(15),
      O => grp_fu_583_p0(15)
    );
\slt_reg_1468[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(12),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(12),
      O => grp_fu_583_p1(12)
    );
\slt_reg_1468[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(13),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_0_V_reg_501(13),
      O => grp_fu_583_p0(13)
    );
\slt_reg_1468[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(13),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(13),
      O => grp_fu_583_p1(13)
    );
\slt_reg_1468[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(10),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(10),
      O => grp_fu_583_p1(10)
    );
\slt_reg_1468[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(11),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_0_V_reg_501(11),
      O => grp_fu_583_p0(11)
    );
\slt_reg_1468[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(11),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(11),
      O => grp_fu_583_p1(11)
    );
\slt_reg_1468[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(8),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(8),
      O => grp_fu_583_p1(8)
    );
\slt_reg_1468[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(14),
      I1 => l10_buf_0_V_reg_501(14),
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l10_buf_V_0_i_reg_513(14),
      I4 => grp_fu_583_p1(15),
      I5 => grp_fu_583_p0(15),
      O => \slt_reg_1468[0]_i_3_n_2\
    );
\slt_reg_1468[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(9),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_0_V_reg_501(9),
      O => grp_fu_583_p0(9)
    );
\slt_reg_1468[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(9),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(9),
      O => grp_fu_583_p1(9)
    );
\slt_reg_1468[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999C999399"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(12),
      I1 => l10_buf_0_V_reg_501(12),
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_2_V_reg_1447(12),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_32_n_2\
    );
\slt_reg_1468[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999C999399"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(10),
      I1 => l10_buf_0_V_reg_501(10),
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_2_V_reg_1447(10),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_33_n_2\
    );
\slt_reg_1468[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999C999399"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(8),
      I1 => l10_buf_0_V_reg_501(8),
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_2_V_reg_1447(8),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_34_n_2\
    );
\slt_reg_1468[0]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(7),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_0_V_reg_501(7),
      O => grp_fu_583_p0(7)
    );
\slt_reg_1468[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(5),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_0_V_reg_501(5),
      O => grp_fu_583_p0(5)
    );
\slt_reg_1468[0]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(3),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_0_V_reg_501(3),
      O => grp_fu_583_p0(3)
    );
\slt_reg_1468[0]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(1),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_0_V_reg_501(1),
      O => grp_fu_583_p0(1)
    );
\slt_reg_1468[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999C999399"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(7),
      I1 => l10_buf_0_V_reg_501(7),
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_2_V_reg_1447(7),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_39_n_2\
    );
\slt_reg_1468[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(12),
      I1 => l10_buf_0_V_reg_501(12),
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l10_buf_V_0_i_reg_513(12),
      I4 => grp_fu_583_p0(13),
      I5 => grp_fu_583_p1(13),
      O => \slt_reg_1468[0]_i_4_n_2\
    );
\slt_reg_1468[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999C999399"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(5),
      I1 => l10_buf_0_V_reg_501(5),
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_2_V_reg_1447(5),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_40_n_2\
    );
\slt_reg_1468[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999C999399"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(3),
      I1 => l10_buf_0_V_reg_501(3),
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_2_V_reg_1447(3),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_41_n_2\
    );
\slt_reg_1468[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999C999399"
    )
        port map (
      I0 => l10_buf_V_0_i_reg_513(1),
      I1 => l10_buf_0_V_reg_501(1),
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => l10_buf_2_V_reg_1447(1),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_42_n_2\
    );
\slt_reg_1468[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(10),
      I1 => l10_buf_0_V_reg_501(10),
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l10_buf_V_0_i_reg_513(10),
      I4 => grp_fu_583_p0(11),
      I5 => grp_fu_583_p1(11),
      O => \slt_reg_1468[0]_i_5_n_2\
    );
\slt_reg_1468[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(8),
      I1 => l10_buf_0_V_reg_501(8),
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l10_buf_V_0_i_reg_513(8),
      I4 => grp_fu_583_p0(9),
      I5 => grp_fu_583_p1(9),
      O => \slt_reg_1468[0]_i_6_n_2\
    );
\slt_reg_1468[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(14),
      I1 => \slt_reg_1468[0]_i_20_n_2\,
      I2 => l10_buf_V_0_i_reg_513(14),
      I3 => grp_fu_583_p1(14),
      I4 => grp_fu_583_p0(15),
      I5 => grp_fu_583_p1(15),
      O => \slt_reg_1468[0]_i_7_n_2\
    );
\slt_reg_1468[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82828282A0820A82"
    )
        port map (
      I0 => \slt_reg_1468[0]_i_32_n_2\,
      I1 => l10_buf_V_0_i_reg_513(13),
      I2 => l10_buf_0_V_reg_501(13),
      I3 => p_53_in,
      I4 => l10_buf_2_V_reg_1447(13),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_8_n_2\
    );
\slt_reg_1468[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82828282A0820A82"
    )
        port map (
      I0 => \slt_reg_1468[0]_i_33_n_2\,
      I1 => l10_buf_V_0_i_reg_513(11),
      I2 => l10_buf_0_V_reg_501(11),
      I3 => p_53_in,
      I4 => l10_buf_2_V_reg_1447(11),
      I5 => ap_CS_fsm_state16,
      O => \slt_reg_1468[0]_i_9_n_2\
    );
\slt_reg_1468_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => grp_fu_583_p2,
      Q => slt_reg_1468,
      R => '0'
    );
\slt_reg_1468_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt_reg_1468_reg[0]_i_2_n_2\,
      CO(3) => grp_fu_583_p2,
      CO(2) => \slt_reg_1468_reg[0]_i_1_n_3\,
      CO(1) => \slt_reg_1468_reg[0]_i_1_n_4\,
      CO(0) => \slt_reg_1468_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \slt_reg_1468[0]_i_3_n_2\,
      DI(2) => \slt_reg_1468[0]_i_4_n_2\,
      DI(1) => \slt_reg_1468[0]_i_5_n_2\,
      DI(0) => \slt_reg_1468[0]_i_6_n_2\,
      O(3 downto 0) => \NLW_slt_reg_1468_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt_reg_1468[0]_i_7_n_2\,
      S(2) => \slt_reg_1468[0]_i_8_n_2\,
      S(1) => \slt_reg_1468[0]_i_9_n_2\,
      S(0) => \slt_reg_1468[0]_i_10_n_2\
    );
\slt_reg_1468_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \slt_reg_1468_reg[0]_i_2_n_2\,
      CO(2) => \slt_reg_1468_reg[0]_i_2_n_3\,
      CO(1) => \slt_reg_1468_reg[0]_i_2_n_4\,
      CO(0) => \slt_reg_1468_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \slt_reg_1468[0]_i_11_n_2\,
      DI(2) => \slt_reg_1468[0]_i_12_n_2\,
      DI(1) => \slt_reg_1468[0]_i_13_n_2\,
      DI(0) => \slt_reg_1468[0]_i_14_n_2\,
      O(3 downto 0) => \NLW_slt_reg_1468_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt_reg_1468[0]_i_15_n_2\,
      S(2) => \slt_reg_1468[0]_i_16_n_2\,
      S(1) => \slt_reg_1468[0]_i_17_n_2\,
      S(0) => \slt_reg_1468[0]_i_18_n_2\
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5450"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => xFCannyEdgeDetector_U0_ap_start,
      I2 => start_once_reg_reg,
      I3 => start_for_post_process_U0_full_n,
      O => internal_empty_n_reg
    );
\t_V_1_reg_416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_i_11_reg_1632_reg_n_2_[0]\,
      Q => \t_V_1_reg_416_reg_n_2_[0]\,
      R => ap_CS_fsm_state5
    );
\t_V_1_reg_416_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_i_11_reg_1632_reg_n_2_[10]\,
      Q => \t_V_1_reg_416_reg_n_2_[10]\,
      R => ap_CS_fsm_state5
    );
\t_V_1_reg_416_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_i_11_reg_1632_reg_n_2_[11]\,
      Q => \t_V_1_reg_416_reg_n_2_[11]\,
      R => ap_CS_fsm_state5
    );
\t_V_1_reg_416_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_i_11_reg_1632_reg_n_2_[12]\,
      Q => \t_V_1_reg_416_reg_n_2_[12]\,
      R => ap_CS_fsm_state5
    );
\t_V_1_reg_416_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_i_11_reg_1632_reg_n_2_[1]\,
      Q => \t_V_1_reg_416_reg_n_2_[1]\,
      S => ap_CS_fsm_state5
    );
\t_V_1_reg_416_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_i_11_reg_1632_reg_n_2_[2]\,
      Q => \t_V_1_reg_416_reg_n_2_[2]\,
      R => ap_CS_fsm_state5
    );
\t_V_1_reg_416_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_i_11_reg_1632_reg_n_2_[3]\,
      Q => \t_V_1_reg_416_reg_n_2_[3]\,
      R => ap_CS_fsm_state5
    );
\t_V_1_reg_416_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_i_11_reg_1632_reg_n_2_[4]\,
      Q => \t_V_1_reg_416_reg_n_2_[4]\,
      R => ap_CS_fsm_state5
    );
\t_V_1_reg_416_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_i_11_reg_1632_reg_n_2_[5]\,
      Q => \t_V_1_reg_416_reg_n_2_[5]\,
      R => ap_CS_fsm_state5
    );
\t_V_1_reg_416_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_i_11_reg_1632_reg_n_2_[6]\,
      Q => \t_V_1_reg_416_reg_n_2_[6]\,
      R => ap_CS_fsm_state5
    );
\t_V_1_reg_416_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_i_11_reg_1632_reg_n_2_[7]\,
      Q => \t_V_1_reg_416_reg_n_2_[7]\,
      R => ap_CS_fsm_state5
    );
\t_V_1_reg_416_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_i_11_reg_1632_reg_n_2_[8]\,
      Q => \t_V_1_reg_416_reg_n_2_[8]\,
      R => ap_CS_fsm_state5
    );
\t_V_1_reg_416_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_i_11_reg_1632_reg_n_2_[9]\,
      Q => \t_V_1_reg_416_reg_n_2_[9]\,
      R => ap_CS_fsm_state5
    );
\t_V_2_reg_428_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \read_ind_V_1_reg_1637_reg_n_2_[0]\,
      Q => \t_V_2_reg_428_reg_n_2_[0]\,
      S => ap_CS_fsm_state5
    );
\t_V_2_reg_428_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \read_ind_V_1_reg_1637_reg_n_2_[10]\,
      Q => \t_V_2_reg_428_reg_n_2_[10]\,
      R => ap_CS_fsm_state5
    );
\t_V_2_reg_428_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \read_ind_V_1_reg_1637_reg_n_2_[11]\,
      Q => \t_V_2_reg_428_reg_n_2_[11]\,
      R => ap_CS_fsm_state5
    );
\t_V_2_reg_428_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \read_ind_V_1_reg_1637_reg_n_2_[12]\,
      Q => \t_V_2_reg_428_reg_n_2_[12]\,
      R => ap_CS_fsm_state5
    );
\t_V_2_reg_428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \read_ind_V_1_reg_1637_reg_n_2_[1]\,
      Q => \t_V_2_reg_428_reg_n_2_[1]\,
      R => ap_CS_fsm_state5
    );
\t_V_2_reg_428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \read_ind_V_1_reg_1637_reg_n_2_[2]\,
      Q => \t_V_2_reg_428_reg_n_2_[2]\,
      R => ap_CS_fsm_state5
    );
\t_V_2_reg_428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \read_ind_V_1_reg_1637_reg_n_2_[3]\,
      Q => \t_V_2_reg_428_reg_n_2_[3]\,
      R => ap_CS_fsm_state5
    );
\t_V_2_reg_428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \read_ind_V_1_reg_1637_reg_n_2_[4]\,
      Q => \t_V_2_reg_428_reg_n_2_[4]\,
      R => ap_CS_fsm_state5
    );
\t_V_2_reg_428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \read_ind_V_1_reg_1637_reg_n_2_[5]\,
      Q => \t_V_2_reg_428_reg_n_2_[5]\,
      R => ap_CS_fsm_state5
    );
\t_V_2_reg_428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \read_ind_V_1_reg_1637_reg_n_2_[6]\,
      Q => \t_V_2_reg_428_reg_n_2_[6]\,
      R => ap_CS_fsm_state5
    );
\t_V_2_reg_428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \read_ind_V_1_reg_1637_reg_n_2_[7]\,
      Q => \t_V_2_reg_428_reg_n_2_[7]\,
      R => ap_CS_fsm_state5
    );
\t_V_2_reg_428_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \read_ind_V_1_reg_1637_reg_n_2_[8]\,
      Q => \t_V_2_reg_428_reg_n_2_[8]\,
      R => ap_CS_fsm_state5
    );
\t_V_2_reg_428_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \read_ind_V_1_reg_1637_reg_n_2_[9]\,
      Q => \t_V_2_reg_428_reg_n_2_[9]\,
      R => ap_CS_fsm_state5
    );
\t_V_3_reg_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_1_i_12_reg_1642_reg_n_2_[0]\,
      Q => \t_V_3_reg_440_reg_n_2_[0]\,
      R => ap_CS_fsm_state5
    );
\t_V_3_reg_440_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_1_i_12_reg_1642_reg_n_2_[10]\,
      Q => \t_V_3_reg_440_reg_n_2_[10]\,
      R => ap_CS_fsm_state5
    );
\t_V_3_reg_440_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_1_i_12_reg_1642_reg_n_2_[11]\,
      Q => \t_V_3_reg_440_reg_n_2_[11]\,
      R => ap_CS_fsm_state5
    );
\t_V_3_reg_440_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_1_i_12_reg_1642_reg_n_2_[12]\,
      Q => \t_V_3_reg_440_reg_n_2_[12]\,
      R => ap_CS_fsm_state5
    );
\t_V_3_reg_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_1_i_12_reg_1642_reg_n_2_[1]\,
      Q => \t_V_3_reg_440_reg_n_2_[1]\,
      R => ap_CS_fsm_state5
    );
\t_V_3_reg_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_1_i_12_reg_1642_reg_n_2_[2]\,
      Q => \t_V_3_reg_440_reg_n_2_[2]\,
      R => ap_CS_fsm_state5
    );
\t_V_3_reg_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_1_i_12_reg_1642_reg_n_2_[3]\,
      Q => \t_V_3_reg_440_reg_n_2_[3]\,
      R => ap_CS_fsm_state5
    );
\t_V_3_reg_440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_1_i_12_reg_1642_reg_n_2_[4]\,
      Q => \t_V_3_reg_440_reg_n_2_[4]\,
      R => ap_CS_fsm_state5
    );
\t_V_3_reg_440_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_1_i_12_reg_1642_reg_n_2_[5]\,
      Q => \t_V_3_reg_440_reg_n_2_[5]\,
      R => ap_CS_fsm_state5
    );
\t_V_3_reg_440_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_1_i_12_reg_1642_reg_n_2_[6]\,
      Q => \t_V_3_reg_440_reg_n_2_[6]\,
      R => ap_CS_fsm_state5
    );
\t_V_3_reg_440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_1_i_12_reg_1642_reg_n_2_[7]\,
      Q => \t_V_3_reg_440_reg_n_2_[7]\,
      R => ap_CS_fsm_state5
    );
\t_V_3_reg_440_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_1_i_12_reg_1642_reg_n_2_[8]\,
      Q => \t_V_3_reg_440_reg_n_2_[8]\,
      R => ap_CS_fsm_state5
    );
\t_V_3_reg_440_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \p_1_i_12_reg_1642_reg_n_2_[9]\,
      Q => \t_V_3_reg_440_reg_n_2_[9]\,
      R => ap_CS_fsm_state5
    );
\t_V_4_reg_452[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[8]\,
      I1 => strm_dst_V_V_full_n,
      O => ap_NS_fsm1
    );
\t_V_4_reg_452_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1622(0),
      Q => t_V_4_reg_452(0),
      S => ap_CS_fsm_state5
    );
\t_V_4_reg_452_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1622(1),
      Q => t_V_4_reg_452(1),
      R => ap_CS_fsm_state5
    );
\t_V_4_reg_452_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1622(2),
      Q => t_V_4_reg_452(2),
      R => ap_CS_fsm_state5
    );
\t_V_4_reg_452_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1622(3),
      Q => t_V_4_reg_452(3),
      R => ap_CS_fsm_state5
    );
\t_V_4_reg_452_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1622(4),
      Q => t_V_4_reg_452(4),
      R => ap_CS_fsm_state5
    );
\t_V_4_reg_452_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1622(5),
      Q => t_V_4_reg_452(5),
      R => ap_CS_fsm_state5
    );
\t_V_4_reg_452_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1622(6),
      Q => t_V_4_reg_452(6),
      R => ap_CS_fsm_state5
    );
\t_V_4_reg_452_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1622(7),
      Q => t_V_4_reg_452(7),
      R => ap_CS_fsm_state5
    );
\t_V_4_reg_452_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1622(8),
      Q => t_V_4_reg_452(8),
      R => ap_CS_fsm_state5
    );
\t_V_4_reg_452_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => row_V_reg_1622(9),
      Q => t_V_4_reg_452(9),
      R => ap_CS_fsm_state5
    );
\t_V_5_reg_464[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0000"
    )
        port map (
      I0 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1,
      I3 => ap_block_pp1_stage0_subdone,
      I4 => ap_CS_fsm_state7,
      O => t_V_5_reg_464
    );
\t_V_5_reg_464[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => \exitcond_i_i_reg_1373_reg_n_2_[0]\,
      I3 => ap_block_pp1_stage0_subdone,
      O => t_V_5_reg_4640
    );
\t_V_5_reg_464_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_i_i_reg_13730,
      D => \t_V_5_reg_464_reg_n_2_[0]\,
      Q => t_V_5_reg_464_pp1_iter1_reg(0),
      R => '0'
    );
\t_V_5_reg_464_pp1_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_i_i_reg_13730,
      D => \t_V_5_reg_464_reg_n_2_[10]\,
      Q => t_V_5_reg_464_pp1_iter1_reg(10),
      R => '0'
    );
\t_V_5_reg_464_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_i_i_reg_13730,
      D => \t_V_5_reg_464_reg_n_2_[1]\,
      Q => t_V_5_reg_464_pp1_iter1_reg(1),
      R => '0'
    );
\t_V_5_reg_464_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_i_i_reg_13730,
      D => \t_V_5_reg_464_reg_n_2_[2]\,
      Q => t_V_5_reg_464_pp1_iter1_reg(2),
      R => '0'
    );
\t_V_5_reg_464_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_i_i_reg_13730,
      D => \t_V_5_reg_464_reg_n_2_[3]\,
      Q => t_V_5_reg_464_pp1_iter1_reg(3),
      R => '0'
    );
\t_V_5_reg_464_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_i_i_reg_13730,
      D => \t_V_5_reg_464_reg_n_2_[4]\,
      Q => t_V_5_reg_464_pp1_iter1_reg(4),
      R => '0'
    );
\t_V_5_reg_464_pp1_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_i_i_reg_13730,
      D => \t_V_5_reg_464_reg_n_2_[5]\,
      Q => t_V_5_reg_464_pp1_iter1_reg(5),
      R => '0'
    );
\t_V_5_reg_464_pp1_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_i_i_reg_13730,
      D => \t_V_5_reg_464_reg_n_2_[6]\,
      Q => t_V_5_reg_464_pp1_iter1_reg(6),
      R => '0'
    );
\t_V_5_reg_464_pp1_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_i_i_reg_13730,
      D => \t_V_5_reg_464_reg_n_2_[7]\,
      Q => t_V_5_reg_464_pp1_iter1_reg(7),
      R => '0'
    );
\t_V_5_reg_464_pp1_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_i_i_reg_13730,
      D => \t_V_5_reg_464_reg_n_2_[8]\,
      Q => t_V_5_reg_464_pp1_iter1_reg(8),
      R => '0'
    );
\t_V_5_reg_464_pp1_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_i_i_reg_13730,
      D => \t_V_5_reg_464_reg_n_2_[9]\,
      Q => t_V_5_reg_464_pp1_iter1_reg(9),
      R => '0'
    );
\t_V_5_reg_464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_4640,
      D => \col_V_1_reg_1377_reg__0\(0),
      Q => \t_V_5_reg_464_reg_n_2_[0]\,
      R => t_V_5_reg_464
    );
\t_V_5_reg_464_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_4640,
      D => \col_V_1_reg_1377_reg__0\(10),
      Q => \t_V_5_reg_464_reg_n_2_[10]\,
      R => t_V_5_reg_464
    );
\t_V_5_reg_464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_4640,
      D => \col_V_1_reg_1377_reg__0\(1),
      Q => \t_V_5_reg_464_reg_n_2_[1]\,
      R => t_V_5_reg_464
    );
\t_V_5_reg_464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_4640,
      D => \col_V_1_reg_1377_reg__0\(2),
      Q => \t_V_5_reg_464_reg_n_2_[2]\,
      R => t_V_5_reg_464
    );
\t_V_5_reg_464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_4640,
      D => \col_V_1_reg_1377_reg__0\(3),
      Q => \t_V_5_reg_464_reg_n_2_[3]\,
      R => t_V_5_reg_464
    );
\t_V_5_reg_464_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_4640,
      D => \col_V_1_reg_1377_reg__0\(4),
      Q => \t_V_5_reg_464_reg_n_2_[4]\,
      R => t_V_5_reg_464
    );
\t_V_5_reg_464_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_4640,
      D => \col_V_1_reg_1377_reg__0\(5),
      Q => \t_V_5_reg_464_reg_n_2_[5]\,
      R => t_V_5_reg_464
    );
\t_V_5_reg_464_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_4640,
      D => \col_V_1_reg_1377_reg__0\(6),
      Q => \t_V_5_reg_464_reg_n_2_[6]\,
      R => t_V_5_reg_464
    );
\t_V_5_reg_464_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_4640,
      D => \col_V_1_reg_1377_reg__0\(7),
      Q => \t_V_5_reg_464_reg_n_2_[7]\,
      R => t_V_5_reg_464
    );
\t_V_5_reg_464_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_4640,
      D => \col_V_1_reg_1377_reg__0\(8),
      Q => \t_V_5_reg_464_reg_n_2_[8]\,
      R => t_V_5_reg_464
    );
\t_V_5_reg_464_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_5_reg_4640,
      D => \col_V_1_reg_1377_reg__0\(9),
      Q => \t_V_5_reg_464_reg_n_2_[9]\,
      R => t_V_5_reg_464
    );
\t_V_reg_405[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_405_reg__0\(0),
      O => col_V_fu_671_p2(0)
    );
\t_V_reg_405[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => buf_0_V_U_n_3,
      I1 => \ap_CS_fsm_reg_n_2_[0]\,
      I2 => ap_done_reg,
      I3 => xFSuppression3x3_U0_ap_start,
      I4 => p_highthreshold_c_empty_n,
      I5 => p_lowthreshold_c_empty_n,
      O => clear
    );
\t_V_reg_405[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => buf_0_V_U_n_3,
      O => sel
    );
\t_V_reg_405[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \t_V_reg_405_reg__0\(9),
      I1 => \t_V_reg_405_reg__0\(7),
      I2 => \t_V_reg_405[10]_i_4_n_2\,
      I3 => \t_V_reg_405_reg__0\(6),
      I4 => \t_V_reg_405_reg__0\(8),
      I5 => \t_V_reg_405_reg__0\(10),
      O => col_V_fu_671_p2(10)
    );
\t_V_reg_405[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_V_reg_405_reg__0\(2),
      I1 => \t_V_reg_405_reg__0\(0),
      I2 => \t_V_reg_405_reg__0\(1),
      I3 => \t_V_reg_405_reg__0\(3),
      I4 => \t_V_reg_405_reg__0\(4),
      I5 => \t_V_reg_405_reg__0\(5),
      O => \t_V_reg_405[10]_i_4_n_2\
    );
\t_V_reg_405[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_405_reg__0\(0),
      I1 => \t_V_reg_405_reg__0\(1),
      O => col_V_fu_671_p2(1)
    );
\t_V_reg_405[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_reg_405_reg__0\(1),
      I1 => \t_V_reg_405_reg__0\(0),
      I2 => \t_V_reg_405_reg__0\(2),
      O => col_V_fu_671_p2(2)
    );
\t_V_reg_405[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_reg_405_reg__0\(2),
      I1 => \t_V_reg_405_reg__0\(0),
      I2 => \t_V_reg_405_reg__0\(1),
      I3 => \t_V_reg_405_reg__0\(3),
      O => col_V_fu_671_p2(3)
    );
\t_V_reg_405[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_reg_405_reg__0\(3),
      I1 => \t_V_reg_405_reg__0\(1),
      I2 => \t_V_reg_405_reg__0\(0),
      I3 => \t_V_reg_405_reg__0\(2),
      I4 => \t_V_reg_405_reg__0\(4),
      O => col_V_fu_671_p2(4)
    );
\t_V_reg_405[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_reg_405_reg__0\(2),
      I1 => \t_V_reg_405_reg__0\(0),
      I2 => \t_V_reg_405_reg__0\(1),
      I3 => \t_V_reg_405_reg__0\(3),
      I4 => \t_V_reg_405_reg__0\(4),
      I5 => \t_V_reg_405_reg__0\(5),
      O => col_V_fu_671_p2(5)
    );
\t_V_reg_405[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t_V_reg_405[10]_i_4_n_2\,
      I1 => \t_V_reg_405_reg__0\(6),
      O => col_V_fu_671_p2(6)
    );
\t_V_reg_405[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \t_V_reg_405_reg__0\(6),
      I1 => \t_V_reg_405[10]_i_4_n_2\,
      I2 => \t_V_reg_405_reg__0\(7),
      O => col_V_fu_671_p2(7)
    );
\t_V_reg_405[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \t_V_reg_405_reg__0\(7),
      I1 => \t_V_reg_405[10]_i_4_n_2\,
      I2 => \t_V_reg_405_reg__0\(6),
      I3 => \t_V_reg_405_reg__0\(8),
      O => col_V_fu_671_p2(8)
    );
\t_V_reg_405[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \t_V_reg_405_reg__0\(8),
      I1 => \t_V_reg_405_reg__0\(6),
      I2 => \t_V_reg_405[10]_i_4_n_2\,
      I3 => \t_V_reg_405_reg__0\(7),
      I4 => \t_V_reg_405_reg__0\(9),
      O => col_V_fu_671_p2(9)
    );
\t_V_reg_405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => col_V_fu_671_p2(0),
      Q => \t_V_reg_405_reg__0\(0),
      R => clear
    );
\t_V_reg_405_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => col_V_fu_671_p2(10),
      Q => \t_V_reg_405_reg__0\(10),
      R => clear
    );
\t_V_reg_405_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => col_V_fu_671_p2(1),
      Q => \t_V_reg_405_reg__0\(1),
      R => clear
    );
\t_V_reg_405_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => col_V_fu_671_p2(2),
      Q => \t_V_reg_405_reg__0\(2),
      R => clear
    );
\t_V_reg_405_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => col_V_fu_671_p2(3),
      Q => \t_V_reg_405_reg__0\(3),
      R => clear
    );
\t_V_reg_405_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => col_V_fu_671_p2(4),
      Q => \t_V_reg_405_reg__0\(4),
      R => clear
    );
\t_V_reg_405_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => col_V_fu_671_p2(5),
      Q => \t_V_reg_405_reg__0\(5),
      R => clear
    );
\t_V_reg_405_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => col_V_fu_671_p2(6),
      Q => \t_V_reg_405_reg__0\(6),
      R => clear
    );
\t_V_reg_405_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => col_V_fu_671_p2(7),
      Q => \t_V_reg_405_reg__0\(7),
      R => clear
    );
\t_V_reg_405_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => col_V_fu_671_p2(8),
      Q => \t_V_reg_405_reg__0\(8),
      R => clear
    );
\t_V_reg_405_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sel,
      D => col_V_fu_671_p2(9),
      Q => \t_V_reg_405_reg__0\(9),
      R => clear
    );
\tmp_10_i_reg_1382[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp1_stage0_subdone,
      I1 => \exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0]\,
      O => tmp_11_i_reg_13910
    );
\tmp_10_i_reg_1382_pp1_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \tmp_10_i_reg_1382_reg_n_2_[0]\,
      Q => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[0]\,
      R => '0'
    );
\tmp_10_i_reg_1382_pp1_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \tmp_10_i_reg_1382_reg_n_2_[10]\,
      Q => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[10]\,
      R => '0'
    );
\tmp_10_i_reg_1382_pp1_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \tmp_10_i_reg_1382_reg_n_2_[1]\,
      Q => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[1]\,
      R => '0'
    );
\tmp_10_i_reg_1382_pp1_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \tmp_10_i_reg_1382_reg_n_2_[2]\,
      Q => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[2]\,
      R => '0'
    );
\tmp_10_i_reg_1382_pp1_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \tmp_10_i_reg_1382_reg_n_2_[3]\,
      Q => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[3]\,
      R => '0'
    );
\tmp_10_i_reg_1382_pp1_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \tmp_10_i_reg_1382_reg_n_2_[4]\,
      Q => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[4]\,
      R => '0'
    );
\tmp_10_i_reg_1382_pp1_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \tmp_10_i_reg_1382_reg_n_2_[5]\,
      Q => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[5]\,
      R => '0'
    );
\tmp_10_i_reg_1382_pp1_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \tmp_10_i_reg_1382_reg_n_2_[6]\,
      Q => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[6]\,
      R => '0'
    );
\tmp_10_i_reg_1382_pp1_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \tmp_10_i_reg_1382_reg_n_2_[7]\,
      Q => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[7]\,
      R => '0'
    );
\tmp_10_i_reg_1382_pp1_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \tmp_10_i_reg_1382_reg_n_2_[8]\,
      Q => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[8]\,
      R => '0'
    );
\tmp_10_i_reg_1382_pp1_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \tmp_10_i_reg_1382_reg_n_2_[9]\,
      Q => \tmp_10_i_reg_1382_pp1_iter3_reg_reg_n_2_[9]\,
      R => '0'
    );
\tmp_10_i_reg_1382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_i_reg_13910,
      D => t_V_5_reg_464_pp1_iter1_reg(0),
      Q => \tmp_10_i_reg_1382_reg_n_2_[0]\,
      R => '0'
    );
\tmp_10_i_reg_1382_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_i_reg_13910,
      D => t_V_5_reg_464_pp1_iter1_reg(10),
      Q => \tmp_10_i_reg_1382_reg_n_2_[10]\,
      R => '0'
    );
\tmp_10_i_reg_1382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_i_reg_13910,
      D => t_V_5_reg_464_pp1_iter1_reg(1),
      Q => \tmp_10_i_reg_1382_reg_n_2_[1]\,
      R => '0'
    );
\tmp_10_i_reg_1382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_i_reg_13910,
      D => t_V_5_reg_464_pp1_iter1_reg(2),
      Q => \tmp_10_i_reg_1382_reg_n_2_[2]\,
      R => '0'
    );
\tmp_10_i_reg_1382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_i_reg_13910,
      D => t_V_5_reg_464_pp1_iter1_reg(3),
      Q => \tmp_10_i_reg_1382_reg_n_2_[3]\,
      R => '0'
    );
\tmp_10_i_reg_1382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_i_reg_13910,
      D => t_V_5_reg_464_pp1_iter1_reg(4),
      Q => \tmp_10_i_reg_1382_reg_n_2_[4]\,
      R => '0'
    );
\tmp_10_i_reg_1382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_i_reg_13910,
      D => t_V_5_reg_464_pp1_iter1_reg(5),
      Q => \tmp_10_i_reg_1382_reg_n_2_[5]\,
      R => '0'
    );
\tmp_10_i_reg_1382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_i_reg_13910,
      D => t_V_5_reg_464_pp1_iter1_reg(6),
      Q => \tmp_10_i_reg_1382_reg_n_2_[6]\,
      R => '0'
    );
\tmp_10_i_reg_1382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_i_reg_13910,
      D => t_V_5_reg_464_pp1_iter1_reg(7),
      Q => \tmp_10_i_reg_1382_reg_n_2_[7]\,
      R => '0'
    );
\tmp_10_i_reg_1382_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_i_reg_13910,
      D => t_V_5_reg_464_pp1_iter1_reg(8),
      Q => \tmp_10_i_reg_1382_reg_n_2_[8]\,
      R => '0'
    );
\tmp_10_i_reg_1382_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_11_i_reg_13910,
      D => t_V_5_reg_464_pp1_iter1_reg(9),
      Q => \tmp_10_i_reg_1382_reg_n_2_[9]\,
      R => '0'
    );
\tmp_11_i_reg_1391[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE22"
    )
        port map (
      I0 => \tmp_11_i_reg_1391[0]_i_2_n_2\,
      I1 => ap_block_pp1_stage0_subdone,
      I2 => \exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0]\,
      I3 => \tmp_11_i_reg_1391_reg_n_2_[0]\,
      O => \tmp_11_i_reg_1391[0]_i_1_n_2\
    );
\tmp_11_i_reg_1391[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \tmp_11_i_reg_1391[0]_i_3_n_2\,
      I1 => \exitcond_i_i_reg_1373_pp1_iter1_reg_reg_n_2_[0]\,
      I2 => t_V_5_reg_464_pp1_iter1_reg(10),
      I3 => t_V_5_reg_464_pp1_iter1_reg(9),
      I4 => t_V_5_reg_464_pp1_iter1_reg(8),
      I5 => \tmp_11_i_reg_1391[0]_i_4_n_2\,
      O => \tmp_11_i_reg_1391[0]_i_2_n_2\
    );
\tmp_11_i_reg_1391[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => t_V_5_reg_464_pp1_iter1_reg(7),
      I1 => t_V_5_reg_464_pp1_iter1_reg(6),
      I2 => t_V_5_reg_464_pp1_iter1_reg(5),
      I3 => t_V_5_reg_464_pp1_iter1_reg(4),
      O => \tmp_11_i_reg_1391[0]_i_3_n_2\
    );
\tmp_11_i_reg_1391[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => t_V_5_reg_464_pp1_iter1_reg(1),
      I1 => t_V_5_reg_464_pp1_iter1_reg(0),
      I2 => t_V_5_reg_464_pp1_iter1_reg(3),
      I3 => t_V_5_reg_464_pp1_iter1_reg(2),
      O => \tmp_11_i_reg_1391[0]_i_4_n_2\
    );
\tmp_11_i_reg_1391_pp1_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp1_stage0_subdone10_in,
      CLK => ap_clk,
      D => \tmp_11_i_reg_1391_reg_n_2_[0]\,
      Q => \tmp_11_i_reg_1391_pp1_iter5_reg_reg[0]_srl3_n_2\
    );
\tmp_11_i_reg_1391_pp1_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone10_in,
      D => \tmp_11_i_reg_1391_pp1_iter5_reg_reg[0]_srl3_n_2\,
      Q => \tmp_11_i_reg_1391_pp1_iter6_reg_reg[0]__0_n_2\,
      R => '0'
    );
\tmp_11_i_reg_1391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_11_i_reg_1391[0]_i_1_n_2\,
      Q => \tmp_11_i_reg_1391_reg_n_2_[0]\,
      R => '0'
    );
\tmp_1_i_reg_1336[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0A"
    )
        port map (
      I0 => \tmp_1_i_reg_1336[0]_i_2_n_2\,
      I1 => ap_CS_fsm_state6,
      I2 => exitcond_i_fu_688_p2,
      I3 => \tmp_1_i_reg_1336_reg_n_2_[0]\,
      O => \tmp_1_i_reg_1336[0]_i_1_n_2\
    );
\tmp_1_i_reg_1336[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \tmp_i_8_reg_1330[0]_i_3_n_2\,
      I1 => \t_V_1_reg_416_reg_n_2_[1]\,
      I2 => \t_V_1_reg_416_reg_n_2_[0]\,
      I3 => \t_V_1_reg_416_reg_n_2_[3]\,
      I4 => \t_V_1_reg_416_reg_n_2_[2]\,
      I5 => \tmp_i_8_reg_1330[0]_i_4_n_2\,
      O => \tmp_1_i_reg_1336[0]_i_2_n_2\
    );
\tmp_1_i_reg_1336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_i_reg_1336[0]_i_1_n_2\,
      Q => \tmp_1_i_reg_1336_reg_n_2_[0]\,
      R => '0'
    );
\tmp_2_reg_1360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \t_V_1_reg_416_reg_n_2_[0]\,
      Q => tmp_2_reg_1360(0),
      R => '0'
    );
\tmp_2_reg_1360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \t_V_1_reg_416_reg_n_2_[1]\,
      Q => tmp_2_reg_1360(1),
      R => '0'
    );
\tmp_3_i_reg_1356[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557F557F557F55FF"
    )
        port map (
      I0 => t_V_4_reg_452(9),
      I1 => t_V_4_reg_452(6),
      I2 => t_V_4_reg_452(7),
      I3 => t_V_4_reg_452(8),
      I4 => t_V_4_reg_452(4),
      I5 => t_V_4_reg_452(5),
      O => tmp_3_i_fu_804_p2
    );
\tmp_3_i_reg_1356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => tmp_3_i_fu_804_p2,
      Q => tmp_3_i_reg_1356,
      R => '0'
    );
\tmp_3_reg_1364_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \t_V_2_reg_428_reg_n_2_[0]\,
      Q => tmp_3_reg_1364,
      R => '0'
    );
\tmp_44_i1_reg_1541[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008880800000000"
    )
        port map (
      I0 => \tmp_52_i_reg_1508[0]_i_2_n_2\,
      I1 => \tmp_44_i1_reg_1541[0]_i_2_n_2\,
      I2 => angle_buf_2_V_reg_1488(5),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => \angle_buf_V_1_i_reg_526_reg_n_2_[5]\,
      I5 => \tmp_56_i_reg_1524[0]_i_4_n_2\,
      O => grp_fu_610_p2
    );
\tmp_44_i1_reg_1541[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => angle_buf_2_V_reg_1488(7),
      I1 => \angle_buf_V_1_i_reg_526_reg_n_2_[7]\,
      I2 => angle_buf_2_V_reg_1488(1),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => \angle_buf_V_1_i_reg_526_reg_n_2_[1]\,
      O => \tmp_44_i1_reg_1541[0]_i_2_n_2\
    );
\tmp_44_i1_reg_1541_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_610_p2,
      Q => tmp_44_i1_reg_1541,
      R => '0'
    );
\tmp_46_i_reg_1473[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => l10_buf_2_V_reg_1447(15),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => l10_buf_0_V_reg_501(15),
      O => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(15)
    );
\tmp_46_i_reg_1473[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => l10_buf_2_V_reg_1447(13),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => l10_buf_0_V_reg_501(13),
      O => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(13)
    );
\tmp_46_i_reg_1473[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => l10_buf_2_V_reg_1447(11),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => l10_buf_0_V_reg_501(11),
      O => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(11)
    );
\tmp_46_i_reg_1473[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => l10_buf_2_V_reg_1447(9),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => l10_buf_0_V_reg_501(9),
      O => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(9)
    );
\tmp_46_i_reg_1473[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => l10_buf_2_V_reg_1447(7),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => l10_buf_0_V_reg_501(7),
      O => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(7)
    );
\tmp_46_i_reg_1473[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => l10_buf_2_V_reg_1447(5),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => l10_buf_0_V_reg_501(5),
      O => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(5)
    );
\tmp_46_i_reg_1473[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => l10_buf_2_V_reg_1447(3),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => l10_buf_0_V_reg_501(3),
      O => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(3)
    );
\tmp_46_i_reg_1473[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => l10_buf_2_V_reg_1447(1),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => l10_buf_0_V_reg_501(1),
      O => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(1)
    );
\tmp_46_i_reg_1473[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => l10_buf_2_V_reg_1447(6),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => l10_buf_0_V_reg_501(6),
      O => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(6)
    );
\tmp_46_i_reg_1473[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => l10_buf_2_V_reg_1447(4),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => l10_buf_0_V_reg_501(4),
      O => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(4)
    );
\tmp_46_i_reg_1473[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => l10_buf_2_V_reg_1447(2),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => l10_buf_0_V_reg_501(2),
      O => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(2)
    );
\tmp_46_i_reg_1473[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => l10_buf_2_V_reg_1447(0),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => l10_buf_0_V_reg_501(0),
      O => ap_phi_mux_l10_buf_0_V_phi_fu_505_p4(0)
    );
\tmp_46_i_reg_1473_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buf_0_V_U_n_53,
      Q => tmp_46_i_reg_1473,
      R => '0'
    );
\tmp_47_i_reg_1478[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101000AF10BF"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(8),
      I2 => p_53_in,
      I3 => l10_buf_0_V_reg_501(8),
      I4 => l10_buf_2_V_reg_1447(9),
      I5 => l10_buf_0_V_reg_501(9),
      O => \tmp_47_i_reg_1478[0]_i_10_n_2\
    );
\tmp_47_i_reg_1478[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => grp_fu_583_p1(6),
      I1 => tmp_66_cast_i_reg_1322(6),
      I2 => tmp_66_cast_i_reg_1322(7),
      I3 => grp_fu_583_p1(7),
      O => \tmp_47_i_reg_1478[0]_i_11_n_2\
    );
\tmp_47_i_reg_1478[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => grp_fu_583_p1(4),
      I1 => tmp_66_cast_i_reg_1322(4),
      I2 => tmp_66_cast_i_reg_1322(5),
      I3 => grp_fu_583_p1(5),
      O => \tmp_47_i_reg_1478[0]_i_12_n_2\
    );
\tmp_47_i_reg_1478[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => grp_fu_583_p1(2),
      I1 => tmp_66_cast_i_reg_1322(2),
      I2 => tmp_66_cast_i_reg_1322(3),
      I3 => grp_fu_583_p1(3),
      O => \tmp_47_i_reg_1478[0]_i_13_n_2\
    );
\tmp_47_i_reg_1478[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => grp_fu_583_p1(0),
      I1 => tmp_66_cast_i_reg_1322(0),
      I2 => tmp_66_cast_i_reg_1322(1),
      I3 => grp_fu_583_p1(1),
      O => \tmp_47_i_reg_1478[0]_i_14_n_2\
    );
\tmp_47_i_reg_1478[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_66_cast_i_reg_1322(7),
      I1 => grp_fu_583_p1(7),
      I2 => grp_fu_583_p1(6),
      I3 => tmp_66_cast_i_reg_1322(6),
      O => \tmp_47_i_reg_1478[0]_i_15_n_2\
    );
\tmp_47_i_reg_1478[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_66_cast_i_reg_1322(5),
      I1 => grp_fu_583_p1(5),
      I2 => grp_fu_583_p1(4),
      I3 => tmp_66_cast_i_reg_1322(4),
      O => \tmp_47_i_reg_1478[0]_i_16_n_2\
    );
\tmp_47_i_reg_1478[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_66_cast_i_reg_1322(3),
      I1 => grp_fu_583_p1(3),
      I2 => grp_fu_583_p1(2),
      I3 => tmp_66_cast_i_reg_1322(2),
      O => \tmp_47_i_reg_1478[0]_i_17_n_2\
    );
\tmp_47_i_reg_1478[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_66_cast_i_reg_1322(1),
      I1 => grp_fu_583_p1(1),
      I2 => grp_fu_583_p1(0),
      I3 => tmp_66_cast_i_reg_1322(0),
      O => \tmp_47_i_reg_1478[0]_i_18_n_2\
    );
\tmp_47_i_reg_1478[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter6,
      I1 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      O => p_53_in
    );
\tmp_47_i_reg_1478[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(6),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(6),
      O => grp_fu_583_p1(6)
    );
\tmp_47_i_reg_1478[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(7),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(7),
      O => grp_fu_583_p1(7)
    );
\tmp_47_i_reg_1478[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(4),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(4),
      O => grp_fu_583_p1(4)
    );
\tmp_47_i_reg_1478[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(5),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(5),
      O => grp_fu_583_p1(5)
    );
\tmp_47_i_reg_1478[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(2),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(2),
      O => grp_fu_583_p1(2)
    );
\tmp_47_i_reg_1478[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(3),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(3),
      O => grp_fu_583_p1(3)
    );
\tmp_47_i_reg_1478[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(0),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(0),
      O => grp_fu_583_p1(0)
    );
\tmp_47_i_reg_1478[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0040"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(1),
      I2 => ap_enable_reg_pp1_iter6,
      I3 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I4 => l10_buf_0_V_reg_501(1),
      O => grp_fu_583_p1(1)
    );
\tmp_47_i_reg_1478[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A000ACC0A"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(14),
      I1 => l10_buf_2_V_reg_1447(14),
      I2 => l10_buf_0_V_reg_501(15),
      I3 => p_53_in,
      I4 => l10_buf_2_V_reg_1447(15),
      I5 => ap_CS_fsm_state16,
      O => \tmp_47_i_reg_1478[0]_i_3_n_2\
    );
\tmp_47_i_reg_1478[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFAFFFACCFA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(13),
      I1 => l10_buf_2_V_reg_1447(13),
      I2 => l10_buf_0_V_reg_501(12),
      I3 => p_53_in,
      I4 => l10_buf_2_V_reg_1447(12),
      I5 => ap_CS_fsm_state16,
      O => \tmp_47_i_reg_1478[0]_i_4_n_2\
    );
\tmp_47_i_reg_1478[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFAFFFACCFA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(11),
      I1 => l10_buf_2_V_reg_1447(11),
      I2 => l10_buf_0_V_reg_501(10),
      I3 => p_53_in,
      I4 => l10_buf_2_V_reg_1447(10),
      I5 => ap_CS_fsm_state16,
      O => \tmp_47_i_reg_1478[0]_i_5_n_2\
    );
\tmp_47_i_reg_1478[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFAFFFACCFA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(9),
      I1 => l10_buf_2_V_reg_1447(9),
      I2 => l10_buf_0_V_reg_501(8),
      I3 => p_53_in,
      I4 => l10_buf_2_V_reg_1447(8),
      I5 => ap_CS_fsm_state16,
      O => \tmp_47_i_reg_1478[0]_i_6_n_2\
    );
\tmp_47_i_reg_1478[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050500053305"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(15),
      I1 => l10_buf_2_V_reg_1447(15),
      I2 => l10_buf_0_V_reg_501(14),
      I3 => p_53_in,
      I4 => l10_buf_2_V_reg_1447(14),
      I5 => ap_CS_fsm_state16,
      O => \tmp_47_i_reg_1478[0]_i_7_n_2\
    );
\tmp_47_i_reg_1478[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101000AF10BF"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(12),
      I2 => p_53_in,
      I3 => l10_buf_0_V_reg_501(12),
      I4 => l10_buf_2_V_reg_1447(13),
      I5 => l10_buf_0_V_reg_501(13),
      O => \tmp_47_i_reg_1478[0]_i_8_n_2\
    );
\tmp_47_i_reg_1478[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101000AF10BF"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => l10_buf_2_V_reg_1447(10),
      I2 => p_53_in,
      I3 => l10_buf_0_V_reg_501(10),
      I4 => l10_buf_2_V_reg_1447(11),
      I5 => l10_buf_0_V_reg_501(11),
      O => \tmp_47_i_reg_1478[0]_i_9_n_2\
    );
\tmp_47_i_reg_1478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => \tmp_47_i_reg_1478_reg[0]_i_1_n_2\,
      Q => tmp_47_i_reg_1478,
      R => '0'
    );
\tmp_47_i_reg_1478_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_47_i_reg_1478_reg[0]_i_2_n_2\,
      CO(3) => \tmp_47_i_reg_1478_reg[0]_i_1_n_2\,
      CO(2) => \tmp_47_i_reg_1478_reg[0]_i_1_n_3\,
      CO(1) => \tmp_47_i_reg_1478_reg[0]_i_1_n_4\,
      CO(0) => \tmp_47_i_reg_1478_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_47_i_reg_1478[0]_i_3_n_2\,
      DI(2) => \tmp_47_i_reg_1478[0]_i_4_n_2\,
      DI(1) => \tmp_47_i_reg_1478[0]_i_5_n_2\,
      DI(0) => \tmp_47_i_reg_1478[0]_i_6_n_2\,
      O(3 downto 0) => \NLW_tmp_47_i_reg_1478_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_47_i_reg_1478[0]_i_7_n_2\,
      S(2) => \tmp_47_i_reg_1478[0]_i_8_n_2\,
      S(1) => \tmp_47_i_reg_1478[0]_i_9_n_2\,
      S(0) => \tmp_47_i_reg_1478[0]_i_10_n_2\
    );
\tmp_47_i_reg_1478_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_47_i_reg_1478_reg[0]_i_2_n_2\,
      CO(2) => \tmp_47_i_reg_1478_reg[0]_i_2_n_3\,
      CO(1) => \tmp_47_i_reg_1478_reg[0]_i_2_n_4\,
      CO(0) => \tmp_47_i_reg_1478_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_47_i_reg_1478[0]_i_11_n_2\,
      DI(2) => \tmp_47_i_reg_1478[0]_i_12_n_2\,
      DI(1) => \tmp_47_i_reg_1478[0]_i_13_n_2\,
      DI(0) => \tmp_47_i_reg_1478[0]_i_14_n_2\,
      O(3 downto 0) => \NLW_tmp_47_i_reg_1478_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_47_i_reg_1478[0]_i_15_n_2\,
      S(2) => \tmp_47_i_reg_1478[0]_i_16_n_2\,
      S(1) => \tmp_47_i_reg_1478[0]_i_17_n_2\,
      S(0) => \tmp_47_i_reg_1478[0]_i_18_n_2\
    );
\tmp_48_i1_reg_1560[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \tmp_48_i1_reg_1560[0]_i_2_n_2\,
      I1 => \tmp_56_i_reg_1524[0]_i_2_n_2\,
      I2 => sel0(7),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => sel0(5),
      O => grp_fu_616_p2
    );
\tmp_48_i1_reg_1560[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => angle_buf_2_V_reg_1488(4),
      I1 => \angle_buf_V_1_i_reg_526_reg_n_2_[4]\,
      I2 => angle_buf_2_V_reg_1488(6),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => \angle_buf_V_1_i_reg_526_reg_n_2_[6]\,
      O => \tmp_48_i1_reg_1560[0]_i_2_n_2\
    );
\tmp_48_i1_reg_1560[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => \angle_buf_V_1_i_reg_526_reg_n_2_[1]\,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => angle_buf_2_V_reg_1488(1),
      O => sel0(1)
    );
\tmp_48_i1_reg_1560[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => \angle_buf_V_1_i_reg_526_reg_n_2_[5]\,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => angle_buf_2_V_reg_1488(5),
      O => sel0(5)
    );
\tmp_48_i1_reg_1560_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_616_p2,
      Q => tmp_48_i1_reg_1560,
      R => '0'
    );
\tmp_49_i1_reg_1566[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(8),
      I1 => l10_buf_0_V_reg_501(9),
      O => \tmp_49_i1_reg_1566[0]_i_10_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(6),
      I1 => l10_buf_0_V_reg_501(7),
      O => \tmp_49_i1_reg_1566[0]_i_11_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(4),
      I1 => l10_buf_0_V_reg_501(5),
      O => \tmp_49_i1_reg_1566[0]_i_12_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(2),
      I1 => l10_buf_0_V_reg_501(3),
      O => \tmp_49_i1_reg_1566[0]_i_13_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(0),
      I1 => l10_buf_0_V_reg_501(1),
      O => \tmp_49_i1_reg_1566[0]_i_14_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(7),
      I1 => l10_buf_0_V_reg_501(6),
      O => \tmp_49_i1_reg_1566[0]_i_15_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(5),
      I1 => l10_buf_0_V_reg_501(4),
      O => \tmp_49_i1_reg_1566[0]_i_16_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(3),
      I1 => l10_buf_0_V_reg_501(2),
      O => \tmp_49_i1_reg_1566[0]_i_17_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(1),
      I1 => l10_buf_0_V_reg_501(0),
      O => \tmp_49_i1_reg_1566[0]_i_18_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(14),
      I1 => l10_buf_0_V_reg_501(15),
      O => \tmp_49_i1_reg_1566[0]_i_3_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(13),
      I1 => l10_buf_0_V_reg_501(12),
      O => \tmp_49_i1_reg_1566[0]_i_4_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(11),
      I1 => l10_buf_0_V_reg_501(10),
      O => \tmp_49_i1_reg_1566[0]_i_5_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(9),
      I1 => l10_buf_0_V_reg_501(8),
      O => \tmp_49_i1_reg_1566[0]_i_6_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(14),
      I1 => l10_buf_0_V_reg_501(15),
      O => \tmp_49_i1_reg_1566[0]_i_7_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(12),
      I1 => l10_buf_0_V_reg_501(13),
      O => \tmp_49_i1_reg_1566[0]_i_8_n_2\
    );
\tmp_49_i1_reg_1566[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(10),
      I1 => l10_buf_0_V_reg_501(11),
      O => \tmp_49_i1_reg_1566[0]_i_9_n_2\
    );
\tmp_49_i1_reg_1566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => tmp_49_i1_fu_1072_p2,
      Q => tmp_49_i1_reg_1566,
      R => '0'
    );
\tmp_49_i1_reg_1566_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_49_i1_reg_1566_reg[0]_i_2_n_2\,
      CO(3) => tmp_49_i1_fu_1072_p2,
      CO(2) => \tmp_49_i1_reg_1566_reg[0]_i_1_n_3\,
      CO(1) => \tmp_49_i1_reg_1566_reg[0]_i_1_n_4\,
      CO(0) => \tmp_49_i1_reg_1566_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_49_i1_reg_1566[0]_i_3_n_2\,
      DI(2) => \tmp_49_i1_reg_1566[0]_i_4_n_2\,
      DI(1) => \tmp_49_i1_reg_1566[0]_i_5_n_2\,
      DI(0) => \tmp_49_i1_reg_1566[0]_i_6_n_2\,
      O(3 downto 0) => \NLW_tmp_49_i1_reg_1566_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_49_i1_reg_1566[0]_i_7_n_2\,
      S(2) => \tmp_49_i1_reg_1566[0]_i_8_n_2\,
      S(1) => \tmp_49_i1_reg_1566[0]_i_9_n_2\,
      S(0) => \tmp_49_i1_reg_1566[0]_i_10_n_2\
    );
\tmp_49_i1_reg_1566_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_49_i1_reg_1566_reg[0]_i_2_n_2\,
      CO(2) => \tmp_49_i1_reg_1566_reg[0]_i_2_n_3\,
      CO(1) => \tmp_49_i1_reg_1566_reg[0]_i_2_n_4\,
      CO(0) => \tmp_49_i1_reg_1566_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_49_i1_reg_1566[0]_i_11_n_2\,
      DI(2) => \tmp_49_i1_reg_1566[0]_i_12_n_2\,
      DI(1) => \tmp_49_i1_reg_1566[0]_i_13_n_2\,
      DI(0) => \tmp_49_i1_reg_1566[0]_i_14_n_2\,
      O(3 downto 0) => \NLW_tmp_49_i1_reg_1566_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_49_i1_reg_1566[0]_i_15_n_2\,
      S(2) => \tmp_49_i1_reg_1566[0]_i_16_n_2\,
      S(1) => \tmp_49_i1_reg_1566[0]_i_17_n_2\,
      S(0) => \tmp_49_i1_reg_1566[0]_i_18_n_2\
    );
\tmp_4_reg_1368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \t_V_3_reg_440_reg_n_2_[0]\,
      Q => tmp_4_reg_1368,
      R => '0'
    );
\tmp_50_i1_reg_1572[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8488844421222111"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(9),
      I1 => l10_buf_0_V_reg_501(8),
      I2 => l20_buf_V_0_i_reg_476(9),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(9),
      I5 => grp_fu_622_p1(8),
      O => \tmp_50_i1_reg_1572[0]_i_10_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020BABABA20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(7),
      I1 => grp_fu_622_p1(6),
      I2 => l10_buf_0_V_reg_501(6),
      I3 => l20_buf_0_V_reg_488_pp1_iter6_reg(7),
      I4 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I5 => l20_buf_V_0_i_reg_476(7),
      O => \tmp_50_i1_reg_1572[0]_i_11_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020BABABA20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(5),
      I1 => grp_fu_622_p1(4),
      I2 => l10_buf_0_V_reg_501(4),
      I3 => l20_buf_0_V_reg_488_pp1_iter6_reg(5),
      I4 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I5 => l20_buf_V_0_i_reg_476(5),
      O => \tmp_50_i1_reg_1572[0]_i_12_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020BABABA20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(3),
      I1 => grp_fu_622_p1(2),
      I2 => l10_buf_0_V_reg_501(2),
      I3 => l20_buf_0_V_reg_488_pp1_iter6_reg(3),
      I4 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I5 => l20_buf_V_0_i_reg_476(3),
      O => \tmp_50_i1_reg_1572[0]_i_13_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020BABABA20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(1),
      I1 => grp_fu_622_p1(0),
      I2 => l10_buf_0_V_reg_501(0),
      I3 => l20_buf_0_V_reg_488_pp1_iter6_reg(1),
      I4 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I5 => l20_buf_V_0_i_reg_476(1),
      O => \tmp_50_i1_reg_1572[0]_i_14_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288822241444111"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(6),
      I1 => l10_buf_0_V_reg_501(7),
      I2 => l20_buf_V_0_i_reg_476(7),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(7),
      I5 => grp_fu_622_p1(6),
      O => \tmp_50_i1_reg_1572[0]_i_15_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288822241444111"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(4),
      I1 => l10_buf_0_V_reg_501(5),
      I2 => l20_buf_V_0_i_reg_476(5),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(5),
      I5 => grp_fu_622_p1(4),
      O => \tmp_50_i1_reg_1572[0]_i_16_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288822241444111"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(2),
      I1 => l10_buf_0_V_reg_501(3),
      I2 => l20_buf_V_0_i_reg_476(3),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(3),
      I5 => grp_fu_622_p1(2),
      O => \tmp_50_i1_reg_1572[0]_i_17_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288822241444111"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(0),
      I1 => l10_buf_0_V_reg_501(1),
      I2 => l20_buf_V_0_i_reg_476(1),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(1),
      I5 => grp_fu_622_p1(0),
      O => \tmp_50_i1_reg_1572[0]_i_18_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => l20_buf_V_0_i_reg_476(14),
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(14),
      O => grp_fu_622_p1(14)
    );
\tmp_50_i1_reg_1572[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => l20_buf_V_0_i_reg_476(12),
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(12),
      O => grp_fu_622_p1(12)
    );
\tmp_50_i1_reg_1572[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => l20_buf_V_0_i_reg_476(10),
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(10),
      O => grp_fu_622_p1(10)
    );
\tmp_50_i1_reg_1572[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => l20_buf_V_0_i_reg_476(8),
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(8),
      O => grp_fu_622_p1(8)
    );
\tmp_50_i1_reg_1572[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => l20_buf_V_0_i_reg_476(6),
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(6),
      O => grp_fu_622_p1(6)
    );
\tmp_50_i1_reg_1572[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => l20_buf_V_0_i_reg_476(4),
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(4),
      O => grp_fu_622_p1(4)
    );
\tmp_50_i1_reg_1572[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => l20_buf_V_0_i_reg_476(2),
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(2),
      O => grp_fu_622_p1(2)
    );
\tmp_50_i1_reg_1572[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => l20_buf_V_0_i_reg_476(0),
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(0),
      O => grp_fu_622_p1(0)
    );
\tmp_50_i1_reg_1572[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7771117155500050"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(15),
      I1 => grp_fu_622_p1(14),
      I2 => l20_buf_0_V_reg_488_pp1_iter6_reg(15),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => l20_buf_V_0_i_reg_476(15),
      I5 => l10_buf_0_V_reg_501(14),
      O => \tmp_50_i1_reg_1572[0]_i_3_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020BABABA20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(13),
      I1 => grp_fu_622_p1(12),
      I2 => l10_buf_0_V_reg_501(12),
      I3 => l20_buf_0_V_reg_488_pp1_iter6_reg(13),
      I4 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I5 => l20_buf_V_0_i_reg_476(13),
      O => \tmp_50_i1_reg_1572[0]_i_4_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020BABABA20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(11),
      I1 => grp_fu_622_p1(10),
      I2 => l10_buf_0_V_reg_501(10),
      I3 => l20_buf_0_V_reg_488_pp1_iter6_reg(11),
      I4 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I5 => l20_buf_V_0_i_reg_476(11),
      O => \tmp_50_i1_reg_1572[0]_i_5_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020BABABA20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(9),
      I1 => grp_fu_622_p1(8),
      I2 => l10_buf_0_V_reg_501(8),
      I3 => l20_buf_0_V_reg_488_pp1_iter6_reg(9),
      I4 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I5 => l20_buf_V_0_i_reg_476(9),
      O => \tmp_50_i1_reg_1572[0]_i_6_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800470000B80047"
    )
        port map (
      I0 => l20_buf_V_0_i_reg_476(15),
      I1 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I2 => l20_buf_0_V_reg_488_pp1_iter6_reg(15),
      I3 => l10_buf_0_V_reg_501(14),
      I4 => l10_buf_0_V_reg_501(15),
      I5 => grp_fu_622_p1(14),
      O => \tmp_50_i1_reg_1572[0]_i_7_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8488844421222111"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(13),
      I1 => l10_buf_0_V_reg_501(12),
      I2 => l20_buf_V_0_i_reg_476(13),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(13),
      I5 => grp_fu_622_p1(12),
      O => \tmp_50_i1_reg_1572[0]_i_8_n_2\
    );
\tmp_50_i1_reg_1572[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8488844421222111"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(11),
      I1 => l10_buf_0_V_reg_501(10),
      I2 => l20_buf_V_0_i_reg_476(11),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => l20_buf_0_V_reg_488_pp1_iter6_reg(11),
      I5 => grp_fu_622_p1(10),
      O => \tmp_50_i1_reg_1572[0]_i_9_n_2\
    );
\tmp_50_i1_reg_1572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_622_p2,
      Q => tmp_50_i1_reg_1572,
      R => '0'
    );
\tmp_50_i1_reg_1572_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_50_i1_reg_1572_reg[0]_i_2_n_2\,
      CO(3) => grp_fu_622_p2,
      CO(2) => \tmp_50_i1_reg_1572_reg[0]_i_1_n_3\,
      CO(1) => \tmp_50_i1_reg_1572_reg[0]_i_1_n_4\,
      CO(0) => \tmp_50_i1_reg_1572_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_50_i1_reg_1572[0]_i_3_n_2\,
      DI(2) => \tmp_50_i1_reg_1572[0]_i_4_n_2\,
      DI(1) => \tmp_50_i1_reg_1572[0]_i_5_n_2\,
      DI(0) => \tmp_50_i1_reg_1572[0]_i_6_n_2\,
      O(3 downto 0) => \NLW_tmp_50_i1_reg_1572_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_50_i1_reg_1572[0]_i_7_n_2\,
      S(2) => \tmp_50_i1_reg_1572[0]_i_8_n_2\,
      S(1) => \tmp_50_i1_reg_1572[0]_i_9_n_2\,
      S(0) => \tmp_50_i1_reg_1572[0]_i_10_n_2\
    );
\tmp_50_i1_reg_1572_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_50_i1_reg_1572_reg[0]_i_2_n_2\,
      CO(2) => \tmp_50_i1_reg_1572_reg[0]_i_2_n_3\,
      CO(1) => \tmp_50_i1_reg_1572_reg[0]_i_2_n_4\,
      CO(0) => \tmp_50_i1_reg_1572_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_50_i1_reg_1572[0]_i_11_n_2\,
      DI(2) => \tmp_50_i1_reg_1572[0]_i_12_n_2\,
      DI(1) => \tmp_50_i1_reg_1572[0]_i_13_n_2\,
      DI(0) => \tmp_50_i1_reg_1572[0]_i_14_n_2\,
      O(3 downto 0) => \NLW_tmp_50_i1_reg_1572_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_50_i1_reg_1572[0]_i_15_n_2\,
      S(2) => \tmp_50_i1_reg_1572[0]_i_16_n_2\,
      S(1) => \tmp_50_i1_reg_1572[0]_i_17_n_2\,
      S(0) => \tmp_50_i1_reg_1572[0]_i_18_n_2\
    );
\tmp_52_i1_reg_1577_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_628_p2,
      Q => tmp_52_i1_reg_1577,
      R => '0'
    );
\tmp_52_i_reg_1508[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \tmp_52_i_reg_1508[0]_i_2_n_2\,
      I1 => \tmp_52_i_reg_1508[0]_i_3_n_2\,
      I2 => sel0(3),
      I3 => sel0(7),
      I4 => sel0(4),
      I5 => sel0(6),
      O => grp_fu_628_p2
    );
\tmp_52_i_reg_1508[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => angle_buf_2_V_reg_1488(0),
      I1 => \angle_buf_V_1_i_reg_526_reg_n_2_[0]\,
      I2 => angle_buf_2_V_reg_1488(2),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => \angle_buf_V_1_i_reg_526_reg_n_2_[2]\,
      O => \tmp_52_i_reg_1508[0]_i_2_n_2\
    );
\tmp_52_i_reg_1508[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => angle_buf_2_V_reg_1488(1),
      I1 => \angle_buf_V_1_i_reg_526_reg_n_2_[1]\,
      I2 => angle_buf_2_V_reg_1488(5),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => \angle_buf_V_1_i_reg_526_reg_n_2_[5]\,
      O => \tmp_52_i_reg_1508[0]_i_3_n_2\
    );
\tmp_52_i_reg_1508[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => \angle_buf_V_1_i_reg_526_reg_n_2_[3]\,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => angle_buf_2_V_reg_1488(3),
      O => sel0(3)
    );
\tmp_52_i_reg_1508[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => \angle_buf_V_1_i_reg_526_reg_n_2_[7]\,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => angle_buf_2_V_reg_1488(7),
      O => sel0(7)
    );
\tmp_52_i_reg_1508[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => \angle_buf_V_1_i_reg_526_reg_n_2_[4]\,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => angle_buf_2_V_reg_1488(4),
      O => sel0(4)
    );
\tmp_52_i_reg_1508[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => \angle_buf_V_1_i_reg_526_reg_n_2_[6]\,
      I1 => ap_enable_reg_pp1_iter7_reg_n_2,
      I2 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I3 => ap_CS_fsm_state16,
      I4 => angle_buf_2_V_reg_1488(6),
      O => sel0(6)
    );
\tmp_52_i_reg_1508_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => grp_fu_628_p2,
      Q => tmp_52_i_reg_1508,
      R => '0'
    );
\tmp_54_i1_reg_1588_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_640_p2,
      Q => tmp_54_i1_reg_1588,
      R => '0'
    );
\tmp_54_i_reg_1519[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => l20_buf_0_V_reg_488(9),
      I1 => l20_buf_0_V_reg_488(8),
      I2 => l10_buf_0_V_reg_501(8),
      I3 => l10_buf_0_V_reg_501(9),
      O => \tmp_54_i_reg_1519[0]_i_10_n_2\
    );
\tmp_54_i_reg_1519[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(7),
      I1 => l20_buf_0_V_reg_488(6),
      I2 => l20_buf_0_V_reg_488(7),
      I3 => l10_buf_0_V_reg_501(6),
      O => \tmp_54_i_reg_1519[0]_i_11_n_2\
    );
\tmp_54_i_reg_1519[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(5),
      I1 => l20_buf_0_V_reg_488(4),
      I2 => l20_buf_0_V_reg_488(5),
      I3 => l10_buf_0_V_reg_501(4),
      O => \tmp_54_i_reg_1519[0]_i_12_n_2\
    );
\tmp_54_i_reg_1519[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(3),
      I1 => l20_buf_0_V_reg_488(2),
      I2 => l20_buf_0_V_reg_488(3),
      I3 => l10_buf_0_V_reg_501(2),
      O => \tmp_54_i_reg_1519[0]_i_13_n_2\
    );
\tmp_54_i_reg_1519[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(1),
      I1 => l20_buf_0_V_reg_488(0),
      I2 => l20_buf_0_V_reg_488(1),
      I3 => l10_buf_0_V_reg_501(0),
      O => \tmp_54_i_reg_1519[0]_i_14_n_2\
    );
\tmp_54_i_reg_1519[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l20_buf_0_V_reg_488(7),
      I1 => l20_buf_0_V_reg_488(6),
      I2 => l10_buf_0_V_reg_501(7),
      I3 => l10_buf_0_V_reg_501(6),
      O => \tmp_54_i_reg_1519[0]_i_15_n_2\
    );
\tmp_54_i_reg_1519[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l20_buf_0_V_reg_488(5),
      I1 => l20_buf_0_V_reg_488(4),
      I2 => l10_buf_0_V_reg_501(5),
      I3 => l10_buf_0_V_reg_501(4),
      O => \tmp_54_i_reg_1519[0]_i_16_n_2\
    );
\tmp_54_i_reg_1519[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l20_buf_0_V_reg_488(3),
      I1 => l20_buf_0_V_reg_488(2),
      I2 => l10_buf_0_V_reg_501(3),
      I3 => l10_buf_0_V_reg_501(2),
      O => \tmp_54_i_reg_1519[0]_i_17_n_2\
    );
\tmp_54_i_reg_1519[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l20_buf_0_V_reg_488(1),
      I1 => l20_buf_0_V_reg_488(0),
      I2 => l10_buf_0_V_reg_501(1),
      I3 => l10_buf_0_V_reg_501(0),
      O => \tmp_54_i_reg_1519[0]_i_18_n_2\
    );
\tmp_54_i_reg_1519[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A8E"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(15),
      I1 => l20_buf_0_V_reg_488(14),
      I2 => l20_buf_0_V_reg_488(15),
      I3 => l10_buf_0_V_reg_501(14),
      O => \tmp_54_i_reg_1519[0]_i_3_n_2\
    );
\tmp_54_i_reg_1519[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(13),
      I1 => l20_buf_0_V_reg_488(12),
      I2 => l20_buf_0_V_reg_488(13),
      I3 => l10_buf_0_V_reg_501(12),
      O => \tmp_54_i_reg_1519[0]_i_4_n_2\
    );
\tmp_54_i_reg_1519[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(11),
      I1 => l20_buf_0_V_reg_488(10),
      I2 => l20_buf_0_V_reg_488(11),
      I3 => l10_buf_0_V_reg_501(10),
      O => \tmp_54_i_reg_1519[0]_i_5_n_2\
    );
\tmp_54_i_reg_1519[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(9),
      I1 => l20_buf_0_V_reg_488(8),
      I2 => l20_buf_0_V_reg_488(9),
      I3 => l10_buf_0_V_reg_501(8),
      O => \tmp_54_i_reg_1519[0]_i_6_n_2\
    );
\tmp_54_i_reg_1519[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => l20_buf_0_V_reg_488(15),
      I1 => l20_buf_0_V_reg_488(14),
      I2 => l10_buf_0_V_reg_501(15),
      I3 => l10_buf_0_V_reg_501(14),
      O => \tmp_54_i_reg_1519[0]_i_7_n_2\
    );
\tmp_54_i_reg_1519[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => l20_buf_0_V_reg_488(13),
      I1 => l20_buf_0_V_reg_488(12),
      I2 => l10_buf_0_V_reg_501(12),
      I3 => l10_buf_0_V_reg_501(13),
      O => \tmp_54_i_reg_1519[0]_i_8_n_2\
    );
\tmp_54_i_reg_1519[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => l20_buf_0_V_reg_488(11),
      I1 => l20_buf_0_V_reg_488(10),
      I2 => l10_buf_0_V_reg_501(10),
      I3 => l10_buf_0_V_reg_501(11),
      O => \tmp_54_i_reg_1519[0]_i_9_n_2\
    );
\tmp_54_i_reg_1519_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => grp_fu_640_p2,
      Q => tmp_54_i_reg_1519,
      R => '0'
    );
\tmp_54_i_reg_1519_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_54_i_reg_1519_reg[0]_i_2_n_2\,
      CO(3) => grp_fu_640_p2,
      CO(2) => \tmp_54_i_reg_1519_reg[0]_i_1_n_3\,
      CO(1) => \tmp_54_i_reg_1519_reg[0]_i_1_n_4\,
      CO(0) => \tmp_54_i_reg_1519_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_54_i_reg_1519[0]_i_3_n_2\,
      DI(2) => \tmp_54_i_reg_1519[0]_i_4_n_2\,
      DI(1) => \tmp_54_i_reg_1519[0]_i_5_n_2\,
      DI(0) => \tmp_54_i_reg_1519[0]_i_6_n_2\,
      O(3 downto 0) => \NLW_tmp_54_i_reg_1519_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_54_i_reg_1519[0]_i_7_n_2\,
      S(2) => \tmp_54_i_reg_1519[0]_i_8_n_2\,
      S(1) => \tmp_54_i_reg_1519[0]_i_9_n_2\,
      S(0) => \tmp_54_i_reg_1519[0]_i_10_n_2\
    );
\tmp_54_i_reg_1519_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_54_i_reg_1519_reg[0]_i_2_n_2\,
      CO(2) => \tmp_54_i_reg_1519_reg[0]_i_2_n_3\,
      CO(1) => \tmp_54_i_reg_1519_reg[0]_i_2_n_4\,
      CO(0) => \tmp_54_i_reg_1519_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_54_i_reg_1519[0]_i_11_n_2\,
      DI(2) => \tmp_54_i_reg_1519[0]_i_12_n_2\,
      DI(1) => \tmp_54_i_reg_1519[0]_i_13_n_2\,
      DI(0) => \tmp_54_i_reg_1519[0]_i_14_n_2\,
      O(3 downto 0) => \NLW_tmp_54_i_reg_1519_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_54_i_reg_1519[0]_i_15_n_2\,
      S(2) => \tmp_54_i_reg_1519[0]_i_16_n_2\,
      S(1) => \tmp_54_i_reg_1519[0]_i_17_n_2\,
      S(0) => \tmp_54_i_reg_1519[0]_i_18_n_2\
    );
\tmp_56_i1_reg_1593_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_646_p2,
      Q => tmp_56_i1_reg_1593,
      R => '0'
    );
\tmp_56_i_reg_1524[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880008000000000"
    )
        port map (
      I0 => \tmp_52_i_reg_1508[0]_i_3_n_2\,
      I1 => \tmp_56_i_reg_1524[0]_i_2_n_2\,
      I2 => angle_buf_2_V_reg_1488(7),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => \angle_buf_V_1_i_reg_526_reg_n_2_[7]\,
      I5 => \tmp_56_i_reg_1524[0]_i_4_n_2\,
      O => grp_fu_646_p2
    );
\tmp_56_i_reg_1524[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => angle_buf_2_V_reg_1488(0),
      I1 => \angle_buf_V_1_i_reg_526_reg_n_2_[0]\,
      I2 => angle_buf_2_V_reg_1488(2),
      I3 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I4 => \angle_buf_V_1_i_reg_526_reg_n_2_[2]\,
      O => \tmp_56_i_reg_1524[0]_i_2_n_2\
    );
\tmp_56_i_reg_1524[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter7_reg_n_2,
      I1 => \exitcond_i_i_reg_1373_pp1_iter6_reg_reg_n_2_[0]\,
      I2 => ap_CS_fsm_state16,
      O => \tmp_56_i_reg_1524[0]_i_3_n_2\
    );
\tmp_56_i_reg_1524[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => \angle_buf_V_1_i_reg_526_reg_n_2_[6]\,
      I1 => \tmp_56_i_reg_1524[0]_i_3_n_2\,
      I2 => angle_buf_2_V_reg_1488(6),
      I3 => \angle_buf_V_1_i_reg_526_reg_n_2_[4]\,
      I4 => angle_buf_2_V_reg_1488(4),
      I5 => sel0(3),
      O => \tmp_56_i_reg_1524[0]_i_4_n_2\
    );
\tmp_56_i_reg_1524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => grp_fu_646_p2,
      Q => tmp_56_i_reg_1524,
      R => '0'
    );
\tmp_57_i1_reg_1599_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_597_p2,
      Q => tmp_57_i1_reg_1599,
      R => '0'
    );
\tmp_57_i_reg_1483[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \l00_buf_0_V_reg_538_reg_n_2_[8]\,
      I1 => \slt_reg_1468[0]_i_20_n_2\,
      I2 => l00_buf_V_0_i_reg_550(8),
      I3 => grp_fu_583_p1(8),
      I4 => grp_fu_597_p1(9),
      I5 => grp_fu_583_p1(9),
      O => \tmp_57_i_reg_1483[0]_i_10_n_2\
    );
\tmp_57_i_reg_1483[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(6),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[6]\,
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l00_buf_V_0_i_reg_550(6),
      I4 => grp_fu_597_p1(7),
      I5 => grp_fu_583_p1(7),
      O => \tmp_57_i_reg_1483[0]_i_11_n_2\
    );
\tmp_57_i_reg_1483[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(4),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[4]\,
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l00_buf_V_0_i_reg_550(4),
      I4 => grp_fu_597_p1(5),
      I5 => grp_fu_583_p1(5),
      O => \tmp_57_i_reg_1483[0]_i_12_n_2\
    );
\tmp_57_i_reg_1483[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(2),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[2]\,
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l00_buf_V_0_i_reg_550(2),
      I4 => grp_fu_597_p1(3),
      I5 => grp_fu_583_p1(3),
      O => \tmp_57_i_reg_1483[0]_i_13_n_2\
    );
\tmp_57_i_reg_1483[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(0),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[0]\,
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l00_buf_V_0_i_reg_550(0),
      I4 => grp_fu_597_p1(1),
      I5 => grp_fu_583_p1(1),
      O => \tmp_57_i_reg_1483[0]_i_14_n_2\
    );
\tmp_57_i_reg_1483[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990009000099909"
    )
        port map (
      I0 => grp_fu_597_p1(7),
      I1 => grp_fu_583_p1(7),
      I2 => \l00_buf_0_V_reg_538_reg_n_2_[6]\,
      I3 => \slt_reg_1468[0]_i_20_n_2\,
      I4 => l00_buf_V_0_i_reg_550(6),
      I5 => grp_fu_583_p1(6),
      O => \tmp_57_i_reg_1483[0]_i_15_n_2\
    );
\tmp_57_i_reg_1483[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990009000099909"
    )
        port map (
      I0 => grp_fu_597_p1(5),
      I1 => grp_fu_583_p1(5),
      I2 => \l00_buf_0_V_reg_538_reg_n_2_[4]\,
      I3 => \slt_reg_1468[0]_i_20_n_2\,
      I4 => l00_buf_V_0_i_reg_550(4),
      I5 => grp_fu_583_p1(4),
      O => \tmp_57_i_reg_1483[0]_i_16_n_2\
    );
\tmp_57_i_reg_1483[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990009000099909"
    )
        port map (
      I0 => grp_fu_597_p1(3),
      I1 => grp_fu_583_p1(3),
      I2 => \l00_buf_0_V_reg_538_reg_n_2_[2]\,
      I3 => \slt_reg_1468[0]_i_20_n_2\,
      I4 => l00_buf_V_0_i_reg_550(2),
      I5 => grp_fu_583_p1(2),
      O => \tmp_57_i_reg_1483[0]_i_17_n_2\
    );
\tmp_57_i_reg_1483[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9990009000099909"
    )
        port map (
      I0 => grp_fu_597_p1(1),
      I1 => grp_fu_583_p1(1),
      I2 => \l00_buf_0_V_reg_538_reg_n_2_[0]\,
      I3 => \slt_reg_1468[0]_i_20_n_2\,
      I4 => l00_buf_V_0_i_reg_550(0),
      I5 => grp_fu_583_p1(0),
      O => \tmp_57_i_reg_1483[0]_i_18_n_2\
    );
\tmp_57_i_reg_1483[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l00_buf_V_0_i_reg_550(15),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \l00_buf_0_V_reg_538_reg_n_2_[15]\,
      O => grp_fu_597_p1(15)
    );
\tmp_57_i_reg_1483[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l00_buf_V_0_i_reg_550(13),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \l00_buf_0_V_reg_538_reg_n_2_[13]\,
      O => grp_fu_597_p1(13)
    );
\tmp_57_i_reg_1483[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l00_buf_V_0_i_reg_550(11),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \l00_buf_0_V_reg_538_reg_n_2_[11]\,
      O => grp_fu_597_p1(11)
    );
\tmp_57_i_reg_1483[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l00_buf_V_0_i_reg_550(9),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \l00_buf_0_V_reg_538_reg_n_2_[9]\,
      O => grp_fu_597_p1(9)
    );
\tmp_57_i_reg_1483[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l00_buf_V_0_i_reg_550(7),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \l00_buf_0_V_reg_538_reg_n_2_[7]\,
      O => grp_fu_597_p1(7)
    );
\tmp_57_i_reg_1483[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l00_buf_V_0_i_reg_550(5),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \l00_buf_0_V_reg_538_reg_n_2_[5]\,
      O => grp_fu_597_p1(5)
    );
\tmp_57_i_reg_1483[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l00_buf_V_0_i_reg_550(3),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \l00_buf_0_V_reg_538_reg_n_2_[3]\,
      O => grp_fu_597_p1(3)
    );
\tmp_57_i_reg_1483[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAA8AA"
    )
        port map (
      I0 => l00_buf_V_0_i_reg_550(1),
      I1 => ap_CS_fsm_state16,
      I2 => \exitcond_i_i_reg_1373_pp1_iter5_reg_reg_n_2_[0]\,
      I3 => ap_enable_reg_pp1_iter6,
      I4 => \l00_buf_0_V_reg_538_reg_n_2_[1]\,
      O => grp_fu_597_p1(1)
    );
\tmp_57_i_reg_1483[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(14),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[14]\,
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l00_buf_V_0_i_reg_550(14),
      I4 => grp_fu_583_p1(15),
      I5 => grp_fu_597_p1(15),
      O => \tmp_57_i_reg_1483[0]_i_3_n_2\
    );
\tmp_57_i_reg_1483[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(12),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[12]\,
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l00_buf_V_0_i_reg_550(12),
      I4 => grp_fu_597_p1(13),
      I5 => grp_fu_583_p1(13),
      O => \tmp_57_i_reg_1483[0]_i_4_n_2\
    );
\tmp_57_i_reg_1483[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(10),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[10]\,
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l00_buf_V_0_i_reg_550(10),
      I4 => grp_fu_597_p1(11),
      I5 => grp_fu_583_p1(11),
      O => \tmp_57_i_reg_1483[0]_i_5_n_2\
    );
\tmp_57_i_reg_1483[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF000002A2"
    )
        port map (
      I0 => grp_fu_583_p1(8),
      I1 => \l00_buf_0_V_reg_538_reg_n_2_[8]\,
      I2 => \slt_reg_1468[0]_i_20_n_2\,
      I3 => l00_buf_V_0_i_reg_550(8),
      I4 => grp_fu_597_p1(9),
      I5 => grp_fu_583_p1(9),
      O => \tmp_57_i_reg_1483[0]_i_6_n_2\
    );
\tmp_57_i_reg_1483[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \l00_buf_0_V_reg_538_reg_n_2_[14]\,
      I1 => \slt_reg_1468[0]_i_20_n_2\,
      I2 => l00_buf_V_0_i_reg_550(14),
      I3 => grp_fu_583_p1(14),
      I4 => grp_fu_597_p1(15),
      I5 => grp_fu_583_p1(15),
      O => \tmp_57_i_reg_1483[0]_i_7_n_2\
    );
\tmp_57_i_reg_1483[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \l00_buf_0_V_reg_538_reg_n_2_[12]\,
      I1 => \slt_reg_1468[0]_i_20_n_2\,
      I2 => l00_buf_V_0_i_reg_550(12),
      I3 => grp_fu_583_p1(12),
      I4 => grp_fu_597_p1(13),
      I5 => grp_fu_583_p1(13),
      O => \tmp_57_i_reg_1483[0]_i_8_n_2\
    );
\tmp_57_i_reg_1483[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \l00_buf_0_V_reg_538_reg_n_2_[10]\,
      I1 => \slt_reg_1468[0]_i_20_n_2\,
      I2 => l00_buf_V_0_i_reg_550(10),
      I3 => grp_fu_583_p1(10),
      I4 => grp_fu_597_p1(11),
      I5 => grp_fu_583_p1(11),
      O => \tmp_57_i_reg_1483[0]_i_9_n_2\
    );
\tmp_57_i_reg_1483_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_2_V_reg_14410,
      D => grp_fu_597_p2,
      Q => tmp_57_i_reg_1483,
      R => '0'
    );
\tmp_57_i_reg_1483_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_57_i_reg_1483_reg[0]_i_2_n_2\,
      CO(3) => grp_fu_597_p2,
      CO(2) => \tmp_57_i_reg_1483_reg[0]_i_1_n_3\,
      CO(1) => \tmp_57_i_reg_1483_reg[0]_i_1_n_4\,
      CO(0) => \tmp_57_i_reg_1483_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_57_i_reg_1483[0]_i_3_n_2\,
      DI(2) => \tmp_57_i_reg_1483[0]_i_4_n_2\,
      DI(1) => \tmp_57_i_reg_1483[0]_i_5_n_2\,
      DI(0) => \tmp_57_i_reg_1483[0]_i_6_n_2\,
      O(3 downto 0) => \NLW_tmp_57_i_reg_1483_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_57_i_reg_1483[0]_i_7_n_2\,
      S(2) => \tmp_57_i_reg_1483[0]_i_8_n_2\,
      S(1) => \tmp_57_i_reg_1483[0]_i_9_n_2\,
      S(0) => \tmp_57_i_reg_1483[0]_i_10_n_2\
    );
\tmp_57_i_reg_1483_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_57_i_reg_1483_reg[0]_i_2_n_2\,
      CO(2) => \tmp_57_i_reg_1483_reg[0]_i_2_n_3\,
      CO(1) => \tmp_57_i_reg_1483_reg[0]_i_2_n_4\,
      CO(0) => \tmp_57_i_reg_1483_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_57_i_reg_1483[0]_i_11_n_2\,
      DI(2) => \tmp_57_i_reg_1483[0]_i_12_n_2\,
      DI(1) => \tmp_57_i_reg_1483[0]_i_13_n_2\,
      DI(0) => \tmp_57_i_reg_1483[0]_i_14_n_2\,
      O(3 downto 0) => \NLW_tmp_57_i_reg_1483_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_57_i_reg_1483[0]_i_15_n_2\,
      S(2) => \tmp_57_i_reg_1483[0]_i_16_n_2\,
      S(1) => \tmp_57_i_reg_1483[0]_i_17_n_2\,
      S(0) => \tmp_57_i_reg_1483[0]_i_18_n_2\
    );
\tmp_66_cast_i_reg_1322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => high_threshold_read_reg_1279(0),
      Q => tmp_66_cast_i_reg_1322(0),
      R => '0'
    );
\tmp_66_cast_i_reg_1322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => high_threshold_read_reg_1279(1),
      Q => tmp_66_cast_i_reg_1322(1),
      R => '0'
    );
\tmp_66_cast_i_reg_1322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => high_threshold_read_reg_1279(2),
      Q => tmp_66_cast_i_reg_1322(2),
      R => '0'
    );
\tmp_66_cast_i_reg_1322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => high_threshold_read_reg_1279(3),
      Q => tmp_66_cast_i_reg_1322(3),
      R => '0'
    );
\tmp_66_cast_i_reg_1322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => high_threshold_read_reg_1279(4),
      Q => tmp_66_cast_i_reg_1322(4),
      R => '0'
    );
\tmp_66_cast_i_reg_1322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => high_threshold_read_reg_1279(5),
      Q => tmp_66_cast_i_reg_1322(5),
      R => '0'
    );
\tmp_66_cast_i_reg_1322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => high_threshold_read_reg_1279(6),
      Q => tmp_66_cast_i_reg_1322(6),
      R => '0'
    );
\tmp_66_cast_i_reg_1322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => high_threshold_read_reg_1279(7),
      Q => tmp_66_cast_i_reg_1322(7),
      R => '0'
    );
\tmp_V_3_reg_1627[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \tmp_V_3_reg_1627_reg_n_2_[0]\,
      I1 => ap_CS_fsm_state17,
      I2 => tmp_V_3_reg_1627,
      O => \tmp_V_3_reg_1627[0]_i_1_n_2\
    );
\tmp_V_3_reg_1627[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \tmp_V_3_reg_1627_reg_n_2_[1]\,
      I1 => ap_CS_fsm_state17,
      I2 => \NMS_i1_reg_1552_reg__0\,
      I3 => tmp_V_3_reg_1627,
      O => \tmp_V_3_reg_1627[1]_i_1_n_2\
    );
\tmp_V_3_reg_1627[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0888"
    )
        port map (
      I0 => tmp_56_i1_reg_1593,
      I1 => ap_CS_fsm_state17,
      I2 => tmp_49_i1_reg_1566,
      I3 => tmp_57_i1_reg_1599,
      I4 => \tmp_V_3_reg_1627[1]_i_3_n_2\,
      I5 => \tmp_V_3_reg_1627[1]_i_4_n_2\,
      O => tmp_V_3_reg_1627
    );
\tmp_V_3_reg_1627[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FFFFF44444444"
    )
        port map (
      I0 => tmp_i1_reg_1534,
      I1 => ap_CS_fsm_state17,
      I2 => slt1_reg_1547,
      I3 => l10_buf_0_V_reg_501(15),
      I4 => tmp_44_i1_reg_1541,
      I5 => \tmp_V_3_reg_1627[1]_i_5_n_2\,
      O => \tmp_V_3_reg_1627[1]_i_3_n_2\
    );
\tmp_V_3_reg_1627[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22020000"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => tmp_56_i1_reg_1593,
      I2 => slt2_reg_1583,
      I3 => tmp_54_i1_reg_1588,
      I4 => tmp_52_i1_reg_1577,
      I5 => \tmp_V_3_reg_1627[1]_i_6_n_2\,
      O => \tmp_V_3_reg_1627[1]_i_4_n_2\
    );
\tmp_V_3_reg_1627[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tmp_48_i1_reg_1560,
      I1 => tmp_52_i1_reg_1577,
      I2 => tmp_56_i1_reg_1593,
      I3 => ap_CS_fsm_state17,
      O => \tmp_V_3_reg_1627[1]_i_5_n_2\
    );
\tmp_V_3_reg_1627[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000404040"
    )
        port map (
      I0 => tmp_52_i1_reg_1577,
      I1 => tmp_48_i1_reg_1560,
      I2 => ap_CS_fsm_state17,
      I3 => tmp_49_i1_reg_1566,
      I4 => tmp_56_i1_reg_1593,
      I5 => tmp_50_i1_reg_1572,
      O => \tmp_V_3_reg_1627[1]_i_6_n_2\
    );
\tmp_V_3_reg_1627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_V_3_reg_1627[0]_i_1_n_2\,
      Q => \tmp_V_3_reg_1627_reg_n_2_[0]\,
      R => '0'
    );
\tmp_V_3_reg_1627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_V_3_reg_1627[1]_i_1_n_2\,
      Q => \tmp_V_3_reg_1627_reg_n_2_[1]\,
      R => '0'
    );
\tmp_cast_i_reg_1317_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => low_threshold_read_reg_1274(0),
      Q => \tmp_cast_i_reg_1317_reg_n_2_[0]\,
      R => '0'
    );
\tmp_cast_i_reg_1317_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => low_threshold_read_reg_1274(1),
      Q => \tmp_cast_i_reg_1317_reg_n_2_[1]\,
      R => '0'
    );
\tmp_cast_i_reg_1317_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => low_threshold_read_reg_1274(2),
      Q => \tmp_cast_i_reg_1317_reg_n_2_[2]\,
      R => '0'
    );
\tmp_cast_i_reg_1317_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => low_threshold_read_reg_1274(3),
      Q => \tmp_cast_i_reg_1317_reg_n_2_[3]\,
      R => '0'
    );
\tmp_cast_i_reg_1317_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => low_threshold_read_reg_1274(4),
      Q => \tmp_cast_i_reg_1317_reg_n_2_[4]\,
      R => '0'
    );
\tmp_cast_i_reg_1317_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => low_threshold_read_reg_1274(5),
      Q => \tmp_cast_i_reg_1317_reg_n_2_[5]\,
      R => '0'
    );
\tmp_cast_i_reg_1317_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => low_threshold_read_reg_1274(6),
      Q => \tmp_cast_i_reg_1317_reg_n_2_[6]\,
      R => '0'
    );
\tmp_cast_i_reg_1317_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => low_threshold_read_reg_1274(7),
      Q => \tmp_cast_i_reg_1317_reg_n_2_[7]\,
      R => '0'
    );
\tmp_i1_reg_1534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => grp_fu_605_p2,
      Q => tmp_i1_reg_1534,
      R => '0'
    );
\tmp_i2_reg_1493[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(8),
      I1 => l10_buf_0_V_reg_501(9),
      O => \tmp_i2_reg_1493[0]_i_10_n_2\
    );
\tmp_i2_reg_1493[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(7),
      I1 => \tmp_cast_i_reg_1317_reg_n_2_[6]\,
      I2 => l10_buf_0_V_reg_501(6),
      I3 => \tmp_cast_i_reg_1317_reg_n_2_[7]\,
      O => \tmp_i2_reg_1493[0]_i_11_n_2\
    );
\tmp_i2_reg_1493[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(5),
      I1 => \tmp_cast_i_reg_1317_reg_n_2_[4]\,
      I2 => l10_buf_0_V_reg_501(4),
      I3 => \tmp_cast_i_reg_1317_reg_n_2_[5]\,
      O => \tmp_i2_reg_1493[0]_i_12_n_2\
    );
\tmp_i2_reg_1493[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(3),
      I1 => \tmp_cast_i_reg_1317_reg_n_2_[2]\,
      I2 => l10_buf_0_V_reg_501(2),
      I3 => \tmp_cast_i_reg_1317_reg_n_2_[3]\,
      O => \tmp_i2_reg_1493[0]_i_13_n_2\
    );
\tmp_i2_reg_1493[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(1),
      I1 => \tmp_cast_i_reg_1317_reg_n_2_[0]\,
      I2 => l10_buf_0_V_reg_501(0),
      I3 => \tmp_cast_i_reg_1317_reg_n_2_[1]\,
      O => \tmp_i2_reg_1493[0]_i_14_n_2\
    );
\tmp_i2_reg_1493[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \tmp_cast_i_reg_1317_reg_n_2_[7]\,
      I1 => \tmp_cast_i_reg_1317_reg_n_2_[6]\,
      I2 => l10_buf_0_V_reg_501(7),
      I3 => l10_buf_0_V_reg_501(6),
      O => \tmp_i2_reg_1493[0]_i_15_n_2\
    );
\tmp_i2_reg_1493[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \tmp_cast_i_reg_1317_reg_n_2_[5]\,
      I1 => \tmp_cast_i_reg_1317_reg_n_2_[4]\,
      I2 => l10_buf_0_V_reg_501(5),
      I3 => l10_buf_0_V_reg_501(4),
      O => \tmp_i2_reg_1493[0]_i_16_n_2\
    );
\tmp_i2_reg_1493[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \tmp_cast_i_reg_1317_reg_n_2_[3]\,
      I1 => \tmp_cast_i_reg_1317_reg_n_2_[2]\,
      I2 => l10_buf_0_V_reg_501(3),
      I3 => l10_buf_0_V_reg_501(2),
      O => \tmp_i2_reg_1493[0]_i_17_n_2\
    );
\tmp_i2_reg_1493[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \tmp_cast_i_reg_1317_reg_n_2_[1]\,
      I1 => \tmp_cast_i_reg_1317_reg_n_2_[0]\,
      I2 => l10_buf_0_V_reg_501(1),
      I3 => l10_buf_0_V_reg_501(0),
      O => \tmp_i2_reg_1493[0]_i_18_n_2\
    );
\tmp_i2_reg_1493[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(14),
      I1 => l10_buf_0_V_reg_501(15),
      O => \tmp_i2_reg_1493[0]_i_3_n_2\
    );
\tmp_i2_reg_1493[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(13),
      I1 => l10_buf_0_V_reg_501(12),
      O => \tmp_i2_reg_1493[0]_i_4_n_2\
    );
\tmp_i2_reg_1493[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(11),
      I1 => l10_buf_0_V_reg_501(10),
      O => \tmp_i2_reg_1493[0]_i_5_n_2\
    );
\tmp_i2_reg_1493[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(9),
      I1 => l10_buf_0_V_reg_501(8),
      O => \tmp_i2_reg_1493[0]_i_6_n_2\
    );
\tmp_i2_reg_1493[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(14),
      I1 => l10_buf_0_V_reg_501(15),
      O => \tmp_i2_reg_1493[0]_i_7_n_2\
    );
\tmp_i2_reg_1493[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(12),
      I1 => l10_buf_0_V_reg_501(13),
      O => \tmp_i2_reg_1493[0]_i_8_n_2\
    );
\tmp_i2_reg_1493[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => l10_buf_0_V_reg_501(10),
      I1 => l10_buf_0_V_reg_501(11),
      O => \tmp_i2_reg_1493[0]_i_9_n_2\
    );
\tmp_i2_reg_1493_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => l00_buf_0_V_reg_5380,
      D => grp_fu_605_p2,
      Q => tmp_i2_reg_1493,
      R => '0'
    );
\tmp_i2_reg_1493_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_i2_reg_1493_reg[0]_i_2_n_2\,
      CO(3) => grp_fu_605_p2,
      CO(2) => \tmp_i2_reg_1493_reg[0]_i_1_n_3\,
      CO(1) => \tmp_i2_reg_1493_reg[0]_i_1_n_4\,
      CO(0) => \tmp_i2_reg_1493_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_i2_reg_1493[0]_i_3_n_2\,
      DI(2) => \tmp_i2_reg_1493[0]_i_4_n_2\,
      DI(1) => \tmp_i2_reg_1493[0]_i_5_n_2\,
      DI(0) => \tmp_i2_reg_1493[0]_i_6_n_2\,
      O(3 downto 0) => \NLW_tmp_i2_reg_1493_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_i2_reg_1493[0]_i_7_n_2\,
      S(2) => \tmp_i2_reg_1493[0]_i_8_n_2\,
      S(1) => \tmp_i2_reg_1493[0]_i_9_n_2\,
      S(0) => \tmp_i2_reg_1493[0]_i_10_n_2\
    );
\tmp_i2_reg_1493_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_i2_reg_1493_reg[0]_i_2_n_2\,
      CO(2) => \tmp_i2_reg_1493_reg[0]_i_2_n_3\,
      CO(1) => \tmp_i2_reg_1493_reg[0]_i_2_n_4\,
      CO(0) => \tmp_i2_reg_1493_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_i2_reg_1493[0]_i_11_n_2\,
      DI(2) => \tmp_i2_reg_1493[0]_i_12_n_2\,
      DI(1) => \tmp_i2_reg_1493[0]_i_13_n_2\,
      DI(0) => \tmp_i2_reg_1493[0]_i_14_n_2\,
      O(3 downto 0) => \NLW_tmp_i2_reg_1493_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_i2_reg_1493[0]_i_15_n_2\,
      S(2) => \tmp_i2_reg_1493[0]_i_16_n_2\,
      S(1) => \tmp_i2_reg_1493[0]_i_17_n_2\,
      S(0) => \tmp_i2_reg_1493[0]_i_18_n_2\
    );
\tmp_i_8_reg_1330[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0A"
    )
        port map (
      I0 => \tmp_i_8_reg_1330[0]_i_2_n_2\,
      I1 => ap_CS_fsm_state6,
      I2 => exitcond_i_fu_688_p2,
      I3 => \tmp_i_8_reg_1330_reg_n_2_[0]\,
      O => \tmp_i_8_reg_1330[0]_i_1_n_2\
    );
\tmp_i_8_reg_1330[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \tmp_i_8_reg_1330[0]_i_3_n_2\,
      I1 => \t_V_1_reg_416_reg_n_2_[0]\,
      I2 => \t_V_1_reg_416_reg_n_2_[1]\,
      I3 => \t_V_1_reg_416_reg_n_2_[3]\,
      I4 => \t_V_1_reg_416_reg_n_2_[2]\,
      I5 => \tmp_i_8_reg_1330[0]_i_4_n_2\,
      O => \tmp_i_8_reg_1330[0]_i_2_n_2\
    );
\tmp_i_8_reg_1330[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \t_V_1_reg_416_reg_n_2_[7]\,
      I1 => \t_V_1_reg_416_reg_n_2_[6]\,
      I2 => \t_V_1_reg_416_reg_n_2_[5]\,
      I3 => \t_V_1_reg_416_reg_n_2_[4]\,
      O => \tmp_i_8_reg_1330[0]_i_3_n_2\
    );
\tmp_i_8_reg_1330[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \t_V_1_reg_416_reg_n_2_[8]\,
      I1 => \t_V_1_reg_416_reg_n_2_[9]\,
      I2 => \t_V_1_reg_416_reg_n_2_[10]\,
      I3 => \t_V_1_reg_416_reg_n_2_[11]\,
      I4 => \t_V_1_reg_416_reg_n_2_[12]\,
      I5 => ap_CS_fsm_state6,
      O => \tmp_i_8_reg_1330[0]_i_4_n_2\
    );
\tmp_i_8_reg_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_i_8_reg_1330[0]_i_1_n_2\,
      Q => \tmp_i_8_reg_1330_reg_n_2_[0]\,
      R => '0'
    );
\tmp_i_reg_1293[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA8A8A8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \exitcond1_i_reg_1284_reg_n_2_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_2,
      I3 => magnitude_mat_V_V_empty_n,
      I4 => phase_mat_V_V_empty_n,
      I5 => exitcond1_i_fu_665_p2,
      O => tmp_i_reg_1293_reg0
    );
\tmp_i_reg_1293_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \tmp_i_reg_1293_reg__0\(0),
      Q => \tmp_i_reg_1293_pp0_iter1_reg_reg__0\(0),
      R => '0'
    );
\tmp_i_reg_1293_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \tmp_i_reg_1293_reg__0\(10),
      Q => \tmp_i_reg_1293_pp0_iter1_reg_reg__0\(10),
      R => '0'
    );
\tmp_i_reg_1293_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \tmp_i_reg_1293_reg__0\(1),
      Q => \tmp_i_reg_1293_pp0_iter1_reg_reg__0\(1),
      R => '0'
    );
\tmp_i_reg_1293_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \tmp_i_reg_1293_reg__0\(2),
      Q => \tmp_i_reg_1293_pp0_iter1_reg_reg__0\(2),
      R => '0'
    );
\tmp_i_reg_1293_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \tmp_i_reg_1293_reg__0\(3),
      Q => \tmp_i_reg_1293_pp0_iter1_reg_reg__0\(3),
      R => '0'
    );
\tmp_i_reg_1293_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \tmp_i_reg_1293_reg__0\(4),
      Q => \tmp_i_reg_1293_pp0_iter1_reg_reg__0\(4),
      R => '0'
    );
\tmp_i_reg_1293_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \tmp_i_reg_1293_reg__0\(5),
      Q => \tmp_i_reg_1293_pp0_iter1_reg_reg__0\(5),
      R => '0'
    );
\tmp_i_reg_1293_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \tmp_i_reg_1293_reg__0\(6),
      Q => \tmp_i_reg_1293_pp0_iter1_reg_reg__0\(6),
      R => '0'
    );
\tmp_i_reg_1293_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \tmp_i_reg_1293_reg__0\(7),
      Q => \tmp_i_reg_1293_pp0_iter1_reg_reg__0\(7),
      R => '0'
    );
\tmp_i_reg_1293_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \tmp_i_reg_1293_reg__0\(8),
      Q => \tmp_i_reg_1293_pp0_iter1_reg_reg__0\(8),
      R => '0'
    );
\tmp_i_reg_1293_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_in,
      D => \tmp_i_reg_1293_reg__0\(9),
      Q => \tmp_i_reg_1293_pp0_iter1_reg_reg__0\(9),
      R => '0'
    );
\tmp_i_reg_1293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_reg_1293_reg0,
      D => \t_V_reg_405_reg__0\(0),
      Q => \tmp_i_reg_1293_reg__0\(0),
      R => '0'
    );
\tmp_i_reg_1293_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_reg_1293_reg0,
      D => \t_V_reg_405_reg__0\(10),
      Q => \tmp_i_reg_1293_reg__0\(10),
      R => '0'
    );
\tmp_i_reg_1293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_reg_1293_reg0,
      D => \t_V_reg_405_reg__0\(1),
      Q => \tmp_i_reg_1293_reg__0\(1),
      R => '0'
    );
\tmp_i_reg_1293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_reg_1293_reg0,
      D => \t_V_reg_405_reg__0\(2),
      Q => \tmp_i_reg_1293_reg__0\(2),
      R => '0'
    );
\tmp_i_reg_1293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_reg_1293_reg0,
      D => \t_V_reg_405_reg__0\(3),
      Q => \tmp_i_reg_1293_reg__0\(3),
      R => '0'
    );
\tmp_i_reg_1293_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_reg_1293_reg0,
      D => \t_V_reg_405_reg__0\(4),
      Q => \tmp_i_reg_1293_reg__0\(4),
      R => '0'
    );
\tmp_i_reg_1293_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_reg_1293_reg0,
      D => \t_V_reg_405_reg__0\(5),
      Q => \tmp_i_reg_1293_reg__0\(5),
      R => '0'
    );
\tmp_i_reg_1293_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_reg_1293_reg0,
      D => \t_V_reg_405_reg__0\(6),
      Q => \tmp_i_reg_1293_reg__0\(6),
      R => '0'
    );
\tmp_i_reg_1293_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_reg_1293_reg0,
      D => \t_V_reg_405_reg__0\(7),
      Q => \tmp_i_reg_1293_reg__0\(7),
      R => '0'
    );
\tmp_i_reg_1293_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_reg_1293_reg0,
      D => \t_V_reg_405_reg__0\(8),
      Q => \tmp_i_reg_1293_reg__0\(8),
      R => '0'
    );
\tmp_i_reg_1293_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_i_reg_1293_reg0,
      D => \t_V_reg_405_reg__0\(9),
      Q => \tmp_i_reg_1293_reg__0\(9),
      R => '0'
    );
\write_ind_V_reg_1616[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_3_reg_440_reg_n_2_[0]\,
      O => write_ind_V_fu_1090_p2(0)
    );
\write_ind_V_reg_1616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => write_ind_V_fu_1090_p2(0),
      Q => write_ind_V_reg_1616(0),
      R => '0'
    );
\write_ind_V_reg_1616_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => write_ind_V_fu_1090_p2(10),
      Q => write_ind_V_reg_1616(10),
      R => '0'
    );
\write_ind_V_reg_1616_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => write_ind_V_fu_1090_p2(11),
      Q => write_ind_V_reg_1616(11),
      R => '0'
    );
\write_ind_V_reg_1616_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => write_ind_V_fu_1090_p2(12),
      Q => write_ind_V_reg_1616(12),
      R => '0'
    );
\write_ind_V_reg_1616_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_ind_V_reg_1616_reg[8]_i_1_n_2\,
      CO(3) => \NLW_write_ind_V_reg_1616_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \write_ind_V_reg_1616_reg[12]_i_1_n_3\,
      CO(1) => \write_ind_V_reg_1616_reg[12]_i_1_n_4\,
      CO(0) => \write_ind_V_reg_1616_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => write_ind_V_fu_1090_p2(12 downto 9),
      S(3) => \t_V_3_reg_440_reg_n_2_[12]\,
      S(2) => \t_V_3_reg_440_reg_n_2_[11]\,
      S(1) => \t_V_3_reg_440_reg_n_2_[10]\,
      S(0) => \t_V_3_reg_440_reg_n_2_[9]\
    );
\write_ind_V_reg_1616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => write_ind_V_fu_1090_p2(1),
      Q => write_ind_V_reg_1616(1),
      R => '0'
    );
\write_ind_V_reg_1616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => write_ind_V_fu_1090_p2(2),
      Q => write_ind_V_reg_1616(2),
      R => '0'
    );
\write_ind_V_reg_1616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => write_ind_V_fu_1090_p2(3),
      Q => write_ind_V_reg_1616(3),
      R => '0'
    );
\write_ind_V_reg_1616_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => write_ind_V_fu_1090_p2(4),
      Q => write_ind_V_reg_1616(4),
      R => '0'
    );
\write_ind_V_reg_1616_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \write_ind_V_reg_1616_reg[4]_i_1_n_2\,
      CO(2) => \write_ind_V_reg_1616_reg[4]_i_1_n_3\,
      CO(1) => \write_ind_V_reg_1616_reg[4]_i_1_n_4\,
      CO(0) => \write_ind_V_reg_1616_reg[4]_i_1_n_5\,
      CYINIT => \t_V_3_reg_440_reg_n_2_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => write_ind_V_fu_1090_p2(4 downto 1),
      S(3) => \t_V_3_reg_440_reg_n_2_[4]\,
      S(2) => \t_V_3_reg_440_reg_n_2_[3]\,
      S(1) => \t_V_3_reg_440_reg_n_2_[2]\,
      S(0) => \t_V_3_reg_440_reg_n_2_[1]\
    );
\write_ind_V_reg_1616_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => write_ind_V_fu_1090_p2(5),
      Q => write_ind_V_reg_1616(5),
      R => '0'
    );
\write_ind_V_reg_1616_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => write_ind_V_fu_1090_p2(6),
      Q => write_ind_V_reg_1616(6),
      R => '0'
    );
\write_ind_V_reg_1616_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => write_ind_V_fu_1090_p2(7),
      Q => write_ind_V_reg_1616(7),
      R => '0'
    );
\write_ind_V_reg_1616_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => write_ind_V_fu_1090_p2(8),
      Q => write_ind_V_reg_1616(8),
      R => '0'
    );
\write_ind_V_reg_1616_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_ind_V_reg_1616_reg[4]_i_1_n_2\,
      CO(3) => \write_ind_V_reg_1616_reg[8]_i_1_n_2\,
      CO(2) => \write_ind_V_reg_1616_reg[8]_i_1_n_3\,
      CO(1) => \write_ind_V_reg_1616_reg[8]_i_1_n_4\,
      CO(0) => \write_ind_V_reg_1616_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => write_ind_V_fu_1090_p2(8 downto 5),
      S(3) => \t_V_3_reg_440_reg_n_2_[8]\,
      S(2) => \t_V_3_reg_440_reg_n_2_[7]\,
      S(1) => \t_V_3_reg_440_reg_n_2_[6]\,
      S(0) => \t_V_3_reg_440_reg_n_2_[5]\
    );
\write_ind_V_reg_1616_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => write_ind_V_fu_1090_p2(9),
      Q => write_ind_V_reg_1616(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSobel is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_20_reg_1153_pp1_iter7_reg_reg[0]\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0\ : out STD_LOGIC;
    p_dst_V_V_din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    p_dst1_V_V_din : out STD_LOGIC_VECTOR ( 10 downto 0 );
    xFSobel_U0_p_src_V_V_read : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    xFSobel_U0_ap_ready : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    gradx_mat_V_V_full_n : in STD_LOGIC;
    grady_mat_V_V_full_n : in STD_LOGIC;
    ap_enable_reg_pp1_iter4_reg : in STD_LOGIC;
    p_src_V_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    gaussian_mat_V_V_empty_n : in STD_LOGIC;
    start_for_xFDuplicate_rows_U0_full_n : in STD_LOGIC;
    xFSobel_U0_ap_start : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSobel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSobel is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal grp_xFSobel3x3_fu_54_ap_start_reg : STD_LOGIC;
  signal grp_xFSobel3x3_fu_54_n_33 : STD_LOGIC;
  signal grp_xFSobel3x3_fu_54_n_34 : STD_LOGIC;
  signal grp_xFSobel3x3_fu_54_n_6 : STD_LOGIC;
  signal grp_xFSobel3x3_fu_54_n_8 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Q(0) <= \^q\(0);
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobel3x3_fu_54_n_34,
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_enable_reg_pp1_iter4_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobel3x3_fu_54_n_33,
      Q => \^q\(0),
      R => ap_enable_reg_pp1_iter4_reg
    );
grp_xFSobel3x3_fu_54: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSobel3x3
     port map (
      D(1) => grp_xFSobel3x3_fu_54_n_33,
      D(0) => grp_xFSobel3x3_fu_54_n_34,
      E(0) => E(0),
      Q(1) => \^q\(0),
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      \ap_CS_fsm_reg[0]_0\ => grp_xFSobel3x3_fu_54_n_8,
      \ap_CS_fsm_reg[0]_1\ => \^start_once_reg\,
      \ap_CS_fsm_reg[1]_0\ => xFSobel_U0_ap_ready,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter4_reg_0 => ap_enable_reg_pp1_iter4_reg,
      ap_rst_n => ap_rst_n,
      gaussian_mat_V_V_empty_n => gaussian_mat_V_V_empty_n,
      gradx_mat_V_V_full_n => gradx_mat_V_V_full_n,
      grady_mat_V_V_full_n => grady_mat_V_V_full_n,
      grp_xFSobel3x3_fu_54_ap_start_reg => grp_xFSobel3x3_fu_54_ap_start_reg,
      internal_full_n_reg(0) => internal_full_n_reg(0),
      p_dst1_V_V_din(10 downto 0) => p_dst1_V_V_din(10 downto 0),
      p_dst_V_V_din(10 downto 0) => p_dst_V_V_din(10 downto 0),
      p_src_V_V_dout(7 downto 0) => p_src_V_V_dout(7 downto 0),
      start_for_xFDuplicate_rows_U0_full_n => start_for_xFDuplicate_rows_U0_full_n,
      start_once_reg_reg => grp_xFSobel3x3_fu_54_n_6,
      \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0\ => \tmp_20_reg_1153_pp1_iter7_reg_reg[0]\,
      \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_1\ => \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0\,
      xFSobel_U0_ap_start => xFSobel_U0_ap_start,
      xFSobel_U0_p_src_V_V_read => xFSobel_U0_p_src_V_V_read
    );
grp_xFSobel3x3_fu_54_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobel3x3_fu_54_n_8,
      Q => grp_xFSobel3x3_fu_54_ap_start_reg,
      R => ap_enable_reg_pp1_iter4_reg
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFSobel3x3_fu_54_n_6,
      Q => \^start_once_reg\,
      R => ap_enable_reg_pp1_iter4_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFCannyKernel is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter7_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_56_i_reg_1524_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_xFCannyKernel_fu_80_ap_start_reg_reg : in STD_LOGIC;
    ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done : in STD_LOGIC;
    strm_src_V_V_empty_n : in STD_LOGIC;
    strm_dst_V_V_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_xFCannyKernel_fu_80_ap_start_reg : in STD_LOGIC;
    xFCannyEdgeDetector_U0_ap_start : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_for_post_process_U0_full_n : in STD_LOGIC;
    p_src_mat_V_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_threshold_read_reg_1274_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_threshold_read_reg_1279_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFCannyKernel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFCannyKernel is
  signal \SRL_SIG_reg[0]_10\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \SRL_SIG_reg[0]_6\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \SRL_SIG_reg[1]_11\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \SRL_SIG_reg[1]_7\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal gaussian_mat_V_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gaussian_mat_V_V_empty_n : STD_LOGIC;
  signal gaussian_mat_V_V_full_n : STD_LOGIC;
  signal gradx1_mat_V_V_U_n_37 : STD_LOGIC;
  signal gradx1_mat_V_V_U_n_4 : STD_LOGIC;
  signal gradx1_mat_V_V_U_n_5 : STD_LOGIC;
  signal gradx1_mat_V_V_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gradx1_mat_V_V_empty_n : STD_LOGIC;
  signal gradx1_mat_V_V_full_n : STD_LOGIC;
  signal gradx2_mat_V_V_dout : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal gradx2_mat_V_V_empty_n : STD_LOGIC;
  signal gradx2_mat_V_V_full_n : STD_LOGIC;
  signal gradx_mat_V_V_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gradx_mat_V_V_empty_n : STD_LOGIC;
  signal gradx_mat_V_V_full_n : STD_LOGIC;
  signal grady1_mat_V_V_U_n_37 : STD_LOGIC;
  signal grady1_mat_V_V_U_n_4 : STD_LOGIC;
  signal grady1_mat_V_V_U_n_5 : STD_LOGIC;
  signal grady1_mat_V_V_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grady1_mat_V_V_empty_n : STD_LOGIC;
  signal grady1_mat_V_V_full_n : STD_LOGIC;
  signal grady2_mat_V_V_dout : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grady2_mat_V_V_empty_n : STD_LOGIC;
  signal grady2_mat_V_V_full_n : STD_LOGIC;
  signal grady_mat_V_V_U_n_3 : STD_LOGIC;
  signal grady_mat_V_V_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grady_mat_V_V_full_n : STD_LOGIC;
  signal grp_xFCannyKernel_fu_80_ap_ready : STD_LOGIC;
  signal magnitude_mat_V_V_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal magnitude_mat_V_V_empty_n : STD_LOGIC;
  signal magnitude_mat_V_V_full_n : STD_LOGIC;
  signal p_highthreshold_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_highthreshold_c_empty_n : STD_LOGIC;
  signal p_highthreshold_c_full_n : STD_LOGIC;
  signal p_lowthreshold_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lowthreshold_c_empty_n : STD_LOGIC;
  signal p_lowthreshold_c_full_n : STD_LOGIC;
  signal phase_mat_V_V_dout : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal phase_mat_V_V_empty_n : STD_LOGIC;
  signal phase_mat_V_V_full_n : STD_LOGIC;
  signal push : STD_LOGIC;
  signal sel_tmp2_reg_413 : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal shiftReg_ce_3 : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead1 : STD_LOGIC;
  signal start_for_xFAngleKernel_U0_full_n : STD_LOGIC;
  signal start_for_xFDuplicate_rows_U0_full_n : STD_LOGIC;
  signal start_for_xFMagnitudeKernel_U0_full_n : STD_LOGIC;
  signal start_for_xFSobel_U0_full_n : STD_LOGIC;
  signal start_for_xFSuppression3x3_U0_full_n : STD_LOGIC;
  signal start_for_xFSupprocq_U_n_6 : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_1 : STD_LOGIC;
  signal start_once_reg_2 : STD_LOGIC;
  signal t_V_reg_328 : STD_LOGIC;
  signal t_V_reg_3280 : STD_LOGIC;
  signal xFAngleKernel_U0_ap_ready : STD_LOGIC;
  signal xFAngleKernel_U0_ap_start : STD_LOGIC;
  signal xFAngleKernel_U0_n_3 : STD_LOGIC;
  signal xFAngleKernel_U0_p_dst_V_V_din : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal xFAngleKernel_U0_p_src1_V_V_read : STD_LOGIC;
  signal xFAverageGaussianMas_U0_n_19 : STD_LOGIC;
  signal xFAverageGaussianMas_U0_n_20 : STD_LOGIC;
  signal xFAverageGaussianMas_U0_n_7 : STD_LOGIC;
  signal xFAverageGaussianMas_U0_p_lowthreshold_out_write : STD_LOGIC;
  signal xFAverageGaussianMas_U0_p_out_mat_V_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xFDuplicate_rows_U0_ap_ready : STD_LOGIC;
  signal xFDuplicate_rows_U0_ap_start : STD_LOGIC;
  signal xFDuplicate_rows_U0_n_5 : STD_LOGIC;
  signal xFDuplicate_rows_U0_n_6 : STD_LOGIC;
  signal xFDuplicate_rows_U0_n_7 : STD_LOGIC;
  signal xFDuplicate_rows_U0_n_8 : STD_LOGIC;
  signal xFDuplicate_rows_U0_p_src_mat1_V_V_read : STD_LOGIC;
  signal xFMagnitudeKernel_U0_ap_ready : STD_LOGIC;
  signal xFMagnitudeKernel_U0_ap_start : STD_LOGIC;
  signal xFMagnitudeKernel_U0_p_dst_V_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xFMagnitudeKernel_U0_p_dst_V_V_write : STD_LOGIC;
  signal xFMagnitudeKernel_U0_p_src2_V_V_read : STD_LOGIC;
  signal xFSobel_U0_ap_ready : STD_LOGIC;
  signal xFSobel_U0_ap_start : STD_LOGIC;
  signal xFSobel_U0_n_30 : STD_LOGIC;
  signal xFSobel_U0_n_4 : STD_LOGIC;
  signal xFSobel_U0_n_6 : STD_LOGIC;
  signal xFSobel_U0_p_dst1_V_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xFSobel_U0_p_dst_V_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xFSobel_U0_p_src_V_V_read : STD_LOGIC;
  signal xFSuppression3x3_U0_ap_ready : STD_LOGIC;
  signal xFSuppression3x3_U0_ap_start : STD_LOGIC;
  signal xFSuppression3x3_U0_low_threshold_read : STD_LOGIC;
  signal xFSuppression3x3_U0_n_10 : STD_LOGIC;
  signal xFSuppression3x3_U0_p_phase_mat_V_V_read : STD_LOGIC;
begin
  SS(0) <= \^ss\(0);
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
gaussian_mat_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A
     port map (
      D(7 downto 0) => gaussian_mat_V_V_dout(7 downto 0),
      E(0) => shiftReg_ce_0,
      Q(0) => ap_CS_fsm_state2,
      \SRL_SIG_reg[0][7]\(7 downto 0) => xFAverageGaussianMas_U0_p_out_mat_V_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gaussian_mat_V_V_empty_n => gaussian_mat_V_V_empty_n,
      gaussian_mat_V_V_full_n => gaussian_mat_V_V_full_n,
      \mOutPtr_reg[0]_0\ => xFAverageGaussianMas_U0_n_19,
      \mOutPtr_reg[0]_1\ => xFSobel_U0_n_30,
      \mOutPtr_reg[0]_2\ => \^ss\(0),
      xFSobel_U0_p_src_V_V_read => xFSobel_U0_p_src_V_V_read
    );
gradx1_mat_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A
     port map (
      D(10) => gradx1_mat_V_V_dout(15),
      D(9 downto 0) => gradx1_mat_V_V_dout(9 downto 0),
      Q(9 downto 0) => \SRL_SIG_reg[1]_7\(10 downto 1),
      \SRL_SIG_reg[0][15]\(9) => \SRL_SIG_reg[0]_6\(15),
      \SRL_SIG_reg[0][15]\(8 downto 0) => \SRL_SIG_reg[0]_6\(9 downto 1),
      \SRL_SIG_reg[0][15]_0\(10) => gradx_mat_V_V_dout(15),
      \SRL_SIG_reg[0][15]_0\(9 downto 0) => gradx_mat_V_V_dout(9 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gradx1_mat_V_V_empty_n => gradx1_mat_V_V_empty_n,
      gradx1_mat_V_V_full_n => gradx1_mat_V_V_full_n,
      internal_empty_n_reg_0 => xFDuplicate_rows_U0_n_5,
      \mOutPtr_reg[0]_0\ => gradx1_mat_V_V_U_n_5,
      \mOutPtr_reg[1]_0\ => gradx1_mat_V_V_U_n_4,
      \mOutPtr_reg[1]_1\ => \^ss\(0),
      p_src1_V_V_dout(0) => gradx1_mat_V_V_U_n_37,
      xFDuplicate_rows_U0_p_src_mat1_V_V_read => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      xFMagnitudeKernel_U0_p_src2_V_V_read => xFMagnitudeKernel_U0_p_src2_V_V_read
    );
gradx2_mat_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_2
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gradx2_mat_V_V_dout(10) => gradx2_mat_V_V_dout(14),
      gradx2_mat_V_V_dout(9 downto 0) => gradx2_mat_V_V_dout(9 downto 0),
      gradx2_mat_V_V_empty_n => gradx2_mat_V_V_empty_n,
      gradx2_mat_V_V_full_n => gradx2_mat_V_V_full_n,
      if_din(10) => gradx_mat_V_V_dout(15),
      if_din(9 downto 0) => gradx_mat_V_V_dout(9 downto 0),
      internal_empty_n_reg_0 => xFDuplicate_rows_U0_n_6,
      \mOutPtr_reg[0]_0\ => \^ss\(0),
      xFAngleKernel_U0_p_src1_V_V_read => xFAngleKernel_U0_p_src1_V_V_read,
      xFDuplicate_rows_U0_p_src_mat1_V_V_read => xFDuplicate_rows_U0_p_src_mat1_V_V_read
    );
gradx_mat_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_3
     port map (
      E(0) => shiftReg_ce_4,
      Q(10) => xFSobel_U0_p_dst_V_V_din(15),
      Q(9 downto 0) => xFSobel_U0_p_dst_V_V_din(9 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gradx_mat_V_V_empty_n => gradx_mat_V_V_empty_n,
      gradx_mat_V_V_full_n => gradx_mat_V_V_full_n,
      if_din(10) => gradx_mat_V_V_dout(15),
      if_din(9 downto 0) => gradx_mat_V_V_dout(9 downto 0),
      \mOutPtr_reg[0]_0\ => xFSobel_U0_n_4,
      \mOutPtr_reg[1]_0\ => \^ss\(0),
      xFDuplicate_rows_U0_p_src_mat1_V_V_read => xFDuplicate_rows_U0_p_src_mat1_V_V_read
    );
grady1_mat_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_4
     port map (
      D(10) => grady1_mat_V_V_dout(15),
      D(9 downto 0) => grady1_mat_V_V_dout(9 downto 0),
      Q(9 downto 0) => \SRL_SIG_reg[1]_11\(10 downto 1),
      \SRL_SIG_reg[0][15]\(9) => \SRL_SIG_reg[0]_10\(15),
      \SRL_SIG_reg[0][15]\(8 downto 0) => \SRL_SIG_reg[0]_10\(9 downto 1),
      \SRL_SIG_reg[0][15]_0\(10) => grady_mat_V_V_dout(15),
      \SRL_SIG_reg[0][15]_0\(9 downto 0) => grady_mat_V_V_dout(9 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grady1_mat_V_V_empty_n => grady1_mat_V_V_empty_n,
      grady1_mat_V_V_full_n => grady1_mat_V_V_full_n,
      internal_empty_n_reg_0 => xFDuplicate_rows_U0_n_7,
      \mOutPtr_reg[0]_0\ => grady1_mat_V_V_U_n_5,
      \mOutPtr_reg[1]_0\ => grady1_mat_V_V_U_n_4,
      \mOutPtr_reg[1]_1\ => \^ss\(0),
      p_src2_V_V_dout(0) => grady1_mat_V_V_U_n_37,
      xFDuplicate_rows_U0_p_src_mat1_V_V_read => xFDuplicate_rows_U0_p_src_mat1_V_V_read,
      xFMagnitudeKernel_U0_p_src2_V_V_read => xFMagnitudeKernel_U0_p_src2_V_V_read
    );
grady2_mat_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_5
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grady2_mat_V_V_dout(10) => grady2_mat_V_V_dout(14),
      grady2_mat_V_V_dout(9 downto 0) => grady2_mat_V_V_dout(9 downto 0),
      grady2_mat_V_V_empty_n => grady2_mat_V_V_empty_n,
      grady2_mat_V_V_full_n => grady2_mat_V_V_full_n,
      if_din(10) => grady_mat_V_V_dout(15),
      if_din(9 downto 0) => grady_mat_V_V_dout(9 downto 0),
      internal_empty_n_reg_0 => xFDuplicate_rows_U0_n_8,
      \mOutPtr_reg[0]_0\ => \^ss\(0),
      xFAngleKernel_U0_p_src1_V_V_read => xFAngleKernel_U0_p_src1_V_V_read,
      xFDuplicate_rows_U0_p_src_mat1_V_V_read => xFDuplicate_rows_U0_p_src_mat1_V_V_read
    );
grady_mat_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_6
     port map (
      E(0) => shiftReg_ce_3,
      Q(10) => xFSobel_U0_p_dst1_V_V_din(15),
      Q(9 downto 0) => xFSobel_U0_p_dst1_V_V_din(9 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gradx1_mat_V_V_full_n => gradx1_mat_V_V_full_n,
      gradx2_mat_V_V_full_n => gradx2_mat_V_V_full_n,
      gradx_mat_V_V_empty_n => gradx_mat_V_V_empty_n,
      grady1_mat_V_V_full_n => grady1_mat_V_V_full_n,
      grady2_mat_V_V_full_n => grady2_mat_V_V_full_n,
      grady_mat_V_V_full_n => grady_mat_V_V_full_n,
      if_din(10) => grady_mat_V_V_dout(15),
      if_din(9 downto 0) => grady_mat_V_V_dout(9 downto 0),
      internal_empty_n_reg_0 => grady_mat_V_V_U_n_3,
      \mOutPtr_reg[0]_0\ => xFSobel_U0_n_6,
      \mOutPtr_reg[0]_1\ => \^ss\(0),
      xFDuplicate_rows_U0_p_src_mat1_V_V_read => xFDuplicate_rows_U0_p_src_mat1_V_V_read
    );
magnitude_mat_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d3840_A
     port map (
      CO(0) => show_ahead1,
      Q(15 downto 0) => magnitude_mat_V_V_dout(15 downto 0),
      WEA(0) => xFMagnitudeKernel_U0_p_dst_V_V_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ss\(0),
      full_n_reg_0 => xFSuppression3x3_U0_n_10,
      magnitude_mat_V_V_empty_n => magnitude_mat_V_V_empty_n,
      magnitude_mat_V_V_full_n => magnitude_mat_V_V_full_n,
      p_dst_V_V_din(15 downto 0) => xFMagnitudeKernel_U0_p_dst_V_V_din(15 downto 0),
      push => push,
      show_ahead0 => show_ahead0,
      xFSuppression3x3_U0_p_phase_mat_V_V_read => xFSuppression3x3_U0_p_phase_mat_V_V_read
    );
p_highthreshold_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \high_threshold_read_reg_1279_reg[7]\(7 downto 0) => \high_threshold_read_reg_1279_reg[7]\(7 downto 0),
      \mOutPtr_reg[0]_0\ => \^ss\(0),
      \out\(7 downto 0) => p_highthreshold_c_dout(7 downto 0),
      p_highthreshold_c_empty_n => p_highthreshold_c_empty_n,
      p_highthreshold_c_full_n => p_highthreshold_c_full_n,
      xFAverageGaussianMas_U0_p_lowthreshold_out_write => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      xFSuppression3x3_U0_low_threshold_read => xFSuppression3x3_U0_low_threshold_read
    );
p_lowthreshold_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d5_A_7
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \low_threshold_read_reg_1274_reg[7]\(7 downto 0) => \low_threshold_read_reg_1274_reg[7]\(7 downto 0),
      \mOutPtr_reg[0]_0\ => \^ss\(0),
      \out\(7 downto 0) => p_lowthreshold_c_dout(7 downto 0),
      p_lowthreshold_c_empty_n => p_lowthreshold_c_empty_n,
      p_lowthreshold_c_full_n => p_lowthreshold_c_full_n,
      xFAverageGaussianMas_U0_p_lowthreshold_out_write => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      xFSuppression3x3_U0_low_threshold_read => xFSuppression3x3_U0_low_threshold_read
    );
phase_mat_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_8
     port map (
      D(5) => xFAngleKernel_U0_p_dst_V_V_din(7),
      D(4) => sel_tmp2_reg_413,
      D(3) => xFAngleKernel_U0_p_dst_V_V_din(5),
      D(2 downto 0) => xFAngleKernel_U0_p_dst_V_V_din(3 downto 1),
      E(0) => shiftReg_ce,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \mOutPtr_reg[0]_0\ => xFAngleKernel_U0_n_3,
      \mOutPtr_reg[0]_1\ => \^ss\(0),
      p_phase_mat_V_V_dout(5 downto 3) => phase_mat_V_V_dout(7 downto 5),
      p_phase_mat_V_V_dout(2 downto 0) => phase_mat_V_V_dout(3 downto 1),
      phase_mat_V_V_empty_n => phase_mat_V_V_empty_n,
      phase_mat_V_V_full_n => phase_mat_V_V_full_n,
      xFSuppression3x3_U0_p_phase_mat_V_V_read => xFSuppression3x3_U0_p_phase_mat_V_V_read
    );
start_for_xFAnglercU_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFAnglercU
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \mOutPtr_reg[1]_0\ => \^ss\(0),
      start_for_xFAngleKernel_U0_full_n => start_for_xFAngleKernel_U0_full_n,
      start_for_xFMagnitudeKernel_U0_full_n => start_for_xFMagnitudeKernel_U0_full_n,
      start_once_reg => start_once_reg_1,
      xFAngleKernel_U0_ap_ready => xFAngleKernel_U0_ap_ready,
      xFAngleKernel_U0_ap_start => xFAngleKernel_U0_ap_start,
      xFDuplicate_rows_U0_ap_start => xFDuplicate_rows_U0_ap_start
    );
start_for_xFDuplipcA_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFDuplipcA
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \mOutPtr_reg[1]_0\ => \^ss\(0),
      start_for_xFDuplicate_rows_U0_full_n => start_for_xFDuplicate_rows_U0_full_n,
      start_once_reg => start_once_reg_2,
      xFDuplicate_rows_U0_ap_ready => xFDuplicate_rows_U0_ap_ready,
      xFDuplicate_rows_U0_ap_start => xFDuplicate_rows_U0_ap_start,
      xFSobel_U0_ap_start => xFSobel_U0_ap_start
    );
start_for_xFMagniqcK_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFMagniqcK
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \mOutPtr_reg[0]_0\ => \^ss\(0),
      start_for_xFAngleKernel_U0_full_n => start_for_xFAngleKernel_U0_full_n,
      start_for_xFMagnitudeKernel_U0_full_n => start_for_xFMagnitudeKernel_U0_full_n,
      start_once_reg => start_once_reg_1,
      xFDuplicate_rows_U0_ap_start => xFDuplicate_rows_U0_ap_start,
      xFMagnitudeKernel_U0_ap_ready => xFMagnitudeKernel_U0_ap_ready,
      xFMagnitudeKernel_U0_ap_start => xFMagnitudeKernel_U0_ap_start
    );
start_for_xFSobelncg_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFSobelncg
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \mOutPtr_reg[0]_0\ => start_for_xFSupprocq_U_n_6,
      \mOutPtr_reg[0]_1\ => \^ss\(0),
      \mOutPtr_reg[1]_0\ => xFAverageGaussianMas_U0_n_20,
      start_for_xFSobel_U0_full_n => start_for_xFSobel_U0_full_n,
      start_once_reg => start_once_reg,
      xFSobel_U0_ap_ready => xFSobel_U0_ap_ready,
      xFSobel_U0_ap_start => xFSobel_U0_ap_start
    );
start_for_xFSupprocq_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFSupprocq
     port map (
      E(0) => t_V_reg_3280,
      Q(0) => xFAverageGaussianMas_U0_n_7,
      SR(0) => t_V_reg_328,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_xFCannyKernel_fu_80_ap_start_reg => grp_xFCannyKernel_fu_80_ap_start_reg,
      grp_xFCannyKernel_fu_80_ap_start_reg_reg => start_for_xFSupprocq_U_n_6,
      \mOutPtr_reg[0]_0\ => \^ss\(0),
      p_highthreshold_c_full_n => p_highthreshold_c_full_n,
      p_lowthreshold_c_full_n => p_lowthreshold_c_full_n,
      start_for_xFSobel_U0_full_n => start_for_xFSobel_U0_full_n,
      start_for_xFSuppression3x3_U0_full_n => start_for_xFSuppression3x3_U0_full_n,
      start_once_reg => start_once_reg,
      xFAverageGaussianMas_U0_p_lowthreshold_out_write => xFAverageGaussianMas_U0_p_lowthreshold_out_write,
      xFSuppression3x3_U0_ap_ready => xFSuppression3x3_U0_ap_ready,
      xFSuppression3x3_U0_ap_start => xFSuppression3x3_U0_ap_start
    );
xFAngleKernel_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAngleKernel
     port map (
      D(5) => xFAngleKernel_U0_p_dst_V_V_din(7),
      D(4) => sel_tmp2_reg_413,
      D(3) => xFAngleKernel_U0_p_dst_V_V_din(5),
      D(2 downto 0) => xFAngleKernel_U0_p_dst_V_V_din(3 downto 1),
      E(0) => shiftReg_ce,
      \ap_CS_fsm_reg[1]_0\ => \^ss\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \exitcond_reg_348_pp0_iter7_reg_reg[0]_0\ => xFAngleKernel_U0_n_3,
      gradx2_mat_V_V_empty_n => gradx2_mat_V_V_empty_n,
      grady2_mat_V_V_empty_n => grady2_mat_V_V_empty_n,
      p_src1_V_V_dout(10) => gradx2_mat_V_V_dout(14),
      p_src1_V_V_dout(9 downto 0) => gradx2_mat_V_V_dout(9 downto 0),
      p_src2_V_V_dout(10) => grady2_mat_V_V_dout(14),
      p_src2_V_V_dout(9 downto 0) => grady2_mat_V_V_dout(9 downto 0),
      phase_mat_V_V_full_n => phase_mat_V_V_full_n,
      xFAngleKernel_U0_ap_ready => xFAngleKernel_U0_ap_ready,
      xFAngleKernel_U0_ap_start => xFAngleKernel_U0_ap_start,
      xFAngleKernel_U0_p_src1_V_V_read => xFAngleKernel_U0_p_src1_V_V_read
    );
xFAverageGaussianMas_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFAverageGaussianMas
     port map (
      E(0) => E(0),
      Q(0) => Q(1),
      SR(0) => t_V_reg_328,
      \ap_CS_fsm_reg[0]_0\(0) => xFAverageGaussianMas_U0_n_7,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_1\,
      \ap_CS_fsm_reg[1]_2\(0) => t_V_reg_3280,
      \ap_CS_fsm_reg[7]_0\(7 downto 0) => xFAverageGaussianMas_U0_p_out_mat_V_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0(0) => ap_enable_reg_pp0_iter1_reg(0),
      ap_enable_reg_pp1_iter5_reg_0 => \^ss\(0),
      ap_rst_n => ap_rst_n,
      ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg => ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg,
      ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_0 => \^ap_cs_fsm_reg[1]\,
      gaussian_mat_V_V_full_n => gaussian_mat_V_V_full_n,
      grp_xFCannyKernel_fu_80_ap_ready => grp_xFCannyKernel_fu_80_ap_ready,
      grp_xFCannyKernel_fu_80_ap_start_reg => grp_xFCannyKernel_fu_80_ap_start_reg,
      grp_xFCannyKernel_fu_80_ap_start_reg_reg => grp_xFCannyKernel_fu_80_ap_start_reg_reg,
      internal_full_n_reg(0) => shiftReg_ce_0,
      p_src_mat_V_V_dout(7 downto 0) => p_src_mat_V_V_dout(7 downto 0),
      start_for_xFSobel_U0_full_n => start_for_xFSobel_U0_full_n,
      start_for_xFSuppression3x3_U0_full_n => start_for_xFSuppression3x3_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => xFAverageGaussianMas_U0_n_20,
      strm_src_V_V_empty_n => strm_src_V_V_empty_n,
      \tmp_112_i_i_reg_1015_pp1_iter6_reg_reg[0]__0_0\ => xFAverageGaussianMas_U0_n_19,
      xFAverageGaussianMas_U0_p_lowthreshold_out_write => xFAverageGaussianMas_U0_p_lowthreshold_out_write
    );
xFDuplicate_rows_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFDuplicate_rows
     port map (
      \ap_CS_fsm_reg[1]_0\ => \^ss\(0),
      \ap_CS_fsm_reg[2]_0\ => xFDuplicate_rows_U0_n_5,
      \ap_CS_fsm_reg[2]_1\ => xFDuplicate_rows_U0_n_6,
      \ap_CS_fsm_reg[2]_2\ => xFDuplicate_rows_U0_n_7,
      \ap_CS_fsm_reg[2]_3\ => xFDuplicate_rows_U0_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => grady_mat_V_V_U_n_3,
      ap_rst_n => ap_rst_n,
      gradx1_mat_V_V_full_n => gradx1_mat_V_V_full_n,
      gradx2_mat_V_V_full_n => gradx2_mat_V_V_full_n,
      grady1_mat_V_V_full_n => grady1_mat_V_V_full_n,
      grady2_mat_V_V_full_n => grady2_mat_V_V_full_n,
      start_for_xFAngleKernel_U0_full_n => start_for_xFAngleKernel_U0_full_n,
      start_for_xFMagnitudeKernel_U0_full_n => start_for_xFMagnitudeKernel_U0_full_n,
      start_once_reg => start_once_reg_1,
      xFDuplicate_rows_U0_ap_ready => xFDuplicate_rows_U0_ap_ready,
      xFDuplicate_rows_U0_ap_start => xFDuplicate_rows_U0_ap_start,
      xFDuplicate_rows_U0_p_src_mat1_V_V_read => xFDuplicate_rows_U0_p_src_mat1_V_V_read
    );
xFMagnitudeKernel_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFMagnitudeKernel
     port map (
      CO(0) => show_ahead1,
      D(10) => gradx1_mat_V_V_dout(15),
      D(9 downto 0) => gradx1_mat_V_V_dout(9 downto 0),
      Q(9 downto 0) => \SRL_SIG_reg[1]_7\(10 downto 1),
      WEA(0) => xFMagnitudeKernel_U0_p_dst_V_V_write,
      \ap_CS_fsm_reg[0]_0\ => \^ss\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gradx1_mat_V_V_empty_n => gradx1_mat_V_V_empty_n,
      grady1_mat_V_V_empty_n => grady1_mat_V_V_empty_n,
      magnitude_mat_V_V_full_n => magnitude_mat_V_V_full_n,
      p_dst_V_V_din(15 downto 0) => xFMagnitudeKernel_U0_p_dst_V_V_din(15 downto 0),
      p_src1_V_V_dout(0) => gradx1_mat_V_V_U_n_37,
      p_src2_V_V_dout(0) => grady1_mat_V_V_U_n_37,
      push => push,
      show_ahead0 => show_ahead0,
      \tmp_22_reg_238_reg[15]_0\(9) => \SRL_SIG_reg[0]_6\(15),
      \tmp_22_reg_238_reg[15]_0\(8 downto 0) => \SRL_SIG_reg[0]_6\(9 downto 1),
      \tmp_22_reg_238_reg[3]_0\ => gradx1_mat_V_V_U_n_4,
      \tmp_22_reg_238_reg[3]_1\ => gradx1_mat_V_V_U_n_5,
      \tmp_V_13_reg_232_reg[15]_0\(10) => grady1_mat_V_V_dout(15),
      \tmp_V_13_reg_232_reg[15]_0\(9 downto 0) => grady1_mat_V_V_dout(9 downto 0),
      \tmp_s_reg_243_reg[15]_0\(9) => \SRL_SIG_reg[0]_10\(15),
      \tmp_s_reg_243_reg[15]_0\(8 downto 0) => \SRL_SIG_reg[0]_10\(9 downto 1),
      \tmp_s_reg_243_reg[15]_1\(9 downto 0) => \SRL_SIG_reg[1]_11\(10 downto 1),
      \tmp_s_reg_243_reg[3]_0\ => grady1_mat_V_V_U_n_4,
      \tmp_s_reg_243_reg[3]_1\ => grady1_mat_V_V_U_n_5,
      xFMagnitudeKernel_U0_ap_ready => xFMagnitudeKernel_U0_ap_ready,
      xFMagnitudeKernel_U0_ap_start => xFMagnitudeKernel_U0_ap_start,
      xFMagnitudeKernel_U0_p_src2_V_V_read => xFMagnitudeKernel_U0_p_src2_V_V_read
    );
xFSobel_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSobel
     port map (
      E(0) => shiftReg_ce_4,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[3]\ => xFSobel_U0_n_30,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter4_reg => \^ss\(0),
      ap_rst_n => ap_rst_n,
      gaussian_mat_V_V_empty_n => gaussian_mat_V_V_empty_n,
      gradx_mat_V_V_full_n => gradx_mat_V_V_full_n,
      grady_mat_V_V_full_n => grady_mat_V_V_full_n,
      internal_full_n_reg(0) => shiftReg_ce_3,
      p_dst1_V_V_din(10) => xFSobel_U0_p_dst1_V_V_din(15),
      p_dst1_V_V_din(9 downto 0) => xFSobel_U0_p_dst1_V_V_din(9 downto 0),
      p_dst_V_V_din(10) => xFSobel_U0_p_dst_V_V_din(15),
      p_dst_V_V_din(9 downto 0) => xFSobel_U0_p_dst_V_V_din(9 downto 0),
      p_src_V_V_dout(7 downto 0) => gaussian_mat_V_V_dout(7 downto 0),
      start_for_xFDuplicate_rows_U0_full_n => start_for_xFDuplicate_rows_U0_full_n,
      start_once_reg => start_once_reg_2,
      \tmp_20_reg_1153_pp1_iter7_reg_reg[0]\ => xFSobel_U0_n_4,
      \tmp_20_reg_1153_pp1_iter7_reg_reg[0]_0\ => xFSobel_U0_n_6,
      xFSobel_U0_ap_ready => xFSobel_U0_ap_ready,
      xFSobel_U0_ap_start => xFSobel_U0_ap_start,
      xFSobel_U0_p_src_V_V_read => xFSobel_U0_p_src_V_V_read
    );
xFSuppression3x3_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFSuppression3x3
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[1]_0\ => \^ap_cs_fsm_reg[1]\,
      \ap_CS_fsm_reg[5]_0\ => xFSuppression3x3_U0_n_10,
      \ap_CS_fsm_reg[5]_1\(0) => xFSuppression3x3_U0_p_phase_mat_V_V_read,
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => grp_xFCannyKernel_fu_80_ap_start_reg_reg,
      ap_enable_reg_pp1_iter4_reg_0 => \^ss\(0),
      ap_enable_reg_pp1_iter7_reg_0 => ap_enable_reg_pp1_iter7_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done => ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done,
      ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg => ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg,
      grp_xFCannyKernel_fu_80_ap_ready => grp_xFCannyKernel_fu_80_ap_ready,
      high_threshold_dout(7 downto 0) => p_highthreshold_c_dout(7 downto 0),
      internal_empty_n_reg => internal_empty_n_reg,
      internal_full_n_reg(0) => internal_full_n_reg(0),
      low_threshold_dout(7 downto 0) => p_lowthreshold_c_dout(7 downto 0),
      magnitude_mat_V_V_empty_n => magnitude_mat_V_V_empty_n,
      p_highthreshold_c_empty_n => p_highthreshold_c_empty_n,
      p_lowthreshold_c_empty_n => p_lowthreshold_c_empty_n,
      p_magnitude_mat_V_V_dout(15 downto 0) => magnitude_mat_V_V_dout(15 downto 0),
      p_phase_mat_V_V_dout(5 downto 3) => phase_mat_V_V_dout(7 downto 5),
      p_phase_mat_V_V_dout(2 downto 0) => phase_mat_V_V_dout(3 downto 1),
      phase_mat_V_V_empty_n => phase_mat_V_V_empty_n,
      start_for_post_process_U0_full_n => start_for_post_process_U0_full_n,
      start_once_reg_reg => start_once_reg_reg,
      strm_dst_V_V_full_n => strm_dst_V_V_full_n,
      \tmp_56_i_reg_1524_reg[0]_0\(1 downto 0) => \tmp_56_i_reg_1524_reg[0]\(1 downto 0),
      xFCannyEdgeDetector_U0_ap_start => xFCannyEdgeDetector_U0_ap_start,
      xFSuppression3x3_U0_ap_ready => xFSuppression3x3_U0_ap_ready,
      xFSuppression3x3_U0_ap_start => xFSuppression3x3_U0_ap_start,
      xFSuppression3x3_U0_low_threshold_read => xFSuppression3x3_U0_low_threshold_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFCannyEdgeDetector is
  port (
    start_once_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    xFCannyEdgeDetector_U0_p_highthreshold_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    xFCannyEdgeDetector_U0_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter7_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_56_i_reg_1524_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    strm_src_V_V_empty_n : in STD_LOGIC;
    strm_dst_V_V_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    low_threshold_c_empty_n : in STD_LOGIC;
    high_threshold_c_empty_n : in STD_LOGIC;
    xFCannyEdgeDetector_U0_ap_start : in STD_LOGIC;
    start_for_post_process_U0_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_highthreshold_read_reg_97_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_mat_V_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFCannyEdgeDetector;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFCannyEdgeDetector is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done : STD_LOGIC;
  signal ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_n_2 : STD_LOGIC;
  signal grp_xFCannyKernel_fu_80_ap_start_reg : STD_LOGIC;
  signal grp_xFCannyKernel_fu_80_n_10 : STD_LOGIC;
  signal grp_xFCannyKernel_fu_80_n_11 : STD_LOGIC;
  signal grp_xFCannyKernel_fu_80_n_12 : STD_LOGIC;
  signal grp_xFCannyKernel_fu_80_n_2 : STD_LOGIC;
  signal grp_xFCannyKernel_fu_80_n_3 : STD_LOGIC;
  signal grp_xFCannyKernel_fu_80_n_9 : STD_LOGIC;
  signal p_highthreshold_read_reg_97 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lowthreshold_read_reg_92 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
  signal \^xfcannyedgedetector_u0_p_highthreshold_read\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
  xFCannyEdgeDetector_U0_p_highthreshold_read <= \^xfcannyedgedetector_u0_p_highthreshold_read\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFCannyKernel_fu_80_n_3,
      Q => \^q\(0),
      S => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFCannyKernel_fu_80_n_2,
      Q => \^q\(1),
      R => \^ap_rst_n_inv\
    );
ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFCannyKernel_fu_80_n_11,
      Q => ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done,
      R => '0'
    );
ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFCannyKernel_fu_80_n_9,
      Q => ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_n_2,
      R => '0'
    );
grp_xFCannyKernel_fu_80: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFCannyKernel
     port map (
      D(1) => grp_xFCannyKernel_fu_80_n_2,
      D(0) => grp_xFCannyKernel_fu_80_n_3,
      E(0) => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      Q(1 downto 0) => \^q\(1 downto 0),
      SS(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[1]\ => xFCannyEdgeDetector_U0_ap_ready,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\ => grp_xFCannyKernel_fu_80_n_10,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg(0) => ap_enable_reg_pp0_iter1_reg(0),
      ap_enable_reg_pp1_iter7_reg => ap_enable_reg_pp1_iter7_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done => ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done,
      ap_sync_reg_grp_xFCannyKernel_fu_80_ap_done_reg => grp_xFCannyKernel_fu_80_n_11,
      ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg => grp_xFCannyKernel_fu_80_n_9,
      grp_xFCannyKernel_fu_80_ap_start_reg => grp_xFCannyKernel_fu_80_ap_start_reg,
      grp_xFCannyKernel_fu_80_ap_start_reg_reg => ap_sync_reg_grp_xFCannyKernel_fu_80_ap_ready_reg_n_2,
      \high_threshold_read_reg_1279_reg[7]\(7 downto 0) => p_highthreshold_read_reg_97(7 downto 0),
      internal_empty_n_reg => grp_xFCannyKernel_fu_80_n_12,
      internal_full_n_reg(0) => E(0),
      \low_threshold_read_reg_1274_reg[7]\(7 downto 0) => p_lowthreshold_read_reg_92(7 downto 0),
      p_src_mat_V_V_dout(7 downto 0) => p_src_mat_V_V_dout(7 downto 0),
      start_for_post_process_U0_full_n => start_for_post_process_U0_full_n,
      start_once_reg_reg => \^start_once_reg_reg_0\,
      strm_dst_V_V_full_n => strm_dst_V_V_full_n,
      strm_src_V_V_empty_n => strm_src_V_V_empty_n,
      \tmp_56_i_reg_1524_reg[0]\(1 downto 0) => \tmp_56_i_reg_1524_reg[0]\(1 downto 0),
      xFCannyEdgeDetector_U0_ap_start => xFCannyEdgeDetector_U0_ap_start
    );
grp_xFCannyKernel_fu_80_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFCannyKernel_fu_80_n_10,
      Q => grp_xFCannyKernel_fu_80_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
\p_highthreshold_read_reg_97_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => \p_highthreshold_read_reg_97_reg[7]_0\(0),
      Q => p_highthreshold_read_reg_97(0),
      R => '0'
    );
\p_highthreshold_read_reg_97_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => \p_highthreshold_read_reg_97_reg[7]_0\(1),
      Q => p_highthreshold_read_reg_97(1),
      R => '0'
    );
\p_highthreshold_read_reg_97_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => \p_highthreshold_read_reg_97_reg[7]_0\(2),
      Q => p_highthreshold_read_reg_97(2),
      R => '0'
    );
\p_highthreshold_read_reg_97_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => \p_highthreshold_read_reg_97_reg[7]_0\(3),
      Q => p_highthreshold_read_reg_97(3),
      R => '0'
    );
\p_highthreshold_read_reg_97_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => \p_highthreshold_read_reg_97_reg[7]_0\(4),
      Q => p_highthreshold_read_reg_97(4),
      R => '0'
    );
\p_highthreshold_read_reg_97_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => \p_highthreshold_read_reg_97_reg[7]_0\(5),
      Q => p_highthreshold_read_reg_97(5),
      R => '0'
    );
\p_highthreshold_read_reg_97_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => \p_highthreshold_read_reg_97_reg[7]_0\(6),
      Q => p_highthreshold_read_reg_97(6),
      R => '0'
    );
\p_highthreshold_read_reg_97_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => \p_highthreshold_read_reg_97_reg[7]_0\(7),
      Q => p_highthreshold_read_reg_97(7),
      R => '0'
    );
\p_lowthreshold_read_reg_92[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => low_threshold_c_empty_n,
      I2 => high_threshold_c_empty_n,
      I3 => xFCannyEdgeDetector_U0_ap_start,
      I4 => \^start_once_reg_reg_0\,
      I5 => start_for_post_process_U0_full_n,
      O => \^xfcannyedgedetector_u0_p_highthreshold_read\
    );
\p_lowthreshold_read_reg_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => D(0),
      Q => p_lowthreshold_read_reg_92(0),
      R => '0'
    );
\p_lowthreshold_read_reg_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => D(1),
      Q => p_lowthreshold_read_reg_92(1),
      R => '0'
    );
\p_lowthreshold_read_reg_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => D(2),
      Q => p_lowthreshold_read_reg_92(2),
      R => '0'
    );
\p_lowthreshold_read_reg_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => D(3),
      Q => p_lowthreshold_read_reg_92(3),
      R => '0'
    );
\p_lowthreshold_read_reg_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => D(4),
      Q => p_lowthreshold_read_reg_92(4),
      R => '0'
    );
\p_lowthreshold_read_reg_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => D(5),
      Q => p_lowthreshold_read_reg_92(5),
      R => '0'
    );
\p_lowthreshold_read_reg_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => D(6),
      Q => p_lowthreshold_read_reg_92(6),
      R => '0'
    );
\p_lowthreshold_read_reg_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^xfcannyedgedetector_u0_p_highthreshold_read\,
      D => D(7),
      Q => p_lowthreshold_read_reg_92(7),
      R => '0'
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xFCannyKernel_fu_80_n_12,
      Q => \^start_once_reg_reg_0\,
      R => \^ap_rst_n_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel is
  port (
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    in_strm_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in_strm_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_strm_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_strm_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_strm_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_strm_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_strm_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_strm_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_strm_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_strm_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_strm_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_strm_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_strm_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_strm_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_strm_TVALID : in STD_LOGIC;
    in_strm_TREADY : out STD_LOGIC;
    out_strm_TVALID : out STD_LOGIC;
    out_strm_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel : entity is 32;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel : entity is 4;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal Canny_accel_AXILiteS_s_axi_U_n_24 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal exitcond_flatten_reg_2700 : STD_LOGIC;
  signal grp_xFCannyKernel_fu_80_p_src_mat_V_V_read : STD_LOGIC;
  signal high_threshold : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal high_threshold_c_U_n_10 : STD_LOGIC;
  signal high_threshold_c_U_n_11 : STD_LOGIC;
  signal high_threshold_c_U_n_4 : STD_LOGIC;
  signal high_threshold_c_U_n_5 : STD_LOGIC;
  signal high_threshold_c_U_n_6 : STD_LOGIC;
  signal high_threshold_c_U_n_7 : STD_LOGIC;
  signal high_threshold_c_U_n_8 : STD_LOGIC;
  signal high_threshold_c_U_n_9 : STD_LOGIC;
  signal high_threshold_c_empty_n : STD_LOGIC;
  signal high_threshold_c_full_n : STD_LOGIC;
  signal low_threshold : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal low_threshold_c_U_n_10 : STD_LOGIC;
  signal low_threshold_c_U_n_11 : STD_LOGIC;
  signal low_threshold_c_U_n_4 : STD_LOGIC;
  signal low_threshold_c_U_n_5 : STD_LOGIC;
  signal low_threshold_c_U_n_6 : STD_LOGIC;
  signal low_threshold_c_U_n_7 : STD_LOGIC;
  signal low_threshold_c_U_n_8 : STD_LOGIC;
  signal low_threshold_c_U_n_9 : STD_LOGIC;
  signal low_threshold_c_empty_n : STD_LOGIC;
  signal low_threshold_c_full_n : STD_LOGIC;
  signal \^out_strm_tdata\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal post_process_U0_ap_ready : STD_LOGIC;
  signal post_process_U0_ap_start : STD_LOGIC;
  signal post_process_U0_n_2 : STD_LOGIC;
  signal post_process_U0_n_3 : STD_LOGIC;
  signal post_process_U0_n_5 : STD_LOGIC;
  signal post_process_U0_n_7 : STD_LOGIC;
  signal pre_process211_U0_ap_ready : STD_LOGIC;
  signal pre_process211_U0_ap_start : STD_LOGIC;
  signal pre_process211_U0_high_threshold_out_write : STD_LOGIC;
  signal pre_process211_U0_n_11 : STD_LOGIC;
  signal pre_process211_U0_n_12 : STD_LOGIC;
  signal pre_process211_U0_n_13 : STD_LOGIC;
  signal pre_process211_U0_n_14 : STD_LOGIC;
  signal pre_process211_U0_n_15 : STD_LOGIC;
  signal pre_process211_U0_n_16 : STD_LOGIC;
  signal pre_process211_U0_n_17 : STD_LOGIC;
  signal pre_process211_U0_n_18 : STD_LOGIC;
  signal pre_process211_U0_n_19 : STD_LOGIC;
  signal pre_process211_U0_n_5 : STD_LOGIC;
  signal pre_process211_U0_n_7 : STD_LOGIC;
  signal pre_process211_U0_n_9 : STD_LOGIC;
  signal \^s_axi_axilites_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal start_for_post_process_U0_full_n : STD_LOGIC;
  signal start_for_xFCannyEdgeDetector_U0_full_n : STD_LOGIC;
  signal start_for_xFCannysc4_U_n_4 : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal strm_dst_V_V_U_n_4 : STD_LOGIC;
  signal strm_dst_V_V_U_n_5 : STD_LOGIC;
  signal strm_dst_V_V_U_n_6 : STD_LOGIC;
  signal strm_dst_V_V_U_n_7 : STD_LOGIC;
  signal strm_dst_V_V_U_n_8 : STD_LOGIC;
  signal strm_dst_V_V_U_n_9 : STD_LOGIC;
  signal strm_dst_V_V_empty_n : STD_LOGIC;
  signal strm_dst_V_V_full_n : STD_LOGIC;
  signal strm_src_V_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal strm_src_V_V_empty_n : STD_LOGIC;
  signal strm_src_V_V_full_n : STD_LOGIC;
  signal xFCannyEdgeDetector_U0_ap_ready : STD_LOGIC;
  signal xFCannyEdgeDetector_U0_ap_start : STD_LOGIC;
  signal xFCannyEdgeDetector_U0_n_10 : STD_LOGIC;
  signal xFCannyEdgeDetector_U0_n_2 : STD_LOGIC;
  signal xFCannyEdgeDetector_U0_n_6 : STD_LOGIC;
  signal xFCannyEdgeDetector_U0_n_8 : STD_LOGIC;
  signal xFCannyEdgeDetector_U0_out_strm_V_V_din : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xFCannyEdgeDetector_U0_p_highthreshold_read : STD_LOGIC;
begin
  out_strm_TDATA(7 downto 6) <= \^out_strm_tdata\(7 downto 6);
  out_strm_TDATA(5) <= \^out_strm_tdata\(6);
  out_strm_TDATA(4) <= \^out_strm_tdata\(6);
  out_strm_TDATA(3) <= \^out_strm_tdata\(6);
  out_strm_TDATA(2) <= \^out_strm_tdata\(6);
  out_strm_TDATA(1) <= \^out_strm_tdata\(6);
  out_strm_TDATA(0) <= \^out_strm_tdata\(6);
  out_strm_TDEST(0) <= \<const0>\;
  out_strm_TID(0) <= \<const0>\;
  out_strm_TKEEP(0) <= \<const1>\;
  out_strm_TSTRB(0) <= \<const0>\;
  out_strm_TUSER(0) <= \<const0>\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RDATA(31) <= \<const0>\;
  s_axi_AXILiteS_RDATA(30) <= \<const0>\;
  s_axi_AXILiteS_RDATA(29) <= \<const0>\;
  s_axi_AXILiteS_RDATA(28) <= \<const0>\;
  s_axi_AXILiteS_RDATA(27) <= \<const0>\;
  s_axi_AXILiteS_RDATA(26) <= \<const0>\;
  s_axi_AXILiteS_RDATA(25) <= \<const0>\;
  s_axi_AXILiteS_RDATA(24) <= \<const0>\;
  s_axi_AXILiteS_RDATA(23) <= \<const0>\;
  s_axi_AXILiteS_RDATA(22) <= \<const0>\;
  s_axi_AXILiteS_RDATA(21) <= \<const0>\;
  s_axi_AXILiteS_RDATA(20) <= \<const0>\;
  s_axi_AXILiteS_RDATA(19) <= \<const0>\;
  s_axi_AXILiteS_RDATA(18) <= \<const0>\;
  s_axi_AXILiteS_RDATA(17) <= \<const0>\;
  s_axi_AXILiteS_RDATA(16) <= \<const0>\;
  s_axi_AXILiteS_RDATA(15) <= \<const0>\;
  s_axi_AXILiteS_RDATA(14) <= \<const0>\;
  s_axi_AXILiteS_RDATA(13) <= \<const0>\;
  s_axi_AXILiteS_RDATA(12) <= \<const0>\;
  s_axi_AXILiteS_RDATA(11) <= \<const0>\;
  s_axi_AXILiteS_RDATA(10) <= \<const0>\;
  s_axi_AXILiteS_RDATA(9) <= \<const0>\;
  s_axi_AXILiteS_RDATA(8) <= \<const0>\;
  s_axi_AXILiteS_RDATA(7 downto 0) <= \^s_axi_axilites_rdata\(7 downto 0);
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
Canny_accel_AXILiteS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel_AXILiteS_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_AXILiteS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_AXILiteS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_AXILiteS_WREADY,
      Q(0) => pre_process211_U0_ap_ready,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n_inv => ap_rst_n_inv,
      int_ap_start_reg_0 => Canny_accel_AXILiteS_s_axi_U_n_24,
      \int_high_threshold_reg[7]_0\(7 downto 0) => high_threshold(7 downto 0),
      \int_low_threshold_reg[7]_0\(7 downto 0) => low_threshold(7 downto 0),
      interrupt => interrupt,
      post_process_U0_ap_ready => post_process_U0_ap_ready,
      pre_process211_U0_ap_start => pre_process211_U0_ap_start,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(7 downto 0) => \^s_axi_axilites_rdata\(7 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(7 downto 0) => s_axi_AXILiteS_WDATA(7 downto 0),
      s_axi_AXILiteS_WSTRB(0) => s_axi_AXILiteS_WSTRB(0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID,
      start_for_xFCannyEdgeDetector_U0_full_n => start_for_xFCannyEdgeDetector_U0_full_n,
      start_once_reg => start_once_reg
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
high_threshold_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x
     port map (
      D(7) => high_threshold_c_U_n_4,
      D(6) => high_threshold_c_U_n_5,
      D(5) => high_threshold_c_U_n_6,
      D(4) => high_threshold_c_U_n_7,
      D(3) => high_threshold_c_U_n_8,
      D(2) => high_threshold_c_U_n_9,
      D(1) => high_threshold_c_U_n_10,
      D(0) => high_threshold_c_U_n_11,
      E(0) => pre_process211_U0_high_threshold_out_write,
      \SRL_SIG_reg[0][7]\(7 downto 0) => high_threshold(7 downto 0),
      \SRL_SIG_reg[1][0]\(0) => shiftReg_ce_0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      high_threshold_c_empty_n => high_threshold_c_empty_n,
      high_threshold_c_full_n => high_threshold_c_full_n,
      internal_empty_n_reg_0 => pre_process211_U0_n_9,
      xFCannyEdgeDetector_U0_p_highthreshold_read => xFCannyEdgeDetector_U0_p_highthreshold_read
    );
low_threshold_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_0
     port map (
      D(7) => low_threshold_c_U_n_4,
      D(6) => low_threshold_c_U_n_5,
      D(5) => low_threshold_c_U_n_6,
      D(4) => low_threshold_c_U_n_7,
      D(3) => low_threshold_c_U_n_8,
      D(2) => low_threshold_c_U_n_9,
      D(1) => low_threshold_c_U_n_10,
      D(0) => low_threshold_c_U_n_11,
      E(0) => pre_process211_U0_high_threshold_out_write,
      \SRL_SIG_reg[0][7]\(7 downto 0) => low_threshold(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => pre_process211_U0_n_5,
      low_threshold_c_empty_n => low_threshold_c_empty_n,
      low_threshold_c_full_n => low_threshold_c_full_n,
      xFCannyEdgeDetector_U0_p_highthreshold_read => xFCannyEdgeDetector_U0_p_highthreshold_read
    );
post_process_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_post_process
     port map (
      Q(0) => post_process_U0_n_5,
      \ap_CS_fsm_reg[1]_0\ => post_process_U0_n_7,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => post_process_U0_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      exitcond_flatten_reg_2700 => exitcond_flatten_reg_2700,
      \exitcond_flatten_reg_270_reg[0]_0\ => post_process_U0_n_3,
      out_strm_TDATA(1 downto 0) => \^out_strm_tdata\(7 downto 6),
      out_strm_TLAST(0) => out_strm_TLAST(0),
      out_strm_TREADY => out_strm_TREADY,
      out_strm_TVALID => out_strm_TVALID,
      post_process_U0_ap_ready => post_process_U0_ap_ready,
      post_process_U0_ap_start => post_process_U0_ap_start,
      strm_dst_V_V_empty_n => strm_dst_V_V_empty_n,
      \tmp_V_reg_309_reg[1]_0\(1) => strm_dst_V_V_U_n_8,
      \tmp_V_reg_309_reg[1]_0\(0) => strm_dst_V_V_U_n_9,
      \tmp_V_reg_309_reg[1]_1\ => strm_dst_V_V_U_n_5,
      \tmp_V_reg_309_reg[1]_2\ => strm_dst_V_V_U_n_4,
      \tmp_V_reg_309_reg[1]_3\(1) => strm_dst_V_V_U_n_6,
      \tmp_V_reg_309_reg[1]_3\(0) => strm_dst_V_V_U_n_7
    );
pre_process211_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pre_process211
     port map (
      E(0) => pre_process211_U0_high_threshold_out_write,
      Q(1) => pre_process211_U0_ap_ready,
      Q(0) => pre_process211_U0_n_7,
      \ap_CS_fsm_reg[1]_0\(0) => shiftReg_ce,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => pre_process211_U0_n_11,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      high_threshold_c_full_n => high_threshold_c_full_n,
      in_strm_TDATA(7 downto 0) => in_strm_TDATA(7 downto 0),
      in_strm_TREADY => in_strm_TREADY,
      in_strm_TVALID => in_strm_TVALID,
      internal_full_n_reg => pre_process211_U0_n_5,
      internal_full_n_reg_0(0) => shiftReg_ce_0,
      internal_full_n_reg_1 => pre_process211_U0_n_9,
      low_threshold_c_full_n => low_threshold_c_full_n,
      pre_process211_U0_ap_start => pre_process211_U0_ap_start,
      start_for_xFCannyEdgeDetector_U0_full_n => start_for_xFCannyEdgeDetector_U0_full_n,
      start_once_reg => start_once_reg,
      strm_src_V_V_full_n => strm_src_V_V_full_n,
      \tmp_data_V_reg_189_reg[7]_0\(7) => pre_process211_U0_n_12,
      \tmp_data_V_reg_189_reg[7]_0\(6) => pre_process211_U0_n_13,
      \tmp_data_V_reg_189_reg[7]_0\(5) => pre_process211_U0_n_14,
      \tmp_data_V_reg_189_reg[7]_0\(4) => pre_process211_U0_n_15,
      \tmp_data_V_reg_189_reg[7]_0\(3) => pre_process211_U0_n_16,
      \tmp_data_V_reg_189_reg[7]_0\(2) => pre_process211_U0_n_17,
      \tmp_data_V_reg_189_reg[7]_0\(1) => pre_process211_U0_n_18,
      \tmp_data_V_reg_189_reg[7]_0\(0) => pre_process211_U0_n_19
    );
start_for_post_prtde_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_post_prtde
     port map (
      Q(0) => post_process_U0_n_5,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      int_ap_idle_reg => start_for_xFCannysc4_U_n_4,
      int_ap_idle_reg_0(0) => pre_process211_U0_n_7,
      int_ap_idle_reg_1(0) => xFCannyEdgeDetector_U0_n_6,
      \mOutPtr_reg[1]_0\ => xFCannyEdgeDetector_U0_n_2,
      post_process_U0_ap_ready => post_process_U0_ap_ready,
      post_process_U0_ap_start => post_process_U0_ap_start,
      start_for_post_process_U0_full_n => start_for_post_process_U0_full_n,
      xFCannyEdgeDetector_U0_ap_start => xFCannyEdgeDetector_U0_ap_start
    );
start_for_xFCannysc4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_xFCannysc4
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => start_for_xFCannysc4_U_n_4,
      \mOutPtr_reg[1]_0\ => Canny_accel_AXILiteS_s_axi_U_n_24,
      pre_process211_U0_ap_start => pre_process211_U0_ap_start,
      start_for_xFCannyEdgeDetector_U0_full_n => start_for_xFCannyEdgeDetector_U0_full_n,
      start_once_reg => start_once_reg,
      xFCannyEdgeDetector_U0_ap_ready => xFCannyEdgeDetector_U0_ap_ready,
      xFCannyEdgeDetector_U0_ap_start => xFCannyEdgeDetector_U0_ap_start
    );
strm_dst_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w2_d2_A
     port map (
      D(1 downto 0) => xFCannyEdgeDetector_U0_out_strm_V_V_din(1 downto 0),
      E(0) => shiftReg_ce_1,
      Q(1) => strm_dst_V_V_U_n_6,
      Q(0) => strm_dst_V_V_U_n_7,
      \SRL_SIG_reg[1][1]\(1) => strm_dst_V_V_U_n_8,
      \SRL_SIG_reg[1][1]\(0) => strm_dst_V_V_U_n_9,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      exitcond_flatten_reg_2700 => exitcond_flatten_reg_2700,
      \mOutPtr_reg[0]_0\ => strm_dst_V_V_U_n_5,
      \mOutPtr_reg[0]_1\ => post_process_U0_n_3,
      \mOutPtr_reg[0]_2\ => post_process_U0_n_2,
      \mOutPtr_reg[1]_0\ => strm_dst_V_V_U_n_4,
      \mOutPtr_reg[1]_1\ => post_process_U0_n_7,
      \mOutPtr_reg[1]_2\ => xFCannyEdgeDetector_U0_n_10,
      strm_dst_V_V_empty_n => strm_dst_V_V_empty_n,
      strm_dst_V_V_full_n => strm_dst_V_V_full_n
    );
strm_src_V_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_x_1
     port map (
      D(7 downto 0) => strm_src_V_V_dout(7 downto 0),
      E(0) => shiftReg_ce,
      Q(0) => ap_CS_fsm_state2,
      \SRL_SIG_reg[0][7]\(7) => pre_process211_U0_n_12,
      \SRL_SIG_reg[0][7]\(6) => pre_process211_U0_n_13,
      \SRL_SIG_reg[0][7]\(5) => pre_process211_U0_n_14,
      \SRL_SIG_reg[0][7]\(4) => pre_process211_U0_n_15,
      \SRL_SIG_reg[0][7]\(3) => pre_process211_U0_n_16,
      \SRL_SIG_reg[0][7]\(2) => pre_process211_U0_n_17,
      \SRL_SIG_reg[0][7]\(1) => pre_process211_U0_n_18,
      \SRL_SIG_reg[0][7]\(0) => pre_process211_U0_n_19,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_xFCannyKernel_fu_80_p_src_mat_V_V_read => grp_xFCannyKernel_fu_80_p_src_mat_V_V_read,
      internal_empty_n_reg_0 => pre_process211_U0_n_11,
      internal_full_n_reg_0 => xFCannyEdgeDetector_U0_n_8,
      strm_src_V_V_empty_n => strm_src_V_V_empty_n,
      strm_src_V_V_full_n => strm_src_V_V_full_n
    );
xFCannyEdgeDetector_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xFCannyEdgeDetector
     port map (
      D(7) => low_threshold_c_U_n_4,
      D(6) => low_threshold_c_U_n_5,
      D(5) => low_threshold_c_U_n_6,
      D(4) => low_threshold_c_U_n_7,
      D(3) => low_threshold_c_U_n_8,
      D(2) => low_threshold_c_U_n_9,
      D(1) => low_threshold_c_U_n_10,
      D(0) => low_threshold_c_U_n_11,
      E(0) => shiftReg_ce_1,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => xFCannyEdgeDetector_U0_n_6,
      \ap_CS_fsm_reg[1]_0\ => xFCannyEdgeDetector_U0_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg(0) => grp_xFCannyKernel_fu_80_p_src_mat_V_V_read,
      ap_enable_reg_pp1_iter7_reg => xFCannyEdgeDetector_U0_n_10,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      high_threshold_c_empty_n => high_threshold_c_empty_n,
      low_threshold_c_empty_n => low_threshold_c_empty_n,
      \p_highthreshold_read_reg_97_reg[7]_0\(7) => high_threshold_c_U_n_4,
      \p_highthreshold_read_reg_97_reg[7]_0\(6) => high_threshold_c_U_n_5,
      \p_highthreshold_read_reg_97_reg[7]_0\(5) => high_threshold_c_U_n_6,
      \p_highthreshold_read_reg_97_reg[7]_0\(4) => high_threshold_c_U_n_7,
      \p_highthreshold_read_reg_97_reg[7]_0\(3) => high_threshold_c_U_n_8,
      \p_highthreshold_read_reg_97_reg[7]_0\(2) => high_threshold_c_U_n_9,
      \p_highthreshold_read_reg_97_reg[7]_0\(1) => high_threshold_c_U_n_10,
      \p_highthreshold_read_reg_97_reg[7]_0\(0) => high_threshold_c_U_n_11,
      p_src_mat_V_V_dout(7 downto 0) => strm_src_V_V_dout(7 downto 0),
      start_for_post_process_U0_full_n => start_for_post_process_U0_full_n,
      start_once_reg_reg_0 => xFCannyEdgeDetector_U0_n_2,
      strm_dst_V_V_full_n => strm_dst_V_V_full_n,
      strm_src_V_V_empty_n => strm_src_V_V_empty_n,
      \tmp_56_i_reg_1524_reg[0]\(1 downto 0) => xFCannyEdgeDetector_U0_out_strm_V_V_din(1 downto 0),
      xFCannyEdgeDetector_U0_ap_ready => xFCannyEdgeDetector_U0_ap_ready,
      xFCannyEdgeDetector_U0_ap_start => xFCannyEdgeDetector_U0_ap_start,
      xFCannyEdgeDetector_U0_p_highthreshold_read => xFCannyEdgeDetector_U0_p_highthreshold_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    in_strm_TVALID : in STD_LOGIC;
    in_strm_TREADY : out STD_LOGIC;
    in_strm_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in_strm_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_strm_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_strm_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_strm_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_strm_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_strm_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_strm_TVALID : out STD_LOGIC;
    out_strm_TREADY : in STD_LOGIC;
    out_strm_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_strm_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_strm_TSTRB : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_strm_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_strm_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_strm_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_strm_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_Canny_accel_0_0,Canny_accel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Canny_accel,Vivado 2018.3";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:in_strm:out_strm, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_strm_TREADY : signal is "xilinx.com:interface:axis:1.0 in_strm TREADY";
  attribute X_INTERFACE_INFO of in_strm_TVALID : signal is "xilinx.com:interface:axis:1.0 in_strm TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of out_strm_TREADY : signal is "xilinx.com:interface:axis:1.0 out_strm TREADY";
  attribute X_INTERFACE_INFO of out_strm_TVALID : signal is "xilinx.com:interface:axis:1.0 out_strm TVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of in_strm_TDATA : signal is "xilinx.com:interface:axis:1.0 in_strm TDATA";
  attribute X_INTERFACE_INFO of in_strm_TDEST : signal is "xilinx.com:interface:axis:1.0 in_strm TDEST";
  attribute X_INTERFACE_PARAMETER of in_strm_TDEST : signal is "XIL_INTERFACENAME in_strm, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_strm_TID : signal is "xilinx.com:interface:axis:1.0 in_strm TID";
  attribute X_INTERFACE_INFO of in_strm_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_strm TKEEP";
  attribute X_INTERFACE_INFO of in_strm_TLAST : signal is "xilinx.com:interface:axis:1.0 in_strm TLAST";
  attribute X_INTERFACE_INFO of in_strm_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_strm TSTRB";
  attribute X_INTERFACE_INFO of in_strm_TUSER : signal is "xilinx.com:interface:axis:1.0 in_strm TUSER";
  attribute X_INTERFACE_INFO of out_strm_TDATA : signal is "xilinx.com:interface:axis:1.0 out_strm TDATA";
  attribute X_INTERFACE_INFO of out_strm_TDEST : signal is "xilinx.com:interface:axis:1.0 out_strm TDEST";
  attribute X_INTERFACE_PARAMETER of out_strm_TDEST : signal is "XIL_INTERFACENAME out_strm, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_strm_TID : signal is "xilinx.com:interface:axis:1.0 out_strm TID";
  attribute X_INTERFACE_INFO of out_strm_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_strm TKEEP";
  attribute X_INTERFACE_INFO of out_strm_TLAST : signal is "xilinx.com:interface:axis:1.0 out_strm TLAST";
  attribute X_INTERFACE_INFO of out_strm_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_strm TSTRB";
  attribute X_INTERFACE_INFO of out_strm_TUSER : signal is "xilinx.com:interface:axis:1.0 out_strm TUSER";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Canny_accel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_strm_TDATA(7 downto 0) => in_strm_TDATA(7 downto 0),
      in_strm_TDEST(0) => in_strm_TDEST(0),
      in_strm_TID(0) => in_strm_TID(0),
      in_strm_TKEEP(0) => in_strm_TKEEP(0),
      in_strm_TLAST(0) => in_strm_TLAST(0),
      in_strm_TREADY => in_strm_TREADY,
      in_strm_TSTRB(0) => in_strm_TSTRB(0),
      in_strm_TUSER(0) => in_strm_TUSER(0),
      in_strm_TVALID => in_strm_TVALID,
      interrupt => interrupt,
      out_strm_TDATA(7 downto 0) => out_strm_TDATA(7 downto 0),
      out_strm_TDEST(0) => out_strm_TDEST(0),
      out_strm_TID(0) => out_strm_TID(0),
      out_strm_TKEEP(0) => out_strm_TKEEP(0),
      out_strm_TLAST(0) => out_strm_TLAST(0),
      out_strm_TREADY => out_strm_TREADY,
      out_strm_TSTRB(0) => out_strm_TSTRB(0),
      out_strm_TUSER(0) => out_strm_TUSER(0),
      out_strm_TVALID => out_strm_TVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
