;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -400, <-27
	MOV -400, <-27
	SUB 0, -300
	ADD -250, 71
	ADD -250, 71
	SUB <0, @2
	SPL 0, 100
	SLT 520, @12
	SUB 0, -300
	SUB -207, <-120
	DAT #120, #106
	SUB @-127, 100
	SUB -207, <-120
	MOV <0, <102
	DAT #120, #106
	SUB #270, <1
	SLT 520, @12
	SUB @-127, 100
	SLT 20, @12
	SLT 20, @12
	SPL @-500, -716
	JMP @111, 103
	SUB 0, -300
	JMP @111, 103
	SUB 0, -300
	SUB @121, 103
	ADD 605, @60
	SLT <0, <102
	SUB @121, 103
	SPL @-500, -710
	SUB @121, 103
	SUB -250, 71
	DAT #-250, #71
	SUB <0, @2
	DAT #-250, #71
	SUB @121, 103
	ADD 605, @60
	SUB @127, 106
	ADD 605, @60
	ADD 210, 30
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	SPL 0, <367
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, <1
	ADD 10, 5
	CMP 12, @10
	SUB 121, 0
	ADD 12, 5
	JMN 0, #2
	SUB <0, @2
	ADD 210, 30
	JMZ 2, #2
	JMN <-127, 100
	SUB @121, 106
	SUB 12, @10
	CMP <0, @2
	SUB 12, @10
	SLT 210, 30
	ADD 210, 30
	ADD 2, @2
	SLT 210, 30
	CMP <0, @2
	SUB @121, 103
	SUB 12, @10
	SLT 121, 0
	SUB @-127, 100
	JMZ 0, #2
	ADD -1, <-20
	CMP <0, @2
	SUB @-127, 470
	CMP @127, 106
	SUB 1, <-1
	SUB #12, @0
	SUB 121, 0
	SLT 121, 0
	SUB #12, @0
	CMP @121, 103
	JMP -7, @-20
	ADD 210, 30
	SLT 210, 30
	CMP 1, <-1
	CMP -207, <-120
	CMP -207, <-120
	CMP #-201, <-124
	CMP #72, @200
	CMP -207, <-120
	ADD 210, 60
	CMP -207, <-120
	ADD #270, <1
