
---------- Begin Simulation Statistics ----------
final_tick                               926049452278500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  28204                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829676                       # Number of bytes of host memory used
host_op_rate                                    47454                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   354.56                       # Real time elapsed on the host
host_tick_rate                               27778348                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16825012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009849                       # Number of seconds simulated
sim_ticks                                  9848996000                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       136270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        276796                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4975747                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       570100                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6057446                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2823622                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4975747                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2152125                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6080574                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       267853                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          16170639                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12018332                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       570100                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1007288                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19201948                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824994                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16747625                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.004620                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.193417                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12373046     73.88%     73.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1212897      7.24%     81.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       796545      4.76%     85.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       498216      2.97%     88.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       256426      1.53%     90.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       317340      1.89%     92.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       147418      0.88%     93.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       138449      0.83%     93.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1007288      6.01%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16747625                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806537                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871375                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350129     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853031     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824994                       # Class of committed instruction
system.switch_cpus.commit.refs                2445456                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.969797                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.969797                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8189290                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       43188995                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3924513                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6430039                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         571238                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        580206                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3253199                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370604                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1033539                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3310                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             6080574                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4651425                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14179480                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        171387                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29197554                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1142476                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.308690                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4944573                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2823622                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.482262                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     19695291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.408291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.265005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11297922     57.36%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           682001      3.46%     60.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           842246      4.28%     65.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           947442      4.81%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           469270      2.38%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           424151      2.15%     74.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           961697      4.88%     79.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109348      0.56%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3961214     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     19695291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18391                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18643                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       644469                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3613472                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.575845                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4720806                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1032420                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2556004                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3978839                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        62467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1512503                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36026974                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3688386                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1294486                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      31040960                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           7187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         571238                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          9240                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       119504                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       120189                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1395                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1764                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2107461                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       938422                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1764                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       445730                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       198739                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          29797582                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              30071998                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.723541                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21559786                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.526655                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               30208285                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         40629445                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25396783                       # number of integer regfile writes
system.switch_cpus.ipc                       0.507666                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.507666                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       126144      0.39%      0.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27234171     84.22%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13838      0.04%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3866237     11.96%     96.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1057286      3.27%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19346      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18431      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       32335453                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38363                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76160                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36831                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49014                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              481675                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014896                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          423778     87.98%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     87.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          57137     11.86%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           174      0.04%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          557      0.12%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           29      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       32652621                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     84881928                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30035167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     55181489                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36026974                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          32335453                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19201948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       110223                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     19129001                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     19695291                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.641786                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.223246                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10979537     55.75%     55.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1119294      5.68%     61.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1599317      8.12%     69.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1548384      7.86%     77.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1541712      7.83%     85.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1188546      6.03%     91.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       949642      4.82%     96.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       585929      2.97%     99.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182930      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     19695291                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.641563                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4651425                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       478680                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       575240                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3978839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1512503                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12839512                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 19697972                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         7887579                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          97360                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4340040                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              5                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        226039                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      99443574                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       40616221                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50125623                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6463924                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            326                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         571238                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        432505                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29281875                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22814                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     57178234                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1593116                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             51767279                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            75022286                       # The number of ROB writes
system.switch_cpus.timesIdled                      27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        68622                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594217                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          68622                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             140506                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5945                       # Transaction distribution
system.membus.trans_dist::CleanEvict           130325                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        140507                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       417321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       417321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 417321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9374080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9374080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9374080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            140526                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  140526    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              140526                       # Request fanout histogram
system.membus.reqLayer2.occupancy           333748000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          754688250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9848996000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22932                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          413528                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             552                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            50                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297044                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20133248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20136448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          139889                       # Total snoops (count)
system.tol2bus.snoopTraffic                    380480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           437535                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.156838                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.363648                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 368913     84.32%     84.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  68622     15.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             437535                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314093500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446389500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       157120                       # number of demand (read+write) hits
system.l2.demand_hits::total                   157120                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       157120                       # number of overall hits
system.l2.overall_hits::total                  157120                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       140474                       # number of demand (read+write) misses
system.l2.demand_misses::total                 140526                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           48                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       140474                       # number of overall misses
system.l2.overall_misses::total                140526                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3812000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12389927500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12393739500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3812000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12389927500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12393739500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297594                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297646                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297594                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297646                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.472032                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.472125                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.472032                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.472125                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88200.859234                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88195.348192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88200.859234                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88195.348192                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5945                       # number of writebacks
system.l2.writebacks::total                      5945                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       140474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            140522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       140474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           140522                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3332000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10985197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10988529500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3332000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10985197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10988529500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.472032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.472111                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.472032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.472111                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69416.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78200.930421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78197.929862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69416.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78200.930421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78197.929862                       # average overall mshr miss latency
system.l2.replacements                         139889                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        16987                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16987                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        16987                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16987                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        65003                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         65003                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          533                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   533                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       859500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        859500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.034420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.034420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 45236.842105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 45236.842105                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       669500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       669500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.034420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.034420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 35236.842105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 35236.842105                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3812000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3812000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           48                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79416.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        76240                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3332000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3332000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69416.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69416.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       156587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            156587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       140455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          140457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12389068000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12389068000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297044                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.472846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.472849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88206.671176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88205.415180                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       140455                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       140455                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10984528000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10984528000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.472846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.472842                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78206.742373                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78206.742373                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4003.585957                       # Cycle average of tags in use
system.l2.tags.total_refs                      505542                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    139889                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.613880                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      73.784611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.082759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.049331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.759834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3927.909423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.958962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977438                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2509                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          482                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1332419                       # Number of tag accesses
system.l2.tags.data_accesses                  1332419                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      8990336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8993664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       380480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          380480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       140474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              140526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5945                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5945                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             12996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       311910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    912817510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             913155412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        12996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       311910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           324906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       38631349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38631349                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       38631349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            12996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       311910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    912817510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            951786761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    139227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000474278250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          353                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              274854                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5369                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      140522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5945                       # Number of write requests accepted
system.mem_ctrls.readBursts                    140522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5945                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1247                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   206                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              316                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2591618250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  696375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5203024500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18607.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37357.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    79287                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4719                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                140522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5945                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   60485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        60970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.118878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.847106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   163.530433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37557     61.60%     61.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11930     19.57%     81.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4438      7.28%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2994      4.91%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2015      3.30%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1212      1.99%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          525      0.86%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          190      0.31%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          109      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        60970                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     394.116147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    357.539043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    266.328361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            63     17.85%     17.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          232     65.72%     83.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           45     12.75%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           11      3.12%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.185360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.592358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              316     89.52%     89.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.98%     91.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               28      7.93%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           353                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8913600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   79808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  365888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8993408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               380480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       905.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    913.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9848907000                       # Total gap between requests
system.mem_ctrls.avgGap                      67243.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      8910528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       365888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 311909.965239096433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 904714348.548826694489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 37149776.484831549227                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       140474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5945                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1356500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5201668000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 234066093500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28260.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     37029.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39371924.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            214392780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            113922105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           489489840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           16176780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     776904960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3886106670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        509476320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6006469455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        609.856015                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1289163750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    328640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8231182250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            221047260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            117459045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           504933660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13665960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     776904960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3828786330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        557747040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6020544255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        611.285075                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1415047750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    328640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8105298250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9848986000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4651341                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4651350                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4651341                       # number of overall hits
system.cpu.icache.overall_hits::total         4651350                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           84                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             86                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           84                       # number of overall misses
system.cpu.icache.overall_misses::total            86                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6123000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6123000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6123000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6123000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4651425                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4651436                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4651425                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4651436                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72892.857143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71197.674419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72892.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71197.674419                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3884000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3884000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80916.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80916.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80916.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80916.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4651341                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4651350                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           84                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            86                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6123000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6123000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4651425                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4651436                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72892.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71197.674419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3884000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3884000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80916.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80916.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000526                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000021                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000505                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9302922                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9302922                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3271741                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3271741                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3271741                       # number of overall hits
system.cpu.dcache.overall_hits::total         3271741                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       384380                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         384382                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       384380                       # number of overall misses
system.cpu.dcache.overall_misses::total        384382                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  17997645000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17997645000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  17997645000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17997645000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3656121                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3656123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3656121                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3656123                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.105133                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.105134                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.105133                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.105134                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 46822.532390                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46822.288765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 46822.532390                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46822.288765                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3869285                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2321                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            131838                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              44                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.348784                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    52.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16987                       # number of writebacks
system.cpu.dcache.writebacks::total             16987                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        86786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        86786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        86786                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        86786                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297594                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297594                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297594                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297594                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14505640500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14505640500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14505640500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14505640500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.081396                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.081396                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.081396                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.081396                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 48743.054295                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48743.054295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 48743.054295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48743.054295                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296571                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2697649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2697649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       383828                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        383830                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  17989777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17989777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3081477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3081479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.124560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.124560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 46869.371177                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46869.126957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        86786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        86786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  14498324500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14498324500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.096396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.096396                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48809.005124                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48809.005124                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7868000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7868000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14253.623188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14253.623188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          552                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          552                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7316000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7316000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13253.623188                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13253.623188                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926049452278500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.010845                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3561073                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296571                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.007489                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.010845                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          633                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7609841                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7609841                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926117431737000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32752                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830108                       # Number of bytes of host memory used
host_op_rate                                    53168                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1221.31                       # Real time elapsed on the host
host_tick_rate                               55660941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64935292                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067979                       # Number of seconds simulated
sim_ticks                                 67979458500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       764744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1529505                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     14033567                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1571473                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15581354                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6856142                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     14033567                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7177425                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15650520                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               2                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       911885                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          46128381                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33288566                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1571473                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701003                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2458543                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     51031838                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110280                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    127963684                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.375968                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.361400                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    113844473     88.97%     88.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4244174      3.32%     92.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3075840      2.40%     94.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1686211      1.32%     96.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1220744      0.95%     96.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       756110      0.59%     97.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       419200      0.33%     97.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       258389      0.20%     98.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2458543      1.92%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    127963684                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982691                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539103                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505972     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516247     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110280                       # Class of committed instruction
system.switch_cpus.commit.refs                7449545                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110280                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.531963                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.531963                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     108004486                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      120555541                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8490008                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15559167                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1575862                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2328822                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8786739                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518779                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3318640                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469198                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15650520                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10395803                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             123070722                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        387366                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               84755648                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3151724                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.115112                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11311761                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6856144                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.623392                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    135958345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.983139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.442061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        113638279     83.58%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1758793      1.29%     84.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1628191      1.20%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1884740      1.39%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1342630      0.99%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1053070      0.77%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2157817      1.59%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           544764      0.40%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11950061      8.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    135958345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             22945                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23070                       # number of floating regfile writes
system.switch_cpus.idleCycles                     572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1913598                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8715684                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.604515                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12751694                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3316975                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6855625                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11236744                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       208039                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4822053                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     99142083                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9434719                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3637599                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      82189232                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          11143                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10502775                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1575862                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10574213                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       189454                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       428309                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11780                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6856                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5697635                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2911609                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6856                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1378474                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       535124                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85533908                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              80143019                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676787                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          57888252                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.589465                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               80619047                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        113152620                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        67820150                       # number of integer regfile writes
system.switch_cpus.ipc                       0.220655                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.220655                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       821387      0.96%      0.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      71488257     83.29%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47276      0.06%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      9979187     11.63%     95.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3443603      4.01%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24103      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23018      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       85826831                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           47935                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95102                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45869                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        59020                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1095602                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012765                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1013337     92.49%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     92.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          81004      7.39%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           447      0.04%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          716      0.07%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           98      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       86053111                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    308953390                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     80097150                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    150121028                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           99142083                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          85826831                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     51031762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       340883                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     58536739                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    135958345                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.631273                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.600725                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    112137794     82.48%     82.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4160566      3.06%     85.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4589079      3.38%     88.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3501472      2.58%     91.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3421285      2.52%     94.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3430733      2.52%     96.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2506025      1.84%     98.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1582392      1.16%     99.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       628999      0.46%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    135958345                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.631270                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10395804                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1135378                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1077111                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11236744                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4822053                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32465521                       # number of misc regfile reads
system.switch_cpus.numCycles                135958917                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        29890042                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106123                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         183896                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9841478                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           1290                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        426834                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     281927536                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      112999010                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    141803038                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16151724                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       77370553                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1575862                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      78499239                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         79696843                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28231                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    166741665                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7883841                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            224647259                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           206373215                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       421772                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002752                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         421772                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67979458500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             331045                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       451602                       # Transaction distribution
system.membus.trans_dist::CleanEvict           313140                       # Transaction distribution
system.membus.trans_dist::ReadExReq            433719                       # Transaction distribution
system.membus.trans_dist::ReadExResp           433719                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        331044                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2294269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2294269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2294269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     77847424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     77847424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77847424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            764763                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  764763    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              764763                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3598099500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4241389500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  67979458500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67979458500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  67979458500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67979458500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516804                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       965585                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1074985                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484576                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             7                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516796                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96982784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96983232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1039197                       # Total snoops (count)
system.tol2bus.snoopTraffic                  28902528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2040576                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.206694                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.404934                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1618802     79.33%     79.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 421774     20.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2040576                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1515359000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502059500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  67979458500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       236616                       # number of demand (read+write) hits
system.l2.demand_hits::total                   236616                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       236616                       # number of overall hits
system.l2.overall_hits::total                  236616                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       764756                       # number of demand (read+write) misses
system.l2.demand_misses::total                 764763                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       764756                       # number of overall misses
system.l2.overall_misses::total                764763                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       628000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  75080586000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      75081214000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       628000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  75080586000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     75081214000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001372                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001379                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001372                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001379                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.763708                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.763710                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.763708                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.763710                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89714.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 98175.870474                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98175.793023                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89714.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 98175.870474                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98175.793023                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              451602                       # number of writebacks
system.l2.writebacks::total                    451602                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       764756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            764763                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       764756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           764763                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       558000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  67433016000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  67433574000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       558000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  67433016000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67433574000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.763708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.763710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.763708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.763710                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79714.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 88175.857398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88175.779948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79714.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 88175.857398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88175.779948                       # average overall mshr miss latency
system.l2.replacements                        1039197                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       513983                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           513983                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       513983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       513983                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       147317                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        147317                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        50857                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50857                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       433719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              433719                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  43054689500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43054689500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.895048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99268.626691                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99268.626691                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       433719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         433719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  38717499500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38717499500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.895048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89268.626691                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89268.626691                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       628000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       628000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89714.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89714.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       558000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       558000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79714.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79714.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       185759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            185759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       331037                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          331037                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  32025896500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  32025896500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516796                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516796                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.640556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.640556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96744.160018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96744.160018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       331037                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       331037                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  28715516500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  28715516500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.640556                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.640556                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86744.129810                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86744.129810                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67979458500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1879106                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1043293                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.801130                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     646.896493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.006617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3449.096889                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.157934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.842065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          872                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2755                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          358                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5044699                       # Number of tag accesses
system.l2.tags.data_accesses                  5044699                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67979458500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     48944384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48944832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     28902528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        28902528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       764756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              764763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       451602                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             451602                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         6590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    719987848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             719994438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         6590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      425165611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            425165611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      425165611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         6590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    719987848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1145160049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    451319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    762836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000469540250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1874744                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             424105                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      764763                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     451602                       # Number of write requests accepted
system.mem_ctrls.readBursts                    764763                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   451602                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1920                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   283                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             46695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             46182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             47569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             50300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             50618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             47460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             45676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            46890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            46218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            47272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            46959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27964                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21454249250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3814215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             35757555500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28124.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46874.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   118643                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80003                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                17.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                764763                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               451602                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  550458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  128512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1015518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     76.522791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.776222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    54.266141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       898511     88.48%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       102787     10.12%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5824      0.57%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3477      0.34%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2400      0.24%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1258      0.12%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          591      0.06%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          287      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          383      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1015518                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.571537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.231579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.863612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          26610     96.17%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           93      0.34%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          157      0.57%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          285      1.03%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          240      0.87%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          142      0.51%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           54      0.20%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           37      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           17      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           13      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            8      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27671                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.310216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.294742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.734830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22775     82.31%     82.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1963      7.09%     89.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2240      8.10%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              635      2.29%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27671                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               48821952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  122880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                28884480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48944832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             28902528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       718.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       424.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    719.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    425.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67979177000                       # Total gap between requests
system.mem_ctrls.avgGap                      55887.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     48821504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     28884480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6590.226075425417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 718180242.639031887054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 424900118.908714115620                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       764756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       451602                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       268750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  35757286750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1672866363000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38392.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46756.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3704293.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    16.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3566230080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1895496240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2672730480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1157853420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5366421840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29904387660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        921469920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45484589640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        669.093144                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2139109750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2270060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63570288750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3684561300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1958394570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2773968540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1198036980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5366421840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29990699340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        848786400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45820868970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        674.039923                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1948858500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2270060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63760540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    77828444500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926117431737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     15047136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15047145                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     15047136                       # number of overall hits
system.cpu.icache.overall_hits::total        15047145                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           92                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             94                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           92                       # number of overall misses
system.cpu.icache.overall_misses::total            94                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6835000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6835000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6835000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6835000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     15047228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15047239                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     15047228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15047239                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74293.478261                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72712.765957                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74293.478261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72712.765957                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           37                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4523000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4523000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4523000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82236.363636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82236.363636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82236.363636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82236.363636                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     15047136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15047145                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           92                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            94                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6835000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6835000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     15047228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15047239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74293.478261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72712.765957                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4523000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82236.363636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82236.363636                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926117431737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004593                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15047202                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                57                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                263986                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000168                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004425                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30094535                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30094535                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926117431737000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926117431737000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926117431737000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926117431737000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926117431737000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926117431737000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926117431737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12223233                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12223233                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12223233                       # number of overall hits
system.cpu.dcache.overall_hits::total        12223233                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1614312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1614314                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1614312                       # number of overall misses
system.cpu.dcache.overall_misses::total       1614314                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 108434594000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 108434594000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 108434594000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 108434594000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13837545                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13837547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13837545                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13837547                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.116662                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.116662                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.116662                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.116662                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67170.778635                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67170.695416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67170.778635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67170.695416                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     12164303                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3963                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            341479                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              73                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.622404                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    54.287671                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       530970                       # number of writebacks
system.cpu.dcache.writebacks::total            530970                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       315346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       315346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       315346                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       315346                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1298966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1298966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1298966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1298966                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  93823281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  93823281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  93823281000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  93823281000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.093873                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.093873                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.093873                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.093873                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 72229.204614                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72229.204614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 72229.204614                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72229.204614                       # average overall mshr miss latency
system.cpu.dcache.replacements                1297944                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10222637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10222637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1129179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1129181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  63406871000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  63406871000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11351816                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11351818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.099471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.099471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56153.073162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56152.973704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       315340                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       315340                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813839                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813839                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  49280786000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49280786000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.071692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60553.482937                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60553.482937                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  45027723000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45027723000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 92815.213560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92815.213560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485127                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485127                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  44542495000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  44542495000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 91816.153296                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91816.153296                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926117431737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.086008                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13522201                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1298968                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.409957                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.086008                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000084                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          727                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28974062                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28974062                       # Number of data accesses

---------- End Simulation Statistics   ----------
