synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Wed May 19 16:28:06 2021


Command Line:  E:\tools\Iscc\diamond\3.12\ispfpga\bin\nt64\synthesis.exe -f eth_data_fifo.synproj -sdc D:/programs/fpga/C200_FPGA/C200_FPGA/eth_data_fifo/eth_data_fifo.ldc -gui 

Synthesis options:
The -a option is ecp5u.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-25F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-25F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = eth_data_fifo.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = FALSE
Use IO Reg = FALSE (implied)
WARNING - synthesis: Cannot pack registers into I/Os because use_io_insertion is FALSE.
WARNING - synthesis: Ignoring user setting of use_io_reg. Value is set to FALSE.
Use IO Reg = FALSE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/programs/fpga/C200_FPGA/C200_FPGA/eth_data_fifo (searchpath added)
Verilog design file = E:/tools/Iscc/diamond/3.12/cae_library/synthesis/verilog/ecp5u.v
Verilog design file = E:/tools/Iscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = D:/programs/fpga/C200_FPGA/C200_FPGA/eth_data_fifo/eth_data_fifo.v
NGO file = D:/programs/fpga/C200_FPGA/C200_FPGA/eth_data_fifo/eth_data_fifo.ngo
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
-sdc option: SDC file input is D:/programs/fpga/C200_FPGA/C200_FPGA/eth_data_fifo/eth_data_fifo.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file e:/tools/iscc/diamond/3.12/cae_library/synthesis/verilog/ecp5u.v. VERI-1482
Analyzing Verilog file e:/tools/iscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v. VERI-1482
Analyzing Verilog file E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): eth_data_fifo
INFO - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(8): compiling module eth_data_fifo. VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(25): compiling module AND2. VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(367): compiling module INV. VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(810): compiling module XOR2. VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(710): compiling module ROM16X1A(initval=16'b011001000110010). VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866): compiling module DP16KD(DATA_WIDTH_A=9,DATA_WIDTH_B=9). VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(119): compiling module FD1P3DX. VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(160): compiling module FD1S3BX. VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(168): compiling module FD1S3DX. VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(76): compiling module CCU2C(INIT0=16'b0110011010101010,INIT1=16'b0110011010101010,INJECT1_0="NO",INJECT1_1="NO"). VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(76): compiling module CCU2C(INIT0=16'b1001100110101010,INIT1=16'b1001100110101010,INJECT1_0="NO",INJECT1_1="NO"). VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757): compiling module VHI. VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761): compiling module VLO. VERI-1018
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(343): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(399): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(463): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(527): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(583): input port CIN is not connected on this instance. VDB-1013
Loading NGL library 'E:/tools/Iscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'E:/tools/Iscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/tools/Iscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/tools/Iscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: E:/tools/Iscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
WARNING - synthesis: There are no design constraints in the file D:/programs/fpga/C200_FPGA/C200_FPGA/eth_data_fifo/eth_data_fifo.ldc
Top-level module name = eth_data_fifo.
WARNING - synthesis: There are no design constraints in the file D:/programs/fpga/C200_FPGA/C200_FPGA/eth_data_fifo/eth_data_fifo.ldc
This ldc file was generated by Clarity Designer!

WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(144): Removing unused instance _6. VDB-5034
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(146): Removing unused instance _7. VDB-5034
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(148): Removing unused instance _8. VDB-5034
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(150): Removing unused instance _9. VDB-5034
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(152): Removing unused instance _10. VDB-5034
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(154): Removing unused instance _11. VDB-5034
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(156): Removing unused instance _12. VDB-5034
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(158): Removing unused instance _13. VDB-5034
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(162): Removing unused instance _14. VDB-5034
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(166): Removing unused instance _15. VDB-5034
WARNING - synthesis: d:/programs/fpga/c200_fpga/c200_fpga/eth_data_fifo/eth_data_fifo.v(205): Removing unused instance _16. VDB-5034
######## Missing driver on net n200. Patching with GND.
######## Missing driver on net n199. Patching with GND.
######## Missing driver on net n201. Patching with GND.
######## Missing driver on net n202. Patching with GND.
######## Missing driver on net n203. Patching with GND.



######## GSR will not be inferred in an NGO flow, unless force_gsr=yes.
WARNING - synthesis: There are no design constraints in the file eth_data_fifo_for_lpf.sdc
Writing LPF file D:/programs/fpga/C200_FPGA/C200_FPGA/eth_data_fifo/eth_data_fifo.lpf.
Results of NGD DRC are available in eth_data_fifo_drc.log.
WARNING - synthesis: DRC checking was skipped because the -ngo option was used.
Writing NGD file D:/programs/fpga/C200_FPGA/C200_FPGA/eth_data_fifo/eth_data_fifo.ngo.

################### Begin Area Report (eth_data_fifo)######################
Number of register bits => 38 of 24879 (0 % )
AND2 => 3
CCU2C => 37
DP16KD => 1
FD1P3DX => 36
FD1S3BX => 1
FD1S3DX => 1
GSR => 1
INV => 4
ROM16X1A => 2
XOR2 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 3
Top 3 highest fanout Clock Enables:
  Net : wren_i, loads : 29
  Net : rden_i, loads : 18
  Net : fcnt_en, loads : 12
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : wren_i, loads : 29
  Net : rden_i, loads : 18
  Net : cnt_con, loads : 14
  Net : fcnt_en, loads : 12
  Net : WCNT[11], loads : 3
  Net : WCNT[10], loads : 3
  Net : WCNT[9], loads : 3
  Net : WCNT[8], loads : 3
  Net : WCNT[7], loads : 3
  Net : WCNT[6], loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets Clock]                 |  200.000 MHz|  107.032 MHz|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 73.418  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.406  secs
--------------------------------------------------------------
