<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta http-equiv="X-UA-Compatible" content="ie=edge">
    <title>Saeed Hossen Rakib - Physical Design Engineer Portfolio</title>
    <link rel="stylesheet" href="styles.css"> <!-- Linking the external CSS file -->
</head>
<body>

    <!-- Header Section -->
    <header>
        <div class="container">
            <h1>SAEED HOSSEN RAKIB</h1>
            <p>Physical Design Engineer | ASIC & VLSI Design Specialist</p>
        </div>
    </header>

    <!-- Profile Section -->
    <section id="profile">
        <div class="container">
            <h2>About Me</h2>
            <div class="section-box">
                <p>
                    I am a highly skilled Physical Design Engineer with **3 years of experience** in VLSI, ASIC Design, and RTL-to-GDS-II flows. Proficient in advanced process technologies down to 5nm and a specialist in EDA tools, scripting, and physical design optimization.
                </p>
                <p>
                    I received my Bachelor's degree in Electrical and Electronics Engineering from Ahsanullah University of Science and Technology in Dhaka in June 2022. After that, I began working as a Physical Design Engineer at Neural Semiconductor Limited.
                </p>
            </div>
        </div>
    </section>
    <section id="projects">
        <div class="container">
            <h2>Projects</h2>
            <div class="section-box">
                <h3>Project 1: Vitality and Productivity Monitoring IP</h3>
                <p><strong>Specifications:</strong> PDK: 5nm, Frequency: 2 GHz, Inst Count: 150K, Macros: 30</p>
                <ul>
                    <li>Responsible for Synthesis, Macro Placement, Power Planning, Physical Verification (DRC), RC Extraction, and Power Analysis.</li>
                    <li>Developed a stapling-based PG script to mitigate routing congestions.</li>
                    <li>Analyzed Calibre reports and resolved DRC violations.</li>
                </ul>
            </div>

            <div class="section-box">
                <h3>Project 2: Performance and Reliability Checker IP</h3>
                <p><strong>Specifications:</strong> PDK: 6nm, Frequency: 2 GHz, Inst Count: 150K, Macros: 20</p>
                <ul>
                    <li>Full RTL to sign-off including DFT scan insertion, macro placement, and power planning.</li>
                    <li>Resolved timing violations using buffer insertion and adjusted port placements.</li>
                </ul>
            </div>

            <div class="section-box">
                <h3>Project 3: 32-Bit RISC-V Processor IP Development</h3>
                <p><strong>Specifications:</strong> PDK: 45nm, Frequency: 555 MHz, Inst Count: 11K</p>
                <ul>
                    <li>Responsible for Synthesis, Floor-Planning, Placement, CTS, and Routing.</li>
                    <li>Debugged scan flop conversion issues and resolved timing violations.</li>
                </ul>
            </div>

            <div class="section-box">
                <h3>Project 4: Graphics Processing Unit Development</h3>
                <p><strong>Specifications:</strong> PDK: 65nm/45nm, Frequency: 350 MHz, Inst Count: 241K</p>
                <ul>
                    <li>Implemented NDR on CTS nets and optimized timing slack by cell swaps.</li>
                </ul>
            </div>

            <div class="section-box">
                <h3>Project 5: Memory Management Unit Design</h3>
                <p><strong>Specifications:</strong> PDK: 45nm, Frequency: 1 GHz, Inst Count: 10.5K</p>
                <ul>
                    <li>Implemented SDP-based placement strategy and optimized power using Voltus.</li>
                </ul>
            </div>

            <div class="section-box">
                <h3>Project 6: Advanced MCU with RISC-V Compatibility</h3>
                <p><strong>Specifications:</strong> PDK: 45nm/65nm, Frequency: 250 MHz, Inst Count: 177K</p>
                <ul>
                    <li>Developed spare modules scripts and resolved timing violations using Tempus eco.</li>
                </ul>
            </div>

            <div class="section-box">
                <h3>Project 7: Customized ASIC - Empowering Specific Functionality</h3>
                <p><strong>Specifications:</strong> PDK: 45nm, Frequency: 25 MHz, Inst Count: 63.5K, Macros: 29</p>
                <ul>
                    <li>Developed power plan scripts and debugged macro placement issues.</li>
                </ul>
            </div>

            <div class="section-box">
                <h3>Project 8: PPA Improvements using Open ROAD Flow</h3>
                <p><strong>Specifications:</strong> PDK: ASAP7nm, Frequency: 777 MHz, Inst Count: 18K</p>
                <ul>
                    <li>Enhanced timing by adjusting CTS and routing attributes.</li>
                </ul>
            </div>

            <div class="section-box">
                <h3>Project 9: Flow Development of Implementation Stages</h3>
                <ul>
                    <li>Developed, debugged, and automated PVS flows for sign-off analysis.</li>
                    <li>Ensured smooth integration of various implementation stages.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- Education Section -->
    <section id="education">
        <div class="container">
            <h2>Education</h2>
            <div class="section-box">
                <ul>
                    <li>
                        <strong>Ahsanullah University of Science and Technology</strong><br>
                        B.Sc. Eng. in Electrical and Electronics Engineering<br>
                        CGPA: 3.693 on a scale of 4.00
                    </li>
                    <li>
                        <strong>Milestone College</strong><br>
                        Higher Secondary Certificate Examination<br>
                        GPA: 5.00 on a scale of 5.00
                    </li>
                    <li>
                        <strong>Galachipa Govt. Model Secondary School</strong><br>
                        Secondary School Certificate Examination<br>
                        GPA: 5.00 on a scale of 5.00
                    </li>
                </ul>
            </div>
        </div>
    </section>

    <!-- Research Interests Section -->
    <section id="research-interests">
        <div class="container">
            <h2>Research Interests</h2>
            <div class="section-box">
                <ul>
                    <li>VLSI and Circuit Design</li>
                    <li>Low Power IC Design</li>
                    <li>Microelectronics and Digital System Design</li>
                    <li>Energy-Efficient Computing</li>
                    <li>Hardware Security</li>
                    <li>ASIC Design</li>
                    <li>SoC Design</li>
                </ul>
            </div>
        </div>
    </section>

    <!-- Skills Section -->
    <section id="skills">
        <div class="container">
            <h2>Skills</h2>
            <div class="section-box">
                <p><strong>Programming Languages:</strong> Tcl, C/C++, Bash</p>
                <p><strong>EDA Tools:</strong> Genus, Innovus, Calibre, ICV, PVS, Quantus, Star-RC, Tempus, Prime Time, RedHawk, Voltus, ICC2, Fusion Compiler</p>
                <p><strong>Operating Systems:</strong> Windows, Linux</p>
                <p><strong>Documentation Tools:</strong> PowerPoint, MS Word, OneNote</p>
            </div>
        </div>
    </section>

    <!-- Publications & Research Experiences Section -->
    <section id="publications-research">
        <div class="container">
            <h2>Publications & Research Experiences</h2>
            <div class="section-box">
                <h3>Publications</h3>
                <ul>
                    <li>
                        <a href="https://matjournals.co.in/index.php/JOVDSP/article/view/2845" target="_blank">
                            Design and Analysis of a New Ultra Low Power Adiabatic VLSI Circuit
                        </a> - <em>Journal of VLSI Design and Signal Processing</em>
                    </li>
                    <li>
                        <a href="https://ieeexplore.ieee.org/document/10427977" target="_blank">
                            Performance Analysis of a New Low Power BIST Technique in VLSI Circuit by Reducing the Input Vectors
                        </a> - <em>EICT 2023</em>
                    </li>
                    <li>
                        <a href="https://ieeexplore.ieee.org/document/10441109" target="_blank">
                            Comparative Analysis of a Proposed Low-Power Adiabatic NOR Gate
                        </a> - <em>ICCIT 2023</em>
                    </li>
                </ul>

                <h3>Other Research Experiences</h3>
                <ul>
                    <li>
                        <strong>Design and Analysis of Adiabatic VLSI Circuits (Thesis):</strong><br>
                        Designed circuits that reduced power and energy dissipation using 16nm, 22nm, and 32nm LP PTM models in LTspice XVII tool.
                    </li>
                    <li>
                        <strong>Comparative Analysis of D-Latch using Self Voltage Level Techniques (Project):</strong><br>
                        Conducted comparative analysis of three D-latch circuits using transistors to optimize power consumption, propagation delay, and area efficiency.
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- Honors & Awards -->
    <section id="honors">
        <div class="container">
            <h2>Honors and Awards</h2>
            <div class="section-box">
                <ul>
                    <li>Half Tuition Fee Waiver Award - Spring 2020</li>
                    <li>Half Tuition Fee Waiver Award - Spring 2019</li>
                    <li>Government Merit Scholarship - Barisal Board, 2011</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- Contact Section -->
    <section id="contact">
        <div class="container">
            <h2>Contact</h2>
            <div class="section-box">
                <p><strong>Email:</strong> <a href="mailto:s.h.rakib.153@gmail.com">s.h.rakib.153@gmail.com</a></p>
                <p><strong>Phone:</strong> (+880) 1707679190</p>
                <p><strong>LinkedIn:</strong> <a href="https://www.linkedin.com/in/saeed-hossen-rakib?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app">View My Profile</a></p>
            </div>
        </div>
    </section>

    <!-- Footer Section -->
    <footer class="footer">
        <p>&copy; 2024 Saeed Hossen Rakib | All Rights Reserved</p>
    </footer>

</body>
</html>
