vendor_name = ModelSim
source_file = 1, D:/Documents/GitHub/DSDProject/DSDProject.qsf
source_file = 1, D:/Documents/GitHub/DSDProject/aliens.vhd
source_file = 1, D:/Documents/GitHub/DSDProject/dsdproject.vhd
source_file = 1, D:/Documents/GitHub/DSDProject/Accelerometer/spi.sv
source_file = 1, D:/Documents/GitHub/DSDProject/Accelerometer/gsensor.sv
source_file = 1, D:/Documents/GitHub/DSDProject/Accelerometer/ADXL345_controller.vhd
source_file = 1, D:/Documents/GitHub/DSDProject/RNG10/RNG10.vhd
source_file = 1, D:/Documents/GitHub/DSDProject/RNG10/LFSRs.vhd
source_file = 1, D:/Documents/GitHub/DSDProject/vga_top_level.vhd
source_file = 1, D:/Documents/GitHub/DSDProject/vga_pll_25_175.vhd
source_file = 1, D:/Documents/GitHub/DSDProject/vga_controller.vhd
source_file = 1, d:/intelquartuslite/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intelquartuslite/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intelquartuslite/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intelquartuslite/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Documents/GitHub/DSDProject/db/vga_pll_25_175_altpll.v
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, D:/Documents/GitHub/DSDProject/db/lpm_divide_hbo.tdf
source_file = 1, D:/Documents/GitHub/DSDProject/db/abs_divider_mbg.tdf
source_file = 1, D:/Documents/GitHub/DSDProject/db/alt_u_div_0ie.tdf
source_file = 1, D:/Documents/GitHub/DSDProject/db/add_sub_t3c.tdf
source_file = 1, D:/Documents/GitHub/DSDProject/db/add_sub_u3c.tdf
source_file = 1, D:/Documents/GitHub/DSDProject/db/lpm_abs_q99.tdf
source_file = 1, D:/Documents/GitHub/DSDProject/db/lpm_abs_8b9.tdf
source_file = 1, D:/Documents/GitHub/DSDProject/db/lpm_divide_25o.tdf
source_file = 1, D:/Documents/GitHub/DSDProject/db/abs_divider_4dg.tdf
source_file = 1, D:/Documents/GitHub/DSDProject/db/alt_u_div_ske.tdf
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/multcore.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/addcore.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/look_add.inc
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, D:/Documents/GitHub/DSDProject/db/add_sub_grg.tdf
source_file = 1, d:/intelquartuslite/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, D:/Documents/GitHub/DSDProject/db/add_sub_hrg.tdf
source_file = 1, D:/Documents/GitHub/DSDProject/db/mult_mks.tdf
design_name = vga_top
instance = comp, \h_sync_m~output\, h_sync_m~output, vga_top, 1
instance = comp, \v_sync_m~output\, v_sync_m~output, vga_top, 1
instance = comp, \red_m[0]~output\, red_m[0]~output, vga_top, 1
instance = comp, \red_m[1]~output\, red_m[1]~output, vga_top, 1
instance = comp, \red_m[2]~output\, red_m[2]~output, vga_top, 1
instance = comp, \red_m[3]~output\, red_m[3]~output, vga_top, 1
instance = comp, \red_m[4]~output\, red_m[4]~output, vga_top, 1
instance = comp, \red_m[5]~output\, red_m[5]~output, vga_top, 1
instance = comp, \red_m[6]~output\, red_m[6]~output, vga_top, 1
instance = comp, \red_m[7]~output\, red_m[7]~output, vga_top, 1
instance = comp, \green_m[0]~output\, green_m[0]~output, vga_top, 1
instance = comp, \green_m[1]~output\, green_m[1]~output, vga_top, 1
instance = comp, \green_m[2]~output\, green_m[2]~output, vga_top, 1
instance = comp, \green_m[3]~output\, green_m[3]~output, vga_top, 1
instance = comp, \green_m[4]~output\, green_m[4]~output, vga_top, 1
instance = comp, \green_m[5]~output\, green_m[5]~output, vga_top, 1
instance = comp, \green_m[6]~output\, green_m[6]~output, vga_top, 1
instance = comp, \green_m[7]~output\, green_m[7]~output, vga_top, 1
instance = comp, \blue_m[0]~output\, blue_m[0]~output, vga_top, 1
instance = comp, \blue_m[1]~output\, blue_m[1]~output, vga_top, 1
instance = comp, \blue_m[2]~output\, blue_m[2]~output, vga_top, 1
instance = comp, \blue_m[3]~output\, blue_m[3]~output, vga_top, 1
instance = comp, \blue_m[4]~output\, blue_m[4]~output, vga_top, 1
instance = comp, \blue_m[5]~output\, blue_m[5]~output, vga_top, 1
instance = comp, \blue_m[6]~output\, blue_m[6]~output, vga_top, 1
instance = comp, \blue_m[7]~output\, blue_m[7]~output, vga_top, 1
instance = comp, \GSENSOR_CS_N~output\, GSENSOR_CS_N~output, vga_top, 1
instance = comp, \GSENSOR_SCLK~output\, GSENSOR_SCLK~output, vga_top, 1
instance = comp, \pixel_clk_m~output\, pixel_clk_m~output, vga_top, 1
instance = comp, \GSENSOR_SDI~output\, GSENSOR_SDI~output, vga_top, 1
instance = comp, \GSENSOR_SDO~output\, GSENSOR_SDO~output, vga_top, 1
instance = comp, \pixel_clk_m~input\, pixel_clk_m~input, vga_top, 1
instance = comp, \pixel_clk_m~inputclkctrl\, pixel_clk_m~inputclkctrl, vga_top, 1
instance = comp, \U3|U0|U0|pc[5]\, U3|U0|U0|pc[5], vga_top, 1
instance = comp, \U3|U0|U0|pc[3]\, U3|U0|U0|pc[3], vga_top, 1
instance = comp, \U3|U0|U0|spi_program~31\, U3|U0|U0|spi_program~31, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~28\, U3|U0|U0|spi_program~28, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~29\, U3|U0|U0|spi_program~29, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~30\, U3|U0|U0|spi_program~30, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~32\, U3|U0|U0|spi_program~32, vga_top, 1
instance = comp, \U3|U0|U0|current_instruction.immediate[0]\, U3|U0|U0|current_instruction.immediate[0], vga_top, 1
instance = comp, \U3|U0|U0|u0|clk_counter~0\, U3|U0|U0|u0|clk_counter~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|clk_counter~3\, U3|U0|U0|u0|clk_counter~3, vga_top, 1
instance = comp, \U3|U0|U0|u0|clk_counter[0]\, U3|U0|U0|u0|clk_counter[0], vga_top, 1
instance = comp, \U3|U0|U0|u0|clk_counter~4\, U3|U0|U0|u0|clk_counter~4, vga_top, 1
instance = comp, \U3|U0|U0|u0|clk_counter[1]\, U3|U0|U0|u0|clk_counter[1], vga_top, 1
instance = comp, \U3|U0|U0|u0|Equal0~1\, U3|U0|U0|u0|Equal0~1, vga_top, 1
instance = comp, \U3|U0|U0|u0|clk_counter~2\, U3|U0|U0|u0|clk_counter~2, vga_top, 1
instance = comp, \U3|U0|U0|u0|clk_counter[2]\, U3|U0|U0|u0|clk_counter[2], vga_top, 1
instance = comp, \U3|U0|U0|u0|clk_counter~1\, U3|U0|U0|u0|clk_counter~1, vga_top, 1
instance = comp, \U3|U0|U0|u0|clk_counter[3]\, U3|U0|U0|u0|clk_counter[3], vga_top, 1
instance = comp, \U3|U0|U0|u0|Equal0~0\, U3|U0|U0|u0|Equal0~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|spi_clk~2\, U3|U0|U0|u0|spi_clk~2, vga_top, 1
instance = comp, \U3|U0|U0|u0|spi_clk\, U3|U0|U0|u0|spi_clk, vga_top, 1
instance = comp, \U3|U0|U0|u0|spi_clk_last\, U3|U0|U0|u0|spi_clk_last, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[3]~0\, U3|U0|U0|u0|rx_data[3]~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|Selector4~0\, U3|U0|U0|u0|Selector4~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|state.TO_IDLE\, U3|U0|U0|u0|state.TO_IDLE, vga_top, 1
instance = comp, \U3|U0|U0|u0|Selector3~3\, U3|U0|U0|u0|Selector3~3, vga_top, 1
instance = comp, \U3|U0|U0|u0|state.ACTIVE\, U3|U0|U0|u0|state.ACTIVE, vga_top, 1
instance = comp, \U3|U0|U0|u0|count[2]~0\, U3|U0|U0|u0|count[2]~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|count[0]~2\, U3|U0|U0|u0|count[0]~2, vga_top, 1
instance = comp, \U3|U0|U0|u0|count[0]\, U3|U0|U0|u0|count[0], vga_top, 1
instance = comp, \U3|U0|U0|u0|count[1]~3\, U3|U0|U0|u0|count[1]~3, vga_top, 1
instance = comp, \U3|U0|U0|u0|count[1]\, U3|U0|U0|u0|count[1], vga_top, 1
instance = comp, \U3|U0|U0|u0|Add2~0\, U3|U0|U0|u0|Add2~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|count[2]~1\, U3|U0|U0|u0|count[2]~1, vga_top, 1
instance = comp, \U3|U0|U0|u0|count[2]\, U3|U0|U0|u0|count[2], vga_top, 1
instance = comp, \U3|U0|U0|u0|state_next~2\, U3|U0|U0|u0|state_next~2, vga_top, 1
instance = comp, \U3|U0|U0|u0|Selector3~0\, U3|U0|U0|u0|Selector3~0, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~8\, U3|U0|U0|spi_program~8, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~9\, U3|U0|U0|spi_program~9, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~10\, U3|U0|U0|spi_program~10, vga_top, 1
instance = comp, \U3|U0|U0|current_instruction.immediate[3]\, U3|U0|U0|current_instruction.immediate[3], vga_top, 1
instance = comp, \U3|U0|U0|spi_program~2\, U3|U0|U0|spi_program~2, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~36\, U3|U0|U0|spi_program~36, vga_top, 1
instance = comp, \U3|U0|U0|current_instruction.opcode[2]\, U3|U0|U0|current_instruction.opcode[2], vga_top, 1
instance = comp, \U3|U0|U0|u0|idlecount[3]~0\, U3|U0|U0|u0|idlecount[3]~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|idlecount[0]~3\, U3|U0|U0|u0|idlecount[0]~3, vga_top, 1
instance = comp, \U3|U0|U0|u0|idlecount[0]\, U3|U0|U0|u0|idlecount[0], vga_top, 1
instance = comp, \U3|U0|U0|u0|Selector6~0\, U3|U0|U0|u0|Selector6~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|idlecount[3]~2\, U3|U0|U0|u0|idlecount[3]~2, vga_top, 1
instance = comp, \U3|U0|U0|u0|Selector7~0\, U3|U0|U0|u0|Selector7~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|idlecount[1]\, U3|U0|U0|u0|idlecount[1], vga_top, 1
instance = comp, \U3|U0|U0|u0|Add1~1\, U3|U0|U0|u0|Add1~1, vga_top, 1
instance = comp, \U3|U0|U0|u0|Selector6~1\, U3|U0|U0|u0|Selector6~1, vga_top, 1
instance = comp, \U3|U0|U0|u0|idlecount[2]\, U3|U0|U0|u0|idlecount[2], vga_top, 1
instance = comp, \U3|U0|U0|u0|Add1~0\, U3|U0|U0|u0|Add1~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|idlecount[3]~1\, U3|U0|U0|u0|idlecount[3]~1, vga_top, 1
instance = comp, \U3|U0|U0|u0|idlecount[3]\, U3|U0|U0|u0|idlecount[3], vga_top, 1
instance = comp, \U3|U0|U0|u0|always2~0\, U3|U0|U0|u0|always2~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|Selector3~1\, U3|U0|U0|u0|Selector3~1, vga_top, 1
instance = comp, \U3|U0|U0|u0|Selector3~2\, U3|U0|U0|u0|Selector3~2, vga_top, 1
instance = comp, \U3|U0|U0|u0|state.IDLE~0\, U3|U0|U0|u0|state.IDLE~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|state.IDLE\, U3|U0|U0|u0|state.IDLE, vga_top, 1
instance = comp, \U3|U0|U0|Add0~0\, U3|U0|U0|Add0~0, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[0]\, U3|U0|U0|update_clock_counter[0], vga_top, 1
instance = comp, \U3|U0|U0|Add0~2\, U3|U0|U0|Add0~2, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[1]\, U3|U0|U0|update_clock_counter[1], vga_top, 1
instance = comp, \U3|U0|U0|Add0~4\, U3|U0|U0|Add0~4, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[2]\, U3|U0|U0|update_clock_counter[2], vga_top, 1
instance = comp, \U3|U0|U0|Add0~6\, U3|U0|U0|Add0~6, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[3]\, U3|U0|U0|update_clock_counter[3], vga_top, 1
instance = comp, \U3|U0|U0|Add0~8\, U3|U0|U0|Add0~8, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[4]\, U3|U0|U0|update_clock_counter[4], vga_top, 1
instance = comp, \U3|U0|U0|Add0~10\, U3|U0|U0|Add0~10, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[5]\, U3|U0|U0|update_clock_counter[5], vga_top, 1
instance = comp, \U3|U0|U0|Add0~12\, U3|U0|U0|Add0~12, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter~0\, U3|U0|U0|update_clock_counter~0, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[6]\, U3|U0|U0|update_clock_counter[6], vga_top, 1
instance = comp, \U3|U0|U0|Add0~14\, U3|U0|U0|Add0~14, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter~1\, U3|U0|U0|update_clock_counter~1, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[7]\, U3|U0|U0|update_clock_counter[7], vga_top, 1
instance = comp, \U3|U0|U0|Add0~16\, U3|U0|U0|Add0~16, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter~2\, U3|U0|U0|update_clock_counter~2, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[8]\, U3|U0|U0|update_clock_counter[8], vga_top, 1
instance = comp, \U3|U0|U0|Add0~18\, U3|U0|U0|Add0~18, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[9]\, U3|U0|U0|update_clock_counter[9], vga_top, 1
instance = comp, \U3|U0|U0|Add0~20\, U3|U0|U0|Add0~20, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter~3\, U3|U0|U0|update_clock_counter~3, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[10]\, U3|U0|U0|update_clock_counter[10], vga_top, 1
instance = comp, \U3|U0|U0|Add0~22\, U3|U0|U0|Add0~22, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter~4\, U3|U0|U0|update_clock_counter~4, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[11]\, U3|U0|U0|update_clock_counter[11], vga_top, 1
instance = comp, \U3|U0|U0|Add0~24\, U3|U0|U0|Add0~24, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter~5\, U3|U0|U0|update_clock_counter~5, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[12]\, U3|U0|U0|update_clock_counter[12], vga_top, 1
instance = comp, \U3|U0|U0|Add0~26\, U3|U0|U0|Add0~26, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter~6\, U3|U0|U0|update_clock_counter~6, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[13]\, U3|U0|U0|update_clock_counter[13], vga_top, 1
instance = comp, \U3|U0|U0|Add0~28\, U3|U0|U0|Add0~28, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[14]\, U3|U0|U0|update_clock_counter[14], vga_top, 1
instance = comp, \U3|U0|U0|Add0~30\, U3|U0|U0|Add0~30, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter~7\, U3|U0|U0|update_clock_counter~7, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[15]\, U3|U0|U0|update_clock_counter[15], vga_top, 1
instance = comp, \U3|U0|U0|Equal0~5\, U3|U0|U0|Equal0~5, vga_top, 1
instance = comp, \U3|U0|U0|Equal0~4\, U3|U0|U0|Equal0~4, vga_top, 1
instance = comp, \U3|U0|U0|Add0~32\, U3|U0|U0|Add0~32, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[16]\, U3|U0|U0|update_clock_counter[16], vga_top, 1
instance = comp, \U3|U0|U0|Add0~34\, U3|U0|U0|Add0~34, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[17]\, U3|U0|U0|update_clock_counter[17], vga_top, 1
instance = comp, \U3|U0|U0|Add0~36\, U3|U0|U0|Add0~36, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[18]\, U3|U0|U0|update_clock_counter[18], vga_top, 1
instance = comp, \U3|U0|U0|Add0~38\, U3|U0|U0|Add0~38, vga_top, 1
instance = comp, \U3|U0|U0|update_clock_counter[19]\, U3|U0|U0|update_clock_counter[19], vga_top, 1
instance = comp, \U3|U0|U0|Equal0~0\, U3|U0|U0|Equal0~0, vga_top, 1
instance = comp, \U3|U0|U0|Equal0~2\, U3|U0|U0|Equal0~2, vga_top, 1
instance = comp, \U3|U0|U0|Equal0~1\, U3|U0|U0|Equal0~1, vga_top, 1
instance = comp, \U3|U0|U0|Equal0~3\, U3|U0|U0|Equal0~3, vga_top, 1
instance = comp, \U3|U0|U0|Equal0~6\, U3|U0|U0|Equal0~6, vga_top, 1
instance = comp, \U3|U0|U0|update\, U3|U0|U0|update, vga_top, 1
instance = comp, \U3|U0|U0|Selector0~0\, U3|U0|U0|Selector0~0, vga_top, 1
instance = comp, \U3|U0|U0|Selector0~1\, U3|U0|U0|Selector0~1, vga_top, 1
instance = comp, \U3|U0|U0|Add1~0\, U3|U0|U0|Add1~0, vga_top, 1
instance = comp, \U3|U0|U0|Add1~17\, U3|U0|U0|Add1~17, vga_top, 1
instance = comp, \U3|U0|U0|pc[0]\, U3|U0|U0|pc[0], vga_top, 1
instance = comp, \U3|U0|U0|Add1~2\, U3|U0|U0|Add1~2, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~17\, U3|U0|U0|spi_program~17, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~14\, U3|U0|U0|spi_program~14, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~15\, U3|U0|U0|spi_program~15, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~16\, U3|U0|U0|spi_program~16, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~18\, U3|U0|U0|spi_program~18, vga_top, 1
instance = comp, \U3|U0|U0|current_instruction.immediate[1]\, U3|U0|U0|current_instruction.immediate[1], vga_top, 1
instance = comp, \U3|U0|U0|Add1~9\, U3|U0|U0|Add1~9, vga_top, 1
instance = comp, \U3|U0|U0|pc[1]\, U3|U0|U0|pc[1], vga_top, 1
instance = comp, \U3|U0|U0|Add1~4\, U3|U0|U0|Add1~4, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~27\, U3|U0|U0|spi_program~27, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~37\, U3|U0|U0|spi_program~37, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~26\, U3|U0|U0|spi_program~26, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~38\, U3|U0|U0|spi_program~38, vga_top, 1
instance = comp, \U3|U0|U0|current_instruction.immediate[2]\, U3|U0|U0|current_instruction.immediate[2], vga_top, 1
instance = comp, \U3|U0|U0|Add1~16\, U3|U0|U0|Add1~16, vga_top, 1
instance = comp, \U3|U0|U0|pc[2]\, U3|U0|U0|pc[2], vga_top, 1
instance = comp, \U3|U0|U0|Add1~6\, U3|U0|U0|Add1~6, vga_top, 1
instance = comp, \U3|U0|U0|Add1~8\, U3|U0|U0|Add1~8, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~6\, U3|U0|U0|spi_program~6, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~11\, U3|U0|U0|spi_program~11, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~3\, U3|U0|U0|spi_program~3, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~12\, U3|U0|U0|spi_program~12, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~13\, U3|U0|U0|spi_program~13, vga_top, 1
instance = comp, \U3|U0|U0|current_instruction.opcode[0]\, U3|U0|U0|current_instruction.opcode[0], vga_top, 1
instance = comp, \U3|U0|U0|Equal1~1\, U3|U0|U0|Equal1~1, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~22\, U3|U0|U0|spi_program~22, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~23\, U3|U0|U0|spi_program~23, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~24\, U3|U0|U0|spi_program~24, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~25\, U3|U0|U0|spi_program~25, vga_top, 1
instance = comp, \U3|U0|U0|current_instruction.immediate[4]\, U3|U0|U0|current_instruction.immediate[4], vga_top, 1
instance = comp, \U3|U0|U0|Add1~10\, U3|U0|U0|Add1~10, vga_top, 1
instance = comp, \U3|U0|U0|Add1~15\, U3|U0|U0|Add1~15, vga_top, 1
instance = comp, \U3|U0|U0|pc[4]\, U3|U0|U0|pc[4], vga_top, 1
instance = comp, \U3|U0|U0|Add1~12\, U3|U0|U0|Add1~12, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~19\, U3|U0|U0|spi_program~19, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~20\, U3|U0|U0|spi_program~20, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~21\, U3|U0|U0|spi_program~21, vga_top, 1
instance = comp, \U3|U0|U0|current_instruction.immediate[5]\, U3|U0|U0|current_instruction.immediate[5], vga_top, 1
instance = comp, \U3|U0|U0|Add1~14\, U3|U0|U0|Add1~14, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~4\, U3|U0|U0|spi_program~4, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~5\, U3|U0|U0|spi_program~5, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~7\, U3|U0|U0|spi_program~7, vga_top, 1
instance = comp, \U3|U0|U0|current_instruction.opcode[1]\, U3|U0|U0|current_instruction.opcode[1], vga_top, 1
instance = comp, \U3|U0|U0|Equal1~0\, U3|U0|U0|Equal1~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_valid_next~3\, U3|U0|U0|u0|rx_valid_next~3, vga_top, 1
instance = comp, \U3|U0|U0|u0|Selector2~0\, U3|U0|U0|u0|Selector2~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|state.TO_ACTIVE\, U3|U0|U0|u0|state.TO_ACTIVE, vga_top, 1
instance = comp, \U3|U0|U0|Equal1~2\, U3|U0|U0|Equal1~2, vga_top, 1
instance = comp, \U3|U0|U0|u0|tx_request_r\, U3|U0|U0|u0|tx_request_r, vga_top, 1
instance = comp, \U3|U0|U0|u0|always2~1\, U3|U0|U0|u0|always2~1, vga_top, 1
instance = comp, \U3|U0|U0|u0|tx_data_r[3]~feeder\, U3|U0|U0|u0|tx_data_r[3]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|u0|tx_data_r[3]\, U3|U0|U0|u0|tx_data_r[3], vga_top, 1
instance = comp, \U3|U0|U0|u0|tx_data_r[1]~feeder\, U3|U0|U0|u0|tx_data_r[1]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|u0|tx_data_r[1]\, U3|U0|U0|u0|tx_data_r[1], vga_top, 1
instance = comp, \U3|U0|U0|u0|tx_data_r[0]\, U3|U0|U0|u0|tx_data_r[0], vga_top, 1
instance = comp, \U3|U0|U0|u0|Mux0~2\, U3|U0|U0|u0|Mux0~2, vga_top, 1
instance = comp, \U3|U0|U0|u0|tx_data_r[2]\, U3|U0|U0|u0|tx_data_r[2], vga_top, 1
instance = comp, \U3|U0|U0|u0|Mux0~3\, U3|U0|U0|u0|Mux0~3, vga_top, 1
instance = comp, \U3|U0|U0|u0|tx_data_r[5]~feeder\, U3|U0|U0|u0|tx_data_r[5]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|u0|tx_data_r[5]\, U3|U0|U0|u0|tx_data_r[5], vga_top, 1
instance = comp, \U3|U0|U0|u0|tx_data_r[4]\, U3|U0|U0|u0|tx_data_r[4], vga_top, 1
instance = comp, \U3|U0|U0|u0|Mux0~0\, U3|U0|U0|u0|Mux0~0, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~35\, U3|U0|U0|spi_program~35, vga_top, 1
instance = comp, \U3|U0|U0|current_instruction.immediate[7]\, U3|U0|U0|current_instruction.immediate[7], vga_top, 1
instance = comp, \U3|U0|U0|u0|tx_data_r[7]~feeder\, U3|U0|U0|u0|tx_data_r[7]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|u0|tx_data_r[7]\, U3|U0|U0|u0|tx_data_r[7], vga_top, 1
instance = comp, \U3|U0|U0|spi_program~33\, U3|U0|U0|spi_program~33, vga_top, 1
instance = comp, \U3|U0|U0|spi_program~34\, U3|U0|U0|spi_program~34, vga_top, 1
instance = comp, \U3|U0|U0|current_instruction.immediate[6]\, U3|U0|U0|current_instruction.immediate[6], vga_top, 1
instance = comp, \U3|U0|U0|u0|tx_data_r[6]\, U3|U0|U0|u0|tx_data_r[6], vga_top, 1
instance = comp, \U3|U0|U0|u0|Mux0~1\, U3|U0|U0|u0|Mux0~1, vga_top, 1
instance = comp, \U3|U0|U0|u0|Selector12~0\, U3|U0|U0|u0|Selector12~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|Selector12~1\, U3|U0|U0|u0|Selector12~1, vga_top, 1
instance = comp, \U3|U0|U0|u0|Selector12~2\, U3|U0|U0|u0|Selector12~2, vga_top, 1
instance = comp, \U3|U0|U0|u0|spi_sdi\, U3|U0|U0|u0|spi_sdi, vga_top, 1
instance = comp, \U1|altpll_component|auto_generated|pll1\, U1|altpll_component|auto_generated|pll1, vga_top, 1
instance = comp, \U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, U1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, vga_top, 1
instance = comp, \U2|Add0~0\, U2|Add0~0, vga_top, 1
instance = comp, \U2|h_count~7\, U2|h_count~7, vga_top, 1
instance = comp, \reset_n_m~input\, reset_n_m~input, vga_top, 1
instance = comp, \U2|h_count[0]\, U2|h_count[0], vga_top, 1
instance = comp, \U2|Add0~2\, U2|Add0~2, vga_top, 1
instance = comp, \U2|h_count~6\, U2|h_count~6, vga_top, 1
instance = comp, \U2|h_count[1]\, U2|h_count[1], vga_top, 1
instance = comp, \U2|Add0~4\, U2|Add0~4, vga_top, 1
instance = comp, \U2|h_count~5\, U2|h_count~5, vga_top, 1
instance = comp, \U2|h_count[2]\, U2|h_count[2], vga_top, 1
instance = comp, \U2|Add0~6\, U2|Add0~6, vga_top, 1
instance = comp, \U2|h_count~4\, U2|h_count~4, vga_top, 1
instance = comp, \U2|h_count[3]\, U2|h_count[3], vga_top, 1
instance = comp, \U2|Add0~8\, U2|Add0~8, vga_top, 1
instance = comp, \U2|h_count~3\, U2|h_count~3, vga_top, 1
instance = comp, \U2|h_count[4]\, U2|h_count[4], vga_top, 1
instance = comp, \U2|LessThan0~0\, U2|LessThan0~0, vga_top, 1
instance = comp, \U2|Add0~10\, U2|Add0~10, vga_top, 1
instance = comp, \U2|h_count~8\, U2|h_count~8, vga_top, 1
instance = comp, \U2|h_count[5]\, U2|h_count[5], vga_top, 1
instance = comp, \U2|Add0~12\, U2|Add0~12, vga_top, 1
instance = comp, \U2|Add0~14\, U2|Add0~14, vga_top, 1
instance = comp, \U2|h_count~1\, U2|h_count~1, vga_top, 1
instance = comp, \U2|h_count[7]\, U2|h_count[7], vga_top, 1
instance = comp, \U2|LessThan0~1\, U2|LessThan0~1, vga_top, 1
instance = comp, \U2|Add0~16\, U2|Add0~16, vga_top, 1
instance = comp, \U2|h_count~0\, U2|h_count~0, vga_top, 1
instance = comp, \U2|h_count[8]~feeder\, U2|h_count[8]~feeder, vga_top, 1
instance = comp, \U2|h_count[8]\, U2|h_count[8], vga_top, 1
instance = comp, \U2|Add0~18\, U2|Add0~18, vga_top, 1
instance = comp, \U2|h_count~2\, U2|h_count~2, vga_top, 1
instance = comp, \U2|h_count[9]\, U2|h_count[9], vga_top, 1
instance = comp, \U2|LessThan0~2\, U2|LessThan0~2, vga_top, 1
instance = comp, \U2|h_count~9\, U2|h_count~9, vga_top, 1
instance = comp, \U2|h_count[6]\, U2|h_count[6], vga_top, 1
instance = comp, \U2|process_0~0\, U2|process_0~0, vga_top, 1
instance = comp, \U2|process_0~1\, U2|process_0~1, vga_top, 1
instance = comp, \U2|h_sync\, U2|h_sync, vga_top, 1
instance = comp, \U2|v_count[4]\, U2|v_count[4], vga_top, 1
instance = comp, \U2|Add1~1\, U2|Add1~1, vga_top, 1
instance = comp, \U2|Add1~30\, U2|Add1~30, vga_top, 1
instance = comp, \U2|v_count[0]\, U2|v_count[0], vga_top, 1
instance = comp, \U2|Add1~3\, U2|Add1~3, vga_top, 1
instance = comp, \U2|Add1~24\, U2|Add1~24, vga_top, 1
instance = comp, \U2|v_count[1]\, U2|v_count[1], vga_top, 1
instance = comp, \U2|Add1~5\, U2|Add1~5, vga_top, 1
instance = comp, \U2|Add1~22\, U2|Add1~22, vga_top, 1
instance = comp, \U2|v_count[2]\, U2|v_count[2], vga_top, 1
instance = comp, \U2|Add1~7\, U2|Add1~7, vga_top, 1
instance = comp, \U2|Add1~25\, U2|Add1~25, vga_top, 1
instance = comp, \U2|v_count[3]\, U2|v_count[3], vga_top, 1
instance = comp, \U2|Add1~9\, U2|Add1~9, vga_top, 1
instance = comp, \U2|Add1~11\, U2|Add1~11, vga_top, 1
instance = comp, \U2|Add1~26\, U2|Add1~26, vga_top, 1
instance = comp, \U2|v_count[5]\, U2|v_count[5], vga_top, 1
instance = comp, \U2|Add1~13\, U2|Add1~13, vga_top, 1
instance = comp, \U2|Add1~27\, U2|Add1~27, vga_top, 1
instance = comp, \U2|v_count[6]\, U2|v_count[6], vga_top, 1
instance = comp, \U2|LessThan1~1\, U2|LessThan1~1, vga_top, 1
instance = comp, \U2|Add1~15\, U2|Add1~15, vga_top, 1
instance = comp, \U2|Add1~28\, U2|Add1~28, vga_top, 1
instance = comp, \U2|v_count[7]~feeder\, U2|v_count[7]~feeder, vga_top, 1
instance = comp, \U2|v_count[7]\, U2|v_count[7], vga_top, 1
instance = comp, \U2|Add1~17\, U2|Add1~17, vga_top, 1
instance = comp, \U2|Add1~29\, U2|Add1~29, vga_top, 1
instance = comp, \U2|v_count[8]\, U2|v_count[8], vga_top, 1
instance = comp, \U2|LessThan1~0\, U2|LessThan1~0, vga_top, 1
instance = comp, \U2|Add1~19\, U2|Add1~19, vga_top, 1
instance = comp, \U2|Add1~21\, U2|Add1~21, vga_top, 1
instance = comp, \U2|v_count[9]~feeder\, U2|v_count[9]~feeder, vga_top, 1
instance = comp, \U2|v_count[9]\, U2|v_count[9], vga_top, 1
instance = comp, \U2|Add1~0\, U2|Add1~0, vga_top, 1
instance = comp, \U2|Add1~23\, U2|Add1~23, vga_top, 1
instance = comp, \U2|process_0~2\, U2|process_0~2, vga_top, 1
instance = comp, \U2|process_0~3\, U2|process_0~3, vga_top, 1
instance = comp, \U2|process_0~4\, U2|process_0~4, vga_top, 1
instance = comp, \U2|v_sync\, U2|v_sync, vga_top, 1
instance = comp, \U2|LessThan6~0\, U2|LessThan6~0, vga_top, 1
instance = comp, \U2|process_0~5\, U2|process_0~5, vga_top, 1
instance = comp, \U2|disp_ena\, U2|disp_ena, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[0]~0\, U3|\projectileMoveClock:proj_clock_counter[0]~0, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[0]~feeder\, U3|\projectileMoveClock:proj_clock_counter[0]~feeder, vga_top, 1
instance = comp, \pause_toggle~input\, pause_toggle~input, vga_top, 1
instance = comp, \U3|pause~0\, U3|pause~0, vga_top, 1
instance = comp, \U3|pause~feeder\, U3|pause~feeder, vga_top, 1
instance = comp, \U3|pause\, U3|pause, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[0]\, U3|\projectileMoveClock:proj_clock_counter[0], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[1]~1\, U3|\projectileMoveClock:proj_clock_counter[1]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[1]\, U3|\projectileMoveClock:proj_clock_counter[1], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[2]~1\, U3|\projectileMoveClock:proj_clock_counter[2]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[2]~feeder\, U3|\projectileMoveClock:proj_clock_counter[2]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[2]\, U3|\projectileMoveClock:proj_clock_counter[2], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[3]~1\, U3|\projectileMoveClock:proj_clock_counter[3]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[3]~feeder\, U3|\projectileMoveClock:proj_clock_counter[3]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[3]\, U3|\projectileMoveClock:proj_clock_counter[3], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[4]~1\, U3|\projectileMoveClock:proj_clock_counter[4]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[4]~feeder\, U3|\projectileMoveClock:proj_clock_counter[4]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[4]\, U3|\projectileMoveClock:proj_clock_counter[4], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[5]~1\, U3|\projectileMoveClock:proj_clock_counter[5]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[5]~feeder\, U3|\projectileMoveClock:proj_clock_counter[5]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[5]\, U3|\projectileMoveClock:proj_clock_counter[5], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[6]~1\, U3|\projectileMoveClock:proj_clock_counter[6]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[6]\, U3|\projectileMoveClock:proj_clock_counter[6], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[7]~1\, U3|\projectileMoveClock:proj_clock_counter[7]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[7]\, U3|\projectileMoveClock:proj_clock_counter[7], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[8]~1\, U3|\projectileMoveClock:proj_clock_counter[8]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[8]\, U3|\projectileMoveClock:proj_clock_counter[8], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[9]~1\, U3|\projectileMoveClock:proj_clock_counter[9]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[9]~feeder\, U3|\projectileMoveClock:proj_clock_counter[9]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[9]\, U3|\projectileMoveClock:proj_clock_counter[9], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[10]~1\, U3|\projectileMoveClock:proj_clock_counter[10]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[10]~feeder\, U3|\projectileMoveClock:proj_clock_counter[10]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[10]\, U3|\projectileMoveClock:proj_clock_counter[10], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[11]~1\, U3|\projectileMoveClock:proj_clock_counter[11]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[11]\, U3|\projectileMoveClock:proj_clock_counter[11], vga_top, 1
instance = comp, \U3|LessThan108~9\, U3|LessThan108~9, vga_top, 1
instance = comp, \U3|LessThan108~7\, U3|LessThan108~7, vga_top, 1
instance = comp, \U3|LessThan108~6\, U3|LessThan108~6, vga_top, 1
instance = comp, \U3|LessThan108~8\, U3|LessThan108~8, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[12]~1\, U3|\projectileMoveClock:proj_clock_counter[12]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[12]\, U3|\projectileMoveClock:proj_clock_counter[12], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[13]~1\, U3|\projectileMoveClock:proj_clock_counter[13]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[13]~feeder\, U3|\projectileMoveClock:proj_clock_counter[13]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[13]\, U3|\projectileMoveClock:proj_clock_counter[13], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[14]~1\, U3|\projectileMoveClock:proj_clock_counter[14]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[14]~feeder\, U3|\projectileMoveClock:proj_clock_counter[14]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[14]\, U3|\projectileMoveClock:proj_clock_counter[14], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[15]~1\, U3|\projectileMoveClock:proj_clock_counter[15]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[15]\, U3|\projectileMoveClock:proj_clock_counter[15], vga_top, 1
instance = comp, \U3|LessThan108~5\, U3|LessThan108~5, vga_top, 1
instance = comp, \U3|LessThan108~10\, U3|LessThan108~10, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[16]~1\, U3|\projectileMoveClock:proj_clock_counter[16]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[16]\, U3|\projectileMoveClock:proj_clock_counter[16], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[17]~1\, U3|\projectileMoveClock:proj_clock_counter[17]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[17]~feeder\, U3|\projectileMoveClock:proj_clock_counter[17]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[17]\, U3|\projectileMoveClock:proj_clock_counter[17], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[18]~1\, U3|\projectileMoveClock:proj_clock_counter[18]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[18]~feeder\, U3|\projectileMoveClock:proj_clock_counter[18]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[18]\, U3|\projectileMoveClock:proj_clock_counter[18], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[19]~1\, U3|\projectileMoveClock:proj_clock_counter[19]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[19]~feeder\, U3|\projectileMoveClock:proj_clock_counter[19]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[19]\, U3|\projectileMoveClock:proj_clock_counter[19], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[20]~1\, U3|\projectileMoveClock:proj_clock_counter[20]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[20]~feeder\, U3|\projectileMoveClock:proj_clock_counter[20]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[20]\, U3|\projectileMoveClock:proj_clock_counter[20], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[21]~1\, U3|\projectileMoveClock:proj_clock_counter[21]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[21]~feeder\, U3|\projectileMoveClock:proj_clock_counter[21]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[21]\, U3|\projectileMoveClock:proj_clock_counter[21], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[22]~1\, U3|\projectileMoveClock:proj_clock_counter[22]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[22]~feeder\, U3|\projectileMoveClock:proj_clock_counter[22]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[22]\, U3|\projectileMoveClock:proj_clock_counter[22], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[23]~1\, U3|\projectileMoveClock:proj_clock_counter[23]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[23]~feeder\, U3|\projectileMoveClock:proj_clock_counter[23]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[23]\, U3|\projectileMoveClock:proj_clock_counter[23], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[24]~1\, U3|\projectileMoveClock:proj_clock_counter[24]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[24]~feeder\, U3|\projectileMoveClock:proj_clock_counter[24]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[24]\, U3|\projectileMoveClock:proj_clock_counter[24], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[25]~1\, U3|\projectileMoveClock:proj_clock_counter[25]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[25]\, U3|\projectileMoveClock:proj_clock_counter[25], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[26]~1\, U3|\projectileMoveClock:proj_clock_counter[26]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[26]~feeder\, U3|\projectileMoveClock:proj_clock_counter[26]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[26]\, U3|\projectileMoveClock:proj_clock_counter[26], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[27]~1\, U3|\projectileMoveClock:proj_clock_counter[27]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[27]~feeder\, U3|\projectileMoveClock:proj_clock_counter[27]~feeder, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[27]\, U3|\projectileMoveClock:proj_clock_counter[27], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[28]~1\, U3|\projectileMoveClock:proj_clock_counter[28]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[28]\, U3|\projectileMoveClock:proj_clock_counter[28], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[29]~1\, U3|\projectileMoveClock:proj_clock_counter[29]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[29]\, U3|\projectileMoveClock:proj_clock_counter[29], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[30]~1\, U3|\projectileMoveClock:proj_clock_counter[30]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[30]\, U3|\projectileMoveClock:proj_clock_counter[30], vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[31]~1\, U3|\projectileMoveClock:proj_clock_counter[31]~1, vga_top, 1
instance = comp, \U3|projectileMoveClock:proj_clock_counter[31]\, U3|\projectileMoveClock:proj_clock_counter[31], vga_top, 1
instance = comp, \U3|LessThan108~3\, U3|LessThan108~3, vga_top, 1
instance = comp, \U3|LessThan108~1\, U3|LessThan108~1, vga_top, 1
instance = comp, \U3|LessThan108~2\, U3|LessThan108~2, vga_top, 1
instance = comp, \U3|LessThan108~0\, U3|LessThan108~0, vga_top, 1
instance = comp, \U3|LessThan108~4\, U3|LessThan108~4, vga_top, 1
instance = comp, \U3|LessThan108~11\, U3|LessThan108~11, vga_top, 1
instance = comp, \U3|projectile_clock~0\, U3|projectile_clock~0, vga_top, 1
instance = comp, \U3|projectile_clock~0clkctrl\, U3|projectile_clock~0clkctrl, vga_top, 1
instance = comp, \U3|p_proj.x[16][0]~1664\, U3|p_proj.x[16][0]~1664, vga_top, 1
instance = comp, \U3|Add74~0\, U3|Add74~0, vga_top, 1
instance = comp, \U3|Add74~92\, U3|Add74~92, vga_top, 1
instance = comp, \GSENSOR_SDO~input\, GSENSOR_SDO~input, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[0]~feeder\, U3|U0|U0|u0|rx_data[0]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|Equal1~3\, U3|U0|U0|Equal1~3, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_request_r\, U3|U0|U0|u0|rx_request_r, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[3]~1\, U3|U0|U0|u0|rx_data[3]~1, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[0]\, U3|U0|U0|u0|rx_data[0], vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[1]~feeder\, U3|U0|U0|u0|rx_data[1]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[1]\, U3|U0|U0|u0|rx_data[1], vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[2]~feeder\, U3|U0|U0|u0|rx_data[2]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[2]\, U3|U0|U0|u0|rx_data[2], vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[3]~feeder\, U3|U0|U0|u0|rx_data[3]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[3]\, U3|U0|U0|u0|rx_data[3], vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[4]~feeder\, U3|U0|U0|u0|rx_data[4]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[4]\, U3|U0|U0|u0|rx_data[4], vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[5]~feeder\, U3|U0|U0|u0|rx_data[5]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[5]\, U3|U0|U0|u0|rx_data[5], vga_top, 1
instance = comp, \U3|U0|U0|memory[0][5]~feeder\, U3|U0|U0|memory[0][5]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|address[3]~feeder\, U3|U0|U0|address[3]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|Selector0~2\, U3|U0|U0|Selector0~2, vga_top, 1
instance = comp, \U3|U0|U0|address[3]\, U3|U0|U0|address[3], vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_valid_next~2\, U3|U0|U0|u0|rx_valid_next~2, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_valid\, U3|U0|U0|u0|rx_valid, vga_top, 1
instance = comp, \U3|U0|U0|monitor_rx_r~0\, U3|U0|U0|monitor_rx_r~0, vga_top, 1
instance = comp, \U3|U0|U0|monitor_rx_r\, U3|U0|U0|monitor_rx_r, vga_top, 1
instance = comp, \U3|U0|U0|address[2]\, U3|U0|U0|address[2], vga_top, 1
instance = comp, \U3|U0|U0|address[4]~feeder\, U3|U0|U0|address[4]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|address[4]\, U3|U0|U0|address[4], vga_top, 1
instance = comp, \U3|U0|U0|Decoder0~0\, U3|U0|U0|Decoder0~0, vga_top, 1
instance = comp, \U3|U0|U0|address[1]~feeder\, U3|U0|U0|address[1]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|address[1]\, U3|U0|U0|address[1], vga_top, 1
instance = comp, \U3|U0|U0|address[6]~feeder\, U3|U0|U0|address[6]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|address[6]\, U3|U0|U0|address[6], vga_top, 1
instance = comp, \U3|U0|U0|address[7]~feeder\, U3|U0|U0|address[7]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|address[7]\, U3|U0|U0|address[7], vga_top, 1
instance = comp, \U3|U0|U0|address[5]\, U3|U0|U0|address[5], vga_top, 1
instance = comp, \U3|U0|U0|Decoder0~1\, U3|U0|U0|Decoder0~1, vga_top, 1
instance = comp, \U3|U0|U0|address[0]~feeder\, U3|U0|U0|address[0]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|address[0]\, U3|U0|U0|address[0], vga_top, 1
instance = comp, \U3|U0|U0|Decoder0~4\, U3|U0|U0|Decoder0~4, vga_top, 1
instance = comp, \U3|U0|U0|memory[0][5]\, U3|U0|U0|memory[0][5], vga_top, 1
instance = comp, \U3|data_x_magnitude[5]\, U3|data_x_magnitude[5], vga_top, 1
instance = comp, \U3|U0|U0|memory[0][4]~feeder\, U3|U0|U0|memory[0][4]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[0][4]\, U3|U0|U0|memory[0][4], vga_top, 1
instance = comp, \U3|data_x_magnitude[4]\, U3|data_x_magnitude[4], vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[6]~feeder\, U3|U0|U0|u0|rx_data[6]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[6]\, U3|U0|U0|u0|rx_data[6], vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[7]~feeder\, U3|U0|U0|u0|rx_data[7]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|u0|rx_data[7]\, U3|U0|U0|u0|rx_data[7], vga_top, 1
instance = comp, \U3|U0|U0|memory[0][7]~feeder\, U3|U0|U0|memory[0][7]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[0][7]\, U3|U0|U0|memory[0][7], vga_top, 1
instance = comp, \U3|data_x_magnitude[7]\, U3|data_x_magnitude[7], vga_top, 1
instance = comp, \U3|U0|U0|memory[0][6]~feeder\, U3|U0|U0|memory[0][6]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[0][6]\, U3|U0|U0|memory[0][6], vga_top, 1
instance = comp, \U3|data_x_magnitude[6]~feeder\, U3|data_x_magnitude[6]~feeder, vga_top, 1
instance = comp, \U3|data_x_magnitude[6]\, U3|data_x_magnitude[6], vga_top, 1
instance = comp, \U3|clock_x~0\, U3|clock_x~0, vga_top, 1
instance = comp, \U3|clock_x~1\, U3|clock_x~1, vga_top, 1
instance = comp, \U3|countX[0]\, U3|countX[0], vga_top, 1
instance = comp, \U3|Add74~2\, U3|Add74~2, vga_top, 1
instance = comp, \U3|Add74~91\, U3|Add74~91, vga_top, 1
instance = comp, \U3|countX[1]\, U3|countX[1], vga_top, 1
instance = comp, \U3|Add74~4\, U3|Add74~4, vga_top, 1
instance = comp, \U3|Add74~90\, U3|Add74~90, vga_top, 1
instance = comp, \U3|countX[2]\, U3|countX[2], vga_top, 1
instance = comp, \U3|Add74~6\, U3|Add74~6, vga_top, 1
instance = comp, \U3|Add74~89\, U3|Add74~89, vga_top, 1
instance = comp, \U3|countX[3]\, U3|countX[3], vga_top, 1
instance = comp, \U3|Add74~8\, U3|Add74~8, vga_top, 1
instance = comp, \U3|Add74~88\, U3|Add74~88, vga_top, 1
instance = comp, \U3|countX[4]\, U3|countX[4], vga_top, 1
instance = comp, \U3|Add74~10\, U3|Add74~10, vga_top, 1
instance = comp, \U3|Add74~87\, U3|Add74~87, vga_top, 1
instance = comp, \U3|countX[5]\, U3|countX[5], vga_top, 1
instance = comp, \U3|Add74~12\, U3|Add74~12, vga_top, 1
instance = comp, \U3|Add74~86\, U3|Add74~86, vga_top, 1
instance = comp, \U3|countX[6]\, U3|countX[6], vga_top, 1
instance = comp, \U3|Add74~14\, U3|Add74~14, vga_top, 1
instance = comp, \U3|Add74~85\, U3|Add74~85, vga_top, 1
instance = comp, \U3|countX[7]\, U3|countX[7], vga_top, 1
instance = comp, \U3|Add74~16\, U3|Add74~16, vga_top, 1
instance = comp, \U3|Add74~84\, U3|Add74~84, vga_top, 1
instance = comp, \U3|countX[8]\, U3|countX[8], vga_top, 1
instance = comp, \U3|Add74~18\, U3|Add74~18, vga_top, 1
instance = comp, \U3|Add74~83\, U3|Add74~83, vga_top, 1
instance = comp, \U3|countX[9]\, U3|countX[9], vga_top, 1
instance = comp, \U3|Add74~20\, U3|Add74~20, vga_top, 1
instance = comp, \U3|Add74~82\, U3|Add74~82, vga_top, 1
instance = comp, \U3|countX[10]\, U3|countX[10], vga_top, 1
instance = comp, \U3|Add74~22\, U3|Add74~22, vga_top, 1
instance = comp, \U3|Add74~81\, U3|Add74~81, vga_top, 1
instance = comp, \U3|countX[11]\, U3|countX[11], vga_top, 1
instance = comp, \U3|Add74~24\, U3|Add74~24, vga_top, 1
instance = comp, \U3|Add74~80\, U3|Add74~80, vga_top, 1
instance = comp, \U3|countX[12]\, U3|countX[12], vga_top, 1
instance = comp, \U3|Add74~26\, U3|Add74~26, vga_top, 1
instance = comp, \U3|Add74~79\, U3|Add74~79, vga_top, 1
instance = comp, \U3|countX[13]\, U3|countX[13], vga_top, 1
instance = comp, \U3|Add74~28\, U3|Add74~28, vga_top, 1
instance = comp, \U3|Add74~78\, U3|Add74~78, vga_top, 1
instance = comp, \U3|countX[14]\, U3|countX[14], vga_top, 1
instance = comp, \U3|Add74~30\, U3|Add74~30, vga_top, 1
instance = comp, \U3|Add74~77\, U3|Add74~77, vga_top, 1
instance = comp, \U3|countX[15]\, U3|countX[15], vga_top, 1
instance = comp, \U3|Add74~32\, U3|Add74~32, vga_top, 1
instance = comp, \U3|Add74~76\, U3|Add74~76, vga_top, 1
instance = comp, \U3|countX[16]\, U3|countX[16], vga_top, 1
instance = comp, \U3|Add74~34\, U3|Add74~34, vga_top, 1
instance = comp, \U3|Add74~75\, U3|Add74~75, vga_top, 1
instance = comp, \U3|countX[17]\, U3|countX[17], vga_top, 1
instance = comp, \U3|Add74~36\, U3|Add74~36, vga_top, 1
instance = comp, \U3|Add74~74\, U3|Add74~74, vga_top, 1
instance = comp, \U3|countX[18]\, U3|countX[18], vga_top, 1
instance = comp, \U3|Add74~38\, U3|Add74~38, vga_top, 1
instance = comp, \U3|Add74~73\, U3|Add74~73, vga_top, 1
instance = comp, \U3|countX[19]\, U3|countX[19], vga_top, 1
instance = comp, \U3|Add74~40\, U3|Add74~40, vga_top, 1
instance = comp, \U3|Add74~72\, U3|Add74~72, vga_top, 1
instance = comp, \U3|countX[20]\, U3|countX[20], vga_top, 1
instance = comp, \U3|Add74~42\, U3|Add74~42, vga_top, 1
instance = comp, \U3|Add74~44\, U3|Add74~44, vga_top, 1
instance = comp, \U3|countX[21]\, U3|countX[21], vga_top, 1
instance = comp, \U3|Add74~45\, U3|Add74~45, vga_top, 1
instance = comp, \U3|Add74~47\, U3|Add74~47, vga_top, 1
instance = comp, \U3|countX[22]\, U3|countX[22], vga_top, 1
instance = comp, \U3|Add74~48\, U3|Add74~48, vga_top, 1
instance = comp, \U3|Add74~50\, U3|Add74~50, vga_top, 1
instance = comp, \U3|countX[23]\, U3|countX[23], vga_top, 1
instance = comp, \U3|Add74~51\, U3|Add74~51, vga_top, 1
instance = comp, \U3|Add74~53\, U3|Add74~53, vga_top, 1
instance = comp, \U3|countX[24]\, U3|countX[24], vga_top, 1
instance = comp, \U3|Add74~54\, U3|Add74~54, vga_top, 1
instance = comp, \U3|Add74~56\, U3|Add74~56, vga_top, 1
instance = comp, \U3|countX[25]\, U3|countX[25], vga_top, 1
instance = comp, \U3|Add74~57\, U3|Add74~57, vga_top, 1
instance = comp, \U3|Add74~59\, U3|Add74~59, vga_top, 1
instance = comp, \U3|countX[26]\, U3|countX[26], vga_top, 1
instance = comp, \U3|Add74~60\, U3|Add74~60, vga_top, 1
instance = comp, \U3|Add74~62\, U3|Add74~62, vga_top, 1
instance = comp, \U3|countX[27]\, U3|countX[27], vga_top, 1
instance = comp, \U3|Add74~63\, U3|Add74~63, vga_top, 1
instance = comp, \U3|Add74~65\, U3|Add74~65, vga_top, 1
instance = comp, \U3|countX[28]\, U3|countX[28], vga_top, 1
instance = comp, \U3|LessThan106~1\, U3|LessThan106~1, vga_top, 1
instance = comp, \U3|U0|U0|Decoder0~2\, U3|U0|U0|Decoder0~2, vga_top, 1
instance = comp, \U3|U0|U0|memory[1][3]~1\, U3|U0|U0|memory[1][3]~1, vga_top, 1
instance = comp, \U3|U0|U0|memory[1][3]\, U3|U0|U0|memory[1][3], vga_top, 1
instance = comp, \U3|U0|U0|memory[0][3]~feeder\, U3|U0|U0|memory[0][3]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[0][3]\, U3|U0|U0|memory[0][3], vga_top, 1
instance = comp, \U3|data_x_magnitude[3]\, U3|data_x_magnitude[3], vga_top, 1
instance = comp, \U3|Equal36~1\, U3|Equal36~1, vga_top, 1
instance = comp, \U3|U0|U0|memory[0][0]~feeder\, U3|U0|U0|memory[0][0]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[0][0]\, U3|U0|U0|memory[0][0], vga_top, 1
instance = comp, \U3|data_x_magnitude[0]\, U3|data_x_magnitude[0], vga_top, 1
instance = comp, \U3|Equal36~0\, U3|Equal36~0, vga_top, 1
instance = comp, \U3|U0|U0|memory[0][1]~feeder\, U3|U0|U0|memory[0][1]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[0][1]\, U3|U0|U0|memory[0][1], vga_top, 1
instance = comp, \U3|data_x_magnitude[1]\, U3|data_x_magnitude[1], vga_top, 1
instance = comp, \U3|U0|U0|memory[0][2]~feeder\, U3|U0|U0|memory[0][2]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[0][2]\, U3|U0|U0|memory[0][2], vga_top, 1
instance = comp, \U3|data_x_magnitude[2]\, U3|data_x_magnitude[2], vga_top, 1
instance = comp, \U3|Equal36~2\, U3|Equal36~2, vga_top, 1
instance = comp, \U3|Equal36~3\, U3|Equal36~3, vga_top, 1
instance = comp, \U3|clockDivX~0\, U3|clockDivX~0, vga_top, 1
instance = comp, \U3|clockDivX~1\, U3|clockDivX~1, vga_top, 1
instance = comp, \U3|clockDivX~2\, U3|clockDivX~2, vga_top, 1
instance = comp, \U3|clockDivX~3\, U3|clockDivX~3, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][16]~0\, U3|Mult0|mult_core|romout[1][16]~0, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][15]~1\, U3|Mult0|mult_core|romout[1][15]~1, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][14]~2\, U3|Mult0|mult_core|romout[1][14]~2, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][13]\, U3|Mult0|mult_core|romout[1][13], vga_top, 1
instance = comp, \U3|clockDivX~5\, U3|clockDivX~5, vga_top, 1
instance = comp, \U3|clockDivX~4\, U3|clockDivX~4, vga_top, 1
instance = comp, \U3|clockDivX~7\, U3|clockDivX~7, vga_top, 1
instance = comp, \U3|clockDivX~6\, U3|clockDivX~6, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][16]~4\, U3|Mult0|mult_core|romout[0][16]~4, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][12]~3\, U3|Mult0|mult_core|romout[1][12]~3, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][15]~6\, U3|Mult0|mult_core|romout[0][15]~6, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][11]~5\, U3|Mult0|mult_core|romout[1][11]~5, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][14]~8\, U3|Mult0|mult_core|romout[0][14]~8, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][10]~7\, U3|Mult0|mult_core|romout[1][10]~7, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][13]\, U3|Mult0|mult_core|romout[0][13], vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][9]~9\, U3|Mult0|mult_core|romout[1][9]~9, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][12]~11\, U3|Mult0|mult_core|romout[0][12]~11, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][8]~10\, U3|Mult0|mult_core|romout[1][8]~10, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][11]~13\, U3|Mult0|mult_core|romout[0][11]~13, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][7]~12\, U3|Mult0|mult_core|romout[1][7]~12, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][6]\, U3|Mult0|mult_core|romout[1][6], vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][10]\, U3|Mult0|mult_core|romout[0][10], vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][5]~14\, U3|Mult0|mult_core|romout[1][5]~14, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][9]~15\, U3|Mult0|mult_core|romout[0][9]~15, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][8]~17\, U3|Mult0|mult_core|romout[0][8]~17, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][4]~16\, U3|Mult0|mult_core|romout[1][4]~16, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[1][3]~18\, U3|Mult0|mult_core|romout[1][3]~18, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][7]\, U3|Mult0|mult_core|romout[0][7], vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][6]~19\, U3|Mult0|mult_core|romout[0][6]~19, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26, vga_top, 1
instance = comp, \U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28\, U3|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][5]~20\, U3|Mult0|mult_core|romout[0][5]~20, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][4]~21\, U3|Mult0|mult_core|romout[0][4]~21, vga_top, 1
instance = comp, \U3|Mult0|mult_core|romout[0][3]~22\, U3|Mult0|mult_core|romout[0][3]~22, vga_top, 1
instance = comp, \U3|LessThan106~2\, U3|LessThan106~2, vga_top, 1
instance = comp, \U3|LessThan106~4\, U3|LessThan106~4, vga_top, 1
instance = comp, \U3|LessThan106~6\, U3|LessThan106~6, vga_top, 1
instance = comp, \U3|LessThan106~8\, U3|LessThan106~8, vga_top, 1
instance = comp, \U3|LessThan106~10\, U3|LessThan106~10, vga_top, 1
instance = comp, \U3|LessThan106~12\, U3|LessThan106~12, vga_top, 1
instance = comp, \U3|LessThan106~14\, U3|LessThan106~14, vga_top, 1
instance = comp, \U3|LessThan106~16\, U3|LessThan106~16, vga_top, 1
instance = comp, \U3|LessThan106~18\, U3|LessThan106~18, vga_top, 1
instance = comp, \U3|LessThan106~20\, U3|LessThan106~20, vga_top, 1
instance = comp, \U3|LessThan106~22\, U3|LessThan106~22, vga_top, 1
instance = comp, \U3|LessThan106~24\, U3|LessThan106~24, vga_top, 1
instance = comp, \U3|LessThan106~26\, U3|LessThan106~26, vga_top, 1
instance = comp, \U3|LessThan106~28\, U3|LessThan106~28, vga_top, 1
instance = comp, \U3|LessThan106~30\, U3|LessThan106~30, vga_top, 1
instance = comp, \U3|LessThan106~32\, U3|LessThan106~32, vga_top, 1
instance = comp, \U3|LessThan106~34\, U3|LessThan106~34, vga_top, 1
instance = comp, \U3|LessThan106~36\, U3|LessThan106~36, vga_top, 1
instance = comp, \U3|LessThan106~38\, U3|LessThan106~38, vga_top, 1
instance = comp, \U3|LessThan106~40\, U3|LessThan106~40, vga_top, 1
instance = comp, \U3|LessThan106~41\, U3|LessThan106~41, vga_top, 1
instance = comp, \U3|Add74~66\, U3|Add74~66, vga_top, 1
instance = comp, \U3|Add74~68\, U3|Add74~68, vga_top, 1
instance = comp, \U3|countX[29]~feeder\, U3|countX[29]~feeder, vga_top, 1
instance = comp, \U3|countX[29]\, U3|countX[29], vga_top, 1
instance = comp, \U3|Add74~69\, U3|Add74~69, vga_top, 1
instance = comp, \U3|Add74~71\, U3|Add74~71, vga_top, 1
instance = comp, \U3|countX[30]\, U3|countX[30], vga_top, 1
instance = comp, \U3|LessThan106~43\, U3|LessThan106~43, vga_top, 1
instance = comp, \U3|Add74~93\, U3|Add74~93, vga_top, 1
instance = comp, \U3|Add74~95\, U3|Add74~95, vga_top, 1
instance = comp, \U3|countX[31]\, U3|countX[31], vga_top, 1
instance = comp, \U3|LessThan106~0\, U3|LessThan106~0, vga_top, 1
instance = comp, \U3|LessThan106~44\, U3|LessThan106~44, vga_top, 1
instance = comp, \U3|clock_x~2\, U3|clock_x~2, vga_top, 1
instance = comp, \U3|clock_x~feeder\, U3|clock_x~feeder, vga_top, 1
instance = comp, \U3|clock_x\, U3|clock_x, vga_top, 1
instance = comp, \U3|clock_x~clkctrl\, U3|clock_x~clkctrl, vga_top, 1
instance = comp, \U3|Add77~0\, U3|Add77~0, vga_top, 1
instance = comp, \U3|Add77~2\, U3|Add77~2, vga_top, 1
instance = comp, \U3|Add76~0\, U3|Add76~0, vga_top, 1
instance = comp, \U3|Add76~2\, U3|Add76~2, vga_top, 1
instance = comp, \U3|ship~42\, U3|ship~42, vga_top, 1
instance = comp, \reset_accel~input\, reset_accel~input, vga_top, 1
instance = comp, \U3|ship.x[1]\, U3|ship.x[1], vga_top, 1
instance = comp, \U3|Add76~4\, U3|Add76~4, vga_top, 1
instance = comp, \U3|Add77~4\, U3|Add77~4, vga_top, 1
instance = comp, \U3|ship~41\, U3|ship~41, vga_top, 1
instance = comp, \U3|ship.x[2]\, U3|ship.x[2], vga_top, 1
instance = comp, \U3|Add76~6\, U3|Add76~6, vga_top, 1
instance = comp, \U3|Add77~6\, U3|Add77~6, vga_top, 1
instance = comp, \U3|ship~40\, U3|ship~40, vga_top, 1
instance = comp, \U3|ship.x[3]\, U3|ship.x[3], vga_top, 1
instance = comp, \U3|Add76~8\, U3|Add76~8, vga_top, 1
instance = comp, \U3|Add77~8\, U3|Add77~8, vga_top, 1
instance = comp, \U3|ship~39\, U3|ship~39, vga_top, 1
instance = comp, \U3|ship.x[4]\, U3|ship.x[4], vga_top, 1
instance = comp, \U3|Add76~10\, U3|Add76~10, vga_top, 1
instance = comp, \U3|Add77~10\, U3|Add77~10, vga_top, 1
instance = comp, \U3|ship~38\, U3|ship~38, vga_top, 1
instance = comp, \U3|ship.x[5]\, U3|ship.x[5], vga_top, 1
instance = comp, \U3|Add76~12\, U3|Add76~12, vga_top, 1
instance = comp, \U3|Add77~12\, U3|Add77~12, vga_top, 1
instance = comp, \U3|ship~37\, U3|ship~37, vga_top, 1
instance = comp, \U3|ship.x[6]\, U3|ship.x[6], vga_top, 1
instance = comp, \U3|Add77~14\, U3|Add77~14, vga_top, 1
instance = comp, \U3|Add76~14\, U3|Add76~14, vga_top, 1
instance = comp, \U3|ship~49\, U3|ship~49, vga_top, 1
instance = comp, \U3|ship.x[7]\, U3|ship.x[7], vga_top, 1
instance = comp, \U3|Add77~16\, U3|Add77~16, vga_top, 1
instance = comp, \U3|Add76~16\, U3|Add76~16, vga_top, 1
instance = comp, \U3|ship~50\, U3|ship~50, vga_top, 1
instance = comp, \U3|ship.x[8]\, U3|ship.x[8], vga_top, 1
instance = comp, \U3|ship~46\, U3|ship~46, vga_top, 1
instance = comp, \U3|Add76~18\, U3|Add76~18, vga_top, 1
instance = comp, \U3|Add77~18\, U3|Add77~18, vga_top, 1
instance = comp, \U3|ship~51\, U3|ship~51, vga_top, 1
instance = comp, \U3|ship.x[9]\, U3|ship.x[9], vga_top, 1
instance = comp, \U3|Add76~20\, U3|Add76~20, vga_top, 1
instance = comp, \U3|Add77~20\, U3|Add77~20, vga_top, 1
instance = comp, \U3|ship~52\, U3|ship~52, vga_top, 1
instance = comp, \U3|ship.x[10]\, U3|ship.x[10], vga_top, 1
instance = comp, \U3|Add76~22\, U3|Add76~22, vga_top, 1
instance = comp, \U3|Add77~22\, U3|Add77~22, vga_top, 1
instance = comp, \U3|ship~53\, U3|ship~53, vga_top, 1
instance = comp, \U3|ship.x[11]\, U3|ship.x[11], vga_top, 1
instance = comp, \U3|Equal40~2\, U3|Equal40~2, vga_top, 1
instance = comp, \U3|Equal40~3\, U3|Equal40~3, vga_top, 1
instance = comp, \U3|Add77~24\, U3|Add77~24, vga_top, 1
instance = comp, \U3|Add76~24\, U3|Add76~24, vga_top, 1
instance = comp, \U3|ship~54\, U3|ship~54, vga_top, 1
instance = comp, \U3|ship.x[12]\, U3|ship.x[12], vga_top, 1
instance = comp, \U3|Add77~26\, U3|Add77~26, vga_top, 1
instance = comp, \U3|Add76~26\, U3|Add76~26, vga_top, 1
instance = comp, \U3|ship~55\, U3|ship~55, vga_top, 1
instance = comp, \U3|ship.x[13]\, U3|ship.x[13], vga_top, 1
instance = comp, \U3|Add77~28\, U3|Add77~28, vga_top, 1
instance = comp, \U3|Add76~28\, U3|Add76~28, vga_top, 1
instance = comp, \U3|ship~56\, U3|ship~56, vga_top, 1
instance = comp, \U3|ship.x[14]\, U3|ship.x[14], vga_top, 1
instance = comp, \U3|Add77~30\, U3|Add77~30, vga_top, 1
instance = comp, \U3|Add76~30\, U3|Add76~30, vga_top, 1
instance = comp, \U3|ship~57\, U3|ship~57, vga_top, 1
instance = comp, \U3|ship.x[15]\, U3|ship.x[15], vga_top, 1
instance = comp, \U3|Add77~32\, U3|Add77~32, vga_top, 1
instance = comp, \U3|Add76~32\, U3|Add76~32, vga_top, 1
instance = comp, \U3|ship~58\, U3|ship~58, vga_top, 1
instance = comp, \U3|ship.x[16]\, U3|ship.x[16], vga_top, 1
instance = comp, \U3|Add77~34\, U3|Add77~34, vga_top, 1
instance = comp, \U3|Add76~34\, U3|Add76~34, vga_top, 1
instance = comp, \U3|ship~59\, U3|ship~59, vga_top, 1
instance = comp, \U3|ship.x[17]\, U3|ship.x[17], vga_top, 1
instance = comp, \U3|Add76~36\, U3|Add76~36, vga_top, 1
instance = comp, \U3|Add77~36\, U3|Add77~36, vga_top, 1
instance = comp, \U3|ship~60\, U3|ship~60, vga_top, 1
instance = comp, \U3|ship.x[18]\, U3|ship.x[18], vga_top, 1
instance = comp, \U3|Add76~38\, U3|Add76~38, vga_top, 1
instance = comp, \U3|Add77~38\, U3|Add77~38, vga_top, 1
instance = comp, \U3|ship~61\, U3|ship~61, vga_top, 1
instance = comp, \U3|ship.x[19]\, U3|ship.x[19], vga_top, 1
instance = comp, \U3|Equal40~0\, U3|Equal40~0, vga_top, 1
instance = comp, \U3|Equal40~1\, U3|Equal40~1, vga_top, 1
instance = comp, \U3|ship~43\, U3|ship~43, vga_top, 1
instance = comp, \U3|Add76~40\, U3|Add76~40, vga_top, 1
instance = comp, \U3|Add77~40\, U3|Add77~40, vga_top, 1
instance = comp, \U3|ship~62\, U3|ship~62, vga_top, 1
instance = comp, \U3|ship.x[20]\, U3|ship.x[20], vga_top, 1
instance = comp, \U3|Add76~42\, U3|Add76~42, vga_top, 1
instance = comp, \U3|Add77~42\, U3|Add77~42, vga_top, 1
instance = comp, \U3|ship~63\, U3|ship~63, vga_top, 1
instance = comp, \U3|ship.x[21]\, U3|ship.x[21], vga_top, 1
instance = comp, \U3|Add77~44\, U3|Add77~44, vga_top, 1
instance = comp, \U3|Add76~44\, U3|Add76~44, vga_top, 1
instance = comp, \U3|ship~64\, U3|ship~64, vga_top, 1
instance = comp, \U3|ship.x[22]\, U3|ship.x[22], vga_top, 1
instance = comp, \U3|Add77~46\, U3|Add77~46, vga_top, 1
instance = comp, \U3|Add76~46\, U3|Add76~46, vga_top, 1
instance = comp, \U3|ship~65\, U3|ship~65, vga_top, 1
instance = comp, \U3|ship.x[23]\, U3|ship.x[23], vga_top, 1
instance = comp, \U3|Add77~48\, U3|Add77~48, vga_top, 1
instance = comp, \U3|Add76~48\, U3|Add76~48, vga_top, 1
instance = comp, \U3|ship~66\, U3|ship~66, vga_top, 1
instance = comp, \U3|ship.x[24]\, U3|ship.x[24], vga_top, 1
instance = comp, \U3|Add77~50\, U3|Add77~50, vga_top, 1
instance = comp, \U3|Add76~50\, U3|Add76~50, vga_top, 1
instance = comp, \U3|ship~67\, U3|ship~67, vga_top, 1
instance = comp, \U3|ship.x[25]\, U3|ship.x[25], vga_top, 1
instance = comp, \U3|Add77~52\, U3|Add77~52, vga_top, 1
instance = comp, \U3|Add76~52\, U3|Add76~52, vga_top, 1
instance = comp, \U3|ship~68\, U3|ship~68, vga_top, 1
instance = comp, \U3|ship.x[26]\, U3|ship.x[26], vga_top, 1
instance = comp, \U3|Add77~54\, U3|Add77~54, vga_top, 1
instance = comp, \U3|Add76~54\, U3|Add76~54, vga_top, 1
instance = comp, \U3|ship~69\, U3|ship~69, vga_top, 1
instance = comp, \U3|ship.x[27]\, U3|ship.x[27], vga_top, 1
instance = comp, \U3|Equal40~5\, U3|Equal40~5, vga_top, 1
instance = comp, \U3|Equal40~6\, U3|Equal40~6, vga_top, 1
instance = comp, \U3|Add76~56\, U3|Add76~56, vga_top, 1
instance = comp, \U3|Add77~56\, U3|Add77~56, vga_top, 1
instance = comp, \U3|ship~71\, U3|ship~71, vga_top, 1
instance = comp, \U3|ship.x[28]\, U3|ship.x[28], vga_top, 1
instance = comp, \U3|Add77~58\, U3|Add77~58, vga_top, 1
instance = comp, \U3|Add76~58\, U3|Add76~58, vga_top, 1
instance = comp, \U3|ship~72\, U3|ship~72, vga_top, 1
instance = comp, \U3|ship.x[29]\, U3|ship.x[29], vga_top, 1
instance = comp, \U3|Add77~60\, U3|Add77~60, vga_top, 1
instance = comp, \U3|Add76~60\, U3|Add76~60, vga_top, 1
instance = comp, \U3|ship~73\, U3|ship~73, vga_top, 1
instance = comp, \U3|ship.x[30]\, U3|ship.x[30], vga_top, 1
instance = comp, \U3|Add76~62\, U3|Add76~62, vga_top, 1
instance = comp, \U3|Add77~62\, U3|Add77~62, vga_top, 1
instance = comp, \U3|ship~74\, U3|ship~74, vga_top, 1
instance = comp, \U3|ship.x[31]\, U3|ship.x[31], vga_top, 1
instance = comp, \U3|Equal40~4\, U3|Equal40~4, vga_top, 1
instance = comp, \U3|ship~44\, U3|ship~44, vga_top, 1
instance = comp, \U3|ship~45\, U3|ship~45, vga_top, 1
instance = comp, \U3|ship~47\, U3|ship~47, vga_top, 1
instance = comp, \U3|ship~48\, U3|ship~48, vga_top, 1
instance = comp, \U3|ship.x[0]\, U3|ship.x[0], vga_top, 1
instance = comp, \U3|ship.x[0]~_wirecell\, U3|ship.x[0]~_wirecell, vga_top, 1
instance = comp, \shoot~input\, shoot~input, vga_top, 1
instance = comp, \U3|p_proj.hs1[16]~feeder\, U3|p_proj.hs1[16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[16]~feeder\, U3|p_proj.hs2[16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[16]\, U3|p_proj.hs2[16], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[164]~1991\, U3|Mod0|auto_generated|divider|divider|StageOut[164]~1991, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[131]~1039\, U3|Mod0|auto_generated|divider|divider|StageOut[131]~1039, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[131]~1038\, U3|Mod0|auto_generated|divider|divider|StageOut[131]~1038, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[130]~1040\, U3|Mod0|auto_generated|divider|divider|StageOut[130]~1040, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[130]~1041\, U3|Mod0|auto_generated|divider|divider|StageOut[130]~1041, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[129]~1560\, U3|Mod0|auto_generated|divider|divider|StageOut[129]~1560, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[129]~1561\, U3|Mod0|auto_generated|divider|divider|StageOut[129]~1561, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[197]~1566\, U3|Mod0|auto_generated|divider|divider|StageOut[197]~1566, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[164]~1043\, U3|Mod0|auto_generated|divider|divider|StageOut[164]~1043, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[163]~1044\, U3|Mod0|auto_generated|divider|divider|StageOut[163]~1044, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[162]~1045\, U3|Mod0|auto_generated|divider|divider|StageOut[162]~1045, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[162]~1562\, U3|Mod0|auto_generated|divider|divider|StageOut[162]~1562, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[330]~1080\, U3|Mod0|auto_generated|divider|divider|StageOut[330]~1080, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[230]~1570\, U3|Mod0|auto_generated|divider|divider|StageOut[230]~1570, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[196]~1567\, U3|Mod0|auto_generated|divider|divider|StageOut[196]~1567, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[195]~1568\, U3|Mod0|auto_generated|divider|divider|StageOut[195]~1568, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[195]~1049\, U3|Mod0|auto_generated|divider|divider|StageOut[195]~1049, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[263]~1061\, U3|Mod0|auto_generated|divider|divider|StageOut[263]~1061, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[263]~1577\, U3|Mod0|auto_generated|divider|divider|StageOut[263]~1577, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[229]~1571\, U3|Mod0|auto_generated|divider|divider|StageOut[229]~1571, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[262]~1578\, U3|Mod0|auto_generated|divider|divider|StageOut[262]~1578, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[262]~1062\, U3|Mod0|auto_generated|divider|divider|StageOut[262]~1062, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[228]~1572\, U3|Mod0|auto_generated|divider|divider|StageOut[228]~1572, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[261]~1579\, U3|Mod0|auto_generated|divider|divider|StageOut[261]~1579, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[228]~1057\, U3|Mod0|auto_generated|divider|divider|StageOut[228]~1057, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[194]~1051\, U3|Mod0|auto_generated|divider|divider|StageOut[194]~1051, vga_top, 1
instance = comp, \U3|Add80~0\, U3|Add80~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[2]~67\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[2]~67, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[994]~2005\, U3|Mod0|auto_generated|divider|divider|StageOut[994]~2005, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[961]~1525\, U3|Mod0|auto_generated|divider|divider|StageOut[961]~1525, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[961]~1524\, U3|Mod0|auto_generated|divider|divider|StageOut[961]~1524, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[994]~1530\, U3|Mod0|auto_generated|divider|divider|StageOut[994]~1530, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[993]~1531\, U3|Mod0|auto_generated|divider|divider|StageOut[993]~1531, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[992]~1526\, U3|Mod0|auto_generated|divider|divider|StageOut[992]~1526, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[992]~1527\, U3|Mod0|auto_generated|divider|divider|StageOut[992]~1527, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~0\, U3|Mod0|auto_generated|divider|op_2~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~2\, U3|Mod0|auto_generated|divider|op_2~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~4\, U3|Mod0|auto_generated|divider|op_2~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[2]~3\, U3|Mod0|auto_generated|divider|remainder[2]~3, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[737]~1325\, U3|Mod0|auto_generated|divider|divider|StageOut[737]~1325, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[737]~1324\, U3|Mod0|auto_generated|divider|divider|StageOut[737]~1324, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[770]~1348\, U3|Mod0|auto_generated|divider|divider|StageOut[770]~1348, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[803]~1833\, U3|Mod0|auto_generated|divider|divider|StageOut[803]~1833, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[770]~1349\, U3|Mod0|auto_generated|divider|divider|StageOut[770]~1349, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[769]~1351\, U3|Mod0|auto_generated|divider|divider|StageOut[769]~1351, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[836]~1856\, U3|Mod0|auto_generated|divider|divider|StageOut[836]~1856, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[803]~1374\, U3|Mod0|auto_generated|divider|divider|StageOut[803]~1374, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[802]~2002\, U3|Mod0|auto_generated|divider|divider|StageOut[802]~2002, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[801]~1377\, U3|Mod0|auto_generated|divider|divider|StageOut[801]~1377, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[869]~1879\, U3|Mod0|auto_generated|divider|divider|StageOut[869]~1879, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[836]~1400\, U3|Mod0|auto_generated|divider|divider|StageOut[836]~1400, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[835]~1401\, U3|Mod0|auto_generated|divider|divider|StageOut[835]~1401, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[835]~2015\, U3|Mod0|auto_generated|divider|divider|StageOut[835]~2015, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[834]~1402\, U3|Mod0|auto_generated|divider|divider|StageOut[834]~1402, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[833]~1404\, U3|Mod0|auto_generated|divider|divider|StageOut[833]~1404, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[899]~2016\, U3|Mod0|auto_generated|divider|divider|StageOut[899]~2016, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[866]~1431\, U3|Mod0|auto_generated|divider|divider|StageOut[866]~1431, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[866]~2003\, U3|Mod0|auto_generated|divider|divider|StageOut[866]~2003, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[865]~1432\, U3|Mod0|auto_generated|divider|divider|StageOut[865]~1432, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[932]~1932\, U3|Mod0|auto_generated|divider|divider|StageOut[932]~1932, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[899]~1459\, U3|Mod0|auto_generated|divider|divider|StageOut[899]~1459, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[898]~1461\, U3|Mod0|auto_generated|divider|divider|StageOut[898]~1461, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[897]~1463\, U3|Mod0|auto_generated|divider|divider|StageOut[897]~1463, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[963]~2017\, U3|Mod0|auto_generated|divider|divider|StageOut[963]~2017, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[930]~2004\, U3|Mod0|auto_generated|divider|divider|StageOut[930]~2004, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[930]~1491\, U3|Mod0|auto_generated|divider|divider|StageOut[930]~1491, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[929]~1493\, U3|Mod0|auto_generated|divider|divider|StageOut[929]~1493, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[996]~1961\, U3|Mod0|auto_generated|divider|divider|StageOut[996]~1961, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[963]~1521\, U3|Mod0|auto_generated|divider|divider|StageOut[963]~1521, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[962]~1522\, U3|Mod0|auto_generated|divider|divider|StageOut[962]~1522, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[996]~1528\, U3|Mod0|auto_generated|divider|divider|StageOut[996]~1528, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[995]~1962\, U3|Mod0|auto_generated|divider|divider|StageOut[995]~1962, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~6\, U3|Mod0|auto_generated|divider|op_2~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~8\, U3|Mod0|auto_generated|divider|op_2~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[4]~1\, U3|Mod0|auto_generated|divider|remainder[4]~1, vga_top, 1
instance = comp, \U3|Add82~0\, U3|Add82~0, vga_top, 1
instance = comp, \U3|Add82~2\, U3|Add82~2, vga_top, 1
instance = comp, \U3|Add82~4\, U3|Add82~4, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[4]\, U3|\hndl_Projectile:ei[4], vga_top, 1
instance = comp, \U3|Add80~2\, U3|Add80~2, vga_top, 1
instance = comp, \U3|Add80~4\, U3|Add80~4, vga_top, 1
instance = comp, \U3|Add80~6\, U3|Add80~6, vga_top, 1
instance = comp, \U3|Add80~8\, U3|Add80~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[4]~66\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[4]~66, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[897]~1462\, U3|Mod0|auto_generated|divider|divider|StageOut[897]~1462, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[932]~1489\, U3|Mod0|auto_generated|divider|divider|StageOut[932]~1489, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[931]~1490\, U3|Mod0|auto_generated|divider|divider|StageOut[931]~1490, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[965]~1519\, U3|Mod0|auto_generated|divider|divider|StageOut[965]~1519, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[965]~1959\, U3|Mod0|auto_generated|divider|divider|StageOut[965]~1959, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[964]~1520\, U3|Mod0|auto_generated|divider|divider|StageOut[964]~1520, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[998]~1558\, U3|Mod0|auto_generated|divider|divider|StageOut[998]~1558, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[998]~1988\, U3|Mod0|auto_generated|divider|divider|StageOut[998]~1988, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[997]~1559\, U3|Mod0|auto_generated|divider|divider|StageOut[997]~1559, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~10\, U3|Mod0|auto_generated|divider|op_2~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~12\, U3|Mod0|auto_generated|divider|op_2~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[6]~30\, U3|Mod0|auto_generated|divider|remainder[6]~30, vga_top, 1
instance = comp, \U3|Add82~6\, U3|Add82~6, vga_top, 1
instance = comp, \U3|Add82~8\, U3|Add82~8, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[6]\, U3|\hndl_Projectile:ei[6], vga_top, 1
instance = comp, \U3|Add80~10\, U3|Add80~10, vga_top, 1
instance = comp, \U3|Add80~12\, U3|Add80~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[6]~64\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[6]~64, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[833]~1405\, U3|Mod0|auto_generated|divider|divider|StageOut[833]~1405, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[869]~1428\, U3|Mod0|auto_generated|divider|divider|StageOut[869]~1428, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[868]~1429\, U3|Mod0|auto_generated|divider|divider|StageOut[868]~1429, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[867]~1881\, U3|Mod0|auto_generated|divider|divider|StageOut[867]~1881, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[902]~1456\, U3|Mod0|auto_generated|divider|divider|StageOut[902]~1456, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[902]~1904\, U3|Mod0|auto_generated|divider|divider|StageOut[902]~1904, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[901]~1905\, U3|Mod0|auto_generated|divider|divider|StageOut[901]~1905, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[900]~1906\, U3|Mod0|auto_generated|divider|divider|StageOut[900]~1906, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[935]~1929\, U3|Mod0|auto_generated|divider|divider|StageOut[935]~1929, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[968]~1956\, U3|Mod0|auto_generated|divider|divider|StageOut[968]~1956, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[935]~1486\, U3|Mod0|auto_generated|divider|divider|StageOut[935]~1486, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[934]~1487\, U3|Mod0|auto_generated|divider|divider|StageOut[934]~1487, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[934]~1930\, U3|Mod0|auto_generated|divider|divider|StageOut[934]~1930, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[933]~1488\, U3|Mod0|auto_generated|divider|divider|StageOut[933]~1488, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[933]~1931\, U3|Mod0|auto_generated|divider|divider|StageOut[933]~1931, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1001]~1985\, U3|Mod0|auto_generated|divider|divider|StageOut[1001]~1985, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[968]~1516\, U3|Mod0|auto_generated|divider|divider|StageOut[968]~1516, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[967]~1517\, U3|Mod0|auto_generated|divider|divider|StageOut[967]~1517, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[966]~1518\, U3|Mod0|auto_generated|divider|divider|StageOut[966]~1518, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1001]~1555\, U3|Mod0|auto_generated|divider|divider|StageOut[1001]~1555, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1000]~1986\, U3|Mod0|auto_generated|divider|divider|StageOut[1000]~1986, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[999]~1987\, U3|Mod0|auto_generated|divider|divider|StageOut[999]~1987, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~14\, U3|Mod0|auto_generated|divider|op_2~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~16\, U3|Mod0|auto_generated|divider|op_2~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~18\, U3|Mod0|auto_generated|divider|op_2~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[9]~27\, U3|Mod0|auto_generated|divider|remainder[9]~27, vga_top, 1
instance = comp, \U3|Add82~10\, U3|Add82~10, vga_top, 1
instance = comp, \U3|Add82~12\, U3|Add82~12, vga_top, 1
instance = comp, \U3|Add82~14\, U3|Add82~14, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[9]\, U3|\hndl_Projectile:ei[9], vga_top, 1
instance = comp, \U3|Add80~14\, U3|Add80~14, vga_top, 1
instance = comp, \U3|Add80~16\, U3|Add80~16, vga_top, 1
instance = comp, \U3|Add80~18\, U3|Add80~18, vga_top, 1
instance = comp, \U3|ei~0\, U3|ei~0, vga_top, 1
instance = comp, \U3|Add81~0\, U3|Add81~0, vga_top, 1
instance = comp, \U3|Add81~2\, U3|Add81~2, vga_top, 1
instance = comp, \U3|Add81~4\, U3|Add81~4, vga_top, 1
instance = comp, \U3|Add81~6\, U3|Add81~6, vga_top, 1
instance = comp, \U3|Add81~8\, U3|Add81~8, vga_top, 1
instance = comp, \U3|Add81~10\, U3|Add81~10, vga_top, 1
instance = comp, \U3|Add81~12\, U3|Add81~12, vga_top, 1
instance = comp, \U3|Add81~14\, U3|Add81~14, vga_top, 1
instance = comp, \U3|Add81~16\, U3|Add81~16, vga_top, 1
instance = comp, \U3|Add81~18\, U3|Add81~18, vga_top, 1
instance = comp, \U3|Add81~20\, U3|Add81~20, vga_top, 1
instance = comp, \U3|Add81~22\, U3|Add81~22, vga_top, 1
instance = comp, \U3|Add81~24\, U3|Add81~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[609]~1233\, U3|Mod0|auto_generated|divider|divider|StageOut[609]~1233, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[609]~1232\, U3|Mod0|auto_generated|divider|divider|StageOut[609]~1232, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[642]~1253\, U3|Mod0|auto_generated|divider|divider|StageOut[642]~1253, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[642]~1252\, U3|Mod0|auto_generated|divider|divider|StageOut[642]~1252, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[641]~1254\, U3|Mod0|auto_generated|divider|divider|StageOut[641]~1254, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[675]~1749\, U3|Mod0|auto_generated|divider|divider|StageOut[675]~1749, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[708]~1768\, U3|Mod0|auto_generated|divider|divider|StageOut[708]~1768, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[675]~1274\, U3|Mod0|auto_generated|divider|divider|StageOut[675]~1274, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[674]~2000\, U3|Mod0|auto_generated|divider|divider|StageOut[674]~2000, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[674]~1275\, U3|Mod0|auto_generated|divider|divider|StageOut[674]~1275, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[673]~1277\, U3|Mod0|auto_generated|divider|divider|StageOut[673]~1277, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[708]~1296\, U3|Mod0|auto_generated|divider|divider|StageOut[708]~1296, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[707]~1297\, U3|Mod0|auto_generated|divider|divider|StageOut[707]~1297, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[706]~1298\, U3|Mod0|auto_generated|divider|divider|StageOut[706]~1298, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[705]~1300\, U3|Mod0|auto_generated|divider|divider|StageOut[705]~1300, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[741]~1787\, U3|Mod0|auto_generated|divider|divider|StageOut[741]~1787, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[774]~1808\, U3|Mod0|auto_generated|divider|divider|StageOut[774]~1808, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[741]~1320\, U3|Mod0|auto_generated|divider|divider|StageOut[741]~1320, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[740]~1321\, U3|Mod0|auto_generated|divider|divider|StageOut[740]~1321, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[739]~1789\, U3|Mod0|auto_generated|divider|divider|StageOut[739]~1789, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[738]~2001\, U3|Mod0|auto_generated|divider|divider|StageOut[738]~2001, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[807]~1829\, U3|Mod0|auto_generated|divider|divider|StageOut[807]~1829, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[774]~1344\, U3|Mod0|auto_generated|divider|divider|StageOut[774]~1344, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[773]~1809\, U3|Mod0|auto_generated|divider|divider|StageOut[773]~1809, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[772]~1346\, U3|Mod0|auto_generated|divider|divider|StageOut[772]~1346, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[772]~1810\, U3|Mod0|auto_generated|divider|divider|StageOut[772]~1810, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[771]~2014\, U3|Mod0|auto_generated|divider|divider|StageOut[771]~2014, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[771]~1347\, U3|Mod0|auto_generated|divider|divider|StageOut[771]~1347, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[840]~1852\, U3|Mod0|auto_generated|divider|divider|StageOut[840]~1852, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[807]~1370\, U3|Mod0|auto_generated|divider|divider|StageOut[807]~1370, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[806]~1830\, U3|Mod0|auto_generated|divider|divider|StageOut[806]~1830, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[805]~1372\, U3|Mod0|auto_generated|divider|divider|StageOut[805]~1372, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[804]~1373\, U3|Mod0|auto_generated|divider|divider|StageOut[804]~1373, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[840]~1396\, U3|Mod0|auto_generated|divider|divider|StageOut[840]~1396, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[839]~1853\, U3|Mod0|auto_generated|divider|divider|StageOut[839]~1853, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[838]~1398\, U3|Mod0|auto_generated|divider|divider|StageOut[838]~1398, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[837]~1855\, U3|Mod0|auto_generated|divider|divider|StageOut[837]~1855, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[837]~1399\, U3|Mod0|auto_generated|divider|divider|StageOut[837]~1399, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[873]~1424\, U3|Mod0|auto_generated|divider|divider|StageOut[873]~1424, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[873]~1875\, U3|Mod0|auto_generated|divider|divider|StageOut[873]~1875, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[872]~1876\, U3|Mod0|auto_generated|divider|divider|StageOut[872]~1876, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[871]~1426\, U3|Mod0|auto_generated|divider|divider|StageOut[871]~1426, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[870]~1427\, U3|Mod0|auto_generated|divider|divider|StageOut[870]~1427, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[906]~1452\, U3|Mod0|auto_generated|divider|divider|StageOut[906]~1452, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[906]~1900\, U3|Mod0|auto_generated|divider|divider|StageOut[906]~1900, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[905]~1901\, U3|Mod0|auto_generated|divider|divider|StageOut[905]~1901, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[904]~1454\, U3|Mod0|auto_generated|divider|divider|StageOut[904]~1454, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[903]~1455\, U3|Mod0|auto_generated|divider|divider|StageOut[903]~1455, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[939]~1482\, U3|Mod0|auto_generated|divider|divider|StageOut[939]~1482, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[939]~1925\, U3|Mod0|auto_generated|divider|divider|StageOut[939]~1925, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[938]~1926\, U3|Mod0|auto_generated|divider|divider|StageOut[938]~1926, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[937]~1484\, U3|Mod0|auto_generated|divider|divider|StageOut[937]~1484, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[937]~1927\, U3|Mod0|auto_generated|divider|divider|StageOut[937]~1927, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[936]~1485\, U3|Mod0|auto_generated|divider|divider|StageOut[936]~1485, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[972]~1512\, U3|Mod0|auto_generated|divider|divider|StageOut[972]~1512, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[972]~1952\, U3|Mod0|auto_generated|divider|divider|StageOut[972]~1952, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[971]~1953\, U3|Mod0|auto_generated|divider|divider|StageOut[971]~1953, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[970]~1514\, U3|Mod0|auto_generated|divider|divider|StageOut[970]~1514, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[969]~1515\, U3|Mod0|auto_generated|divider|divider|StageOut[969]~1515, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1005]~1551\, U3|Mod0|auto_generated|divider|divider|StageOut[1005]~1551, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1005]~1981\, U3|Mod0|auto_generated|divider|divider|StageOut[1005]~1981, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1004]~1982\, U3|Mod0|auto_generated|divider|divider|StageOut[1004]~1982, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1003]~1983\, U3|Mod0|auto_generated|divider|divider|StageOut[1003]~1983, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1002]~1554\, U3|Mod0|auto_generated|divider|divider|StageOut[1002]~1554, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~20\, U3|Mod0|auto_generated|divider|op_2~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~22\, U3|Mod0|auto_generated|divider|op_2~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~24\, U3|Mod0|auto_generated|divider|op_2~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~26\, U3|Mod0|auto_generated|divider|op_2~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[13]~23\, U3|Mod0|auto_generated|divider|remainder[13]~23, vga_top, 1
instance = comp, \U3|Add82~16\, U3|Add82~16, vga_top, 1
instance = comp, \U3|Add82~18\, U3|Add82~18, vga_top, 1
instance = comp, \U3|Add82~20\, U3|Add82~20, vga_top, 1
instance = comp, \U3|Add82~22\, U3|Add82~22, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[13]\, U3|\hndl_Projectile:ei[13], vga_top, 1
instance = comp, \U3|Add80~20\, U3|Add80~20, vga_top, 1
instance = comp, \U3|Add80~22\, U3|Add80~22, vga_top, 1
instance = comp, \U3|Add80~24\, U3|Add80~24, vga_top, 1
instance = comp, \U3|Add80~26\, U3|Add80~26, vga_top, 1
instance = comp, \U3|Add81~26\, U3|Add81~26, vga_top, 1
instance = comp, \U3|Add81~28\, U3|Add81~28, vga_top, 1
instance = comp, \U3|Add81~30\, U3|Add81~30, vga_top, 1
instance = comp, \U3|Equal44~3\, U3|Equal44~3, vga_top, 1
instance = comp, \U3|Equal44~0\, U3|Equal44~0, vga_top, 1
instance = comp, \U3|Equal44~2\, U3|Equal44~2, vga_top, 1
instance = comp, \U3|Equal44~1\, U3|Equal44~1, vga_top, 1
instance = comp, \U3|Equal44~4\, U3|Equal44~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[626]~1215\, U3|Mod0|auto_generated|divider|divider|StageOut[626]~1215, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[461]~1127\, U3|Mod0|auto_generated|divider|divider|StageOut[461]~1127, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[395]~1101\, U3|Mod0|auto_generated|divider|divider|StageOut[395]~1101, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[329]~1081\, U3|Mod0|auto_generated|divider|divider|StageOut[329]~1081, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[295]~1072\, U3|Mod0|auto_generated|divider|divider|StageOut[295]~1072, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[294]~1584\, U3|Mod0|auto_generated|divider|divider|StageOut[294]~1584, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[227]~1573\, U3|Mod0|auto_generated|divider|divider|StageOut[227]~1573, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[260]~1580\, U3|Mod0|auto_generated|divider|divider|StageOut[260]~1580, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[226]~1993\, U3|Mod0|auto_generated|divider|divider|StageOut[226]~1993, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[193]~1053\, U3|Mod0|auto_generated|divider|divider|StageOut[193]~1053, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[226]~1059\, U3|Mod0|auto_generated|divider|divider|StageOut[226]~1059, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[225]~1574\, U3|Mod0|auto_generated|divider|divider|StageOut[225]~1574, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[225]~1575\, U3|Mod0|auto_generated|divider|divider|StageOut[225]~1575, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[260]~1064\, U3|Mod0|auto_generated|divider|divider|StageOut[260]~1064, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[259]~1065\, U3|Mod0|auto_generated|divider|divider|StageOut[259]~1065, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[259]~2006\, U3|Mod0|auto_generated|divider|divider|StageOut[259]~2006, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[258]~1067\, U3|Mod0|auto_generated|divider|divider|StageOut[258]~1067, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[258]~1066\, U3|Mod0|auto_generated|divider|divider|StageOut[258]~1066, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[257]~1068\, U3|Mod0|auto_generated|divider|divider|StageOut[257]~1068, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[323]~2007\, U3|Mod0|auto_generated|divider|divider|StageOut[323]~2007, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[290]~1994\, U3|Mod0|auto_generated|divider|divider|StageOut[290]~1994, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[290]~1077\, U3|Mod0|auto_generated|divider|divider|StageOut[290]~1077, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[289]~1079\, U3|Mod0|auto_generated|divider|divider|StageOut[289]~1079, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[289]~1078\, U3|Mod0|auto_generated|divider|divider|StageOut[289]~1078, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[323]~1087\, U3|Mod0|auto_generated|divider|divider|StageOut[323]~1087, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[322]~1088\, U3|Mod0|auto_generated|divider|divider|StageOut[322]~1088, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[322]~1995\, U3|Mod0|auto_generated|divider|divider|StageOut[322]~1995, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[321]~1596\, U3|Mod0|auto_generated|divider|divider|StageOut[321]~1596, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[356]~1096\, U3|Mod0|auto_generated|divider|divider|StageOut[356]~1096, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[356]~1604\, U3|Mod0|auto_generated|divider|divider|StageOut[356]~1604, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[355]~1097\, U3|Mod0|auto_generated|divider|divider|StageOut[355]~1097, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[354]~1099\, U3|Mod0|auto_generated|divider|divider|StageOut[354]~1099, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[20]~72\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[20]~72, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[385]~1112\, U3|Mod0|auto_generated|divider|divider|StageOut[385]~1112, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[385]~1113\, U3|Mod0|auto_generated|divider|divider|StageOut[385]~1113, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[451]~2009\, U3|Mod0|auto_generated|divider|divider|StageOut[451]~2009, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[418]~1996\, U3|Mod0|auto_generated|divider|divider|StageOut[418]~1996, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[418]~1125\, U3|Mod0|auto_generated|divider|divider|StageOut[418]~1125, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[417]~1628\, U3|Mod0|auto_generated|divider|divider|StageOut[417]~1628, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[451]~1137\, U3|Mod0|auto_generated|divider|divider|StageOut[451]~1137, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[450]~1138\, U3|Mod0|auto_generated|divider|divider|StageOut[450]~1138, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[449]~1141\, U3|Mod0|auto_generated|divider|divider|StageOut[449]~1141, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[484]~1153\, U3|Mod0|auto_generated|divider|divider|StageOut[484]~1153, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[484]~1652\, U3|Mod0|auto_generated|divider|divider|StageOut[484]~1652, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[483]~1653\, U3|Mod0|auto_generated|divider|divider|StageOut[483]~1653, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[483]~1154\, U3|Mod0|auto_generated|divider|divider|StageOut[483]~1154, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[482]~1997\, U3|Mod0|auto_generated|divider|divider|StageOut[482]~1997, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[481]~1156\, U3|Mod0|auto_generated|divider|divider|StageOut[481]~1156, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[514]~1173\, U3|Mod0|auto_generated|divider|divider|StageOut[514]~1173, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[514]~1172\, U3|Mod0|auto_generated|divider|divider|StageOut[514]~1172, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[513]~1175\, U3|Mod0|auto_generated|divider|divider|StageOut[513]~1175, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[579]~2011\, U3|Mod0|auto_generated|divider|divider|StageOut[579]~2011, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[546]~1998\, U3|Mod0|auto_generated|divider|divider|StageOut[546]~1998, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[546]~1191\, U3|Mod0|auto_generated|divider|divider|StageOut[546]~1191, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[545]~1193\, U3|Mod0|auto_generated|divider|divider|StageOut[545]~1193, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[612]~1712\, U3|Mod0|auto_generated|divider|divider|StageOut[612]~1712, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[579]~1209\, U3|Mod0|auto_generated|divider|divider|StageOut[579]~1209, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[578]~1210\, U3|Mod0|auto_generated|divider|divider|StageOut[578]~1210, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[577]~1212\, U3|Mod0|auto_generated|divider|divider|StageOut[577]~1212, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[645]~1729\, U3|Mod0|auto_generated|divider|divider|StageOut[645]~1729, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[612]~1229\, U3|Mod0|auto_generated|divider|divider|StageOut[612]~1229, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[611]~1713\, U3|Mod0|auto_generated|divider|divider|StageOut[611]~1713, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[611]~1230\, U3|Mod0|auto_generated|divider|divider|StageOut[611]~1230, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[610]~1999\, U3|Mod0|auto_generated|divider|divider|StageOut[610]~1999, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[678]~1746\, U3|Mod0|auto_generated|divider|divider|StageOut[678]~1746, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[645]~1249\, U3|Mod0|auto_generated|divider|divider|StageOut[645]~1249, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[644]~1250\, U3|Mod0|auto_generated|divider|divider|StageOut[644]~1250, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[643]~1251\, U3|Mod0|auto_generated|divider|divider|StageOut[643]~1251, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[643]~2012\, U3|Mod0|auto_generated|divider|divider|StageOut[643]~2012, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[678]~1271\, U3|Mod0|auto_generated|divider|divider|StageOut[678]~1271, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[677]~1747\, U3|Mod0|auto_generated|divider|divider|StageOut[677]~1747, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[676]~1273\, U3|Mod0|auto_generated|divider|divider|StageOut[676]~1273, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[711]~1293\, U3|Mod0|auto_generated|divider|divider|StageOut[711]~1293, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[711]~1765\, U3|Mod0|auto_generated|divider|divider|StageOut[711]~1765, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[710]~1766\, U3|Mod0|auto_generated|divider|divider|StageOut[710]~1766, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[709]~1767\, U3|Mod0|auto_generated|divider|divider|StageOut[709]~1767, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[744]~1784\, U3|Mod0|auto_generated|divider|divider|StageOut[744]~1784, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[777]~1805\, U3|Mod0|auto_generated|divider|divider|StageOut[777]~1805, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[744]~1317\, U3|Mod0|auto_generated|divider|divider|StageOut[744]~1317, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[743]~1318\, U3|Mod0|auto_generated|divider|divider|StageOut[743]~1318, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[743]~1785\, U3|Mod0|auto_generated|divider|divider|StageOut[743]~1785, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[742]~1319\, U3|Mod0|auto_generated|divider|divider|StageOut[742]~1319, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[742]~1786\, U3|Mod0|auto_generated|divider|divider|StageOut[742]~1786, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[777]~1341\, U3|Mod0|auto_generated|divider|divider|StageOut[777]~1341, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[776]~1342\, U3|Mod0|auto_generated|divider|divider|StageOut[776]~1342, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[775]~1343\, U3|Mod0|auto_generated|divider|divider|StageOut[775]~1343, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[810]~1826\, U3|Mod0|auto_generated|divider|divider|StageOut[810]~1826, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[843]~1849\, U3|Mod0|auto_generated|divider|divider|StageOut[843]~1849, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[810]~1367\, U3|Mod0|auto_generated|divider|divider|StageOut[810]~1367, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[809]~1368\, U3|Mod0|auto_generated|divider|divider|StageOut[809]~1368, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[808]~1369\, U3|Mod0|auto_generated|divider|divider|StageOut[808]~1369, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[843]~1393\, U3|Mod0|auto_generated|divider|divider|StageOut[843]~1393, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[842]~1394\, U3|Mod0|auto_generated|divider|divider|StageOut[842]~1394, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[842]~1850\, U3|Mod0|auto_generated|divider|divider|StageOut[842]~1850, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[841]~1395\, U3|Mod0|auto_generated|divider|divider|StageOut[841]~1395, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[876]~1421\, U3|Mod0|auto_generated|divider|divider|StageOut[876]~1421, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[876]~1872\, U3|Mod0|auto_generated|divider|divider|StageOut[876]~1872, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[875]~1422\, U3|Mod0|auto_generated|divider|divider|StageOut[875]~1422, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[874]~1874\, U3|Mod0|auto_generated|divider|divider|StageOut[874]~1874, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[874]~1423\, U3|Mod0|auto_generated|divider|divider|StageOut[874]~1423, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[909]~1897\, U3|Mod0|auto_generated|divider|divider|StageOut[909]~1897, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[942]~1922\, U3|Mod0|auto_generated|divider|divider|StageOut[942]~1922, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[909]~1449\, U3|Mod0|auto_generated|divider|divider|StageOut[909]~1449, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[908]~1450\, U3|Mod0|auto_generated|divider|divider|StageOut[908]~1450, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[907]~1451\, U3|Mod0|auto_generated|divider|divider|StageOut[907]~1451, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[942]~1479\, U3|Mod0|auto_generated|divider|divider|StageOut[942]~1479, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[941]~1923\, U3|Mod0|auto_generated|divider|divider|StageOut[941]~1923, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[941]~1480\, U3|Mod0|auto_generated|divider|divider|StageOut[941]~1480, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[940]~1924\, U3|Mod0|auto_generated|divider|divider|StageOut[940]~1924, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[940]~1481\, U3|Mod0|auto_generated|divider|divider|StageOut[940]~1481, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[975]~1949\, U3|Mod0|auto_generated|divider|divider|StageOut[975]~1949, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1008]~1978\, U3|Mod0|auto_generated|divider|divider|StageOut[1008]~1978, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[975]~1509\, U3|Mod0|auto_generated|divider|divider|StageOut[975]~1509, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[974]~1510\, U3|Mod0|auto_generated|divider|divider|StageOut[974]~1510, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[973]~1511\, U3|Mod0|auto_generated|divider|divider|StageOut[973]~1511, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1008]~1548\, U3|Mod0|auto_generated|divider|divider|StageOut[1008]~1548, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1007]~1549\, U3|Mod0|auto_generated|divider|divider|StageOut[1007]~1549, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1006]~1550\, U3|Mod0|auto_generated|divider|divider|StageOut[1006]~1550, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~28\, U3|Mod0|auto_generated|divider|op_2~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~30\, U3|Mod0|auto_generated|divider|op_2~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~32\, U3|Mod0|auto_generated|divider|op_2~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[16]~20\, U3|Mod0|auto_generated|divider|remainder[16]~20, vga_top, 1
instance = comp, \U3|Add82~24\, U3|Add82~24, vga_top, 1
instance = comp, \U3|Add82~26\, U3|Add82~26, vga_top, 1
instance = comp, \U3|Add82~28\, U3|Add82~28, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[16]\, U3|\hndl_Projectile:ei[16], vga_top, 1
instance = comp, \U3|Add80~28\, U3|Add80~28, vga_top, 1
instance = comp, \U3|Add80~30\, U3|Add80~30, vga_top, 1
instance = comp, \U3|Add80~32\, U3|Add80~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[16]~59\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[16]~59, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[513]~1174\, U3|Mod0|auto_generated|divider|divider|StageOut[513]~1174, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[547]~1681\, U3|Mod0|auto_generated|divider|divider|StageOut[547]~1681, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[580]~1696\, U3|Mod0|auto_generated|divider|divider|StageOut[580]~1696, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[547]~1190\, U3|Mod0|auto_generated|divider|divider|StageOut[547]~1190, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[580]~1208\, U3|Mod0|auto_generated|divider|divider|StageOut[580]~1208, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[613]~1711\, U3|Mod0|auto_generated|divider|divider|StageOut[613]~1711, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[646]~1728\, U3|Mod0|auto_generated|divider|divider|StageOut[646]~1728, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[613]~1228\, U3|Mod0|auto_generated|divider|divider|StageOut[613]~1228, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[646]~1248\, U3|Mod0|auto_generated|divider|divider|StageOut[646]~1248, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[679]~1270\, U3|Mod0|auto_generated|divider|divider|StageOut[679]~1270, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[679]~1745\, U3|Mod0|auto_generated|divider|divider|StageOut[679]~1745, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[712]~1764\, U3|Mod0|auto_generated|divider|divider|StageOut[712]~1764, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[745]~1783\, U3|Mod0|auto_generated|divider|divider|StageOut[745]~1783, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[712]~1292\, U3|Mod0|auto_generated|divider|divider|StageOut[712]~1292, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[745]~1316\, U3|Mod0|auto_generated|divider|divider|StageOut[745]~1316, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[778]~1804\, U3|Mod0|auto_generated|divider|divider|StageOut[778]~1804, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[811]~1825\, U3|Mod0|auto_generated|divider|divider|StageOut[811]~1825, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[778]~1340\, U3|Mod0|auto_generated|divider|divider|StageOut[778]~1340, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[811]~1366\, U3|Mod0|auto_generated|divider|divider|StageOut[811]~1366, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[844]~1848\, U3|Mod0|auto_generated|divider|divider|StageOut[844]~1848, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[877]~1871\, U3|Mod0|auto_generated|divider|divider|StageOut[877]~1871, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[844]~1392\, U3|Mod0|auto_generated|divider|divider|StageOut[844]~1392, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[877]~1420\, U3|Mod0|auto_generated|divider|divider|StageOut[877]~1420, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[910]~1896\, U3|Mod0|auto_generated|divider|divider|StageOut[910]~1896, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[943]~1921\, U3|Mod0|auto_generated|divider|divider|StageOut[943]~1921, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[910]~1448\, U3|Mod0|auto_generated|divider|divider|StageOut[910]~1448, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[943]~1478\, U3|Mod0|auto_generated|divider|divider|StageOut[943]~1478, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[976]~1508\, U3|Mod0|auto_generated|divider|divider|StageOut[976]~1508, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[976]~1948\, U3|Mod0|auto_generated|divider|divider|StageOut[976]~1948, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1009]~1547\, U3|Mod0|auto_generated|divider|divider|StageOut[1009]~1547, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1009]~1977\, U3|Mod0|auto_generated|divider|divider|StageOut[1009]~1977, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~34\, U3|Mod0|auto_generated|divider|op_2~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[17]~19\, U3|Mod0|auto_generated|divider|remainder[17]~19, vga_top, 1
instance = comp, \U3|Add82~30\, U3|Add82~30, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[17]\, U3|\hndl_Projectile:ei[17], vga_top, 1
instance = comp, \U3|Add80~34\, U3|Add80~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[481]~1157\, U3|Mod0|auto_generated|divider|divider|StageOut[481]~1157, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[517]~1665\, U3|Mod0|auto_generated|divider|divider|StageOut[517]~1665, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[550]~1678\, U3|Mod0|auto_generated|divider|divider|StageOut[550]~1678, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[517]~1169\, U3|Mod0|auto_generated|divider|divider|StageOut[517]~1169, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[516]~1170\, U3|Mod0|auto_generated|divider|divider|StageOut[516]~1170, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[515]~2010\, U3|Mod0|auto_generated|divider|divider|StageOut[515]~2010, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[515]~1171\, U3|Mod0|auto_generated|divider|divider|StageOut[515]~1171, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[550]~1187\, U3|Mod0|auto_generated|divider|divider|StageOut[550]~1187, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[549]~1679\, U3|Mod0|auto_generated|divider|divider|StageOut[549]~1679, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[548]~1189\, U3|Mod0|auto_generated|divider|divider|StageOut[548]~1189, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[583]~1205\, U3|Mod0|auto_generated|divider|divider|StageOut[583]~1205, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[583]~1693\, U3|Mod0|auto_generated|divider|divider|StageOut[583]~1693, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[582]~1206\, U3|Mod0|auto_generated|divider|divider|StageOut[582]~1206, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[582]~1694\, U3|Mod0|auto_generated|divider|divider|StageOut[582]~1694, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[581]~1207\, U3|Mod0|auto_generated|divider|divider|StageOut[581]~1207, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[616]~1708\, U3|Mod0|auto_generated|divider|divider|StageOut[616]~1708, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[649]~1725\, U3|Mod0|auto_generated|divider|divider|StageOut[649]~1725, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[616]~1225\, U3|Mod0|auto_generated|divider|divider|StageOut[616]~1225, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[615]~1226\, U3|Mod0|auto_generated|divider|divider|StageOut[615]~1226, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[614]~1710\, U3|Mod0|auto_generated|divider|divider|StageOut[614]~1710, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[614]~1227\, U3|Mod0|auto_generated|divider|divider|StageOut[614]~1227, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[649]~1245\, U3|Mod0|auto_generated|divider|divider|StageOut[649]~1245, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[648]~1726\, U3|Mod0|auto_generated|divider|divider|StageOut[648]~1726, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[647]~1247\, U3|Mod0|auto_generated|divider|divider|StageOut[647]~1247, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[682]~1742\, U3|Mod0|auto_generated|divider|divider|StageOut[682]~1742, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[715]~1761\, U3|Mod0|auto_generated|divider|divider|StageOut[715]~1761, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[682]~1267\, U3|Mod0|auto_generated|divider|divider|StageOut[682]~1267, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[681]~1743\, U3|Mod0|auto_generated|divider|divider|StageOut[681]~1743, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[680]~1269\, U3|Mod0|auto_generated|divider|divider|StageOut[680]~1269, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[715]~1289\, U3|Mod0|auto_generated|divider|divider|StageOut[715]~1289, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[714]~1762\, U3|Mod0|auto_generated|divider|divider|StageOut[714]~1762, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[714]~1290\, U3|Mod0|auto_generated|divider|divider|StageOut[714]~1290, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[713]~1763\, U3|Mod0|auto_generated|divider|divider|StageOut[713]~1763, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[713]~1291\, U3|Mod0|auto_generated|divider|divider|StageOut[713]~1291, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[748]~1780\, U3|Mod0|auto_generated|divider|divider|StageOut[748]~1780, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[781]~1801\, U3|Mod0|auto_generated|divider|divider|StageOut[781]~1801, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[748]~1313\, U3|Mod0|auto_generated|divider|divider|StageOut[748]~1313, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[747]~1314\, U3|Mod0|auto_generated|divider|divider|StageOut[747]~1314, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[746]~1315\, U3|Mod0|auto_generated|divider|divider|StageOut[746]~1315, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[781]~1337\, U3|Mod0|auto_generated|divider|divider|StageOut[781]~1337, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[780]~1338\, U3|Mod0|auto_generated|divider|divider|StageOut[780]~1338, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[779]~1803\, U3|Mod0|auto_generated|divider|divider|StageOut[779]~1803, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[814]~1363\, U3|Mod0|auto_generated|divider|divider|StageOut[814]~1363, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[814]~1822\, U3|Mod0|auto_generated|divider|divider|StageOut[814]~1822, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[813]~1823\, U3|Mod0|auto_generated|divider|divider|StageOut[813]~1823, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[813]~1364\, U3|Mod0|auto_generated|divider|divider|StageOut[813]~1364, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[812]~1824\, U3|Mod0|auto_generated|divider|divider|StageOut[812]~1824, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[812]~1365\, U3|Mod0|auto_generated|divider|divider|StageOut[812]~1365, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[847]~1845\, U3|Mod0|auto_generated|divider|divider|StageOut[847]~1845, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[880]~1868\, U3|Mod0|auto_generated|divider|divider|StageOut[880]~1868, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[847]~1389\, U3|Mod0|auto_generated|divider|divider|StageOut[847]~1389, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[846]~1390\, U3|Mod0|auto_generated|divider|divider|StageOut[846]~1390, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[845]~1391\, U3|Mod0|auto_generated|divider|divider|StageOut[845]~1391, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[913]~1893\, U3|Mod0|auto_generated|divider|divider|StageOut[913]~1893, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[880]~1417\, U3|Mod0|auto_generated|divider|divider|StageOut[880]~1417, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[879]~1418\, U3|Mod0|auto_generated|divider|divider|StageOut[879]~1418, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[878]~1870\, U3|Mod0|auto_generated|divider|divider|StageOut[878]~1870, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[878]~1419\, U3|Mod0|auto_generated|divider|divider|StageOut[878]~1419, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[913]~1445\, U3|Mod0|auto_generated|divider|divider|StageOut[913]~1445, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[912]~1894\, U3|Mod0|auto_generated|divider|divider|StageOut[912]~1894, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[911]~1447\, U3|Mod0|auto_generated|divider|divider|StageOut[911]~1447, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[946]~1918\, U3|Mod0|auto_generated|divider|divider|StageOut[946]~1918, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[979]~1945\, U3|Mod0|auto_generated|divider|divider|StageOut[979]~1945, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[946]~1475\, U3|Mod0|auto_generated|divider|divider|StageOut[946]~1475, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[945]~1919\, U3|Mod0|auto_generated|divider|divider|StageOut[945]~1919, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[945]~1476\, U3|Mod0|auto_generated|divider|divider|StageOut[945]~1476, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[944]~1920\, U3|Mod0|auto_generated|divider|divider|StageOut[944]~1920, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[979]~1505\, U3|Mod0|auto_generated|divider|divider|StageOut[979]~1505, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[978]~1506\, U3|Mod0|auto_generated|divider|divider|StageOut[978]~1506, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[977]~1947\, U3|Mod0|auto_generated|divider|divider|StageOut[977]~1947, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~36\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1012]~1544\, U3|Mod0|auto_generated|divider|divider|StageOut[1012]~1544, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1012]~1974\, U3|Mod0|auto_generated|divider|divider|StageOut[1012]~1974, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1011]~1975\, U3|Mod0|auto_generated|divider|divider|StageOut[1011]~1975, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1010]~1976\, U3|Mod0|auto_generated|divider|divider|StageOut[1010]~1976, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~36\, U3|Mod0|auto_generated|divider|op_2~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~38\, U3|Mod0|auto_generated|divider|op_2~38, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~40\, U3|Mod0|auto_generated|divider|op_2~40, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[20]~16\, U3|Mod0|auto_generated|divider|remainder[20]~16, vga_top, 1
instance = comp, \U3|Add82~32\, U3|Add82~32, vga_top, 1
instance = comp, \U3|Add82~34\, U3|Add82~34, vga_top, 1
instance = comp, \U3|Add82~36\, U3|Add82~36, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[20]\, U3|\hndl_Projectile:ei[20], vga_top, 1
instance = comp, \U3|Add80~36\, U3|Add80~36, vga_top, 1
instance = comp, \U3|Add80~38\, U3|Add80~38, vga_top, 1
instance = comp, \U3|Add80~40\, U3|Add80~40, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[20]~71\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[20]~71, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[353]~1606\, U3|Mod0|auto_generated|divider|divider|StageOut[353]~1606, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[386]~1110\, U3|Mod0|auto_generated|divider|divider|StageOut[386]~1110, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0\, U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[386]~1111\, U3|Mod0|auto_generated|divider|divider|StageOut[386]~1111, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[419]~1124\, U3|Mod0|auto_generated|divider|divider|StageOut[419]~1124, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[419]~1627\, U3|Mod0|auto_generated|divider|divider|StageOut[419]~1627, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[452]~1640\, U3|Mod0|auto_generated|divider|divider|StageOut[452]~1640, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[485]~1651\, U3|Mod0|auto_generated|divider|divider|StageOut[485]~1651, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[452]~1136\, U3|Mod0|auto_generated|divider|divider|StageOut[452]~1136, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[518]~1664\, U3|Mod0|auto_generated|divider|divider|StageOut[518]~1664, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[485]~1152\, U3|Mod0|auto_generated|divider|divider|StageOut[485]~1152, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[551]~1677\, U3|Mod0|auto_generated|divider|divider|StageOut[551]~1677, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[518]~1168\, U3|Mod0|auto_generated|divider|divider|StageOut[518]~1168, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[551]~1186\, U3|Mod0|auto_generated|divider|divider|StageOut[551]~1186, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[584]~1204\, U3|Mod0|auto_generated|divider|divider|StageOut[584]~1204, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[584]~1692\, U3|Mod0|auto_generated|divider|divider|StageOut[584]~1692, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[617]~1707\, U3|Mod0|auto_generated|divider|divider|StageOut[617]~1707, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[650]~1724\, U3|Mod0|auto_generated|divider|divider|StageOut[650]~1724, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[617]~1224\, U3|Mod0|auto_generated|divider|divider|StageOut[617]~1224, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[650]~1244\, U3|Mod0|auto_generated|divider|divider|StageOut[650]~1244, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[683]~1266\, U3|Mod0|auto_generated|divider|divider|StageOut[683]~1266, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[683]~1741\, U3|Mod0|auto_generated|divider|divider|StageOut[683]~1741, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[716]~1760\, U3|Mod0|auto_generated|divider|divider|StageOut[716]~1760, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[749]~1779\, U3|Mod0|auto_generated|divider|divider|StageOut[749]~1779, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[716]~1288\, U3|Mod0|auto_generated|divider|divider|StageOut[716]~1288, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[749]~1312\, U3|Mod0|auto_generated|divider|divider|StageOut[749]~1312, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[782]~1336\, U3|Mod0|auto_generated|divider|divider|StageOut[782]~1336, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[782]~1800\, U3|Mod0|auto_generated|divider|divider|StageOut[782]~1800, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[815]~1362\, U3|Mod0|auto_generated|divider|divider|StageOut[815]~1362, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[815]~1821\, U3|Mod0|auto_generated|divider|divider|StageOut[815]~1821, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[848]~1844\, U3|Mod0|auto_generated|divider|divider|StageOut[848]~1844, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[881]~1867\, U3|Mod0|auto_generated|divider|divider|StageOut[881]~1867, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[848]~1388\, U3|Mod0|auto_generated|divider|divider|StageOut[848]~1388, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[881]~1416\, U3|Mod0|auto_generated|divider|divider|StageOut[881]~1416, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[914]~1892\, U3|Mod0|auto_generated|divider|divider|StageOut[914]~1892, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[947]~1917\, U3|Mod0|auto_generated|divider|divider|StageOut[947]~1917, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[914]~1444\, U3|Mod0|auto_generated|divider|divider|StageOut[914]~1444, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[947]~1474\, U3|Mod0|auto_generated|divider|divider|StageOut[947]~1474, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~36\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[980]~1504\, U3|Mod0|auto_generated|divider|divider|StageOut[980]~1504, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[980]~1944\, U3|Mod0|auto_generated|divider|divider|StageOut[980]~1944, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~38\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~38, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1013]~1543\, U3|Mod0|auto_generated|divider|divider|StageOut[1013]~1543, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1013]~1973\, U3|Mod0|auto_generated|divider|divider|StageOut[1013]~1973, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~42\, U3|Mod0|auto_generated|divider|op_2~42, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[21]~15\, U3|Mod0|auto_generated|divider|remainder[21]~15, vga_top, 1
instance = comp, \U3|Add82~38\, U3|Add82~38, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[21]\, U3|\hndl_Projectile:ei[21], vga_top, 1
instance = comp, \U3|Add80~42\, U3|Add80~42, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[353]~1605\, U3|Mod0|auto_generated|divider|divider|StageOut[353]~1605, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[389]~1614\, U3|Mod0|auto_generated|divider|divider|StageOut[389]~1614, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[422]~1624\, U3|Mod0|auto_generated|divider|divider|StageOut[422]~1624, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[389]~1107\, U3|Mod0|auto_generated|divider|divider|StageOut[389]~1107, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[388]~1108\, U3|Mod0|auto_generated|divider|divider|StageOut[388]~1108, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[388]~1615\, U3|Mod0|auto_generated|divider|divider|StageOut[388]~1615, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[387]~1109\, U3|Mod0|auto_generated|divider|divider|StageOut[387]~1109, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[455]~1637\, U3|Mod0|auto_generated|divider|divider|StageOut[455]~1637, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[422]~1121\, U3|Mod0|auto_generated|divider|divider|StageOut[422]~1121, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[421]~1122\, U3|Mod0|auto_generated|divider|divider|StageOut[421]~1122, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[420]~1626\, U3|Mod0|auto_generated|divider|divider|StageOut[420]~1626, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[455]~1133\, U3|Mod0|auto_generated|divider|divider|StageOut[455]~1133, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[454]~1638\, U3|Mod0|auto_generated|divider|divider|StageOut[454]~1638, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[453]~1639\, U3|Mod0|auto_generated|divider|divider|StageOut[453]~1639, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[453]~1135\, U3|Mod0|auto_generated|divider|divider|StageOut[453]~1135, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[488]~1149\, U3|Mod0|auto_generated|divider|divider|StageOut[488]~1149, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[488]~1648\, U3|Mod0|auto_generated|divider|divider|StageOut[488]~1648, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[487]~1150\, U3|Mod0|auto_generated|divider|divider|StageOut[487]~1150, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[487]~1649\, U3|Mod0|auto_generated|divider|divider|StageOut[487]~1649, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[486]~1151\, U3|Mod0|auto_generated|divider|divider|StageOut[486]~1151, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[521]~1661\, U3|Mod0|auto_generated|divider|divider|StageOut[521]~1661, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[554]~1674\, U3|Mod0|auto_generated|divider|divider|StageOut[554]~1674, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[521]~1165\, U3|Mod0|auto_generated|divider|divider|StageOut[521]~1165, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[520]~1166\, U3|Mod0|auto_generated|divider|divider|StageOut[520]~1166, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[519]~1167\, U3|Mod0|auto_generated|divider|divider|StageOut[519]~1167, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[587]~1689\, U3|Mod0|auto_generated|divider|divider|StageOut[587]~1689, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[554]~1183\, U3|Mod0|auto_generated|divider|divider|StageOut[554]~1183, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[553]~1675\, U3|Mod0|auto_generated|divider|divider|StageOut[553]~1675, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[552]~1676\, U3|Mod0|auto_generated|divider|divider|StageOut[552]~1676, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[620]~1704\, U3|Mod0|auto_generated|divider|divider|StageOut[620]~1704, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[587]~1201\, U3|Mod0|auto_generated|divider|divider|StageOut[587]~1201, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[586]~1690\, U3|Mod0|auto_generated|divider|divider|StageOut[586]~1690, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[585]~1691\, U3|Mod0|auto_generated|divider|divider|StageOut[585]~1691, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[585]~1203\, U3|Mod0|auto_generated|divider|divider|StageOut[585]~1203, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[653]~1721\, U3|Mod0|auto_generated|divider|divider|StageOut[653]~1721, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[620]~1221\, U3|Mod0|auto_generated|divider|divider|StageOut[620]~1221, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[619]~1705\, U3|Mod0|auto_generated|divider|divider|StageOut[619]~1705, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[618]~1223\, U3|Mod0|auto_generated|divider|divider|StageOut[618]~1223, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[686]~1738\, U3|Mod0|auto_generated|divider|divider|StageOut[686]~1738, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[653]~1241\, U3|Mod0|auto_generated|divider|divider|StageOut[653]~1241, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[652]~1722\, U3|Mod0|auto_generated|divider|divider|StageOut[652]~1722, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[651]~1243\, U3|Mod0|auto_generated|divider|divider|StageOut[651]~1243, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[686]~1263\, U3|Mod0|auto_generated|divider|divider|StageOut[686]~1263, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[685]~1739\, U3|Mod0|auto_generated|divider|divider|StageOut[685]~1739, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[685]~1264\, U3|Mod0|auto_generated|divider|divider|StageOut[685]~1264, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[684]~1265\, U3|Mod0|auto_generated|divider|divider|StageOut[684]~1265, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[684]~1740\, U3|Mod0|auto_generated|divider|divider|StageOut[684]~1740, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[719]~1285\, U3|Mod0|auto_generated|divider|divider|StageOut[719]~1285, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[719]~1757\, U3|Mod0|auto_generated|divider|divider|StageOut[719]~1757, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[718]~1286\, U3|Mod0|auto_generated|divider|divider|StageOut[718]~1286, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[717]~1287\, U3|Mod0|auto_generated|divider|divider|StageOut[717]~1287, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[752]~1776\, U3|Mod0|auto_generated|divider|divider|StageOut[752]~1776, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[785]~1797\, U3|Mod0|auto_generated|divider|divider|StageOut[785]~1797, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[752]~1309\, U3|Mod0|auto_generated|divider|divider|StageOut[752]~1309, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[751]~1777\, U3|Mod0|auto_generated|divider|divider|StageOut[751]~1777, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[750]~1311\, U3|Mod0|auto_generated|divider|divider|StageOut[750]~1311, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[750]~1778\, U3|Mod0|auto_generated|divider|divider|StageOut[750]~1778, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[785]~1333\, U3|Mod0|auto_generated|divider|divider|StageOut[785]~1333, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[784]~1334\, U3|Mod0|auto_generated|divider|divider|StageOut[784]~1334, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[784]~1798\, U3|Mod0|auto_generated|divider|divider|StageOut[784]~1798, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[783]~1335\, U3|Mod0|auto_generated|divider|divider|StageOut[783]~1335, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[818]~1359\, U3|Mod0|auto_generated|divider|divider|StageOut[818]~1359, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[818]~1818\, U3|Mod0|auto_generated|divider|divider|StageOut[818]~1818, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[817]~1360\, U3|Mod0|auto_generated|divider|divider|StageOut[817]~1360, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[816]~1361\, U3|Mod0|auto_generated|divider|divider|StageOut[816]~1361, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[816]~1820\, U3|Mod0|auto_generated|divider|divider|StageOut[816]~1820, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[851]~1841\, U3|Mod0|auto_generated|divider|divider|StageOut[851]~1841, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[884]~1864\, U3|Mod0|auto_generated|divider|divider|StageOut[884]~1864, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[851]~1385\, U3|Mod0|auto_generated|divider|divider|StageOut[851]~1385, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[850]~1386\, U3|Mod0|auto_generated|divider|divider|StageOut[850]~1386, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[849]~1387\, U3|Mod0|auto_generated|divider|divider|StageOut[849]~1387, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~36\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[917]~1889\, U3|Mod0|auto_generated|divider|divider|StageOut[917]~1889, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[884]~1413\, U3|Mod0|auto_generated|divider|divider|StageOut[884]~1413, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[883]~1414\, U3|Mod0|auto_generated|divider|divider|StageOut[883]~1414, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[882]~1415\, U3|Mod0|auto_generated|divider|divider|StageOut[882]~1415, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~36\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~38\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~38, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[917]~1441\, U3|Mod0|auto_generated|divider|divider|StageOut[917]~1441, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[916]~1442\, U3|Mod0|auto_generated|divider|divider|StageOut[916]~1442, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[916]~1890\, U3|Mod0|auto_generated|divider|divider|StageOut[916]~1890, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[915]~1443\, U3|Mod0|auto_generated|divider|divider|StageOut[915]~1443, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~36\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~38\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~38, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~40\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~40, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[950]~1914\, U3|Mod0|auto_generated|divider|divider|StageOut[950]~1914, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[983]~1941\, U3|Mod0|auto_generated|divider|divider|StageOut[983]~1941, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[950]~1471\, U3|Mod0|auto_generated|divider|divider|StageOut[950]~1471, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[949]~1472\, U3|Mod0|auto_generated|divider|divider|StageOut[949]~1472, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[948]~1916\, U3|Mod0|auto_generated|divider|divider|StageOut[948]~1916, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~38\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~38, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~40\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~40, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~42\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~42, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[983]~1501\, U3|Mod0|auto_generated|divider|divider|StageOut[983]~1501, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[982]~1502\, U3|Mod0|auto_generated|divider|divider|StageOut[982]~1502, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[982]~1942\, U3|Mod0|auto_generated|divider|divider|StageOut[982]~1942, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[981]~1943\, U3|Mod0|auto_generated|divider|divider|StageOut[981]~1943, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~40\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~40, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~42\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~42, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~44\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~44, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1016]~1540\, U3|Mod0|auto_generated|divider|divider|StageOut[1016]~1540, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1016]~1970\, U3|Mod0|auto_generated|divider|divider|StageOut[1016]~1970, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1015]~1541\, U3|Mod0|auto_generated|divider|divider|StageOut[1015]~1541, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1014]~1972\, U3|Mod0|auto_generated|divider|divider|StageOut[1014]~1972, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~44\, U3|Mod0|auto_generated|divider|op_2~44, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~46\, U3|Mod0|auto_generated|divider|op_2~46, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~48\, U3|Mod0|auto_generated|divider|op_2~48, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[24]~12\, U3|Mod0|auto_generated|divider|remainder[24]~12, vga_top, 1
instance = comp, \U3|Add82~40\, U3|Add82~40, vga_top, 1
instance = comp, \U3|Add82~42\, U3|Add82~42, vga_top, 1
instance = comp, \U3|Add82~44\, U3|Add82~44, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[24]\, U3|\hndl_Projectile:ei[24], vga_top, 1
instance = comp, \U3|Add80~44\, U3|Add80~44, vga_top, 1
instance = comp, \U3|Add80~46\, U3|Add80~46, vga_top, 1
instance = comp, \U3|Add80~48\, U3|Add80~48, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|_~2\, U3|Mod0|auto_generated|divider|my_abs_num|_~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|_~0\, U3|Mod0|auto_generated|divider|my_abs_num|_~0, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[24]~57\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[24]~57, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[257]~1069\, U3|Mod0|auto_generated|divider|divider|StageOut[257]~1069, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[294]~1073\, U3|Mod0|auto_generated|divider|divider|StageOut[294]~1073, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[293]~1585\, U3|Mod0|auto_generated|divider|divider|StageOut[293]~1585, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[293]~1074\, U3|Mod0|auto_generated|divider|divider|StageOut[293]~1074, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[292]~1586\, U3|Mod0|auto_generated|divider|divider|StageOut[292]~1586, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[292]~1075\, U3|Mod0|auto_generated|divider|divider|StageOut[292]~1075, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[291]~1076\, U3|Mod0|auto_generated|divider|divider|StageOut[291]~1076, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[291]~1587\, U3|Mod0|auto_generated|divider|divider|StageOut[291]~1587, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[328]~1082\, U3|Mod0|auto_generated|divider|divider|StageOut[328]~1082, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[327]~1083\, U3|Mod0|auto_generated|divider|divider|StageOut[327]~1083, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[327]~1591\, U3|Mod0|auto_generated|divider|divider|StageOut[327]~1591, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[326]~1084\, U3|Mod0|auto_generated|divider|divider|StageOut[326]~1084, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[326]~1592\, U3|Mod0|auto_generated|divider|divider|StageOut[326]~1592, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[325]~1593\, U3|Mod0|auto_generated|divider|divider|StageOut[325]~1593, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[325]~1085\, U3|Mod0|auto_generated|divider|divider|StageOut[325]~1085, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[324]~1594\, U3|Mod0|auto_generated|divider|divider|StageOut[324]~1594, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[324]~1086\, U3|Mod0|auto_generated|divider|divider|StageOut[324]~1086, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[395]~1608\, U3|Mod0|auto_generated|divider|divider|StageOut[395]~1608, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[361]~1599\, U3|Mod0|auto_generated|divider|divider|StageOut[361]~1599, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[361]~1091\, U3|Mod0|auto_generated|divider|divider|StageOut[361]~1091, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[360]~1600\, U3|Mod0|auto_generated|divider|divider|StageOut[360]~1600, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[360]~1092\, U3|Mod0|auto_generated|divider|divider|StageOut[360]~1092, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[359]~1093\, U3|Mod0|auto_generated|divider|divider|StageOut[359]~1093, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[359]~1601\, U3|Mod0|auto_generated|divider|divider|StageOut[359]~1601, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[358]~1094\, U3|Mod0|auto_generated|divider|divider|StageOut[358]~1094, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[357]~1095\, U3|Mod0|auto_generated|divider|divider|StageOut[357]~1095, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[357]~1603\, U3|Mod0|auto_generated|divider|divider|StageOut[357]~1603, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[394]~1102\, U3|Mod0|auto_generated|divider|divider|StageOut[394]~1102, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[393]~1610\, U3|Mod0|auto_generated|divider|divider|StageOut[393]~1610, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[393]~1103\, U3|Mod0|auto_generated|divider|divider|StageOut[393]~1103, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[392]~1104\, U3|Mod0|auto_generated|divider|divider|StageOut[392]~1104, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[392]~1611\, U3|Mod0|auto_generated|divider|divider|StageOut[392]~1611, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[391]~1105\, U3|Mod0|auto_generated|divider|divider|StageOut[391]~1105, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[391]~1612\, U3|Mod0|auto_generated|divider|divider|StageOut[391]~1612, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[390]~1613\, U3|Mod0|auto_generated|divider|divider|StageOut[390]~1613, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[390]~1106\, U3|Mod0|auto_generated|divider|divider|StageOut[390]~1106, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[461]~1631\, U3|Mod0|auto_generated|divider|divider|StageOut[461]~1631, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[460]~1632\, U3|Mod0|auto_generated|divider|divider|StageOut[460]~1632, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[426]~1620\, U3|Mod0|auto_generated|divider|divider|StageOut[426]~1620, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[459]~1633\, U3|Mod0|auto_generated|divider|divider|StageOut[459]~1633, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[426]~1117\, U3|Mod0|auto_generated|divider|divider|StageOut[426]~1117, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[425]~1118\, U3|Mod0|auto_generated|divider|divider|StageOut[425]~1118, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[425]~1621\, U3|Mod0|auto_generated|divider|divider|StageOut[425]~1621, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[424]~1119\, U3|Mod0|auto_generated|divider|divider|StageOut[424]~1119, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[423]~1623\, U3|Mod0|auto_generated|divider|divider|StageOut[423]~1623, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[423]~1120\, U3|Mod0|auto_generated|divider|divider|StageOut[423]~1120, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[459]~1129\, U3|Mod0|auto_generated|divider|divider|StageOut[459]~1129, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[458]~1130\, U3|Mod0|auto_generated|divider|divider|StageOut[458]~1130, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[458]~1634\, U3|Mod0|auto_generated|divider|divider|StageOut[458]~1634, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[457]~1635\, U3|Mod0|auto_generated|divider|divider|StageOut[457]~1635, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[456]~1636\, U3|Mod0|auto_generated|divider|divider|StageOut[456]~1636, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[456]~1132\, U3|Mod0|auto_generated|divider|divider|StageOut[456]~1132, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[494]~1143\, U3|Mod0|auto_generated|divider|divider|StageOut[494]~1143, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[493]~1643\, U3|Mod0|auto_generated|divider|divider|StageOut[493]~1643, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[492]~1644\, U3|Mod0|auto_generated|divider|divider|StageOut[492]~1644, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[492]~1145\, U3|Mod0|auto_generated|divider|divider|StageOut[492]~1145, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[491]~1645\, U3|Mod0|auto_generated|divider|divider|StageOut[491]~1645, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[491]~1146\, U3|Mod0|auto_generated|divider|divider|StageOut[491]~1146, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[490]~1646\, U3|Mod0|auto_generated|divider|divider|StageOut[490]~1646, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[489]~1647\, U3|Mod0|auto_generated|divider|divider|StageOut[489]~1647, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[489]~1148\, U3|Mod0|auto_generated|divider|divider|StageOut[489]~1148, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[560]~1668\, U3|Mod0|auto_generated|divider|divider|StageOut[560]~1668, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[560]~1177\, U3|Mod0|auto_generated|divider|divider|StageOut[560]~1177, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[526]~1160\, U3|Mod0|auto_generated|divider|divider|StageOut[526]~1160, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[526]~1656\, U3|Mod0|auto_generated|divider|divider|StageOut[526]~1656, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[525]~1161\, U3|Mod0|auto_generated|divider|divider|StageOut[525]~1161, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[524]~1162\, U3|Mod0|auto_generated|divider|divider|StageOut[524]~1162, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[524]~1658\, U3|Mod0|auto_generated|divider|divider|StageOut[524]~1658, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[523]~1163\, U3|Mod0|auto_generated|divider|divider|StageOut[523]~1163, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[523]~1659\, U3|Mod0|auto_generated|divider|divider|StageOut[523]~1659, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[522]~1164\, U3|Mod0|auto_generated|divider|divider|StageOut[522]~1164, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[522]~1660\, U3|Mod0|auto_generated|divider|divider|StageOut[522]~1660, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[559]~1178\, U3|Mod0|auto_generated|divider|divider|StageOut[559]~1178, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[558]~1179\, U3|Mod0|auto_generated|divider|divider|StageOut[558]~1179, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[557]~1671\, U3|Mod0|auto_generated|divider|divider|StageOut[557]~1671, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[557]~1180\, U3|Mod0|auto_generated|divider|divider|StageOut[557]~1180, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[556]~1181\, U3|Mod0|auto_generated|divider|divider|StageOut[556]~1181, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[555]~1182\, U3|Mod0|auto_generated|divider|divider|StageOut[555]~1182, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[555]~1673\, U3|Mod0|auto_generated|divider|divider|StageOut[555]~1673, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[626]~1698\, U3|Mod0|auto_generated|divider|divider|StageOut[626]~1698, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[592]~1684\, U3|Mod0|auto_generated|divider|divider|StageOut[592]~1684, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[592]~1196\, U3|Mod0|auto_generated|divider|divider|StageOut[592]~1196, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[591]~1197\, U3|Mod0|auto_generated|divider|divider|StageOut[591]~1197, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[591]~1685\, U3|Mod0|auto_generated|divider|divider|StageOut[591]~1685, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[590]~1686\, U3|Mod0|auto_generated|divider|divider|StageOut[590]~1686, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[590]~1198\, U3|Mod0|auto_generated|divider|divider|StageOut[590]~1198, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[589]~1199\, U3|Mod0|auto_generated|divider|divider|StageOut[589]~1199, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[588]~1200\, U3|Mod0|auto_generated|divider|divider|StageOut[588]~1200, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[588]~1688\, U3|Mod0|auto_generated|divider|divider|StageOut[588]~1688, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[625]~1216\, U3|Mod0|auto_generated|divider|divider|StageOut[625]~1216, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[624]~1217\, U3|Mod0|auto_generated|divider|divider|StageOut[624]~1217, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[623]~1701\, U3|Mod0|auto_generated|divider|divider|StageOut[623]~1701, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[623]~1218\, U3|Mod0|auto_generated|divider|divider|StageOut[623]~1218, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[622]~1219\, U3|Mod0|auto_generated|divider|divider|StageOut[622]~1219, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[621]~1703\, U3|Mod0|auto_generated|divider|divider|StageOut[621]~1703, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[621]~1220\, U3|Mod0|auto_generated|divider|divider|StageOut[621]~1220, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[659]~1235\, U3|Mod0|auto_generated|divider|divider|StageOut[659]~1235, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[658]~1236\, U3|Mod0|auto_generated|divider|divider|StageOut[658]~1236, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[657]~1237\, U3|Mod0|auto_generated|divider|divider|StageOut[657]~1237, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[656]~1238\, U3|Mod0|auto_generated|divider|divider|StageOut[656]~1238, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[656]~1718\, U3|Mod0|auto_generated|divider|divider|StageOut[656]~1718, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[655]~1239\, U3|Mod0|auto_generated|divider|divider|StageOut[655]~1239, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[655]~1719\, U3|Mod0|auto_generated|divider|divider|StageOut[655]~1719, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[654]~1720\, U3|Mod0|auto_generated|divider|divider|StageOut[654]~1720, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[654]~1240\, U3|Mod0|auto_generated|divider|divider|StageOut[654]~1240, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~36\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[692]~1257\, U3|Mod0|auto_generated|divider|divider|StageOut[692]~1257, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[691]~1733\, U3|Mod0|auto_generated|divider|divider|StageOut[691]~1733, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[690]~1259\, U3|Mod0|auto_generated|divider|divider|StageOut[690]~1259, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[690]~1734\, U3|Mod0|auto_generated|divider|divider|StageOut[690]~1734, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[689]~1735\, U3|Mod0|auto_generated|divider|divider|StageOut[689]~1735, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[689]~1260\, U3|Mod0|auto_generated|divider|divider|StageOut[689]~1260, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[688]~1261\, U3|Mod0|auto_generated|divider|divider|StageOut[688]~1261, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[687]~1737\, U3|Mod0|auto_generated|divider|divider|StageOut[687]~1737, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[687]~1262\, U3|Mod0|auto_generated|divider|divider|StageOut[687]~1262, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~36\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~38\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~38, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[725]~1279\, U3|Mod0|auto_generated|divider|divider|StageOut[725]~1279, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[724]~1752\, U3|Mod0|auto_generated|divider|divider|StageOut[724]~1752, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[723]~1281\, U3|Mod0|auto_generated|divider|divider|StageOut[723]~1281, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[722]~1754\, U3|Mod0|auto_generated|divider|divider|StageOut[722]~1754, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[722]~1282\, U3|Mod0|auto_generated|divider|divider|StageOut[722]~1282, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[721]~1283\, U3|Mod0|auto_generated|divider|divider|StageOut[721]~1283, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[720]~1284\, U3|Mod0|auto_generated|divider|divider|StageOut[720]~1284, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[720]~1756\, U3|Mod0|auto_generated|divider|divider|StageOut[720]~1756, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~36\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~38\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~38, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~40\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~40, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[791]~1791\, U3|Mod0|auto_generated|divider|divider|StageOut[791]~1791, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[791]~1327\, U3|Mod0|auto_generated|divider|divider|StageOut[791]~1327, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[757]~1304\, U3|Mod0|auto_generated|divider|divider|StageOut[757]~1304, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[757]~1771\, U3|Mod0|auto_generated|divider|divider|StageOut[757]~1771, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[756]~1772\, U3|Mod0|auto_generated|divider|divider|StageOut[756]~1772, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[756]~1305\, U3|Mod0|auto_generated|divider|divider|StageOut[756]~1305, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[755]~1773\, U3|Mod0|auto_generated|divider|divider|StageOut[755]~1773, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[755]~1306\, U3|Mod0|auto_generated|divider|divider|StageOut[755]~1306, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[754]~1307\, U3|Mod0|auto_generated|divider|divider|StageOut[754]~1307, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[753]~1308\, U3|Mod0|auto_generated|divider|divider|StageOut[753]~1308, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[753]~1775\, U3|Mod0|auto_generated|divider|divider|StageOut[753]~1775, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~36\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~38\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~38, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~40\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~40, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[790]~1328\, U3|Mod0|auto_generated|divider|divider|StageOut[790]~1328, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[789]~1329\, U3|Mod0|auto_generated|divider|divider|StageOut[789]~1329, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[788]~1794\, U3|Mod0|auto_generated|divider|divider|StageOut[788]~1794, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[788]~1330\, U3|Mod0|auto_generated|divider|divider|StageOut[788]~1330, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[787]~1795\, U3|Mod0|auto_generated|divider|divider|StageOut[787]~1795, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[786]~1332\, U3|Mod0|auto_generated|divider|divider|StageOut[786]~1332, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[786]~1796\, U3|Mod0|auto_generated|divider|divider|StageOut[786]~1796, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~36\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~38\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~38, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~40\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~40, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~42\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~42, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~44\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~44, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[824]~1353\, U3|Mod0|auto_generated|divider|divider|StageOut[824]~1353, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[823]~1354\, U3|Mod0|auto_generated|divider|divider|StageOut[823]~1354, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[823]~1813\, U3|Mod0|auto_generated|divider|divider|StageOut[823]~1813, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[822]~1355\, U3|Mod0|auto_generated|divider|divider|StageOut[822]~1355, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[821]~1815\, U3|Mod0|auto_generated|divider|divider|StageOut[821]~1815, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[821]~1356\, U3|Mod0|auto_generated|divider|divider|StageOut[821]~1356, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[820]~1816\, U3|Mod0|auto_generated|divider|divider|StageOut[820]~1816, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[820]~1357\, U3|Mod0|auto_generated|divider|divider|StageOut[820]~1357, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[819]~1358\, U3|Mod0|auto_generated|divider|divider|StageOut[819]~1358, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[819]~1817\, U3|Mod0|auto_generated|divider|divider|StageOut[819]~1817, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~36\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~38\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~38, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~40\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~40, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~42\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~42, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~44\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~44, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~46\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~46, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[857]~1379\, U3|Mod0|auto_generated|divider|divider|StageOut[857]~1379, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[857]~1835\, U3|Mod0|auto_generated|divider|divider|StageOut[857]~1835, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[856]~1380\, U3|Mod0|auto_generated|divider|divider|StageOut[856]~1380, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[855]~1381\, U3|Mod0|auto_generated|divider|divider|StageOut[855]~1381, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[855]~1837\, U3|Mod0|auto_generated|divider|divider|StageOut[855]~1837, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[854]~1838\, U3|Mod0|auto_generated|divider|divider|StageOut[854]~1838, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[854]~1382\, U3|Mod0|auto_generated|divider|divider|StageOut[854]~1382, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[853]~1383\, U3|Mod0|auto_generated|divider|divider|StageOut[853]~1383, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[852]~1840\, U3|Mod0|auto_generated|divider|divider|StageOut[852]~1840, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[852]~1384\, U3|Mod0|auto_generated|divider|divider|StageOut[852]~1384, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~38\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~38, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~40\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~40, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~42\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~42, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~44\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~44, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~46\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~46, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~48\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~48, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[890]~1858\, U3|Mod0|auto_generated|divider|divider|StageOut[890]~1858, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[923]~1883\, U3|Mod0|auto_generated|divider|divider|StageOut[923]~1883, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[890]~1407\, U3|Mod0|auto_generated|divider|divider|StageOut[890]~1407, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[889]~1859\, U3|Mod0|auto_generated|divider|divider|StageOut[889]~1859, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[889]~1408\, U3|Mod0|auto_generated|divider|divider|StageOut[889]~1408, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[888]~1409\, U3|Mod0|auto_generated|divider|divider|StageOut[888]~1409, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[887]~1861\, U3|Mod0|auto_generated|divider|divider|StageOut[887]~1861, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[887]~1410\, U3|Mod0|auto_generated|divider|divider|StageOut[887]~1410, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[886]~1411\, U3|Mod0|auto_generated|divider|divider|StageOut[886]~1411, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[886]~1862\, U3|Mod0|auto_generated|divider|divider|StageOut[886]~1862, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[885]~1863\, U3|Mod0|auto_generated|divider|divider|StageOut[885]~1863, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[885]~1412\, U3|Mod0|auto_generated|divider|divider|StageOut[885]~1412, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~40\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~40, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~42\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~42, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~44\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~44, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~46\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~46, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~48\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~48, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~50\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~50, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[923]~1435\, U3|Mod0|auto_generated|divider|divider|StageOut[923]~1435, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[922]~1436\, U3|Mod0|auto_generated|divider|divider|StageOut[922]~1436, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[921]~1885\, U3|Mod0|auto_generated|divider|divider|StageOut[921]~1885, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[920]~1438\, U3|Mod0|auto_generated|divider|divider|StageOut[920]~1438, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[920]~1886\, U3|Mod0|auto_generated|divider|divider|StageOut[920]~1886, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[919]~1439\, U3|Mod0|auto_generated|divider|divider|StageOut[919]~1439, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[918]~1440\, U3|Mod0|auto_generated|divider|divider|StageOut[918]~1440, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~42\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~42, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~44\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~44, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~46\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~46, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~48\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~48, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~50\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~50, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~52\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~52, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[956]~1465\, U3|Mod0|auto_generated|divider|divider|StageOut[956]~1465, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[956]~1908\, U3|Mod0|auto_generated|divider|divider|StageOut[956]~1908, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[955]~1909\, U3|Mod0|auto_generated|divider|divider|StageOut[955]~1909, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[955]~1466\, U3|Mod0|auto_generated|divider|divider|StageOut[955]~1466, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[954]~1910\, U3|Mod0|auto_generated|divider|divider|StageOut[954]~1910, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[953]~1911\, U3|Mod0|auto_generated|divider|divider|StageOut[953]~1911, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[953]~1468\, U3|Mod0|auto_generated|divider|divider|StageOut[953]~1468, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[952]~1469\, U3|Mod0|auto_generated|divider|divider|StageOut[952]~1469, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[951]~1913\, U3|Mod0|auto_generated|divider|divider|StageOut[951]~1913, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[951]~1470\, U3|Mod0|auto_generated|divider|divider|StageOut[951]~1470, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~44\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~44, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~46\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~46, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~48\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~48, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~50\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~50, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~52\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~52, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~54\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~54, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[989]~1935\, U3|Mod0|auto_generated|divider|divider|StageOut[989]~1935, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1022]~1964\, U3|Mod0|auto_generated|divider|divider|StageOut[1022]~1964, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[989]~1495\, U3|Mod0|auto_generated|divider|divider|StageOut[989]~1495, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[988]~1496\, U3|Mod0|auto_generated|divider|divider|StageOut[988]~1496, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[987]~1937\, U3|Mod0|auto_generated|divider|divider|StageOut[987]~1937, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[986]~1938\, U3|Mod0|auto_generated|divider|divider|StageOut[986]~1938, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[986]~1498\, U3|Mod0|auto_generated|divider|divider|StageOut[986]~1498, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[985]~1939\, U3|Mod0|auto_generated|divider|divider|StageOut[985]~1939, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[984]~1500\, U3|Mod0|auto_generated|divider|divider|StageOut[984]~1500, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~46\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~46, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~48\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~48, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~50\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~50, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~52\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~52, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~54\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~54, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~56\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~56, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1022]~1534\, U3|Mod0|auto_generated|divider|divider|StageOut[1022]~1534, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1021]~1535\, U3|Mod0|auto_generated|divider|divider|StageOut[1021]~1535, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1020]~1966\, U3|Mod0|auto_generated|divider|divider|StageOut[1020]~1966, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1019]~1967\, U3|Mod0|auto_generated|divider|divider|StageOut[1019]~1967, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1018]~1968\, U3|Mod0|auto_generated|divider|divider|StageOut[1018]~1968, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1017]~1539\, U3|Mod0|auto_generated|divider|divider|StageOut[1017]~1539, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~50\, U3|Mod0|auto_generated|divider|op_2~50, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~52\, U3|Mod0|auto_generated|divider|op_2~52, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~54\, U3|Mod0|auto_generated|divider|op_2~54, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~56\, U3|Mod0|auto_generated|divider|op_2~56, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~58\, U3|Mod0|auto_generated|divider|op_2~58, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~60\, U3|Mod0|auto_generated|divider|op_2~60, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[30]~6\, U3|Mod0|auto_generated|divider|remainder[30]~6, vga_top, 1
instance = comp, \U3|Add82~46\, U3|Add82~46, vga_top, 1
instance = comp, \U3|Add82~48\, U3|Add82~48, vga_top, 1
instance = comp, \U3|Add82~50\, U3|Add82~50, vga_top, 1
instance = comp, \U3|Add82~52\, U3|Add82~52, vga_top, 1
instance = comp, \U3|Add82~54\, U3|Add82~54, vga_top, 1
instance = comp, \U3|Add82~56\, U3|Add82~56, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[30]\, U3|\hndl_Projectile:ei[30], vga_top, 1
instance = comp, \U3|Add80~50\, U3|Add80~50, vga_top, 1
instance = comp, \U3|Add80~52\, U3|Add80~52, vga_top, 1
instance = comp, \U3|Add80~54\, U3|Add80~54, vga_top, 1
instance = comp, \U3|Add80~56\, U3|Add80~56, vga_top, 1
instance = comp, \U3|Add80~58\, U3|Add80~58, vga_top, 1
instance = comp, \U3|Add80~60\, U3|Add80~60, vga_top, 1
instance = comp, \U3|Add81~32\, U3|Add81~32, vga_top, 1
instance = comp, \U3|Add81~34\, U3|Add81~34, vga_top, 1
instance = comp, \U3|Add81~36\, U3|Add81~36, vga_top, 1
instance = comp, \U3|Add81~38\, U3|Add81~38, vga_top, 1
instance = comp, \U3|Add81~40\, U3|Add81~40, vga_top, 1
instance = comp, \U3|Add81~42\, U3|Add81~42, vga_top, 1
instance = comp, \U3|Add81~44\, U3|Add81~44, vga_top, 1
instance = comp, \U3|Add81~46\, U3|Add81~46, vga_top, 1
instance = comp, \U3|Add81~48\, U3|Add81~48, vga_top, 1
instance = comp, \U3|Add81~50\, U3|Add81~50, vga_top, 1
instance = comp, \U3|Add81~52\, U3|Add81~52, vga_top, 1
instance = comp, \U3|Add81~54\, U3|Add81~54, vga_top, 1
instance = comp, \U3|Add81~56\, U3|Add81~56, vga_top, 1
instance = comp, \U3|Add81~58\, U3|Add81~58, vga_top, 1
instance = comp, \U3|Add81~60\, U3|Add81~60, vga_top, 1
instance = comp, \U3|Add81~62\, U3|Add81~62, vga_top, 1
instance = comp, \U3|Equal44~8\, U3|Equal44~8, vga_top, 1
instance = comp, \U3|Equal44~6\, U3|Equal44~6, vga_top, 1
instance = comp, \U3|Equal44~7\, U3|Equal44~7, vga_top, 1
instance = comp, \U3|Equal44~5\, U3|Equal44~5, vga_top, 1
instance = comp, \U3|Equal44~9\, U3|Equal44~9, vga_top, 1
instance = comp, \U3|ei~1\, U3|ei~1, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[2]\, U3|\hndl_Projectile:ei[2], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[2]~65\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[2]~65, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[929]~1492\, U3|Mod0|auto_generated|divider|divider|StageOut[929]~1492, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[962]~1523\, U3|Mod0|auto_generated|divider|divider|StageOut[962]~1523, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[995]~1529\, U3|Mod0|auto_generated|divider|divider|StageOut[995]~1529, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[3]~2\, U3|Mod0|auto_generated|divider|remainder[3]~2, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[3]\, U3|\hndl_Projectile:ei[3], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[4]~44\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[4]~44, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[4]~45\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[4]~45, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[865]~1433\, U3|Mod0|auto_generated|divider|divider|StageOut[865]~1433, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[898]~1460\, U3|Mod0|auto_generated|divider|divider|StageOut[898]~1460, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[931]~1933\, U3|Mod0|auto_generated|divider|divider|StageOut[931]~1933, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[964]~1960\, U3|Mod0|auto_generated|divider|divider|StageOut[964]~1960, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[997]~1989\, U3|Mod0|auto_generated|divider|divider|StageOut[997]~1989, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[5]~31\, U3|Mod0|auto_generated|divider|remainder[5]~31, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[5]\, U3|\hndl_Projectile:ei[5], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[6]~46\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[6]~46, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[801]~1376\, U3|Mod0|auto_generated|divider|divider|StageOut[801]~1376, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[834]~1403\, U3|Mod0|auto_generated|divider|divider|StageOut[834]~1403, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[867]~1430\, U3|Mod0|auto_generated|divider|divider|StageOut[867]~1430, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[900]~1458\, U3|Mod0|auto_generated|divider|divider|StageOut[900]~1458, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[966]~1958\, U3|Mod0|auto_generated|divider|divider|StageOut[966]~1958, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[999]~1557\, U3|Mod0|auto_generated|divider|divider|StageOut[999]~1557, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[7]~29\, U3|Mod0|auto_generated|divider|remainder[7]~29, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[7]\, U3|\hndl_Projectile:ei[7], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[8]~63\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[8]~63, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[769]~1350\, U3|Mod0|auto_generated|divider|divider|StageOut[769]~1350, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[802]~1375\, U3|Mod0|auto_generated|divider|divider|StageOut[802]~1375, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[868]~1880\, U3|Mod0|auto_generated|divider|divider|StageOut[868]~1880, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[901]~1457\, U3|Mod0|auto_generated|divider|divider|StageOut[901]~1457, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[967]~1957\, U3|Mod0|auto_generated|divider|divider|StageOut[967]~1957, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1000]~1556\, U3|Mod0|auto_generated|divider|divider|StageOut[1000]~1556, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[8]~28\, U3|Mod0|auto_generated|divider|remainder[8]~28, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[8]\, U3|\hndl_Projectile:ei[8], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[8]~47\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[8]~47, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[10]~62\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[10]~62, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[705]~1301\, U3|Mod0|auto_generated|divider|divider|StageOut[705]~1301, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[738]~1323\, U3|Mod0|auto_generated|divider|divider|StageOut[738]~1323, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[804]~1832\, U3|Mod0|auto_generated|divider|divider|StageOut[804]~1832, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[870]~1878\, U3|Mod0|auto_generated|divider|divider|StageOut[870]~1878, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[903]~1903\, U3|Mod0|auto_generated|divider|divider|StageOut[903]~1903, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[936]~1928\, U3|Mod0|auto_generated|divider|divider|StageOut[936]~1928, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[969]~1955\, U3|Mod0|auto_generated|divider|divider|StageOut[969]~1955, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1002]~1984\, U3|Mod0|auto_generated|divider|divider|StageOut[1002]~1984, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[10]~26\, U3|Mod0|auto_generated|divider|remainder[10]~26, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[10]\, U3|\hndl_Projectile:ei[10], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[10]~48\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[10]~48, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[673]~1276\, U3|Mod0|auto_generated|divider|divider|StageOut[673]~1276, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[706]~1299\, U3|Mod0|auto_generated|divider|divider|StageOut[706]~1299, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[739]~1322\, U3|Mod0|auto_generated|divider|divider|StageOut[739]~1322, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[805]~1831\, U3|Mod0|auto_generated|divider|divider|StageOut[805]~1831, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[838]~1854\, U3|Mod0|auto_generated|divider|divider|StageOut[838]~1854, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[871]~1877\, U3|Mod0|auto_generated|divider|divider|StageOut[871]~1877, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[904]~1902\, U3|Mod0|auto_generated|divider|divider|StageOut[904]~1902, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[970]~1954\, U3|Mod0|auto_generated|divider|divider|StageOut[970]~1954, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1003]~1553\, U3|Mod0|auto_generated|divider|divider|StageOut[1003]~1553, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[11]~25\, U3|Mod0|auto_generated|divider|remainder[11]~25, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[11]\, U3|\hndl_Projectile:ei[11], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[12]~61\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[12]~61, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[641]~1255\, U3|Mod0|auto_generated|divider|divider|StageOut[641]~1255, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[707]~2013\, U3|Mod0|auto_generated|divider|divider|StageOut[707]~2013, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[740]~1788\, U3|Mod0|auto_generated|divider|divider|StageOut[740]~1788, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[773]~1345\, U3|Mod0|auto_generated|divider|divider|StageOut[773]~1345, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[806]~1371\, U3|Mod0|auto_generated|divider|divider|StageOut[806]~1371, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[839]~1397\, U3|Mod0|auto_generated|divider|divider|StageOut[839]~1397, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[872]~1425\, U3|Mod0|auto_generated|divider|divider|StageOut[872]~1425, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[905]~1453\, U3|Mod0|auto_generated|divider|divider|StageOut[905]~1453, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[938]~1483\, U3|Mod0|auto_generated|divider|divider|StageOut[938]~1483, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[971]~1513\, U3|Mod0|auto_generated|divider|divider|StageOut[971]~1513, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1004]~1552\, U3|Mod0|auto_generated|divider|divider|StageOut[1004]~1552, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[12]~24\, U3|Mod0|auto_generated|divider|remainder[12]~24, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[12]\, U3|\hndl_Projectile:ei[12], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[12]~49\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[12]~49, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[14]~60\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[14]~60, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[577]~1213\, U3|Mod0|auto_generated|divider|divider|StageOut[577]~1213, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[610]~1231\, U3|Mod0|auto_generated|divider|divider|StageOut[610]~1231, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[676]~1748\, U3|Mod0|auto_generated|divider|divider|StageOut[676]~1748, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[709]~1295\, U3|Mod0|auto_generated|divider|divider|StageOut[709]~1295, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[775]~1807\, U3|Mod0|auto_generated|divider|divider|StageOut[775]~1807, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[808]~1828\, U3|Mod0|auto_generated|divider|divider|StageOut[808]~1828, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[841]~1851\, U3|Mod0|auto_generated|divider|divider|StageOut[841]~1851, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[907]~1899\, U3|Mod0|auto_generated|divider|divider|StageOut[907]~1899, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[973]~1951\, U3|Mod0|auto_generated|divider|divider|StageOut[973]~1951, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1006]~1980\, U3|Mod0|auto_generated|divider|divider|StageOut[1006]~1980, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[14]~22\, U3|Mod0|auto_generated|divider|remainder[14]~22, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[14]\, U3|\hndl_Projectile:ei[14], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[14]~50\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[14]~50, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[545]~1192\, U3|Mod0|auto_generated|divider|divider|StageOut[545]~1192, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[578]~1211\, U3|Mod0|auto_generated|divider|divider|StageOut[578]~1211, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[644]~1730\, U3|Mod0|auto_generated|divider|divider|StageOut[644]~1730, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[677]~1272\, U3|Mod0|auto_generated|divider|divider|StageOut[677]~1272, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[710]~1294\, U3|Mod0|auto_generated|divider|divider|StageOut[710]~1294, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[776]~1806\, U3|Mod0|auto_generated|divider|divider|StageOut[776]~1806, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[809]~1827\, U3|Mod0|auto_generated|divider|divider|StageOut[809]~1827, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[875]~1873\, U3|Mod0|auto_generated|divider|divider|StageOut[875]~1873, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[908]~1898\, U3|Mod0|auto_generated|divider|divider|StageOut[908]~1898, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[974]~1950\, U3|Mod0|auto_generated|divider|divider|StageOut[974]~1950, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1007]~1979\, U3|Mod0|auto_generated|divider|divider|StageOut[1007]~1979, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[15]~21\, U3|Mod0|auto_generated|divider|remainder[15]~21, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[15]\, U3|\hndl_Projectile:ei[15], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[16]~51\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[16]~51, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[18]~58\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[18]~58, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[449]~1140\, U3|Mod0|auto_generated|divider|divider|StageOut[449]~1140, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[482]~1155\, U3|Mod0|auto_generated|divider|divider|StageOut[482]~1155, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[548]~1680\, U3|Mod0|auto_generated|divider|divider|StageOut[548]~1680, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[581]~1695\, U3|Mod0|auto_generated|divider|divider|StageOut[581]~1695, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[647]~1727\, U3|Mod0|auto_generated|divider|divider|StageOut[647]~1727, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[680]~1744\, U3|Mod0|auto_generated|divider|divider|StageOut[680]~1744, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[746]~1782\, U3|Mod0|auto_generated|divider|divider|StageOut[746]~1782, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[779]~1339\, U3|Mod0|auto_generated|divider|divider|StageOut[779]~1339, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[845]~1847\, U3|Mod0|auto_generated|divider|divider|StageOut[845]~1847, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[911]~1895\, U3|Mod0|auto_generated|divider|divider|StageOut[911]~1895, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[944]~1477\, U3|Mod0|auto_generated|divider|divider|StageOut[944]~1477, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[977]~1507\, U3|Mod0|auto_generated|divider|divider|StageOut[977]~1507, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1010]~1546\, U3|Mod0|auto_generated|divider|divider|StageOut[1010]~1546, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[18]~18\, U3|Mod0|auto_generated|divider|remainder[18]~18, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[18]\, U3|\hndl_Projectile:ei[18], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[18]~52\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[18]~52, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[417]~1629\, U3|Mod0|auto_generated|divider|divider|StageOut[417]~1629, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[450]~1139\, U3|Mod0|auto_generated|divider|divider|StageOut[450]~1139, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[516]~1666\, U3|Mod0|auto_generated|divider|divider|StageOut[516]~1666, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[549]~1188\, U3|Mod0|auto_generated|divider|divider|StageOut[549]~1188, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[615]~1709\, U3|Mod0|auto_generated|divider|divider|StageOut[615]~1709, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[648]~1246\, U3|Mod0|auto_generated|divider|divider|StageOut[648]~1246, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[681]~1268\, U3|Mod0|auto_generated|divider|divider|StageOut[681]~1268, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[747]~1781\, U3|Mod0|auto_generated|divider|divider|StageOut[747]~1781, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[780]~1802\, U3|Mod0|auto_generated|divider|divider|StageOut[780]~1802, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[846]~1846\, U3|Mod0|auto_generated|divider|divider|StageOut[846]~1846, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[879]~1869\, U3|Mod0|auto_generated|divider|divider|StageOut[879]~1869, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[912]~1446\, U3|Mod0|auto_generated|divider|divider|StageOut[912]~1446, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[978]~1946\, U3|Mod0|auto_generated|divider|divider|StageOut[978]~1946, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1011]~1545\, U3|Mod0|auto_generated|divider|divider|StageOut[1011]~1545, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[19]~17\, U3|Mod0|auto_generated|divider|remainder[19]~17, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[19]\, U3|\hndl_Projectile:ei[19], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[21]~75\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[21]~75, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[21]~76\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[21]~76, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[321]~1595\, U3|Mod0|auto_generated|divider|divider|StageOut[321]~1595, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[354]~1098\, U3|Mod0|auto_generated|divider|divider|StageOut[354]~1098, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[387]~1616\, U3|Mod0|auto_generated|divider|divider|StageOut[387]~1616, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[420]~1123\, U3|Mod0|auto_generated|divider|divider|StageOut[420]~1123, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[486]~1650\, U3|Mod0|auto_generated|divider|divider|StageOut[486]~1650, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[519]~1663\, U3|Mod0|auto_generated|divider|divider|StageOut[519]~1663, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[552]~1185\, U3|Mod0|auto_generated|divider|divider|StageOut[552]~1185, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[618]~1706\, U3|Mod0|auto_generated|divider|divider|StageOut[618]~1706, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[651]~1723\, U3|Mod0|auto_generated|divider|divider|StageOut[651]~1723, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[717]~1759\, U3|Mod0|auto_generated|divider|divider|StageOut[717]~1759, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[783]~1799\, U3|Mod0|auto_generated|divider|divider|StageOut[783]~1799, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[849]~1843\, U3|Mod0|auto_generated|divider|divider|StageOut[849]~1843, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[882]~1866\, U3|Mod0|auto_generated|divider|divider|StageOut[882]~1866, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[915]~1891\, U3|Mod0|auto_generated|divider|divider|StageOut[915]~1891, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[948]~1473\, U3|Mod0|auto_generated|divider|divider|StageOut[948]~1473, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[981]~1503\, U3|Mod0|auto_generated|divider|divider|StageOut[981]~1503, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1014]~1542\, U3|Mod0|auto_generated|divider|divider|StageOut[1014]~1542, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[22]~14\, U3|Mod0|auto_generated|divider|remainder[22]~14, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[22]\, U3|\hndl_Projectile:ei[22], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[23]~70\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[23]~70, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[355]~2008\, U3|Mod0|auto_generated|divider|divider|StageOut[355]~2008, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[421]~1625\, U3|Mod0|auto_generated|divider|divider|StageOut[421]~1625, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[454]~1134\, U3|Mod0|auto_generated|divider|divider|StageOut[454]~1134, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[520]~1662\, U3|Mod0|auto_generated|divider|divider|StageOut[520]~1662, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[553]~1184\, U3|Mod0|auto_generated|divider|divider|StageOut[553]~1184, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[586]~1202\, U3|Mod0|auto_generated|divider|divider|StageOut[586]~1202, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[619]~1222\, U3|Mod0|auto_generated|divider|divider|StageOut[619]~1222, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[652]~1242\, U3|Mod0|auto_generated|divider|divider|StageOut[652]~1242, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[718]~1758\, U3|Mod0|auto_generated|divider|divider|StageOut[718]~1758, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[751]~1310\, U3|Mod0|auto_generated|divider|divider|StageOut[751]~1310, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[817]~1819\, U3|Mod0|auto_generated|divider|divider|StageOut[817]~1819, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[850]~1842\, U3|Mod0|auto_generated|divider|divider|StageOut[850]~1842, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[883]~1865\, U3|Mod0|auto_generated|divider|divider|StageOut[883]~1865, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[949]~1915\, U3|Mod0|auto_generated|divider|divider|StageOut[949]~1915, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1015]~1971\, U3|Mod0|auto_generated|divider|divider|StageOut[1015]~1971, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[23]~13\, U3|Mod0|auto_generated|divider|remainder[23]~13, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[23]\, U3|\hndl_Projectile:ei[23], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|_~1\, U3|Mod0|auto_generated|divider|my_abs_num|_~1, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[24]~53\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[24]~53, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[26]~69\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[26]~69, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[193]~1052\, U3|Mod0|auto_generated|divider|divider|StageOut[193]~1052, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\, U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[227]~1058\, U3|Mod0|auto_generated|divider|divider|StageOut[227]~1058, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[261]~1063\, U3|Mod0|auto_generated|divider|divider|StageOut[261]~1063, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[296]~1071\, U3|Mod0|auto_generated|divider|divider|StageOut[296]~1071, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[362]~1598\, U3|Mod0|auto_generated|divider|divider|StageOut[362]~1598, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[362]~1090\, U3|Mod0|auto_generated|divider|divider|StageOut[362]~1090, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[428]~1618\, U3|Mod0|auto_generated|divider|divider|StageOut[428]~1618, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[428]~1115\, U3|Mod0|auto_generated|divider|divider|StageOut[428]~1115, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[427]~1116\, U3|Mod0|auto_generated|divider|divider|StageOut[427]~1116, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[494]~1642\, U3|Mod0|auto_generated|divider|divider|StageOut[494]~1642, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[527]~1655\, U3|Mod0|auto_generated|divider|divider|StageOut[527]~1655, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[527]~1159\, U3|Mod0|auto_generated|divider|divider|StageOut[527]~1159, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[593]~1683\, U3|Mod0|auto_generated|divider|divider|StageOut[593]~1683, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[593]~1195\, U3|Mod0|auto_generated|divider|divider|StageOut[593]~1195, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[659]~1715\, U3|Mod0|auto_generated|divider|divider|StageOut[659]~1715, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[692]~1732\, U3|Mod0|auto_generated|divider|divider|StageOut[692]~1732, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[725]~1751\, U3|Mod0|auto_generated|divider|divider|StageOut[725]~1751, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[758]~1770\, U3|Mod0|auto_generated|divider|divider|StageOut[758]~1770, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[758]~1303\, U3|Mod0|auto_generated|divider|divider|StageOut[758]~1303, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~42\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~42, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[824]~1812\, U3|Mod0|auto_generated|divider|divider|StageOut[824]~1812, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~48\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~48, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[858]~1378\, U3|Mod0|auto_generated|divider|divider|StageOut[858]~1378, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~50\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~50, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~52\, U3|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~52, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[918]~1888\, U3|Mod0|auto_generated|divider|divider|StageOut[918]~1888, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[984]~1940\, U3|Mod0|auto_generated|divider|divider|StageOut[984]~1940, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1017]~1969\, U3|Mod0|auto_generated|divider|divider|StageOut[1017]~1969, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[25]~11\, U3|Mod0|auto_generated|divider|remainder[25]~11, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[25]\, U3|\hndl_Projectile:ei[25], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[26]~68\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[26]~68, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[161]~1563\, U3|Mod0|auto_generated|divider|divider|StageOut[161]~1563, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[194]~1050\, U3|Mod0|auto_generated|divider|divider|StageOut[194]~1050, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[230]~1055\, U3|Mod0|auto_generated|divider|divider|StageOut[230]~1055, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[296]~1582\, U3|Mod0|auto_generated|divider|divider|StageOut[296]~1582, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[329]~1589\, U3|Mod0|auto_generated|divider|divider|StageOut[329]~1589, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[396]~1607\, U3|Mod0|auto_generated|divider|divider|StageOut[396]~1607, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[429]~1114\, U3|Mod0|auto_generated|divider|divider|StageOut[429]~1114, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[462]~1126\, U3|Mod0|auto_generated|divider|divider|StageOut[462]~1126, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[495]~1142\, U3|Mod0|auto_generated|divider|divider|StageOut[495]~1142, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[528]~1654\, U3|Mod0|auto_generated|divider|divider|StageOut[528]~1654, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[561]~1667\, U3|Mod0|auto_generated|divider|divider|StageOut[561]~1667, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[594]~1682\, U3|Mod0|auto_generated|divider|divider|StageOut[594]~1682, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[627]~1697\, U3|Mod0|auto_generated|divider|divider|StageOut[627]~1697, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[627]~1214\, U3|Mod0|auto_generated|divider|divider|StageOut[627]~1214, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~36\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~38\, U3|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~38, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[693]~1731\, U3|Mod0|auto_generated|divider|divider|StageOut[693]~1731, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~40\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~40, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[726]~1278\, U3|Mod0|auto_generated|divider|divider|StageOut[726]~1278, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[660]~1234\, U3|Mod0|auto_generated|divider|divider|StageOut[660]~1234, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~38\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~38, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[726]~1750\, U3|Mod0|auto_generated|divider|divider|StageOut[726]~1750, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~42\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~42, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~44\, U3|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~44, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[759]~1302\, U3|Mod0|auto_generated|divider|divider|StageOut[759]~1302, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~44\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~44, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[792]~1790\, U3|Mod0|auto_generated|divider|divider|StageOut[792]~1790, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[825]~1811\, U3|Mod0|auto_generated|divider|divider|StageOut[825]~1811, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~46\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~46, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[858]~1834\, U3|Mod0|auto_generated|divider|divider|StageOut[858]~1834, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[924]~1882\, U3|Mod0|auto_generated|divider|divider|StageOut[924]~1882, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~54\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~54, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[891]~1406\, U3|Mod0|auto_generated|divider|divider|StageOut[891]~1406, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~52\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~52, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[957]~1907\, U3|Mod0|auto_generated|divider|divider|StageOut[957]~1907, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[990]~1934\, U3|Mod0|auto_generated|divider|divider|StageOut[990]~1934, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~56\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~56, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[990]~1494\, U3|Mod0|auto_generated|divider|divider|StageOut[990]~1494, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~58\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~58, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~60\, U3|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~60, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1019]~1537\, U3|Mod0|auto_generated|divider|divider|StageOut[1019]~1537, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[27]~9\, U3|Mod0|auto_generated|divider|remainder[27]~9, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[27]\, U3|\hndl_Projectile:ei[27], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[161]~1564\, U3|Mod0|auto_generated|divider|divider|StageOut[161]~1564, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\, U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[197]~1047\, U3|Mod0|auto_generated|divider|divider|StageOut[197]~1047, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[231]~1054\, U3|Mod0|auto_generated|divider|divider|StageOut[231]~1054, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[264]~1060\, U3|Mod0|auto_generated|divider|divider|StageOut[264]~1060, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[297]~1070\, U3|Mod0|auto_generated|divider|divider|StageOut[297]~1070, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16\, U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~16, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18\, U3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~18, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[358]~1602\, U3|Mod0|auto_generated|divider|divider|StageOut[358]~1602, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[424]~1622\, U3|Mod0|auto_generated|divider|divider|StageOut[424]~1622, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[457]~1131\, U3|Mod0|auto_generated|divider|divider|StageOut[457]~1131, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[490]~1147\, U3|Mod0|auto_generated|divider|divider|StageOut[490]~1147, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[556]~1672\, U3|Mod0|auto_generated|divider|divider|StageOut[556]~1672, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[589]~1687\, U3|Mod0|auto_generated|divider|divider|StageOut[589]~1687, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[622]~1702\, U3|Mod0|auto_generated|divider|divider|StageOut[622]~1702, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[688]~1736\, U3|Mod0|auto_generated|divider|divider|StageOut[688]~1736, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[721]~1755\, U3|Mod0|auto_generated|divider|divider|StageOut[721]~1755, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[754]~1774\, U3|Mod0|auto_generated|divider|divider|StageOut[754]~1774, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[787]~1331\, U3|Mod0|auto_generated|divider|divider|StageOut[787]~1331, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[853]~1839\, U3|Mod0|auto_generated|divider|divider|StageOut[853]~1839, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[919]~1887\, U3|Mod0|auto_generated|divider|divider|StageOut[919]~1887, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[952]~1912\, U3|Mod0|auto_generated|divider|divider|StageOut[952]~1912, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[985]~1499\, U3|Mod0|auto_generated|divider|divider|StageOut[985]~1499, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1018]~1538\, U3|Mod0|auto_generated|divider|divider|StageOut[1018]~1538, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[26]~10\, U3|Mod0|auto_generated|divider|remainder[26]~10, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[26]\, U3|\hndl_Projectile:ei[26], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[27]~73\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[27]~73, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[27]~74\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[27]~74, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[29]~56\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[29]~56, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[163]~1992\, U3|Mod0|auto_generated|divider|divider|StageOut[163]~1992, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[196]~1048\, U3|Mod0|auto_generated|divider|divider|StageOut[196]~1048, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[229]~1056\, U3|Mod0|auto_generated|divider|divider|StageOut[229]~1056, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[295]~1583\, U3|Mod0|auto_generated|divider|divider|StageOut[295]~1583, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[328]~1590\, U3|Mod0|auto_generated|divider|divider|StageOut[328]~1590, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[394]~1609\, U3|Mod0|auto_generated|divider|divider|StageOut[394]~1609, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[427]~1619\, U3|Mod0|auto_generated|divider|divider|StageOut[427]~1619, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[460]~1128\, U3|Mod0|auto_generated|divider|divider|StageOut[460]~1128, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[493]~1144\, U3|Mod0|auto_generated|divider|divider|StageOut[493]~1144, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[559]~1669\, U3|Mod0|auto_generated|divider|divider|StageOut[559]~1669, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[625]~1699\, U3|Mod0|auto_generated|divider|divider|StageOut[625]~1699, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[658]~1716\, U3|Mod0|auto_generated|divider|divider|StageOut[658]~1716, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[691]~1258\, U3|Mod0|auto_generated|divider|divider|StageOut[691]~1258, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[724]~1280\, U3|Mod0|auto_generated|divider|divider|StageOut[724]~1280, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[790]~1792\, U3|Mod0|auto_generated|divider|divider|StageOut[790]~1792, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[856]~1836\, U3|Mod0|auto_generated|divider|divider|StageOut[856]~1836, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[922]~1884\, U3|Mod0|auto_generated|divider|divider|StageOut[922]~1884, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[988]~1936\, U3|Mod0|auto_generated|divider|divider|StageOut[988]~1936, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1021]~1965\, U3|Mod0|auto_generated|divider|divider|StageOut[1021]~1965, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[29]~7\, U3|Mod0|auto_generated|divider|remainder[29]~7, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[29]\, U3|\hndl_Projectile:ei[29], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|_~4\, U3|Mod0|auto_generated|divider|my_abs_num|_~4, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|_~5\, U3|Mod0|auto_generated|divider|my_abs_num|_~5, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[30]~55\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[30]~55, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[132]~1037\, U3|Mod0|auto_generated|divider|divider|StageOut[132]~1037, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6\, U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~6, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[165]~1042\, U3|Mod0|auto_generated|divider|divider|StageOut[165]~1042, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[165]~1990\, U3|Mod0|auto_generated|divider|divider|StageOut[165]~1990, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\, U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\, U3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[198]~1046\, U3|Mod0|auto_generated|divider|divider|StageOut[198]~1046, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\, U3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[264]~1576\, U3|Mod0|auto_generated|divider|divider|StageOut[264]~1576, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[330]~1588\, U3|Mod0|auto_generated|divider|divider|StageOut[330]~1588, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[363]~1089\, U3|Mod0|auto_generated|divider|divider|StageOut[363]~1089, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~20\, U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~20, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[396]~1100\, U3|Mod0|auto_generated|divider|divider|StageOut[396]~1100, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24\, U3|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~24, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[462]~1630\, U3|Mod0|auto_generated|divider|divider|StageOut[462]~1630, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~28\, U3|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~28, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[525]~1657\, U3|Mod0|auto_generated|divider|divider|StageOut[525]~1657, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[558]~1670\, U3|Mod0|auto_generated|divider|divider|StageOut[558]~1670, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[624]~1700\, U3|Mod0|auto_generated|divider|divider|StageOut[624]~1700, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[657]~1717\, U3|Mod0|auto_generated|divider|divider|StageOut[657]~1717, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[723]~1753\, U3|Mod0|auto_generated|divider|divider|StageOut[723]~1753, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[789]~1793\, U3|Mod0|auto_generated|divider|divider|StageOut[789]~1793, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[822]~1814\, U3|Mod0|auto_generated|divider|divider|StageOut[822]~1814, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[888]~1860\, U3|Mod0|auto_generated|divider|divider|StageOut[888]~1860, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[921]~1437\, U3|Mod0|auto_generated|divider|divider|StageOut[921]~1437, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[954]~1467\, U3|Mod0|auto_generated|divider|divider|StageOut[954]~1467, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[987]~1497\, U3|Mod0|auto_generated|divider|divider|StageOut[987]~1497, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1020]~1536\, U3|Mod0|auto_generated|divider|divider|StageOut[1020]~1536, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[28]~8\, U3|Mod0|auto_generated|divider|remainder[28]~8, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[28]\, U3|\hndl_Projectile:ei[28], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|_~3\, U3|Mod0|auto_generated|divider|my_abs_num|_~3, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|my_abs_num|cs2a[30]~54\, U3|Mod0|auto_generated|divider|my_abs_num|cs2a[30]~54, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[132]~1036\, U3|Mod0|auto_generated|divider|divider|StageOut[132]~1036, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[198]~1565\, U3|Mod0|auto_generated|divider|divider|StageOut[198]~1565, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[231]~1569\, U3|Mod0|auto_generated|divider|divider|StageOut[231]~1569, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14\, U3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~14, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[297]~1581\, U3|Mod0|auto_generated|divider|divider|StageOut[297]~1581, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[363]~1597\, U3|Mod0|auto_generated|divider|divider|StageOut[363]~1597, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22\, U3|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~22, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[429]~1617\, U3|Mod0|auto_generated|divider|divider|StageOut[429]~1617, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26\, U3|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~26, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[495]~1641\, U3|Mod0|auto_generated|divider|divider|StageOut[495]~1641, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~30\, U3|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~30, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[528]~1158\, U3|Mod0|auto_generated|divider|divider|StageOut[528]~1158, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~32\, U3|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~32, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[561]~1176\, U3|Mod0|auto_generated|divider|divider|StageOut[561]~1176, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~34\, U3|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~34, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[594]~1194\, U3|Mod0|auto_generated|divider|divider|StageOut[594]~1194, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~36\, U3|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~36, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[660]~1714\, U3|Mod0|auto_generated|divider|divider|StageOut[660]~1714, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~40\, U3|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~40, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[693]~1256\, U3|Mod0|auto_generated|divider|divider|StageOut[693]~1256, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~42\, U3|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~42, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[759]~1769\, U3|Mod0|auto_generated|divider|divider|StageOut[759]~1769, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~46\, U3|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~46, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[792]~1326\, U3|Mod0|auto_generated|divider|divider|StageOut[792]~1326, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~48\, U3|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~48, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[825]~1352\, U3|Mod0|auto_generated|divider|divider|StageOut[825]~1352, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~50\, U3|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~50, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[891]~1857\, U3|Mod0|auto_generated|divider|divider|StageOut[891]~1857, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~54\, U3|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~54, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[924]~1434\, U3|Mod0|auto_generated|divider|divider|StageOut[924]~1434, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~56\, U3|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~56, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[957]~1464\, U3|Mod0|auto_generated|divider|divider|StageOut[957]~1464, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~58\, U3|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~58, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1023]~1963\, U3|Mod0|auto_generated|divider|divider|StageOut[1023]~1963, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[1023]~1533\, U3|Mod0|auto_generated|divider|divider|StageOut[1023]~1533, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|op_2~62\, U3|Mod0|auto_generated|divider|op_2~62, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[31]~5\, U3|Mod0|auto_generated|divider|remainder[31]~5, vga_top, 1
instance = comp, \U3|Add82~58\, U3|Add82~58, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[31]~0\, U3|\hndl_Projectile:ei[31]~0, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[31]\, U3|\hndl_Projectile:ei[31], vga_top, 1
instance = comp, \U3|Add80~62\, U3|Add80~62, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[0]~0\, U3|Mod0|auto_generated|divider|remainder[0]~0, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[0]\, U3|\hndl_Projectile:ei[0], vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|divider|StageOut[993]~1532\, U3|Mod0|auto_generated|divider|divider|StageOut[993]~1532, vga_top, 1
instance = comp, \U3|Mod0|auto_generated|divider|remainder[1]~4\, U3|Mod0|auto_generated|divider|remainder[1]~4, vga_top, 1
instance = comp, \U3|hndl_Projectile:ei[1]\, U3|\hndl_Projectile:ei[1], vga_top, 1
instance = comp, \U3|Decoder0~25\, U3|Decoder0~25, vga_top, 1
instance = comp, \U3|Decoder0~26\, U3|Decoder0~26, vga_top, 1
instance = comp, \U3|p_proj.hs1[16]\, U3|p_proj.hs1[16], vga_top, 1
instance = comp, \U3|p_proj.x[16][0]\, U3|p_proj.x[16][0], vga_top, 1
instance = comp, \U3|p_proj.x[16][1]~1666\, U3|p_proj.x[16][1]~1666, vga_top, 1
instance = comp, \U3|p_proj.x[16][1]\, U3|p_proj.x[16][1], vga_top, 1
instance = comp, \U3|p_proj.x[16][2]~1668\, U3|p_proj.x[16][2]~1668, vga_top, 1
instance = comp, \U3|Add83~0\, U3|Add83~0, vga_top, 1
instance = comp, \U3|p_proj.x[16][2]\, U3|p_proj.x[16][2], vga_top, 1
instance = comp, \U3|p_proj.x[16][3]~1670\, U3|p_proj.x[16][3]~1670, vga_top, 1
instance = comp, \U3|Add83~2\, U3|Add83~2, vga_top, 1
instance = comp, \U3|p_proj.x[16][3]\, U3|p_proj.x[16][3], vga_top, 1
instance = comp, \U3|p_proj.x[16][4]~1672\, U3|p_proj.x[16][4]~1672, vga_top, 1
instance = comp, \U3|Add83~4\, U3|Add83~4, vga_top, 1
instance = comp, \U3|p_proj.x[16][4]\, U3|p_proj.x[16][4], vga_top, 1
instance = comp, \U3|p_proj.x[16][5]~1674\, U3|p_proj.x[16][5]~1674, vga_top, 1
instance = comp, \U3|Add83~6\, U3|Add83~6, vga_top, 1
instance = comp, \U3|p_proj.x[16][5]\, U3|p_proj.x[16][5], vga_top, 1
instance = comp, \U3|p_proj.x[16][6]~1676\, U3|p_proj.x[16][6]~1676, vga_top, 1
instance = comp, \U3|Add83~8\, U3|Add83~8, vga_top, 1
instance = comp, \U3|p_proj.x[16][6]\, U3|p_proj.x[16][6], vga_top, 1
instance = comp, \U3|p_proj.x[16][7]~1678\, U3|p_proj.x[16][7]~1678, vga_top, 1
instance = comp, \U3|Add83~10\, U3|Add83~10, vga_top, 1
instance = comp, \U3|p_proj.x[16][7]\, U3|p_proj.x[16][7], vga_top, 1
instance = comp, \U3|p_proj.x[16][8]~1680\, U3|p_proj.x[16][8]~1680, vga_top, 1
instance = comp, \U3|Add83~12\, U3|Add83~12, vga_top, 1
instance = comp, \U3|p_proj.x[16][8]\, U3|p_proj.x[16][8], vga_top, 1
instance = comp, \U3|p_proj.x[16][9]~1682\, U3|p_proj.x[16][9]~1682, vga_top, 1
instance = comp, \U3|Add83~14\, U3|Add83~14, vga_top, 1
instance = comp, \U3|p_proj.x[16][9]\, U3|p_proj.x[16][9], vga_top, 1
instance = comp, \U3|p_proj.x[16][10]~1684\, U3|p_proj.x[16][10]~1684, vga_top, 1
instance = comp, \U3|Add83~16\, U3|Add83~16, vga_top, 1
instance = comp, \U3|p_proj.x[16][10]\, U3|p_proj.x[16][10], vga_top, 1
instance = comp, \U3|p_proj.x[16][11]~1686\, U3|p_proj.x[16][11]~1686, vga_top, 1
instance = comp, \U3|Add83~18\, U3|Add83~18, vga_top, 1
instance = comp, \U3|p_proj.x[16][11]\, U3|p_proj.x[16][11], vga_top, 1
instance = comp, \U3|p_proj.x[16][12]~1688\, U3|p_proj.x[16][12]~1688, vga_top, 1
instance = comp, \U3|Add83~20\, U3|Add83~20, vga_top, 1
instance = comp, \U3|p_proj.x[16][12]\, U3|p_proj.x[16][12], vga_top, 1
instance = comp, \U3|p_proj.x[16][13]~1690\, U3|p_proj.x[16][13]~1690, vga_top, 1
instance = comp, \U3|Add83~22\, U3|Add83~22, vga_top, 1
instance = comp, \U3|p_proj.x[16][13]\, U3|p_proj.x[16][13], vga_top, 1
instance = comp, \U3|p_proj.x[16][14]~1692\, U3|p_proj.x[16][14]~1692, vga_top, 1
instance = comp, \U3|Add83~24\, U3|Add83~24, vga_top, 1
instance = comp, \U3|p_proj.x[16][14]\, U3|p_proj.x[16][14], vga_top, 1
instance = comp, \U3|p_proj.x[16][15]~1694\, U3|p_proj.x[16][15]~1694, vga_top, 1
instance = comp, \U3|Add83~26\, U3|Add83~26, vga_top, 1
instance = comp, \U3|p_proj.x[16][15]\, U3|p_proj.x[16][15], vga_top, 1
instance = comp, \U3|p_proj.x[16][16]~1696\, U3|p_proj.x[16][16]~1696, vga_top, 1
instance = comp, \U3|Add83~28\, U3|Add83~28, vga_top, 1
instance = comp, \U3|p_proj.x[16][16]\, U3|p_proj.x[16][16], vga_top, 1
instance = comp, \U3|p_proj.x[16][17]~1698\, U3|p_proj.x[16][17]~1698, vga_top, 1
instance = comp, \U3|Add83~30\, U3|Add83~30, vga_top, 1
instance = comp, \U3|p_proj.x[16][17]\, U3|p_proj.x[16][17], vga_top, 1
instance = comp, \U3|p_proj.x[16][18]~1700\, U3|p_proj.x[16][18]~1700, vga_top, 1
instance = comp, \U3|Add83~32\, U3|Add83~32, vga_top, 1
instance = comp, \U3|p_proj.x[16][18]\, U3|p_proj.x[16][18], vga_top, 1
instance = comp, \U3|p_proj.x[16][19]~1702\, U3|p_proj.x[16][19]~1702, vga_top, 1
instance = comp, \U3|Add83~34\, U3|Add83~34, vga_top, 1
instance = comp, \U3|p_proj.x[16][19]\, U3|p_proj.x[16][19], vga_top, 1
instance = comp, \U3|p_proj.x[16][20]~1704\, U3|p_proj.x[16][20]~1704, vga_top, 1
instance = comp, \U3|Add83~36\, U3|Add83~36, vga_top, 1
instance = comp, \U3|p_proj.x[16][20]\, U3|p_proj.x[16][20], vga_top, 1
instance = comp, \U3|p_proj.x[16][21]~1706\, U3|p_proj.x[16][21]~1706, vga_top, 1
instance = comp, \U3|Add83~38\, U3|Add83~38, vga_top, 1
instance = comp, \U3|p_proj.x[16][21]\, U3|p_proj.x[16][21], vga_top, 1
instance = comp, \U3|p_proj.x[16][22]~1708\, U3|p_proj.x[16][22]~1708, vga_top, 1
instance = comp, \U3|Add83~40\, U3|Add83~40, vga_top, 1
instance = comp, \U3|p_proj.x[16][22]\, U3|p_proj.x[16][22], vga_top, 1
instance = comp, \U3|p_proj.x[16][23]~1710\, U3|p_proj.x[16][23]~1710, vga_top, 1
instance = comp, \U3|Add83~42\, U3|Add83~42, vga_top, 1
instance = comp, \U3|p_proj.x[16][23]\, U3|p_proj.x[16][23], vga_top, 1
instance = comp, \U3|p_proj.x[16][24]~1712\, U3|p_proj.x[16][24]~1712, vga_top, 1
instance = comp, \U3|Add83~44\, U3|Add83~44, vga_top, 1
instance = comp, \U3|p_proj.x[16][24]\, U3|p_proj.x[16][24], vga_top, 1
instance = comp, \U3|p_proj.x[16][25]~1714\, U3|p_proj.x[16][25]~1714, vga_top, 1
instance = comp, \U3|Add83~46\, U3|Add83~46, vga_top, 1
instance = comp, \U3|p_proj.x[16][25]\, U3|p_proj.x[16][25], vga_top, 1
instance = comp, \U3|p_proj.x[16][26]~1716\, U3|p_proj.x[16][26]~1716, vga_top, 1
instance = comp, \U3|Add83~48\, U3|Add83~48, vga_top, 1
instance = comp, \U3|p_proj.x[16][26]\, U3|p_proj.x[16][26], vga_top, 1
instance = comp, \U3|p_proj.x[16][27]~1718\, U3|p_proj.x[16][27]~1718, vga_top, 1
instance = comp, \U3|Add83~50\, U3|Add83~50, vga_top, 1
instance = comp, \U3|p_proj.x[16][27]\, U3|p_proj.x[16][27], vga_top, 1
instance = comp, \U3|p_proj.x[16][28]~1720\, U3|p_proj.x[16][28]~1720, vga_top, 1
instance = comp, \U3|Add83~52\, U3|Add83~52, vga_top, 1
instance = comp, \U3|p_proj.x[16][28]\, U3|p_proj.x[16][28], vga_top, 1
instance = comp, \U3|p_proj.x[16][29]~1722\, U3|p_proj.x[16][29]~1722, vga_top, 1
instance = comp, \U3|Add83~54\, U3|Add83~54, vga_top, 1
instance = comp, \U3|p_proj.x[16][29]\, U3|p_proj.x[16][29], vga_top, 1
instance = comp, \U3|p_proj.x[16][30]~1724\, U3|p_proj.x[16][30]~1724, vga_top, 1
instance = comp, \U3|Add83~56\, U3|Add83~56, vga_top, 1
instance = comp, \U3|p_proj.x[16][30]\, U3|p_proj.x[16][30], vga_top, 1
instance = comp, \U3|p_proj.x[16][31]~1726\, U3|p_proj.x[16][31]~1726, vga_top, 1
instance = comp, \U3|Add83~58\, U3|Add83~58, vga_top, 1
instance = comp, \U3|p_proj.x[16][31]\, U3|p_proj.x[16][31], vga_top, 1
instance = comp, \U3|LessThan98~25\, U3|LessThan98~25, vga_top, 1
instance = comp, \U3|LessThan98~22\, U3|LessThan98~22, vga_top, 1
instance = comp, \U3|LessThan98~21\, U3|LessThan98~21, vga_top, 1
instance = comp, \U3|LessThan98~23\, U3|LessThan98~23, vga_top, 1
instance = comp, \U2|column[9]\, U2|column[9], vga_top, 1
instance = comp, \U2|column[8]\, U2|column[8], vga_top, 1
instance = comp, \U2|column[7]\, U2|column[7], vga_top, 1
instance = comp, \U2|column[6]\, U2|column[6], vga_top, 1
instance = comp, \U2|column[5]\, U2|column[5], vga_top, 1
instance = comp, \U2|column[4]\, U2|column[4], vga_top, 1
instance = comp, \U2|column[3]\, U2|column[3], vga_top, 1
instance = comp, \U2|column[2]\, U2|column[2], vga_top, 1
instance = comp, \U2|column[1]\, U2|column[1], vga_top, 1
instance = comp, \U2|column[0]\, U2|column[0], vga_top, 1
instance = comp, \U3|LessThan98~1\, U3|LessThan98~1, vga_top, 1
instance = comp, \U3|LessThan98~3\, U3|LessThan98~3, vga_top, 1
instance = comp, \U3|LessThan98~5\, U3|LessThan98~5, vga_top, 1
instance = comp, \U3|LessThan98~7\, U3|LessThan98~7, vga_top, 1
instance = comp, \U3|LessThan98~9\, U3|LessThan98~9, vga_top, 1
instance = comp, \U3|LessThan98~11\, U3|LessThan98~11, vga_top, 1
instance = comp, \U3|LessThan98~13\, U3|LessThan98~13, vga_top, 1
instance = comp, \U3|LessThan98~15\, U3|LessThan98~15, vga_top, 1
instance = comp, \U3|LessThan98~17\, U3|LessThan98~17, vga_top, 1
instance = comp, \U3|LessThan98~18\, U3|LessThan98~18, vga_top, 1
instance = comp, \U3|LessThan98~20\, U3|LessThan98~20, vga_top, 1
instance = comp, \U3|LessThan98~24\, U3|LessThan98~24, vga_top, 1
instance = comp, \U3|LessThan98~26\, U3|LessThan98~26, vga_top, 1
instance = comp, \U2|LessThan7~0\, U2|LessThan7~0, vga_top, 1
instance = comp, \U2|row[4]\, U2|row[4], vga_top, 1
instance = comp, \U3|Add75~44\, U3|Add75~44, vga_top, 1
instance = comp, \U3|Add75~46\, U3|Add75~46, vga_top, 1
instance = comp, \U3|Add75~66\, U3|Add75~66, vga_top, 1
instance = comp, \U3|U0|U0|memory[2][6]~feeder\, U3|U0|U0|memory[2][6]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|Decoder0~3\, U3|U0|U0|Decoder0~3, vga_top, 1
instance = comp, \U3|U0|U0|memory[2][6]\, U3|U0|U0|memory[2][6], vga_top, 1
instance = comp, \U3|data_y_magnitude[6]\, U3|data_y_magnitude[6], vga_top, 1
instance = comp, \U3|U0|U0|memory[2][7]~feeder\, U3|U0|U0|memory[2][7]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[2][7]\, U3|U0|U0|memory[2][7], vga_top, 1
instance = comp, \U3|data_y_magnitude[7]\, U3|data_y_magnitude[7], vga_top, 1
instance = comp, \U3|U0|U0|memory[2][4]~feeder\, U3|U0|U0|memory[2][4]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[2][4]\, U3|U0|U0|memory[2][4], vga_top, 1
instance = comp, \U3|data_y_magnitude[4]\, U3|data_y_magnitude[4], vga_top, 1
instance = comp, \U3|U0|U0|memory[2][5]~feeder\, U3|U0|U0|memory[2][5]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[2][5]\, U3|U0|U0|memory[2][5], vga_top, 1
instance = comp, \U3|data_y_magnitude[5]\, U3|data_y_magnitude[5], vga_top, 1
instance = comp, \U3|clock_y~0\, U3|clock_y~0, vga_top, 1
instance = comp, \U3|clock_y~1\, U3|clock_y~1, vga_top, 1
instance = comp, \U3|countY[23]\, U3|countY[23], vga_top, 1
instance = comp, \U3|Add75~48\, U3|Add75~48, vga_top, 1
instance = comp, \U3|Add75~67\, U3|Add75~67, vga_top, 1
instance = comp, \U3|countY[24]\, U3|countY[24], vga_top, 1
instance = comp, \U3|Add75~50\, U3|Add75~50, vga_top, 1
instance = comp, \U3|Add75~68\, U3|Add75~68, vga_top, 1
instance = comp, \U3|countY[25]\, U3|countY[25], vga_top, 1
instance = comp, \U3|Add75~52\, U3|Add75~52, vga_top, 1
instance = comp, \U3|Add75~69\, U3|Add75~69, vga_top, 1
instance = comp, \U3|countY[26]\, U3|countY[26], vga_top, 1
instance = comp, \U3|Add75~54\, U3|Add75~54, vga_top, 1
instance = comp, \U3|Add75~70\, U3|Add75~70, vga_top, 1
instance = comp, \U3|countY[27]\, U3|countY[27], vga_top, 1
instance = comp, \U3|Add75~56\, U3|Add75~56, vga_top, 1
instance = comp, \U3|Add75~71\, U3|Add75~71, vga_top, 1
instance = comp, \U3|countY[28]\, U3|countY[28], vga_top, 1
instance = comp, \U3|Add75~58\, U3|Add75~58, vga_top, 1
instance = comp, \U3|Add75~72\, U3|Add75~72, vga_top, 1
instance = comp, \U3|countY[29]\, U3|countY[29], vga_top, 1
instance = comp, \U3|Add75~60\, U3|Add75~60, vga_top, 1
instance = comp, \U3|Add75~73\, U3|Add75~73, vga_top, 1
instance = comp, \U3|countY[30]\, U3|countY[30], vga_top, 1
instance = comp, \U3|Add75~62\, U3|Add75~62, vga_top, 1
instance = comp, \U3|Add75~64\, U3|Add75~64, vga_top, 1
instance = comp, \U3|countY[31]\, U3|countY[31], vga_top, 1
instance = comp, \U3|Add75~0\, U3|Add75~0, vga_top, 1
instance = comp, \U3|Add75~95\, U3|Add75~95, vga_top, 1
instance = comp, \U3|countY[0]\, U3|countY[0], vga_top, 1
instance = comp, \U3|Add75~2\, U3|Add75~2, vga_top, 1
instance = comp, \U3|Add75~92\, U3|Add75~92, vga_top, 1
instance = comp, \U3|countY[1]\, U3|countY[1], vga_top, 1
instance = comp, \U3|Add75~4\, U3|Add75~4, vga_top, 1
instance = comp, \U3|Add75~93\, U3|Add75~93, vga_top, 1
instance = comp, \U3|countY[2]\, U3|countY[2], vga_top, 1
instance = comp, \U3|Add75~6\, U3|Add75~6, vga_top, 1
instance = comp, \U3|Add75~94\, U3|Add75~94, vga_top, 1
instance = comp, \U3|countY[3]\, U3|countY[3], vga_top, 1
instance = comp, \U3|Add75~8\, U3|Add75~8, vga_top, 1
instance = comp, \U3|Add75~91\, U3|Add75~91, vga_top, 1
instance = comp, \U3|countY[4]\, U3|countY[4], vga_top, 1
instance = comp, \U3|Add75~10\, U3|Add75~10, vga_top, 1
instance = comp, \U3|Add75~90\, U3|Add75~90, vga_top, 1
instance = comp, \U3|countY[5]\, U3|countY[5], vga_top, 1
instance = comp, \U3|Add75~12\, U3|Add75~12, vga_top, 1
instance = comp, \U3|Add75~89\, U3|Add75~89, vga_top, 1
instance = comp, \U3|countY[6]\, U3|countY[6], vga_top, 1
instance = comp, \U3|Add75~14\, U3|Add75~14, vga_top, 1
instance = comp, \U3|Add75~88\, U3|Add75~88, vga_top, 1
instance = comp, \U3|countY[7]\, U3|countY[7], vga_top, 1
instance = comp, \U3|Add75~16\, U3|Add75~16, vga_top, 1
instance = comp, \U3|Add75~87\, U3|Add75~87, vga_top, 1
instance = comp, \U3|countY[8]\, U3|countY[8], vga_top, 1
instance = comp, \U3|Add75~18\, U3|Add75~18, vga_top, 1
instance = comp, \U3|Add75~86\, U3|Add75~86, vga_top, 1
instance = comp, \U3|countY[9]\, U3|countY[9], vga_top, 1
instance = comp, \U3|Add75~20\, U3|Add75~20, vga_top, 1
instance = comp, \U3|Add75~85\, U3|Add75~85, vga_top, 1
instance = comp, \U3|countY[10]\, U3|countY[10], vga_top, 1
instance = comp, \U3|Add75~22\, U3|Add75~22, vga_top, 1
instance = comp, \U3|Add75~84\, U3|Add75~84, vga_top, 1
instance = comp, \U3|countY[11]\, U3|countY[11], vga_top, 1
instance = comp, \U3|Add75~24\, U3|Add75~24, vga_top, 1
instance = comp, \U3|Add75~83\, U3|Add75~83, vga_top, 1
instance = comp, \U3|countY[12]\, U3|countY[12], vga_top, 1
instance = comp, \U3|Add75~26\, U3|Add75~26, vga_top, 1
instance = comp, \U3|Add75~82\, U3|Add75~82, vga_top, 1
instance = comp, \U3|countY[13]\, U3|countY[13], vga_top, 1
instance = comp, \U3|Add75~28\, U3|Add75~28, vga_top, 1
instance = comp, \U3|Add75~81\, U3|Add75~81, vga_top, 1
instance = comp, \U3|countY[14]\, U3|countY[14], vga_top, 1
instance = comp, \U3|Add75~30\, U3|Add75~30, vga_top, 1
instance = comp, \U3|Add75~80\, U3|Add75~80, vga_top, 1
instance = comp, \U3|countY[15]\, U3|countY[15], vga_top, 1
instance = comp, \U3|Add75~32\, U3|Add75~32, vga_top, 1
instance = comp, \U3|Add75~79\, U3|Add75~79, vga_top, 1
instance = comp, \U3|countY[16]\, U3|countY[16], vga_top, 1
instance = comp, \U3|Add75~34\, U3|Add75~34, vga_top, 1
instance = comp, \U3|Add75~78\, U3|Add75~78, vga_top, 1
instance = comp, \U3|countY[17]\, U3|countY[17], vga_top, 1
instance = comp, \U3|Add75~36\, U3|Add75~36, vga_top, 1
instance = comp, \U3|Add75~77\, U3|Add75~77, vga_top, 1
instance = comp, \U3|countY[18]\, U3|countY[18], vga_top, 1
instance = comp, \U3|Add75~38\, U3|Add75~38, vga_top, 1
instance = comp, \U3|Add75~76\, U3|Add75~76, vga_top, 1
instance = comp, \U3|countY[19]\, U3|countY[19], vga_top, 1
instance = comp, \U3|Add75~40\, U3|Add75~40, vga_top, 1
instance = comp, \U3|Add75~75\, U3|Add75~75, vga_top, 1
instance = comp, \U3|countY[20]\, U3|countY[20], vga_top, 1
instance = comp, \U3|Add75~42\, U3|Add75~42, vga_top, 1
instance = comp, \U3|Add75~74\, U3|Add75~74, vga_top, 1
instance = comp, \U3|countY[21]\, U3|countY[21], vga_top, 1
instance = comp, \U3|Add75~65\, U3|Add75~65, vga_top, 1
instance = comp, \U3|countY[22]\, U3|countY[22], vga_top, 1
instance = comp, \U3|LessThan107~0\, U3|LessThan107~0, vga_top, 1
instance = comp, \U3|LessThan107~1\, U3|LessThan107~1, vga_top, 1
instance = comp, \U3|U0|U0|memory[3][3]~0\, U3|U0|U0|memory[3][3]~0, vga_top, 1
instance = comp, \U3|U0|U0|memory[3][3]\, U3|U0|U0|memory[3][3], vga_top, 1
instance = comp, \U3|U0|U0|memory[2][0]~feeder\, U3|U0|U0|memory[2][0]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[2][0]\, U3|U0|U0|memory[2][0], vga_top, 1
instance = comp, \U3|data_y_magnitude[0]~feeder\, U3|data_y_magnitude[0]~feeder, vga_top, 1
instance = comp, \U3|data_y_magnitude[0]\, U3|data_y_magnitude[0], vga_top, 1
instance = comp, \U3|Equal39~0\, U3|Equal39~0, vga_top, 1
instance = comp, \U3|U0|U0|memory[2][2]~feeder\, U3|U0|U0|memory[2][2]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[2][2]\, U3|U0|U0|memory[2][2], vga_top, 1
instance = comp, \U3|data_y_magnitude[2]\, U3|data_y_magnitude[2], vga_top, 1
instance = comp, \U3|U0|U0|memory[2][1]~feeder\, U3|U0|U0|memory[2][1]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[2][1]\, U3|U0|U0|memory[2][1], vga_top, 1
instance = comp, \U3|data_y_magnitude[1]\, U3|data_y_magnitude[1], vga_top, 1
instance = comp, \U3|Equal39~2\, U3|Equal39~2, vga_top, 1
instance = comp, \U3|U0|U0|memory[2][3]~feeder\, U3|U0|U0|memory[2][3]~feeder, vga_top, 1
instance = comp, \U3|U0|U0|memory[2][3]\, U3|U0|U0|memory[2][3], vga_top, 1
instance = comp, \U3|data_y_magnitude[3]\, U3|data_y_magnitude[3], vga_top, 1
instance = comp, \U3|Equal39~1\, U3|Equal39~1, vga_top, 1
instance = comp, \U3|Equal39~3\, U3|Equal39~3, vga_top, 1
instance = comp, \U3|clockDivY~2\, U3|clockDivY~2, vga_top, 1
instance = comp, \U3|clockDivY~1\, U3|clockDivY~1, vga_top, 1
instance = comp, \U3|clockDivY~0\, U3|clockDivY~0, vga_top, 1
instance = comp, \U3|clockDivY~3\, U3|clockDivY~3, vga_top, 1
instance = comp, \U3|Mult1|mult_core|_~0\, U3|Mult1|mult_core|_~0, vga_top, 1
instance = comp, \U3|Mult1|mult_core|_~1\, U3|Mult1|mult_core|_~1, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[1][16]\, U3|Mult1|mult_core|romout[1][16], vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[1][15]\, U3|Mult1|mult_core|romout[1][15], vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[1][14]~0\, U3|Mult1|mult_core|romout[1][14]~0, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[1][13]~1\, U3|Mult1|mult_core|romout[1][13]~1, vga_top, 1
instance = comp, \U3|clockDivY~4\, U3|clockDivY~4, vga_top, 1
instance = comp, \U3|clockDivY~5\, U3|clockDivY~5, vga_top, 1
instance = comp, \U3|clockDivY~6\, U3|clockDivY~6, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[0][17]\, U3|Mult1|mult_core|romout[0][17], vga_top, 1
instance = comp, \U3|clockDivY~7\, U3|clockDivY~7, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[0][16]~3\, U3|Mult1|mult_core|romout[0][16]~3, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[1][12]~2\, U3|Mult1|mult_core|romout[1][12]~2, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[0][15]~5\, U3|Mult1|mult_core|romout[0][15]~5, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[1][11]~4\, U3|Mult1|mult_core|romout[1][11]~4, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[1][10]~6\, U3|Mult1|mult_core|romout[1][10]~6, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[0][14]~7\, U3|Mult1|mult_core|romout[0][14]~7, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[0][13]~9\, U3|Mult1|mult_core|romout[0][13]~9, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[1][9]~8\, U3|Mult1|mult_core|romout[1][9]~8, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[0][12]~10\, U3|Mult1|mult_core|romout[0][12]~10, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[0][11]~11\, U3|Mult1|mult_core|romout[0][11]~11, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[0][10]~12\, U3|Mult1|mult_core|romout[0][10]~12, vga_top, 1
instance = comp, \U3|Mult1|mult_core|romout[0][9]~13\, U3|Mult1|mult_core|romout[0][9]~13, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24, vga_top, 1
instance = comp, \U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26\, U3|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26, vga_top, 1
instance = comp, \U3|LessThan107~2\, U3|LessThan107~2, vga_top, 1
instance = comp, \U3|LessThan107~4\, U3|LessThan107~4, vga_top, 1
instance = comp, \U3|LessThan107~6\, U3|LessThan107~6, vga_top, 1
instance = comp, \U3|LessThan107~8\, U3|LessThan107~8, vga_top, 1
instance = comp, \U3|LessThan107~10\, U3|LessThan107~10, vga_top, 1
instance = comp, \U3|LessThan107~12\, U3|LessThan107~12, vga_top, 1
instance = comp, \U3|LessThan107~14\, U3|LessThan107~14, vga_top, 1
instance = comp, \U3|LessThan107~16\, U3|LessThan107~16, vga_top, 1
instance = comp, \U3|LessThan107~18\, U3|LessThan107~18, vga_top, 1
instance = comp, \U3|LessThan107~20\, U3|LessThan107~20, vga_top, 1
instance = comp, \U3|LessThan107~22\, U3|LessThan107~22, vga_top, 1
instance = comp, \U3|LessThan107~24\, U3|LessThan107~24, vga_top, 1
instance = comp, \U3|LessThan107~26\, U3|LessThan107~26, vga_top, 1
instance = comp, \U3|LessThan107~28\, U3|LessThan107~28, vga_top, 1
instance = comp, \U3|LessThan107~30\, U3|LessThan107~30, vga_top, 1
instance = comp, \U3|LessThan107~32\, U3|LessThan107~32, vga_top, 1
instance = comp, \U3|LessThan107~34\, U3|LessThan107~34, vga_top, 1
instance = comp, \U3|LessThan107~36\, U3|LessThan107~36, vga_top, 1
instance = comp, \U3|LessThan107~38\, U3|LessThan107~38, vga_top, 1
instance = comp, \U3|LessThan107~39\, U3|LessThan107~39, vga_top, 1
instance = comp, \U3|LessThan107~41\, U3|LessThan107~41, vga_top, 1
instance = comp, \U3|clock_y~2\, U3|clock_y~2, vga_top, 1
instance = comp, \U3|clock_y~feeder\, U3|clock_y~feeder, vga_top, 1
instance = comp, \U3|clock_y\, U3|clock_y, vga_top, 1
instance = comp, \U3|clock_y~clkctrl\, U3|clock_y~clkctrl, vga_top, 1
instance = comp, \U3|Add94~8\, U3|Add94~8, vga_top, 1
instance = comp, \U3|Add94~10\, U3|Add94~10, vga_top, 1
instance = comp, \U3|Add94~12\, U3|Add94~12, vga_top, 1
instance = comp, \U3|Add78~10\, U3|Add78~10, vga_top, 1
instance = comp, \U3|Add78~12\, U3|Add78~12, vga_top, 1
instance = comp, \U3|ship~22\, U3|ship~22, vga_top, 1
instance = comp, \U3|ship.y[6]\, U3|ship.y[6], vga_top, 1
instance = comp, \U3|Add94~14\, U3|Add94~14, vga_top, 1
instance = comp, \U3|Add78~14\, U3|Add78~14, vga_top, 1
instance = comp, \U3|ship~21\, U3|ship~21, vga_top, 1
instance = comp, \U3|ship.y[7]\, U3|ship.y[7], vga_top, 1
instance = comp, \U3|Add94~16\, U3|Add94~16, vga_top, 1
instance = comp, \U3|Add78~16\, U3|Add78~16, vga_top, 1
instance = comp, \U3|ship~20\, U3|ship~20, vga_top, 1
instance = comp, \U3|ship.y[8]\, U3|ship.y[8], vga_top, 1
instance = comp, \U3|Equal43~0\, U3|Equal43~0, vga_top, 1
instance = comp, \U3|Equal43~1\, U3|Equal43~1, vga_top, 1
instance = comp, \U3|Add78~18\, U3|Add78~18, vga_top, 1
instance = comp, \U3|Add94~18\, U3|Add94~18, vga_top, 1
instance = comp, \U3|ship~19\, U3|ship~19, vga_top, 1
instance = comp, \U3|ship.y[9]\, U3|ship.y[9], vga_top, 1
instance = comp, \U3|Add94~20\, U3|Add94~20, vga_top, 1
instance = comp, \U3|Add78~20\, U3|Add78~20, vga_top, 1
instance = comp, \U3|ship~18\, U3|ship~18, vga_top, 1
instance = comp, \U3|ship.y[10]\, U3|ship.y[10], vga_top, 1
instance = comp, \U3|Add94~22\, U3|Add94~22, vga_top, 1
instance = comp, \U3|Add78~22\, U3|Add78~22, vga_top, 1
instance = comp, \U3|ship~17\, U3|ship~17, vga_top, 1
instance = comp, \U3|ship.y[11]\, U3|ship.y[11], vga_top, 1
instance = comp, \U3|Add78~24\, U3|Add78~24, vga_top, 1
instance = comp, \U3|Add94~24\, U3|Add94~24, vga_top, 1
instance = comp, \U3|ship~16\, U3|ship~16, vga_top, 1
instance = comp, \U3|ship.y[12]\, U3|ship.y[12], vga_top, 1
instance = comp, \U3|Add78~26\, U3|Add78~26, vga_top, 1
instance = comp, \U3|Add94~26\, U3|Add94~26, vga_top, 1
instance = comp, \U3|ship~15\, U3|ship~15, vga_top, 1
instance = comp, \U3|ship.y[13]\, U3|ship.y[13], vga_top, 1
instance = comp, \U3|Add78~28\, U3|Add78~28, vga_top, 1
instance = comp, \U3|Add94~28\, U3|Add94~28, vga_top, 1
instance = comp, \U3|ship~14\, U3|ship~14, vga_top, 1
instance = comp, \U3|ship.y[14]\, U3|ship.y[14], vga_top, 1
instance = comp, \U3|Add94~30\, U3|Add94~30, vga_top, 1
instance = comp, \U3|Add78~30\, U3|Add78~30, vga_top, 1
instance = comp, \U3|ship~13\, U3|ship~13, vga_top, 1
instance = comp, \U3|ship.y[15]\, U3|ship.y[15], vga_top, 1
instance = comp, \U3|Equal43~2\, U3|Equal43~2, vga_top, 1
instance = comp, \U3|Equal43~3\, U3|Equal43~3, vga_top, 1
instance = comp, \U3|ship~0\, U3|ship~0, vga_top, 1
instance = comp, \U3|Add94~0\, U3|Add94~0, vga_top, 1
instance = comp, \U3|Add78~32\, U3|Add78~32, vga_top, 1
instance = comp, \U3|Add94~32\, U3|Add94~32, vga_top, 1
instance = comp, \U3|ship~12\, U3|ship~12, vga_top, 1
instance = comp, \U3|ship.y[16]\, U3|ship.y[16], vga_top, 1
instance = comp, \U3|Add78~34\, U3|Add78~34, vga_top, 1
instance = comp, \U3|Add94~34\, U3|Add94~34, vga_top, 1
instance = comp, \U3|ship~11\, U3|ship~11, vga_top, 1
instance = comp, \U3|ship.y[17]\, U3|ship.y[17], vga_top, 1
instance = comp, \U3|Add78~36\, U3|Add78~36, vga_top, 1
instance = comp, \U3|Add94~36\, U3|Add94~36, vga_top, 1
instance = comp, \U3|ship~10\, U3|ship~10, vga_top, 1
instance = comp, \U3|ship.y[18]\, U3|ship.y[18], vga_top, 1
instance = comp, \U3|Add94~38\, U3|Add94~38, vga_top, 1
instance = comp, \U3|Add78~38\, U3|Add78~38, vga_top, 1
instance = comp, \U3|ship~9\, U3|ship~9, vga_top, 1
instance = comp, \U3|ship.y[19]\, U3|ship.y[19], vga_top, 1
instance = comp, \U3|Equal43~7\, U3|Equal43~7, vga_top, 1
instance = comp, \U3|Add78~40\, U3|Add78~40, vga_top, 1
instance = comp, \U3|Add94~40\, U3|Add94~40, vga_top, 1
instance = comp, \U3|ship~8\, U3|ship~8, vga_top, 1
instance = comp, \U3|ship.y[20]\, U3|ship.y[20], vga_top, 1
instance = comp, \U3|Add78~42\, U3|Add78~42, vga_top, 1
instance = comp, \U3|Add94~42\, U3|Add94~42, vga_top, 1
instance = comp, \U3|ship~7\, U3|ship~7, vga_top, 1
instance = comp, \U3|ship.y[21]\, U3|ship.y[21], vga_top, 1
instance = comp, \U3|Add78~44\, U3|Add78~44, vga_top, 1
instance = comp, \U3|Add94~44\, U3|Add94~44, vga_top, 1
instance = comp, \U3|ship~28\, U3|ship~28, vga_top, 1
instance = comp, \U3|ship.y[22]\, U3|ship.y[22], vga_top, 1
instance = comp, \U3|Add94~46\, U3|Add94~46, vga_top, 1
instance = comp, \U3|Add78~46\, U3|Add78~46, vga_top, 1
instance = comp, \U3|ship~29\, U3|ship~29, vga_top, 1
instance = comp, \U3|ship.y[23]\, U3|ship.y[23], vga_top, 1
instance = comp, \U3|Equal43~6\, U3|Equal43~6, vga_top, 1
instance = comp, \U3|Add94~48\, U3|Add94~48, vga_top, 1
instance = comp, \U3|Add78~48\, U3|Add78~48, vga_top, 1
instance = comp, \U3|ship~30\, U3|ship~30, vga_top, 1
instance = comp, \U3|ship.y[24]\, U3|ship.y[24], vga_top, 1
instance = comp, \U3|Add94~50\, U3|Add94~50, vga_top, 1
instance = comp, \U3|Add78~50\, U3|Add78~50, vga_top, 1
instance = comp, \U3|ship~35\, U3|ship~35, vga_top, 1
instance = comp, \U3|ship.y[25]\, U3|ship.y[25], vga_top, 1
instance = comp, \U3|Add78~52\, U3|Add78~52, vga_top, 1
instance = comp, \U3|Add94~52\, U3|Add94~52, vga_top, 1
instance = comp, \U3|ship~34\, U3|ship~34, vga_top, 1
instance = comp, \U3|ship.y[26]\, U3|ship.y[26], vga_top, 1
instance = comp, \U3|Add78~54\, U3|Add78~54, vga_top, 1
instance = comp, \U3|Add94~54\, U3|Add94~54, vga_top, 1
instance = comp, \U3|ship~33\, U3|ship~33, vga_top, 1
instance = comp, \U3|ship.y[27]\, U3|ship.y[27], vga_top, 1
instance = comp, \U3|Equal43~5\, U3|Equal43~5, vga_top, 1
instance = comp, \U3|Add94~56\, U3|Add94~56, vga_top, 1
instance = comp, \U3|Add78~56\, U3|Add78~56, vga_top, 1
instance = comp, \U3|ship~32\, U3|ship~32, vga_top, 1
instance = comp, \U3|ship.y[28]\, U3|ship.y[28], vga_top, 1
instance = comp, \U3|Add78~58\, U3|Add78~58, vga_top, 1
instance = comp, \U3|Add94~58\, U3|Add94~58, vga_top, 1
instance = comp, \U3|ship~31\, U3|ship~31, vga_top, 1
instance = comp, \U3|ship.y[29]\, U3|ship.y[29], vga_top, 1
instance = comp, \U3|Add94~60\, U3|Add94~60, vga_top, 1
instance = comp, \U3|Add78~60\, U3|Add78~60, vga_top, 1
instance = comp, \U3|ship~36\, U3|ship~36, vga_top, 1
instance = comp, \U3|ship.y[30]\, U3|ship.y[30], vga_top, 1
instance = comp, \U3|Add94~62\, U3|Add94~62, vga_top, 1
instance = comp, \U3|Add78~62\, U3|Add78~62, vga_top, 1
instance = comp, \U3|ship~70\, U3|ship~70, vga_top, 1
instance = comp, \U3|ship.y[31]\, U3|ship.y[31], vga_top, 1
instance = comp, \U3|Equal43~4\, U3|Equal43~4, vga_top, 1
instance = comp, \U3|ship~1\, U3|ship~1, vga_top, 1
instance = comp, \U3|ship~2\, U3|ship~2, vga_top, 1
instance = comp, \U3|Add78~0\, U3|Add78~0, vga_top, 1
instance = comp, \U3|ship~3\, U3|ship~3, vga_top, 1
instance = comp, \U3|ship~4\, U3|ship~4, vga_top, 1
instance = comp, \U3|ship~5\, U3|ship~5, vga_top, 1
instance = comp, \U3|ship~6\, U3|ship~6, vga_top, 1
instance = comp, \U3|ship.y[0]\, U3|ship.y[0], vga_top, 1
instance = comp, \U3|Add78~2\, U3|Add78~2, vga_top, 1
instance = comp, \U3|Add94~2\, U3|Add94~2, vga_top, 1
instance = comp, \U3|ship~27\, U3|ship~27, vga_top, 1
instance = comp, \U3|ship.y[1]\, U3|ship.y[1], vga_top, 1
instance = comp, \U3|Add94~4\, U3|Add94~4, vga_top, 1
instance = comp, \U3|Add78~4\, U3|Add78~4, vga_top, 1
instance = comp, \U3|ship~26\, U3|ship~26, vga_top, 1
instance = comp, \U3|ship.y[2]\, U3|ship.y[2], vga_top, 1
instance = comp, \U3|Add78~6\, U3|Add78~6, vga_top, 1
instance = comp, \U3|Add94~6\, U3|Add94~6, vga_top, 1
instance = comp, \U3|ship~25\, U3|ship~25, vga_top, 1
instance = comp, \U3|ship.y[3]\, U3|ship.y[3], vga_top, 1
instance = comp, \U3|Add78~8\, U3|Add78~8, vga_top, 1
instance = comp, \U3|ship~24\, U3|ship~24, vga_top, 1
instance = comp, \U3|ship.y[4]\, U3|ship.y[4], vga_top, 1
instance = comp, \U3|ship~23\, U3|ship~23, vga_top, 1
instance = comp, \U3|ship.y[5]\, U3|ship.y[5], vga_top, 1
instance = comp, \U3|p_proj.y[16][5]~feeder\, U3|p_proj.y[16][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][5]\, U3|p_proj.y[16][5], vga_top, 1
instance = comp, \U3|p_proj.y[16][4]\, U3|p_proj.y[16][4], vga_top, 1
instance = comp, \U2|row[5]~feeder\, U2|row[5]~feeder, vga_top, 1
instance = comp, \U2|row[5]\, U2|row[5], vga_top, 1
instance = comp, \U3|colorconcat~273\, U3|colorconcat~273, vga_top, 1
instance = comp, \U2|row[7]\, U2|row[7], vga_top, 1
instance = comp, \U2|row[6]~feeder\, U2|row[6]~feeder, vga_top, 1
instance = comp, \U2|row[6]\, U2|row[6], vga_top, 1
instance = comp, \U3|p_proj.y[16][6]\, U3|p_proj.y[16][6], vga_top, 1
instance = comp, \U3|p_proj.y[16][7]~feeder\, U3|p_proj.y[16][7]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][7]\, U3|p_proj.y[16][7], vga_top, 1
instance = comp, \U3|colorconcat~274\, U3|colorconcat~274, vga_top, 1
instance = comp, \U2|row[2]\, U2|row[2], vga_top, 1
instance = comp, \U2|row[3]\, U2|row[3], vga_top, 1
instance = comp, \U3|p_proj.y[16][2]\, U3|p_proj.y[16][2], vga_top, 1
instance = comp, \U3|p_proj.y[16][3]~feeder\, U3|p_proj.y[16][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][3]\, U3|p_proj.y[16][3], vga_top, 1
instance = comp, \U3|colorconcat~272\, U3|colorconcat~272, vga_top, 1
instance = comp, \U2|row[1]\, U2|row[1], vga_top, 1
instance = comp, \U2|row[0]\, U2|row[0], vga_top, 1
instance = comp, \U3|p_proj.y[16][0]\, U3|p_proj.y[16][0], vga_top, 1
instance = comp, \U3|p_proj.y[16][1]~feeder\, U3|p_proj.y[16][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][1]\, U3|p_proj.y[16][1], vga_top, 1
instance = comp, \U3|colorconcat~271\, U3|colorconcat~271, vga_top, 1
instance = comp, \U3|colorconcat~275\, U3|colorconcat~275, vga_top, 1
instance = comp, \U3|Add70~0\, U3|Add70~0, vga_top, 1
instance = comp, \U3|Add70~2\, U3|Add70~2, vga_top, 1
instance = comp, \U3|Add70~4\, U3|Add70~4, vga_top, 1
instance = comp, \U3|Add70~6\, U3|Add70~6, vga_top, 1
instance = comp, \U3|Add70~8\, U3|Add70~8, vga_top, 1
instance = comp, \U3|Add70~10\, U3|Add70~10, vga_top, 1
instance = comp, \U3|Add70~12\, U3|Add70~12, vga_top, 1
instance = comp, \U3|Add70~14\, U3|Add70~14, vga_top, 1
instance = comp, \U3|Add70~16\, U3|Add70~16, vga_top, 1
instance = comp, \U3|Add70~18\, U3|Add70~18, vga_top, 1
instance = comp, \U3|Add70~20\, U3|Add70~20, vga_top, 1
instance = comp, \U3|Add70~22\, U3|Add70~22, vga_top, 1
instance = comp, \U3|Add70~24\, U3|Add70~24, vga_top, 1
instance = comp, \U3|Add70~26\, U3|Add70~26, vga_top, 1
instance = comp, \U3|Add70~28\, U3|Add70~28, vga_top, 1
instance = comp, \U3|Add70~30\, U3|Add70~30, vga_top, 1
instance = comp, \U3|Add70~32\, U3|Add70~32, vga_top, 1
instance = comp, \U3|Add70~34\, U3|Add70~34, vga_top, 1
instance = comp, \U3|Add70~36\, U3|Add70~36, vga_top, 1
instance = comp, \U3|Add70~38\, U3|Add70~38, vga_top, 1
instance = comp, \U3|Add70~40\, U3|Add70~40, vga_top, 1
instance = comp, \U3|Add70~42\, U3|Add70~42, vga_top, 1
instance = comp, \U3|Add70~44\, U3|Add70~44, vga_top, 1
instance = comp, \U3|Add70~46\, U3|Add70~46, vga_top, 1
instance = comp, \U3|Add70~48\, U3|Add70~48, vga_top, 1
instance = comp, \U3|Add70~50\, U3|Add70~50, vga_top, 1
instance = comp, \U3|Add70~52\, U3|Add70~52, vga_top, 1
instance = comp, \U3|Add70~54\, U3|Add70~54, vga_top, 1
instance = comp, \U3|LessThan99~26\, U3|LessThan99~26, vga_top, 1
instance = comp, \U3|LessThan99~25\, U3|LessThan99~25, vga_top, 1
instance = comp, \U3|p_proj.y[16][28]~feeder\, U3|p_proj.y[16][28]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][28]\, U3|p_proj.y[16][28], vga_top, 1
instance = comp, \U3|p_proj.y[16][29]~feeder\, U3|p_proj.y[16][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][29]\, U3|p_proj.y[16][29], vga_top, 1
instance = comp, \U3|p_proj.y[16][27]\, U3|p_proj.y[16][27], vga_top, 1
instance = comp, \U3|p_proj.y[16][26]~feeder\, U3|p_proj.y[16][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][26]\, U3|p_proj.y[16][26], vga_top, 1
instance = comp, \U3|colorconcat~282\, U3|colorconcat~282, vga_top, 1
instance = comp, \U3|p_proj.y[16][30]\, U3|p_proj.y[16][30], vga_top, 1
instance = comp, \U3|p_proj.e[16]~feeder\, U3|p_proj.e[16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[16]\, U3|p_proj.e[16], vga_top, 1
instance = comp, \U3|colorconcat~283\, U3|colorconcat~283, vga_top, 1
instance = comp, \U3|p_proj.y[16][21]~feeder\, U3|p_proj.y[16][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][21]\, U3|p_proj.y[16][21], vga_top, 1
instance = comp, \U3|p_proj.y[16][18]~feeder\, U3|p_proj.y[16][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][18]\, U3|p_proj.y[16][18], vga_top, 1
instance = comp, \U3|p_proj.y[16][19]\, U3|p_proj.y[16][19], vga_top, 1
instance = comp, \U3|p_proj.y[16][20]~feeder\, U3|p_proj.y[16][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][20]\, U3|p_proj.y[16][20], vga_top, 1
instance = comp, \U3|colorconcat~280\, U3|colorconcat~280, vga_top, 1
instance = comp, \U3|p_proj.y[16][25]~feeder\, U3|p_proj.y[16][25]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][25]\, U3|p_proj.y[16][25], vga_top, 1
instance = comp, \U3|p_proj.y[16][22]~feeder\, U3|p_proj.y[16][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][22]\, U3|p_proj.y[16][22], vga_top, 1
instance = comp, \U3|p_proj.y[16][23]\, U3|p_proj.y[16][23], vga_top, 1
instance = comp, \U3|p_proj.y[16][24]~feeder\, U3|p_proj.y[16][24]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][24]\, U3|p_proj.y[16][24], vga_top, 1
instance = comp, \U3|colorconcat~281\, U3|colorconcat~281, vga_top, 1
instance = comp, \U3|p_proj.y[16][16]~feeder\, U3|p_proj.y[16][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][16]\, U3|p_proj.y[16][16], vga_top, 1
instance = comp, \U3|p_proj.y[16][14]~feeder\, U3|p_proj.y[16][14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][14]\, U3|p_proj.y[16][14], vga_top, 1
instance = comp, \U3|p_proj.y[16][15]\, U3|p_proj.y[16][15], vga_top, 1
instance = comp, \U3|p_proj.y[16][17]~feeder\, U3|p_proj.y[16][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][17]\, U3|p_proj.y[16][17], vga_top, 1
instance = comp, \U3|colorconcat~277\, U3|colorconcat~277, vga_top, 1
instance = comp, \U3|p_proj.y[16][12]\, U3|p_proj.y[16][12], vga_top, 1
instance = comp, \U3|p_proj.y[16][13]~feeder\, U3|p_proj.y[16][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][13]\, U3|p_proj.y[16][13], vga_top, 1
instance = comp, \U3|p_proj.y[16][11]\, U3|p_proj.y[16][11], vga_top, 1
instance = comp, \U3|p_proj.y[16][10]~feeder\, U3|p_proj.y[16][10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][10]\, U3|p_proj.y[16][10], vga_top, 1
instance = comp, \U3|colorconcat~276\, U3|colorconcat~276, vga_top, 1
instance = comp, \U3|p_proj.y[16][31]~feeder\, U3|p_proj.y[16][31]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][31]\, U3|p_proj.y[16][31], vga_top, 1
instance = comp, \U2|row[8]\, U2|row[8], vga_top, 1
instance = comp, \U3|p_proj.y[16][9]\, U3|p_proj.y[16][9], vga_top, 1
instance = comp, \U3|p_proj.y[16][8]~feeder\, U3|p_proj.y[16][8]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[16][8]\, U3|p_proj.y[16][8], vga_top, 1
instance = comp, \U3|colorconcat~278\, U3|colorconcat~278, vga_top, 1
instance = comp, \U3|Add70~56\, U3|Add70~56, vga_top, 1
instance = comp, \U3|colorconcat~279\, U3|colorconcat~279, vga_top, 1
instance = comp, \U3|colorconcat~284\, U3|colorconcat~284, vga_top, 1
instance = comp, \U3|LessThan99~23\, U3|LessThan99~23, vga_top, 1
instance = comp, \U3|LessThan99~22\, U3|LessThan99~22, vga_top, 1
instance = comp, \U3|LessThan99~20\, U3|LessThan99~20, vga_top, 1
instance = comp, \U3|LessThan99~1\, U3|LessThan99~1, vga_top, 1
instance = comp, \U3|LessThan99~3\, U3|LessThan99~3, vga_top, 1
instance = comp, \U3|LessThan99~5\, U3|LessThan99~5, vga_top, 1
instance = comp, \U3|LessThan99~7\, U3|LessThan99~7, vga_top, 1
instance = comp, \U3|LessThan99~9\, U3|LessThan99~9, vga_top, 1
instance = comp, \U3|LessThan99~11\, U3|LessThan99~11, vga_top, 1
instance = comp, \U3|LessThan99~13\, U3|LessThan99~13, vga_top, 1
instance = comp, \U3|LessThan99~15\, U3|LessThan99~15, vga_top, 1
instance = comp, \U3|LessThan99~17\, U3|LessThan99~17, vga_top, 1
instance = comp, \U3|LessThan99~18\, U3|LessThan99~18, vga_top, 1
instance = comp, \U3|LessThan99~21\, U3|LessThan99~21, vga_top, 1
instance = comp, \U3|LessThan99~24\, U3|LessThan99~24, vga_top, 1
instance = comp, \U3|colorconcat~285\, U3|colorconcat~285, vga_top, 1
instance = comp, \U3|colorconcat~286\, U3|colorconcat~286, vga_top, 1
instance = comp, \U3|p_proj.x[5][0]~960\, U3|p_proj.x[5][0]~960, vga_top, 1
instance = comp, \U3|p_proj.hs1[5]~feeder\, U3|p_proj.hs1[5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[5]~feeder\, U3|p_proj.hs2[5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[5]\, U3|p_proj.hs2[5], vga_top, 1
instance = comp, \U3|Decoder0~7\, U3|Decoder0~7, vga_top, 1
instance = comp, \U3|Decoder0~6\, U3|Decoder0~6, vga_top, 1
instance = comp, \U3|Decoder0~13\, U3|Decoder0~13, vga_top, 1
instance = comp, \U3|p_proj.hs1[5]\, U3|p_proj.hs1[5], vga_top, 1
instance = comp, \U3|p_proj.x[5][0]\, U3|p_proj.x[5][0], vga_top, 1
instance = comp, \U3|p_proj.x[5][1]~962\, U3|p_proj.x[5][1]~962, vga_top, 1
instance = comp, \U3|p_proj.x[5][1]\, U3|p_proj.x[5][1], vga_top, 1
instance = comp, \U3|p_proj.x[5][2]~964\, U3|p_proj.x[5][2]~964, vga_top, 1
instance = comp, \U3|p_proj.x[5][2]\, U3|p_proj.x[5][2], vga_top, 1
instance = comp, \U3|p_proj.x[5][3]~966\, U3|p_proj.x[5][3]~966, vga_top, 1
instance = comp, \U3|p_proj.x[5][3]\, U3|p_proj.x[5][3], vga_top, 1
instance = comp, \U3|p_proj.x[5][4]~968\, U3|p_proj.x[5][4]~968, vga_top, 1
instance = comp, \U3|p_proj.x[5][4]\, U3|p_proj.x[5][4], vga_top, 1
instance = comp, \U3|p_proj.x[5][5]~970\, U3|p_proj.x[5][5]~970, vga_top, 1
instance = comp, \U3|p_proj.x[5][5]\, U3|p_proj.x[5][5], vga_top, 1
instance = comp, \U3|p_proj.x[5][6]~972\, U3|p_proj.x[5][6]~972, vga_top, 1
instance = comp, \U3|p_proj.x[5][6]\, U3|p_proj.x[5][6], vga_top, 1
instance = comp, \U3|p_proj.x[5][7]~974\, U3|p_proj.x[5][7]~974, vga_top, 1
instance = comp, \U3|p_proj.x[5][7]\, U3|p_proj.x[5][7], vga_top, 1
instance = comp, \U3|p_proj.x[5][8]~976\, U3|p_proj.x[5][8]~976, vga_top, 1
instance = comp, \U3|p_proj.x[5][8]\, U3|p_proj.x[5][8], vga_top, 1
instance = comp, \U3|p_proj.x[5][9]~978\, U3|p_proj.x[5][9]~978, vga_top, 1
instance = comp, \U3|p_proj.x[5][9]\, U3|p_proj.x[5][9], vga_top, 1
instance = comp, \U3|p_proj.x[5][10]~980\, U3|p_proj.x[5][10]~980, vga_top, 1
instance = comp, \U3|p_proj.x[5][10]\, U3|p_proj.x[5][10], vga_top, 1
instance = comp, \U3|p_proj.x[5][11]~982\, U3|p_proj.x[5][11]~982, vga_top, 1
instance = comp, \U3|p_proj.x[5][11]\, U3|p_proj.x[5][11], vga_top, 1
instance = comp, \U3|p_proj.x[5][12]~984\, U3|p_proj.x[5][12]~984, vga_top, 1
instance = comp, \U3|p_proj.x[5][12]\, U3|p_proj.x[5][12], vga_top, 1
instance = comp, \U3|p_proj.x[5][13]~986\, U3|p_proj.x[5][13]~986, vga_top, 1
instance = comp, \U3|p_proj.x[5][13]\, U3|p_proj.x[5][13], vga_top, 1
instance = comp, \U3|p_proj.x[5][14]~988\, U3|p_proj.x[5][14]~988, vga_top, 1
instance = comp, \U3|p_proj.x[5][14]\, U3|p_proj.x[5][14], vga_top, 1
instance = comp, \U3|p_proj.x[5][15]~990\, U3|p_proj.x[5][15]~990, vga_top, 1
instance = comp, \U3|p_proj.x[5][15]\, U3|p_proj.x[5][15], vga_top, 1
instance = comp, \U3|p_proj.x[5][16]~992\, U3|p_proj.x[5][16]~992, vga_top, 1
instance = comp, \U3|p_proj.x[5][16]\, U3|p_proj.x[5][16], vga_top, 1
instance = comp, \U3|p_proj.x[5][17]~994\, U3|p_proj.x[5][17]~994, vga_top, 1
instance = comp, \U3|p_proj.x[5][17]\, U3|p_proj.x[5][17], vga_top, 1
instance = comp, \U3|p_proj.x[5][18]~996\, U3|p_proj.x[5][18]~996, vga_top, 1
instance = comp, \U3|p_proj.x[5][18]\, U3|p_proj.x[5][18], vga_top, 1
instance = comp, \U3|p_proj.x[5][19]~998\, U3|p_proj.x[5][19]~998, vga_top, 1
instance = comp, \U3|p_proj.x[5][19]\, U3|p_proj.x[5][19], vga_top, 1
instance = comp, \U3|p_proj.x[5][20]~1000\, U3|p_proj.x[5][20]~1000, vga_top, 1
instance = comp, \U3|p_proj.x[5][20]\, U3|p_proj.x[5][20], vga_top, 1
instance = comp, \U3|p_proj.x[5][21]~1002\, U3|p_proj.x[5][21]~1002, vga_top, 1
instance = comp, \U3|p_proj.x[5][21]\, U3|p_proj.x[5][21], vga_top, 1
instance = comp, \U3|p_proj.x[5][22]~1004\, U3|p_proj.x[5][22]~1004, vga_top, 1
instance = comp, \U3|p_proj.x[5][22]\, U3|p_proj.x[5][22], vga_top, 1
instance = comp, \U3|p_proj.x[5][23]~1006\, U3|p_proj.x[5][23]~1006, vga_top, 1
instance = comp, \U3|p_proj.x[5][23]\, U3|p_proj.x[5][23], vga_top, 1
instance = comp, \U3|p_proj.x[5][24]~1008\, U3|p_proj.x[5][24]~1008, vga_top, 1
instance = comp, \U3|p_proj.x[5][24]\, U3|p_proj.x[5][24], vga_top, 1
instance = comp, \U3|p_proj.x[5][25]~1010\, U3|p_proj.x[5][25]~1010, vga_top, 1
instance = comp, \U3|p_proj.x[5][25]\, U3|p_proj.x[5][25], vga_top, 1
instance = comp, \U3|p_proj.x[5][26]~1012\, U3|p_proj.x[5][26]~1012, vga_top, 1
instance = comp, \U3|p_proj.x[5][26]\, U3|p_proj.x[5][26], vga_top, 1
instance = comp, \U3|p_proj.x[5][27]~1014\, U3|p_proj.x[5][27]~1014, vga_top, 1
instance = comp, \U3|p_proj.x[5][27]\, U3|p_proj.x[5][27], vga_top, 1
instance = comp, \U3|p_proj.x[5][28]~1016\, U3|p_proj.x[5][28]~1016, vga_top, 1
instance = comp, \U3|p_proj.x[5][28]\, U3|p_proj.x[5][28], vga_top, 1
instance = comp, \U3|p_proj.x[5][29]~1018\, U3|p_proj.x[5][29]~1018, vga_top, 1
instance = comp, \U3|p_proj.x[5][29]\, U3|p_proj.x[5][29], vga_top, 1
instance = comp, \U3|p_proj.x[5][30]~1020\, U3|p_proj.x[5][30]~1020, vga_top, 1
instance = comp, \U3|p_proj.x[5][30]\, U3|p_proj.x[5][30], vga_top, 1
instance = comp, \U3|p_proj.x[5][31]~1022\, U3|p_proj.x[5][31]~1022, vga_top, 1
instance = comp, \U3|p_proj.x[5][31]\, U3|p_proj.x[5][31], vga_top, 1
instance = comp, \U3|p_proj.y[5][0]\, U3|p_proj.y[5][0], vga_top, 1
instance = comp, \U3|p_proj.y[5][1]~feeder\, U3|p_proj.y[5][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][1]\, U3|p_proj.y[5][1], vga_top, 1
instance = comp, \U3|colorconcat~83\, U3|colorconcat~83, vga_top, 1
instance = comp, \U3|p_proj.y[5][4]\, U3|p_proj.y[5][4], vga_top, 1
instance = comp, \U3|p_proj.y[5][5]~feeder\, U3|p_proj.y[5][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][5]\, U3|p_proj.y[5][5], vga_top, 1
instance = comp, \U3|colorconcat~85\, U3|colorconcat~85, vga_top, 1
instance = comp, \U3|p_proj.y[5][2]\, U3|p_proj.y[5][2], vga_top, 1
instance = comp, \U3|p_proj.y[5][3]~feeder\, U3|p_proj.y[5][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][3]\, U3|p_proj.y[5][3], vga_top, 1
instance = comp, \U3|colorconcat~84\, U3|colorconcat~84, vga_top, 1
instance = comp, \U3|p_proj.y[5][7]\, U3|p_proj.y[5][7], vga_top, 1
instance = comp, \U3|p_proj.y[5][6]~feeder\, U3|p_proj.y[5][6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][6]\, U3|p_proj.y[5][6], vga_top, 1
instance = comp, \U3|colorconcat~86\, U3|colorconcat~86, vga_top, 1
instance = comp, \U3|colorconcat~87\, U3|colorconcat~87, vga_top, 1
instance = comp, \U3|LessThan76~22\, U3|LessThan76~22, vga_top, 1
instance = comp, \U3|LessThan76~21\, U3|LessThan76~21, vga_top, 1
instance = comp, \U3|LessThan76~23\, U3|LessThan76~23, vga_top, 1
instance = comp, \U3|LessThan76~1\, U3|LessThan76~1, vga_top, 1
instance = comp, \U3|LessThan76~3\, U3|LessThan76~3, vga_top, 1
instance = comp, \U3|LessThan76~5\, U3|LessThan76~5, vga_top, 1
instance = comp, \U3|LessThan76~7\, U3|LessThan76~7, vga_top, 1
instance = comp, \U3|LessThan76~9\, U3|LessThan76~9, vga_top, 1
instance = comp, \U3|LessThan76~11\, U3|LessThan76~11, vga_top, 1
instance = comp, \U3|LessThan76~13\, U3|LessThan76~13, vga_top, 1
instance = comp, \U3|LessThan76~15\, U3|LessThan76~15, vga_top, 1
instance = comp, \U3|LessThan76~17\, U3|LessThan76~17, vga_top, 1
instance = comp, \U3|LessThan76~18\, U3|LessThan76~18, vga_top, 1
instance = comp, \U3|LessThan76~20\, U3|LessThan76~20, vga_top, 1
instance = comp, \U3|LessThan76~24\, U3|LessThan76~24, vga_top, 1
instance = comp, \U3|LessThan76~25\, U3|LessThan76~25, vga_top, 1
instance = comp, \U3|LessThan76~26\, U3|LessThan76~26, vga_top, 1
instance = comp, \U3|colorconcat~88\, U3|colorconcat~88, vga_top, 1
instance = comp, \U3|p_proj.y[4][6]~feeder\, U3|p_proj.y[4][6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs1[4]~feeder\, U3|p_proj.hs1[4]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[4]~feeder\, U3|p_proj.hs2[4]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[4]\, U3|p_proj.hs2[4], vga_top, 1
instance = comp, \U3|Decoder0~4\, U3|Decoder0~4, vga_top, 1
instance = comp, \U3|Decoder0~12\, U3|Decoder0~12, vga_top, 1
instance = comp, \U3|p_proj.hs1[4]\, U3|p_proj.hs1[4], vga_top, 1
instance = comp, \U3|p_proj.y[4][6]\, U3|p_proj.y[4][6], vga_top, 1
instance = comp, \U3|p_proj.y[4][7]\, U3|p_proj.y[4][7], vga_top, 1
instance = comp, \U3|colorconcat~69\, U3|colorconcat~69, vga_top, 1
instance = comp, \U3|p_proj.y[4][0]\, U3|p_proj.y[4][0], vga_top, 1
instance = comp, \U3|p_proj.y[4][1]~feeder\, U3|p_proj.y[4][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][1]\, U3|p_proj.y[4][1], vga_top, 1
instance = comp, \U3|colorconcat~66\, U3|colorconcat~66, vga_top, 1
instance = comp, \U3|p_proj.y[4][2]\, U3|p_proj.y[4][2], vga_top, 1
instance = comp, \U3|p_proj.y[4][3]~feeder\, U3|p_proj.y[4][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][3]\, U3|p_proj.y[4][3], vga_top, 1
instance = comp, \U3|colorconcat~67\, U3|colorconcat~67, vga_top, 1
instance = comp, \U3|p_proj.y[4][4]\, U3|p_proj.y[4][4], vga_top, 1
instance = comp, \U3|p_proj.y[4][5]~feeder\, U3|p_proj.y[4][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][5]\, U3|p_proj.y[4][5], vga_top, 1
instance = comp, \U3|colorconcat~68\, U3|colorconcat~68, vga_top, 1
instance = comp, \U3|colorconcat~70\, U3|colorconcat~70, vga_top, 1
instance = comp, \U3|p_proj.x[4][0]~896\, U3|p_proj.x[4][0]~896, vga_top, 1
instance = comp, \U3|p_proj.x[4][0]\, U3|p_proj.x[4][0], vga_top, 1
instance = comp, \U3|p_proj.x[4][1]~898\, U3|p_proj.x[4][1]~898, vga_top, 1
instance = comp, \U3|p_proj.x[4][1]\, U3|p_proj.x[4][1], vga_top, 1
instance = comp, \U3|p_proj.x[4][2]~900\, U3|p_proj.x[4][2]~900, vga_top, 1
instance = comp, \U3|p_proj.x[4][2]\, U3|p_proj.x[4][2], vga_top, 1
instance = comp, \U3|p_proj.x[4][3]~902\, U3|p_proj.x[4][3]~902, vga_top, 1
instance = comp, \U3|p_proj.x[4][3]\, U3|p_proj.x[4][3], vga_top, 1
instance = comp, \U3|p_proj.x[4][4]~904\, U3|p_proj.x[4][4]~904, vga_top, 1
instance = comp, \U3|p_proj.x[4][4]\, U3|p_proj.x[4][4], vga_top, 1
instance = comp, \U3|p_proj.x[4][5]~906\, U3|p_proj.x[4][5]~906, vga_top, 1
instance = comp, \U3|p_proj.x[4][5]\, U3|p_proj.x[4][5], vga_top, 1
instance = comp, \U3|p_proj.x[4][6]~908\, U3|p_proj.x[4][6]~908, vga_top, 1
instance = comp, \U3|p_proj.x[4][6]\, U3|p_proj.x[4][6], vga_top, 1
instance = comp, \U3|p_proj.x[4][7]~910\, U3|p_proj.x[4][7]~910, vga_top, 1
instance = comp, \U3|p_proj.x[4][7]\, U3|p_proj.x[4][7], vga_top, 1
instance = comp, \U3|p_proj.x[4][8]~912\, U3|p_proj.x[4][8]~912, vga_top, 1
instance = comp, \U3|p_proj.x[4][8]\, U3|p_proj.x[4][8], vga_top, 1
instance = comp, \U3|p_proj.x[4][9]~914\, U3|p_proj.x[4][9]~914, vga_top, 1
instance = comp, \U3|p_proj.x[4][9]\, U3|p_proj.x[4][9], vga_top, 1
instance = comp, \U3|p_proj.x[4][10]~916\, U3|p_proj.x[4][10]~916, vga_top, 1
instance = comp, \U3|p_proj.x[4][10]\, U3|p_proj.x[4][10], vga_top, 1
instance = comp, \U3|p_proj.x[4][11]~918\, U3|p_proj.x[4][11]~918, vga_top, 1
instance = comp, \U3|p_proj.x[4][11]\, U3|p_proj.x[4][11], vga_top, 1
instance = comp, \U3|p_proj.x[4][12]~920\, U3|p_proj.x[4][12]~920, vga_top, 1
instance = comp, \U3|p_proj.x[4][12]\, U3|p_proj.x[4][12], vga_top, 1
instance = comp, \U3|p_proj.x[4][13]~922\, U3|p_proj.x[4][13]~922, vga_top, 1
instance = comp, \U3|p_proj.x[4][13]\, U3|p_proj.x[4][13], vga_top, 1
instance = comp, \U3|p_proj.x[4][14]~924\, U3|p_proj.x[4][14]~924, vga_top, 1
instance = comp, \U3|p_proj.x[4][14]\, U3|p_proj.x[4][14], vga_top, 1
instance = comp, \U3|p_proj.x[4][15]~926\, U3|p_proj.x[4][15]~926, vga_top, 1
instance = comp, \U3|p_proj.x[4][15]\, U3|p_proj.x[4][15], vga_top, 1
instance = comp, \U3|p_proj.x[4][16]~928\, U3|p_proj.x[4][16]~928, vga_top, 1
instance = comp, \U3|p_proj.x[4][16]\, U3|p_proj.x[4][16], vga_top, 1
instance = comp, \U3|p_proj.x[4][17]~930\, U3|p_proj.x[4][17]~930, vga_top, 1
instance = comp, \U3|p_proj.x[4][17]\, U3|p_proj.x[4][17], vga_top, 1
instance = comp, \U3|p_proj.x[4][18]~932\, U3|p_proj.x[4][18]~932, vga_top, 1
instance = comp, \U3|p_proj.x[4][18]\, U3|p_proj.x[4][18], vga_top, 1
instance = comp, \U3|p_proj.x[4][19]~934\, U3|p_proj.x[4][19]~934, vga_top, 1
instance = comp, \U3|p_proj.x[4][19]\, U3|p_proj.x[4][19], vga_top, 1
instance = comp, \U3|p_proj.x[4][20]~936\, U3|p_proj.x[4][20]~936, vga_top, 1
instance = comp, \U3|p_proj.x[4][20]\, U3|p_proj.x[4][20], vga_top, 1
instance = comp, \U3|p_proj.x[4][21]~938\, U3|p_proj.x[4][21]~938, vga_top, 1
instance = comp, \U3|p_proj.x[4][21]\, U3|p_proj.x[4][21], vga_top, 1
instance = comp, \U3|p_proj.x[4][22]~940\, U3|p_proj.x[4][22]~940, vga_top, 1
instance = comp, \U3|p_proj.x[4][22]\, U3|p_proj.x[4][22], vga_top, 1
instance = comp, \U3|p_proj.x[4][23]~942\, U3|p_proj.x[4][23]~942, vga_top, 1
instance = comp, \U3|p_proj.x[4][23]\, U3|p_proj.x[4][23], vga_top, 1
instance = comp, \U3|p_proj.x[4][24]~944\, U3|p_proj.x[4][24]~944, vga_top, 1
instance = comp, \U3|p_proj.x[4][24]\, U3|p_proj.x[4][24], vga_top, 1
instance = comp, \U3|p_proj.x[4][25]~946\, U3|p_proj.x[4][25]~946, vga_top, 1
instance = comp, \U3|p_proj.x[4][25]\, U3|p_proj.x[4][25], vga_top, 1
instance = comp, \U3|p_proj.x[4][26]~948\, U3|p_proj.x[4][26]~948, vga_top, 1
instance = comp, \U3|p_proj.x[4][26]\, U3|p_proj.x[4][26], vga_top, 1
instance = comp, \U3|p_proj.x[4][27]~950\, U3|p_proj.x[4][27]~950, vga_top, 1
instance = comp, \U3|p_proj.x[4][27]\, U3|p_proj.x[4][27], vga_top, 1
instance = comp, \U3|p_proj.x[4][28]~952\, U3|p_proj.x[4][28]~952, vga_top, 1
instance = comp, \U3|p_proj.x[4][28]\, U3|p_proj.x[4][28], vga_top, 1
instance = comp, \U3|p_proj.x[4][29]~954\, U3|p_proj.x[4][29]~954, vga_top, 1
instance = comp, \U3|p_proj.x[4][29]\, U3|p_proj.x[4][29], vga_top, 1
instance = comp, \U3|p_proj.x[4][30]~956\, U3|p_proj.x[4][30]~956, vga_top, 1
instance = comp, \U3|p_proj.x[4][30]\, U3|p_proj.x[4][30], vga_top, 1
instance = comp, \U3|LessThan74~22\, U3|LessThan74~22, vga_top, 1
instance = comp, \U3|LessThan74~23\, U3|LessThan74~23, vga_top, 1
instance = comp, \U3|LessThan74~21\, U3|LessThan74~21, vga_top, 1
instance = comp, \U3|LessThan74~1\, U3|LessThan74~1, vga_top, 1
instance = comp, \U3|LessThan74~3\, U3|LessThan74~3, vga_top, 1
instance = comp, \U3|LessThan74~5\, U3|LessThan74~5, vga_top, 1
instance = comp, \U3|LessThan74~7\, U3|LessThan74~7, vga_top, 1
instance = comp, \U3|LessThan74~9\, U3|LessThan74~9, vga_top, 1
instance = comp, \U3|LessThan74~11\, U3|LessThan74~11, vga_top, 1
instance = comp, \U3|LessThan74~13\, U3|LessThan74~13, vga_top, 1
instance = comp, \U3|LessThan74~15\, U3|LessThan74~15, vga_top, 1
instance = comp, \U3|LessThan74~17\, U3|LessThan74~17, vga_top, 1
instance = comp, \U3|LessThan74~18\, U3|LessThan74~18, vga_top, 1
instance = comp, \U3|LessThan74~20\, U3|LessThan74~20, vga_top, 1
instance = comp, \U3|LessThan74~24\, U3|LessThan74~24, vga_top, 1
instance = comp, \U3|LessThan74~25\, U3|LessThan74~25, vga_top, 1
instance = comp, \U3|LessThan74~26\, U3|LessThan74~26, vga_top, 1
instance = comp, \U3|p_proj.x[4][31]~958\, U3|p_proj.x[4][31]~958, vga_top, 1
instance = comp, \U3|p_proj.x[4][31]\, U3|p_proj.x[4][31], vga_top, 1
instance = comp, \U3|colorconcat~71\, U3|colorconcat~71, vga_top, 1
instance = comp, \U3|Add58~0\, U3|Add58~0, vga_top, 1
instance = comp, \U3|Add58~2\, U3|Add58~2, vga_top, 1
instance = comp, \U3|Add58~4\, U3|Add58~4, vga_top, 1
instance = comp, \U3|Add58~6\, U3|Add58~6, vga_top, 1
instance = comp, \U3|Add58~8\, U3|Add58~8, vga_top, 1
instance = comp, \U3|Add58~10\, U3|Add58~10, vga_top, 1
instance = comp, \U3|Add58~12\, U3|Add58~12, vga_top, 1
instance = comp, \U3|Add58~14\, U3|Add58~14, vga_top, 1
instance = comp, \U3|Add58~16\, U3|Add58~16, vga_top, 1
instance = comp, \U3|Add58~18\, U3|Add58~18, vga_top, 1
instance = comp, \U3|Add58~20\, U3|Add58~20, vga_top, 1
instance = comp, \U3|Add58~22\, U3|Add58~22, vga_top, 1
instance = comp, \U3|Add58~24\, U3|Add58~24, vga_top, 1
instance = comp, \U3|Add58~26\, U3|Add58~26, vga_top, 1
instance = comp, \U3|Add58~28\, U3|Add58~28, vga_top, 1
instance = comp, \U3|Add58~30\, U3|Add58~30, vga_top, 1
instance = comp, \U3|Add58~32\, U3|Add58~32, vga_top, 1
instance = comp, \U3|Add58~34\, U3|Add58~34, vga_top, 1
instance = comp, \U3|Add58~36\, U3|Add58~36, vga_top, 1
instance = comp, \U3|Add58~38\, U3|Add58~38, vga_top, 1
instance = comp, \U3|Add58~40\, U3|Add58~40, vga_top, 1
instance = comp, \U3|Add58~42\, U3|Add58~42, vga_top, 1
instance = comp, \U3|Add58~44\, U3|Add58~44, vga_top, 1
instance = comp, \U3|Add58~46\, U3|Add58~46, vga_top, 1
instance = comp, \U3|Add58~48\, U3|Add58~48, vga_top, 1
instance = comp, \U3|Add58~50\, U3|Add58~50, vga_top, 1
instance = comp, \U3|Add58~52\, U3|Add58~52, vga_top, 1
instance = comp, \U3|Add58~54\, U3|Add58~54, vga_top, 1
instance = comp, \U3|LessThan75~26\, U3|LessThan75~26, vga_top, 1
instance = comp, \U3|LessThan75~25\, U3|LessThan75~25, vga_top, 1
instance = comp, \U3|p_proj.y[4][26]~feeder\, U3|p_proj.y[4][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][26]\, U3|p_proj.y[4][26], vga_top, 1
instance = comp, \U3|p_proj.y[4][29]~feeder\, U3|p_proj.y[4][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][29]\, U3|p_proj.y[4][29], vga_top, 1
instance = comp, \U3|p_proj.y[4][28]\, U3|p_proj.y[4][28], vga_top, 1
instance = comp, \U3|p_proj.y[4][27]~feeder\, U3|p_proj.y[4][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][27]\, U3|p_proj.y[4][27], vga_top, 1
instance = comp, \U3|colorconcat~74\, U3|colorconcat~74, vga_top, 1
instance = comp, \U3|p_proj.y[4][22]~feeder\, U3|p_proj.y[4][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][22]\, U3|p_proj.y[4][22], vga_top, 1
instance = comp, \U3|p_proj.y[4][23]~feeder\, U3|p_proj.y[4][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][23]\, U3|p_proj.y[4][23], vga_top, 1
instance = comp, \U3|p_proj.y[4][24]\, U3|p_proj.y[4][24], vga_top, 1
instance = comp, \U3|p_proj.y[4][25]~feeder\, U3|p_proj.y[4][25]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][25]\, U3|p_proj.y[4][25], vga_top, 1
instance = comp, \U3|colorconcat~75\, U3|colorconcat~75, vga_top, 1
instance = comp, \U3|p_proj.y[4][8]\, U3|p_proj.y[4][8], vga_top, 1
instance = comp, \U3|p_proj.y[4][31]~feeder\, U3|p_proj.y[4][31]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][31]\, U3|p_proj.y[4][31], vga_top, 1
instance = comp, \U3|colorconcat~72\, U3|colorconcat~72, vga_top, 1
instance = comp, \U3|p_proj.y[4][30]\, U3|p_proj.y[4][30], vga_top, 1
instance = comp, \U3|Add58~56\, U3|Add58~56, vga_top, 1
instance = comp, \U3|colorconcat~73\, U3|colorconcat~73, vga_top, 1
instance = comp, \U3|p_proj.y[4][20]~feeder\, U3|p_proj.y[4][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][20]\, U3|p_proj.y[4][20], vga_top, 1
instance = comp, \U3|p_proj.y[4][19]~feeder\, U3|p_proj.y[4][19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][19]\, U3|p_proj.y[4][19], vga_top, 1
instance = comp, \U3|p_proj.y[4][18]\, U3|p_proj.y[4][18], vga_top, 1
instance = comp, \U3|p_proj.y[4][21]~feeder\, U3|p_proj.y[4][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][21]\, U3|p_proj.y[4][21], vga_top, 1
instance = comp, \U3|colorconcat~76\, U3|colorconcat~76, vga_top, 1
instance = comp, \U3|p_proj.y[4][16]~feeder\, U3|p_proj.y[4][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][16]\, U3|p_proj.y[4][16], vga_top, 1
instance = comp, \U3|p_proj.y[4][17]\, U3|p_proj.y[4][17], vga_top, 1
instance = comp, \U3|p_proj.y[4][14]\, U3|p_proj.y[4][14], vga_top, 1
instance = comp, \U3|p_proj.y[4][15]~feeder\, U3|p_proj.y[4][15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][15]\, U3|p_proj.y[4][15], vga_top, 1
instance = comp, \U3|colorconcat~77\, U3|colorconcat~77, vga_top, 1
instance = comp, \U3|p_proj.y[4][11]~feeder\, U3|p_proj.y[4][11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][11]\, U3|p_proj.y[4][11], vga_top, 1
instance = comp, \U3|p_proj.y[4][12]~feeder\, U3|p_proj.y[4][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][12]\, U3|p_proj.y[4][12], vga_top, 1
instance = comp, \U3|p_proj.y[4][10]\, U3|p_proj.y[4][10], vga_top, 1
instance = comp, \U3|p_proj.y[4][13]~feeder\, U3|p_proj.y[4][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[4][13]\, U3|p_proj.y[4][13], vga_top, 1
instance = comp, \U3|colorconcat~78\, U3|colorconcat~78, vga_top, 1
instance = comp, \U3|p_proj.y[4][9]\, U3|p_proj.y[4][9], vga_top, 1
instance = comp, \U3|p_proj.e[4]~feeder\, U3|p_proj.e[4]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[4]\, U3|p_proj.e[4], vga_top, 1
instance = comp, \U3|colorconcat~79\, U3|colorconcat~79, vga_top, 1
instance = comp, \U3|colorconcat~80\, U3|colorconcat~80, vga_top, 1
instance = comp, \U3|colorconcat~81\, U3|colorconcat~81, vga_top, 1
instance = comp, \U3|LessThan75~23\, U3|LessThan75~23, vga_top, 1
instance = comp, \U3|LessThan75~22\, U3|LessThan75~22, vga_top, 1
instance = comp, \U3|LessThan75~20\, U3|LessThan75~20, vga_top, 1
instance = comp, \U3|LessThan75~1\, U3|LessThan75~1, vga_top, 1
instance = comp, \U3|LessThan75~3\, U3|LessThan75~3, vga_top, 1
instance = comp, \U3|LessThan75~5\, U3|LessThan75~5, vga_top, 1
instance = comp, \U3|LessThan75~7\, U3|LessThan75~7, vga_top, 1
instance = comp, \U3|LessThan75~9\, U3|LessThan75~9, vga_top, 1
instance = comp, \U3|LessThan75~11\, U3|LessThan75~11, vga_top, 1
instance = comp, \U3|LessThan75~13\, U3|LessThan75~13, vga_top, 1
instance = comp, \U3|LessThan75~15\, U3|LessThan75~15, vga_top, 1
instance = comp, \U3|LessThan75~17\, U3|LessThan75~17, vga_top, 1
instance = comp, \U3|LessThan75~18\, U3|LessThan75~18, vga_top, 1
instance = comp, \U3|LessThan75~21\, U3|LessThan75~21, vga_top, 1
instance = comp, \U3|LessThan75~24\, U3|LessThan75~24, vga_top, 1
instance = comp, \U3|colorconcat~82\, U3|colorconcat~82, vga_top, 1
instance = comp, \U3|Add59~0\, U3|Add59~0, vga_top, 1
instance = comp, \U3|Add59~2\, U3|Add59~2, vga_top, 1
instance = comp, \U3|Add59~4\, U3|Add59~4, vga_top, 1
instance = comp, \U3|Add59~6\, U3|Add59~6, vga_top, 1
instance = comp, \U3|Add59~8\, U3|Add59~8, vga_top, 1
instance = comp, \U3|Add59~10\, U3|Add59~10, vga_top, 1
instance = comp, \U3|Add59~12\, U3|Add59~12, vga_top, 1
instance = comp, \U3|Add59~14\, U3|Add59~14, vga_top, 1
instance = comp, \U3|Add59~16\, U3|Add59~16, vga_top, 1
instance = comp, \U3|Add59~18\, U3|Add59~18, vga_top, 1
instance = comp, \U3|Add59~20\, U3|Add59~20, vga_top, 1
instance = comp, \U3|Add59~22\, U3|Add59~22, vga_top, 1
instance = comp, \U3|Add59~24\, U3|Add59~24, vga_top, 1
instance = comp, \U3|Add59~26\, U3|Add59~26, vga_top, 1
instance = comp, \U3|Add59~28\, U3|Add59~28, vga_top, 1
instance = comp, \U3|Add59~30\, U3|Add59~30, vga_top, 1
instance = comp, \U3|Add59~32\, U3|Add59~32, vga_top, 1
instance = comp, \U3|Add59~34\, U3|Add59~34, vga_top, 1
instance = comp, \U3|Add59~36\, U3|Add59~36, vga_top, 1
instance = comp, \U3|Add59~38\, U3|Add59~38, vga_top, 1
instance = comp, \U3|Add59~40\, U3|Add59~40, vga_top, 1
instance = comp, \U3|Add59~42\, U3|Add59~42, vga_top, 1
instance = comp, \U3|Add59~44\, U3|Add59~44, vga_top, 1
instance = comp, \U3|Add59~46\, U3|Add59~46, vga_top, 1
instance = comp, \U3|Add59~48\, U3|Add59~48, vga_top, 1
instance = comp, \U3|Add59~50\, U3|Add59~50, vga_top, 1
instance = comp, \U3|Add59~52\, U3|Add59~52, vga_top, 1
instance = comp, \U3|Add59~54\, U3|Add59~54, vga_top, 1
instance = comp, \U3|LessThan77~26\, U3|LessThan77~26, vga_top, 1
instance = comp, \U3|LessThan77~21\, U3|LessThan77~21, vga_top, 1
instance = comp, \U3|LessThan77~22\, U3|LessThan77~22, vga_top, 1
instance = comp, \U3|LessThan77~23\, U3|LessThan77~23, vga_top, 1
instance = comp, \U3|LessThan77~1\, U3|LessThan77~1, vga_top, 1
instance = comp, \U3|LessThan77~3\, U3|LessThan77~3, vga_top, 1
instance = comp, \U3|LessThan77~5\, U3|LessThan77~5, vga_top, 1
instance = comp, \U3|LessThan77~7\, U3|LessThan77~7, vga_top, 1
instance = comp, \U3|LessThan77~9\, U3|LessThan77~9, vga_top, 1
instance = comp, \U3|LessThan77~11\, U3|LessThan77~11, vga_top, 1
instance = comp, \U3|LessThan77~13\, U3|LessThan77~13, vga_top, 1
instance = comp, \U3|LessThan77~15\, U3|LessThan77~15, vga_top, 1
instance = comp, \U3|LessThan77~17\, U3|LessThan77~17, vga_top, 1
instance = comp, \U3|LessThan77~18\, U3|LessThan77~18, vga_top, 1
instance = comp, \U3|Add59~56\, U3|Add59~56, vga_top, 1
instance = comp, \U3|LessThan77~20\, U3|LessThan77~20, vga_top, 1
instance = comp, \U3|LessThan77~24\, U3|LessThan77~24, vga_top, 1
instance = comp, \U3|LessThan77~25\, U3|LessThan77~25, vga_top, 1
instance = comp, \U3|p_proj.y[5][23]~feeder\, U3|p_proj.y[5][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][23]\, U3|p_proj.y[5][23], vga_top, 1
instance = comp, \U3|p_proj.y[5][25]~feeder\, U3|p_proj.y[5][25]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][25]\, U3|p_proj.y[5][25], vga_top, 1
instance = comp, \U3|p_proj.y[5][24]\, U3|p_proj.y[5][24], vga_top, 1
instance = comp, \U3|p_proj.y[5][22]~feeder\, U3|p_proj.y[5][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][22]\, U3|p_proj.y[5][22], vga_top, 1
instance = comp, \U3|colorconcat~92\, U3|colorconcat~92, vga_top, 1
instance = comp, \U3|p_proj.y[5][27]~feeder\, U3|p_proj.y[5][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][27]\, U3|p_proj.y[5][27], vga_top, 1
instance = comp, \U3|p_proj.y[5][26]~feeder\, U3|p_proj.y[5][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][26]\, U3|p_proj.y[5][26], vga_top, 1
instance = comp, \U3|p_proj.y[5][28]\, U3|p_proj.y[5][28], vga_top, 1
instance = comp, \U3|p_proj.y[5][29]~feeder\, U3|p_proj.y[5][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][29]\, U3|p_proj.y[5][29], vga_top, 1
instance = comp, \U3|colorconcat~91\, U3|colorconcat~91, vga_top, 1
instance = comp, \U3|p_proj.y[5][12]~feeder\, U3|p_proj.y[5][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][12]\, U3|p_proj.y[5][12], vga_top, 1
instance = comp, \U3|p_proj.y[5][11]~feeder\, U3|p_proj.y[5][11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][11]\, U3|p_proj.y[5][11], vga_top, 1
instance = comp, \U3|p_proj.y[5][10]\, U3|p_proj.y[5][10], vga_top, 1
instance = comp, \U3|p_proj.y[5][13]~feeder\, U3|p_proj.y[5][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][13]\, U3|p_proj.y[5][13], vga_top, 1
instance = comp, \U3|colorconcat~95\, U3|colorconcat~95, vga_top, 1
instance = comp, \U3|p_proj.y[5][21]~feeder\, U3|p_proj.y[5][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][21]\, U3|p_proj.y[5][21], vga_top, 1
instance = comp, \U3|p_proj.y[5][18]~feeder\, U3|p_proj.y[5][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][18]\, U3|p_proj.y[5][18], vga_top, 1
instance = comp, \U3|p_proj.y[5][20]\, U3|p_proj.y[5][20], vga_top, 1
instance = comp, \U3|p_proj.y[5][19]~feeder\, U3|p_proj.y[5][19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][19]\, U3|p_proj.y[5][19], vga_top, 1
instance = comp, \U3|colorconcat~93\, U3|colorconcat~93, vga_top, 1
instance = comp, \U3|p_proj.y[5][14]~feeder\, U3|p_proj.y[5][14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][14]\, U3|p_proj.y[5][14], vga_top, 1
instance = comp, \U3|p_proj.y[5][17]~feeder\, U3|p_proj.y[5][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][17]\, U3|p_proj.y[5][17], vga_top, 1
instance = comp, \U3|p_proj.y[5][16]\, U3|p_proj.y[5][16], vga_top, 1
instance = comp, \U3|p_proj.y[5][15]~feeder\, U3|p_proj.y[5][15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][15]\, U3|p_proj.y[5][15], vga_top, 1
instance = comp, \U3|colorconcat~94\, U3|colorconcat~94, vga_top, 1
instance = comp, \U3|p_proj.y[5][9]\, U3|p_proj.y[5][9], vga_top, 1
instance = comp, \U3|p_proj.e[5]~feeder\, U3|p_proj.e[5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[5]\, U3|p_proj.e[5], vga_top, 1
instance = comp, \U3|colorconcat~96\, U3|colorconcat~96, vga_top, 1
instance = comp, \U3|colorconcat~97\, U3|colorconcat~97, vga_top, 1
instance = comp, \U3|p_proj.y[5][8]\, U3|p_proj.y[5][8], vga_top, 1
instance = comp, \U3|p_proj.y[5][31]~feeder\, U3|p_proj.y[5][31]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[5][31]\, U3|p_proj.y[5][31], vga_top, 1
instance = comp, \U3|colorconcat~89\, U3|colorconcat~89, vga_top, 1
instance = comp, \U3|p_proj.y[5][30]\, U3|p_proj.y[5][30], vga_top, 1
instance = comp, \U3|colorconcat~90\, U3|colorconcat~90, vga_top, 1
instance = comp, \U3|colorconcat~98\, U3|colorconcat~98, vga_top, 1
instance = comp, \U3|colorconcat~99\, U3|colorconcat~99, vga_top, 1
instance = comp, \U3|colorconcat~100\, U3|colorconcat~100, vga_top, 1
instance = comp, \U3|p_proj.x[7][0]~1088\, U3|p_proj.x[7][0]~1088, vga_top, 1
instance = comp, \U3|p_proj.hs1[7]~feeder\, U3|p_proj.hs1[7]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[7]~feeder\, U3|p_proj.hs2[7]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[7]\, U3|p_proj.hs2[7], vga_top, 1
instance = comp, \U3|Decoder0~10\, U3|Decoder0~10, vga_top, 1
instance = comp, \U3|Decoder0~15\, U3|Decoder0~15, vga_top, 1
instance = comp, \U3|p_proj.hs1[7]\, U3|p_proj.hs1[7], vga_top, 1
instance = comp, \U3|p_proj.x[7][0]\, U3|p_proj.x[7][0], vga_top, 1
instance = comp, \U3|p_proj.x[7][1]~1090\, U3|p_proj.x[7][1]~1090, vga_top, 1
instance = comp, \U3|p_proj.x[7][1]\, U3|p_proj.x[7][1], vga_top, 1
instance = comp, \U3|p_proj.x[7][2]~1092\, U3|p_proj.x[7][2]~1092, vga_top, 1
instance = comp, \U3|p_proj.x[7][2]\, U3|p_proj.x[7][2], vga_top, 1
instance = comp, \U3|p_proj.x[7][3]~1094\, U3|p_proj.x[7][3]~1094, vga_top, 1
instance = comp, \U3|p_proj.x[7][3]\, U3|p_proj.x[7][3], vga_top, 1
instance = comp, \U3|p_proj.x[7][4]~1096\, U3|p_proj.x[7][4]~1096, vga_top, 1
instance = comp, \U3|p_proj.x[7][4]\, U3|p_proj.x[7][4], vga_top, 1
instance = comp, \U3|p_proj.x[7][5]~1098\, U3|p_proj.x[7][5]~1098, vga_top, 1
instance = comp, \U3|p_proj.x[7][5]\, U3|p_proj.x[7][5], vga_top, 1
instance = comp, \U3|p_proj.x[7][6]~1100\, U3|p_proj.x[7][6]~1100, vga_top, 1
instance = comp, \U3|p_proj.x[7][6]\, U3|p_proj.x[7][6], vga_top, 1
instance = comp, \U3|p_proj.x[7][7]~1102\, U3|p_proj.x[7][7]~1102, vga_top, 1
instance = comp, \U3|p_proj.x[7][7]\, U3|p_proj.x[7][7], vga_top, 1
instance = comp, \U3|p_proj.x[7][8]~1104\, U3|p_proj.x[7][8]~1104, vga_top, 1
instance = comp, \U3|p_proj.x[7][8]\, U3|p_proj.x[7][8], vga_top, 1
instance = comp, \U3|p_proj.x[7][9]~1106\, U3|p_proj.x[7][9]~1106, vga_top, 1
instance = comp, \U3|p_proj.x[7][9]\, U3|p_proj.x[7][9], vga_top, 1
instance = comp, \U3|p_proj.x[7][10]~1108\, U3|p_proj.x[7][10]~1108, vga_top, 1
instance = comp, \U3|p_proj.x[7][10]\, U3|p_proj.x[7][10], vga_top, 1
instance = comp, \U3|p_proj.x[7][11]~1110\, U3|p_proj.x[7][11]~1110, vga_top, 1
instance = comp, \U3|p_proj.x[7][11]\, U3|p_proj.x[7][11], vga_top, 1
instance = comp, \U3|p_proj.x[7][12]~1112\, U3|p_proj.x[7][12]~1112, vga_top, 1
instance = comp, \U3|p_proj.x[7][12]\, U3|p_proj.x[7][12], vga_top, 1
instance = comp, \U3|p_proj.x[7][13]~1114\, U3|p_proj.x[7][13]~1114, vga_top, 1
instance = comp, \U3|p_proj.x[7][13]\, U3|p_proj.x[7][13], vga_top, 1
instance = comp, \U3|p_proj.x[7][14]~1116\, U3|p_proj.x[7][14]~1116, vga_top, 1
instance = comp, \U3|p_proj.x[7][14]\, U3|p_proj.x[7][14], vga_top, 1
instance = comp, \U3|p_proj.x[7][15]~1118\, U3|p_proj.x[7][15]~1118, vga_top, 1
instance = comp, \U3|p_proj.x[7][15]\, U3|p_proj.x[7][15], vga_top, 1
instance = comp, \U3|p_proj.x[7][16]~1120\, U3|p_proj.x[7][16]~1120, vga_top, 1
instance = comp, \U3|p_proj.x[7][16]\, U3|p_proj.x[7][16], vga_top, 1
instance = comp, \U3|p_proj.x[7][17]~1122\, U3|p_proj.x[7][17]~1122, vga_top, 1
instance = comp, \U3|p_proj.x[7][17]\, U3|p_proj.x[7][17], vga_top, 1
instance = comp, \U3|p_proj.x[7][18]~1124\, U3|p_proj.x[7][18]~1124, vga_top, 1
instance = comp, \U3|p_proj.x[7][18]\, U3|p_proj.x[7][18], vga_top, 1
instance = comp, \U3|p_proj.x[7][19]~1126\, U3|p_proj.x[7][19]~1126, vga_top, 1
instance = comp, \U3|p_proj.x[7][19]\, U3|p_proj.x[7][19], vga_top, 1
instance = comp, \U3|p_proj.x[7][20]~1128\, U3|p_proj.x[7][20]~1128, vga_top, 1
instance = comp, \U3|p_proj.x[7][20]\, U3|p_proj.x[7][20], vga_top, 1
instance = comp, \U3|p_proj.x[7][21]~1130\, U3|p_proj.x[7][21]~1130, vga_top, 1
instance = comp, \U3|p_proj.x[7][21]\, U3|p_proj.x[7][21], vga_top, 1
instance = comp, \U3|p_proj.x[7][22]~1132\, U3|p_proj.x[7][22]~1132, vga_top, 1
instance = comp, \U3|p_proj.x[7][22]\, U3|p_proj.x[7][22], vga_top, 1
instance = comp, \U3|p_proj.x[7][23]~1134\, U3|p_proj.x[7][23]~1134, vga_top, 1
instance = comp, \U3|p_proj.x[7][23]\, U3|p_proj.x[7][23], vga_top, 1
instance = comp, \U3|p_proj.x[7][24]~1136\, U3|p_proj.x[7][24]~1136, vga_top, 1
instance = comp, \U3|p_proj.x[7][24]\, U3|p_proj.x[7][24], vga_top, 1
instance = comp, \U3|p_proj.x[7][25]~1138\, U3|p_proj.x[7][25]~1138, vga_top, 1
instance = comp, \U3|p_proj.x[7][25]\, U3|p_proj.x[7][25], vga_top, 1
instance = comp, \U3|p_proj.x[7][26]~1140\, U3|p_proj.x[7][26]~1140, vga_top, 1
instance = comp, \U3|p_proj.x[7][26]\, U3|p_proj.x[7][26], vga_top, 1
instance = comp, \U3|p_proj.x[7][27]~1142\, U3|p_proj.x[7][27]~1142, vga_top, 1
instance = comp, \U3|p_proj.x[7][27]\, U3|p_proj.x[7][27], vga_top, 1
instance = comp, \U3|p_proj.x[7][28]~1144\, U3|p_proj.x[7][28]~1144, vga_top, 1
instance = comp, \U3|p_proj.x[7][28]\, U3|p_proj.x[7][28], vga_top, 1
instance = comp, \U3|p_proj.x[7][29]~1146\, U3|p_proj.x[7][29]~1146, vga_top, 1
instance = comp, \U3|p_proj.x[7][29]\, U3|p_proj.x[7][29], vga_top, 1
instance = comp, \U3|p_proj.x[7][30]~1148\, U3|p_proj.x[7][30]~1148, vga_top, 1
instance = comp, \U3|p_proj.x[7][30]\, U3|p_proj.x[7][30], vga_top, 1
instance = comp, \U3|p_proj.x[7][31]~1150\, U3|p_proj.x[7][31]~1150, vga_top, 1
instance = comp, \U3|p_proj.x[7][31]\, U3|p_proj.x[7][31], vga_top, 1
instance = comp, \U3|LessThan80~25\, U3|LessThan80~25, vga_top, 1
instance = comp, \U3|LessThan80~23\, U3|LessThan80~23, vga_top, 1
instance = comp, \U3|LessThan80~21\, U3|LessThan80~21, vga_top, 1
instance = comp, \U3|LessThan80~22\, U3|LessThan80~22, vga_top, 1
instance = comp, \U3|LessThan80~1\, U3|LessThan80~1, vga_top, 1
instance = comp, \U3|LessThan80~3\, U3|LessThan80~3, vga_top, 1
instance = comp, \U3|LessThan80~5\, U3|LessThan80~5, vga_top, 1
instance = comp, \U3|LessThan80~7\, U3|LessThan80~7, vga_top, 1
instance = comp, \U3|LessThan80~9\, U3|LessThan80~9, vga_top, 1
instance = comp, \U3|LessThan80~11\, U3|LessThan80~11, vga_top, 1
instance = comp, \U3|LessThan80~13\, U3|LessThan80~13, vga_top, 1
instance = comp, \U3|LessThan80~15\, U3|LessThan80~15, vga_top, 1
instance = comp, \U3|LessThan80~17\, U3|LessThan80~17, vga_top, 1
instance = comp, \U3|LessThan80~18\, U3|LessThan80~18, vga_top, 1
instance = comp, \U3|LessThan80~20\, U3|LessThan80~20, vga_top, 1
instance = comp, \U3|LessThan80~24\, U3|LessThan80~24, vga_top, 1
instance = comp, \U3|LessThan80~26\, U3|LessThan80~26, vga_top, 1
instance = comp, \U3|p_proj.y[7][4]\, U3|p_proj.y[7][4], vga_top, 1
instance = comp, \U3|p_proj.y[7][5]~feeder\, U3|p_proj.y[7][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][5]\, U3|p_proj.y[7][5], vga_top, 1
instance = comp, \U3|colorconcat~120\, U3|colorconcat~120, vga_top, 1
instance = comp, \U3|p_proj.y[7][0]\, U3|p_proj.y[7][0], vga_top, 1
instance = comp, \U3|p_proj.y[7][1]~feeder\, U3|p_proj.y[7][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][1]\, U3|p_proj.y[7][1], vga_top, 1
instance = comp, \U3|colorconcat~118\, U3|colorconcat~118, vga_top, 1
instance = comp, \U3|p_proj.y[7][2]\, U3|p_proj.y[7][2], vga_top, 1
instance = comp, \U3|p_proj.y[7][3]~feeder\, U3|p_proj.y[7][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][3]\, U3|p_proj.y[7][3], vga_top, 1
instance = comp, \U3|colorconcat~119\, U3|colorconcat~119, vga_top, 1
instance = comp, \U3|p_proj.y[7][6]\, U3|p_proj.y[7][6], vga_top, 1
instance = comp, \U3|p_proj.y[7][7]~feeder\, U3|p_proj.y[7][7]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][7]\, U3|p_proj.y[7][7], vga_top, 1
instance = comp, \U3|colorconcat~121\, U3|colorconcat~121, vga_top, 1
instance = comp, \U3|colorconcat~122\, U3|colorconcat~122, vga_top, 1
instance = comp, \U3|colorconcat~123\, U3|colorconcat~123, vga_top, 1
instance = comp, \U3|p_proj.x[6][0]~1024\, U3|p_proj.x[6][0]~1024, vga_top, 1
instance = comp, \U3|p_proj.hs1[6]~feeder\, U3|p_proj.hs1[6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[6]~feeder\, U3|p_proj.hs2[6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[6]\, U3|p_proj.hs2[6], vga_top, 1
instance = comp, \U3|Decoder0~14\, U3|Decoder0~14, vga_top, 1
instance = comp, \U3|p_proj.hs1[6]\, U3|p_proj.hs1[6], vga_top, 1
instance = comp, \U3|p_proj.x[6][0]\, U3|p_proj.x[6][0], vga_top, 1
instance = comp, \U3|p_proj.x[6][1]~1026\, U3|p_proj.x[6][1]~1026, vga_top, 1
instance = comp, \U3|p_proj.x[6][1]\, U3|p_proj.x[6][1], vga_top, 1
instance = comp, \U3|p_proj.x[6][2]~1028\, U3|p_proj.x[6][2]~1028, vga_top, 1
instance = comp, \U3|p_proj.x[6][2]\, U3|p_proj.x[6][2], vga_top, 1
instance = comp, \U3|p_proj.x[6][3]~1030\, U3|p_proj.x[6][3]~1030, vga_top, 1
instance = comp, \U3|p_proj.x[6][3]\, U3|p_proj.x[6][3], vga_top, 1
instance = comp, \U3|p_proj.x[6][4]~1032\, U3|p_proj.x[6][4]~1032, vga_top, 1
instance = comp, \U3|p_proj.x[6][4]\, U3|p_proj.x[6][4], vga_top, 1
instance = comp, \U3|p_proj.x[6][5]~1034\, U3|p_proj.x[6][5]~1034, vga_top, 1
instance = comp, \U3|p_proj.x[6][5]\, U3|p_proj.x[6][5], vga_top, 1
instance = comp, \U3|p_proj.x[6][6]~1036\, U3|p_proj.x[6][6]~1036, vga_top, 1
instance = comp, \U3|p_proj.x[6][6]\, U3|p_proj.x[6][6], vga_top, 1
instance = comp, \U3|p_proj.x[6][7]~1038\, U3|p_proj.x[6][7]~1038, vga_top, 1
instance = comp, \U3|p_proj.x[6][7]\, U3|p_proj.x[6][7], vga_top, 1
instance = comp, \U3|p_proj.x[6][8]~1040\, U3|p_proj.x[6][8]~1040, vga_top, 1
instance = comp, \U3|p_proj.x[6][8]\, U3|p_proj.x[6][8], vga_top, 1
instance = comp, \U3|p_proj.x[6][9]~1042\, U3|p_proj.x[6][9]~1042, vga_top, 1
instance = comp, \U3|p_proj.x[6][9]\, U3|p_proj.x[6][9], vga_top, 1
instance = comp, \U3|p_proj.x[6][10]~1044\, U3|p_proj.x[6][10]~1044, vga_top, 1
instance = comp, \U3|p_proj.x[6][10]\, U3|p_proj.x[6][10], vga_top, 1
instance = comp, \U3|p_proj.x[6][11]~1046\, U3|p_proj.x[6][11]~1046, vga_top, 1
instance = comp, \U3|p_proj.x[6][11]\, U3|p_proj.x[6][11], vga_top, 1
instance = comp, \U3|p_proj.x[6][12]~1048\, U3|p_proj.x[6][12]~1048, vga_top, 1
instance = comp, \U3|p_proj.x[6][12]\, U3|p_proj.x[6][12], vga_top, 1
instance = comp, \U3|p_proj.x[6][13]~1050\, U3|p_proj.x[6][13]~1050, vga_top, 1
instance = comp, \U3|p_proj.x[6][13]\, U3|p_proj.x[6][13], vga_top, 1
instance = comp, \U3|p_proj.x[6][14]~1052\, U3|p_proj.x[6][14]~1052, vga_top, 1
instance = comp, \U3|p_proj.x[6][14]\, U3|p_proj.x[6][14], vga_top, 1
instance = comp, \U3|p_proj.x[6][15]~1054\, U3|p_proj.x[6][15]~1054, vga_top, 1
instance = comp, \U3|p_proj.x[6][15]\, U3|p_proj.x[6][15], vga_top, 1
instance = comp, \U3|p_proj.x[6][16]~1056\, U3|p_proj.x[6][16]~1056, vga_top, 1
instance = comp, \U3|p_proj.x[6][16]\, U3|p_proj.x[6][16], vga_top, 1
instance = comp, \U3|p_proj.x[6][17]~1058\, U3|p_proj.x[6][17]~1058, vga_top, 1
instance = comp, \U3|p_proj.x[6][17]\, U3|p_proj.x[6][17], vga_top, 1
instance = comp, \U3|p_proj.x[6][18]~1060\, U3|p_proj.x[6][18]~1060, vga_top, 1
instance = comp, \U3|p_proj.x[6][18]\, U3|p_proj.x[6][18], vga_top, 1
instance = comp, \U3|p_proj.x[6][19]~1062\, U3|p_proj.x[6][19]~1062, vga_top, 1
instance = comp, \U3|p_proj.x[6][19]\, U3|p_proj.x[6][19], vga_top, 1
instance = comp, \U3|p_proj.x[6][20]~1064\, U3|p_proj.x[6][20]~1064, vga_top, 1
instance = comp, \U3|p_proj.x[6][20]\, U3|p_proj.x[6][20], vga_top, 1
instance = comp, \U3|p_proj.x[6][21]~1066\, U3|p_proj.x[6][21]~1066, vga_top, 1
instance = comp, \U3|p_proj.x[6][21]\, U3|p_proj.x[6][21], vga_top, 1
instance = comp, \U3|p_proj.x[6][22]~1068\, U3|p_proj.x[6][22]~1068, vga_top, 1
instance = comp, \U3|p_proj.x[6][22]\, U3|p_proj.x[6][22], vga_top, 1
instance = comp, \U3|p_proj.x[6][23]~1070\, U3|p_proj.x[6][23]~1070, vga_top, 1
instance = comp, \U3|p_proj.x[6][23]\, U3|p_proj.x[6][23], vga_top, 1
instance = comp, \U3|p_proj.x[6][24]~1072\, U3|p_proj.x[6][24]~1072, vga_top, 1
instance = comp, \U3|p_proj.x[6][24]\, U3|p_proj.x[6][24], vga_top, 1
instance = comp, \U3|p_proj.x[6][25]~1074\, U3|p_proj.x[6][25]~1074, vga_top, 1
instance = comp, \U3|p_proj.x[6][25]\, U3|p_proj.x[6][25], vga_top, 1
instance = comp, \U3|p_proj.x[6][26]~1076\, U3|p_proj.x[6][26]~1076, vga_top, 1
instance = comp, \U3|p_proj.x[6][26]\, U3|p_proj.x[6][26], vga_top, 1
instance = comp, \U3|p_proj.x[6][27]~1078\, U3|p_proj.x[6][27]~1078, vga_top, 1
instance = comp, \U3|p_proj.x[6][27]\, U3|p_proj.x[6][27], vga_top, 1
instance = comp, \U3|p_proj.x[6][28]~1080\, U3|p_proj.x[6][28]~1080, vga_top, 1
instance = comp, \U3|p_proj.x[6][28]\, U3|p_proj.x[6][28], vga_top, 1
instance = comp, \U3|p_proj.x[6][29]~1082\, U3|p_proj.x[6][29]~1082, vga_top, 1
instance = comp, \U3|p_proj.x[6][29]\, U3|p_proj.x[6][29], vga_top, 1
instance = comp, \U3|p_proj.x[6][30]~1084\, U3|p_proj.x[6][30]~1084, vga_top, 1
instance = comp, \U3|p_proj.x[6][30]\, U3|p_proj.x[6][30], vga_top, 1
instance = comp, \U3|p_proj.x[6][31]~1086\, U3|p_proj.x[6][31]~1086, vga_top, 1
instance = comp, \U3|p_proj.x[6][31]\, U3|p_proj.x[6][31], vga_top, 1
instance = comp, \U3|LessThan78~25\, U3|LessThan78~25, vga_top, 1
instance = comp, \U3|LessThan78~22\, U3|LessThan78~22, vga_top, 1
instance = comp, \U3|LessThan78~21\, U3|LessThan78~21, vga_top, 1
instance = comp, \U3|LessThan78~1\, U3|LessThan78~1, vga_top, 1
instance = comp, \U3|LessThan78~3\, U3|LessThan78~3, vga_top, 1
instance = comp, \U3|LessThan78~5\, U3|LessThan78~5, vga_top, 1
instance = comp, \U3|LessThan78~7\, U3|LessThan78~7, vga_top, 1
instance = comp, \U3|LessThan78~9\, U3|LessThan78~9, vga_top, 1
instance = comp, \U3|LessThan78~11\, U3|LessThan78~11, vga_top, 1
instance = comp, \U3|LessThan78~13\, U3|LessThan78~13, vga_top, 1
instance = comp, \U3|LessThan78~15\, U3|LessThan78~15, vga_top, 1
instance = comp, \U3|LessThan78~17\, U3|LessThan78~17, vga_top, 1
instance = comp, \U3|LessThan78~18\, U3|LessThan78~18, vga_top, 1
instance = comp, \U3|LessThan78~20\, U3|LessThan78~20, vga_top, 1
instance = comp, \U3|LessThan78~23\, U3|LessThan78~23, vga_top, 1
instance = comp, \U3|LessThan78~24\, U3|LessThan78~24, vga_top, 1
instance = comp, \U3|LessThan78~26\, U3|LessThan78~26, vga_top, 1
instance = comp, \U3|p_proj.y[6][2]\, U3|p_proj.y[6][2], vga_top, 1
instance = comp, \U3|p_proj.y[6][3]\, U3|p_proj.y[6][3], vga_top, 1
instance = comp, \U3|colorconcat~102\, U3|colorconcat~102, vga_top, 1
instance = comp, \U3|p_proj.y[6][6]\, U3|p_proj.y[6][6], vga_top, 1
instance = comp, \U3|p_proj.y[6][7]~feeder\, U3|p_proj.y[6][7]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][7]\, U3|p_proj.y[6][7], vga_top, 1
instance = comp, \U3|colorconcat~104\, U3|colorconcat~104, vga_top, 1
instance = comp, \U3|p_proj.y[6][4]\, U3|p_proj.y[6][4], vga_top, 1
instance = comp, \U3|p_proj.y[6][5]~feeder\, U3|p_proj.y[6][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][5]\, U3|p_proj.y[6][5], vga_top, 1
instance = comp, \U3|colorconcat~103\, U3|colorconcat~103, vga_top, 1
instance = comp, \U3|p_proj.y[6][0]\, U3|p_proj.y[6][0], vga_top, 1
instance = comp, \U3|p_proj.y[6][1]~feeder\, U3|p_proj.y[6][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][1]\, U3|p_proj.y[6][1], vga_top, 1
instance = comp, \U3|colorconcat~101\, U3|colorconcat~101, vga_top, 1
instance = comp, \U3|colorconcat~105\, U3|colorconcat~105, vga_top, 1
instance = comp, \U3|colorconcat~106\, U3|colorconcat~106, vga_top, 1
instance = comp, \U3|p_proj.y[6][22]~feeder\, U3|p_proj.y[6][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][22]\, U3|p_proj.y[6][22], vga_top, 1
instance = comp, \U3|p_proj.y[6][25]~feeder\, U3|p_proj.y[6][25]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][25]\, U3|p_proj.y[6][25], vga_top, 1
instance = comp, \U3|p_proj.y[6][24]\, U3|p_proj.y[6][24], vga_top, 1
instance = comp, \U3|p_proj.y[6][23]~feeder\, U3|p_proj.y[6][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][23]\, U3|p_proj.y[6][23], vga_top, 1
instance = comp, \U3|colorconcat~110\, U3|colorconcat~110, vga_top, 1
instance = comp, \U3|p_proj.y[6][26]~feeder\, U3|p_proj.y[6][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][26]\, U3|p_proj.y[6][26], vga_top, 1
instance = comp, \U3|p_proj.y[6][29]~feeder\, U3|p_proj.y[6][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][29]\, U3|p_proj.y[6][29], vga_top, 1
instance = comp, \U3|p_proj.y[6][28]\, U3|p_proj.y[6][28], vga_top, 1
instance = comp, \U3|p_proj.y[6][27]\, U3|p_proj.y[6][27], vga_top, 1
instance = comp, \U3|colorconcat~109\, U3|colorconcat~109, vga_top, 1
instance = comp, \U3|Add60~0\, U3|Add60~0, vga_top, 1
instance = comp, \U3|Add60~2\, U3|Add60~2, vga_top, 1
instance = comp, \U3|Add60~4\, U3|Add60~4, vga_top, 1
instance = comp, \U3|Add60~6\, U3|Add60~6, vga_top, 1
instance = comp, \U3|Add60~8\, U3|Add60~8, vga_top, 1
instance = comp, \U3|Add60~10\, U3|Add60~10, vga_top, 1
instance = comp, \U3|Add60~12\, U3|Add60~12, vga_top, 1
instance = comp, \U3|Add60~14\, U3|Add60~14, vga_top, 1
instance = comp, \U3|Add60~16\, U3|Add60~16, vga_top, 1
instance = comp, \U3|Add60~18\, U3|Add60~18, vga_top, 1
instance = comp, \U3|Add60~20\, U3|Add60~20, vga_top, 1
instance = comp, \U3|Add60~22\, U3|Add60~22, vga_top, 1
instance = comp, \U3|Add60~24\, U3|Add60~24, vga_top, 1
instance = comp, \U3|Add60~26\, U3|Add60~26, vga_top, 1
instance = comp, \U3|Add60~28\, U3|Add60~28, vga_top, 1
instance = comp, \U3|Add60~30\, U3|Add60~30, vga_top, 1
instance = comp, \U3|Add60~32\, U3|Add60~32, vga_top, 1
instance = comp, \U3|Add60~34\, U3|Add60~34, vga_top, 1
instance = comp, \U3|Add60~36\, U3|Add60~36, vga_top, 1
instance = comp, \U3|Add60~38\, U3|Add60~38, vga_top, 1
instance = comp, \U3|Add60~40\, U3|Add60~40, vga_top, 1
instance = comp, \U3|Add60~42\, U3|Add60~42, vga_top, 1
instance = comp, \U3|Add60~44\, U3|Add60~44, vga_top, 1
instance = comp, \U3|Add60~46\, U3|Add60~46, vga_top, 1
instance = comp, \U3|Add60~48\, U3|Add60~48, vga_top, 1
instance = comp, \U3|Add60~50\, U3|Add60~50, vga_top, 1
instance = comp, \U3|Add60~52\, U3|Add60~52, vga_top, 1
instance = comp, \U3|Add60~54\, U3|Add60~54, vga_top, 1
instance = comp, \U3|Add60~56\, U3|Add60~56, vga_top, 1
instance = comp, \U3|p_proj.y[6][30]\, U3|p_proj.y[6][30], vga_top, 1
instance = comp, \U3|p_proj.y[6][8]\, U3|p_proj.y[6][8], vga_top, 1
instance = comp, \U3|p_proj.y[6][31]~feeder\, U3|p_proj.y[6][31]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][31]\, U3|p_proj.y[6][31], vga_top, 1
instance = comp, \U3|colorconcat~107\, U3|colorconcat~107, vga_top, 1
instance = comp, \U3|colorconcat~108\, U3|colorconcat~108, vga_top, 1
instance = comp, \U3|p_proj.y[6][15]~feeder\, U3|p_proj.y[6][15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][15]\, U3|p_proj.y[6][15], vga_top, 1
instance = comp, \U3|p_proj.y[6][17]~feeder\, U3|p_proj.y[6][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][17]\, U3|p_proj.y[6][17], vga_top, 1
instance = comp, \U3|p_proj.y[6][16]\, U3|p_proj.y[6][16], vga_top, 1
instance = comp, \U3|p_proj.y[6][14]~feeder\, U3|p_proj.y[6][14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][14]\, U3|p_proj.y[6][14], vga_top, 1
instance = comp, \U3|colorconcat~112\, U3|colorconcat~112, vga_top, 1
instance = comp, \U3|p_proj.y[6][18]\, U3|p_proj.y[6][18], vga_top, 1
instance = comp, \U3|p_proj.y[6][19]~feeder\, U3|p_proj.y[6][19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][19]\, U3|p_proj.y[6][19], vga_top, 1
instance = comp, \U3|p_proj.y[6][20]\, U3|p_proj.y[6][20], vga_top, 1
instance = comp, \U3|p_proj.y[6][21]~feeder\, U3|p_proj.y[6][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][21]\, U3|p_proj.y[6][21], vga_top, 1
instance = comp, \U3|colorconcat~111\, U3|colorconcat~111, vga_top, 1
instance = comp, \U3|p_proj.y[6][9]\, U3|p_proj.y[6][9], vga_top, 1
instance = comp, \U3|p_proj.e[6]~feeder\, U3|p_proj.e[6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[6]\, U3|p_proj.e[6], vga_top, 1
instance = comp, \U3|colorconcat~114\, U3|colorconcat~114, vga_top, 1
instance = comp, \U3|p_proj.y[6][10]~feeder\, U3|p_proj.y[6][10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][10]\, U3|p_proj.y[6][10], vga_top, 1
instance = comp, \U3|p_proj.y[6][13]~feeder\, U3|p_proj.y[6][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[6][13]\, U3|p_proj.y[6][13], vga_top, 1
instance = comp, \U3|p_proj.y[6][12]\, U3|p_proj.y[6][12], vga_top, 1
instance = comp, \U3|p_proj.y[6][11]\, U3|p_proj.y[6][11], vga_top, 1
instance = comp, \U3|colorconcat~113\, U3|colorconcat~113, vga_top, 1
instance = comp, \U3|colorconcat~115\, U3|colorconcat~115, vga_top, 1
instance = comp, \U3|colorconcat~116\, U3|colorconcat~116, vga_top, 1
instance = comp, \U3|LessThan79~26\, U3|LessThan79~26, vga_top, 1
instance = comp, \U3|LessThan79~25\, U3|LessThan79~25, vga_top, 1
instance = comp, \U3|LessThan79~23\, U3|LessThan79~23, vga_top, 1
instance = comp, \U3|LessThan79~22\, U3|LessThan79~22, vga_top, 1
instance = comp, \U3|LessThan79~20\, U3|LessThan79~20, vga_top, 1
instance = comp, \U3|LessThan79~1\, U3|LessThan79~1, vga_top, 1
instance = comp, \U3|LessThan79~3\, U3|LessThan79~3, vga_top, 1
instance = comp, \U3|LessThan79~5\, U3|LessThan79~5, vga_top, 1
instance = comp, \U3|LessThan79~7\, U3|LessThan79~7, vga_top, 1
instance = comp, \U3|LessThan79~9\, U3|LessThan79~9, vga_top, 1
instance = comp, \U3|LessThan79~11\, U3|LessThan79~11, vga_top, 1
instance = comp, \U3|LessThan79~13\, U3|LessThan79~13, vga_top, 1
instance = comp, \U3|LessThan79~15\, U3|LessThan79~15, vga_top, 1
instance = comp, \U3|LessThan79~17\, U3|LessThan79~17, vga_top, 1
instance = comp, \U3|LessThan79~18\, U3|LessThan79~18, vga_top, 1
instance = comp, \U3|LessThan79~21\, U3|LessThan79~21, vga_top, 1
instance = comp, \U3|LessThan79~24\, U3|LessThan79~24, vga_top, 1
instance = comp, \U3|colorconcat~117\, U3|colorconcat~117, vga_top, 1
instance = comp, \U3|Add61~0\, U3|Add61~0, vga_top, 1
instance = comp, \U3|Add61~2\, U3|Add61~2, vga_top, 1
instance = comp, \U3|Add61~4\, U3|Add61~4, vga_top, 1
instance = comp, \U3|Add61~6\, U3|Add61~6, vga_top, 1
instance = comp, \U3|Add61~8\, U3|Add61~8, vga_top, 1
instance = comp, \U3|Add61~10\, U3|Add61~10, vga_top, 1
instance = comp, \U3|Add61~12\, U3|Add61~12, vga_top, 1
instance = comp, \U3|Add61~14\, U3|Add61~14, vga_top, 1
instance = comp, \U3|Add61~16\, U3|Add61~16, vga_top, 1
instance = comp, \U3|Add61~18\, U3|Add61~18, vga_top, 1
instance = comp, \U3|Add61~20\, U3|Add61~20, vga_top, 1
instance = comp, \U3|Add61~22\, U3|Add61~22, vga_top, 1
instance = comp, \U3|Add61~24\, U3|Add61~24, vga_top, 1
instance = comp, \U3|Add61~26\, U3|Add61~26, vga_top, 1
instance = comp, \U3|Add61~28\, U3|Add61~28, vga_top, 1
instance = comp, \U3|Add61~30\, U3|Add61~30, vga_top, 1
instance = comp, \U3|Add61~32\, U3|Add61~32, vga_top, 1
instance = comp, \U3|Add61~34\, U3|Add61~34, vga_top, 1
instance = comp, \U3|Add61~36\, U3|Add61~36, vga_top, 1
instance = comp, \U3|Add61~38\, U3|Add61~38, vga_top, 1
instance = comp, \U3|Add61~40\, U3|Add61~40, vga_top, 1
instance = comp, \U3|Add61~42\, U3|Add61~42, vga_top, 1
instance = comp, \U3|Add61~44\, U3|Add61~44, vga_top, 1
instance = comp, \U3|Add61~46\, U3|Add61~46, vga_top, 1
instance = comp, \U3|LessThan81~25\, U3|LessThan81~25, vga_top, 1
instance = comp, \U3|Add61~48\, U3|Add61~48, vga_top, 1
instance = comp, \U3|Add61~50\, U3|Add61~50, vga_top, 1
instance = comp, \U3|Add61~52\, U3|Add61~52, vga_top, 1
instance = comp, \U3|Add61~54\, U3|Add61~54, vga_top, 1
instance = comp, \U3|LessThan81~26\, U3|LessThan81~26, vga_top, 1
instance = comp, \U3|LessThan81~21\, U3|LessThan81~21, vga_top, 1
instance = comp, \U3|LessThan81~22\, U3|LessThan81~22, vga_top, 1
instance = comp, \U3|LessThan81~23\, U3|LessThan81~23, vga_top, 1
instance = comp, \U3|Add61~56\, U3|Add61~56, vga_top, 1
instance = comp, \U3|LessThan81~1\, U3|LessThan81~1, vga_top, 1
instance = comp, \U3|LessThan81~3\, U3|LessThan81~3, vga_top, 1
instance = comp, \U3|LessThan81~5\, U3|LessThan81~5, vga_top, 1
instance = comp, \U3|LessThan81~7\, U3|LessThan81~7, vga_top, 1
instance = comp, \U3|LessThan81~9\, U3|LessThan81~9, vga_top, 1
instance = comp, \U3|LessThan81~11\, U3|LessThan81~11, vga_top, 1
instance = comp, \U3|LessThan81~13\, U3|LessThan81~13, vga_top, 1
instance = comp, \U3|LessThan81~15\, U3|LessThan81~15, vga_top, 1
instance = comp, \U3|LessThan81~17\, U3|LessThan81~17, vga_top, 1
instance = comp, \U3|LessThan81~18\, U3|LessThan81~18, vga_top, 1
instance = comp, \U3|LessThan81~20\, U3|LessThan81~20, vga_top, 1
instance = comp, \U3|LessThan81~24\, U3|LessThan81~24, vga_top, 1
instance = comp, \U3|p_proj.y[7][25]~feeder\, U3|p_proj.y[7][25]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][25]\, U3|p_proj.y[7][25], vga_top, 1
instance = comp, \U3|p_proj.y[7][22]~feeder\, U3|p_proj.y[7][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][22]\, U3|p_proj.y[7][22], vga_top, 1
instance = comp, \U3|p_proj.y[7][24]\, U3|p_proj.y[7][24], vga_top, 1
instance = comp, \U3|p_proj.y[7][23]~feeder\, U3|p_proj.y[7][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][23]\, U3|p_proj.y[7][23], vga_top, 1
instance = comp, \U3|colorconcat~127\, U3|colorconcat~127, vga_top, 1
instance = comp, \U3|p_proj.y[7][29]\, U3|p_proj.y[7][29], vga_top, 1
instance = comp, \U3|p_proj.y[7][28]\, U3|p_proj.y[7][28], vga_top, 1
instance = comp, \U3|p_proj.y[7][27]\, U3|p_proj.y[7][27], vga_top, 1
instance = comp, \U3|p_proj.y[7][26]\, U3|p_proj.y[7][26], vga_top, 1
instance = comp, \U3|colorconcat~126\, U3|colorconcat~126, vga_top, 1
instance = comp, \U3|p_proj.y[7][30]\, U3|p_proj.y[7][30], vga_top, 1
instance = comp, \U3|p_proj.y[7][8]\, U3|p_proj.y[7][8], vga_top, 1
instance = comp, \U3|p_proj.y[7][31]~feeder\, U3|p_proj.y[7][31]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][31]\, U3|p_proj.y[7][31], vga_top, 1
instance = comp, \U3|colorconcat~124\, U3|colorconcat~124, vga_top, 1
instance = comp, \U3|colorconcat~125\, U3|colorconcat~125, vga_top, 1
instance = comp, \U3|p_proj.y[7][18]~feeder\, U3|p_proj.y[7][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][18]\, U3|p_proj.y[7][18], vga_top, 1
instance = comp, \U3|p_proj.y[7][19]~feeder\, U3|p_proj.y[7][19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][19]\, U3|p_proj.y[7][19], vga_top, 1
instance = comp, \U3|p_proj.y[7][20]\, U3|p_proj.y[7][20], vga_top, 1
instance = comp, \U3|p_proj.y[7][21]~feeder\, U3|p_proj.y[7][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][21]\, U3|p_proj.y[7][21], vga_top, 1
instance = comp, \U3|colorconcat~128\, U3|colorconcat~128, vga_top, 1
instance = comp, \U3|p_proj.y[7][14]~feeder\, U3|p_proj.y[7][14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][14]\, U3|p_proj.y[7][14], vga_top, 1
instance = comp, \U3|p_proj.y[7][15]~feeder\, U3|p_proj.y[7][15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][15]\, U3|p_proj.y[7][15], vga_top, 1
instance = comp, \U3|p_proj.y[7][16]\, U3|p_proj.y[7][16], vga_top, 1
instance = comp, \U3|p_proj.y[7][17]~feeder\, U3|p_proj.y[7][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][17]\, U3|p_proj.y[7][17], vga_top, 1
instance = comp, \U3|colorconcat~129\, U3|colorconcat~129, vga_top, 1
instance = comp, \U3|p_proj.y[7][10]~feeder\, U3|p_proj.y[7][10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][10]\, U3|p_proj.y[7][10], vga_top, 1
instance = comp, \U3|p_proj.y[7][12]~feeder\, U3|p_proj.y[7][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][12]\, U3|p_proj.y[7][12], vga_top, 1
instance = comp, \U3|p_proj.y[7][11]\, U3|p_proj.y[7][11], vga_top, 1
instance = comp, \U3|p_proj.y[7][13]~feeder\, U3|p_proj.y[7][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[7][13]\, U3|p_proj.y[7][13], vga_top, 1
instance = comp, \U3|colorconcat~130\, U3|colorconcat~130, vga_top, 1
instance = comp, \U3|p_proj.y[7][9]\, U3|p_proj.y[7][9], vga_top, 1
instance = comp, \U3|p_proj.e[7]~feeder\, U3|p_proj.e[7]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[7]\, U3|p_proj.e[7], vga_top, 1
instance = comp, \U3|colorconcat~131\, U3|colorconcat~131, vga_top, 1
instance = comp, \U3|colorconcat~132\, U3|colorconcat~132, vga_top, 1
instance = comp, \U3|colorconcat~133\, U3|colorconcat~133, vga_top, 1
instance = comp, \U3|colorconcat~134\, U3|colorconcat~134, vga_top, 1
instance = comp, \U3|colorconcat~135\, U3|colorconcat~135, vga_top, 1
instance = comp, \U3|p_proj.x[0][0]~640\, U3|p_proj.x[0][0]~640, vga_top, 1
instance = comp, \U3|p_proj.hs1[0]~feeder\, U3|p_proj.hs1[0]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[0]~feeder\, U3|p_proj.hs2[0]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[0]\, U3|p_proj.hs2[0], vga_top, 1
instance = comp, \U3|Decoder0~5\, U3|Decoder0~5, vga_top, 1
instance = comp, \U3|p_proj.hs1[0]\, U3|p_proj.hs1[0], vga_top, 1
instance = comp, \U3|p_proj.x[0][0]\, U3|p_proj.x[0][0], vga_top, 1
instance = comp, \U3|p_proj.x[0][1]~642\, U3|p_proj.x[0][1]~642, vga_top, 1
instance = comp, \U3|p_proj.x[0][1]\, U3|p_proj.x[0][1], vga_top, 1
instance = comp, \U3|p_proj.x[0][2]~644\, U3|p_proj.x[0][2]~644, vga_top, 1
instance = comp, \U3|p_proj.x[0][2]\, U3|p_proj.x[0][2], vga_top, 1
instance = comp, \U3|p_proj.x[0][3]~646\, U3|p_proj.x[0][3]~646, vga_top, 1
instance = comp, \U3|p_proj.x[0][3]\, U3|p_proj.x[0][3], vga_top, 1
instance = comp, \U3|p_proj.x[0][4]~648\, U3|p_proj.x[0][4]~648, vga_top, 1
instance = comp, \U3|p_proj.x[0][4]\, U3|p_proj.x[0][4], vga_top, 1
instance = comp, \U3|p_proj.x[0][5]~650\, U3|p_proj.x[0][5]~650, vga_top, 1
instance = comp, \U3|p_proj.x[0][5]\, U3|p_proj.x[0][5], vga_top, 1
instance = comp, \U3|p_proj.x[0][6]~652\, U3|p_proj.x[0][6]~652, vga_top, 1
instance = comp, \U3|p_proj.x[0][6]\, U3|p_proj.x[0][6], vga_top, 1
instance = comp, \U3|p_proj.x[0][7]~654\, U3|p_proj.x[0][7]~654, vga_top, 1
instance = comp, \U3|p_proj.x[0][7]\, U3|p_proj.x[0][7], vga_top, 1
instance = comp, \U3|p_proj.x[0][8]~656\, U3|p_proj.x[0][8]~656, vga_top, 1
instance = comp, \U3|p_proj.x[0][8]\, U3|p_proj.x[0][8], vga_top, 1
instance = comp, \U3|p_proj.x[0][9]~658\, U3|p_proj.x[0][9]~658, vga_top, 1
instance = comp, \U3|p_proj.x[0][9]\, U3|p_proj.x[0][9], vga_top, 1
instance = comp, \U3|p_proj.x[0][10]~660\, U3|p_proj.x[0][10]~660, vga_top, 1
instance = comp, \U3|p_proj.x[0][10]\, U3|p_proj.x[0][10], vga_top, 1
instance = comp, \U3|p_proj.x[0][11]~662\, U3|p_proj.x[0][11]~662, vga_top, 1
instance = comp, \U3|p_proj.x[0][11]\, U3|p_proj.x[0][11], vga_top, 1
instance = comp, \U3|p_proj.x[0][12]~664\, U3|p_proj.x[0][12]~664, vga_top, 1
instance = comp, \U3|p_proj.x[0][12]\, U3|p_proj.x[0][12], vga_top, 1
instance = comp, \U3|p_proj.x[0][13]~666\, U3|p_proj.x[0][13]~666, vga_top, 1
instance = comp, \U3|p_proj.x[0][13]\, U3|p_proj.x[0][13], vga_top, 1
instance = comp, \U3|p_proj.x[0][14]~668\, U3|p_proj.x[0][14]~668, vga_top, 1
instance = comp, \U3|p_proj.x[0][14]\, U3|p_proj.x[0][14], vga_top, 1
instance = comp, \U3|p_proj.x[0][15]~670\, U3|p_proj.x[0][15]~670, vga_top, 1
instance = comp, \U3|p_proj.x[0][15]\, U3|p_proj.x[0][15], vga_top, 1
instance = comp, \U3|p_proj.x[0][16]~672\, U3|p_proj.x[0][16]~672, vga_top, 1
instance = comp, \U3|p_proj.x[0][16]\, U3|p_proj.x[0][16], vga_top, 1
instance = comp, \U3|p_proj.x[0][17]~674\, U3|p_proj.x[0][17]~674, vga_top, 1
instance = comp, \U3|p_proj.x[0][17]\, U3|p_proj.x[0][17], vga_top, 1
instance = comp, \U3|p_proj.x[0][18]~676\, U3|p_proj.x[0][18]~676, vga_top, 1
instance = comp, \U3|p_proj.x[0][18]\, U3|p_proj.x[0][18], vga_top, 1
instance = comp, \U3|p_proj.x[0][19]~678\, U3|p_proj.x[0][19]~678, vga_top, 1
instance = comp, \U3|p_proj.x[0][19]\, U3|p_proj.x[0][19], vga_top, 1
instance = comp, \U3|p_proj.x[0][20]~680\, U3|p_proj.x[0][20]~680, vga_top, 1
instance = comp, \U3|p_proj.x[0][20]\, U3|p_proj.x[0][20], vga_top, 1
instance = comp, \U3|p_proj.x[0][21]~682\, U3|p_proj.x[0][21]~682, vga_top, 1
instance = comp, \U3|p_proj.x[0][21]\, U3|p_proj.x[0][21], vga_top, 1
instance = comp, \U3|p_proj.x[0][22]~684\, U3|p_proj.x[0][22]~684, vga_top, 1
instance = comp, \U3|p_proj.x[0][22]\, U3|p_proj.x[0][22], vga_top, 1
instance = comp, \U3|p_proj.x[0][23]~686\, U3|p_proj.x[0][23]~686, vga_top, 1
instance = comp, \U3|p_proj.x[0][23]\, U3|p_proj.x[0][23], vga_top, 1
instance = comp, \U3|p_proj.x[0][24]~688\, U3|p_proj.x[0][24]~688, vga_top, 1
instance = comp, \U3|p_proj.x[0][24]\, U3|p_proj.x[0][24], vga_top, 1
instance = comp, \U3|p_proj.x[0][25]~690\, U3|p_proj.x[0][25]~690, vga_top, 1
instance = comp, \U3|p_proj.x[0][25]\, U3|p_proj.x[0][25], vga_top, 1
instance = comp, \U3|p_proj.x[0][26]~692\, U3|p_proj.x[0][26]~692, vga_top, 1
instance = comp, \U3|p_proj.x[0][26]\, U3|p_proj.x[0][26], vga_top, 1
instance = comp, \U3|p_proj.x[0][27]~694\, U3|p_proj.x[0][27]~694, vga_top, 1
instance = comp, \U3|p_proj.x[0][27]\, U3|p_proj.x[0][27], vga_top, 1
instance = comp, \U3|p_proj.x[0][28]~696\, U3|p_proj.x[0][28]~696, vga_top, 1
instance = comp, \U3|p_proj.x[0][28]\, U3|p_proj.x[0][28], vga_top, 1
instance = comp, \U3|p_proj.x[0][29]~698\, U3|p_proj.x[0][29]~698, vga_top, 1
instance = comp, \U3|p_proj.x[0][29]\, U3|p_proj.x[0][29], vga_top, 1
instance = comp, \U3|p_proj.x[0][30]~700\, U3|p_proj.x[0][30]~700, vga_top, 1
instance = comp, \U3|p_proj.x[0][30]\, U3|p_proj.x[0][30], vga_top, 1
instance = comp, \U3|p_proj.x[0][31]~702\, U3|p_proj.x[0][31]~702, vga_top, 1
instance = comp, \U3|p_proj.x[0][31]\, U3|p_proj.x[0][31], vga_top, 1
instance = comp, \U3|p_proj.y[0][4]~feeder\, U3|p_proj.y[0][4]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][4]\, U3|p_proj.y[0][4], vga_top, 1
instance = comp, \U3|p_proj.y[0][5]\, U3|p_proj.y[0][5], vga_top, 1
instance = comp, \U3|colorconcat~2\, U3|colorconcat~2, vga_top, 1
instance = comp, \U3|p_proj.y[0][7]\, U3|p_proj.y[0][7], vga_top, 1
instance = comp, \U3|p_proj.y[0][6]~feeder\, U3|p_proj.y[0][6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][6]\, U3|p_proj.y[0][6], vga_top, 1
instance = comp, \U3|colorconcat~3\, U3|colorconcat~3, vga_top, 1
instance = comp, \U3|p_proj.y[0][3]\, U3|p_proj.y[0][3], vga_top, 1
instance = comp, \U3|p_proj.y[0][2]~feeder\, U3|p_proj.y[0][2]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][2]\, U3|p_proj.y[0][2], vga_top, 1
instance = comp, \U3|colorconcat~1\, U3|colorconcat~1, vga_top, 1
instance = comp, \U3|p_proj.y[0][0]\, U3|p_proj.y[0][0], vga_top, 1
instance = comp, \U3|p_proj.y[0][1]~feeder\, U3|p_proj.y[0][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][1]\, U3|p_proj.y[0][1], vga_top, 1
instance = comp, \U3|colorconcat~0\, U3|colorconcat~0, vga_top, 1
instance = comp, \U3|colorconcat~4\, U3|colorconcat~4, vga_top, 1
instance = comp, \U3|LessThan66~25\, U3|LessThan66~25, vga_top, 1
instance = comp, \U3|LessThan66~22\, U3|LessThan66~22, vga_top, 1
instance = comp, \U3|LessThan66~21\, U3|LessThan66~21, vga_top, 1
instance = comp, \U3|LessThan66~23\, U3|LessThan66~23, vga_top, 1
instance = comp, \U3|LessThan66~1\, U3|LessThan66~1, vga_top, 1
instance = comp, \U3|LessThan66~3\, U3|LessThan66~3, vga_top, 1
instance = comp, \U3|LessThan66~5\, U3|LessThan66~5, vga_top, 1
instance = comp, \U3|LessThan66~7\, U3|LessThan66~7, vga_top, 1
instance = comp, \U3|LessThan66~9\, U3|LessThan66~9, vga_top, 1
instance = comp, \U3|LessThan66~11\, U3|LessThan66~11, vga_top, 1
instance = comp, \U3|LessThan66~13\, U3|LessThan66~13, vga_top, 1
instance = comp, \U3|LessThan66~15\, U3|LessThan66~15, vga_top, 1
instance = comp, \U3|LessThan66~17\, U3|LessThan66~17, vga_top, 1
instance = comp, \U3|LessThan66~18\, U3|LessThan66~18, vga_top, 1
instance = comp, \U3|LessThan66~20\, U3|LessThan66~20, vga_top, 1
instance = comp, \U3|LessThan66~24\, U3|LessThan66~24, vga_top, 1
instance = comp, \U3|LessThan66~26\, U3|LessThan66~26, vga_top, 1
instance = comp, \U3|colorconcat~5\, U3|colorconcat~5, vga_top, 1
instance = comp, \U3|p_proj.x[1][0]~704\, U3|p_proj.x[1][0]~704, vga_top, 1
instance = comp, \U3|p_proj.hs1[1]~feeder\, U3|p_proj.hs1[1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[1]~feeder\, U3|p_proj.hs2[1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[1]\, U3|p_proj.hs2[1], vga_top, 1
instance = comp, \U3|Decoder0~8\, U3|Decoder0~8, vga_top, 1
instance = comp, \U3|p_proj.hs1[1]\, U3|p_proj.hs1[1], vga_top, 1
instance = comp, \U3|p_proj.x[1][0]\, U3|p_proj.x[1][0], vga_top, 1
instance = comp, \U3|p_proj.x[1][1]~706\, U3|p_proj.x[1][1]~706, vga_top, 1
instance = comp, \U3|p_proj.x[1][1]\, U3|p_proj.x[1][1], vga_top, 1
instance = comp, \U3|p_proj.x[1][2]~708\, U3|p_proj.x[1][2]~708, vga_top, 1
instance = comp, \U3|p_proj.x[1][2]\, U3|p_proj.x[1][2], vga_top, 1
instance = comp, \U3|p_proj.x[1][3]~710\, U3|p_proj.x[1][3]~710, vga_top, 1
instance = comp, \U3|p_proj.x[1][3]\, U3|p_proj.x[1][3], vga_top, 1
instance = comp, \U3|p_proj.x[1][4]~712\, U3|p_proj.x[1][4]~712, vga_top, 1
instance = comp, \U3|p_proj.x[1][4]\, U3|p_proj.x[1][4], vga_top, 1
instance = comp, \U3|p_proj.x[1][5]~714\, U3|p_proj.x[1][5]~714, vga_top, 1
instance = comp, \U3|p_proj.x[1][5]\, U3|p_proj.x[1][5], vga_top, 1
instance = comp, \U3|p_proj.x[1][6]~716\, U3|p_proj.x[1][6]~716, vga_top, 1
instance = comp, \U3|p_proj.x[1][6]\, U3|p_proj.x[1][6], vga_top, 1
instance = comp, \U3|p_proj.x[1][7]~718\, U3|p_proj.x[1][7]~718, vga_top, 1
instance = comp, \U3|p_proj.x[1][7]\, U3|p_proj.x[1][7], vga_top, 1
instance = comp, \U3|p_proj.x[1][8]~720\, U3|p_proj.x[1][8]~720, vga_top, 1
instance = comp, \U3|p_proj.x[1][8]\, U3|p_proj.x[1][8], vga_top, 1
instance = comp, \U3|p_proj.x[1][9]~722\, U3|p_proj.x[1][9]~722, vga_top, 1
instance = comp, \U3|p_proj.x[1][9]\, U3|p_proj.x[1][9], vga_top, 1
instance = comp, \U3|p_proj.x[1][10]~724\, U3|p_proj.x[1][10]~724, vga_top, 1
instance = comp, \U3|p_proj.x[1][10]\, U3|p_proj.x[1][10], vga_top, 1
instance = comp, \U3|p_proj.x[1][11]~726\, U3|p_proj.x[1][11]~726, vga_top, 1
instance = comp, \U3|p_proj.x[1][11]\, U3|p_proj.x[1][11], vga_top, 1
instance = comp, \U3|p_proj.x[1][12]~728\, U3|p_proj.x[1][12]~728, vga_top, 1
instance = comp, \U3|p_proj.x[1][12]\, U3|p_proj.x[1][12], vga_top, 1
instance = comp, \U3|p_proj.x[1][13]~730\, U3|p_proj.x[1][13]~730, vga_top, 1
instance = comp, \U3|p_proj.x[1][13]\, U3|p_proj.x[1][13], vga_top, 1
instance = comp, \U3|p_proj.x[1][14]~732\, U3|p_proj.x[1][14]~732, vga_top, 1
instance = comp, \U3|p_proj.x[1][14]\, U3|p_proj.x[1][14], vga_top, 1
instance = comp, \U3|p_proj.x[1][15]~734\, U3|p_proj.x[1][15]~734, vga_top, 1
instance = comp, \U3|p_proj.x[1][15]\, U3|p_proj.x[1][15], vga_top, 1
instance = comp, \U3|p_proj.x[1][16]~736\, U3|p_proj.x[1][16]~736, vga_top, 1
instance = comp, \U3|p_proj.x[1][16]\, U3|p_proj.x[1][16], vga_top, 1
instance = comp, \U3|p_proj.x[1][17]~738\, U3|p_proj.x[1][17]~738, vga_top, 1
instance = comp, \U3|p_proj.x[1][17]\, U3|p_proj.x[1][17], vga_top, 1
instance = comp, \U3|p_proj.x[1][18]~740\, U3|p_proj.x[1][18]~740, vga_top, 1
instance = comp, \U3|p_proj.x[1][18]\, U3|p_proj.x[1][18], vga_top, 1
instance = comp, \U3|p_proj.x[1][19]~742\, U3|p_proj.x[1][19]~742, vga_top, 1
instance = comp, \U3|p_proj.x[1][19]\, U3|p_proj.x[1][19], vga_top, 1
instance = comp, \U3|p_proj.x[1][20]~744\, U3|p_proj.x[1][20]~744, vga_top, 1
instance = comp, \U3|p_proj.x[1][20]\, U3|p_proj.x[1][20], vga_top, 1
instance = comp, \U3|p_proj.x[1][21]~746\, U3|p_proj.x[1][21]~746, vga_top, 1
instance = comp, \U3|p_proj.x[1][21]\, U3|p_proj.x[1][21], vga_top, 1
instance = comp, \U3|p_proj.x[1][22]~748\, U3|p_proj.x[1][22]~748, vga_top, 1
instance = comp, \U3|p_proj.x[1][22]\, U3|p_proj.x[1][22], vga_top, 1
instance = comp, \U3|p_proj.x[1][23]~750\, U3|p_proj.x[1][23]~750, vga_top, 1
instance = comp, \U3|p_proj.x[1][23]\, U3|p_proj.x[1][23], vga_top, 1
instance = comp, \U3|p_proj.x[1][24]~752\, U3|p_proj.x[1][24]~752, vga_top, 1
instance = comp, \U3|p_proj.x[1][24]\, U3|p_proj.x[1][24], vga_top, 1
instance = comp, \U3|p_proj.x[1][25]~754\, U3|p_proj.x[1][25]~754, vga_top, 1
instance = comp, \U3|p_proj.x[1][25]\, U3|p_proj.x[1][25], vga_top, 1
instance = comp, \U3|p_proj.x[1][26]~756\, U3|p_proj.x[1][26]~756, vga_top, 1
instance = comp, \U3|p_proj.x[1][26]\, U3|p_proj.x[1][26], vga_top, 1
instance = comp, \U3|p_proj.x[1][27]~758\, U3|p_proj.x[1][27]~758, vga_top, 1
instance = comp, \U3|p_proj.x[1][27]\, U3|p_proj.x[1][27], vga_top, 1
instance = comp, \U3|p_proj.x[1][28]~760\, U3|p_proj.x[1][28]~760, vga_top, 1
instance = comp, \U3|p_proj.x[1][28]\, U3|p_proj.x[1][28], vga_top, 1
instance = comp, \U3|p_proj.x[1][29]~762\, U3|p_proj.x[1][29]~762, vga_top, 1
instance = comp, \U3|p_proj.x[1][29]\, U3|p_proj.x[1][29], vga_top, 1
instance = comp, \U3|p_proj.x[1][30]~764\, U3|p_proj.x[1][30]~764, vga_top, 1
instance = comp, \U3|p_proj.x[1][30]\, U3|p_proj.x[1][30], vga_top, 1
instance = comp, \U3|p_proj.x[1][31]~766\, U3|p_proj.x[1][31]~766, vga_top, 1
instance = comp, \U3|p_proj.x[1][31]\, U3|p_proj.x[1][31], vga_top, 1
instance = comp, \U3|LessThan68~23\, U3|LessThan68~23, vga_top, 1
instance = comp, \U3|LessThan68~22\, U3|LessThan68~22, vga_top, 1
instance = comp, \U3|LessThan68~21\, U3|LessThan68~21, vga_top, 1
instance = comp, \U3|LessThan68~1\, U3|LessThan68~1, vga_top, 1
instance = comp, \U3|LessThan68~3\, U3|LessThan68~3, vga_top, 1
instance = comp, \U3|LessThan68~5\, U3|LessThan68~5, vga_top, 1
instance = comp, \U3|LessThan68~7\, U3|LessThan68~7, vga_top, 1
instance = comp, \U3|LessThan68~9\, U3|LessThan68~9, vga_top, 1
instance = comp, \U3|LessThan68~11\, U3|LessThan68~11, vga_top, 1
instance = comp, \U3|LessThan68~13\, U3|LessThan68~13, vga_top, 1
instance = comp, \U3|LessThan68~15\, U3|LessThan68~15, vga_top, 1
instance = comp, \U3|LessThan68~17\, U3|LessThan68~17, vga_top, 1
instance = comp, \U3|LessThan68~18\, U3|LessThan68~18, vga_top, 1
instance = comp, \U3|LessThan68~20\, U3|LessThan68~20, vga_top, 1
instance = comp, \U3|LessThan68~24\, U3|LessThan68~24, vga_top, 1
instance = comp, \U3|LessThan68~25\, U3|LessThan68~25, vga_top, 1
instance = comp, \U3|LessThan68~26\, U3|LessThan68~26, vga_top, 1
instance = comp, \U3|p_proj.y[1][3]\, U3|p_proj.y[1][3], vga_top, 1
instance = comp, \U3|p_proj.y[1][2]~feeder\, U3|p_proj.y[1][2]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][2]\, U3|p_proj.y[1][2], vga_top, 1
instance = comp, \U3|colorconcat~17\, U3|colorconcat~17, vga_top, 1
instance = comp, \U3|p_proj.y[1][0]\, U3|p_proj.y[1][0], vga_top, 1
instance = comp, \U3|p_proj.y[1][1]~feeder\, U3|p_proj.y[1][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][1]\, U3|p_proj.y[1][1], vga_top, 1
instance = comp, \U3|colorconcat~16\, U3|colorconcat~16, vga_top, 1
instance = comp, \U3|p_proj.y[1][7]\, U3|p_proj.y[1][7], vga_top, 1
instance = comp, \U3|p_proj.y[1][6]~feeder\, U3|p_proj.y[1][6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][6]\, U3|p_proj.y[1][6], vga_top, 1
instance = comp, \U3|colorconcat~19\, U3|colorconcat~19, vga_top, 1
instance = comp, \U3|p_proj.y[1][5]\, U3|p_proj.y[1][5], vga_top, 1
instance = comp, \U3|p_proj.y[1][4]~feeder\, U3|p_proj.y[1][4]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][4]\, U3|p_proj.y[1][4], vga_top, 1
instance = comp, \U3|colorconcat~18\, U3|colorconcat~18, vga_top, 1
instance = comp, \U3|colorconcat~20\, U3|colorconcat~20, vga_top, 1
instance = comp, \U3|colorconcat~21\, U3|colorconcat~21, vga_top, 1
instance = comp, \U3|Add54~0\, U3|Add54~0, vga_top, 1
instance = comp, \U3|Add54~2\, U3|Add54~2, vga_top, 1
instance = comp, \U3|Add54~4\, U3|Add54~4, vga_top, 1
instance = comp, \U3|Add54~6\, U3|Add54~6, vga_top, 1
instance = comp, \U3|Add54~8\, U3|Add54~8, vga_top, 1
instance = comp, \U3|Add54~10\, U3|Add54~10, vga_top, 1
instance = comp, \U3|Add54~12\, U3|Add54~12, vga_top, 1
instance = comp, \U3|Add54~14\, U3|Add54~14, vga_top, 1
instance = comp, \U3|Add54~16\, U3|Add54~16, vga_top, 1
instance = comp, \U3|Add54~18\, U3|Add54~18, vga_top, 1
instance = comp, \U3|Add54~20\, U3|Add54~20, vga_top, 1
instance = comp, \U3|Add54~22\, U3|Add54~22, vga_top, 1
instance = comp, \U3|Add54~24\, U3|Add54~24, vga_top, 1
instance = comp, \U3|Add54~26\, U3|Add54~26, vga_top, 1
instance = comp, \U3|Add54~28\, U3|Add54~28, vga_top, 1
instance = comp, \U3|Add54~30\, U3|Add54~30, vga_top, 1
instance = comp, \U3|Add54~32\, U3|Add54~32, vga_top, 1
instance = comp, \U3|Add54~34\, U3|Add54~34, vga_top, 1
instance = comp, \U3|Add54~36\, U3|Add54~36, vga_top, 1
instance = comp, \U3|Add54~38\, U3|Add54~38, vga_top, 1
instance = comp, \U3|Add54~40\, U3|Add54~40, vga_top, 1
instance = comp, \U3|Add54~42\, U3|Add54~42, vga_top, 1
instance = comp, \U3|Add54~44\, U3|Add54~44, vga_top, 1
instance = comp, \U3|Add54~46\, U3|Add54~46, vga_top, 1
instance = comp, \U3|LessThan67~25\, U3|LessThan67~25, vga_top, 1
instance = comp, \U3|Add54~48\, U3|Add54~48, vga_top, 1
instance = comp, \U3|Add54~50\, U3|Add54~50, vga_top, 1
instance = comp, \U3|Add54~52\, U3|Add54~52, vga_top, 1
instance = comp, \U3|Add54~54\, U3|Add54~54, vga_top, 1
instance = comp, \U3|LessThan67~26\, U3|LessThan67~26, vga_top, 1
instance = comp, \U3|p_proj.y[0][23]~feeder\, U3|p_proj.y[0][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][23]\, U3|p_proj.y[0][23], vga_top, 1
instance = comp, \U3|p_proj.y[0][24]~feeder\, U3|p_proj.y[0][24]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][24]\, U3|p_proj.y[0][24], vga_top, 1
instance = comp, \U3|p_proj.y[0][22]\, U3|p_proj.y[0][22], vga_top, 1
instance = comp, \U3|p_proj.y[0][25]~feeder\, U3|p_proj.y[0][25]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][25]\, U3|p_proj.y[0][25], vga_top, 1
instance = comp, \U3|colorconcat~8\, U3|colorconcat~8, vga_top, 1
instance = comp, \U3|p_proj.y[0][28]~feeder\, U3|p_proj.y[0][28]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][28]\, U3|p_proj.y[0][28], vga_top, 1
instance = comp, \U3|p_proj.y[0][29]~feeder\, U3|p_proj.y[0][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][29]\, U3|p_proj.y[0][29], vga_top, 1
instance = comp, \U3|p_proj.y[0][26]\, U3|p_proj.y[0][26], vga_top, 1
instance = comp, \U3|p_proj.y[0][27]~feeder\, U3|p_proj.y[0][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][27]\, U3|p_proj.y[0][27], vga_top, 1
instance = comp, \U3|colorconcat~7\, U3|colorconcat~7, vga_top, 1
instance = comp, \U3|p_proj.y[0][11]~feeder\, U3|p_proj.y[0][11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][11]\, U3|p_proj.y[0][11], vga_top, 1
instance = comp, \U3|p_proj.y[0][12]\, U3|p_proj.y[0][12], vga_top, 1
instance = comp, \U3|p_proj.y[0][10]\, U3|p_proj.y[0][10], vga_top, 1
instance = comp, \U3|p_proj.y[0][13]~feeder\, U3|p_proj.y[0][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][13]\, U3|p_proj.y[0][13], vga_top, 1
instance = comp, \U3|colorconcat~11\, U3|colorconcat~11, vga_top, 1
instance = comp, \U3|p_proj.y[0][20]~feeder\, U3|p_proj.y[0][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][20]\, U3|p_proj.y[0][20], vga_top, 1
instance = comp, \U3|p_proj.y[0][19]~feeder\, U3|p_proj.y[0][19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][19]\, U3|p_proj.y[0][19], vga_top, 1
instance = comp, \U3|p_proj.y[0][18]\, U3|p_proj.y[0][18], vga_top, 1
instance = comp, \U3|p_proj.y[0][21]~feeder\, U3|p_proj.y[0][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][21]\, U3|p_proj.y[0][21], vga_top, 1
instance = comp, \U3|colorconcat~9\, U3|colorconcat~9, vga_top, 1
instance = comp, \U3|p_proj.y[0][15]~feeder\, U3|p_proj.y[0][15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][15]\, U3|p_proj.y[0][15], vga_top, 1
instance = comp, \U3|p_proj.y[0][17]~feeder\, U3|p_proj.y[0][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[0][17]\, U3|p_proj.y[0][17], vga_top, 1
instance = comp, \U3|p_proj.y[0][14]\, U3|p_proj.y[0][14], vga_top, 1
instance = comp, \U3|p_proj.y[0][16]\, U3|p_proj.y[0][16], vga_top, 1
instance = comp, \U3|colorconcat~10\, U3|colorconcat~10, vga_top, 1
instance = comp, \U3|p_proj.y[0][9]\, U3|p_proj.y[0][9], vga_top, 1
instance = comp, \U3|p_proj.e[0]~feeder\, U3|p_proj.e[0]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[0]\, U3|p_proj.e[0], vga_top, 1
instance = comp, \U3|colorconcat~12\, U3|colorconcat~12, vga_top, 1
instance = comp, \U3|colorconcat~13\, U3|colorconcat~13, vga_top, 1
instance = comp, \U3|p_proj.y[0][8]\, U3|p_proj.y[0][8], vga_top, 1
instance = comp, \U3|Equal14~0\, U3|Equal14~0, vga_top, 1
instance = comp, \U3|p_proj.y[0][31]\, U3|p_proj.y[0][31], vga_top, 1
instance = comp, \U3|p_proj.y[0][30]\, U3|p_proj.y[0][30], vga_top, 1
instance = comp, \U3|Add54~56\, U3|Add54~56, vga_top, 1
instance = comp, \U3|colorconcat~6\, U3|colorconcat~6, vga_top, 1
instance = comp, \U3|colorconcat~14\, U3|colorconcat~14, vga_top, 1
instance = comp, \U3|LessThan67~23\, U3|LessThan67~23, vga_top, 1
instance = comp, \U3|LessThan67~22\, U3|LessThan67~22, vga_top, 1
instance = comp, \U3|LessThan67~20\, U3|LessThan67~20, vga_top, 1
instance = comp, \U3|LessThan67~1\, U3|LessThan67~1, vga_top, 1
instance = comp, \U3|LessThan67~3\, U3|LessThan67~3, vga_top, 1
instance = comp, \U3|LessThan67~5\, U3|LessThan67~5, vga_top, 1
instance = comp, \U3|LessThan67~7\, U3|LessThan67~7, vga_top, 1
instance = comp, \U3|LessThan67~9\, U3|LessThan67~9, vga_top, 1
instance = comp, \U3|LessThan67~11\, U3|LessThan67~11, vga_top, 1
instance = comp, \U3|LessThan67~13\, U3|LessThan67~13, vga_top, 1
instance = comp, \U3|LessThan67~15\, U3|LessThan67~15, vga_top, 1
instance = comp, \U3|LessThan67~17\, U3|LessThan67~17, vga_top, 1
instance = comp, \U3|LessThan67~18\, U3|LessThan67~18, vga_top, 1
instance = comp, \U3|LessThan67~21\, U3|LessThan67~21, vga_top, 1
instance = comp, \U3|LessThan67~24\, U3|LessThan67~24, vga_top, 1
instance = comp, \U3|colorconcat~15\, U3|colorconcat~15, vga_top, 1
instance = comp, \U3|Add55~0\, U3|Add55~0, vga_top, 1
instance = comp, \U3|Add55~2\, U3|Add55~2, vga_top, 1
instance = comp, \U3|Add55~4\, U3|Add55~4, vga_top, 1
instance = comp, \U3|Add55~6\, U3|Add55~6, vga_top, 1
instance = comp, \U3|Add55~8\, U3|Add55~8, vga_top, 1
instance = comp, \U3|Add55~10\, U3|Add55~10, vga_top, 1
instance = comp, \U3|Add55~12\, U3|Add55~12, vga_top, 1
instance = comp, \U3|Add55~14\, U3|Add55~14, vga_top, 1
instance = comp, \U3|Add55~16\, U3|Add55~16, vga_top, 1
instance = comp, \U3|Add55~18\, U3|Add55~18, vga_top, 1
instance = comp, \U3|Add55~20\, U3|Add55~20, vga_top, 1
instance = comp, \U3|Add55~22\, U3|Add55~22, vga_top, 1
instance = comp, \U3|Add55~24\, U3|Add55~24, vga_top, 1
instance = comp, \U3|Add55~26\, U3|Add55~26, vga_top, 1
instance = comp, \U3|Add55~28\, U3|Add55~28, vga_top, 1
instance = comp, \U3|Add55~30\, U3|Add55~30, vga_top, 1
instance = comp, \U3|Add55~32\, U3|Add55~32, vga_top, 1
instance = comp, \U3|Add55~34\, U3|Add55~34, vga_top, 1
instance = comp, \U3|Add55~36\, U3|Add55~36, vga_top, 1
instance = comp, \U3|Add55~38\, U3|Add55~38, vga_top, 1
instance = comp, \U3|Add55~40\, U3|Add55~40, vga_top, 1
instance = comp, \U3|Add55~42\, U3|Add55~42, vga_top, 1
instance = comp, \U3|Add55~44\, U3|Add55~44, vga_top, 1
instance = comp, \U3|Add55~46\, U3|Add55~46, vga_top, 1
instance = comp, \U3|LessThan69~25\, U3|LessThan69~25, vga_top, 1
instance = comp, \U3|Add55~48\, U3|Add55~48, vga_top, 1
instance = comp, \U3|Add55~50\, U3|Add55~50, vga_top, 1
instance = comp, \U3|Add55~52\, U3|Add55~52, vga_top, 1
instance = comp, \U3|Add55~54\, U3|Add55~54, vga_top, 1
instance = comp, \U3|LessThan69~26\, U3|LessThan69~26, vga_top, 1
instance = comp, \U3|p_proj.y[1][22]~feeder\, U3|p_proj.y[1][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][22]\, U3|p_proj.y[1][22], vga_top, 1
instance = comp, \U3|p_proj.y[1][23]~feeder\, U3|p_proj.y[1][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][23]\, U3|p_proj.y[1][23], vga_top, 1
instance = comp, \U3|p_proj.y[1][24]\, U3|p_proj.y[1][24], vga_top, 1
instance = comp, \U3|p_proj.y[1][25]~feeder\, U3|p_proj.y[1][25]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][25]\, U3|p_proj.y[1][25], vga_top, 1
instance = comp, \U3|colorconcat~24\, U3|colorconcat~24, vga_top, 1
instance = comp, \U3|p_proj.y[1][26]~feeder\, U3|p_proj.y[1][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][26]\, U3|p_proj.y[1][26], vga_top, 1
instance = comp, \U3|p_proj.y[1][27]~feeder\, U3|p_proj.y[1][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][27]\, U3|p_proj.y[1][27], vga_top, 1
instance = comp, \U3|p_proj.y[1][28]\, U3|p_proj.y[1][28], vga_top, 1
instance = comp, \U3|p_proj.y[1][29]~feeder\, U3|p_proj.y[1][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][29]\, U3|p_proj.y[1][29], vga_top, 1
instance = comp, \U3|colorconcat~23\, U3|colorconcat~23, vga_top, 1
instance = comp, \U3|p_proj.y[1][20]~feeder\, U3|p_proj.y[1][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][20]\, U3|p_proj.y[1][20], vga_top, 1
instance = comp, \U3|p_proj.y[1][21]~feeder\, U3|p_proj.y[1][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][21]\, U3|p_proj.y[1][21], vga_top, 1
instance = comp, \U3|p_proj.y[1][18]\, U3|p_proj.y[1][18], vga_top, 1
instance = comp, \U3|p_proj.y[1][19]~feeder\, U3|p_proj.y[1][19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][19]\, U3|p_proj.y[1][19], vga_top, 1
instance = comp, \U3|colorconcat~25\, U3|colorconcat~25, vga_top, 1
instance = comp, \U3|p_proj.y[1][12]~feeder\, U3|p_proj.y[1][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][12]\, U3|p_proj.y[1][12], vga_top, 1
instance = comp, \U3|p_proj.y[1][11]~feeder\, U3|p_proj.y[1][11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][11]\, U3|p_proj.y[1][11], vga_top, 1
instance = comp, \U3|p_proj.y[1][10]\, U3|p_proj.y[1][10], vga_top, 1
instance = comp, \U3|p_proj.y[1][13]~feeder\, U3|p_proj.y[1][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][13]\, U3|p_proj.y[1][13], vga_top, 1
instance = comp, \U3|colorconcat~27\, U3|colorconcat~27, vga_top, 1
instance = comp, \U3|p_proj.y[1][16]~feeder\, U3|p_proj.y[1][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][16]\, U3|p_proj.y[1][16], vga_top, 1
instance = comp, \U3|p_proj.y[1][15]~feeder\, U3|p_proj.y[1][15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][15]\, U3|p_proj.y[1][15], vga_top, 1
instance = comp, \U3|p_proj.y[1][14]\, U3|p_proj.y[1][14], vga_top, 1
instance = comp, \U3|p_proj.y[1][17]~feeder\, U3|p_proj.y[1][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][17]\, U3|p_proj.y[1][17], vga_top, 1
instance = comp, \U3|colorconcat~26\, U3|colorconcat~26, vga_top, 1
instance = comp, \U3|p_proj.y[1][9]\, U3|p_proj.y[1][9], vga_top, 1
instance = comp, \U3|p_proj.e[1]~feeder\, U3|p_proj.e[1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[1]\, U3|p_proj.e[1], vga_top, 1
instance = comp, \U3|colorconcat~28\, U3|colorconcat~28, vga_top, 1
instance = comp, \U3|colorconcat~29\, U3|colorconcat~29, vga_top, 1
instance = comp, \U3|p_proj.y[1][8]\, U3|p_proj.y[1][8], vga_top, 1
instance = comp, \U3|Equal15~0\, U3|Equal15~0, vga_top, 1
instance = comp, \U3|p_proj.y[1][30]~feeder\, U3|p_proj.y[1][30]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[1][30]\, U3|p_proj.y[1][30], vga_top, 1
instance = comp, \U3|p_proj.y[1][31]\, U3|p_proj.y[1][31], vga_top, 1
instance = comp, \U3|Add55~56\, U3|Add55~56, vga_top, 1
instance = comp, \U3|colorconcat~22\, U3|colorconcat~22, vga_top, 1
instance = comp, \U3|colorconcat~30\, U3|colorconcat~30, vga_top, 1
instance = comp, \U3|LessThan69~22\, U3|LessThan69~22, vga_top, 1
instance = comp, \U3|LessThan69~23\, U3|LessThan69~23, vga_top, 1
instance = comp, \U3|LessThan69~1\, U3|LessThan69~1, vga_top, 1
instance = comp, \U3|LessThan69~3\, U3|LessThan69~3, vga_top, 1
instance = comp, \U3|LessThan69~5\, U3|LessThan69~5, vga_top, 1
instance = comp, \U3|LessThan69~7\, U3|LessThan69~7, vga_top, 1
instance = comp, \U3|LessThan69~9\, U3|LessThan69~9, vga_top, 1
instance = comp, \U3|LessThan69~11\, U3|LessThan69~11, vga_top, 1
instance = comp, \U3|LessThan69~13\, U3|LessThan69~13, vga_top, 1
instance = comp, \U3|LessThan69~15\, U3|LessThan69~15, vga_top, 1
instance = comp, \U3|LessThan69~17\, U3|LessThan69~17, vga_top, 1
instance = comp, \U3|LessThan69~18\, U3|LessThan69~18, vga_top, 1
instance = comp, \U3|LessThan69~20\, U3|LessThan69~20, vga_top, 1
instance = comp, \U3|LessThan69~21\, U3|LessThan69~21, vga_top, 1
instance = comp, \U3|LessThan69~24\, U3|LessThan69~24, vga_top, 1
instance = comp, \U3|colorconcat~31\, U3|colorconcat~31, vga_top, 1
instance = comp, \U3|colorconcat~32\, U3|colorconcat~32, vga_top, 1
instance = comp, \U3|p_proj.x[3][0]~832\, U3|p_proj.x[3][0]~832, vga_top, 1
instance = comp, \U3|p_proj.hs1[3]~feeder\, U3|p_proj.hs1[3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[3]~feeder\, U3|p_proj.hs2[3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[3]\, U3|p_proj.hs2[3], vga_top, 1
instance = comp, \U3|Decoder0~11\, U3|Decoder0~11, vga_top, 1
instance = comp, \U3|p_proj.hs1[3]\, U3|p_proj.hs1[3], vga_top, 1
instance = comp, \U3|p_proj.x[3][0]\, U3|p_proj.x[3][0], vga_top, 1
instance = comp, \U3|p_proj.x[3][1]~834\, U3|p_proj.x[3][1]~834, vga_top, 1
instance = comp, \U3|p_proj.x[3][1]\, U3|p_proj.x[3][1], vga_top, 1
instance = comp, \U3|p_proj.x[3][2]~836\, U3|p_proj.x[3][2]~836, vga_top, 1
instance = comp, \U3|p_proj.x[3][2]\, U3|p_proj.x[3][2], vga_top, 1
instance = comp, \U3|p_proj.x[3][3]~838\, U3|p_proj.x[3][3]~838, vga_top, 1
instance = comp, \U3|p_proj.x[3][3]\, U3|p_proj.x[3][3], vga_top, 1
instance = comp, \U3|p_proj.x[3][4]~840\, U3|p_proj.x[3][4]~840, vga_top, 1
instance = comp, \U3|p_proj.x[3][4]\, U3|p_proj.x[3][4], vga_top, 1
instance = comp, \U3|p_proj.x[3][5]~842\, U3|p_proj.x[3][5]~842, vga_top, 1
instance = comp, \U3|p_proj.x[3][5]\, U3|p_proj.x[3][5], vga_top, 1
instance = comp, \U3|p_proj.x[3][6]~844\, U3|p_proj.x[3][6]~844, vga_top, 1
instance = comp, \U3|p_proj.x[3][6]\, U3|p_proj.x[3][6], vga_top, 1
instance = comp, \U3|p_proj.x[3][7]~846\, U3|p_proj.x[3][7]~846, vga_top, 1
instance = comp, \U3|p_proj.x[3][7]\, U3|p_proj.x[3][7], vga_top, 1
instance = comp, \U3|p_proj.x[3][8]~848\, U3|p_proj.x[3][8]~848, vga_top, 1
instance = comp, \U3|p_proj.x[3][8]\, U3|p_proj.x[3][8], vga_top, 1
instance = comp, \U3|p_proj.x[3][9]~850\, U3|p_proj.x[3][9]~850, vga_top, 1
instance = comp, \U3|p_proj.x[3][9]\, U3|p_proj.x[3][9], vga_top, 1
instance = comp, \U3|p_proj.x[3][10]~852\, U3|p_proj.x[3][10]~852, vga_top, 1
instance = comp, \U3|p_proj.x[3][10]\, U3|p_proj.x[3][10], vga_top, 1
instance = comp, \U3|p_proj.x[3][11]~854\, U3|p_proj.x[3][11]~854, vga_top, 1
instance = comp, \U3|p_proj.x[3][11]\, U3|p_proj.x[3][11], vga_top, 1
instance = comp, \U3|p_proj.x[3][12]~856\, U3|p_proj.x[3][12]~856, vga_top, 1
instance = comp, \U3|p_proj.x[3][12]\, U3|p_proj.x[3][12], vga_top, 1
instance = comp, \U3|p_proj.x[3][13]~858\, U3|p_proj.x[3][13]~858, vga_top, 1
instance = comp, \U3|p_proj.x[3][13]\, U3|p_proj.x[3][13], vga_top, 1
instance = comp, \U3|p_proj.x[3][14]~860\, U3|p_proj.x[3][14]~860, vga_top, 1
instance = comp, \U3|p_proj.x[3][14]\, U3|p_proj.x[3][14], vga_top, 1
instance = comp, \U3|p_proj.x[3][15]~862\, U3|p_proj.x[3][15]~862, vga_top, 1
instance = comp, \U3|p_proj.x[3][15]\, U3|p_proj.x[3][15], vga_top, 1
instance = comp, \U3|p_proj.x[3][16]~864\, U3|p_proj.x[3][16]~864, vga_top, 1
instance = comp, \U3|p_proj.x[3][16]\, U3|p_proj.x[3][16], vga_top, 1
instance = comp, \U3|p_proj.x[3][17]~866\, U3|p_proj.x[3][17]~866, vga_top, 1
instance = comp, \U3|p_proj.x[3][17]\, U3|p_proj.x[3][17], vga_top, 1
instance = comp, \U3|p_proj.x[3][18]~868\, U3|p_proj.x[3][18]~868, vga_top, 1
instance = comp, \U3|p_proj.x[3][18]\, U3|p_proj.x[3][18], vga_top, 1
instance = comp, \U3|p_proj.x[3][19]~870\, U3|p_proj.x[3][19]~870, vga_top, 1
instance = comp, \U3|p_proj.x[3][19]\, U3|p_proj.x[3][19], vga_top, 1
instance = comp, \U3|p_proj.x[3][20]~872\, U3|p_proj.x[3][20]~872, vga_top, 1
instance = comp, \U3|p_proj.x[3][20]\, U3|p_proj.x[3][20], vga_top, 1
instance = comp, \U3|p_proj.x[3][21]~874\, U3|p_proj.x[3][21]~874, vga_top, 1
instance = comp, \U3|p_proj.x[3][21]\, U3|p_proj.x[3][21], vga_top, 1
instance = comp, \U3|p_proj.x[3][22]~876\, U3|p_proj.x[3][22]~876, vga_top, 1
instance = comp, \U3|p_proj.x[3][22]\, U3|p_proj.x[3][22], vga_top, 1
instance = comp, \U3|p_proj.x[3][23]~878\, U3|p_proj.x[3][23]~878, vga_top, 1
instance = comp, \U3|p_proj.x[3][23]\, U3|p_proj.x[3][23], vga_top, 1
instance = comp, \U3|p_proj.x[3][24]~880\, U3|p_proj.x[3][24]~880, vga_top, 1
instance = comp, \U3|p_proj.x[3][24]\, U3|p_proj.x[3][24], vga_top, 1
instance = comp, \U3|p_proj.x[3][25]~882\, U3|p_proj.x[3][25]~882, vga_top, 1
instance = comp, \U3|p_proj.x[3][25]\, U3|p_proj.x[3][25], vga_top, 1
instance = comp, \U3|p_proj.x[3][26]~884\, U3|p_proj.x[3][26]~884, vga_top, 1
instance = comp, \U3|p_proj.x[3][26]\, U3|p_proj.x[3][26], vga_top, 1
instance = comp, \U3|p_proj.x[3][27]~886\, U3|p_proj.x[3][27]~886, vga_top, 1
instance = comp, \U3|p_proj.x[3][27]\, U3|p_proj.x[3][27], vga_top, 1
instance = comp, \U3|p_proj.x[3][28]~888\, U3|p_proj.x[3][28]~888, vga_top, 1
instance = comp, \U3|p_proj.x[3][28]\, U3|p_proj.x[3][28], vga_top, 1
instance = comp, \U3|p_proj.x[3][29]~890\, U3|p_proj.x[3][29]~890, vga_top, 1
instance = comp, \U3|p_proj.x[3][29]\, U3|p_proj.x[3][29], vga_top, 1
instance = comp, \U3|p_proj.x[3][30]~892\, U3|p_proj.x[3][30]~892, vga_top, 1
instance = comp, \U3|p_proj.x[3][30]\, U3|p_proj.x[3][30], vga_top, 1
instance = comp, \U3|p_proj.x[3][31]~894\, U3|p_proj.x[3][31]~894, vga_top, 1
instance = comp, \U3|p_proj.x[3][31]\, U3|p_proj.x[3][31], vga_top, 1
instance = comp, \U3|LessThan72~23\, U3|LessThan72~23, vga_top, 1
instance = comp, \U3|LessThan72~22\, U3|LessThan72~22, vga_top, 1
instance = comp, \U3|LessThan72~21\, U3|LessThan72~21, vga_top, 1
instance = comp, \U3|LessThan72~1\, U3|LessThan72~1, vga_top, 1
instance = comp, \U3|LessThan72~3\, U3|LessThan72~3, vga_top, 1
instance = comp, \U3|LessThan72~5\, U3|LessThan72~5, vga_top, 1
instance = comp, \U3|LessThan72~7\, U3|LessThan72~7, vga_top, 1
instance = comp, \U3|LessThan72~9\, U3|LessThan72~9, vga_top, 1
instance = comp, \U3|LessThan72~11\, U3|LessThan72~11, vga_top, 1
instance = comp, \U3|LessThan72~13\, U3|LessThan72~13, vga_top, 1
instance = comp, \U3|LessThan72~15\, U3|LessThan72~15, vga_top, 1
instance = comp, \U3|LessThan72~17\, U3|LessThan72~17, vga_top, 1
instance = comp, \U3|LessThan72~18\, U3|LessThan72~18, vga_top, 1
instance = comp, \U3|LessThan72~20\, U3|LessThan72~20, vga_top, 1
instance = comp, \U3|LessThan72~24\, U3|LessThan72~24, vga_top, 1
instance = comp, \U3|LessThan72~25\, U3|LessThan72~25, vga_top, 1
instance = comp, \U3|LessThan72~26\, U3|LessThan72~26, vga_top, 1
instance = comp, \U3|p_proj.y[3][1]~feeder\, U3|p_proj.y[3][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][1]\, U3|p_proj.y[3][1], vga_top, 1
instance = comp, \U3|p_proj.y[3][0]\, U3|p_proj.y[3][0], vga_top, 1
instance = comp, \U3|colorconcat~49\, U3|colorconcat~49, vga_top, 1
instance = comp, \U3|p_proj.y[3][7]\, U3|p_proj.y[3][7], vga_top, 1
instance = comp, \U3|p_proj.y[3][6]\, U3|p_proj.y[3][6], vga_top, 1
instance = comp, \U3|colorconcat~52\, U3|colorconcat~52, vga_top, 1
instance = comp, \U3|p_proj.y[3][2]\, U3|p_proj.y[3][2], vga_top, 1
instance = comp, \U3|p_proj.y[3][3]~feeder\, U3|p_proj.y[3][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][3]\, U3|p_proj.y[3][3], vga_top, 1
instance = comp, \U3|colorconcat~50\, U3|colorconcat~50, vga_top, 1
instance = comp, \U3|p_proj.y[3][5]~feeder\, U3|p_proj.y[3][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][5]\, U3|p_proj.y[3][5], vga_top, 1
instance = comp, \U3|p_proj.y[3][4]\, U3|p_proj.y[3][4], vga_top, 1
instance = comp, \U3|colorconcat~51\, U3|colorconcat~51, vga_top, 1
instance = comp, \U3|colorconcat~53\, U3|colorconcat~53, vga_top, 1
instance = comp, \U3|colorconcat~54\, U3|colorconcat~54, vga_top, 1
instance = comp, \U3|p_proj.y[3][22]~feeder\, U3|p_proj.y[3][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][22]\, U3|p_proj.y[3][22], vga_top, 1
instance = comp, \U3|p_proj.y[3][25]~feeder\, U3|p_proj.y[3][25]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][25]\, U3|p_proj.y[3][25], vga_top, 1
instance = comp, \U3|p_proj.y[3][24]\, U3|p_proj.y[3][24], vga_top, 1
instance = comp, \U3|p_proj.y[3][23]~feeder\, U3|p_proj.y[3][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][23]\, U3|p_proj.y[3][23], vga_top, 1
instance = comp, \U3|colorconcat~57\, U3|colorconcat~57, vga_top, 1
instance = comp, \U3|p_proj.y[3][16]~feeder\, U3|p_proj.y[3][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][16]\, U3|p_proj.y[3][16], vga_top, 1
instance = comp, \U3|p_proj.y[3][15]~feeder\, U3|p_proj.y[3][15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][15]\, U3|p_proj.y[3][15], vga_top, 1
instance = comp, \U3|p_proj.y[3][14]\, U3|p_proj.y[3][14], vga_top, 1
instance = comp, \U3|p_proj.y[3][17]~feeder\, U3|p_proj.y[3][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][17]\, U3|p_proj.y[3][17], vga_top, 1
instance = comp, \U3|colorconcat~59\, U3|colorconcat~59, vga_top, 1
instance = comp, \U3|p_proj.y[3][18]~feeder\, U3|p_proj.y[3][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][18]\, U3|p_proj.y[3][18], vga_top, 1
instance = comp, \U3|p_proj.y[3][19]~feeder\, U3|p_proj.y[3][19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][19]\, U3|p_proj.y[3][19], vga_top, 1
instance = comp, \U3|p_proj.y[3][20]\, U3|p_proj.y[3][20], vga_top, 1
instance = comp, \U3|p_proj.y[3][21]~feeder\, U3|p_proj.y[3][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][21]\, U3|p_proj.y[3][21], vga_top, 1
instance = comp, \U3|colorconcat~58\, U3|colorconcat~58, vga_top, 1
instance = comp, \U3|p_proj.y[3][11]~feeder\, U3|p_proj.y[3][11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][11]\, U3|p_proj.y[3][11], vga_top, 1
instance = comp, \U3|p_proj.y[3][12]~feeder\, U3|p_proj.y[3][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][12]\, U3|p_proj.y[3][12], vga_top, 1
instance = comp, \U3|p_proj.y[3][10]\, U3|p_proj.y[3][10], vga_top, 1
instance = comp, \U3|p_proj.y[3][13]~feeder\, U3|p_proj.y[3][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][13]\, U3|p_proj.y[3][13], vga_top, 1
instance = comp, \U3|colorconcat~60\, U3|colorconcat~60, vga_top, 1
instance = comp, \U3|p_proj.y[3][9]\, U3|p_proj.y[3][9], vga_top, 1
instance = comp, \U3|p_proj.e[3]~feeder\, U3|p_proj.e[3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[3]\, U3|p_proj.e[3], vga_top, 1
instance = comp, \U3|colorconcat~61\, U3|colorconcat~61, vga_top, 1
instance = comp, \U3|colorconcat~62\, U3|colorconcat~62, vga_top, 1
instance = comp, \U3|p_proj.y[3][27]~feeder\, U3|p_proj.y[3][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][27]\, U3|p_proj.y[3][27], vga_top, 1
instance = comp, \U3|p_proj.y[3][26]~feeder\, U3|p_proj.y[3][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][26]\, U3|p_proj.y[3][26], vga_top, 1
instance = comp, \U3|p_proj.y[3][28]\, U3|p_proj.y[3][28], vga_top, 1
instance = comp, \U3|p_proj.y[3][29]~feeder\, U3|p_proj.y[3][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][29]\, U3|p_proj.y[3][29], vga_top, 1
instance = comp, \U3|colorconcat~56\, U3|colorconcat~56, vga_top, 1
instance = comp, \U3|p_proj.y[3][8]\, U3|p_proj.y[3][8], vga_top, 1
instance = comp, \U3|Equal17~0\, U3|Equal17~0, vga_top, 1
instance = comp, \U3|p_proj.y[3][30]~feeder\, U3|p_proj.y[3][30]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[3][30]\, U3|p_proj.y[3][30], vga_top, 1
instance = comp, \U3|p_proj.y[3][31]\, U3|p_proj.y[3][31], vga_top, 1
instance = comp, \U3|Add57~0\, U3|Add57~0, vga_top, 1
instance = comp, \U3|Add57~2\, U3|Add57~2, vga_top, 1
instance = comp, \U3|Add57~4\, U3|Add57~4, vga_top, 1
instance = comp, \U3|Add57~6\, U3|Add57~6, vga_top, 1
instance = comp, \U3|Add57~8\, U3|Add57~8, vga_top, 1
instance = comp, \U3|Add57~10\, U3|Add57~10, vga_top, 1
instance = comp, \U3|Add57~12\, U3|Add57~12, vga_top, 1
instance = comp, \U3|Add57~14\, U3|Add57~14, vga_top, 1
instance = comp, \U3|Add57~16\, U3|Add57~16, vga_top, 1
instance = comp, \U3|Add57~18\, U3|Add57~18, vga_top, 1
instance = comp, \U3|Add57~20\, U3|Add57~20, vga_top, 1
instance = comp, \U3|Add57~22\, U3|Add57~22, vga_top, 1
instance = comp, \U3|Add57~24\, U3|Add57~24, vga_top, 1
instance = comp, \U3|Add57~26\, U3|Add57~26, vga_top, 1
instance = comp, \U3|Add57~28\, U3|Add57~28, vga_top, 1
instance = comp, \U3|Add57~30\, U3|Add57~30, vga_top, 1
instance = comp, \U3|Add57~32\, U3|Add57~32, vga_top, 1
instance = comp, \U3|Add57~34\, U3|Add57~34, vga_top, 1
instance = comp, \U3|Add57~36\, U3|Add57~36, vga_top, 1
instance = comp, \U3|Add57~38\, U3|Add57~38, vga_top, 1
instance = comp, \U3|Add57~40\, U3|Add57~40, vga_top, 1
instance = comp, \U3|Add57~42\, U3|Add57~42, vga_top, 1
instance = comp, \U3|Add57~44\, U3|Add57~44, vga_top, 1
instance = comp, \U3|Add57~46\, U3|Add57~46, vga_top, 1
instance = comp, \U3|Add57~48\, U3|Add57~48, vga_top, 1
instance = comp, \U3|Add57~50\, U3|Add57~50, vga_top, 1
instance = comp, \U3|Add57~52\, U3|Add57~52, vga_top, 1
instance = comp, \U3|Add57~54\, U3|Add57~54, vga_top, 1
instance = comp, \U3|Add57~56\, U3|Add57~56, vga_top, 1
instance = comp, \U3|colorconcat~55\, U3|colorconcat~55, vga_top, 1
instance = comp, \U3|colorconcat~63\, U3|colorconcat~63, vga_top, 1
instance = comp, \U3|LessThan73~26\, U3|LessThan73~26, vga_top, 1
instance = comp, \U3|LessThan73~25\, U3|LessThan73~25, vga_top, 1
instance = comp, \U3|LessThan73~22\, U3|LessThan73~22, vga_top, 1
instance = comp, \U3|LessThan73~23\, U3|LessThan73~23, vga_top, 1
instance = comp, \U3|LessThan73~20\, U3|LessThan73~20, vga_top, 1
instance = comp, \U3|LessThan73~1\, U3|LessThan73~1, vga_top, 1
instance = comp, \U3|LessThan73~3\, U3|LessThan73~3, vga_top, 1
instance = comp, \U3|LessThan73~5\, U3|LessThan73~5, vga_top, 1
instance = comp, \U3|LessThan73~7\, U3|LessThan73~7, vga_top, 1
instance = comp, \U3|LessThan73~9\, U3|LessThan73~9, vga_top, 1
instance = comp, \U3|LessThan73~11\, U3|LessThan73~11, vga_top, 1
instance = comp, \U3|LessThan73~13\, U3|LessThan73~13, vga_top, 1
instance = comp, \U3|LessThan73~15\, U3|LessThan73~15, vga_top, 1
instance = comp, \U3|LessThan73~17\, U3|LessThan73~17, vga_top, 1
instance = comp, \U3|LessThan73~18\, U3|LessThan73~18, vga_top, 1
instance = comp, \U3|LessThan73~21\, U3|LessThan73~21, vga_top, 1
instance = comp, \U3|LessThan73~24\, U3|LessThan73~24, vga_top, 1
instance = comp, \U3|colorconcat~64\, U3|colorconcat~64, vga_top, 1
instance = comp, \U3|p_proj.x[2][0]~768\, U3|p_proj.x[2][0]~768, vga_top, 1
instance = comp, \U3|p_proj.hs1[2]~feeder\, U3|p_proj.hs1[2]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[2]~feeder\, U3|p_proj.hs2[2]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[2]\, U3|p_proj.hs2[2], vga_top, 1
instance = comp, \U3|Decoder0~9\, U3|Decoder0~9, vga_top, 1
instance = comp, \U3|p_proj.hs1[2]\, U3|p_proj.hs1[2], vga_top, 1
instance = comp, \U3|p_proj.x[2][0]\, U3|p_proj.x[2][0], vga_top, 1
instance = comp, \U3|p_proj.x[2][1]~770\, U3|p_proj.x[2][1]~770, vga_top, 1
instance = comp, \U3|p_proj.x[2][1]\, U3|p_proj.x[2][1], vga_top, 1
instance = comp, \U3|p_proj.x[2][2]~772\, U3|p_proj.x[2][2]~772, vga_top, 1
instance = comp, \U3|p_proj.x[2][2]\, U3|p_proj.x[2][2], vga_top, 1
instance = comp, \U3|p_proj.x[2][3]~774\, U3|p_proj.x[2][3]~774, vga_top, 1
instance = comp, \U3|p_proj.x[2][3]\, U3|p_proj.x[2][3], vga_top, 1
instance = comp, \U3|p_proj.x[2][4]~776\, U3|p_proj.x[2][4]~776, vga_top, 1
instance = comp, \U3|p_proj.x[2][4]\, U3|p_proj.x[2][4], vga_top, 1
instance = comp, \U3|p_proj.x[2][5]~778\, U3|p_proj.x[2][5]~778, vga_top, 1
instance = comp, \U3|p_proj.x[2][5]\, U3|p_proj.x[2][5], vga_top, 1
instance = comp, \U3|p_proj.x[2][6]~780\, U3|p_proj.x[2][6]~780, vga_top, 1
instance = comp, \U3|p_proj.x[2][6]\, U3|p_proj.x[2][6], vga_top, 1
instance = comp, \U3|p_proj.x[2][7]~782\, U3|p_proj.x[2][7]~782, vga_top, 1
instance = comp, \U3|p_proj.x[2][7]\, U3|p_proj.x[2][7], vga_top, 1
instance = comp, \U3|p_proj.x[2][8]~784\, U3|p_proj.x[2][8]~784, vga_top, 1
instance = comp, \U3|p_proj.x[2][8]\, U3|p_proj.x[2][8], vga_top, 1
instance = comp, \U3|p_proj.x[2][9]~786\, U3|p_proj.x[2][9]~786, vga_top, 1
instance = comp, \U3|p_proj.x[2][9]\, U3|p_proj.x[2][9], vga_top, 1
instance = comp, \U3|p_proj.x[2][10]~788\, U3|p_proj.x[2][10]~788, vga_top, 1
instance = comp, \U3|p_proj.x[2][10]\, U3|p_proj.x[2][10], vga_top, 1
instance = comp, \U3|p_proj.x[2][11]~790\, U3|p_proj.x[2][11]~790, vga_top, 1
instance = comp, \U3|p_proj.x[2][11]\, U3|p_proj.x[2][11], vga_top, 1
instance = comp, \U3|p_proj.x[2][12]~792\, U3|p_proj.x[2][12]~792, vga_top, 1
instance = comp, \U3|p_proj.x[2][12]\, U3|p_proj.x[2][12], vga_top, 1
instance = comp, \U3|p_proj.x[2][13]~794\, U3|p_proj.x[2][13]~794, vga_top, 1
instance = comp, \U3|p_proj.x[2][13]\, U3|p_proj.x[2][13], vga_top, 1
instance = comp, \U3|p_proj.x[2][14]~796\, U3|p_proj.x[2][14]~796, vga_top, 1
instance = comp, \U3|p_proj.x[2][14]\, U3|p_proj.x[2][14], vga_top, 1
instance = comp, \U3|p_proj.x[2][15]~798\, U3|p_proj.x[2][15]~798, vga_top, 1
instance = comp, \U3|p_proj.x[2][15]\, U3|p_proj.x[2][15], vga_top, 1
instance = comp, \U3|p_proj.x[2][16]~800\, U3|p_proj.x[2][16]~800, vga_top, 1
instance = comp, \U3|p_proj.x[2][16]\, U3|p_proj.x[2][16], vga_top, 1
instance = comp, \U3|p_proj.x[2][17]~802\, U3|p_proj.x[2][17]~802, vga_top, 1
instance = comp, \U3|p_proj.x[2][17]\, U3|p_proj.x[2][17], vga_top, 1
instance = comp, \U3|p_proj.x[2][18]~804\, U3|p_proj.x[2][18]~804, vga_top, 1
instance = comp, \U3|p_proj.x[2][18]\, U3|p_proj.x[2][18], vga_top, 1
instance = comp, \U3|p_proj.x[2][19]~806\, U3|p_proj.x[2][19]~806, vga_top, 1
instance = comp, \U3|p_proj.x[2][19]\, U3|p_proj.x[2][19], vga_top, 1
instance = comp, \U3|p_proj.x[2][20]~808\, U3|p_proj.x[2][20]~808, vga_top, 1
instance = comp, \U3|p_proj.x[2][20]\, U3|p_proj.x[2][20], vga_top, 1
instance = comp, \U3|p_proj.x[2][21]~810\, U3|p_proj.x[2][21]~810, vga_top, 1
instance = comp, \U3|p_proj.x[2][21]\, U3|p_proj.x[2][21], vga_top, 1
instance = comp, \U3|p_proj.x[2][22]~812\, U3|p_proj.x[2][22]~812, vga_top, 1
instance = comp, \U3|p_proj.x[2][22]\, U3|p_proj.x[2][22], vga_top, 1
instance = comp, \U3|p_proj.x[2][23]~814\, U3|p_proj.x[2][23]~814, vga_top, 1
instance = comp, \U3|p_proj.x[2][23]\, U3|p_proj.x[2][23], vga_top, 1
instance = comp, \U3|p_proj.x[2][24]~816\, U3|p_proj.x[2][24]~816, vga_top, 1
instance = comp, \U3|p_proj.x[2][24]\, U3|p_proj.x[2][24], vga_top, 1
instance = comp, \U3|p_proj.x[2][25]~818\, U3|p_proj.x[2][25]~818, vga_top, 1
instance = comp, \U3|p_proj.x[2][25]\, U3|p_proj.x[2][25], vga_top, 1
instance = comp, \U3|p_proj.x[2][26]~820\, U3|p_proj.x[2][26]~820, vga_top, 1
instance = comp, \U3|p_proj.x[2][26]\, U3|p_proj.x[2][26], vga_top, 1
instance = comp, \U3|p_proj.x[2][27]~822\, U3|p_proj.x[2][27]~822, vga_top, 1
instance = comp, \U3|p_proj.x[2][27]\, U3|p_proj.x[2][27], vga_top, 1
instance = comp, \U3|p_proj.x[2][28]~824\, U3|p_proj.x[2][28]~824, vga_top, 1
instance = comp, \U3|p_proj.x[2][28]\, U3|p_proj.x[2][28], vga_top, 1
instance = comp, \U3|p_proj.x[2][29]~826\, U3|p_proj.x[2][29]~826, vga_top, 1
instance = comp, \U3|p_proj.x[2][29]\, U3|p_proj.x[2][29], vga_top, 1
instance = comp, \U3|p_proj.x[2][30]~828\, U3|p_proj.x[2][30]~828, vga_top, 1
instance = comp, \U3|p_proj.x[2][30]\, U3|p_proj.x[2][30], vga_top, 1
instance = comp, \U3|p_proj.x[2][31]~830\, U3|p_proj.x[2][31]~830, vga_top, 1
instance = comp, \U3|p_proj.x[2][31]\, U3|p_proj.x[2][31], vga_top, 1
instance = comp, \U3|LessThan70~21\, U3|LessThan70~21, vga_top, 1
instance = comp, \U3|LessThan70~23\, U3|LessThan70~23, vga_top, 1
instance = comp, \U3|LessThan70~22\, U3|LessThan70~22, vga_top, 1
instance = comp, \U3|LessThan70~1\, U3|LessThan70~1, vga_top, 1
instance = comp, \U3|LessThan70~3\, U3|LessThan70~3, vga_top, 1
instance = comp, \U3|LessThan70~5\, U3|LessThan70~5, vga_top, 1
instance = comp, \U3|LessThan70~7\, U3|LessThan70~7, vga_top, 1
instance = comp, \U3|LessThan70~9\, U3|LessThan70~9, vga_top, 1
instance = comp, \U3|LessThan70~11\, U3|LessThan70~11, vga_top, 1
instance = comp, \U3|LessThan70~13\, U3|LessThan70~13, vga_top, 1
instance = comp, \U3|LessThan70~15\, U3|LessThan70~15, vga_top, 1
instance = comp, \U3|LessThan70~17\, U3|LessThan70~17, vga_top, 1
instance = comp, \U3|LessThan70~18\, U3|LessThan70~18, vga_top, 1
instance = comp, \U3|LessThan70~20\, U3|LessThan70~20, vga_top, 1
instance = comp, \U3|LessThan70~24\, U3|LessThan70~24, vga_top, 1
instance = comp, \U3|LessThan70~25\, U3|LessThan70~25, vga_top, 1
instance = comp, \U3|LessThan70~26\, U3|LessThan70~26, vga_top, 1
instance = comp, \U3|p_proj.y[2][7]\, U3|p_proj.y[2][7], vga_top, 1
instance = comp, \U3|p_proj.y[2][6]~feeder\, U3|p_proj.y[2][6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][6]\, U3|p_proj.y[2][6], vga_top, 1
instance = comp, \U3|colorconcat~36\, U3|colorconcat~36, vga_top, 1
instance = comp, \U3|p_proj.y[2][4]~feeder\, U3|p_proj.y[2][4]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][4]\, U3|p_proj.y[2][4], vga_top, 1
instance = comp, \U3|p_proj.y[2][5]\, U3|p_proj.y[2][5], vga_top, 1
instance = comp, \U3|colorconcat~35\, U3|colorconcat~35, vga_top, 1
instance = comp, \U3|p_proj.y[2][2]\, U3|p_proj.y[2][2], vga_top, 1
instance = comp, \U3|p_proj.y[2][3]~feeder\, U3|p_proj.y[2][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][3]\, U3|p_proj.y[2][3], vga_top, 1
instance = comp, \U3|colorconcat~34\, U3|colorconcat~34, vga_top, 1
instance = comp, \U3|p_proj.y[2][0]\, U3|p_proj.y[2][0], vga_top, 1
instance = comp, \U3|p_proj.y[2][1]~feeder\, U3|p_proj.y[2][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][1]\, U3|p_proj.y[2][1], vga_top, 1
instance = comp, \U3|colorconcat~33\, U3|colorconcat~33, vga_top, 1
instance = comp, \U3|colorconcat~37\, U3|colorconcat~37, vga_top, 1
instance = comp, \U3|colorconcat~38\, U3|colorconcat~38, vga_top, 1
instance = comp, \U3|Add56~0\, U3|Add56~0, vga_top, 1
instance = comp, \U3|Add56~2\, U3|Add56~2, vga_top, 1
instance = comp, \U3|Add56~4\, U3|Add56~4, vga_top, 1
instance = comp, \U3|Add56~6\, U3|Add56~6, vga_top, 1
instance = comp, \U3|Add56~8\, U3|Add56~8, vga_top, 1
instance = comp, \U3|Add56~10\, U3|Add56~10, vga_top, 1
instance = comp, \U3|Add56~12\, U3|Add56~12, vga_top, 1
instance = comp, \U3|Add56~14\, U3|Add56~14, vga_top, 1
instance = comp, \U3|Add56~16\, U3|Add56~16, vga_top, 1
instance = comp, \U3|Add56~18\, U3|Add56~18, vga_top, 1
instance = comp, \U3|Add56~20\, U3|Add56~20, vga_top, 1
instance = comp, \U3|Add56~22\, U3|Add56~22, vga_top, 1
instance = comp, \U3|Add56~24\, U3|Add56~24, vga_top, 1
instance = comp, \U3|Add56~26\, U3|Add56~26, vga_top, 1
instance = comp, \U3|Add56~28\, U3|Add56~28, vga_top, 1
instance = comp, \U3|Add56~30\, U3|Add56~30, vga_top, 1
instance = comp, \U3|Add56~32\, U3|Add56~32, vga_top, 1
instance = comp, \U3|Add56~34\, U3|Add56~34, vga_top, 1
instance = comp, \U3|Add56~36\, U3|Add56~36, vga_top, 1
instance = comp, \U3|Add56~38\, U3|Add56~38, vga_top, 1
instance = comp, \U3|Add56~40\, U3|Add56~40, vga_top, 1
instance = comp, \U3|Add56~42\, U3|Add56~42, vga_top, 1
instance = comp, \U3|Add56~44\, U3|Add56~44, vga_top, 1
instance = comp, \U3|Add56~46\, U3|Add56~46, vga_top, 1
instance = comp, \U3|LessThan71~25\, U3|LessThan71~25, vga_top, 1
instance = comp, \U3|Add56~48\, U3|Add56~48, vga_top, 1
instance = comp, \U3|Add56~50\, U3|Add56~50, vga_top, 1
instance = comp, \U3|Add56~52\, U3|Add56~52, vga_top, 1
instance = comp, \U3|Add56~54\, U3|Add56~54, vga_top, 1
instance = comp, \U3|LessThan71~26\, U3|LessThan71~26, vga_top, 1
instance = comp, \U3|LessThan71~23\, U3|LessThan71~23, vga_top, 1
instance = comp, \U3|LessThan71~1\, U3|LessThan71~1, vga_top, 1
instance = comp, \U3|LessThan71~3\, U3|LessThan71~3, vga_top, 1
instance = comp, \U3|LessThan71~5\, U3|LessThan71~5, vga_top, 1
instance = comp, \U3|LessThan71~7\, U3|LessThan71~7, vga_top, 1
instance = comp, \U3|LessThan71~9\, U3|LessThan71~9, vga_top, 1
instance = comp, \U3|LessThan71~11\, U3|LessThan71~11, vga_top, 1
instance = comp, \U3|LessThan71~13\, U3|LessThan71~13, vga_top, 1
instance = comp, \U3|LessThan71~15\, U3|LessThan71~15, vga_top, 1
instance = comp, \U3|LessThan71~17\, U3|LessThan71~17, vga_top, 1
instance = comp, \U3|LessThan71~18\, U3|LessThan71~18, vga_top, 1
instance = comp, \U3|Add56~56\, U3|Add56~56, vga_top, 1
instance = comp, \U3|LessThan71~20\, U3|LessThan71~20, vga_top, 1
instance = comp, \U3|LessThan71~22\, U3|LessThan71~22, vga_top, 1
instance = comp, \U3|LessThan71~21\, U3|LessThan71~21, vga_top, 1
instance = comp, \U3|LessThan71~24\, U3|LessThan71~24, vga_top, 1
instance = comp, \U3|p_proj.y[2][12]~feeder\, U3|p_proj.y[2][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][12]\, U3|p_proj.y[2][12], vga_top, 1
instance = comp, \U3|p_proj.y[2][11]~feeder\, U3|p_proj.y[2][11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][11]\, U3|p_proj.y[2][11], vga_top, 1
instance = comp, \U3|p_proj.y[2][10]\, U3|p_proj.y[2][10], vga_top, 1
instance = comp, \U3|p_proj.y[2][13]~feeder\, U3|p_proj.y[2][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][13]\, U3|p_proj.y[2][13], vga_top, 1
instance = comp, \U3|colorconcat~41\, U3|colorconcat~41, vga_top, 1
instance = comp, \U3|p_proj.y[2][16]~feeder\, U3|p_proj.y[2][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][16]\, U3|p_proj.y[2][16], vga_top, 1
instance = comp, \U3|p_proj.y[2][15]~feeder\, U3|p_proj.y[2][15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][15]\, U3|p_proj.y[2][15], vga_top, 1
instance = comp, \U3|p_proj.y[2][14]\, U3|p_proj.y[2][14], vga_top, 1
instance = comp, \U3|p_proj.y[2][17]~feeder\, U3|p_proj.y[2][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][17]\, U3|p_proj.y[2][17], vga_top, 1
instance = comp, \U3|colorconcat~40\, U3|colorconcat~40, vga_top, 1
instance = comp, \U3|p_proj.y[2][9]\, U3|p_proj.y[2][9], vga_top, 1
instance = comp, \U3|p_proj.y[2][19]~feeder\, U3|p_proj.y[2][19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][19]\, U3|p_proj.y[2][19], vga_top, 1
instance = comp, \U3|p_proj.y[2][20]\, U3|p_proj.y[2][20], vga_top, 1
instance = comp, \U3|p_proj.y[2][18]\, U3|p_proj.y[2][18], vga_top, 1
instance = comp, \U3|p_proj.y[2][21]~feeder\, U3|p_proj.y[2][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][21]\, U3|p_proj.y[2][21], vga_top, 1
instance = comp, \U3|colorconcat~39\, U3|colorconcat~39, vga_top, 1
instance = comp, \U3|colorconcat~42\, U3|colorconcat~42, vga_top, 1
instance = comp, \U3|p_proj.y[2][22]~feeder\, U3|p_proj.y[2][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][22]\, U3|p_proj.y[2][22], vga_top, 1
instance = comp, \U3|p_proj.y[2][23]~feeder\, U3|p_proj.y[2][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][23]\, U3|p_proj.y[2][23], vga_top, 1
instance = comp, \U3|p_proj.y[2][24]\, U3|p_proj.y[2][24], vga_top, 1
instance = comp, \U3|p_proj.y[2][25]~feeder\, U3|p_proj.y[2][25]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][25]\, U3|p_proj.y[2][25], vga_top, 1
instance = comp, \U3|colorconcat~43\, U3|colorconcat~43, vga_top, 1
instance = comp, \U3|p_proj.y[2][30]\, U3|p_proj.y[2][30], vga_top, 1
instance = comp, \U3|p_proj.y[2][27]~feeder\, U3|p_proj.y[2][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][27]\, U3|p_proj.y[2][27], vga_top, 1
instance = comp, \U3|p_proj.y[2][28]~feeder\, U3|p_proj.y[2][28]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][28]\, U3|p_proj.y[2][28], vga_top, 1
instance = comp, \U3|p_proj.y[2][26]\, U3|p_proj.y[2][26], vga_top, 1
instance = comp, \U3|p_proj.y[2][29]~feeder\, U3|p_proj.y[2][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[2][29]\, U3|p_proj.y[2][29], vga_top, 1
instance = comp, \U3|colorconcat~44\, U3|colorconcat~44, vga_top, 1
instance = comp, \U3|p_proj.y[2][31]\, U3|p_proj.y[2][31], vga_top, 1
instance = comp, \U3|p_proj.y[2][8]\, U3|p_proj.y[2][8], vga_top, 1
instance = comp, \U3|p_proj.e[2]~feeder\, U3|p_proj.e[2]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[2]\, U3|p_proj.e[2], vga_top, 1
instance = comp, \U3|colorconcat~45\, U3|colorconcat~45, vga_top, 1
instance = comp, \U3|colorconcat~46\, U3|colorconcat~46, vga_top, 1
instance = comp, \U3|colorconcat~47\, U3|colorconcat~47, vga_top, 1
instance = comp, \U3|colorconcat~48\, U3|colorconcat~48, vga_top, 1
instance = comp, \U3|colorconcat~65\, U3|colorconcat~65, vga_top, 1
instance = comp, \U3|colorconcat~136\, U3|colorconcat~136, vga_top, 1
instance = comp, \U3|p_proj.x[12][0]~1408\, U3|p_proj.x[12][0]~1408, vga_top, 1
instance = comp, \U3|p_proj.hs1[12]~feeder\, U3|p_proj.hs1[12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[12]~feeder\, U3|p_proj.hs2[12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[12]\, U3|p_proj.hs2[12], vga_top, 1
instance = comp, \U3|Decoder0~21\, U3|Decoder0~21, vga_top, 1
instance = comp, \U3|p_proj.hs1[12]\, U3|p_proj.hs1[12], vga_top, 1
instance = comp, \U3|p_proj.x[12][0]\, U3|p_proj.x[12][0], vga_top, 1
instance = comp, \U3|p_proj.x[12][1]~1410\, U3|p_proj.x[12][1]~1410, vga_top, 1
instance = comp, \U3|p_proj.x[12][1]\, U3|p_proj.x[12][1], vga_top, 1
instance = comp, \U3|p_proj.x[12][2]~1412\, U3|p_proj.x[12][2]~1412, vga_top, 1
instance = comp, \U3|p_proj.x[12][2]\, U3|p_proj.x[12][2], vga_top, 1
instance = comp, \U3|p_proj.x[12][3]~1414\, U3|p_proj.x[12][3]~1414, vga_top, 1
instance = comp, \U3|p_proj.x[12][3]\, U3|p_proj.x[12][3], vga_top, 1
instance = comp, \U3|p_proj.x[12][4]~1416\, U3|p_proj.x[12][4]~1416, vga_top, 1
instance = comp, \U3|p_proj.x[12][4]\, U3|p_proj.x[12][4], vga_top, 1
instance = comp, \U3|p_proj.x[12][5]~1418\, U3|p_proj.x[12][5]~1418, vga_top, 1
instance = comp, \U3|p_proj.x[12][5]\, U3|p_proj.x[12][5], vga_top, 1
instance = comp, \U3|p_proj.x[12][6]~1420\, U3|p_proj.x[12][6]~1420, vga_top, 1
instance = comp, \U3|p_proj.x[12][6]\, U3|p_proj.x[12][6], vga_top, 1
instance = comp, \U3|p_proj.x[12][7]~1422\, U3|p_proj.x[12][7]~1422, vga_top, 1
instance = comp, \U3|p_proj.x[12][7]\, U3|p_proj.x[12][7], vga_top, 1
instance = comp, \U3|p_proj.x[12][8]~1424\, U3|p_proj.x[12][8]~1424, vga_top, 1
instance = comp, \U3|p_proj.x[12][8]\, U3|p_proj.x[12][8], vga_top, 1
instance = comp, \U3|p_proj.x[12][9]~1426\, U3|p_proj.x[12][9]~1426, vga_top, 1
instance = comp, \U3|p_proj.x[12][9]\, U3|p_proj.x[12][9], vga_top, 1
instance = comp, \U3|p_proj.x[12][10]~1428\, U3|p_proj.x[12][10]~1428, vga_top, 1
instance = comp, \U3|p_proj.x[12][10]\, U3|p_proj.x[12][10], vga_top, 1
instance = comp, \U3|p_proj.x[12][11]~1430\, U3|p_proj.x[12][11]~1430, vga_top, 1
instance = comp, \U3|p_proj.x[12][11]\, U3|p_proj.x[12][11], vga_top, 1
instance = comp, \U3|p_proj.x[12][12]~1432\, U3|p_proj.x[12][12]~1432, vga_top, 1
instance = comp, \U3|p_proj.x[12][12]\, U3|p_proj.x[12][12], vga_top, 1
instance = comp, \U3|p_proj.x[12][13]~1434\, U3|p_proj.x[12][13]~1434, vga_top, 1
instance = comp, \U3|p_proj.x[12][13]\, U3|p_proj.x[12][13], vga_top, 1
instance = comp, \U3|p_proj.x[12][14]~1436\, U3|p_proj.x[12][14]~1436, vga_top, 1
instance = comp, \U3|p_proj.x[12][14]\, U3|p_proj.x[12][14], vga_top, 1
instance = comp, \U3|p_proj.x[12][15]~1438\, U3|p_proj.x[12][15]~1438, vga_top, 1
instance = comp, \U3|p_proj.x[12][15]\, U3|p_proj.x[12][15], vga_top, 1
instance = comp, \U3|p_proj.x[12][16]~1440\, U3|p_proj.x[12][16]~1440, vga_top, 1
instance = comp, \U3|p_proj.x[12][16]\, U3|p_proj.x[12][16], vga_top, 1
instance = comp, \U3|p_proj.x[12][17]~1442\, U3|p_proj.x[12][17]~1442, vga_top, 1
instance = comp, \U3|p_proj.x[12][17]\, U3|p_proj.x[12][17], vga_top, 1
instance = comp, \U3|p_proj.x[12][18]~1444\, U3|p_proj.x[12][18]~1444, vga_top, 1
instance = comp, \U3|p_proj.x[12][18]\, U3|p_proj.x[12][18], vga_top, 1
instance = comp, \U3|p_proj.x[12][19]~1446\, U3|p_proj.x[12][19]~1446, vga_top, 1
instance = comp, \U3|p_proj.x[12][19]\, U3|p_proj.x[12][19], vga_top, 1
instance = comp, \U3|p_proj.x[12][20]~1448\, U3|p_proj.x[12][20]~1448, vga_top, 1
instance = comp, \U3|p_proj.x[12][20]\, U3|p_proj.x[12][20], vga_top, 1
instance = comp, \U3|p_proj.x[12][21]~1450\, U3|p_proj.x[12][21]~1450, vga_top, 1
instance = comp, \U3|p_proj.x[12][21]\, U3|p_proj.x[12][21], vga_top, 1
instance = comp, \U3|p_proj.x[12][22]~1452\, U3|p_proj.x[12][22]~1452, vga_top, 1
instance = comp, \U3|p_proj.x[12][22]\, U3|p_proj.x[12][22], vga_top, 1
instance = comp, \U3|p_proj.x[12][23]~1454\, U3|p_proj.x[12][23]~1454, vga_top, 1
instance = comp, \U3|p_proj.x[12][23]\, U3|p_proj.x[12][23], vga_top, 1
instance = comp, \U3|p_proj.x[12][24]~1456\, U3|p_proj.x[12][24]~1456, vga_top, 1
instance = comp, \U3|p_proj.x[12][24]\, U3|p_proj.x[12][24], vga_top, 1
instance = comp, \U3|p_proj.x[12][25]~1458\, U3|p_proj.x[12][25]~1458, vga_top, 1
instance = comp, \U3|p_proj.x[12][25]\, U3|p_proj.x[12][25], vga_top, 1
instance = comp, \U3|p_proj.x[12][26]~1460\, U3|p_proj.x[12][26]~1460, vga_top, 1
instance = comp, \U3|p_proj.x[12][26]\, U3|p_proj.x[12][26], vga_top, 1
instance = comp, \U3|p_proj.x[12][27]~1462\, U3|p_proj.x[12][27]~1462, vga_top, 1
instance = comp, \U3|p_proj.x[12][27]\, U3|p_proj.x[12][27], vga_top, 1
instance = comp, \U3|p_proj.x[12][28]~1464\, U3|p_proj.x[12][28]~1464, vga_top, 1
instance = comp, \U3|p_proj.x[12][28]\, U3|p_proj.x[12][28], vga_top, 1
instance = comp, \U3|p_proj.x[12][29]~1466\, U3|p_proj.x[12][29]~1466, vga_top, 1
instance = comp, \U3|p_proj.x[12][29]\, U3|p_proj.x[12][29], vga_top, 1
instance = comp, \U3|p_proj.x[12][30]~1468\, U3|p_proj.x[12][30]~1468, vga_top, 1
instance = comp, \U3|p_proj.x[12][30]\, U3|p_proj.x[12][30], vga_top, 1
instance = comp, \U3|p_proj.x[12][31]~1470\, U3|p_proj.x[12][31]~1470, vga_top, 1
instance = comp, \U3|p_proj.x[12][31]\, U3|p_proj.x[12][31], vga_top, 1
instance = comp, \U3|p_proj.y[12][7]\, U3|p_proj.y[12][7], vga_top, 1
instance = comp, \U3|p_proj.y[12][6]~feeder\, U3|p_proj.y[12][6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][6]\, U3|p_proj.y[12][6], vga_top, 1
instance = comp, \U3|colorconcat~207\, U3|colorconcat~207, vga_top, 1
instance = comp, \U3|p_proj.y[12][4]\, U3|p_proj.y[12][4], vga_top, 1
instance = comp, \U3|p_proj.y[12][5]~feeder\, U3|p_proj.y[12][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][5]\, U3|p_proj.y[12][5], vga_top, 1
instance = comp, \U3|colorconcat~206\, U3|colorconcat~206, vga_top, 1
instance = comp, \U3|p_proj.y[12][2]\, U3|p_proj.y[12][2], vga_top, 1
instance = comp, \U3|p_proj.y[12][3]~feeder\, U3|p_proj.y[12][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][3]\, U3|p_proj.y[12][3], vga_top, 1
instance = comp, \U3|colorconcat~205\, U3|colorconcat~205, vga_top, 1
instance = comp, \U3|p_proj.y[12][0]\, U3|p_proj.y[12][0], vga_top, 1
instance = comp, \U3|p_proj.y[12][1]~feeder\, U3|p_proj.y[12][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][1]\, U3|p_proj.y[12][1], vga_top, 1
instance = comp, \U3|colorconcat~204\, U3|colorconcat~204, vga_top, 1
instance = comp, \U3|colorconcat~208\, U3|colorconcat~208, vga_top, 1
instance = comp, \U3|LessThan90~25\, U3|LessThan90~25, vga_top, 1
instance = comp, \U3|LessThan90~22\, U3|LessThan90~22, vga_top, 1
instance = comp, \U3|LessThan90~23\, U3|LessThan90~23, vga_top, 1
instance = comp, \U3|LessThan90~21\, U3|LessThan90~21, vga_top, 1
instance = comp, \U3|LessThan90~1\, U3|LessThan90~1, vga_top, 1
instance = comp, \U3|LessThan90~3\, U3|LessThan90~3, vga_top, 1
instance = comp, \U3|LessThan90~5\, U3|LessThan90~5, vga_top, 1
instance = comp, \U3|LessThan90~7\, U3|LessThan90~7, vga_top, 1
instance = comp, \U3|LessThan90~9\, U3|LessThan90~9, vga_top, 1
instance = comp, \U3|LessThan90~11\, U3|LessThan90~11, vga_top, 1
instance = comp, \U3|LessThan90~13\, U3|LessThan90~13, vga_top, 1
instance = comp, \U3|LessThan90~15\, U3|LessThan90~15, vga_top, 1
instance = comp, \U3|LessThan90~17\, U3|LessThan90~17, vga_top, 1
instance = comp, \U3|LessThan90~18\, U3|LessThan90~18, vga_top, 1
instance = comp, \U3|LessThan90~20\, U3|LessThan90~20, vga_top, 1
instance = comp, \U3|LessThan90~24\, U3|LessThan90~24, vga_top, 1
instance = comp, \U3|LessThan90~26\, U3|LessThan90~26, vga_top, 1
instance = comp, \U3|colorconcat~209\, U3|colorconcat~209, vga_top, 1
instance = comp, \U3|p_proj.x[13][0]~1472\, U3|p_proj.x[13][0]~1472, vga_top, 1
instance = comp, \U3|p_proj.hs1[13]~feeder\, U3|p_proj.hs1[13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[13]~feeder\, U3|p_proj.hs2[13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[13]\, U3|p_proj.hs2[13], vga_top, 1
instance = comp, \U3|Decoder0~22\, U3|Decoder0~22, vga_top, 1
instance = comp, \U3|p_proj.hs1[13]\, U3|p_proj.hs1[13], vga_top, 1
instance = comp, \U3|p_proj.x[13][0]\, U3|p_proj.x[13][0], vga_top, 1
instance = comp, \U3|p_proj.x[13][1]~1474\, U3|p_proj.x[13][1]~1474, vga_top, 1
instance = comp, \U3|p_proj.x[13][1]\, U3|p_proj.x[13][1], vga_top, 1
instance = comp, \U3|p_proj.x[13][2]~1476\, U3|p_proj.x[13][2]~1476, vga_top, 1
instance = comp, \U3|p_proj.x[13][2]\, U3|p_proj.x[13][2], vga_top, 1
instance = comp, \U3|p_proj.x[13][3]~1478\, U3|p_proj.x[13][3]~1478, vga_top, 1
instance = comp, \U3|p_proj.x[13][3]\, U3|p_proj.x[13][3], vga_top, 1
instance = comp, \U3|p_proj.x[13][4]~1480\, U3|p_proj.x[13][4]~1480, vga_top, 1
instance = comp, \U3|p_proj.x[13][4]\, U3|p_proj.x[13][4], vga_top, 1
instance = comp, \U3|p_proj.x[13][5]~1482\, U3|p_proj.x[13][5]~1482, vga_top, 1
instance = comp, \U3|p_proj.x[13][5]\, U3|p_proj.x[13][5], vga_top, 1
instance = comp, \U3|p_proj.x[13][6]~1484\, U3|p_proj.x[13][6]~1484, vga_top, 1
instance = comp, \U3|p_proj.x[13][6]\, U3|p_proj.x[13][6], vga_top, 1
instance = comp, \U3|p_proj.x[13][7]~1486\, U3|p_proj.x[13][7]~1486, vga_top, 1
instance = comp, \U3|p_proj.x[13][7]\, U3|p_proj.x[13][7], vga_top, 1
instance = comp, \U3|p_proj.x[13][8]~1488\, U3|p_proj.x[13][8]~1488, vga_top, 1
instance = comp, \U3|p_proj.x[13][8]\, U3|p_proj.x[13][8], vga_top, 1
instance = comp, \U3|p_proj.x[13][9]~1490\, U3|p_proj.x[13][9]~1490, vga_top, 1
instance = comp, \U3|p_proj.x[13][9]\, U3|p_proj.x[13][9], vga_top, 1
instance = comp, \U3|p_proj.x[13][10]~1492\, U3|p_proj.x[13][10]~1492, vga_top, 1
instance = comp, \U3|p_proj.x[13][10]\, U3|p_proj.x[13][10], vga_top, 1
instance = comp, \U3|p_proj.x[13][11]~1494\, U3|p_proj.x[13][11]~1494, vga_top, 1
instance = comp, \U3|p_proj.x[13][11]\, U3|p_proj.x[13][11], vga_top, 1
instance = comp, \U3|p_proj.x[13][12]~1496\, U3|p_proj.x[13][12]~1496, vga_top, 1
instance = comp, \U3|p_proj.x[13][12]\, U3|p_proj.x[13][12], vga_top, 1
instance = comp, \U3|p_proj.x[13][13]~1498\, U3|p_proj.x[13][13]~1498, vga_top, 1
instance = comp, \U3|p_proj.x[13][13]\, U3|p_proj.x[13][13], vga_top, 1
instance = comp, \U3|p_proj.x[13][14]~1500\, U3|p_proj.x[13][14]~1500, vga_top, 1
instance = comp, \U3|p_proj.x[13][14]\, U3|p_proj.x[13][14], vga_top, 1
instance = comp, \U3|p_proj.x[13][15]~1502\, U3|p_proj.x[13][15]~1502, vga_top, 1
instance = comp, \U3|p_proj.x[13][15]\, U3|p_proj.x[13][15], vga_top, 1
instance = comp, \U3|p_proj.x[13][16]~1504\, U3|p_proj.x[13][16]~1504, vga_top, 1
instance = comp, \U3|p_proj.x[13][16]\, U3|p_proj.x[13][16], vga_top, 1
instance = comp, \U3|p_proj.x[13][17]~1506\, U3|p_proj.x[13][17]~1506, vga_top, 1
instance = comp, \U3|p_proj.x[13][17]\, U3|p_proj.x[13][17], vga_top, 1
instance = comp, \U3|p_proj.x[13][18]~1508\, U3|p_proj.x[13][18]~1508, vga_top, 1
instance = comp, \U3|p_proj.x[13][18]\, U3|p_proj.x[13][18], vga_top, 1
instance = comp, \U3|p_proj.x[13][19]~1510\, U3|p_proj.x[13][19]~1510, vga_top, 1
instance = comp, \U3|p_proj.x[13][19]\, U3|p_proj.x[13][19], vga_top, 1
instance = comp, \U3|p_proj.x[13][20]~1512\, U3|p_proj.x[13][20]~1512, vga_top, 1
instance = comp, \U3|p_proj.x[13][20]\, U3|p_proj.x[13][20], vga_top, 1
instance = comp, \U3|p_proj.x[13][21]~1514\, U3|p_proj.x[13][21]~1514, vga_top, 1
instance = comp, \U3|p_proj.x[13][21]\, U3|p_proj.x[13][21], vga_top, 1
instance = comp, \U3|p_proj.x[13][22]~1516\, U3|p_proj.x[13][22]~1516, vga_top, 1
instance = comp, \U3|p_proj.x[13][22]\, U3|p_proj.x[13][22], vga_top, 1
instance = comp, \U3|p_proj.x[13][23]~1518\, U3|p_proj.x[13][23]~1518, vga_top, 1
instance = comp, \U3|p_proj.x[13][23]\, U3|p_proj.x[13][23], vga_top, 1
instance = comp, \U3|p_proj.x[13][24]~1520\, U3|p_proj.x[13][24]~1520, vga_top, 1
instance = comp, \U3|p_proj.x[13][24]\, U3|p_proj.x[13][24], vga_top, 1
instance = comp, \U3|p_proj.x[13][25]~1522\, U3|p_proj.x[13][25]~1522, vga_top, 1
instance = comp, \U3|p_proj.x[13][25]\, U3|p_proj.x[13][25], vga_top, 1
instance = comp, \U3|p_proj.x[13][26]~1524\, U3|p_proj.x[13][26]~1524, vga_top, 1
instance = comp, \U3|p_proj.x[13][26]\, U3|p_proj.x[13][26], vga_top, 1
instance = comp, \U3|p_proj.x[13][27]~1526\, U3|p_proj.x[13][27]~1526, vga_top, 1
instance = comp, \U3|p_proj.x[13][27]\, U3|p_proj.x[13][27], vga_top, 1
instance = comp, \U3|p_proj.x[13][28]~1528\, U3|p_proj.x[13][28]~1528, vga_top, 1
instance = comp, \U3|p_proj.x[13][28]\, U3|p_proj.x[13][28], vga_top, 1
instance = comp, \U3|p_proj.x[13][29]~1530\, U3|p_proj.x[13][29]~1530, vga_top, 1
instance = comp, \U3|p_proj.x[13][29]\, U3|p_proj.x[13][29], vga_top, 1
instance = comp, \U3|p_proj.x[13][30]~1532\, U3|p_proj.x[13][30]~1532, vga_top, 1
instance = comp, \U3|p_proj.x[13][30]\, U3|p_proj.x[13][30], vga_top, 1
instance = comp, \U3|p_proj.x[13][31]~1534\, U3|p_proj.x[13][31]~1534, vga_top, 1
instance = comp, \U3|p_proj.x[13][31]\, U3|p_proj.x[13][31], vga_top, 1
instance = comp, \U3|p_proj.y[13][4]\, U3|p_proj.y[13][4], vga_top, 1
instance = comp, \U3|p_proj.y[13][5]~feeder\, U3|p_proj.y[13][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][5]\, U3|p_proj.y[13][5], vga_top, 1
instance = comp, \U3|colorconcat~222\, U3|colorconcat~222, vga_top, 1
instance = comp, \U3|p_proj.y[13][2]\, U3|p_proj.y[13][2], vga_top, 1
instance = comp, \U3|p_proj.y[13][3]~feeder\, U3|p_proj.y[13][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][3]\, U3|p_proj.y[13][3], vga_top, 1
instance = comp, \U3|colorconcat~221\, U3|colorconcat~221, vga_top, 1
instance = comp, \U3|p_proj.y[13][7]\, U3|p_proj.y[13][7], vga_top, 1
instance = comp, \U3|p_proj.y[13][6]~feeder\, U3|p_proj.y[13][6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][6]\, U3|p_proj.y[13][6], vga_top, 1
instance = comp, \U3|colorconcat~223\, U3|colorconcat~223, vga_top, 1
instance = comp, \U3|p_proj.y[13][0]\, U3|p_proj.y[13][0], vga_top, 1
instance = comp, \U3|p_proj.y[13][1]~feeder\, U3|p_proj.y[13][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][1]\, U3|p_proj.y[13][1], vga_top, 1
instance = comp, \U3|colorconcat~220\, U3|colorconcat~220, vga_top, 1
instance = comp, \U3|colorconcat~224\, U3|colorconcat~224, vga_top, 1
instance = comp, \U3|LessThan92~25\, U3|LessThan92~25, vga_top, 1
instance = comp, \U3|LessThan92~23\, U3|LessThan92~23, vga_top, 1
instance = comp, \U3|LessThan92~22\, U3|LessThan92~22, vga_top, 1
instance = comp, \U3|LessThan92~1\, U3|LessThan92~1, vga_top, 1
instance = comp, \U3|LessThan92~3\, U3|LessThan92~3, vga_top, 1
instance = comp, \U3|LessThan92~5\, U3|LessThan92~5, vga_top, 1
instance = comp, \U3|LessThan92~7\, U3|LessThan92~7, vga_top, 1
instance = comp, \U3|LessThan92~9\, U3|LessThan92~9, vga_top, 1
instance = comp, \U3|LessThan92~11\, U3|LessThan92~11, vga_top, 1
instance = comp, \U3|LessThan92~13\, U3|LessThan92~13, vga_top, 1
instance = comp, \U3|LessThan92~15\, U3|LessThan92~15, vga_top, 1
instance = comp, \U3|LessThan92~17\, U3|LessThan92~17, vga_top, 1
instance = comp, \U3|LessThan92~18\, U3|LessThan92~18, vga_top, 1
instance = comp, \U3|LessThan92~20\, U3|LessThan92~20, vga_top, 1
instance = comp, \U3|LessThan92~21\, U3|LessThan92~21, vga_top, 1
instance = comp, \U3|LessThan92~24\, U3|LessThan92~24, vga_top, 1
instance = comp, \U3|LessThan92~26\, U3|LessThan92~26, vga_top, 1
instance = comp, \U3|colorconcat~225\, U3|colorconcat~225, vga_top, 1
instance = comp, \U3|Add66~0\, U3|Add66~0, vga_top, 1
instance = comp, \U3|Add66~2\, U3|Add66~2, vga_top, 1
instance = comp, \U3|Add66~4\, U3|Add66~4, vga_top, 1
instance = comp, \U3|Add66~6\, U3|Add66~6, vga_top, 1
instance = comp, \U3|Add66~8\, U3|Add66~8, vga_top, 1
instance = comp, \U3|Add66~10\, U3|Add66~10, vga_top, 1
instance = comp, \U3|Add66~12\, U3|Add66~12, vga_top, 1
instance = comp, \U3|Add66~14\, U3|Add66~14, vga_top, 1
instance = comp, \U3|Add66~16\, U3|Add66~16, vga_top, 1
instance = comp, \U3|Add66~18\, U3|Add66~18, vga_top, 1
instance = comp, \U3|Add66~20\, U3|Add66~20, vga_top, 1
instance = comp, \U3|Add66~22\, U3|Add66~22, vga_top, 1
instance = comp, \U3|Add66~24\, U3|Add66~24, vga_top, 1
instance = comp, \U3|Add66~26\, U3|Add66~26, vga_top, 1
instance = comp, \U3|Add66~28\, U3|Add66~28, vga_top, 1
instance = comp, \U3|Add66~30\, U3|Add66~30, vga_top, 1
instance = comp, \U3|Add66~32\, U3|Add66~32, vga_top, 1
instance = comp, \U3|Add66~34\, U3|Add66~34, vga_top, 1
instance = comp, \U3|Add66~36\, U3|Add66~36, vga_top, 1
instance = comp, \U3|Add66~38\, U3|Add66~38, vga_top, 1
instance = comp, \U3|Add66~40\, U3|Add66~40, vga_top, 1
instance = comp, \U3|Add66~42\, U3|Add66~42, vga_top, 1
instance = comp, \U3|Add66~44\, U3|Add66~44, vga_top, 1
instance = comp, \U3|Add66~46\, U3|Add66~46, vga_top, 1
instance = comp, \U3|LessThan91~25\, U3|LessThan91~25, vga_top, 1
instance = comp, \U3|Add66~48\, U3|Add66~48, vga_top, 1
instance = comp, \U3|Add66~50\, U3|Add66~50, vga_top, 1
instance = comp, \U3|Add66~52\, U3|Add66~52, vga_top, 1
instance = comp, \U3|Add66~54\, U3|Add66~54, vga_top, 1
instance = comp, \U3|LessThan91~26\, U3|LessThan91~26, vga_top, 1
instance = comp, \U3|p_proj.y[12][13]~feeder\, U3|p_proj.y[12][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][13]\, U3|p_proj.y[12][13], vga_top, 1
instance = comp, \U3|p_proj.y[12][10]~feeder\, U3|p_proj.y[12][10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][10]\, U3|p_proj.y[12][10], vga_top, 1
instance = comp, \U3|p_proj.y[12][11]\, U3|p_proj.y[12][11], vga_top, 1
instance = comp, \U3|p_proj.y[12][12]~feeder\, U3|p_proj.y[12][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][12]\, U3|p_proj.y[12][12], vga_top, 1
instance = comp, \U3|colorconcat~211\, U3|colorconcat~211, vga_top, 1
instance = comp, \U3|p_proj.y[12][17]~feeder\, U3|p_proj.y[12][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][17]\, U3|p_proj.y[12][17], vga_top, 1
instance = comp, \U3|p_proj.y[12][14]~feeder\, U3|p_proj.y[12][14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][14]\, U3|p_proj.y[12][14], vga_top, 1
instance = comp, \U3|p_proj.y[12][15]\, U3|p_proj.y[12][15], vga_top, 1
instance = comp, \U3|p_proj.y[12][16]~feeder\, U3|p_proj.y[12][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][16]\, U3|p_proj.y[12][16], vga_top, 1
instance = comp, \U3|colorconcat~212\, U3|colorconcat~212, vga_top, 1
instance = comp, \U3|p_proj.y[12][8]\, U3|p_proj.y[12][8], vga_top, 1
instance = comp, \U3|Equal26~0\, U3|Equal26~0, vga_top, 1
instance = comp, \U3|p_proj.y[12][9]\, U3|p_proj.y[12][9], vga_top, 1
instance = comp, \U3|p_proj.y[12][31]\, U3|p_proj.y[12][31], vga_top, 1
instance = comp, \U3|Add66~56\, U3|Add66~56, vga_top, 1
instance = comp, \U3|colorconcat~210\, U3|colorconcat~210, vga_top, 1
instance = comp, \U3|p_proj.y[12][23]~feeder\, U3|p_proj.y[12][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][23]\, U3|p_proj.y[12][23], vga_top, 1
instance = comp, \U3|p_proj.y[12][24]~feeder\, U3|p_proj.y[12][24]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][24]\, U3|p_proj.y[12][24], vga_top, 1
instance = comp, \U3|p_proj.y[12][25]\, U3|p_proj.y[12][25], vga_top, 1
instance = comp, \U3|p_proj.y[12][22]~feeder\, U3|p_proj.y[12][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][22]\, U3|p_proj.y[12][22], vga_top, 1
instance = comp, \U3|colorconcat~214\, U3|colorconcat~214, vga_top, 1
instance = comp, \U3|p_proj.y[12][21]~feeder\, U3|p_proj.y[12][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][21]\, U3|p_proj.y[12][21], vga_top, 1
instance = comp, \U3|p_proj.y[12][20]~feeder\, U3|p_proj.y[12][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][20]\, U3|p_proj.y[12][20], vga_top, 1
instance = comp, \U3|p_proj.y[12][19]\, U3|p_proj.y[12][19], vga_top, 1
instance = comp, \U3|p_proj.y[12][18]~feeder\, U3|p_proj.y[12][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][18]\, U3|p_proj.y[12][18], vga_top, 1
instance = comp, \U3|colorconcat~213\, U3|colorconcat~213, vga_top, 1
instance = comp, \U3|p_proj.y[12][27]~feeder\, U3|p_proj.y[12][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][27]\, U3|p_proj.y[12][27], vga_top, 1
instance = comp, \U3|p_proj.y[12][28]~feeder\, U3|p_proj.y[12][28]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][28]\, U3|p_proj.y[12][28], vga_top, 1
instance = comp, \U3|p_proj.y[12][29]\, U3|p_proj.y[12][29], vga_top, 1
instance = comp, \U3|p_proj.y[12][26]~feeder\, U3|p_proj.y[12][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[12][26]\, U3|p_proj.y[12][26], vga_top, 1
instance = comp, \U3|colorconcat~215\, U3|colorconcat~215, vga_top, 1
instance = comp, \U3|p_proj.y[12][30]\, U3|p_proj.y[12][30], vga_top, 1
instance = comp, \U3|p_proj.e[12]~feeder\, U3|p_proj.e[12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[12]\, U3|p_proj.e[12], vga_top, 1
instance = comp, \U3|colorconcat~216\, U3|colorconcat~216, vga_top, 1
instance = comp, \U3|colorconcat~217\, U3|colorconcat~217, vga_top, 1
instance = comp, \U3|colorconcat~218\, U3|colorconcat~218, vga_top, 1
instance = comp, \U3|LessThan91~23\, U3|LessThan91~23, vga_top, 1
instance = comp, \U3|LessThan91~21\, U3|LessThan91~21, vga_top, 1
instance = comp, \U3|LessThan91~22\, U3|LessThan91~22, vga_top, 1
instance = comp, \U3|LessThan91~1\, U3|LessThan91~1, vga_top, 1
instance = comp, \U3|LessThan91~3\, U3|LessThan91~3, vga_top, 1
instance = comp, \U3|LessThan91~5\, U3|LessThan91~5, vga_top, 1
instance = comp, \U3|LessThan91~7\, U3|LessThan91~7, vga_top, 1
instance = comp, \U3|LessThan91~9\, U3|LessThan91~9, vga_top, 1
instance = comp, \U3|LessThan91~11\, U3|LessThan91~11, vga_top, 1
instance = comp, \U3|LessThan91~13\, U3|LessThan91~13, vga_top, 1
instance = comp, \U3|LessThan91~15\, U3|LessThan91~15, vga_top, 1
instance = comp, \U3|LessThan91~17\, U3|LessThan91~17, vga_top, 1
instance = comp, \U3|LessThan91~18\, U3|LessThan91~18, vga_top, 1
instance = comp, \U3|LessThan91~20\, U3|LessThan91~20, vga_top, 1
instance = comp, \U3|LessThan91~24\, U3|LessThan91~24, vga_top, 1
instance = comp, \U3|colorconcat~219\, U3|colorconcat~219, vga_top, 1
instance = comp, \U3|Add67~0\, U3|Add67~0, vga_top, 1
instance = comp, \U3|Add67~2\, U3|Add67~2, vga_top, 1
instance = comp, \U3|Add67~4\, U3|Add67~4, vga_top, 1
instance = comp, \U3|Add67~6\, U3|Add67~6, vga_top, 1
instance = comp, \U3|Add67~8\, U3|Add67~8, vga_top, 1
instance = comp, \U3|Add67~10\, U3|Add67~10, vga_top, 1
instance = comp, \U3|Add67~12\, U3|Add67~12, vga_top, 1
instance = comp, \U3|Add67~14\, U3|Add67~14, vga_top, 1
instance = comp, \U3|Add67~16\, U3|Add67~16, vga_top, 1
instance = comp, \U3|Add67~18\, U3|Add67~18, vga_top, 1
instance = comp, \U3|Add67~20\, U3|Add67~20, vga_top, 1
instance = comp, \U3|Add67~22\, U3|Add67~22, vga_top, 1
instance = comp, \U3|Add67~24\, U3|Add67~24, vga_top, 1
instance = comp, \U3|Add67~26\, U3|Add67~26, vga_top, 1
instance = comp, \U3|Add67~28\, U3|Add67~28, vga_top, 1
instance = comp, \U3|Add67~30\, U3|Add67~30, vga_top, 1
instance = comp, \U3|Add67~32\, U3|Add67~32, vga_top, 1
instance = comp, \U3|Add67~34\, U3|Add67~34, vga_top, 1
instance = comp, \U3|Add67~36\, U3|Add67~36, vga_top, 1
instance = comp, \U3|Add67~38\, U3|Add67~38, vga_top, 1
instance = comp, \U3|Add67~40\, U3|Add67~40, vga_top, 1
instance = comp, \U3|Add67~42\, U3|Add67~42, vga_top, 1
instance = comp, \U3|Add67~44\, U3|Add67~44, vga_top, 1
instance = comp, \U3|Add67~46\, U3|Add67~46, vga_top, 1
instance = comp, \U3|Add67~48\, U3|Add67~48, vga_top, 1
instance = comp, \U3|Add67~50\, U3|Add67~50, vga_top, 1
instance = comp, \U3|Add67~52\, U3|Add67~52, vga_top, 1
instance = comp, \U3|Add67~54\, U3|Add67~54, vga_top, 1
instance = comp, \U3|LessThan93~26\, U3|LessThan93~26, vga_top, 1
instance = comp, \U3|LessThan93~25\, U3|LessThan93~25, vga_top, 1
instance = comp, \U3|LessThan93~21\, U3|LessThan93~21, vga_top, 1
instance = comp, \U3|LessThan93~22\, U3|LessThan93~22, vga_top, 1
instance = comp, \U3|LessThan93~23\, U3|LessThan93~23, vga_top, 1
instance = comp, \U3|Add67~56\, U3|Add67~56, vga_top, 1
instance = comp, \U3|LessThan93~1\, U3|LessThan93~1, vga_top, 1
instance = comp, \U3|LessThan93~3\, U3|LessThan93~3, vga_top, 1
instance = comp, \U3|LessThan93~5\, U3|LessThan93~5, vga_top, 1
instance = comp, \U3|LessThan93~7\, U3|LessThan93~7, vga_top, 1
instance = comp, \U3|LessThan93~9\, U3|LessThan93~9, vga_top, 1
instance = comp, \U3|LessThan93~11\, U3|LessThan93~11, vga_top, 1
instance = comp, \U3|LessThan93~13\, U3|LessThan93~13, vga_top, 1
instance = comp, \U3|LessThan93~15\, U3|LessThan93~15, vga_top, 1
instance = comp, \U3|LessThan93~17\, U3|LessThan93~17, vga_top, 1
instance = comp, \U3|LessThan93~18\, U3|LessThan93~18, vga_top, 1
instance = comp, \U3|LessThan93~20\, U3|LessThan93~20, vga_top, 1
instance = comp, \U3|LessThan93~24\, U3|LessThan93~24, vga_top, 1
instance = comp, \U3|p_proj.y[13][14]~feeder\, U3|p_proj.y[13][14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][14]\, U3|p_proj.y[13][14], vga_top, 1
instance = comp, \U3|p_proj.y[13][17]~feeder\, U3|p_proj.y[13][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][17]\, U3|p_proj.y[13][17], vga_top, 1
instance = comp, \U3|p_proj.y[13][15]\, U3|p_proj.y[13][15], vga_top, 1
instance = comp, \U3|p_proj.y[13][16]~feeder\, U3|p_proj.y[13][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][16]\, U3|p_proj.y[13][16], vga_top, 1
instance = comp, \U3|colorconcat~228\, U3|colorconcat~228, vga_top, 1
instance = comp, \U3|p_proj.y[13][12]~feeder\, U3|p_proj.y[13][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][12]\, U3|p_proj.y[13][12], vga_top, 1
instance = comp, \U3|p_proj.y[13][13]~feeder\, U3|p_proj.y[13][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][13]\, U3|p_proj.y[13][13], vga_top, 1
instance = comp, \U3|p_proj.y[13][11]\, U3|p_proj.y[13][11], vga_top, 1
instance = comp, \U3|p_proj.y[13][10]~feeder\, U3|p_proj.y[13][10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][10]\, U3|p_proj.y[13][10], vga_top, 1
instance = comp, \U3|colorconcat~227\, U3|colorconcat~227, vga_top, 1
instance = comp, \U3|p_proj.y[13][21]~feeder\, U3|p_proj.y[13][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][21]\, U3|p_proj.y[13][21], vga_top, 1
instance = comp, \U3|p_proj.y[13][18]~feeder\, U3|p_proj.y[13][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][18]\, U3|p_proj.y[13][18], vga_top, 1
instance = comp, \U3|p_proj.y[13][19]\, U3|p_proj.y[13][19], vga_top, 1
instance = comp, \U3|p_proj.y[13][20]~feeder\, U3|p_proj.y[13][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][20]\, U3|p_proj.y[13][20], vga_top, 1
instance = comp, \U3|colorconcat~229\, U3|colorconcat~229, vga_top, 1
instance = comp, \U3|p_proj.y[13][28]~feeder\, U3|p_proj.y[13][28]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][28]\, U3|p_proj.y[13][28], vga_top, 1
instance = comp, \U3|p_proj.y[13][29]~feeder\, U3|p_proj.y[13][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][29]\, U3|p_proj.y[13][29], vga_top, 1
instance = comp, \U3|p_proj.y[13][27]\, U3|p_proj.y[13][27], vga_top, 1
instance = comp, \U3|p_proj.y[13][26]~feeder\, U3|p_proj.y[13][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][26]\, U3|p_proj.y[13][26], vga_top, 1
instance = comp, \U3|colorconcat~231\, U3|colorconcat~231, vga_top, 1
instance = comp, \U3|p_proj.y[13][22]~feeder\, U3|p_proj.y[13][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][22]\, U3|p_proj.y[13][22], vga_top, 1
instance = comp, \U3|p_proj.y[13][25]\, U3|p_proj.y[13][25], vga_top, 1
instance = comp, \U3|p_proj.y[13][23]\, U3|p_proj.y[13][23], vga_top, 1
instance = comp, \U3|p_proj.y[13][24]~feeder\, U3|p_proj.y[13][24]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][24]\, U3|p_proj.y[13][24], vga_top, 1
instance = comp, \U3|colorconcat~230\, U3|colorconcat~230, vga_top, 1
instance = comp, \U3|p_proj.y[13][30]\, U3|p_proj.y[13][30], vga_top, 1
instance = comp, \U3|p_proj.e[13]~feeder\, U3|p_proj.e[13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[13]\, U3|p_proj.e[13], vga_top, 1
instance = comp, \U3|colorconcat~232\, U3|colorconcat~232, vga_top, 1
instance = comp, \U3|colorconcat~233\, U3|colorconcat~233, vga_top, 1
instance = comp, \U3|p_proj.y[13][9]~feeder\, U3|p_proj.y[13][9]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][9]\, U3|p_proj.y[13][9], vga_top, 1
instance = comp, \U3|p_proj.y[13][31]~feeder\, U3|p_proj.y[13][31]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[13][31]\, U3|p_proj.y[13][31], vga_top, 1
instance = comp, \U3|p_proj.y[13][8]\, U3|p_proj.y[13][8], vga_top, 1
instance = comp, \U3|Equal27~0\, U3|Equal27~0, vga_top, 1
instance = comp, \U3|colorconcat~226\, U3|colorconcat~226, vga_top, 1
instance = comp, \U3|colorconcat~234\, U3|colorconcat~234, vga_top, 1
instance = comp, \U3|colorconcat~235\, U3|colorconcat~235, vga_top, 1
instance = comp, \U3|colorconcat~236\, U3|colorconcat~236, vga_top, 1
instance = comp, \U3|p_proj.x[10][0]~1280\, U3|p_proj.x[10][0]~1280, vga_top, 1
instance = comp, \U3|p_proj.hs1[10]~feeder\, U3|p_proj.hs1[10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[10]~feeder\, U3|p_proj.hs2[10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[10]\, U3|p_proj.hs2[10], vga_top, 1
instance = comp, \U3|Decoder0~18\, U3|Decoder0~18, vga_top, 1
instance = comp, \U3|p_proj.hs1[10]\, U3|p_proj.hs1[10], vga_top, 1
instance = comp, \U3|p_proj.x[10][0]\, U3|p_proj.x[10][0], vga_top, 1
instance = comp, \U3|p_proj.x[10][1]~1282\, U3|p_proj.x[10][1]~1282, vga_top, 1
instance = comp, \U3|p_proj.x[10][1]\, U3|p_proj.x[10][1], vga_top, 1
instance = comp, \U3|p_proj.x[10][2]~1284\, U3|p_proj.x[10][2]~1284, vga_top, 1
instance = comp, \U3|p_proj.x[10][2]\, U3|p_proj.x[10][2], vga_top, 1
instance = comp, \U3|p_proj.x[10][3]~1286\, U3|p_proj.x[10][3]~1286, vga_top, 1
instance = comp, \U3|p_proj.x[10][3]\, U3|p_proj.x[10][3], vga_top, 1
instance = comp, \U3|p_proj.x[10][4]~1288\, U3|p_proj.x[10][4]~1288, vga_top, 1
instance = comp, \U3|p_proj.x[10][4]\, U3|p_proj.x[10][4], vga_top, 1
instance = comp, \U3|p_proj.x[10][5]~1290\, U3|p_proj.x[10][5]~1290, vga_top, 1
instance = comp, \U3|p_proj.x[10][5]\, U3|p_proj.x[10][5], vga_top, 1
instance = comp, \U3|p_proj.x[10][6]~1292\, U3|p_proj.x[10][6]~1292, vga_top, 1
instance = comp, \U3|p_proj.x[10][6]\, U3|p_proj.x[10][6], vga_top, 1
instance = comp, \U3|p_proj.x[10][7]~1294\, U3|p_proj.x[10][7]~1294, vga_top, 1
instance = comp, \U3|p_proj.x[10][7]\, U3|p_proj.x[10][7], vga_top, 1
instance = comp, \U3|p_proj.x[10][8]~1296\, U3|p_proj.x[10][8]~1296, vga_top, 1
instance = comp, \U3|p_proj.x[10][8]\, U3|p_proj.x[10][8], vga_top, 1
instance = comp, \U3|p_proj.x[10][9]~1298\, U3|p_proj.x[10][9]~1298, vga_top, 1
instance = comp, \U3|p_proj.x[10][9]\, U3|p_proj.x[10][9], vga_top, 1
instance = comp, \U3|p_proj.x[10][10]~1300\, U3|p_proj.x[10][10]~1300, vga_top, 1
instance = comp, \U3|p_proj.x[10][10]\, U3|p_proj.x[10][10], vga_top, 1
instance = comp, \U3|p_proj.x[10][11]~1302\, U3|p_proj.x[10][11]~1302, vga_top, 1
instance = comp, \U3|p_proj.x[10][11]\, U3|p_proj.x[10][11], vga_top, 1
instance = comp, \U3|p_proj.x[10][12]~1304\, U3|p_proj.x[10][12]~1304, vga_top, 1
instance = comp, \U3|p_proj.x[10][12]\, U3|p_proj.x[10][12], vga_top, 1
instance = comp, \U3|p_proj.x[10][13]~1306\, U3|p_proj.x[10][13]~1306, vga_top, 1
instance = comp, \U3|p_proj.x[10][13]\, U3|p_proj.x[10][13], vga_top, 1
instance = comp, \U3|p_proj.x[10][14]~1308\, U3|p_proj.x[10][14]~1308, vga_top, 1
instance = comp, \U3|p_proj.x[10][14]\, U3|p_proj.x[10][14], vga_top, 1
instance = comp, \U3|p_proj.x[10][15]~1310\, U3|p_proj.x[10][15]~1310, vga_top, 1
instance = comp, \U3|p_proj.x[10][15]\, U3|p_proj.x[10][15], vga_top, 1
instance = comp, \U3|p_proj.x[10][16]~1312\, U3|p_proj.x[10][16]~1312, vga_top, 1
instance = comp, \U3|p_proj.x[10][16]\, U3|p_proj.x[10][16], vga_top, 1
instance = comp, \U3|p_proj.x[10][17]~1314\, U3|p_proj.x[10][17]~1314, vga_top, 1
instance = comp, \U3|p_proj.x[10][17]\, U3|p_proj.x[10][17], vga_top, 1
instance = comp, \U3|p_proj.x[10][18]~1316\, U3|p_proj.x[10][18]~1316, vga_top, 1
instance = comp, \U3|p_proj.x[10][18]\, U3|p_proj.x[10][18], vga_top, 1
instance = comp, \U3|p_proj.x[10][19]~1318\, U3|p_proj.x[10][19]~1318, vga_top, 1
instance = comp, \U3|p_proj.x[10][19]\, U3|p_proj.x[10][19], vga_top, 1
instance = comp, \U3|p_proj.x[10][20]~1320\, U3|p_proj.x[10][20]~1320, vga_top, 1
instance = comp, \U3|p_proj.x[10][20]\, U3|p_proj.x[10][20], vga_top, 1
instance = comp, \U3|p_proj.x[10][21]~1322\, U3|p_proj.x[10][21]~1322, vga_top, 1
instance = comp, \U3|p_proj.x[10][21]\, U3|p_proj.x[10][21], vga_top, 1
instance = comp, \U3|p_proj.x[10][22]~1324\, U3|p_proj.x[10][22]~1324, vga_top, 1
instance = comp, \U3|p_proj.x[10][22]\, U3|p_proj.x[10][22], vga_top, 1
instance = comp, \U3|p_proj.x[10][23]~1326\, U3|p_proj.x[10][23]~1326, vga_top, 1
instance = comp, \U3|p_proj.x[10][23]\, U3|p_proj.x[10][23], vga_top, 1
instance = comp, \U3|p_proj.x[10][24]~1328\, U3|p_proj.x[10][24]~1328, vga_top, 1
instance = comp, \U3|p_proj.x[10][24]\, U3|p_proj.x[10][24], vga_top, 1
instance = comp, \U3|p_proj.x[10][25]~1330\, U3|p_proj.x[10][25]~1330, vga_top, 1
instance = comp, \U3|p_proj.x[10][25]\, U3|p_proj.x[10][25], vga_top, 1
instance = comp, \U3|p_proj.x[10][26]~1332\, U3|p_proj.x[10][26]~1332, vga_top, 1
instance = comp, \U3|p_proj.x[10][26]\, U3|p_proj.x[10][26], vga_top, 1
instance = comp, \U3|p_proj.x[10][27]~1334\, U3|p_proj.x[10][27]~1334, vga_top, 1
instance = comp, \U3|p_proj.x[10][27]\, U3|p_proj.x[10][27], vga_top, 1
instance = comp, \U3|p_proj.x[10][28]~1336\, U3|p_proj.x[10][28]~1336, vga_top, 1
instance = comp, \U3|p_proj.x[10][28]\, U3|p_proj.x[10][28], vga_top, 1
instance = comp, \U3|p_proj.x[10][29]~1338\, U3|p_proj.x[10][29]~1338, vga_top, 1
instance = comp, \U3|p_proj.x[10][29]\, U3|p_proj.x[10][29], vga_top, 1
instance = comp, \U3|p_proj.x[10][30]~1340\, U3|p_proj.x[10][30]~1340, vga_top, 1
instance = comp, \U3|p_proj.x[10][30]\, U3|p_proj.x[10][30], vga_top, 1
instance = comp, \U3|p_proj.x[10][31]~1342\, U3|p_proj.x[10][31]~1342, vga_top, 1
instance = comp, \U3|p_proj.x[10][31]\, U3|p_proj.x[10][31], vga_top, 1
instance = comp, \U3|p_proj.y[10][0]\, U3|p_proj.y[10][0], vga_top, 1
instance = comp, \U3|p_proj.y[10][1]~feeder\, U3|p_proj.y[10][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][1]\, U3|p_proj.y[10][1], vga_top, 1
instance = comp, \U3|colorconcat~171\, U3|colorconcat~171, vga_top, 1
instance = comp, \U3|p_proj.y[10][7]\, U3|p_proj.y[10][7], vga_top, 1
instance = comp, \U3|p_proj.y[10][6]\, U3|p_proj.y[10][6], vga_top, 1
instance = comp, \U3|colorconcat~174\, U3|colorconcat~174, vga_top, 1
instance = comp, \U3|p_proj.y[10][2]\, U3|p_proj.y[10][2], vga_top, 1
instance = comp, \U3|p_proj.y[10][3]~feeder\, U3|p_proj.y[10][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][3]\, U3|p_proj.y[10][3], vga_top, 1
instance = comp, \U3|colorconcat~172\, U3|colorconcat~172, vga_top, 1
instance = comp, \U3|p_proj.y[10][4]\, U3|p_proj.y[10][4], vga_top, 1
instance = comp, \U3|p_proj.y[10][5]~feeder\, U3|p_proj.y[10][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][5]\, U3|p_proj.y[10][5], vga_top, 1
instance = comp, \U3|colorconcat~173\, U3|colorconcat~173, vga_top, 1
instance = comp, \U3|colorconcat~175\, U3|colorconcat~175, vga_top, 1
instance = comp, \U3|LessThan86~25\, U3|LessThan86~25, vga_top, 1
instance = comp, \U3|LessThan86~23\, U3|LessThan86~23, vga_top, 1
instance = comp, \U3|LessThan86~21\, U3|LessThan86~21, vga_top, 1
instance = comp, \U3|LessThan86~22\, U3|LessThan86~22, vga_top, 1
instance = comp, \U3|LessThan86~1\, U3|LessThan86~1, vga_top, 1
instance = comp, \U3|LessThan86~3\, U3|LessThan86~3, vga_top, 1
instance = comp, \U3|LessThan86~5\, U3|LessThan86~5, vga_top, 1
instance = comp, \U3|LessThan86~7\, U3|LessThan86~7, vga_top, 1
instance = comp, \U3|LessThan86~9\, U3|LessThan86~9, vga_top, 1
instance = comp, \U3|LessThan86~11\, U3|LessThan86~11, vga_top, 1
instance = comp, \U3|LessThan86~13\, U3|LessThan86~13, vga_top, 1
instance = comp, \U3|LessThan86~15\, U3|LessThan86~15, vga_top, 1
instance = comp, \U3|LessThan86~17\, U3|LessThan86~17, vga_top, 1
instance = comp, \U3|LessThan86~18\, U3|LessThan86~18, vga_top, 1
instance = comp, \U3|LessThan86~20\, U3|LessThan86~20, vga_top, 1
instance = comp, \U3|LessThan86~24\, U3|LessThan86~24, vga_top, 1
instance = comp, \U3|LessThan86~26\, U3|LessThan86~26, vga_top, 1
instance = comp, \U3|colorconcat~176\, U3|colorconcat~176, vga_top, 1
instance = comp, \U3|p_proj.x[11][0]~1344\, U3|p_proj.x[11][0]~1344, vga_top, 1
instance = comp, \U3|p_proj.hs1[11]~feeder\, U3|p_proj.hs1[11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[11]~feeder\, U3|p_proj.hs2[11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[11]\, U3|p_proj.hs2[11], vga_top, 1
instance = comp, \U3|Decoder0~19\, U3|Decoder0~19, vga_top, 1
instance = comp, \U3|Decoder0~20\, U3|Decoder0~20, vga_top, 1
instance = comp, \U3|p_proj.hs1[11]\, U3|p_proj.hs1[11], vga_top, 1
instance = comp, \U3|p_proj.x[11][0]\, U3|p_proj.x[11][0], vga_top, 1
instance = comp, \U3|p_proj.x[11][1]~1346\, U3|p_proj.x[11][1]~1346, vga_top, 1
instance = comp, \U3|p_proj.x[11][1]\, U3|p_proj.x[11][1], vga_top, 1
instance = comp, \U3|p_proj.x[11][2]~1348\, U3|p_proj.x[11][2]~1348, vga_top, 1
instance = comp, \U3|p_proj.x[11][2]\, U3|p_proj.x[11][2], vga_top, 1
instance = comp, \U3|p_proj.x[11][3]~1350\, U3|p_proj.x[11][3]~1350, vga_top, 1
instance = comp, \U3|p_proj.x[11][3]\, U3|p_proj.x[11][3], vga_top, 1
instance = comp, \U3|p_proj.x[11][4]~1352\, U3|p_proj.x[11][4]~1352, vga_top, 1
instance = comp, \U3|p_proj.x[11][4]\, U3|p_proj.x[11][4], vga_top, 1
instance = comp, \U3|p_proj.x[11][5]~1354\, U3|p_proj.x[11][5]~1354, vga_top, 1
instance = comp, \U3|p_proj.x[11][5]\, U3|p_proj.x[11][5], vga_top, 1
instance = comp, \U3|p_proj.x[11][6]~1356\, U3|p_proj.x[11][6]~1356, vga_top, 1
instance = comp, \U3|p_proj.x[11][6]\, U3|p_proj.x[11][6], vga_top, 1
instance = comp, \U3|p_proj.x[11][7]~1358\, U3|p_proj.x[11][7]~1358, vga_top, 1
instance = comp, \U3|p_proj.x[11][7]\, U3|p_proj.x[11][7], vga_top, 1
instance = comp, \U3|p_proj.x[11][8]~1360\, U3|p_proj.x[11][8]~1360, vga_top, 1
instance = comp, \U3|p_proj.x[11][8]\, U3|p_proj.x[11][8], vga_top, 1
instance = comp, \U3|p_proj.x[11][9]~1362\, U3|p_proj.x[11][9]~1362, vga_top, 1
instance = comp, \U3|p_proj.x[11][9]\, U3|p_proj.x[11][9], vga_top, 1
instance = comp, \U3|p_proj.x[11][10]~1364\, U3|p_proj.x[11][10]~1364, vga_top, 1
instance = comp, \U3|p_proj.x[11][10]\, U3|p_proj.x[11][10], vga_top, 1
instance = comp, \U3|p_proj.x[11][11]~1366\, U3|p_proj.x[11][11]~1366, vga_top, 1
instance = comp, \U3|p_proj.x[11][11]\, U3|p_proj.x[11][11], vga_top, 1
instance = comp, \U3|p_proj.x[11][12]~1368\, U3|p_proj.x[11][12]~1368, vga_top, 1
instance = comp, \U3|p_proj.x[11][12]\, U3|p_proj.x[11][12], vga_top, 1
instance = comp, \U3|p_proj.x[11][13]~1370\, U3|p_proj.x[11][13]~1370, vga_top, 1
instance = comp, \U3|p_proj.x[11][13]\, U3|p_proj.x[11][13], vga_top, 1
instance = comp, \U3|p_proj.x[11][14]~1372\, U3|p_proj.x[11][14]~1372, vga_top, 1
instance = comp, \U3|p_proj.x[11][14]\, U3|p_proj.x[11][14], vga_top, 1
instance = comp, \U3|p_proj.x[11][15]~1374\, U3|p_proj.x[11][15]~1374, vga_top, 1
instance = comp, \U3|p_proj.x[11][15]\, U3|p_proj.x[11][15], vga_top, 1
instance = comp, \U3|p_proj.x[11][16]~1376\, U3|p_proj.x[11][16]~1376, vga_top, 1
instance = comp, \U3|p_proj.x[11][16]\, U3|p_proj.x[11][16], vga_top, 1
instance = comp, \U3|p_proj.x[11][17]~1378\, U3|p_proj.x[11][17]~1378, vga_top, 1
instance = comp, \U3|p_proj.x[11][17]\, U3|p_proj.x[11][17], vga_top, 1
instance = comp, \U3|p_proj.x[11][18]~1380\, U3|p_proj.x[11][18]~1380, vga_top, 1
instance = comp, \U3|p_proj.x[11][18]\, U3|p_proj.x[11][18], vga_top, 1
instance = comp, \U3|p_proj.x[11][19]~1382\, U3|p_proj.x[11][19]~1382, vga_top, 1
instance = comp, \U3|p_proj.x[11][19]\, U3|p_proj.x[11][19], vga_top, 1
instance = comp, \U3|p_proj.x[11][20]~1384\, U3|p_proj.x[11][20]~1384, vga_top, 1
instance = comp, \U3|p_proj.x[11][20]\, U3|p_proj.x[11][20], vga_top, 1
instance = comp, \U3|p_proj.x[11][21]~1386\, U3|p_proj.x[11][21]~1386, vga_top, 1
instance = comp, \U3|p_proj.x[11][21]\, U3|p_proj.x[11][21], vga_top, 1
instance = comp, \U3|p_proj.x[11][22]~1388\, U3|p_proj.x[11][22]~1388, vga_top, 1
instance = comp, \U3|p_proj.x[11][22]\, U3|p_proj.x[11][22], vga_top, 1
instance = comp, \U3|p_proj.x[11][23]~1390\, U3|p_proj.x[11][23]~1390, vga_top, 1
instance = comp, \U3|p_proj.x[11][23]\, U3|p_proj.x[11][23], vga_top, 1
instance = comp, \U3|p_proj.x[11][24]~1392\, U3|p_proj.x[11][24]~1392, vga_top, 1
instance = comp, \U3|p_proj.x[11][24]\, U3|p_proj.x[11][24], vga_top, 1
instance = comp, \U3|p_proj.x[11][25]~1394\, U3|p_proj.x[11][25]~1394, vga_top, 1
instance = comp, \U3|p_proj.x[11][25]\, U3|p_proj.x[11][25], vga_top, 1
instance = comp, \U3|p_proj.x[11][26]~1396\, U3|p_proj.x[11][26]~1396, vga_top, 1
instance = comp, \U3|p_proj.x[11][26]\, U3|p_proj.x[11][26], vga_top, 1
instance = comp, \U3|p_proj.x[11][27]~1398\, U3|p_proj.x[11][27]~1398, vga_top, 1
instance = comp, \U3|p_proj.x[11][27]\, U3|p_proj.x[11][27], vga_top, 1
instance = comp, \U3|p_proj.x[11][28]~1400\, U3|p_proj.x[11][28]~1400, vga_top, 1
instance = comp, \U3|p_proj.x[11][28]\, U3|p_proj.x[11][28], vga_top, 1
instance = comp, \U3|p_proj.x[11][29]~1402\, U3|p_proj.x[11][29]~1402, vga_top, 1
instance = comp, \U3|p_proj.x[11][29]\, U3|p_proj.x[11][29], vga_top, 1
instance = comp, \U3|p_proj.x[11][30]~1404\, U3|p_proj.x[11][30]~1404, vga_top, 1
instance = comp, \U3|p_proj.x[11][30]\, U3|p_proj.x[11][30], vga_top, 1
instance = comp, \U3|p_proj.x[11][31]~1406\, U3|p_proj.x[11][31]~1406, vga_top, 1
instance = comp, \U3|p_proj.x[11][31]\, U3|p_proj.x[11][31], vga_top, 1
instance = comp, \U3|LessThan88~25\, U3|LessThan88~25, vga_top, 1
instance = comp, \U3|LessThan88~26\, U3|LessThan88~26, vga_top, 1
instance = comp, \U3|p_proj.y[11][2]\, U3|p_proj.y[11][2], vga_top, 1
instance = comp, \U3|p_proj.y[11][3]~feeder\, U3|p_proj.y[11][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][3]\, U3|p_proj.y[11][3], vga_top, 1
instance = comp, \U3|colorconcat~188\, U3|colorconcat~188, vga_top, 1
instance = comp, \U3|p_proj.y[11][0]\, U3|p_proj.y[11][0], vga_top, 1
instance = comp, \U3|p_proj.y[11][1]~feeder\, U3|p_proj.y[11][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][1]\, U3|p_proj.y[11][1], vga_top, 1
instance = comp, \U3|colorconcat~187\, U3|colorconcat~187, vga_top, 1
instance = comp, \U3|p_proj.y[11][4]\, U3|p_proj.y[11][4], vga_top, 1
instance = comp, \U3|p_proj.y[11][5]~feeder\, U3|p_proj.y[11][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][5]\, U3|p_proj.y[11][5], vga_top, 1
instance = comp, \U3|colorconcat~189\, U3|colorconcat~189, vga_top, 1
instance = comp, \U3|p_proj.y[11][7]\, U3|p_proj.y[11][7], vga_top, 1
instance = comp, \U3|p_proj.y[11][6]~feeder\, U3|p_proj.y[11][6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][6]\, U3|p_proj.y[11][6], vga_top, 1
instance = comp, \U3|colorconcat~190\, U3|colorconcat~190, vga_top, 1
instance = comp, \U3|colorconcat~191\, U3|colorconcat~191, vga_top, 1
instance = comp, \U3|LessThan88~22\, U3|LessThan88~22, vga_top, 1
instance = comp, \U3|LessThan88~23\, U3|LessThan88~23, vga_top, 1
instance = comp, \U3|LessThan88~21\, U3|LessThan88~21, vga_top, 1
instance = comp, \U3|LessThan88~1\, U3|LessThan88~1, vga_top, 1
instance = comp, \U3|LessThan88~3\, U3|LessThan88~3, vga_top, 1
instance = comp, \U3|LessThan88~5\, U3|LessThan88~5, vga_top, 1
instance = comp, \U3|LessThan88~7\, U3|LessThan88~7, vga_top, 1
instance = comp, \U3|LessThan88~9\, U3|LessThan88~9, vga_top, 1
instance = comp, \U3|LessThan88~11\, U3|LessThan88~11, vga_top, 1
instance = comp, \U3|LessThan88~13\, U3|LessThan88~13, vga_top, 1
instance = comp, \U3|LessThan88~15\, U3|LessThan88~15, vga_top, 1
instance = comp, \U3|LessThan88~17\, U3|LessThan88~17, vga_top, 1
instance = comp, \U3|LessThan88~18\, U3|LessThan88~18, vga_top, 1
instance = comp, \U3|LessThan88~20\, U3|LessThan88~20, vga_top, 1
instance = comp, \U3|LessThan88~24\, U3|LessThan88~24, vga_top, 1
instance = comp, \U3|colorconcat~192\, U3|colorconcat~192, vga_top, 1
instance = comp, \U3|Add65~0\, U3|Add65~0, vga_top, 1
instance = comp, \U3|Add65~2\, U3|Add65~2, vga_top, 1
instance = comp, \U3|Add65~4\, U3|Add65~4, vga_top, 1
instance = comp, \U3|Add65~6\, U3|Add65~6, vga_top, 1
instance = comp, \U3|Add65~8\, U3|Add65~8, vga_top, 1
instance = comp, \U3|Add65~10\, U3|Add65~10, vga_top, 1
instance = comp, \U3|Add65~12\, U3|Add65~12, vga_top, 1
instance = comp, \U3|Add65~14\, U3|Add65~14, vga_top, 1
instance = comp, \U3|Add65~16\, U3|Add65~16, vga_top, 1
instance = comp, \U3|Add65~18\, U3|Add65~18, vga_top, 1
instance = comp, \U3|Add65~20\, U3|Add65~20, vga_top, 1
instance = comp, \U3|Add65~22\, U3|Add65~22, vga_top, 1
instance = comp, \U3|Add65~24\, U3|Add65~24, vga_top, 1
instance = comp, \U3|Add65~26\, U3|Add65~26, vga_top, 1
instance = comp, \U3|Add65~28\, U3|Add65~28, vga_top, 1
instance = comp, \U3|Add65~30\, U3|Add65~30, vga_top, 1
instance = comp, \U3|Add65~32\, U3|Add65~32, vga_top, 1
instance = comp, \U3|Add65~34\, U3|Add65~34, vga_top, 1
instance = comp, \U3|Add65~36\, U3|Add65~36, vga_top, 1
instance = comp, \U3|Add65~38\, U3|Add65~38, vga_top, 1
instance = comp, \U3|Add65~40\, U3|Add65~40, vga_top, 1
instance = comp, \U3|Add65~42\, U3|Add65~42, vga_top, 1
instance = comp, \U3|Add65~44\, U3|Add65~44, vga_top, 1
instance = comp, \U3|Add65~46\, U3|Add65~46, vga_top, 1
instance = comp, \U3|Add65~48\, U3|Add65~48, vga_top, 1
instance = comp, \U3|Add65~50\, U3|Add65~50, vga_top, 1
instance = comp, \U3|Add65~52\, U3|Add65~52, vga_top, 1
instance = comp, \U3|Add65~54\, U3|Add65~54, vga_top, 1
instance = comp, \U3|LessThan89~26\, U3|LessThan89~26, vga_top, 1
instance = comp, \U3|LessThan89~25\, U3|LessThan89~25, vga_top, 1
instance = comp, \U3|p_proj.y[11][13]~feeder\, U3|p_proj.y[11][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][13]\, U3|p_proj.y[11][13], vga_top, 1
instance = comp, \U3|p_proj.y[11][12]~feeder\, U3|p_proj.y[11][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][12]\, U3|p_proj.y[11][12], vga_top, 1
instance = comp, \U3|p_proj.y[11][11]\, U3|p_proj.y[11][11], vga_top, 1
instance = comp, \U3|p_proj.y[11][10]~feeder\, U3|p_proj.y[11][10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][10]\, U3|p_proj.y[11][10], vga_top, 1
instance = comp, \U3|colorconcat~194\, U3|colorconcat~194, vga_top, 1
instance = comp, \U3|p_proj.y[11][16]~feeder\, U3|p_proj.y[11][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][16]\, U3|p_proj.y[11][16], vga_top, 1
instance = comp, \U3|p_proj.y[11][14]~feeder\, U3|p_proj.y[11][14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][14]\, U3|p_proj.y[11][14], vga_top, 1
instance = comp, \U3|p_proj.y[11][15]\, U3|p_proj.y[11][15], vga_top, 1
instance = comp, \U3|p_proj.y[11][17]~feeder\, U3|p_proj.y[11][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][17]\, U3|p_proj.y[11][17], vga_top, 1
instance = comp, \U3|colorconcat~195\, U3|colorconcat~195, vga_top, 1
instance = comp, \U3|p_proj.y[11][21]~feeder\, U3|p_proj.y[11][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][21]\, U3|p_proj.y[11][21], vga_top, 1
instance = comp, \U3|p_proj.y[11][18]~feeder\, U3|p_proj.y[11][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][18]\, U3|p_proj.y[11][18], vga_top, 1
instance = comp, \U3|p_proj.y[11][19]\, U3|p_proj.y[11][19], vga_top, 1
instance = comp, \U3|p_proj.y[11][20]~feeder\, U3|p_proj.y[11][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][20]\, U3|p_proj.y[11][20], vga_top, 1
instance = comp, \U3|colorconcat~196\, U3|colorconcat~196, vga_top, 1
instance = comp, \U3|p_proj.y[11][22]\, U3|p_proj.y[11][22], vga_top, 1
instance = comp, \U3|p_proj.y[11][25]~feeder\, U3|p_proj.y[11][25]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][25]\, U3|p_proj.y[11][25], vga_top, 1
instance = comp, \U3|p_proj.y[11][23]\, U3|p_proj.y[11][23], vga_top, 1
instance = comp, \U3|p_proj.y[11][24]~feeder\, U3|p_proj.y[11][24]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][24]\, U3|p_proj.y[11][24], vga_top, 1
instance = comp, \U3|colorconcat~197\, U3|colorconcat~197, vga_top, 1
instance = comp, \U3|p_proj.y[11][27]~feeder\, U3|p_proj.y[11][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][27]\, U3|p_proj.y[11][27], vga_top, 1
instance = comp, \U3|p_proj.y[11][26]~feeder\, U3|p_proj.y[11][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][26]\, U3|p_proj.y[11][26], vga_top, 1
instance = comp, \U3|p_proj.y[11][29]\, U3|p_proj.y[11][29], vga_top, 1
instance = comp, \U3|p_proj.y[11][28]~feeder\, U3|p_proj.y[11][28]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][28]\, U3|p_proj.y[11][28], vga_top, 1
instance = comp, \U3|colorconcat~198\, U3|colorconcat~198, vga_top, 1
instance = comp, \U3|p_proj.y[11][30]\, U3|p_proj.y[11][30], vga_top, 1
instance = comp, \U3|p_proj.e[11]~feeder\, U3|p_proj.e[11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[11]\, U3|p_proj.e[11], vga_top, 1
instance = comp, \U3|colorconcat~199\, U3|colorconcat~199, vga_top, 1
instance = comp, \U3|colorconcat~200\, U3|colorconcat~200, vga_top, 1
instance = comp, \U3|p_proj.y[11][8]\, U3|p_proj.y[11][8], vga_top, 1
instance = comp, \U3|Equal25~0\, U3|Equal25~0, vga_top, 1
instance = comp, \U3|Add65~56\, U3|Add65~56, vga_top, 1
instance = comp, \U3|p_proj.y[11][31]\, U3|p_proj.y[11][31], vga_top, 1
instance = comp, \U3|p_proj.y[11][9]~feeder\, U3|p_proj.y[11][9]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[11][9]\, U3|p_proj.y[11][9], vga_top, 1
instance = comp, \U3|colorconcat~193\, U3|colorconcat~193, vga_top, 1
instance = comp, \U3|colorconcat~201\, U3|colorconcat~201, vga_top, 1
instance = comp, \U3|LessThan89~21\, U3|LessThan89~21, vga_top, 1
instance = comp, \U3|LessThan89~23\, U3|LessThan89~23, vga_top, 1
instance = comp, \U3|LessThan89~22\, U3|LessThan89~22, vga_top, 1
instance = comp, \U3|LessThan89~1\, U3|LessThan89~1, vga_top, 1
instance = comp, \U3|LessThan89~3\, U3|LessThan89~3, vga_top, 1
instance = comp, \U3|LessThan89~5\, U3|LessThan89~5, vga_top, 1
instance = comp, \U3|LessThan89~7\, U3|LessThan89~7, vga_top, 1
instance = comp, \U3|LessThan89~9\, U3|LessThan89~9, vga_top, 1
instance = comp, \U3|LessThan89~11\, U3|LessThan89~11, vga_top, 1
instance = comp, \U3|LessThan89~13\, U3|LessThan89~13, vga_top, 1
instance = comp, \U3|LessThan89~15\, U3|LessThan89~15, vga_top, 1
instance = comp, \U3|LessThan89~17\, U3|LessThan89~17, vga_top, 1
instance = comp, \U3|LessThan89~18\, U3|LessThan89~18, vga_top, 1
instance = comp, \U3|LessThan89~20\, U3|LessThan89~20, vga_top, 1
instance = comp, \U3|LessThan89~24\, U3|LessThan89~24, vga_top, 1
instance = comp, \U3|colorconcat~202\, U3|colorconcat~202, vga_top, 1
instance = comp, \U3|Add64~0\, U3|Add64~0, vga_top, 1
instance = comp, \U3|Add64~2\, U3|Add64~2, vga_top, 1
instance = comp, \U3|Add64~4\, U3|Add64~4, vga_top, 1
instance = comp, \U3|Add64~6\, U3|Add64~6, vga_top, 1
instance = comp, \U3|Add64~8\, U3|Add64~8, vga_top, 1
instance = comp, \U3|Add64~10\, U3|Add64~10, vga_top, 1
instance = comp, \U3|Add64~12\, U3|Add64~12, vga_top, 1
instance = comp, \U3|Add64~14\, U3|Add64~14, vga_top, 1
instance = comp, \U3|Add64~16\, U3|Add64~16, vga_top, 1
instance = comp, \U3|Add64~18\, U3|Add64~18, vga_top, 1
instance = comp, \U3|Add64~20\, U3|Add64~20, vga_top, 1
instance = comp, \U3|Add64~22\, U3|Add64~22, vga_top, 1
instance = comp, \U3|Add64~24\, U3|Add64~24, vga_top, 1
instance = comp, \U3|Add64~26\, U3|Add64~26, vga_top, 1
instance = comp, \U3|Add64~28\, U3|Add64~28, vga_top, 1
instance = comp, \U3|Add64~30\, U3|Add64~30, vga_top, 1
instance = comp, \U3|Add64~32\, U3|Add64~32, vga_top, 1
instance = comp, \U3|Add64~34\, U3|Add64~34, vga_top, 1
instance = comp, \U3|Add64~36\, U3|Add64~36, vga_top, 1
instance = comp, \U3|Add64~38\, U3|Add64~38, vga_top, 1
instance = comp, \U3|Add64~40\, U3|Add64~40, vga_top, 1
instance = comp, \U3|Add64~42\, U3|Add64~42, vga_top, 1
instance = comp, \U3|Add64~44\, U3|Add64~44, vga_top, 1
instance = comp, \U3|Add64~46\, U3|Add64~46, vga_top, 1
instance = comp, \U3|Add64~48\, U3|Add64~48, vga_top, 1
instance = comp, \U3|Add64~50\, U3|Add64~50, vga_top, 1
instance = comp, \U3|Add64~52\, U3|Add64~52, vga_top, 1
instance = comp, \U3|Add64~54\, U3|Add64~54, vga_top, 1
instance = comp, \U3|LessThan87~26\, U3|LessThan87~26, vga_top, 1
instance = comp, \U3|LessThan87~25\, U3|LessThan87~25, vga_top, 1
instance = comp, \U3|LessThan87~23\, U3|LessThan87~23, vga_top, 1
instance = comp, \U3|LessThan87~22\, U3|LessThan87~22, vga_top, 1
instance = comp, \U3|LessThan87~20\, U3|LessThan87~20, vga_top, 1
instance = comp, \U3|LessThan87~1\, U3|LessThan87~1, vga_top, 1
instance = comp, \U3|LessThan87~3\, U3|LessThan87~3, vga_top, 1
instance = comp, \U3|LessThan87~5\, U3|LessThan87~5, vga_top, 1
instance = comp, \U3|LessThan87~7\, U3|LessThan87~7, vga_top, 1
instance = comp, \U3|LessThan87~9\, U3|LessThan87~9, vga_top, 1
instance = comp, \U3|LessThan87~11\, U3|LessThan87~11, vga_top, 1
instance = comp, \U3|LessThan87~13\, U3|LessThan87~13, vga_top, 1
instance = comp, \U3|LessThan87~15\, U3|LessThan87~15, vga_top, 1
instance = comp, \U3|LessThan87~17\, U3|LessThan87~17, vga_top, 1
instance = comp, \U3|LessThan87~18\, U3|LessThan87~18, vga_top, 1
instance = comp, \U3|Add64~56\, U3|Add64~56, vga_top, 1
instance = comp, \U3|LessThan87~21\, U3|LessThan87~21, vga_top, 1
instance = comp, \U3|LessThan87~24\, U3|LessThan87~24, vga_top, 1
instance = comp, \U3|p_proj.y[10][17]~feeder\, U3|p_proj.y[10][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][17]\, U3|p_proj.y[10][17], vga_top, 1
instance = comp, \U3|p_proj.y[10][16]~feeder\, U3|p_proj.y[10][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][16]\, U3|p_proj.y[10][16], vga_top, 1
instance = comp, \U3|p_proj.y[10][15]\, U3|p_proj.y[10][15], vga_top, 1
instance = comp, \U3|p_proj.y[10][14]~feeder\, U3|p_proj.y[10][14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][14]\, U3|p_proj.y[10][14], vga_top, 1
instance = comp, \U3|colorconcat~179\, U3|colorconcat~179, vga_top, 1
instance = comp, \U3|p_proj.y[10][13]~feeder\, U3|p_proj.y[10][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][13]\, U3|p_proj.y[10][13], vga_top, 1
instance = comp, \U3|p_proj.y[10][10]~feeder\, U3|p_proj.y[10][10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][10]\, U3|p_proj.y[10][10], vga_top, 1
instance = comp, \U3|p_proj.y[10][9]\, U3|p_proj.y[10][9], vga_top, 1
instance = comp, \U3|p_proj.y[10][12]~feeder\, U3|p_proj.y[10][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][12]\, U3|p_proj.y[10][12], vga_top, 1
instance = comp, \U3|colorconcat~178\, U3|colorconcat~178, vga_top, 1
instance = comp, \U3|p_proj.y[10][8]\, U3|p_proj.y[10][8], vga_top, 1
instance = comp, \U3|Equal24~0\, U3|Equal24~0, vga_top, 1
instance = comp, \U3|p_proj.y[10][11]~feeder\, U3|p_proj.y[10][11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][11]\, U3|p_proj.y[10][11], vga_top, 1
instance = comp, \U3|p_proj.y[10][31]\, U3|p_proj.y[10][31], vga_top, 1
instance = comp, \U3|colorconcat~177\, U3|colorconcat~177, vga_top, 1
instance = comp, \U3|p_proj.y[10][19]~feeder\, U3|p_proj.y[10][19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][19]\, U3|p_proj.y[10][19], vga_top, 1
instance = comp, \U3|p_proj.y[10][18]~feeder\, U3|p_proj.y[10][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][18]\, U3|p_proj.y[10][18], vga_top, 1
instance = comp, \U3|p_proj.y[10][21]\, U3|p_proj.y[10][21], vga_top, 1
instance = comp, \U3|p_proj.y[10][20]~feeder\, U3|p_proj.y[10][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][20]\, U3|p_proj.y[10][20], vga_top, 1
instance = comp, \U3|colorconcat~180\, U3|colorconcat~180, vga_top, 1
instance = comp, \U3|p_proj.y[10][28]~feeder\, U3|p_proj.y[10][28]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][28]\, U3|p_proj.y[10][28], vga_top, 1
instance = comp, \U3|p_proj.y[10][26]~feeder\, U3|p_proj.y[10][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][26]\, U3|p_proj.y[10][26], vga_top, 1
instance = comp, \U3|p_proj.y[10][29]\, U3|p_proj.y[10][29], vga_top, 1
instance = comp, \U3|p_proj.y[10][27]~feeder\, U3|p_proj.y[10][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][27]\, U3|p_proj.y[10][27], vga_top, 1
instance = comp, \U3|colorconcat~182\, U3|colorconcat~182, vga_top, 1
instance = comp, \U3|p_proj.y[10][23]~feeder\, U3|p_proj.y[10][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][23]\, U3|p_proj.y[10][23], vga_top, 1
instance = comp, \U3|p_proj.y[10][24]~feeder\, U3|p_proj.y[10][24]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][24]\, U3|p_proj.y[10][24], vga_top, 1
instance = comp, \U3|p_proj.y[10][25]\, U3|p_proj.y[10][25], vga_top, 1
instance = comp, \U3|p_proj.y[10][22]~feeder\, U3|p_proj.y[10][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[10][22]\, U3|p_proj.y[10][22], vga_top, 1
instance = comp, \U3|colorconcat~181\, U3|colorconcat~181, vga_top, 1
instance = comp, \U3|p_proj.y[10][30]\, U3|p_proj.y[10][30], vga_top, 1
instance = comp, \U3|p_proj.e[10]~feeder\, U3|p_proj.e[10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[10]\, U3|p_proj.e[10], vga_top, 1
instance = comp, \U3|colorconcat~183\, U3|colorconcat~183, vga_top, 1
instance = comp, \U3|colorconcat~184\, U3|colorconcat~184, vga_top, 1
instance = comp, \U3|colorconcat~185\, U3|colorconcat~185, vga_top, 1
instance = comp, \U3|colorconcat~186\, U3|colorconcat~186, vga_top, 1
instance = comp, \U3|colorconcat~203\, U3|colorconcat~203, vga_top, 1
instance = comp, \U3|p_proj.x[8][0]~1152\, U3|p_proj.x[8][0]~1152, vga_top, 1
instance = comp, \U3|p_proj.hs1[8]~feeder\, U3|p_proj.hs1[8]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[8]~feeder\, U3|p_proj.hs2[8]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[8]\, U3|p_proj.hs2[8], vga_top, 1
instance = comp, \U3|Decoder0~16\, U3|Decoder0~16, vga_top, 1
instance = comp, \U3|p_proj.hs1[8]\, U3|p_proj.hs1[8], vga_top, 1
instance = comp, \U3|p_proj.x[8][0]\, U3|p_proj.x[8][0], vga_top, 1
instance = comp, \U3|p_proj.x[8][1]~1154\, U3|p_proj.x[8][1]~1154, vga_top, 1
instance = comp, \U3|p_proj.x[8][1]\, U3|p_proj.x[8][1], vga_top, 1
instance = comp, \U3|p_proj.x[8][2]~1156\, U3|p_proj.x[8][2]~1156, vga_top, 1
instance = comp, \U3|p_proj.x[8][2]\, U3|p_proj.x[8][2], vga_top, 1
instance = comp, \U3|p_proj.x[8][3]~1158\, U3|p_proj.x[8][3]~1158, vga_top, 1
instance = comp, \U3|p_proj.x[8][3]\, U3|p_proj.x[8][3], vga_top, 1
instance = comp, \U3|p_proj.x[8][4]~1160\, U3|p_proj.x[8][4]~1160, vga_top, 1
instance = comp, \U3|p_proj.x[8][4]\, U3|p_proj.x[8][4], vga_top, 1
instance = comp, \U3|p_proj.x[8][5]~1162\, U3|p_proj.x[8][5]~1162, vga_top, 1
instance = comp, \U3|p_proj.x[8][5]\, U3|p_proj.x[8][5], vga_top, 1
instance = comp, \U3|p_proj.x[8][6]~1164\, U3|p_proj.x[8][6]~1164, vga_top, 1
instance = comp, \U3|p_proj.x[8][6]\, U3|p_proj.x[8][6], vga_top, 1
instance = comp, \U3|p_proj.x[8][7]~1166\, U3|p_proj.x[8][7]~1166, vga_top, 1
instance = comp, \U3|p_proj.x[8][7]\, U3|p_proj.x[8][7], vga_top, 1
instance = comp, \U3|p_proj.x[8][8]~1168\, U3|p_proj.x[8][8]~1168, vga_top, 1
instance = comp, \U3|p_proj.x[8][8]\, U3|p_proj.x[8][8], vga_top, 1
instance = comp, \U3|p_proj.x[8][9]~1170\, U3|p_proj.x[8][9]~1170, vga_top, 1
instance = comp, \U3|p_proj.x[8][9]\, U3|p_proj.x[8][9], vga_top, 1
instance = comp, \U3|p_proj.x[8][10]~1172\, U3|p_proj.x[8][10]~1172, vga_top, 1
instance = comp, \U3|p_proj.x[8][10]\, U3|p_proj.x[8][10], vga_top, 1
instance = comp, \U3|p_proj.x[8][11]~1174\, U3|p_proj.x[8][11]~1174, vga_top, 1
instance = comp, \U3|p_proj.x[8][11]\, U3|p_proj.x[8][11], vga_top, 1
instance = comp, \U3|p_proj.x[8][12]~1176\, U3|p_proj.x[8][12]~1176, vga_top, 1
instance = comp, \U3|p_proj.x[8][12]\, U3|p_proj.x[8][12], vga_top, 1
instance = comp, \U3|p_proj.x[8][13]~1178\, U3|p_proj.x[8][13]~1178, vga_top, 1
instance = comp, \U3|p_proj.x[8][13]\, U3|p_proj.x[8][13], vga_top, 1
instance = comp, \U3|p_proj.x[8][14]~1180\, U3|p_proj.x[8][14]~1180, vga_top, 1
instance = comp, \U3|p_proj.x[8][14]\, U3|p_proj.x[8][14], vga_top, 1
instance = comp, \U3|p_proj.x[8][15]~1182\, U3|p_proj.x[8][15]~1182, vga_top, 1
instance = comp, \U3|p_proj.x[8][15]\, U3|p_proj.x[8][15], vga_top, 1
instance = comp, \U3|p_proj.x[8][16]~1184\, U3|p_proj.x[8][16]~1184, vga_top, 1
instance = comp, \U3|p_proj.x[8][16]\, U3|p_proj.x[8][16], vga_top, 1
instance = comp, \U3|p_proj.x[8][17]~1186\, U3|p_proj.x[8][17]~1186, vga_top, 1
instance = comp, \U3|p_proj.x[8][17]\, U3|p_proj.x[8][17], vga_top, 1
instance = comp, \U3|p_proj.x[8][18]~1188\, U3|p_proj.x[8][18]~1188, vga_top, 1
instance = comp, \U3|p_proj.x[8][18]\, U3|p_proj.x[8][18], vga_top, 1
instance = comp, \U3|p_proj.x[8][19]~1190\, U3|p_proj.x[8][19]~1190, vga_top, 1
instance = comp, \U3|p_proj.x[8][19]\, U3|p_proj.x[8][19], vga_top, 1
instance = comp, \U3|p_proj.x[8][20]~1192\, U3|p_proj.x[8][20]~1192, vga_top, 1
instance = comp, \U3|p_proj.x[8][20]\, U3|p_proj.x[8][20], vga_top, 1
instance = comp, \U3|p_proj.x[8][21]~1194\, U3|p_proj.x[8][21]~1194, vga_top, 1
instance = comp, \U3|p_proj.x[8][21]\, U3|p_proj.x[8][21], vga_top, 1
instance = comp, \U3|p_proj.x[8][22]~1196\, U3|p_proj.x[8][22]~1196, vga_top, 1
instance = comp, \U3|p_proj.x[8][22]\, U3|p_proj.x[8][22], vga_top, 1
instance = comp, \U3|p_proj.x[8][23]~1198\, U3|p_proj.x[8][23]~1198, vga_top, 1
instance = comp, \U3|p_proj.x[8][23]\, U3|p_proj.x[8][23], vga_top, 1
instance = comp, \U3|p_proj.x[8][24]~1200\, U3|p_proj.x[8][24]~1200, vga_top, 1
instance = comp, \U3|p_proj.x[8][24]\, U3|p_proj.x[8][24], vga_top, 1
instance = comp, \U3|Add62~0\, U3|Add62~0, vga_top, 1
instance = comp, \U3|Add62~2\, U3|Add62~2, vga_top, 1
instance = comp, \U3|Add62~4\, U3|Add62~4, vga_top, 1
instance = comp, \U3|Add62~6\, U3|Add62~6, vga_top, 1
instance = comp, \U3|Add62~8\, U3|Add62~8, vga_top, 1
instance = comp, \U3|Add62~10\, U3|Add62~10, vga_top, 1
instance = comp, \U3|Add62~12\, U3|Add62~12, vga_top, 1
instance = comp, \U3|Add62~14\, U3|Add62~14, vga_top, 1
instance = comp, \U3|Add62~16\, U3|Add62~16, vga_top, 1
instance = comp, \U3|Add62~18\, U3|Add62~18, vga_top, 1
instance = comp, \U3|Add62~20\, U3|Add62~20, vga_top, 1
instance = comp, \U3|Add62~22\, U3|Add62~22, vga_top, 1
instance = comp, \U3|Add62~24\, U3|Add62~24, vga_top, 1
instance = comp, \U3|Add62~26\, U3|Add62~26, vga_top, 1
instance = comp, \U3|Add62~28\, U3|Add62~28, vga_top, 1
instance = comp, \U3|Add62~30\, U3|Add62~30, vga_top, 1
instance = comp, \U3|Add62~32\, U3|Add62~32, vga_top, 1
instance = comp, \U3|Add62~34\, U3|Add62~34, vga_top, 1
instance = comp, \U3|Add62~36\, U3|Add62~36, vga_top, 1
instance = comp, \U3|Add62~38\, U3|Add62~38, vga_top, 1
instance = comp, \U3|Add62~40\, U3|Add62~40, vga_top, 1
instance = comp, \U3|Add62~42\, U3|Add62~42, vga_top, 1
instance = comp, \U3|p_proj.x[8][25]~1202\, U3|p_proj.x[8][25]~1202, vga_top, 1
instance = comp, \U3|p_proj.x[8][25]\, U3|p_proj.x[8][25], vga_top, 1
instance = comp, \U3|Add62~44\, U3|Add62~44, vga_top, 1
instance = comp, \U3|p_proj.x[8][26]~1204\, U3|p_proj.x[8][26]~1204, vga_top, 1
instance = comp, \U3|p_proj.x[8][26]\, U3|p_proj.x[8][26], vga_top, 1
instance = comp, \U3|Add62~46\, U3|Add62~46, vga_top, 1
instance = comp, \U3|LessThan83~25\, U3|LessThan83~25, vga_top, 1
instance = comp, \U3|p_proj.x[8][27]~1206\, U3|p_proj.x[8][27]~1206, vga_top, 1
instance = comp, \U3|p_proj.x[8][27]\, U3|p_proj.x[8][27], vga_top, 1
instance = comp, \U3|p_proj.x[8][28]~1208\, U3|p_proj.x[8][28]~1208, vga_top, 1
instance = comp, \U3|p_proj.x[8][28]\, U3|p_proj.x[8][28], vga_top, 1
instance = comp, \U3|p_proj.x[8][29]~1210\, U3|p_proj.x[8][29]~1210, vga_top, 1
instance = comp, \U3|p_proj.x[8][29]\, U3|p_proj.x[8][29], vga_top, 1
instance = comp, \U3|p_proj.x[8][30]~1212\, U3|p_proj.x[8][30]~1212, vga_top, 1
instance = comp, \U3|p_proj.x[8][30]\, U3|p_proj.x[8][30], vga_top, 1
instance = comp, \U3|Add62~48\, U3|Add62~48, vga_top, 1
instance = comp, \U3|Add62~50\, U3|Add62~50, vga_top, 1
instance = comp, \U3|Add62~52\, U3|Add62~52, vga_top, 1
instance = comp, \U3|Add62~54\, U3|Add62~54, vga_top, 1
instance = comp, \U3|LessThan83~26\, U3|LessThan83~26, vga_top, 1
instance = comp, \U3|p_proj.y[8][22]~feeder\, U3|p_proj.y[8][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][22]\, U3|p_proj.y[8][22], vga_top, 1
instance = comp, \U3|p_proj.y[8][25]~feeder\, U3|p_proj.y[8][25]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][25]\, U3|p_proj.y[8][25], vga_top, 1
instance = comp, \U3|p_proj.y[8][24]\, U3|p_proj.y[8][24], vga_top, 1
instance = comp, \U3|p_proj.y[8][23]~feeder\, U3|p_proj.y[8][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][23]\, U3|p_proj.y[8][23], vga_top, 1
instance = comp, \U3|colorconcat~145\, U3|colorconcat~145, vga_top, 1
instance = comp, \U3|p_proj.y[8][26]~feeder\, U3|p_proj.y[8][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][26]\, U3|p_proj.y[8][26], vga_top, 1
instance = comp, \U3|p_proj.y[8][27]~feeder\, U3|p_proj.y[8][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][27]\, U3|p_proj.y[8][27], vga_top, 1
instance = comp, \U3|p_proj.y[8][28]\, U3|p_proj.y[8][28], vga_top, 1
instance = comp, \U3|p_proj.y[8][29]~feeder\, U3|p_proj.y[8][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][29]\, U3|p_proj.y[8][29], vga_top, 1
instance = comp, \U3|colorconcat~144\, U3|colorconcat~144, vga_top, 1
instance = comp, \U3|p_proj.y[8][15]~feeder\, U3|p_proj.y[8][15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][15]\, U3|p_proj.y[8][15], vga_top, 1
instance = comp, \U3|p_proj.y[8][17]~feeder\, U3|p_proj.y[8][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][17]\, U3|p_proj.y[8][17], vga_top, 1
instance = comp, \U3|p_proj.y[8][14]\, U3|p_proj.y[8][14], vga_top, 1
instance = comp, \U3|p_proj.y[8][16]~feeder\, U3|p_proj.y[8][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][16]\, U3|p_proj.y[8][16], vga_top, 1
instance = comp, \U3|colorconcat~147\, U3|colorconcat~147, vga_top, 1
instance = comp, \U3|p_proj.y[8][21]~feeder\, U3|p_proj.y[8][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][21]\, U3|p_proj.y[8][21], vga_top, 1
instance = comp, \U3|p_proj.y[8][19]~feeder\, U3|p_proj.y[8][19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][19]\, U3|p_proj.y[8][19], vga_top, 1
instance = comp, \U3|p_proj.y[8][18]\, U3|p_proj.y[8][18], vga_top, 1
instance = comp, \U3|p_proj.y[8][20]~feeder\, U3|p_proj.y[8][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][20]\, U3|p_proj.y[8][20], vga_top, 1
instance = comp, \U3|colorconcat~146\, U3|colorconcat~146, vga_top, 1
instance = comp, \U3|p_proj.y[8][12]~feeder\, U3|p_proj.y[8][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][12]\, U3|p_proj.y[8][12], vga_top, 1
instance = comp, \U3|p_proj.y[8][13]~feeder\, U3|p_proj.y[8][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][13]\, U3|p_proj.y[8][13], vga_top, 1
instance = comp, \U3|p_proj.y[8][10]\, U3|p_proj.y[8][10], vga_top, 1
instance = comp, \U3|p_proj.y[8][11]~feeder\, U3|p_proj.y[8][11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][11]\, U3|p_proj.y[8][11], vga_top, 1
instance = comp, \U3|colorconcat~148\, U3|colorconcat~148, vga_top, 1
instance = comp, \U3|p_proj.y[8][9]\, U3|p_proj.y[8][9], vga_top, 1
instance = comp, \U3|p_proj.e[8]~feeder\, U3|p_proj.e[8]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[8]\, U3|p_proj.e[8], vga_top, 1
instance = comp, \U3|colorconcat~149\, U3|colorconcat~149, vga_top, 1
instance = comp, \U3|colorconcat~150\, U3|colorconcat~150, vga_top, 1
instance = comp, \U3|p_proj.y[8][30]~feeder\, U3|p_proj.y[8][30]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][30]\, U3|p_proj.y[8][30], vga_top, 1
instance = comp, \U3|p_proj.y[8][8]\, U3|p_proj.y[8][8], vga_top, 1
instance = comp, \U3|Equal22~0\, U3|Equal22~0, vga_top, 1
instance = comp, \U3|p_proj.y[8][31]\, U3|p_proj.y[8][31], vga_top, 1
instance = comp, \U3|p_proj.x[8][31]~1214\, U3|p_proj.x[8][31]~1214, vga_top, 1
instance = comp, \U3|p_proj.x[8][31]\, U3|p_proj.x[8][31], vga_top, 1
instance = comp, \U3|Add62~56\, U3|Add62~56, vga_top, 1
instance = comp, \U3|colorconcat~143\, U3|colorconcat~143, vga_top, 1
instance = comp, \U3|colorconcat~151\, U3|colorconcat~151, vga_top, 1
instance = comp, \U3|LessThan83~22\, U3|LessThan83~22, vga_top, 1
instance = comp, \U3|LessThan83~21\, U3|LessThan83~21, vga_top, 1
instance = comp, \U3|LessThan83~23\, U3|LessThan83~23, vga_top, 1
instance = comp, \U3|LessThan83~1\, U3|LessThan83~1, vga_top, 1
instance = comp, \U3|LessThan83~3\, U3|LessThan83~3, vga_top, 1
instance = comp, \U3|LessThan83~5\, U3|LessThan83~5, vga_top, 1
instance = comp, \U3|LessThan83~7\, U3|LessThan83~7, vga_top, 1
instance = comp, \U3|LessThan83~9\, U3|LessThan83~9, vga_top, 1
instance = comp, \U3|LessThan83~11\, U3|LessThan83~11, vga_top, 1
instance = comp, \U3|LessThan83~13\, U3|LessThan83~13, vga_top, 1
instance = comp, \U3|LessThan83~15\, U3|LessThan83~15, vga_top, 1
instance = comp, \U3|LessThan83~17\, U3|LessThan83~17, vga_top, 1
instance = comp, \U3|LessThan83~18\, U3|LessThan83~18, vga_top, 1
instance = comp, \U3|LessThan83~20\, U3|LessThan83~20, vga_top, 1
instance = comp, \U3|LessThan83~24\, U3|LessThan83~24, vga_top, 1
instance = comp, \U3|colorconcat~152\, U3|colorconcat~152, vga_top, 1
instance = comp, \U3|p_proj.x[9][0]~1216\, U3|p_proj.x[9][0]~1216, vga_top, 1
instance = comp, \U3|p_proj.hs1[9]~feeder\, U3|p_proj.hs1[9]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[9]~feeder\, U3|p_proj.hs2[9]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[9]\, U3|p_proj.hs2[9], vga_top, 1
instance = comp, \U3|Decoder0~17\, U3|Decoder0~17, vga_top, 1
instance = comp, \U3|p_proj.hs1[9]\, U3|p_proj.hs1[9], vga_top, 1
instance = comp, \U3|p_proj.x[9][0]\, U3|p_proj.x[9][0], vga_top, 1
instance = comp, \U3|p_proj.x[9][1]~1218\, U3|p_proj.x[9][1]~1218, vga_top, 1
instance = comp, \U3|p_proj.x[9][1]\, U3|p_proj.x[9][1], vga_top, 1
instance = comp, \U3|p_proj.x[9][2]~1220\, U3|p_proj.x[9][2]~1220, vga_top, 1
instance = comp, \U3|p_proj.x[9][2]\, U3|p_proj.x[9][2], vga_top, 1
instance = comp, \U3|p_proj.x[9][3]~1222\, U3|p_proj.x[9][3]~1222, vga_top, 1
instance = comp, \U3|p_proj.x[9][3]\, U3|p_proj.x[9][3], vga_top, 1
instance = comp, \U3|p_proj.x[9][4]~1224\, U3|p_proj.x[9][4]~1224, vga_top, 1
instance = comp, \U3|p_proj.x[9][4]\, U3|p_proj.x[9][4], vga_top, 1
instance = comp, \U3|p_proj.x[9][5]~1226\, U3|p_proj.x[9][5]~1226, vga_top, 1
instance = comp, \U3|p_proj.x[9][5]\, U3|p_proj.x[9][5], vga_top, 1
instance = comp, \U3|p_proj.x[9][6]~1228\, U3|p_proj.x[9][6]~1228, vga_top, 1
instance = comp, \U3|p_proj.x[9][6]\, U3|p_proj.x[9][6], vga_top, 1
instance = comp, \U3|p_proj.x[9][7]~1230\, U3|p_proj.x[9][7]~1230, vga_top, 1
instance = comp, \U3|p_proj.x[9][7]\, U3|p_proj.x[9][7], vga_top, 1
instance = comp, \U3|p_proj.x[9][8]~1232\, U3|p_proj.x[9][8]~1232, vga_top, 1
instance = comp, \U3|p_proj.x[9][8]\, U3|p_proj.x[9][8], vga_top, 1
instance = comp, \U3|p_proj.x[9][9]~1234\, U3|p_proj.x[9][9]~1234, vga_top, 1
instance = comp, \U3|p_proj.x[9][9]\, U3|p_proj.x[9][9], vga_top, 1
instance = comp, \U3|p_proj.x[9][10]~1236\, U3|p_proj.x[9][10]~1236, vga_top, 1
instance = comp, \U3|p_proj.x[9][10]\, U3|p_proj.x[9][10], vga_top, 1
instance = comp, \U3|p_proj.x[9][11]~1238\, U3|p_proj.x[9][11]~1238, vga_top, 1
instance = comp, \U3|p_proj.x[9][11]\, U3|p_proj.x[9][11], vga_top, 1
instance = comp, \U3|p_proj.x[9][12]~1240\, U3|p_proj.x[9][12]~1240, vga_top, 1
instance = comp, \U3|p_proj.x[9][12]\, U3|p_proj.x[9][12], vga_top, 1
instance = comp, \U3|p_proj.x[9][13]~1242\, U3|p_proj.x[9][13]~1242, vga_top, 1
instance = comp, \U3|p_proj.x[9][13]\, U3|p_proj.x[9][13], vga_top, 1
instance = comp, \U3|p_proj.x[9][14]~1244\, U3|p_proj.x[9][14]~1244, vga_top, 1
instance = comp, \U3|p_proj.x[9][14]\, U3|p_proj.x[9][14], vga_top, 1
instance = comp, \U3|p_proj.x[9][15]~1246\, U3|p_proj.x[9][15]~1246, vga_top, 1
instance = comp, \U3|p_proj.x[9][15]\, U3|p_proj.x[9][15], vga_top, 1
instance = comp, \U3|p_proj.x[9][16]~1248\, U3|p_proj.x[9][16]~1248, vga_top, 1
instance = comp, \U3|p_proj.x[9][16]\, U3|p_proj.x[9][16], vga_top, 1
instance = comp, \U3|p_proj.x[9][17]~1250\, U3|p_proj.x[9][17]~1250, vga_top, 1
instance = comp, \U3|p_proj.x[9][17]\, U3|p_proj.x[9][17], vga_top, 1
instance = comp, \U3|p_proj.x[9][18]~1252\, U3|p_proj.x[9][18]~1252, vga_top, 1
instance = comp, \U3|p_proj.x[9][18]\, U3|p_proj.x[9][18], vga_top, 1
instance = comp, \U3|p_proj.x[9][19]~1254\, U3|p_proj.x[9][19]~1254, vga_top, 1
instance = comp, \U3|p_proj.x[9][19]\, U3|p_proj.x[9][19], vga_top, 1
instance = comp, \U3|p_proj.x[9][20]~1256\, U3|p_proj.x[9][20]~1256, vga_top, 1
instance = comp, \U3|p_proj.x[9][20]\, U3|p_proj.x[9][20], vga_top, 1
instance = comp, \U3|p_proj.x[9][21]~1258\, U3|p_proj.x[9][21]~1258, vga_top, 1
instance = comp, \U3|p_proj.x[9][21]\, U3|p_proj.x[9][21], vga_top, 1
instance = comp, \U3|p_proj.x[9][22]~1260\, U3|p_proj.x[9][22]~1260, vga_top, 1
instance = comp, \U3|p_proj.x[9][22]\, U3|p_proj.x[9][22], vga_top, 1
instance = comp, \U3|p_proj.x[9][23]~1262\, U3|p_proj.x[9][23]~1262, vga_top, 1
instance = comp, \U3|p_proj.x[9][23]\, U3|p_proj.x[9][23], vga_top, 1
instance = comp, \U3|p_proj.x[9][24]~1264\, U3|p_proj.x[9][24]~1264, vga_top, 1
instance = comp, \U3|p_proj.x[9][24]\, U3|p_proj.x[9][24], vga_top, 1
instance = comp, \U3|p_proj.x[9][25]~1266\, U3|p_proj.x[9][25]~1266, vga_top, 1
instance = comp, \U3|p_proj.x[9][25]\, U3|p_proj.x[9][25], vga_top, 1
instance = comp, \U3|p_proj.x[9][26]~1268\, U3|p_proj.x[9][26]~1268, vga_top, 1
instance = comp, \U3|p_proj.x[9][26]\, U3|p_proj.x[9][26], vga_top, 1
instance = comp, \U3|p_proj.x[9][27]~1270\, U3|p_proj.x[9][27]~1270, vga_top, 1
instance = comp, \U3|p_proj.x[9][27]\, U3|p_proj.x[9][27], vga_top, 1
instance = comp, \U3|p_proj.x[9][28]~1272\, U3|p_proj.x[9][28]~1272, vga_top, 1
instance = comp, \U3|p_proj.x[9][28]\, U3|p_proj.x[9][28], vga_top, 1
instance = comp, \U3|p_proj.x[9][29]~1274\, U3|p_proj.x[9][29]~1274, vga_top, 1
instance = comp, \U3|p_proj.x[9][29]\, U3|p_proj.x[9][29], vga_top, 1
instance = comp, \U3|p_proj.x[9][30]~1276\, U3|p_proj.x[9][30]~1276, vga_top, 1
instance = comp, \U3|p_proj.x[9][30]\, U3|p_proj.x[9][30], vga_top, 1
instance = comp, \U3|p_proj.x[9][31]~1278\, U3|p_proj.x[9][31]~1278, vga_top, 1
instance = comp, \U3|p_proj.x[9][31]\, U3|p_proj.x[9][31], vga_top, 1
instance = comp, \U3|p_proj.y[9][7]\, U3|p_proj.y[9][7], vga_top, 1
instance = comp, \U3|p_proj.y[9][6]~feeder\, U3|p_proj.y[9][6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][6]\, U3|p_proj.y[9][6], vga_top, 1
instance = comp, \U3|colorconcat~156\, U3|colorconcat~156, vga_top, 1
instance = comp, \U3|p_proj.y[9][2]\, U3|p_proj.y[9][2], vga_top, 1
instance = comp, \U3|p_proj.y[9][3]~feeder\, U3|p_proj.y[9][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][3]\, U3|p_proj.y[9][3], vga_top, 1
instance = comp, \U3|colorconcat~154\, U3|colorconcat~154, vga_top, 1
instance = comp, \U3|p_proj.y[9][0]\, U3|p_proj.y[9][0], vga_top, 1
instance = comp, \U3|p_proj.y[9][1]~feeder\, U3|p_proj.y[9][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][1]\, U3|p_proj.y[9][1], vga_top, 1
instance = comp, \U3|colorconcat~153\, U3|colorconcat~153, vga_top, 1
instance = comp, \U3|p_proj.y[9][4]\, U3|p_proj.y[9][4], vga_top, 1
instance = comp, \U3|p_proj.y[9][5]~feeder\, U3|p_proj.y[9][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][5]\, U3|p_proj.y[9][5], vga_top, 1
instance = comp, \U3|colorconcat~155\, U3|colorconcat~155, vga_top, 1
instance = comp, \U3|colorconcat~157\, U3|colorconcat~157, vga_top, 1
instance = comp, \U3|LessThan84~25\, U3|LessThan84~25, vga_top, 1
instance = comp, \U3|LessThan84~26\, U3|LessThan84~26, vga_top, 1
instance = comp, \U3|LessThan84~22\, U3|LessThan84~22, vga_top, 1
instance = comp, \U3|LessThan84~21\, U3|LessThan84~21, vga_top, 1
instance = comp, \U3|LessThan84~23\, U3|LessThan84~23, vga_top, 1
instance = comp, \U3|LessThan84~1\, U3|LessThan84~1, vga_top, 1
instance = comp, \U3|LessThan84~3\, U3|LessThan84~3, vga_top, 1
instance = comp, \U3|LessThan84~5\, U3|LessThan84~5, vga_top, 1
instance = comp, \U3|LessThan84~7\, U3|LessThan84~7, vga_top, 1
instance = comp, \U3|LessThan84~9\, U3|LessThan84~9, vga_top, 1
instance = comp, \U3|LessThan84~11\, U3|LessThan84~11, vga_top, 1
instance = comp, \U3|LessThan84~13\, U3|LessThan84~13, vga_top, 1
instance = comp, \U3|LessThan84~15\, U3|LessThan84~15, vga_top, 1
instance = comp, \U3|LessThan84~17\, U3|LessThan84~17, vga_top, 1
instance = comp, \U3|LessThan84~18\, U3|LessThan84~18, vga_top, 1
instance = comp, \U3|LessThan84~20\, U3|LessThan84~20, vga_top, 1
instance = comp, \U3|LessThan84~24\, U3|LessThan84~24, vga_top, 1
instance = comp, \U3|colorconcat~158\, U3|colorconcat~158, vga_top, 1
instance = comp, \U3|p_proj.y[8][5]\, U3|p_proj.y[8][5], vga_top, 1
instance = comp, \U3|p_proj.y[8][4]~feeder\, U3|p_proj.y[8][4]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][4]\, U3|p_proj.y[8][4], vga_top, 1
instance = comp, \U3|colorconcat~139\, U3|colorconcat~139, vga_top, 1
instance = comp, \U3|p_proj.y[8][7]\, U3|p_proj.y[8][7], vga_top, 1
instance = comp, \U3|p_proj.y[8][6]~feeder\, U3|p_proj.y[8][6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][6]\, U3|p_proj.y[8][6], vga_top, 1
instance = comp, \U3|colorconcat~140\, U3|colorconcat~140, vga_top, 1
instance = comp, \U3|p_proj.y[8][2]\, U3|p_proj.y[8][2], vga_top, 1
instance = comp, \U3|p_proj.y[8][3]~feeder\, U3|p_proj.y[8][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][3]\, U3|p_proj.y[8][3], vga_top, 1
instance = comp, \U3|colorconcat~138\, U3|colorconcat~138, vga_top, 1
instance = comp, \U3|p_proj.y[8][0]\, U3|p_proj.y[8][0], vga_top, 1
instance = comp, \U3|p_proj.y[8][1]~feeder\, U3|p_proj.y[8][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[8][1]\, U3|p_proj.y[8][1], vga_top, 1
instance = comp, \U3|colorconcat~137\, U3|colorconcat~137, vga_top, 1
instance = comp, \U3|colorconcat~141\, U3|colorconcat~141, vga_top, 1
instance = comp, \U3|LessThan82~22\, U3|LessThan82~22, vga_top, 1
instance = comp, \U3|LessThan82~21\, U3|LessThan82~21, vga_top, 1
instance = comp, \U3|LessThan82~23\, U3|LessThan82~23, vga_top, 1
instance = comp, \U3|LessThan82~1\, U3|LessThan82~1, vga_top, 1
instance = comp, \U3|LessThan82~3\, U3|LessThan82~3, vga_top, 1
instance = comp, \U3|LessThan82~5\, U3|LessThan82~5, vga_top, 1
instance = comp, \U3|LessThan82~7\, U3|LessThan82~7, vga_top, 1
instance = comp, \U3|LessThan82~9\, U3|LessThan82~9, vga_top, 1
instance = comp, \U3|LessThan82~11\, U3|LessThan82~11, vga_top, 1
instance = comp, \U3|LessThan82~13\, U3|LessThan82~13, vga_top, 1
instance = comp, \U3|LessThan82~15\, U3|LessThan82~15, vga_top, 1
instance = comp, \U3|LessThan82~17\, U3|LessThan82~17, vga_top, 1
instance = comp, \U3|LessThan82~18\, U3|LessThan82~18, vga_top, 1
instance = comp, \U3|LessThan82~20\, U3|LessThan82~20, vga_top, 1
instance = comp, \U3|LessThan82~24\, U3|LessThan82~24, vga_top, 1
instance = comp, \U3|LessThan82~25\, U3|LessThan82~25, vga_top, 1
instance = comp, \U3|LessThan82~26\, U3|LessThan82~26, vga_top, 1
instance = comp, \U3|colorconcat~142\, U3|colorconcat~142, vga_top, 1
instance = comp, \U3|Add63~0\, U3|Add63~0, vga_top, 1
instance = comp, \U3|Add63~2\, U3|Add63~2, vga_top, 1
instance = comp, \U3|Add63~4\, U3|Add63~4, vga_top, 1
instance = comp, \U3|Add63~6\, U3|Add63~6, vga_top, 1
instance = comp, \U3|Add63~8\, U3|Add63~8, vga_top, 1
instance = comp, \U3|Add63~10\, U3|Add63~10, vga_top, 1
instance = comp, \U3|Add63~12\, U3|Add63~12, vga_top, 1
instance = comp, \U3|Add63~14\, U3|Add63~14, vga_top, 1
instance = comp, \U3|Add63~16\, U3|Add63~16, vga_top, 1
instance = comp, \U3|Add63~18\, U3|Add63~18, vga_top, 1
instance = comp, \U3|Add63~20\, U3|Add63~20, vga_top, 1
instance = comp, \U3|Add63~22\, U3|Add63~22, vga_top, 1
instance = comp, \U3|Add63~24\, U3|Add63~24, vga_top, 1
instance = comp, \U3|Add63~26\, U3|Add63~26, vga_top, 1
instance = comp, \U3|Add63~28\, U3|Add63~28, vga_top, 1
instance = comp, \U3|Add63~30\, U3|Add63~30, vga_top, 1
instance = comp, \U3|Add63~32\, U3|Add63~32, vga_top, 1
instance = comp, \U3|Add63~34\, U3|Add63~34, vga_top, 1
instance = comp, \U3|Add63~36\, U3|Add63~36, vga_top, 1
instance = comp, \U3|Add63~38\, U3|Add63~38, vga_top, 1
instance = comp, \U3|Add63~40\, U3|Add63~40, vga_top, 1
instance = comp, \U3|Add63~42\, U3|Add63~42, vga_top, 1
instance = comp, \U3|Add63~44\, U3|Add63~44, vga_top, 1
instance = comp, \U3|Add63~46\, U3|Add63~46, vga_top, 1
instance = comp, \U3|LessThan85~25\, U3|LessThan85~25, vga_top, 1
instance = comp, \U3|Add63~48\, U3|Add63~48, vga_top, 1
instance = comp, \U3|Add63~50\, U3|Add63~50, vga_top, 1
instance = comp, \U3|Add63~52\, U3|Add63~52, vga_top, 1
instance = comp, \U3|Add63~54\, U3|Add63~54, vga_top, 1
instance = comp, \U3|LessThan85~26\, U3|LessThan85~26, vga_top, 1
instance = comp, \U3|p_proj.y[9][26]~feeder\, U3|p_proj.y[9][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][26]\, U3|p_proj.y[9][26], vga_top, 1
instance = comp, \U3|p_proj.y[9][29]~feeder\, U3|p_proj.y[9][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][29]\, U3|p_proj.y[9][29], vga_top, 1
instance = comp, \U3|p_proj.y[9][28]\, U3|p_proj.y[9][28], vga_top, 1
instance = comp, \U3|p_proj.y[9][27]~feeder\, U3|p_proj.y[9][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][27]\, U3|p_proj.y[9][27], vga_top, 1
instance = comp, \U3|colorconcat~161\, U3|colorconcat~161, vga_top, 1
instance = comp, \U3|p_proj.y[9][25]~feeder\, U3|p_proj.y[9][25]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][25]\, U3|p_proj.y[9][25], vga_top, 1
instance = comp, \U3|p_proj.y[9][22]~feeder\, U3|p_proj.y[9][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][22]\, U3|p_proj.y[9][22], vga_top, 1
instance = comp, \U3|p_proj.y[9][24]\, U3|p_proj.y[9][24], vga_top, 1
instance = comp, \U3|p_proj.y[9][23]~feeder\, U3|p_proj.y[9][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][23]\, U3|p_proj.y[9][23], vga_top, 1
instance = comp, \U3|colorconcat~162\, U3|colorconcat~162, vga_top, 1
instance = comp, \U3|p_proj.y[9][16]~feeder\, U3|p_proj.y[9][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][16]\, U3|p_proj.y[9][16], vga_top, 1
instance = comp, \U3|p_proj.y[9][15]~feeder\, U3|p_proj.y[9][15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][15]\, U3|p_proj.y[9][15], vga_top, 1
instance = comp, \U3|p_proj.y[9][14]\, U3|p_proj.y[9][14], vga_top, 1
instance = comp, \U3|p_proj.y[9][17]~feeder\, U3|p_proj.y[9][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][17]\, U3|p_proj.y[9][17], vga_top, 1
instance = comp, \U3|colorconcat~164\, U3|colorconcat~164, vga_top, 1
instance = comp, \U3|p_proj.y[9][18]~feeder\, U3|p_proj.y[9][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][18]\, U3|p_proj.y[9][18], vga_top, 1
instance = comp, \U3|p_proj.y[9][21]~feeder\, U3|p_proj.y[9][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][21]\, U3|p_proj.y[9][21], vga_top, 1
instance = comp, \U3|p_proj.y[9][20]\, U3|p_proj.y[9][20], vga_top, 1
instance = comp, \U3|p_proj.y[9][19]~feeder\, U3|p_proj.y[9][19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][19]\, U3|p_proj.y[9][19], vga_top, 1
instance = comp, \U3|colorconcat~163\, U3|colorconcat~163, vga_top, 1
instance = comp, \U3|p_proj.y[9][11]~feeder\, U3|p_proj.y[9][11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][11]\, U3|p_proj.y[9][11], vga_top, 1
instance = comp, \U3|p_proj.y[9][12]~feeder\, U3|p_proj.y[9][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][12]\, U3|p_proj.y[9][12], vga_top, 1
instance = comp, \U3|p_proj.y[9][10]\, U3|p_proj.y[9][10], vga_top, 1
instance = comp, \U3|p_proj.y[9][13]~feeder\, U3|p_proj.y[9][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][13]\, U3|p_proj.y[9][13], vga_top, 1
instance = comp, \U3|colorconcat~165\, U3|colorconcat~165, vga_top, 1
instance = comp, \U3|p_proj.y[9][9]\, U3|p_proj.y[9][9], vga_top, 1
instance = comp, \U3|p_proj.e[9]~feeder\, U3|p_proj.e[9]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[9]\, U3|p_proj.e[9], vga_top, 1
instance = comp, \U3|colorconcat~166\, U3|colorconcat~166, vga_top, 1
instance = comp, \U3|colorconcat~167\, U3|colorconcat~167, vga_top, 1
instance = comp, \U3|Add63~56\, U3|Add63~56, vga_top, 1
instance = comp, \U3|p_proj.y[9][30]\, U3|p_proj.y[9][30], vga_top, 1
instance = comp, \U3|p_proj.y[9][8]\, U3|p_proj.y[9][8], vga_top, 1
instance = comp, \U3|p_proj.y[9][31]~feeder\, U3|p_proj.y[9][31]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[9][31]\, U3|p_proj.y[9][31], vga_top, 1
instance = comp, \U3|colorconcat~159\, U3|colorconcat~159, vga_top, 1
instance = comp, \U3|colorconcat~160\, U3|colorconcat~160, vga_top, 1
instance = comp, \U3|colorconcat~168\, U3|colorconcat~168, vga_top, 1
instance = comp, \U3|LessThan85~23\, U3|LessThan85~23, vga_top, 1
instance = comp, \U3|LessThan85~22\, U3|LessThan85~22, vga_top, 1
instance = comp, \U3|LessThan85~20\, U3|LessThan85~20, vga_top, 1
instance = comp, \U3|LessThan85~1\, U3|LessThan85~1, vga_top, 1
instance = comp, \U3|LessThan85~3\, U3|LessThan85~3, vga_top, 1
instance = comp, \U3|LessThan85~5\, U3|LessThan85~5, vga_top, 1
instance = comp, \U3|LessThan85~7\, U3|LessThan85~7, vga_top, 1
instance = comp, \U3|LessThan85~9\, U3|LessThan85~9, vga_top, 1
instance = comp, \U3|LessThan85~11\, U3|LessThan85~11, vga_top, 1
instance = comp, \U3|LessThan85~13\, U3|LessThan85~13, vga_top, 1
instance = comp, \U3|LessThan85~15\, U3|LessThan85~15, vga_top, 1
instance = comp, \U3|LessThan85~17\, U3|LessThan85~17, vga_top, 1
instance = comp, \U3|LessThan85~18\, U3|LessThan85~18, vga_top, 1
instance = comp, \U3|LessThan85~21\, U3|LessThan85~21, vga_top, 1
instance = comp, \U3|LessThan85~24\, U3|LessThan85~24, vga_top, 1
instance = comp, \U3|colorconcat~169\, U3|colorconcat~169, vga_top, 1
instance = comp, \U3|colorconcat~170\, U3|colorconcat~170, vga_top, 1
instance = comp, \U3|p_proj.x[14][0]~1536\, U3|p_proj.x[14][0]~1536, vga_top, 1
instance = comp, \U3|p_proj.hs1[14]~feeder\, U3|p_proj.hs1[14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[14]~feeder\, U3|p_proj.hs2[14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[14]\, U3|p_proj.hs2[14], vga_top, 1
instance = comp, \U3|Decoder0~23\, U3|Decoder0~23, vga_top, 1
instance = comp, \U3|p_proj.hs1[14]\, U3|p_proj.hs1[14], vga_top, 1
instance = comp, \U3|p_proj.x[14][0]\, U3|p_proj.x[14][0], vga_top, 1
instance = comp, \U3|p_proj.x[14][1]~1538\, U3|p_proj.x[14][1]~1538, vga_top, 1
instance = comp, \U3|p_proj.x[14][1]\, U3|p_proj.x[14][1], vga_top, 1
instance = comp, \U3|p_proj.x[14][2]~1540\, U3|p_proj.x[14][2]~1540, vga_top, 1
instance = comp, \U3|p_proj.x[14][2]\, U3|p_proj.x[14][2], vga_top, 1
instance = comp, \U3|p_proj.x[14][3]~1542\, U3|p_proj.x[14][3]~1542, vga_top, 1
instance = comp, \U3|p_proj.x[14][3]\, U3|p_proj.x[14][3], vga_top, 1
instance = comp, \U3|p_proj.x[14][4]~1544\, U3|p_proj.x[14][4]~1544, vga_top, 1
instance = comp, \U3|p_proj.x[14][4]\, U3|p_proj.x[14][4], vga_top, 1
instance = comp, \U3|p_proj.x[14][5]~1546\, U3|p_proj.x[14][5]~1546, vga_top, 1
instance = comp, \U3|p_proj.x[14][5]\, U3|p_proj.x[14][5], vga_top, 1
instance = comp, \U3|p_proj.x[14][6]~1548\, U3|p_proj.x[14][6]~1548, vga_top, 1
instance = comp, \U3|p_proj.x[14][6]\, U3|p_proj.x[14][6], vga_top, 1
instance = comp, \U3|p_proj.x[14][7]~1550\, U3|p_proj.x[14][7]~1550, vga_top, 1
instance = comp, \U3|p_proj.x[14][7]\, U3|p_proj.x[14][7], vga_top, 1
instance = comp, \U3|p_proj.x[14][8]~1552\, U3|p_proj.x[14][8]~1552, vga_top, 1
instance = comp, \U3|p_proj.x[14][8]\, U3|p_proj.x[14][8], vga_top, 1
instance = comp, \U3|p_proj.x[14][9]~1554\, U3|p_proj.x[14][9]~1554, vga_top, 1
instance = comp, \U3|p_proj.x[14][9]\, U3|p_proj.x[14][9], vga_top, 1
instance = comp, \U3|p_proj.x[14][10]~1556\, U3|p_proj.x[14][10]~1556, vga_top, 1
instance = comp, \U3|p_proj.x[14][10]\, U3|p_proj.x[14][10], vga_top, 1
instance = comp, \U3|p_proj.x[14][11]~1558\, U3|p_proj.x[14][11]~1558, vga_top, 1
instance = comp, \U3|p_proj.x[14][11]\, U3|p_proj.x[14][11], vga_top, 1
instance = comp, \U3|p_proj.x[14][12]~1560\, U3|p_proj.x[14][12]~1560, vga_top, 1
instance = comp, \U3|p_proj.x[14][12]\, U3|p_proj.x[14][12], vga_top, 1
instance = comp, \U3|p_proj.x[14][13]~1562\, U3|p_proj.x[14][13]~1562, vga_top, 1
instance = comp, \U3|p_proj.x[14][13]\, U3|p_proj.x[14][13], vga_top, 1
instance = comp, \U3|p_proj.x[14][14]~1564\, U3|p_proj.x[14][14]~1564, vga_top, 1
instance = comp, \U3|p_proj.x[14][14]\, U3|p_proj.x[14][14], vga_top, 1
instance = comp, \U3|p_proj.x[14][15]~1566\, U3|p_proj.x[14][15]~1566, vga_top, 1
instance = comp, \U3|p_proj.x[14][15]\, U3|p_proj.x[14][15], vga_top, 1
instance = comp, \U3|p_proj.x[14][16]~1568\, U3|p_proj.x[14][16]~1568, vga_top, 1
instance = comp, \U3|p_proj.x[14][16]\, U3|p_proj.x[14][16], vga_top, 1
instance = comp, \U3|p_proj.x[14][17]~1570\, U3|p_proj.x[14][17]~1570, vga_top, 1
instance = comp, \U3|p_proj.x[14][17]\, U3|p_proj.x[14][17], vga_top, 1
instance = comp, \U3|p_proj.x[14][18]~1572\, U3|p_proj.x[14][18]~1572, vga_top, 1
instance = comp, \U3|p_proj.x[14][18]\, U3|p_proj.x[14][18], vga_top, 1
instance = comp, \U3|p_proj.x[14][19]~1574\, U3|p_proj.x[14][19]~1574, vga_top, 1
instance = comp, \U3|p_proj.x[14][19]\, U3|p_proj.x[14][19], vga_top, 1
instance = comp, \U3|p_proj.x[14][20]~1576\, U3|p_proj.x[14][20]~1576, vga_top, 1
instance = comp, \U3|p_proj.x[14][20]\, U3|p_proj.x[14][20], vga_top, 1
instance = comp, \U3|p_proj.x[14][21]~1578\, U3|p_proj.x[14][21]~1578, vga_top, 1
instance = comp, \U3|p_proj.x[14][21]\, U3|p_proj.x[14][21], vga_top, 1
instance = comp, \U3|p_proj.x[14][22]~1580\, U3|p_proj.x[14][22]~1580, vga_top, 1
instance = comp, \U3|p_proj.x[14][22]\, U3|p_proj.x[14][22], vga_top, 1
instance = comp, \U3|p_proj.x[14][23]~1582\, U3|p_proj.x[14][23]~1582, vga_top, 1
instance = comp, \U3|p_proj.x[14][23]\, U3|p_proj.x[14][23], vga_top, 1
instance = comp, \U3|p_proj.x[14][24]~1584\, U3|p_proj.x[14][24]~1584, vga_top, 1
instance = comp, \U3|p_proj.x[14][24]\, U3|p_proj.x[14][24], vga_top, 1
instance = comp, \U3|p_proj.x[14][25]~1586\, U3|p_proj.x[14][25]~1586, vga_top, 1
instance = comp, \U3|p_proj.x[14][25]\, U3|p_proj.x[14][25], vga_top, 1
instance = comp, \U3|p_proj.x[14][26]~1588\, U3|p_proj.x[14][26]~1588, vga_top, 1
instance = comp, \U3|p_proj.x[14][26]\, U3|p_proj.x[14][26], vga_top, 1
instance = comp, \U3|p_proj.x[14][27]~1590\, U3|p_proj.x[14][27]~1590, vga_top, 1
instance = comp, \U3|p_proj.x[14][27]\, U3|p_proj.x[14][27], vga_top, 1
instance = comp, \U3|p_proj.x[14][28]~1592\, U3|p_proj.x[14][28]~1592, vga_top, 1
instance = comp, \U3|p_proj.x[14][28]\, U3|p_proj.x[14][28], vga_top, 1
instance = comp, \U3|p_proj.x[14][29]~1594\, U3|p_proj.x[14][29]~1594, vga_top, 1
instance = comp, \U3|p_proj.x[14][29]\, U3|p_proj.x[14][29], vga_top, 1
instance = comp, \U3|p_proj.x[14][30]~1596\, U3|p_proj.x[14][30]~1596, vga_top, 1
instance = comp, \U3|p_proj.x[14][30]\, U3|p_proj.x[14][30], vga_top, 1
instance = comp, \U3|p_proj.x[14][31]~1598\, U3|p_proj.x[14][31]~1598, vga_top, 1
instance = comp, \U3|p_proj.x[14][31]\, U3|p_proj.x[14][31], vga_top, 1
instance = comp, \U3|p_proj.y[14][4]\, U3|p_proj.y[14][4], vga_top, 1
instance = comp, \U3|p_proj.y[14][5]~feeder\, U3|p_proj.y[14][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][5]\, U3|p_proj.y[14][5], vga_top, 1
instance = comp, \U3|colorconcat~239\, U3|colorconcat~239, vga_top, 1
instance = comp, \U3|p_proj.y[14][0]\, U3|p_proj.y[14][0], vga_top, 1
instance = comp, \U3|p_proj.y[14][1]~feeder\, U3|p_proj.y[14][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][1]\, U3|p_proj.y[14][1], vga_top, 1
instance = comp, \U3|colorconcat~237\, U3|colorconcat~237, vga_top, 1
instance = comp, \U3|p_proj.y[14][6]\, U3|p_proj.y[14][6], vga_top, 1
instance = comp, \U3|p_proj.y[14][7]~feeder\, U3|p_proj.y[14][7]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][7]\, U3|p_proj.y[14][7], vga_top, 1
instance = comp, \U3|colorconcat~240\, U3|colorconcat~240, vga_top, 1
instance = comp, \U3|p_proj.y[14][2]\, U3|p_proj.y[14][2], vga_top, 1
instance = comp, \U3|p_proj.y[14][3]~feeder\, U3|p_proj.y[14][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][3]\, U3|p_proj.y[14][3], vga_top, 1
instance = comp, \U3|colorconcat~238\, U3|colorconcat~238, vga_top, 1
instance = comp, \U3|colorconcat~241\, U3|colorconcat~241, vga_top, 1
instance = comp, \U3|LessThan94~25\, U3|LessThan94~25, vga_top, 1
instance = comp, \U3|LessThan94~21\, U3|LessThan94~21, vga_top, 1
instance = comp, \U3|LessThan94~23\, U3|LessThan94~23, vga_top, 1
instance = comp, \U3|LessThan94~22\, U3|LessThan94~22, vga_top, 1
instance = comp, \U3|LessThan94~1\, U3|LessThan94~1, vga_top, 1
instance = comp, \U3|LessThan94~3\, U3|LessThan94~3, vga_top, 1
instance = comp, \U3|LessThan94~5\, U3|LessThan94~5, vga_top, 1
instance = comp, \U3|LessThan94~7\, U3|LessThan94~7, vga_top, 1
instance = comp, \U3|LessThan94~9\, U3|LessThan94~9, vga_top, 1
instance = comp, \U3|LessThan94~11\, U3|LessThan94~11, vga_top, 1
instance = comp, \U3|LessThan94~13\, U3|LessThan94~13, vga_top, 1
instance = comp, \U3|LessThan94~15\, U3|LessThan94~15, vga_top, 1
instance = comp, \U3|LessThan94~17\, U3|LessThan94~17, vga_top, 1
instance = comp, \U3|LessThan94~18\, U3|LessThan94~18, vga_top, 1
instance = comp, \U3|LessThan94~20\, U3|LessThan94~20, vga_top, 1
instance = comp, \U3|LessThan94~24\, U3|LessThan94~24, vga_top, 1
instance = comp, \U3|LessThan94~26\, U3|LessThan94~26, vga_top, 1
instance = comp, \U3|colorconcat~242\, U3|colorconcat~242, vga_top, 1
instance = comp, \U3|p_proj.hs1[15]~feeder\, U3|p_proj.hs1[15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[15]~feeder\, U3|p_proj.hs2[15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[15]\, U3|p_proj.hs2[15], vga_top, 1
instance = comp, \U3|Decoder0~24\, U3|Decoder0~24, vga_top, 1
instance = comp, \U3|p_proj.hs1[15]\, U3|p_proj.hs1[15], vga_top, 1
instance = comp, \U3|p_proj.y[15][6]\, U3|p_proj.y[15][6], vga_top, 1
instance = comp, \U3|p_proj.y[15][7]~feeder\, U3|p_proj.y[15][7]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][7]\, U3|p_proj.y[15][7], vga_top, 1
instance = comp, \U3|colorconcat~256\, U3|colorconcat~256, vga_top, 1
instance = comp, \U3|p_proj.y[15][2]\, U3|p_proj.y[15][2], vga_top, 1
instance = comp, \U3|p_proj.y[15][3]~feeder\, U3|p_proj.y[15][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][3]\, U3|p_proj.y[15][3], vga_top, 1
instance = comp, \U3|colorconcat~254\, U3|colorconcat~254, vga_top, 1
instance = comp, \U3|p_proj.y[15][4]\, U3|p_proj.y[15][4], vga_top, 1
instance = comp, \U3|p_proj.y[15][5]~feeder\, U3|p_proj.y[15][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][5]\, U3|p_proj.y[15][5], vga_top, 1
instance = comp, \U3|colorconcat~255\, U3|colorconcat~255, vga_top, 1
instance = comp, \U3|p_proj.y[15][0]\, U3|p_proj.y[15][0], vga_top, 1
instance = comp, \U3|p_proj.y[15][1]~feeder\, U3|p_proj.y[15][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][1]\, U3|p_proj.y[15][1], vga_top, 1
instance = comp, \U3|colorconcat~253\, U3|colorconcat~253, vga_top, 1
instance = comp, \U3|colorconcat~257\, U3|colorconcat~257, vga_top, 1
instance = comp, \U3|p_proj.x[15][0]~1600\, U3|p_proj.x[15][0]~1600, vga_top, 1
instance = comp, \U3|p_proj.x[15][0]\, U3|p_proj.x[15][0], vga_top, 1
instance = comp, \U3|p_proj.x[15][1]~1602\, U3|p_proj.x[15][1]~1602, vga_top, 1
instance = comp, \U3|p_proj.x[15][1]\, U3|p_proj.x[15][1], vga_top, 1
instance = comp, \U3|p_proj.x[15][2]~1604\, U3|p_proj.x[15][2]~1604, vga_top, 1
instance = comp, \U3|p_proj.x[15][2]\, U3|p_proj.x[15][2], vga_top, 1
instance = comp, \U3|p_proj.x[15][3]~1606\, U3|p_proj.x[15][3]~1606, vga_top, 1
instance = comp, \U3|p_proj.x[15][3]\, U3|p_proj.x[15][3], vga_top, 1
instance = comp, \U3|p_proj.x[15][4]~1608\, U3|p_proj.x[15][4]~1608, vga_top, 1
instance = comp, \U3|p_proj.x[15][4]\, U3|p_proj.x[15][4], vga_top, 1
instance = comp, \U3|p_proj.x[15][5]~1610\, U3|p_proj.x[15][5]~1610, vga_top, 1
instance = comp, \U3|p_proj.x[15][5]\, U3|p_proj.x[15][5], vga_top, 1
instance = comp, \U3|p_proj.x[15][6]~1612\, U3|p_proj.x[15][6]~1612, vga_top, 1
instance = comp, \U3|p_proj.x[15][6]\, U3|p_proj.x[15][6], vga_top, 1
instance = comp, \U3|p_proj.x[15][7]~1614\, U3|p_proj.x[15][7]~1614, vga_top, 1
instance = comp, \U3|p_proj.x[15][7]\, U3|p_proj.x[15][7], vga_top, 1
instance = comp, \U3|p_proj.x[15][8]~1616\, U3|p_proj.x[15][8]~1616, vga_top, 1
instance = comp, \U3|p_proj.x[15][8]\, U3|p_proj.x[15][8], vga_top, 1
instance = comp, \U3|p_proj.x[15][9]~1618\, U3|p_proj.x[15][9]~1618, vga_top, 1
instance = comp, \U3|p_proj.x[15][9]\, U3|p_proj.x[15][9], vga_top, 1
instance = comp, \U3|p_proj.x[15][10]~1620\, U3|p_proj.x[15][10]~1620, vga_top, 1
instance = comp, \U3|p_proj.x[15][10]\, U3|p_proj.x[15][10], vga_top, 1
instance = comp, \U3|p_proj.x[15][11]~1622\, U3|p_proj.x[15][11]~1622, vga_top, 1
instance = comp, \U3|p_proj.x[15][11]\, U3|p_proj.x[15][11], vga_top, 1
instance = comp, \U3|p_proj.x[15][12]~1624\, U3|p_proj.x[15][12]~1624, vga_top, 1
instance = comp, \U3|p_proj.x[15][12]\, U3|p_proj.x[15][12], vga_top, 1
instance = comp, \U3|p_proj.x[15][13]~1626\, U3|p_proj.x[15][13]~1626, vga_top, 1
instance = comp, \U3|p_proj.x[15][13]\, U3|p_proj.x[15][13], vga_top, 1
instance = comp, \U3|p_proj.x[15][14]~1628\, U3|p_proj.x[15][14]~1628, vga_top, 1
instance = comp, \U3|p_proj.x[15][14]\, U3|p_proj.x[15][14], vga_top, 1
instance = comp, \U3|p_proj.x[15][15]~1630\, U3|p_proj.x[15][15]~1630, vga_top, 1
instance = comp, \U3|p_proj.x[15][15]\, U3|p_proj.x[15][15], vga_top, 1
instance = comp, \U3|p_proj.x[15][16]~1632\, U3|p_proj.x[15][16]~1632, vga_top, 1
instance = comp, \U3|p_proj.x[15][16]\, U3|p_proj.x[15][16], vga_top, 1
instance = comp, \U3|p_proj.x[15][17]~1634\, U3|p_proj.x[15][17]~1634, vga_top, 1
instance = comp, \U3|p_proj.x[15][17]\, U3|p_proj.x[15][17], vga_top, 1
instance = comp, \U3|p_proj.x[15][18]~1636\, U3|p_proj.x[15][18]~1636, vga_top, 1
instance = comp, \U3|p_proj.x[15][18]\, U3|p_proj.x[15][18], vga_top, 1
instance = comp, \U3|p_proj.x[15][19]~1638\, U3|p_proj.x[15][19]~1638, vga_top, 1
instance = comp, \U3|p_proj.x[15][19]\, U3|p_proj.x[15][19], vga_top, 1
instance = comp, \U3|p_proj.x[15][20]~1640\, U3|p_proj.x[15][20]~1640, vga_top, 1
instance = comp, \U3|p_proj.x[15][20]\, U3|p_proj.x[15][20], vga_top, 1
instance = comp, \U3|p_proj.x[15][21]~1642\, U3|p_proj.x[15][21]~1642, vga_top, 1
instance = comp, \U3|p_proj.x[15][21]\, U3|p_proj.x[15][21], vga_top, 1
instance = comp, \U3|p_proj.x[15][22]~1644\, U3|p_proj.x[15][22]~1644, vga_top, 1
instance = comp, \U3|p_proj.x[15][22]\, U3|p_proj.x[15][22], vga_top, 1
instance = comp, \U3|p_proj.x[15][23]~1646\, U3|p_proj.x[15][23]~1646, vga_top, 1
instance = comp, \U3|p_proj.x[15][23]\, U3|p_proj.x[15][23], vga_top, 1
instance = comp, \U3|p_proj.x[15][24]~1648\, U3|p_proj.x[15][24]~1648, vga_top, 1
instance = comp, \U3|p_proj.x[15][24]\, U3|p_proj.x[15][24], vga_top, 1
instance = comp, \U3|p_proj.x[15][25]~1650\, U3|p_proj.x[15][25]~1650, vga_top, 1
instance = comp, \U3|p_proj.x[15][25]\, U3|p_proj.x[15][25], vga_top, 1
instance = comp, \U3|p_proj.x[15][26]~1652\, U3|p_proj.x[15][26]~1652, vga_top, 1
instance = comp, \U3|p_proj.x[15][26]\, U3|p_proj.x[15][26], vga_top, 1
instance = comp, \U3|p_proj.x[15][27]~1654\, U3|p_proj.x[15][27]~1654, vga_top, 1
instance = comp, \U3|p_proj.x[15][27]\, U3|p_proj.x[15][27], vga_top, 1
instance = comp, \U3|p_proj.x[15][28]~1656\, U3|p_proj.x[15][28]~1656, vga_top, 1
instance = comp, \U3|p_proj.x[15][28]\, U3|p_proj.x[15][28], vga_top, 1
instance = comp, \U3|p_proj.x[15][29]~1658\, U3|p_proj.x[15][29]~1658, vga_top, 1
instance = comp, \U3|p_proj.x[15][29]\, U3|p_proj.x[15][29], vga_top, 1
instance = comp, \U3|p_proj.x[15][30]~1660\, U3|p_proj.x[15][30]~1660, vga_top, 1
instance = comp, \U3|p_proj.x[15][30]\, U3|p_proj.x[15][30], vga_top, 1
instance = comp, \U3|p_proj.x[15][31]~1662\, U3|p_proj.x[15][31]~1662, vga_top, 1
instance = comp, \U3|p_proj.x[15][31]\, U3|p_proj.x[15][31], vga_top, 1
instance = comp, \U3|LessThan96~25\, U3|LessThan96~25, vga_top, 1
instance = comp, \U3|LessThan96~21\, U3|LessThan96~21, vga_top, 1
instance = comp, \U3|LessThan96~22\, U3|LessThan96~22, vga_top, 1
instance = comp, \U3|LessThan96~23\, U3|LessThan96~23, vga_top, 1
instance = comp, \U3|LessThan96~1\, U3|LessThan96~1, vga_top, 1
instance = comp, \U3|LessThan96~3\, U3|LessThan96~3, vga_top, 1
instance = comp, \U3|LessThan96~5\, U3|LessThan96~5, vga_top, 1
instance = comp, \U3|LessThan96~7\, U3|LessThan96~7, vga_top, 1
instance = comp, \U3|LessThan96~9\, U3|LessThan96~9, vga_top, 1
instance = comp, \U3|LessThan96~11\, U3|LessThan96~11, vga_top, 1
instance = comp, \U3|LessThan96~13\, U3|LessThan96~13, vga_top, 1
instance = comp, \U3|LessThan96~15\, U3|LessThan96~15, vga_top, 1
instance = comp, \U3|LessThan96~17\, U3|LessThan96~17, vga_top, 1
instance = comp, \U3|LessThan96~18\, U3|LessThan96~18, vga_top, 1
instance = comp, \U3|LessThan96~20\, U3|LessThan96~20, vga_top, 1
instance = comp, \U3|LessThan96~24\, U3|LessThan96~24, vga_top, 1
instance = comp, \U3|LessThan96~26\, U3|LessThan96~26, vga_top, 1
instance = comp, \U3|colorconcat~258\, U3|colorconcat~258, vga_top, 1
instance = comp, \U3|Add68~0\, U3|Add68~0, vga_top, 1
instance = comp, \U3|Add68~2\, U3|Add68~2, vga_top, 1
instance = comp, \U3|Add68~4\, U3|Add68~4, vga_top, 1
instance = comp, \U3|Add68~6\, U3|Add68~6, vga_top, 1
instance = comp, \U3|Add68~8\, U3|Add68~8, vga_top, 1
instance = comp, \U3|Add68~10\, U3|Add68~10, vga_top, 1
instance = comp, \U3|Add68~12\, U3|Add68~12, vga_top, 1
instance = comp, \U3|Add68~14\, U3|Add68~14, vga_top, 1
instance = comp, \U3|Add68~16\, U3|Add68~16, vga_top, 1
instance = comp, \U3|Add68~18\, U3|Add68~18, vga_top, 1
instance = comp, \U3|Add68~20\, U3|Add68~20, vga_top, 1
instance = comp, \U3|Add68~22\, U3|Add68~22, vga_top, 1
instance = comp, \U3|Add68~24\, U3|Add68~24, vga_top, 1
instance = comp, \U3|Add68~26\, U3|Add68~26, vga_top, 1
instance = comp, \U3|Add68~28\, U3|Add68~28, vga_top, 1
instance = comp, \U3|Add68~30\, U3|Add68~30, vga_top, 1
instance = comp, \U3|Add68~32\, U3|Add68~32, vga_top, 1
instance = comp, \U3|Add68~34\, U3|Add68~34, vga_top, 1
instance = comp, \U3|Add68~36\, U3|Add68~36, vga_top, 1
instance = comp, \U3|Add68~38\, U3|Add68~38, vga_top, 1
instance = comp, \U3|Add68~40\, U3|Add68~40, vga_top, 1
instance = comp, \U3|Add68~42\, U3|Add68~42, vga_top, 1
instance = comp, \U3|Add68~44\, U3|Add68~44, vga_top, 1
instance = comp, \U3|Add68~46\, U3|Add68~46, vga_top, 1
instance = comp, \U3|Add68~48\, U3|Add68~48, vga_top, 1
instance = comp, \U3|Add68~50\, U3|Add68~50, vga_top, 1
instance = comp, \U3|Add68~52\, U3|Add68~52, vga_top, 1
instance = comp, \U3|Add68~54\, U3|Add68~54, vga_top, 1
instance = comp, \U3|LessThan95~26\, U3|LessThan95~26, vga_top, 1
instance = comp, \U3|LessThan95~25\, U3|LessThan95~25, vga_top, 1
instance = comp, \U3|p_proj.y[14][13]~feeder\, U3|p_proj.y[14][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][13]\, U3|p_proj.y[14][13], vga_top, 1
instance = comp, \U3|p_proj.y[14][10]~feeder\, U3|p_proj.y[14][10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][10]\, U3|p_proj.y[14][10], vga_top, 1
instance = comp, \U3|p_proj.y[14][11]\, U3|p_proj.y[14][11], vga_top, 1
instance = comp, \U3|p_proj.y[14][12]~feeder\, U3|p_proj.y[14][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][12]\, U3|p_proj.y[14][12], vga_top, 1
instance = comp, \U3|colorconcat~244\, U3|colorconcat~244, vga_top, 1
instance = comp, \U3|p_proj.y[14][14]~feeder\, U3|p_proj.y[14][14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][14]\, U3|p_proj.y[14][14], vga_top, 1
instance = comp, \U3|p_proj.y[14][16]~feeder\, U3|p_proj.y[14][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][16]\, U3|p_proj.y[14][16], vga_top, 1
instance = comp, \U3|p_proj.y[14][15]\, U3|p_proj.y[14][15], vga_top, 1
instance = comp, \U3|p_proj.y[14][17]~feeder\, U3|p_proj.y[14][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][17]\, U3|p_proj.y[14][17], vga_top, 1
instance = comp, \U3|colorconcat~245\, U3|colorconcat~245, vga_top, 1
instance = comp, \U3|p_proj.y[14][26]\, U3|p_proj.y[14][26], vga_top, 1
instance = comp, \U3|p_proj.y[14][27]~feeder\, U3|p_proj.y[14][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][27]\, U3|p_proj.y[14][27], vga_top, 1
instance = comp, \U3|p_proj.y[14][28]\, U3|p_proj.y[14][28], vga_top, 1
instance = comp, \U3|p_proj.y[14][29]~feeder\, U3|p_proj.y[14][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][29]\, U3|p_proj.y[14][29], vga_top, 1
instance = comp, \U3|colorconcat~248\, U3|colorconcat~248, vga_top, 1
instance = comp, \U3|p_proj.y[14][21]~feeder\, U3|p_proj.y[14][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][21]\, U3|p_proj.y[14][21], vga_top, 1
instance = comp, \U3|p_proj.y[14][18]~feeder\, U3|p_proj.y[14][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][18]\, U3|p_proj.y[14][18], vga_top, 1
instance = comp, \U3|p_proj.y[14][19]\, U3|p_proj.y[14][19], vga_top, 1
instance = comp, \U3|p_proj.y[14][20]~feeder\, U3|p_proj.y[14][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][20]\, U3|p_proj.y[14][20], vga_top, 1
instance = comp, \U3|colorconcat~246\, U3|colorconcat~246, vga_top, 1
instance = comp, \U3|p_proj.y[14][24]~feeder\, U3|p_proj.y[14][24]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][24]\, U3|p_proj.y[14][24], vga_top, 1
instance = comp, \U3|p_proj.y[14][22]~feeder\, U3|p_proj.y[14][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][22]\, U3|p_proj.y[14][22], vga_top, 1
instance = comp, \U3|p_proj.y[14][23]\, U3|p_proj.y[14][23], vga_top, 1
instance = comp, \U3|p_proj.y[14][25]\, U3|p_proj.y[14][25], vga_top, 1
instance = comp, \U3|colorconcat~247\, U3|colorconcat~247, vga_top, 1
instance = comp, \U3|p_proj.y[14][30]\, U3|p_proj.y[14][30], vga_top, 1
instance = comp, \U3|p_proj.e[14]~feeder\, U3|p_proj.e[14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[14]\, U3|p_proj.e[14], vga_top, 1
instance = comp, \U3|colorconcat~249\, U3|colorconcat~249, vga_top, 1
instance = comp, \U3|colorconcat~250\, U3|colorconcat~250, vga_top, 1
instance = comp, \U3|p_proj.y[14][9]~feeder\, U3|p_proj.y[14][9]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[14][9]\, U3|p_proj.y[14][9], vga_top, 1
instance = comp, \U3|p_proj.y[14][8]\, U3|p_proj.y[14][8], vga_top, 1
instance = comp, \U3|Equal28~0\, U3|Equal28~0, vga_top, 1
instance = comp, \U3|p_proj.y[14][31]\, U3|p_proj.y[14][31], vga_top, 1
instance = comp, \U3|Add68~56\, U3|Add68~56, vga_top, 1
instance = comp, \U3|colorconcat~243\, U3|colorconcat~243, vga_top, 1
instance = comp, \U3|colorconcat~251\, U3|colorconcat~251, vga_top, 1
instance = comp, \U3|LessThan95~21\, U3|LessThan95~21, vga_top, 1
instance = comp, \U3|LessThan95~23\, U3|LessThan95~23, vga_top, 1
instance = comp, \U3|LessThan95~22\, U3|LessThan95~22, vga_top, 1
instance = comp, \U3|LessThan95~1\, U3|LessThan95~1, vga_top, 1
instance = comp, \U3|LessThan95~3\, U3|LessThan95~3, vga_top, 1
instance = comp, \U3|LessThan95~5\, U3|LessThan95~5, vga_top, 1
instance = comp, \U3|LessThan95~7\, U3|LessThan95~7, vga_top, 1
instance = comp, \U3|LessThan95~9\, U3|LessThan95~9, vga_top, 1
instance = comp, \U3|LessThan95~11\, U3|LessThan95~11, vga_top, 1
instance = comp, \U3|LessThan95~13\, U3|LessThan95~13, vga_top, 1
instance = comp, \U3|LessThan95~15\, U3|LessThan95~15, vga_top, 1
instance = comp, \U3|LessThan95~17\, U3|LessThan95~17, vga_top, 1
instance = comp, \U3|LessThan95~18\, U3|LessThan95~18, vga_top, 1
instance = comp, \U3|LessThan95~20\, U3|LessThan95~20, vga_top, 1
instance = comp, \U3|LessThan95~24\, U3|LessThan95~24, vga_top, 1
instance = comp, \U3|colorconcat~252\, U3|colorconcat~252, vga_top, 1
instance = comp, \U3|Add69~0\, U3|Add69~0, vga_top, 1
instance = comp, \U3|Add69~2\, U3|Add69~2, vga_top, 1
instance = comp, \U3|Add69~4\, U3|Add69~4, vga_top, 1
instance = comp, \U3|Add69~6\, U3|Add69~6, vga_top, 1
instance = comp, \U3|Add69~8\, U3|Add69~8, vga_top, 1
instance = comp, \U3|Add69~10\, U3|Add69~10, vga_top, 1
instance = comp, \U3|Add69~12\, U3|Add69~12, vga_top, 1
instance = comp, \U3|Add69~14\, U3|Add69~14, vga_top, 1
instance = comp, \U3|Add69~16\, U3|Add69~16, vga_top, 1
instance = comp, \U3|Add69~18\, U3|Add69~18, vga_top, 1
instance = comp, \U3|Add69~20\, U3|Add69~20, vga_top, 1
instance = comp, \U3|Add69~22\, U3|Add69~22, vga_top, 1
instance = comp, \U3|Add69~24\, U3|Add69~24, vga_top, 1
instance = comp, \U3|Add69~26\, U3|Add69~26, vga_top, 1
instance = comp, \U3|Add69~28\, U3|Add69~28, vga_top, 1
instance = comp, \U3|Add69~30\, U3|Add69~30, vga_top, 1
instance = comp, \U3|Add69~32\, U3|Add69~32, vga_top, 1
instance = comp, \U3|Add69~34\, U3|Add69~34, vga_top, 1
instance = comp, \U3|Add69~36\, U3|Add69~36, vga_top, 1
instance = comp, \U3|Add69~38\, U3|Add69~38, vga_top, 1
instance = comp, \U3|Add69~40\, U3|Add69~40, vga_top, 1
instance = comp, \U3|Add69~42\, U3|Add69~42, vga_top, 1
instance = comp, \U3|Add69~44\, U3|Add69~44, vga_top, 1
instance = comp, \U3|Add69~46\, U3|Add69~46, vga_top, 1
instance = comp, \U3|LessThan97~25\, U3|LessThan97~25, vga_top, 1
instance = comp, \U3|LessThan97~22\, U3|LessThan97~22, vga_top, 1
instance = comp, \U3|LessThan97~23\, U3|LessThan97~23, vga_top, 1
instance = comp, \U3|LessThan97~20\, U3|LessThan97~20, vga_top, 1
instance = comp, \U3|Add69~48\, U3|Add69~48, vga_top, 1
instance = comp, \U3|Add69~50\, U3|Add69~50, vga_top, 1
instance = comp, \U3|Add69~52\, U3|Add69~52, vga_top, 1
instance = comp, \U3|Add69~54\, U3|Add69~54, vga_top, 1
instance = comp, \U3|Add69~56\, U3|Add69~56, vga_top, 1
instance = comp, \U3|LessThan97~1\, U3|LessThan97~1, vga_top, 1
instance = comp, \U3|LessThan97~3\, U3|LessThan97~3, vga_top, 1
instance = comp, \U3|LessThan97~5\, U3|LessThan97~5, vga_top, 1
instance = comp, \U3|LessThan97~7\, U3|LessThan97~7, vga_top, 1
instance = comp, \U3|LessThan97~9\, U3|LessThan97~9, vga_top, 1
instance = comp, \U3|LessThan97~11\, U3|LessThan97~11, vga_top, 1
instance = comp, \U3|LessThan97~13\, U3|LessThan97~13, vga_top, 1
instance = comp, \U3|LessThan97~15\, U3|LessThan97~15, vga_top, 1
instance = comp, \U3|LessThan97~17\, U3|LessThan97~17, vga_top, 1
instance = comp, \U3|LessThan97~18\, U3|LessThan97~18, vga_top, 1
instance = comp, \U3|LessThan97~21\, U3|LessThan97~21, vga_top, 1
instance = comp, \U3|LessThan97~24\, U3|LessThan97~24, vga_top, 1
instance = comp, \U3|LessThan97~26\, U3|LessThan97~26, vga_top, 1
instance = comp, \U3|p_proj.y[15][13]~feeder\, U3|p_proj.y[15][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][13]\, U3|p_proj.y[15][13], vga_top, 1
instance = comp, \U3|p_proj.y[15][10]~feeder\, U3|p_proj.y[15][10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][10]\, U3|p_proj.y[15][10], vga_top, 1
instance = comp, \U3|p_proj.y[15][11]\, U3|p_proj.y[15][11], vga_top, 1
instance = comp, \U3|p_proj.y[15][12]~feeder\, U3|p_proj.y[15][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][12]\, U3|p_proj.y[15][12], vga_top, 1
instance = comp, \U3|colorconcat~260\, U3|colorconcat~260, vga_top, 1
instance = comp, \U3|p_proj.y[15][17]~feeder\, U3|p_proj.y[15][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][17]\, U3|p_proj.y[15][17], vga_top, 1
instance = comp, \U3|p_proj.y[15][16]~feeder\, U3|p_proj.y[15][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][16]\, U3|p_proj.y[15][16], vga_top, 1
instance = comp, \U3|p_proj.y[15][15]\, U3|p_proj.y[15][15], vga_top, 1
instance = comp, \U3|p_proj.y[15][14]~feeder\, U3|p_proj.y[15][14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][14]\, U3|p_proj.y[15][14], vga_top, 1
instance = comp, \U3|colorconcat~261\, U3|colorconcat~261, vga_top, 1
instance = comp, \U3|p_proj.y[15][8]\, U3|p_proj.y[15][8], vga_top, 1
instance = comp, \U3|Equal29~0\, U3|Equal29~0, vga_top, 1
instance = comp, \U3|p_proj.y[15][31]\, U3|p_proj.y[15][31], vga_top, 1
instance = comp, \U3|p_proj.y[15][9]~feeder\, U3|p_proj.y[15][9]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][9]\, U3|p_proj.y[15][9], vga_top, 1
instance = comp, \U3|colorconcat~259\, U3|colorconcat~259, vga_top, 1
instance = comp, \U3|p_proj.y[15][29]~feeder\, U3|p_proj.y[15][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][29]\, U3|p_proj.y[15][29], vga_top, 1
instance = comp, \U3|p_proj.y[15][28]~feeder\, U3|p_proj.y[15][28]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][28]\, U3|p_proj.y[15][28], vga_top, 1
instance = comp, \U3|p_proj.y[15][27]\, U3|p_proj.y[15][27], vga_top, 1
instance = comp, \U3|p_proj.y[15][26]~feeder\, U3|p_proj.y[15][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][26]\, U3|p_proj.y[15][26], vga_top, 1
instance = comp, \U3|colorconcat~264\, U3|colorconcat~264, vga_top, 1
instance = comp, \U3|p_proj.y[15][20]~feeder\, U3|p_proj.y[15][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][20]\, U3|p_proj.y[15][20], vga_top, 1
instance = comp, \U3|p_proj.y[15][21]~feeder\, U3|p_proj.y[15][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][21]\, U3|p_proj.y[15][21], vga_top, 1
instance = comp, \U3|p_proj.y[15][19]\, U3|p_proj.y[15][19], vga_top, 1
instance = comp, \U3|p_proj.y[15][18]~feeder\, U3|p_proj.y[15][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][18]\, U3|p_proj.y[15][18], vga_top, 1
instance = comp, \U3|colorconcat~262\, U3|colorconcat~262, vga_top, 1
instance = comp, \U3|p_proj.y[15][25]\, U3|p_proj.y[15][25], vga_top, 1
instance = comp, \U3|p_proj.y[15][24]\, U3|p_proj.y[15][24], vga_top, 1
instance = comp, \U3|p_proj.y[15][23]\, U3|p_proj.y[15][23], vga_top, 1
instance = comp, \U3|p_proj.y[15][22]~feeder\, U3|p_proj.y[15][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[15][22]\, U3|p_proj.y[15][22], vga_top, 1
instance = comp, \U3|colorconcat~263\, U3|colorconcat~263, vga_top, 1
instance = comp, \U3|p_proj.y[15][30]\, U3|p_proj.y[15][30], vga_top, 1
instance = comp, \U3|p_proj.e[15]~feeder\, U3|p_proj.e[15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[15]\, U3|p_proj.e[15], vga_top, 1
instance = comp, \U3|colorconcat~265\, U3|colorconcat~265, vga_top, 1
instance = comp, \U3|colorconcat~266\, U3|colorconcat~266, vga_top, 1
instance = comp, \U3|colorconcat~267\, U3|colorconcat~267, vga_top, 1
instance = comp, \U3|colorconcat~268\, U3|colorconcat~268, vga_top, 1
instance = comp, \U3|colorconcat~269\, U3|colorconcat~269, vga_top, 1
instance = comp, \U3|colorconcat~270\, U3|colorconcat~270, vga_top, 1
instance = comp, \U3|colorconcat~287\, U3|colorconcat~287, vga_top, 1
instance = comp, \U3|clockWithPause\, U3|clockWithPause, vga_top, 1
instance = comp, \U3|clockWithPause~clkctrl\, U3|clockWithPause~clkctrl, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[0]~0\, U3|U02|\move_clock:movement_counter[0]~0, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[0]\, U3|U02|\move_clock:movement_counter[0], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[1]~1\, U3|U02|\move_clock:movement_counter[1]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[1]\, U3|U02|\move_clock:movement_counter[1], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[2]~1\, U3|U02|\move_clock:movement_counter[2]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[2]\, U3|U02|\move_clock:movement_counter[2], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[3]~1\, U3|U02|\move_clock:movement_counter[3]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[3]\, U3|U02|\move_clock:movement_counter[3], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[4]~1\, U3|U02|\move_clock:movement_counter[4]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[4]\, U3|U02|\move_clock:movement_counter[4], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[5]~1\, U3|U02|\move_clock:movement_counter[5]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[5]\, U3|U02|\move_clock:movement_counter[5], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[6]~1\, U3|U02|\move_clock:movement_counter[6]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[6]\, U3|U02|\move_clock:movement_counter[6], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[7]~1\, U3|U02|\move_clock:movement_counter[7]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[7]\, U3|U02|\move_clock:movement_counter[7], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[8]~1\, U3|U02|\move_clock:movement_counter[8]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[8]\, U3|U02|\move_clock:movement_counter[8], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[9]~1\, U3|U02|\move_clock:movement_counter[9]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[9]\, U3|U02|\move_clock:movement_counter[9], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[10]~1\, U3|U02|\move_clock:movement_counter[10]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[10]\, U3|U02|\move_clock:movement_counter[10], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[11]~1\, U3|U02|\move_clock:movement_counter[11]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[11]~feeder\, U3|U02|\move_clock:movement_counter[11]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[11]\, U3|U02|\move_clock:movement_counter[11], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[12]~1\, U3|U02|\move_clock:movement_counter[12]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[12]~feeder\, U3|U02|\move_clock:movement_counter[12]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[12]\, U3|U02|\move_clock:movement_counter[12], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[13]~1\, U3|U02|\move_clock:movement_counter[13]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[13]\, U3|U02|\move_clock:movement_counter[13], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[14]~1\, U3|U02|\move_clock:movement_counter[14]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[14]~feeder\, U3|U02|\move_clock:movement_counter[14]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[14]\, U3|U02|\move_clock:movement_counter[14], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[15]~1\, U3|U02|\move_clock:movement_counter[15]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[15]\, U3|U02|\move_clock:movement_counter[15], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[16]~1\, U3|U02|\move_clock:movement_counter[16]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[16]~feeder\, U3|U02|\move_clock:movement_counter[16]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[16]\, U3|U02|\move_clock:movement_counter[16], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[17]~1\, U3|U02|\move_clock:movement_counter[17]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[17]~feeder\, U3|U02|\move_clock:movement_counter[17]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[17]\, U3|U02|\move_clock:movement_counter[17], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[18]~1\, U3|U02|\move_clock:movement_counter[18]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[18]~feeder\, U3|U02|\move_clock:movement_counter[18]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[18]\, U3|U02|\move_clock:movement_counter[18], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[19]~1\, U3|U02|\move_clock:movement_counter[19]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[19]~feeder\, U3|U02|\move_clock:movement_counter[19]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[19]\, U3|U02|\move_clock:movement_counter[19], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[20]~1\, U3|U02|\move_clock:movement_counter[20]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[20]~feeder\, U3|U02|\move_clock:movement_counter[20]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[20]\, U3|U02|\move_clock:movement_counter[20], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[21]~1\, U3|U02|\move_clock:movement_counter[21]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[21]~feeder\, U3|U02|\move_clock:movement_counter[21]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[21]\, U3|U02|\move_clock:movement_counter[21], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[22]~1\, U3|U02|\move_clock:movement_counter[22]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[22]~feeder\, U3|U02|\move_clock:movement_counter[22]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[22]\, U3|U02|\move_clock:movement_counter[22], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[23]~1\, U3|U02|\move_clock:movement_counter[23]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[23]~feeder\, U3|U02|\move_clock:movement_counter[23]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[23]\, U3|U02|\move_clock:movement_counter[23], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[24]~1\, U3|U02|\move_clock:movement_counter[24]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[24]~feeder\, U3|U02|\move_clock:movement_counter[24]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[24]\, U3|U02|\move_clock:movement_counter[24], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[25]~1\, U3|U02|\move_clock:movement_counter[25]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[25]~feeder\, U3|U02|\move_clock:movement_counter[25]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[25]\, U3|U02|\move_clock:movement_counter[25], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[26]~1\, U3|U02|\move_clock:movement_counter[26]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[26]~feeder\, U3|U02|\move_clock:movement_counter[26]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[26]\, U3|U02|\move_clock:movement_counter[26], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[27]~1\, U3|U02|\move_clock:movement_counter[27]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[27]\, U3|U02|\move_clock:movement_counter[27], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[28]~1\, U3|U02|\move_clock:movement_counter[28]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[28]~feeder\, U3|U02|\move_clock:movement_counter[28]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[28]\, U3|U02|\move_clock:movement_counter[28], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[29]~1\, U3|U02|\move_clock:movement_counter[29]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[29]~feeder\, U3|U02|\move_clock:movement_counter[29]~feeder, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[29]\, U3|U02|\move_clock:movement_counter[29], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[30]~1\, U3|U02|\move_clock:movement_counter[30]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[30]\, U3|U02|\move_clock:movement_counter[30], vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[31]~1\, U3|U02|\move_clock:movement_counter[31]~1, vga_top, 1
instance = comp, \U3|U02|move_clock:movement_counter[31]\, U3|U02|\move_clock:movement_counter[31], vga_top, 1
instance = comp, \U3|U02|LessThan0~2\, U3|U02|LessThan0~2, vga_top, 1
instance = comp, \U3|U02|LessThan0~3\, U3|U02|LessThan0~3, vga_top, 1
instance = comp, \U3|U02|LessThan0~4\, U3|U02|LessThan0~4, vga_top, 1
instance = comp, \U3|U02|LessThan0~5\, U3|U02|LessThan0~5, vga_top, 1
instance = comp, \U3|U02|LessThan0~6\, U3|U02|LessThan0~6, vga_top, 1
instance = comp, \U3|U02|LessThan0~7\, U3|U02|LessThan0~7, vga_top, 1
instance = comp, \U3|U02|LessThan0~1\, U3|U02|LessThan0~1, vga_top, 1
instance = comp, \U3|U02|LessThan0~0\, U3|U02|LessThan0~0, vga_top, 1
instance = comp, \U3|U02|LessThan0~8\, U3|U02|LessThan0~8, vga_top, 1
instance = comp, \U3|U02|movement_clock~0\, U3|U02|movement_clock~0, vga_top, 1
instance = comp, \U3|U02|movement_clock~0clkctrl\, U3|U02|movement_clock~0clkctrl, vga_top, 1
instance = comp, \U3|U1|U11|Add0~0\, U3|U1|U11|Add0~0, vga_top, 1
instance = comp, \U3|U1|U11|count[0]~2\, U3|U1|U11|count[0]~2, vga_top, 1
instance = comp, \U3|U1|U11|count[0]\, U3|U1|U11|count[0], vga_top, 1
instance = comp, \U3|U1|U11|Add0~2\, U3|U1|U11|Add0~2, vga_top, 1
instance = comp, \U3|U1|U11|count~1\, U3|U1|U11|count~1, vga_top, 1
instance = comp, \U3|U1|U11|count[1]\, U3|U1|U11|count[1], vga_top, 1
instance = comp, \U3|U1|U11|Add0~4\, U3|U1|U11|Add0~4, vga_top, 1
instance = comp, \U3|U1|U11|count[2]\, U3|U1|U11|count[2], vga_top, 1
instance = comp, \U3|U1|U11|Add0~6\, U3|U1|U11|Add0~6, vga_top, 1
instance = comp, \U3|U1|U11|count~0\, U3|U1|U11|count~0, vga_top, 1
instance = comp, \U3|U1|U11|count[3]\, U3|U1|U11|count[3], vga_top, 1
instance = comp, \U3|U1|U11|Add0~8\, U3|U1|U11|Add0~8, vga_top, 1
instance = comp, \U3|U1|U11|count[4]\, U3|U1|U11|count[4], vga_top, 1
instance = comp, \U3|U1|U11|Add0~10\, U3|U1|U11|Add0~10, vga_top, 1
instance = comp, \U3|U1|U11|count[5]\, U3|U1|U11|count[5], vga_top, 1
instance = comp, \U3|U1|U11|Add0~12\, U3|U1|U11|Add0~12, vga_top, 1
instance = comp, \U3|U1|U11|count[6]\, U3|U1|U11|count[6], vga_top, 1
instance = comp, \U3|U1|U11|Add0~14\, U3|U1|U11|Add0~14, vga_top, 1
instance = comp, \U3|U1|U11|count[7]\, U3|U1|U11|count[7], vga_top, 1
instance = comp, \U3|U1|U11|Equal0~7\, U3|U1|U11|Equal0~7, vga_top, 1
instance = comp, \U3|U1|U11|Add0~16\, U3|U1|U11|Add0~16, vga_top, 1
instance = comp, \U3|U1|U11|count[8]\, U3|U1|U11|count[8], vga_top, 1
instance = comp, \U3|U1|U11|Add0~18\, U3|U1|U11|Add0~18, vga_top, 1
instance = comp, \U3|U1|U11|count[9]\, U3|U1|U11|count[9], vga_top, 1
instance = comp, \U3|U1|U11|Add0~20\, U3|U1|U11|Add0~20, vga_top, 1
instance = comp, \U3|U1|U11|count[10]\, U3|U1|U11|count[10], vga_top, 1
instance = comp, \U3|U1|U11|Add0~22\, U3|U1|U11|Add0~22, vga_top, 1
instance = comp, \U3|U1|U11|count[11]\, U3|U1|U11|count[11], vga_top, 1
instance = comp, \U3|U1|U11|Equal0~6\, U3|U1|U11|Equal0~6, vga_top, 1
instance = comp, \U3|U1|U11|Equal0~8\, U3|U1|U11|Equal0~8, vga_top, 1
instance = comp, \U3|U1|U11|Add0~24\, U3|U1|U11|Add0~24, vga_top, 1
instance = comp, \U3|U1|U11|count[12]\, U3|U1|U11|count[12], vga_top, 1
instance = comp, \U3|U1|U11|Add0~26\, U3|U1|U11|Add0~26, vga_top, 1
instance = comp, \U3|U1|U11|count[13]\, U3|U1|U11|count[13], vga_top, 1
instance = comp, \U3|U1|U11|Add0~28\, U3|U1|U11|Add0~28, vga_top, 1
instance = comp, \U3|U1|U11|count[14]\, U3|U1|U11|count[14], vga_top, 1
instance = comp, \U3|U1|U11|Add0~30\, U3|U1|U11|Add0~30, vga_top, 1
instance = comp, \U3|U1|U11|count[15]\, U3|U1|U11|count[15], vga_top, 1
instance = comp, \U3|U1|U11|Equal0~5\, U3|U1|U11|Equal0~5, vga_top, 1
instance = comp, \U3|U1|U11|Equal0~9\, U3|U1|U11|Equal0~9, vga_top, 1
instance = comp, \U3|U1|U11|Add0~32\, U3|U1|U11|Add0~32, vga_top, 1
instance = comp, \U3|U1|U11|count[16]\, U3|U1|U11|count[16], vga_top, 1
instance = comp, \U3|U1|U11|Add0~34\, U3|U1|U11|Add0~34, vga_top, 1
instance = comp, \U3|U1|U11|count[17]\, U3|U1|U11|count[17], vga_top, 1
instance = comp, \U3|U1|U11|Add0~36\, U3|U1|U11|Add0~36, vga_top, 1
instance = comp, \U3|U1|U11|count[18]\, U3|U1|U11|count[18], vga_top, 1
instance = comp, \U3|U1|U11|Add0~38\, U3|U1|U11|Add0~38, vga_top, 1
instance = comp, \U3|U1|U11|count[19]\, U3|U1|U11|count[19], vga_top, 1
instance = comp, \U3|U1|U11|Add0~40\, U3|U1|U11|Add0~40, vga_top, 1
instance = comp, \U3|U1|U11|count[20]\, U3|U1|U11|count[20], vga_top, 1
instance = comp, \U3|U1|U11|Add0~42\, U3|U1|U11|Add0~42, vga_top, 1
instance = comp, \U3|U1|U11|count[21]\, U3|U1|U11|count[21], vga_top, 1
instance = comp, \U3|U1|U11|Add0~44\, U3|U1|U11|Add0~44, vga_top, 1
instance = comp, \U3|U1|U11|count[22]\, U3|U1|U11|count[22], vga_top, 1
instance = comp, \U3|U1|U11|Add0~46\, U3|U1|U11|Add0~46, vga_top, 1
instance = comp, \U3|U1|U11|count[23]\, U3|U1|U11|count[23], vga_top, 1
instance = comp, \U3|U1|U11|Equal0~3\, U3|U1|U11|Equal0~3, vga_top, 1
instance = comp, \U3|U1|U11|Equal0~4\, U3|U1|U11|Equal0~4, vga_top, 1
instance = comp, \U3|U1|U11|Add0~48\, U3|U1|U11|Add0~48, vga_top, 1
instance = comp, \U3|U1|U11|count[24]\, U3|U1|U11|count[24], vga_top, 1
instance = comp, \U3|U1|U11|Add0~50\, U3|U1|U11|Add0~50, vga_top, 1
instance = comp, \U3|U1|U11|count[25]\, U3|U1|U11|count[25], vga_top, 1
instance = comp, \U3|U1|U11|Equal0~1\, U3|U1|U11|Equal0~1, vga_top, 1
instance = comp, \U3|U1|U11|Add0~52\, U3|U1|U11|Add0~52, vga_top, 1
instance = comp, \U3|U1|U11|count[26]\, U3|U1|U11|count[26], vga_top, 1
instance = comp, \U3|U1|U11|Add0~54\, U3|U1|U11|Add0~54, vga_top, 1
instance = comp, \U3|U1|U11|count[27]\, U3|U1|U11|count[27], vga_top, 1
instance = comp, \U3|U1|U11|Add0~56\, U3|U1|U11|Add0~56, vga_top, 1
instance = comp, \U3|U1|U11|count[28]\, U3|U1|U11|count[28], vga_top, 1
instance = comp, \U3|U1|U11|Add0~58\, U3|U1|U11|Add0~58, vga_top, 1
instance = comp, \U3|U1|U11|count[29]\, U3|U1|U11|count[29], vga_top, 1
instance = comp, \U3|U1|U11|Add0~60\, U3|U1|U11|Add0~60, vga_top, 1
instance = comp, \U3|U1|U11|count[30]\, U3|U1|U11|count[30], vga_top, 1
instance = comp, \U3|U1|U11|Add0~62\, U3|U1|U11|Add0~62, vga_top, 1
instance = comp, \U3|U1|U11|count[31]\, U3|U1|U11|count[31], vga_top, 1
instance = comp, \U3|U1|U11|Equal0~0\, U3|U1|U11|Equal0~0, vga_top, 1
instance = comp, \U3|U1|U11|Equal0~2\, U3|U1|U11|Equal0~2, vga_top, 1
instance = comp, \U3|U1|U11|Equal0~10\, U3|U1|U11|Equal0~10, vga_top, 1
instance = comp, \U3|U1|U11|tmp~0\, U3|U1|U11|tmp~0, vga_top, 1
instance = comp, \U3|U1|U11|tmp~feeder\, U3|U1|U11|tmp~feeder, vga_top, 1
instance = comp, \U3|U1|U11|tmp\, U3|U1|U11|tmp, vga_top, 1
instance = comp, \U3|U1|U11|tmp~clkctrl\, U3|U1|U11|tmp~clkctrl, vga_top, 1
instance = comp, \U3|U1|U5|Currstate[15]~4\, U3|U1|U5|Currstate[15]~4, vga_top, 1
instance = comp, \reset_RNG~input\, reset_RNG~input, vga_top, 1
instance = comp, \reset_RNG~inputclkctrl\, reset_RNG~inputclkctrl, vga_top, 1
instance = comp, \U3|U1|U5|Currstate[15]\, U3|U1|U5|Currstate[15], vga_top, 1
instance = comp, \U3|U1|U5|Currstate[14]~3\, U3|U1|U5|Currstate[14]~3, vga_top, 1
instance = comp, \U3|U1|U5|Currstate[14]\, U3|U1|U5|Currstate[14], vga_top, 1
instance = comp, \U3|U1|U5|Currstate[13]~2\, U3|U1|U5|Currstate[13]~2, vga_top, 1
instance = comp, \U3|U1|U5|Currstate[13]\, U3|U1|U5|Currstate[13], vga_top, 1
instance = comp, \U3|U1|U5|Currstate[16]~0\, U3|U1|U5|Currstate[16]~0, vga_top, 1
instance = comp, \U3|U1|U5|Currstate[16]\, U3|U1|U5|Currstate[16], vga_top, 1
instance = comp, \U3|U1|PRNG10[4]~17\, U3|U1|PRNG10[4]~17, vga_top, 1
instance = comp, \U3|U1|PRNG10[4]~19\, U3|U1|PRNG10[4]~19, vga_top, 1
instance = comp, \U3|U1|PRNG10[4]~_emulated\, U3|U1|PRNG10[4]~_emulated, vga_top, 1
instance = comp, \U3|U1|PRNG10[4]~18\, U3|U1|PRNG10[4]~18, vga_top, 1
instance = comp, \U3|U1|U6|Currstate[17]~1\, U3|U1|U6|Currstate[17]~1, vga_top, 1
instance = comp, \U3|U1|U6|Currstate[17]\, U3|U1|U6|Currstate[17], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[16]\, U3|U1|U6|Currstate[16], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[15]\, U3|U1|U6|Currstate[15], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[14]\, U3|U1|U6|Currstate[14], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[13]\, U3|U1|U6|Currstate[13], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[12]\, U3|U1|U6|Currstate[12], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[11]\, U3|U1|U6|Currstate[11], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[10]\, U3|U1|U6|Currstate[10], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[9]\, U3|U1|U6|Currstate[9], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[8]\, U3|U1|U6|Currstate[8], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[7]\, U3|U1|U6|Currstate[7], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[6]\, U3|U1|U6|Currstate[6], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[5]~feeder\, U3|U1|U6|Currstate[5]~feeder, vga_top, 1
instance = comp, \U3|U1|U6|Currstate[5]\, U3|U1|U6|Currstate[5], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[4]~feeder\, U3|U1|U6|Currstate[4]~feeder, vga_top, 1
instance = comp, \U3|U1|U6|Currstate[4]\, U3|U1|U6|Currstate[4], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[3]~feeder\, U3|U1|U6|Currstate[3]~feeder, vga_top, 1
instance = comp, \U3|U1|U6|Currstate[3]\, U3|U1|U6|Currstate[3], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[2]~feeder\, U3|U1|U6|Currstate[2]~feeder, vga_top, 1
instance = comp, \U3|U1|U6|Currstate[2]\, U3|U1|U6|Currstate[2], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[1]~feeder\, U3|U1|U6|Currstate[1]~feeder, vga_top, 1
instance = comp, \U3|U1|U6|Currstate[1]\, U3|U1|U6|Currstate[1], vga_top, 1
instance = comp, \U3|U1|U6|Currstate[0]~feeder\, U3|U1|U6|Currstate[0]~feeder, vga_top, 1
instance = comp, \U3|U1|U6|Currstate[0]\, U3|U1|U6|Currstate[0], vga_top, 1
instance = comp, \U3|U1|U6|feedback~0\, U3|U1|U6|feedback~0, vga_top, 1
instance = comp, \U3|U1|U6|Currstate[18]\, U3|U1|U6|Currstate[18], vga_top, 1
instance = comp, \U3|U1|PRNG10[5]~13\, U3|U1|PRNG10[5]~13, vga_top, 1
instance = comp, \U3|U1|PRNG10[5]~15\, U3|U1|PRNG10[5]~15, vga_top, 1
instance = comp, \U3|U1|PRNG10[5]~_emulated\, U3|U1|PRNG10[5]~_emulated, vga_top, 1
instance = comp, \U3|U1|PRNG10[5]~14\, U3|U1|PRNG10[5]~14, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[87]~2\, U3|U1|U9|Currstate[87]~2, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[87]\, U3|U1|U9|Currstate[87], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[86]~feeder\, U3|U1|U9|Currstate[86]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[86]\, U3|U1|U9|Currstate[86], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[85]~feeder\, U3|U1|U9|Currstate[85]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[85]\, U3|U1|U9|Currstate[85], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[84]~feeder\, U3|U1|U9|Currstate[84]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[84]\, U3|U1|U9|Currstate[84], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[83]~feeder\, U3|U1|U9|Currstate[83]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[83]\, U3|U1|U9|Currstate[83], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[82]~feeder\, U3|U1|U9|Currstate[82]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[82]\, U3|U1|U9|Currstate[82], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[81]~feeder\, U3|U1|U9|Currstate[81]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[81]\, U3|U1|U9|Currstate[81], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[80]~feeder\, U3|U1|U9|Currstate[80]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[80]\, U3|U1|U9|Currstate[80], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[79]~feeder\, U3|U1|U9|Currstate[79]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[79]\, U3|U1|U9|Currstate[79], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[78]~feeder\, U3|U1|U9|Currstate[78]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[78]\, U3|U1|U9|Currstate[78], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[77]~feeder\, U3|U1|U9|Currstate[77]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[77]\, U3|U1|U9|Currstate[77], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[76]~feeder\, U3|U1|U9|Currstate[76]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[76]\, U3|U1|U9|Currstate[76], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[75]~feeder\, U3|U1|U9|Currstate[75]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[75]\, U3|U1|U9|Currstate[75], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[74]~feeder\, U3|U1|U9|Currstate[74]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[74]\, U3|U1|U9|Currstate[74], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[73]~feeder\, U3|U1|U9|Currstate[73]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[73]\, U3|U1|U9|Currstate[73], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[72]~feeder\, U3|U1|U9|Currstate[72]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[72]\, U3|U1|U9|Currstate[72], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[71]~feeder\, U3|U1|U9|Currstate[71]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[71]\, U3|U1|U9|Currstate[71], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[70]~feeder\, U3|U1|U9|Currstate[70]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[70]\, U3|U1|U9|Currstate[70], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[69]~feeder\, U3|U1|U9|Currstate[69]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[69]\, U3|U1|U9|Currstate[69], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[68]~feeder\, U3|U1|U9|Currstate[68]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[68]\, U3|U1|U9|Currstate[68], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[67]~feeder\, U3|U1|U9|Currstate[67]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[67]\, U3|U1|U9|Currstate[67], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[66]~feeder\, U3|U1|U9|Currstate[66]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[66]\, U3|U1|U9|Currstate[66], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[65]~feeder\, U3|U1|U9|Currstate[65]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[65]\, U3|U1|U9|Currstate[65], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[64]~feeder\, U3|U1|U9|Currstate[64]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[64]\, U3|U1|U9|Currstate[64], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[63]~feeder\, U3|U1|U9|Currstate[63]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[63]\, U3|U1|U9|Currstate[63], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[62]~feeder\, U3|U1|U9|Currstate[62]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[62]\, U3|U1|U9|Currstate[62], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[61]~feeder\, U3|U1|U9|Currstate[61]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[61]\, U3|U1|U9|Currstate[61], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[60]~feeder\, U3|U1|U9|Currstate[60]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[60]\, U3|U1|U9|Currstate[60], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[59]~feeder\, U3|U1|U9|Currstate[59]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[59]\, U3|U1|U9|Currstate[59], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[58]~feeder\, U3|U1|U9|Currstate[58]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[58]\, U3|U1|U9|Currstate[58], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[57]~feeder\, U3|U1|U9|Currstate[57]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[57]\, U3|U1|U9|Currstate[57], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[56]~feeder\, U3|U1|U9|Currstate[56]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[56]\, U3|U1|U9|Currstate[56], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[55]~feeder\, U3|U1|U9|Currstate[55]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[55]\, U3|U1|U9|Currstate[55], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[54]~feeder\, U3|U1|U9|Currstate[54]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[54]\, U3|U1|U9|Currstate[54], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[53]~feeder\, U3|U1|U9|Currstate[53]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[53]\, U3|U1|U9|Currstate[53], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[52]~feeder\, U3|U1|U9|Currstate[52]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[52]\, U3|U1|U9|Currstate[52], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[51]~feeder\, U3|U1|U9|Currstate[51]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[51]\, U3|U1|U9|Currstate[51], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[50]~feeder\, U3|U1|U9|Currstate[50]~feeder, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[50]\, U3|U1|U9|Currstate[50], vga_top, 1
instance = comp, \U3|U1|U9|Currstate[88]~0\, U3|U1|U9|Currstate[88]~0, vga_top, 1
instance = comp, \U3|U1|U9|Currstate[88]\, U3|U1|U9|Currstate[88], vga_top, 1
instance = comp, \U3|U1|PRNG10[8]~5\, U3|U1|PRNG10[8]~5, vga_top, 1
instance = comp, \U3|U1|PRNG10[8]~7\, U3|U1|PRNG10[8]~7, vga_top, 1
instance = comp, \U3|U1|PRNG10[8]~_emulated\, U3|U1|PRNG10[8]~_emulated, vga_top, 1
instance = comp, \U3|U1|PRNG10[8]~6\, U3|U1|PRNG10[8]~6, vga_top, 1
instance = comp, \U3|U1|U7|Currstate[29]~1\, U3|U1|U7|Currstate[29]~1, vga_top, 1
instance = comp, \U3|U1|U7|Currstate[29]\, U3|U1|U7|Currstate[29], vga_top, 1
instance = comp, \U3|U1|U7|Currstate[28]~feeder\, U3|U1|U7|Currstate[28]~feeder, vga_top, 1
instance = comp, \U3|U1|U7|Currstate[28]\, U3|U1|U7|Currstate[28], vga_top, 1
instance = comp, \U3|U1|U7|Currstate[27]~feeder\, U3|U1|U7|Currstate[27]~feeder, vga_top, 1
instance = comp, \U3|U1|U7|Currstate[27]\, U3|U1|U7|Currstate[27], vga_top, 1
instance = comp, \U3|U1|U7|Currstate[30]~0\, U3|U1|U7|Currstate[30]~0, vga_top, 1
instance = comp, \U3|U1|U7|Currstate[30]\, U3|U1|U7|Currstate[30], vga_top, 1
instance = comp, \U3|U1|PRNG10[6]~9\, U3|U1|PRNG10[6]~9, vga_top, 1
instance = comp, \U3|U1|PRNG10[6]~11\, U3|U1|PRNG10[6]~11, vga_top, 1
instance = comp, \U3|U1|PRNG10[6]~_emulated\, U3|U1|PRNG10[6]~_emulated, vga_top, 1
instance = comp, \U3|U1|PRNG10[6]~10\, U3|U1|PRNG10[6]~10, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[105]~1\, U3|U1|U10|Currstate[105]~1, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[105]\, U3|U1|U10|Currstate[105], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[104]~feeder\, U3|U1|U10|Currstate[104]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[104]\, U3|U1|U10|Currstate[104], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[103]~feeder\, U3|U1|U10|Currstate[103]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[103]\, U3|U1|U10|Currstate[103], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[102]~feeder\, U3|U1|U10|Currstate[102]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[102]\, U3|U1|U10|Currstate[102], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[101]~feeder\, U3|U1|U10|Currstate[101]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[101]\, U3|U1|U10|Currstate[101], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[100]~feeder\, U3|U1|U10|Currstate[100]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[100]\, U3|U1|U10|Currstate[100], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[99]~feeder\, U3|U1|U10|Currstate[99]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[99]\, U3|U1|U10|Currstate[99], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[98]~feeder\, U3|U1|U10|Currstate[98]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[98]\, U3|U1|U10|Currstate[98], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[97]~feeder\, U3|U1|U10|Currstate[97]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[97]\, U3|U1|U10|Currstate[97], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[96]~feeder\, U3|U1|U10|Currstate[96]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[96]\, U3|U1|U10|Currstate[96], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[95]~feeder\, U3|U1|U10|Currstate[95]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[95]\, U3|U1|U10|Currstate[95], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[94]~feeder\, U3|U1|U10|Currstate[94]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[94]\, U3|U1|U10|Currstate[94], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[93]~feeder\, U3|U1|U10|Currstate[93]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[93]\, U3|U1|U10|Currstate[93], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[92]~feeder\, U3|U1|U10|Currstate[92]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[92]\, U3|U1|U10|Currstate[92], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[91]~feeder\, U3|U1|U10|Currstate[91]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[91]\, U3|U1|U10|Currstate[91], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[90]~feeder\, U3|U1|U10|Currstate[90]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[90]\, U3|U1|U10|Currstate[90], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[89]~feeder\, U3|U1|U10|Currstate[89]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[89]\, U3|U1|U10|Currstate[89], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[88]~feeder\, U3|U1|U10|Currstate[88]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[88]\, U3|U1|U10|Currstate[88], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[87]~feeder\, U3|U1|U10|Currstate[87]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[87]\, U3|U1|U10|Currstate[87], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[86]~feeder\, U3|U1|U10|Currstate[86]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[86]\, U3|U1|U10|Currstate[86], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[85]~feeder\, U3|U1|U10|Currstate[85]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[85]\, U3|U1|U10|Currstate[85], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[84]~feeder\, U3|U1|U10|Currstate[84]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[84]\, U3|U1|U10|Currstate[84], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[83]~feeder\, U3|U1|U10|Currstate[83]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[83]\, U3|U1|U10|Currstate[83], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[82]~feeder\, U3|U1|U10|Currstate[82]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[82]\, U3|U1|U10|Currstate[82], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[81]~feeder\, U3|U1|U10|Currstate[81]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[81]\, U3|U1|U10|Currstate[81], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[80]~feeder\, U3|U1|U10|Currstate[80]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[80]\, U3|U1|U10|Currstate[80], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[79]~feeder\, U3|U1|U10|Currstate[79]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[79]\, U3|U1|U10|Currstate[79], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[78]~feeder\, U3|U1|U10|Currstate[78]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[78]\, U3|U1|U10|Currstate[78], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[77]~feeder\, U3|U1|U10|Currstate[77]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[77]\, U3|U1|U10|Currstate[77], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[76]~feeder\, U3|U1|U10|Currstate[76]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[76]\, U3|U1|U10|Currstate[76], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[75]~feeder\, U3|U1|U10|Currstate[75]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[75]\, U3|U1|U10|Currstate[75], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[74]~feeder\, U3|U1|U10|Currstate[74]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[74]\, U3|U1|U10|Currstate[74], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[73]~feeder\, U3|U1|U10|Currstate[73]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[73]\, U3|U1|U10|Currstate[73], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[72]~feeder\, U3|U1|U10|Currstate[72]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[72]\, U3|U1|U10|Currstate[72], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[71]~feeder\, U3|U1|U10|Currstate[71]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[71]\, U3|U1|U10|Currstate[71], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[70]~feeder\, U3|U1|U10|Currstate[70]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[70]\, U3|U1|U10|Currstate[70], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[69]~feeder\, U3|U1|U10|Currstate[69]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[69]\, U3|U1|U10|Currstate[69], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[68]~feeder\, U3|U1|U10|Currstate[68]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[68]\, U3|U1|U10|Currstate[68], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[67]~feeder\, U3|U1|U10|Currstate[67]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[67]\, U3|U1|U10|Currstate[67], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[66]~feeder\, U3|U1|U10|Currstate[66]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[66]\, U3|U1|U10|Currstate[66], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[65]~feeder\, U3|U1|U10|Currstate[65]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[65]\, U3|U1|U10|Currstate[65], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[64]~feeder\, U3|U1|U10|Currstate[64]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[64]\, U3|U1|U10|Currstate[64], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[63]~feeder\, U3|U1|U10|Currstate[63]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[63]\, U3|U1|U10|Currstate[63], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[62]~feeder\, U3|U1|U10|Currstate[62]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[62]\, U3|U1|U10|Currstate[62], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[61]~feeder\, U3|U1|U10|Currstate[61]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[61]\, U3|U1|U10|Currstate[61], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[60]~feeder\, U3|U1|U10|Currstate[60]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[60]\, U3|U1|U10|Currstate[60], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[59]~feeder\, U3|U1|U10|Currstate[59]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[59]\, U3|U1|U10|Currstate[59], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[58]~feeder\, U3|U1|U10|Currstate[58]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[58]\, U3|U1|U10|Currstate[58], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[57]~feeder\, U3|U1|U10|Currstate[57]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[57]\, U3|U1|U10|Currstate[57], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[56]\, U3|U1|U10|Currstate[56], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[55]\, U3|U1|U10|Currstate[55], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[54]~feeder\, U3|U1|U10|Currstate[54]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[54]\, U3|U1|U10|Currstate[54], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[53]~feeder\, U3|U1|U10|Currstate[53]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[53]\, U3|U1|U10|Currstate[53], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[52]~feeder\, U3|U1|U10|Currstate[52]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[52]\, U3|U1|U10|Currstate[52], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[51]~feeder\, U3|U1|U10|Currstate[51]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[51]\, U3|U1|U10|Currstate[51], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[50]~feeder\, U3|U1|U10|Currstate[50]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[50]\, U3|U1|U10|Currstate[50], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[49]~feeder\, U3|U1|U10|Currstate[49]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[49]\, U3|U1|U10|Currstate[49], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[48]~feeder\, U3|U1|U10|Currstate[48]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[48]\, U3|U1|U10|Currstate[48], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[47]~feeder\, U3|U1|U10|Currstate[47]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[47]\, U3|U1|U10|Currstate[47], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[46]\, U3|U1|U10|Currstate[46], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[45]\, U3|U1|U10|Currstate[45], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[44]\, U3|U1|U10|Currstate[44], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[43]~feeder\, U3|U1|U10|Currstate[43]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[43]\, U3|U1|U10|Currstate[43], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[42]~feeder\, U3|U1|U10|Currstate[42]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[42]\, U3|U1|U10|Currstate[42], vga_top, 1
instance = comp, \U3|U1|U10|Currstate[41]~feeder\, U3|U1|U10|Currstate[41]~feeder, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[41]\, U3|U1|U10|Currstate[41], vga_top, 1
instance = comp, \U3|U1|U10|feedback~0\, U3|U1|U10|feedback~0, vga_top, 1
instance = comp, \U3|U1|U10|Currstate[106]\, U3|U1|U10|Currstate[106], vga_top, 1
instance = comp, \U3|U1|PRNG10[9]~1\, U3|U1|PRNG10[9]~1, vga_top, 1
instance = comp, \U3|U1|PRNG10[9]~3\, U3|U1|PRNG10[9]~3, vga_top, 1
instance = comp, \U3|U1|PRNG10[9]~_emulated\, U3|U1|PRNG10[9]~_emulated, vga_top, 1
instance = comp, \U3|U1|PRNG10[9]~2\, U3|U1|PRNG10[9]~2, vga_top, 1
instance = comp, \U3|U02|spawning~0\, U3|U02|spawning~0, vga_top, 1
instance = comp, \U3|U02|spawning~1\, U3|U02|spawning~1, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~34\, U3|U02|timeSinceLastSpawn~34, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[27]\, U3|U02|\spawning:timeSinceLastSpawn[27], vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~47\, U3|U02|timeSinceLastSpawn~47, vga_top, 1
instance = comp, \U3|U02|Add3~0\, U3|U02|Add3~0, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~62\, U3|U02|timeSinceLastSpawn~62, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[0]\, U3|U02|\spawning:timeSinceLastSpawn[0], vga_top, 1
instance = comp, \U3|U02|Add3~2\, U3|U02|Add3~2, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~61\, U3|U02|timeSinceLastSpawn~61, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[1]\, U3|U02|\spawning:timeSinceLastSpawn[1], vga_top, 1
instance = comp, \U3|U02|Add3~4\, U3|U02|Add3~4, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~60\, U3|U02|timeSinceLastSpawn~60, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[2]\, U3|U02|\spawning:timeSinceLastSpawn[2], vga_top, 1
instance = comp, \U3|U02|Add3~6\, U3|U02|Add3~6, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~59\, U3|U02|timeSinceLastSpawn~59, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[3]\, U3|U02|\spawning:timeSinceLastSpawn[3], vga_top, 1
instance = comp, \U3|U02|Add3~8\, U3|U02|Add3~8, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~58\, U3|U02|timeSinceLastSpawn~58, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[4]\, U3|U02|\spawning:timeSinceLastSpawn[4], vga_top, 1
instance = comp, \U3|U02|Add3~10\, U3|U02|Add3~10, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~57\, U3|U02|timeSinceLastSpawn~57, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[5]\, U3|U02|\spawning:timeSinceLastSpawn[5], vga_top, 1
instance = comp, \U3|U02|Add3~12\, U3|U02|Add3~12, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~56\, U3|U02|timeSinceLastSpawn~56, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[6]\, U3|U02|\spawning:timeSinceLastSpawn[6], vga_top, 1
instance = comp, \U3|U02|Add3~14\, U3|U02|Add3~14, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~55\, U3|U02|timeSinceLastSpawn~55, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[7]\, U3|U02|\spawning:timeSinceLastSpawn[7], vga_top, 1
instance = comp, \U3|U02|Add3~16\, U3|U02|Add3~16, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~54\, U3|U02|timeSinceLastSpawn~54, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[8]\, U3|U02|\spawning:timeSinceLastSpawn[8], vga_top, 1
instance = comp, \U3|U02|Add3~18\, U3|U02|Add3~18, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~53\, U3|U02|timeSinceLastSpawn~53, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[9]\, U3|U02|\spawning:timeSinceLastSpawn[9], vga_top, 1
instance = comp, \U3|U02|Add3~20\, U3|U02|Add3~20, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~52\, U3|U02|timeSinceLastSpawn~52, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[10]\, U3|U02|\spawning:timeSinceLastSpawn[10], vga_top, 1
instance = comp, \U3|U02|Add3~22\, U3|U02|Add3~22, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~51\, U3|U02|timeSinceLastSpawn~51, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[11]\, U3|U02|\spawning:timeSinceLastSpawn[11], vga_top, 1
instance = comp, \U3|U02|Add3~24\, U3|U02|Add3~24, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~50\, U3|U02|timeSinceLastSpawn~50, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[12]\, U3|U02|\spawning:timeSinceLastSpawn[12], vga_top, 1
instance = comp, \U3|U02|Add3~26\, U3|U02|Add3~26, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~49\, U3|U02|timeSinceLastSpawn~49, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[13]\, U3|U02|\spawning:timeSinceLastSpawn[13], vga_top, 1
instance = comp, \U3|U02|Add3~28\, U3|U02|Add3~28, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~48\, U3|U02|timeSinceLastSpawn~48, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[14]\, U3|U02|\spawning:timeSinceLastSpawn[14], vga_top, 1
instance = comp, \U3|U02|Add3~30\, U3|U02|Add3~30, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~46\, U3|U02|timeSinceLastSpawn~46, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[15]\, U3|U02|\spawning:timeSinceLastSpawn[15], vga_top, 1
instance = comp, \U3|U02|Add3~32\, U3|U02|Add3~32, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~45\, U3|U02|timeSinceLastSpawn~45, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[16]\, U3|U02|\spawning:timeSinceLastSpawn[16], vga_top, 1
instance = comp, \U3|U02|Add3~34\, U3|U02|Add3~34, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~44\, U3|U02|timeSinceLastSpawn~44, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[17]\, U3|U02|\spawning:timeSinceLastSpawn[17], vga_top, 1
instance = comp, \U3|U02|Add3~36\, U3|U02|Add3~36, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~43\, U3|U02|timeSinceLastSpawn~43, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[18]\, U3|U02|\spawning:timeSinceLastSpawn[18], vga_top, 1
instance = comp, \U3|U02|Add3~38\, U3|U02|Add3~38, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~42\, U3|U02|timeSinceLastSpawn~42, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[19]\, U3|U02|\spawning:timeSinceLastSpawn[19], vga_top, 1
instance = comp, \U3|U02|Add3~40\, U3|U02|Add3~40, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~41\, U3|U02|timeSinceLastSpawn~41, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[20]\, U3|U02|\spawning:timeSinceLastSpawn[20], vga_top, 1
instance = comp, \U3|U02|Add3~42\, U3|U02|Add3~42, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~40\, U3|U02|timeSinceLastSpawn~40, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[21]\, U3|U02|\spawning:timeSinceLastSpawn[21], vga_top, 1
instance = comp, \U3|U02|Add3~44\, U3|U02|Add3~44, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~39\, U3|U02|timeSinceLastSpawn~39, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[22]\, U3|U02|\spawning:timeSinceLastSpawn[22], vga_top, 1
instance = comp, \U3|U02|Add3~46\, U3|U02|Add3~46, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~38\, U3|U02|timeSinceLastSpawn~38, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[23]\, U3|U02|\spawning:timeSinceLastSpawn[23], vga_top, 1
instance = comp, \U3|U02|Add3~48\, U3|U02|Add3~48, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~37\, U3|U02|timeSinceLastSpawn~37, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[24]\, U3|U02|\spawning:timeSinceLastSpawn[24], vga_top, 1
instance = comp, \U3|U02|Add3~50\, U3|U02|Add3~50, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~36\, U3|U02|timeSinceLastSpawn~36, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[25]\, U3|U02|\spawning:timeSinceLastSpawn[25], vga_top, 1
instance = comp, \U3|U02|Add3~52\, U3|U02|Add3~52, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~35\, U3|U02|timeSinceLastSpawn~35, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[26]\, U3|U02|\spawning:timeSinceLastSpawn[26], vga_top, 1
instance = comp, \U3|U02|Add3~54\, U3|U02|Add3~54, vga_top, 1
instance = comp, \U3|U02|LessThan2~12\, U3|U02|LessThan2~12, vga_top, 1
instance = comp, \U3|U02|LessThan2~14\, U3|U02|LessThan2~14, vga_top, 1
instance = comp, \U3|U02|LessThan2~13\, U3|U02|LessThan2~13, vga_top, 1
instance = comp, \U3|U02|LessThan2~15\, U3|U02|LessThan2~15, vga_top, 1
instance = comp, \U3|U02|LessThan2~16\, U3|U02|LessThan2~16, vga_top, 1
instance = comp, \U3|U02|LessThan2~17\, U3|U02|LessThan2~17, vga_top, 1
instance = comp, \U3|U02|LessThan2~18\, U3|U02|LessThan2~18, vga_top, 1
instance = comp, \U3|U02|LessThan2~19\, U3|U02|LessThan2~19, vga_top, 1
instance = comp, \U3|U02|LessThan2~20\, U3|U02|LessThan2~20, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~64\, U3|U02|timeSinceLastSpawn~64, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[63]\, U3|U02|\spawning:timeSinceLastSpawn[63], vga_top, 1
instance = comp, \U3|U02|Add3~56\, U3|U02|Add3~56, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~33\, U3|U02|timeSinceLastSpawn~33, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[28]\, U3|U02|\spawning:timeSinceLastSpawn[28], vga_top, 1
instance = comp, \U3|U02|Add3~58\, U3|U02|Add3~58, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~32\, U3|U02|timeSinceLastSpawn~32, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[29]\, U3|U02|\spawning:timeSinceLastSpawn[29], vga_top, 1
instance = comp, \U3|U02|Add3~60\, U3|U02|Add3~60, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~31\, U3|U02|timeSinceLastSpawn~31, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[30]\, U3|U02|\spawning:timeSinceLastSpawn[30], vga_top, 1
instance = comp, \U3|U02|Add3~62\, U3|U02|Add3~62, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~30\, U3|U02|timeSinceLastSpawn~30, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[31]\, U3|U02|\spawning:timeSinceLastSpawn[31], vga_top, 1
instance = comp, \U3|U02|Add3~64\, U3|U02|Add3~64, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~29\, U3|U02|timeSinceLastSpawn~29, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[32]\, U3|U02|\spawning:timeSinceLastSpawn[32], vga_top, 1
instance = comp, \U3|U02|Add3~66\, U3|U02|Add3~66, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~28\, U3|U02|timeSinceLastSpawn~28, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[33]\, U3|U02|\spawning:timeSinceLastSpawn[33], vga_top, 1
instance = comp, \U3|U02|Add3~68\, U3|U02|Add3~68, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~27\, U3|U02|timeSinceLastSpawn~27, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[34]\, U3|U02|\spawning:timeSinceLastSpawn[34], vga_top, 1
instance = comp, \U3|U02|Add3~70\, U3|U02|Add3~70, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~26\, U3|U02|timeSinceLastSpawn~26, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[35]\, U3|U02|\spawning:timeSinceLastSpawn[35], vga_top, 1
instance = comp, \U3|U02|Add3~72\, U3|U02|Add3~72, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~25\, U3|U02|timeSinceLastSpawn~25, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[36]\, U3|U02|\spawning:timeSinceLastSpawn[36], vga_top, 1
instance = comp, \U3|U02|Add3~74\, U3|U02|Add3~74, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~24\, U3|U02|timeSinceLastSpawn~24, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[37]\, U3|U02|\spawning:timeSinceLastSpawn[37], vga_top, 1
instance = comp, \U3|U02|Add3~76\, U3|U02|Add3~76, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~23\, U3|U02|timeSinceLastSpawn~23, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[38]\, U3|U02|\spawning:timeSinceLastSpawn[38], vga_top, 1
instance = comp, \U3|U02|Add3~78\, U3|U02|Add3~78, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~22\, U3|U02|timeSinceLastSpawn~22, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[39]\, U3|U02|\spawning:timeSinceLastSpawn[39], vga_top, 1
instance = comp, \U3|U02|Add3~80\, U3|U02|Add3~80, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~21\, U3|U02|timeSinceLastSpawn~21, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[40]\, U3|U02|\spawning:timeSinceLastSpawn[40], vga_top, 1
instance = comp, \U3|U02|Add3~82\, U3|U02|Add3~82, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~20\, U3|U02|timeSinceLastSpawn~20, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[41]\, U3|U02|\spawning:timeSinceLastSpawn[41], vga_top, 1
instance = comp, \U3|U02|Add3~84\, U3|U02|Add3~84, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~19\, U3|U02|timeSinceLastSpawn~19, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[42]\, U3|U02|\spawning:timeSinceLastSpawn[42], vga_top, 1
instance = comp, \U3|U02|Add3~86\, U3|U02|Add3~86, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~18\, U3|U02|timeSinceLastSpawn~18, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[43]\, U3|U02|\spawning:timeSinceLastSpawn[43], vga_top, 1
instance = comp, \U3|U02|Add3~88\, U3|U02|Add3~88, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~17\, U3|U02|timeSinceLastSpawn~17, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[44]\, U3|U02|\spawning:timeSinceLastSpawn[44], vga_top, 1
instance = comp, \U3|U02|Add3~90\, U3|U02|Add3~90, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~16\, U3|U02|timeSinceLastSpawn~16, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[45]\, U3|U02|\spawning:timeSinceLastSpawn[45], vga_top, 1
instance = comp, \U3|U02|Add3~92\, U3|U02|Add3~92, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~15\, U3|U02|timeSinceLastSpawn~15, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[46]\, U3|U02|\spawning:timeSinceLastSpawn[46], vga_top, 1
instance = comp, \U3|U02|Add3~94\, U3|U02|Add3~94, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~14\, U3|U02|timeSinceLastSpawn~14, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[47]\, U3|U02|\spawning:timeSinceLastSpawn[47], vga_top, 1
instance = comp, \U3|U02|Add3~96\, U3|U02|Add3~96, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~13\, U3|U02|timeSinceLastSpawn~13, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[48]\, U3|U02|\spawning:timeSinceLastSpawn[48], vga_top, 1
instance = comp, \U3|U02|Add3~98\, U3|U02|Add3~98, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~12\, U3|U02|timeSinceLastSpawn~12, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[49]\, U3|U02|\spawning:timeSinceLastSpawn[49], vga_top, 1
instance = comp, \U3|U02|Add3~100\, U3|U02|Add3~100, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~11\, U3|U02|timeSinceLastSpawn~11, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[50]\, U3|U02|\spawning:timeSinceLastSpawn[50], vga_top, 1
instance = comp, \U3|U02|Add3~102\, U3|U02|Add3~102, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~10\, U3|U02|timeSinceLastSpawn~10, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[51]\, U3|U02|\spawning:timeSinceLastSpawn[51], vga_top, 1
instance = comp, \U3|U02|Add3~104\, U3|U02|Add3~104, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~9\, U3|U02|timeSinceLastSpawn~9, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[52]\, U3|U02|\spawning:timeSinceLastSpawn[52], vga_top, 1
instance = comp, \U3|U02|Add3~106\, U3|U02|Add3~106, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~8\, U3|U02|timeSinceLastSpawn~8, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[53]\, U3|U02|\spawning:timeSinceLastSpawn[53], vga_top, 1
instance = comp, \U3|U02|Add3~108\, U3|U02|Add3~108, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~7\, U3|U02|timeSinceLastSpawn~7, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[54]\, U3|U02|\spawning:timeSinceLastSpawn[54], vga_top, 1
instance = comp, \U3|U02|Add3~110\, U3|U02|Add3~110, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~6\, U3|U02|timeSinceLastSpawn~6, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[55]\, U3|U02|\spawning:timeSinceLastSpawn[55], vga_top, 1
instance = comp, \U3|U02|Add3~112\, U3|U02|Add3~112, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~5\, U3|U02|timeSinceLastSpawn~5, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[56]\, U3|U02|\spawning:timeSinceLastSpawn[56], vga_top, 1
instance = comp, \U3|U02|Add3~114\, U3|U02|Add3~114, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~4\, U3|U02|timeSinceLastSpawn~4, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[57]\, U3|U02|\spawning:timeSinceLastSpawn[57], vga_top, 1
instance = comp, \U3|U02|Add3~116\, U3|U02|Add3~116, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~3\, U3|U02|timeSinceLastSpawn~3, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[58]\, U3|U02|\spawning:timeSinceLastSpawn[58], vga_top, 1
instance = comp, \U3|U02|Add3~118\, U3|U02|Add3~118, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~2\, U3|U02|timeSinceLastSpawn~2, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[59]\, U3|U02|\spawning:timeSinceLastSpawn[59], vga_top, 1
instance = comp, \U3|U02|Add3~120\, U3|U02|Add3~120, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~1\, U3|U02|timeSinceLastSpawn~1, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[60]\, U3|U02|\spawning:timeSinceLastSpawn[60], vga_top, 1
instance = comp, \U3|U02|Add3~122\, U3|U02|Add3~122, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~0\, U3|U02|timeSinceLastSpawn~0, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[61]\, U3|U02|\spawning:timeSinceLastSpawn[61], vga_top, 1
instance = comp, \U3|U02|Add3~124\, U3|U02|Add3~124, vga_top, 1
instance = comp, \U3|U02|timeSinceLastSpawn~63\, U3|U02|timeSinceLastSpawn~63, vga_top, 1
instance = comp, \U3|U02|spawning:timeSinceLastSpawn[62]\, U3|U02|\spawning:timeSinceLastSpawn[62], vga_top, 1
instance = comp, \U3|U02|Add3~126\, U3|U02|Add3~126, vga_top, 1
instance = comp, \U3|U02|LessThan2~3\, U3|U02|LessThan2~3, vga_top, 1
instance = comp, \U3|U02|LessThan2~1\, U3|U02|LessThan2~1, vga_top, 1
instance = comp, \U3|U02|LessThan2~0\, U3|U02|LessThan2~0, vga_top, 1
instance = comp, \U3|U02|LessThan2~2\, U3|U02|LessThan2~2, vga_top, 1
instance = comp, \U3|U02|LessThan2~4\, U3|U02|LessThan2~4, vga_top, 1
instance = comp, \U3|U02|LessThan2~5\, U3|U02|LessThan2~5, vga_top, 1
instance = comp, \U3|U02|LessThan2~6\, U3|U02|LessThan2~6, vga_top, 1
instance = comp, \U3|U02|LessThan2~7\, U3|U02|LessThan2~7, vga_top, 1
instance = comp, \U3|U02|LessThan2~8\, U3|U02|LessThan2~8, vga_top, 1
instance = comp, \U3|U02|LessThan2~9\, U3|U02|LessThan2~9, vga_top, 1
instance = comp, \U3|U02|LessThan2~10\, U3|U02|LessThan2~10, vga_top, 1
instance = comp, \U3|U02|LessThan2~11\, U3|U02|LessThan2~11, vga_top, 1
instance = comp, \U3|U02|LessThan2~21\, U3|U02|LessThan2~21, vga_top, 1
instance = comp, \U3|U02|spawn~0\, U3|U02|spawn~0, vga_top, 1
instance = comp, \U3|U02|spawn~reg0\, U3|U02|spawn~reg0, vga_top, 1
instance = comp, \U3|U02|movement:fast[0]~1\, U3|U02|\movement:fast[0]~1, vga_top, 1
instance = comp, \U3|U02|y_pos[8]~0\, U3|U02|y_pos[8]~0, vga_top, 1
instance = comp, \U3|U02|movement:fast[0]\, U3|U02|\movement:fast[0], vga_top, 1
instance = comp, \U3|U02|movement:fast[1]~1\, U3|U02|\movement:fast[1]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[1]\, U3|U02|\movement:fast[1], vga_top, 1
instance = comp, \U3|U02|movement:fast[2]~1\, U3|U02|\movement:fast[2]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[2]\, U3|U02|\movement:fast[2], vga_top, 1
instance = comp, \U3|U02|movement:fast[3]~1\, U3|U02|\movement:fast[3]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[3]\, U3|U02|\movement:fast[3], vga_top, 1
instance = comp, \U3|U02|movement:fast[4]~1\, U3|U02|\movement:fast[4]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[4]\, U3|U02|\movement:fast[4], vga_top, 1
instance = comp, \U3|U02|movement:fast[5]~1\, U3|U02|\movement:fast[5]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[5]\, U3|U02|\movement:fast[5], vga_top, 1
instance = comp, \U3|U02|movement:fast[6]~1\, U3|U02|\movement:fast[6]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[6]\, U3|U02|\movement:fast[6], vga_top, 1
instance = comp, \U3|U02|movement:fast[7]~1\, U3|U02|\movement:fast[7]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[7]\, U3|U02|\movement:fast[7], vga_top, 1
instance = comp, \U3|U02|movement:fast[8]~1\, U3|U02|\movement:fast[8]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[8]\, U3|U02|\movement:fast[8], vga_top, 1
instance = comp, \U3|U02|movement:fast[9]~1\, U3|U02|\movement:fast[9]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[9]\, U3|U02|\movement:fast[9], vga_top, 1
instance = comp, \U3|U02|movement:fast[10]~1\, U3|U02|\movement:fast[10]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[10]\, U3|U02|\movement:fast[10], vga_top, 1
instance = comp, \U3|U02|movement:fast[11]~1\, U3|U02|\movement:fast[11]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[11]\, U3|U02|\movement:fast[11], vga_top, 1
instance = comp, \U3|U02|movement:fast[12]~1\, U3|U02|\movement:fast[12]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[12]\, U3|U02|\movement:fast[12], vga_top, 1
instance = comp, \U3|U02|movement:fast[13]~1\, U3|U02|\movement:fast[13]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[13]\, U3|U02|\movement:fast[13], vga_top, 1
instance = comp, \U3|U02|movement:fast[14]~1\, U3|U02|\movement:fast[14]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[14]\, U3|U02|\movement:fast[14], vga_top, 1
instance = comp, \U3|U02|movement:fast[15]~1\, U3|U02|\movement:fast[15]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[15]\, U3|U02|\movement:fast[15], vga_top, 1
instance = comp, \U3|U02|movement:fast[16]~1\, U3|U02|\movement:fast[16]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[16]\, U3|U02|\movement:fast[16], vga_top, 1
instance = comp, \U3|U02|movement:fast[17]~1\, U3|U02|\movement:fast[17]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[17]\, U3|U02|\movement:fast[17], vga_top, 1
instance = comp, \U3|U02|movement:fast[18]~1\, U3|U02|\movement:fast[18]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[18]\, U3|U02|\movement:fast[18], vga_top, 1
instance = comp, \U3|U02|movement:fast[19]~1\, U3|U02|\movement:fast[19]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[19]\, U3|U02|\movement:fast[19], vga_top, 1
instance = comp, \U3|U02|movement:fast[20]~1\, U3|U02|\movement:fast[20]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[20]\, U3|U02|\movement:fast[20], vga_top, 1
instance = comp, \U3|U02|movement:fast[21]~1\, U3|U02|\movement:fast[21]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[21]\, U3|U02|\movement:fast[21], vga_top, 1
instance = comp, \U3|U02|movement:fast[22]~1\, U3|U02|\movement:fast[22]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[22]\, U3|U02|\movement:fast[22], vga_top, 1
instance = comp, \U3|U02|movement:fast[23]~1\, U3|U02|\movement:fast[23]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[23]\, U3|U02|\movement:fast[23], vga_top, 1
instance = comp, \U3|U02|movement:fast[24]~1\, U3|U02|\movement:fast[24]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[24]\, U3|U02|\movement:fast[24], vga_top, 1
instance = comp, \U3|U02|movement:fast[25]~1\, U3|U02|\movement:fast[25]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[25]\, U3|U02|\movement:fast[25], vga_top, 1
instance = comp, \U3|U02|movement:fast[26]~1\, U3|U02|\movement:fast[26]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[26]\, U3|U02|\movement:fast[26], vga_top, 1
instance = comp, \U3|U02|movement:fast[27]~1\, U3|U02|\movement:fast[27]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[27]\, U3|U02|\movement:fast[27], vga_top, 1
instance = comp, \U3|U02|movement:fast[28]~1\, U3|U02|\movement:fast[28]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[28]\, U3|U02|\movement:fast[28], vga_top, 1
instance = comp, \U3|U02|movement:fast[29]~1\, U3|U02|\movement:fast[29]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[29]\, U3|U02|\movement:fast[29], vga_top, 1
instance = comp, \U3|U02|movement:fast[30]~1\, U3|U02|\movement:fast[30]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[30]\, U3|U02|\movement:fast[30], vga_top, 1
instance = comp, \U3|U02|movement:fast[31]~1\, U3|U02|\movement:fast[31]~1, vga_top, 1
instance = comp, \U3|U02|movement:fast[31]\, U3|U02|\movement:fast[31], vga_top, 1
instance = comp, \U3|U02|LessThan1~8\, U3|U02|LessThan1~8, vga_top, 1
instance = comp, \U3|U02|LessThan1~9\, U3|U02|LessThan1~9, vga_top, 1
instance = comp, \U3|U02|LessThan1~6\, U3|U02|LessThan1~6, vga_top, 1
instance = comp, \U3|U02|LessThan1~5\, U3|U02|LessThan1~5, vga_top, 1
instance = comp, \U3|U02|LessThan1~4\, U3|U02|LessThan1~4, vga_top, 1
instance = comp, \U3|U02|LessThan1~3\, U3|U02|LessThan1~3, vga_top, 1
instance = comp, \U3|U02|LessThan1~7\, U3|U02|LessThan1~7, vga_top, 1
instance = comp, \U3|U02|LessThan1~0\, U3|U02|LessThan1~0, vga_top, 1
instance = comp, \U3|U02|LessThan1~1\, U3|U02|LessThan1~1, vga_top, 1
instance = comp, \U3|U02|LessThan1~2\, U3|U02|LessThan1~2, vga_top, 1
instance = comp, \U3|U02|LessThan1~10\, U3|U02|LessThan1~10, vga_top, 1
instance = comp, \U3|U02|x_pos[0]~32\, U3|U02|x_pos[0]~32, vga_top, 1
instance = comp, \U3|U02|x_pos[0]~reg0\, U3|U02|x_pos[0]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[1]~34\, U3|U02|x_pos[1]~34, vga_top, 1
instance = comp, \~GND\, ~GND, vga_top, 1
instance = comp, \U3|U02|x_pos[1]~reg0\, U3|U02|x_pos[1]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[2]~36\, U3|U02|x_pos[2]~36, vga_top, 1
instance = comp, \U3|U02|x_pos[2]~reg0\, U3|U02|x_pos[2]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[3]~38\, U3|U02|x_pos[3]~38, vga_top, 1
instance = comp, \U3|U02|x_pos[3]~reg0\, U3|U02|x_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[4]~40\, U3|U02|x_pos[4]~40, vga_top, 1
instance = comp, \U3|U02|x_pos[4]~reg0\, U3|U02|x_pos[4]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[5]~42\, U3|U02|x_pos[5]~42, vga_top, 1
instance = comp, \U3|U02|x_pos[5]~reg0\, U3|U02|x_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[6]~44\, U3|U02|x_pos[6]~44, vga_top, 1
instance = comp, \U3|U02|x_pos[6]~reg0\, U3|U02|x_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[7]~46\, U3|U02|x_pos[7]~46, vga_top, 1
instance = comp, \U3|U02|x_pos[7]~reg0\, U3|U02|x_pos[7]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[8]~48\, U3|U02|x_pos[8]~48, vga_top, 1
instance = comp, \U3|U02|x_pos[8]~reg0\, U3|U02|x_pos[8]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[9]~50\, U3|U02|x_pos[9]~50, vga_top, 1
instance = comp, \U3|U02|x_pos[9]~reg0\, U3|U02|x_pos[9]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[10]~52\, U3|U02|x_pos[10]~52, vga_top, 1
instance = comp, \U3|U02|x_pos[10]~reg0\, U3|U02|x_pos[10]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[11]~54\, U3|U02|x_pos[11]~54, vga_top, 1
instance = comp, \U3|U02|x_pos[11]~reg0\, U3|U02|x_pos[11]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[12]~56\, U3|U02|x_pos[12]~56, vga_top, 1
instance = comp, \U3|U02|x_pos[12]~reg0\, U3|U02|x_pos[12]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[13]~58\, U3|U02|x_pos[13]~58, vga_top, 1
instance = comp, \U3|U02|x_pos[13]~reg0\, U3|U02|x_pos[13]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[14]~60\, U3|U02|x_pos[14]~60, vga_top, 1
instance = comp, \U3|U02|x_pos[14]~reg0\, U3|U02|x_pos[14]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[15]~62\, U3|U02|x_pos[15]~62, vga_top, 1
instance = comp, \U3|U02|x_pos[15]~reg0\, U3|U02|x_pos[15]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[16]~64\, U3|U02|x_pos[16]~64, vga_top, 1
instance = comp, \U3|U02|x_pos[16]~reg0\, U3|U02|x_pos[16]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[17]~66\, U3|U02|x_pos[17]~66, vga_top, 1
instance = comp, \U3|U02|x_pos[17]~reg0\, U3|U02|x_pos[17]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[18]~68\, U3|U02|x_pos[18]~68, vga_top, 1
instance = comp, \U3|U02|x_pos[18]~reg0\, U3|U02|x_pos[18]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[19]~70\, U3|U02|x_pos[19]~70, vga_top, 1
instance = comp, \U3|U02|x_pos[19]~reg0\, U3|U02|x_pos[19]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[20]~72\, U3|U02|x_pos[20]~72, vga_top, 1
instance = comp, \U3|U02|x_pos[20]~reg0\, U3|U02|x_pos[20]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[21]~74\, U3|U02|x_pos[21]~74, vga_top, 1
instance = comp, \U3|U02|x_pos[21]~reg0\, U3|U02|x_pos[21]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[22]~76\, U3|U02|x_pos[22]~76, vga_top, 1
instance = comp, \U3|U02|x_pos[22]~reg0\, U3|U02|x_pos[22]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[23]~78\, U3|U02|x_pos[23]~78, vga_top, 1
instance = comp, \U3|U02|x_pos[23]~reg0\, U3|U02|x_pos[23]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[24]~80\, U3|U02|x_pos[24]~80, vga_top, 1
instance = comp, \U3|U02|x_pos[24]~reg0\, U3|U02|x_pos[24]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[25]~82\, U3|U02|x_pos[25]~82, vga_top, 1
instance = comp, \U3|U02|x_pos[25]~reg0\, U3|U02|x_pos[25]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[26]~84\, U3|U02|x_pos[26]~84, vga_top, 1
instance = comp, \U3|U02|x_pos[26]~reg0\, U3|U02|x_pos[26]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[27]~86\, U3|U02|x_pos[27]~86, vga_top, 1
instance = comp, \U3|U02|x_pos[27]~reg0\, U3|U02|x_pos[27]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[28]~88\, U3|U02|x_pos[28]~88, vga_top, 1
instance = comp, \U3|U02|x_pos[28]~reg0\, U3|U02|x_pos[28]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[29]~90\, U3|U02|x_pos[29]~90, vga_top, 1
instance = comp, \U3|U02|x_pos[29]~reg0\, U3|U02|x_pos[29]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[30]~92\, U3|U02|x_pos[30]~92, vga_top, 1
instance = comp, \U3|U02|x_pos[30]~reg0\, U3|U02|x_pos[30]~reg0, vga_top, 1
instance = comp, \U3|U02|x_pos[31]~94\, U3|U02|x_pos[31]~94, vga_top, 1
instance = comp, \U3|U02|x_pos[31]~reg0\, U3|U02|x_pos[31]~reg0, vga_top, 1
instance = comp, \U3|U1|U4|Currstate[11]~0\, U3|U1|U4|Currstate[11]~0, vga_top, 1
instance = comp, \U3|U1|U4|Currstate[11]\, U3|U1|U4|Currstate[11], vga_top, 1
instance = comp, \U3|U1|U4|Currstate[10]~feeder\, U3|U1|U4|Currstate[10]~feeder, vga_top, 1
instance = comp, \U3|U1|U4|Currstate[10]\, U3|U1|U4|Currstate[10], vga_top, 1
instance = comp, \U3|U1|U4|Currstate[9]~feeder\, U3|U1|U4|Currstate[9]~feeder, vga_top, 1
instance = comp, \U3|U1|U4|Currstate[9]\, U3|U1|U4|Currstate[9], vga_top, 1
instance = comp, \U3|U1|U4|Currstate[8]~feeder\, U3|U1|U4|Currstate[8]~feeder, vga_top, 1
instance = comp, \U3|U1|U4|Currstate[8]\, U3|U1|U4|Currstate[8], vga_top, 1
instance = comp, \U3|U1|U4|Currstate[7]~feeder\, U3|U1|U4|Currstate[7]~feeder, vga_top, 1
instance = comp, \U3|U1|U4|Currstate[7]\, U3|U1|U4|Currstate[7], vga_top, 1
instance = comp, \U3|U1|U4|Currstate[6]~feeder\, U3|U1|U4|Currstate[6]~feeder, vga_top, 1
instance = comp, \U3|U1|U4|Currstate[6]\, U3|U1|U4|Currstate[6], vga_top, 1
instance = comp, \U3|U1|U4|Currstate[5]~feeder\, U3|U1|U4|Currstate[5]~feeder, vga_top, 1
instance = comp, \U3|U1|U4|Currstate[5]\, U3|U1|U4|Currstate[5], vga_top, 1
instance = comp, \U3|U1|U4|Currstate[4]~feeder\, U3|U1|U4|Currstate[4]~feeder, vga_top, 1
instance = comp, \U3|U1|U4|Currstate[4]\, U3|U1|U4|Currstate[4], vga_top, 1
instance = comp, \U3|U1|U4|Currstate[3]~feeder\, U3|U1|U4|Currstate[3]~feeder, vga_top, 1
instance = comp, \U3|U1|U4|Currstate[3]\, U3|U1|U4|Currstate[3], vga_top, 1
instance = comp, \U3|U1|U4|Currstate[2]~feeder\, U3|U1|U4|Currstate[2]~feeder, vga_top, 1
instance = comp, \U3|U1|U4|Currstate[2]\, U3|U1|U4|Currstate[2], vga_top, 1
instance = comp, \U3|U1|U4|Currstate[1]~feeder\, U3|U1|U4|Currstate[1]~feeder, vga_top, 1
instance = comp, \U3|U1|U4|Currstate[1]\, U3|U1|U4|Currstate[1], vga_top, 1
instance = comp, \U3|U1|U4|Currstate[0]\, U3|U1|U4|Currstate[0], vga_top, 1
instance = comp, \U3|U1|U4|feedback~0\, U3|U1|U4|feedback~0, vga_top, 1
instance = comp, \U3|U1|U4|Currstate[12]\, U3|U1|U4|Currstate[12], vga_top, 1
instance = comp, \U3|U1|PRNG10[3]~21\, U3|U1|PRNG10[3]~21, vga_top, 1
instance = comp, \U3|U1|PRNG10[3]~23\, U3|U1|PRNG10[3]~23, vga_top, 1
instance = comp, \U3|U1|PRNG10[3]~_emulated\, U3|U1|PRNG10[3]~_emulated, vga_top, 1
instance = comp, \U3|U1|PRNG10[3]~22\, U3|U1|PRNG10[3]~22, vga_top, 1
instance = comp, \U3|U02|RNG_instance[3]~feeder\, U3|U02|RNG_instance[3]~feeder, vga_top, 1
instance = comp, \U3|U02|RNG_instance[3]\, U3|U02|RNG_instance[3], vga_top, 1
instance = comp, \U3|U02|size_unsigned[2]~feeder\, U3|U02|size_unsigned[2]~feeder, vga_top, 1
instance = comp, \U3|U02|size_unsigned[2]\, U3|U02|size_unsigned[2], vga_top, 1
instance = comp, \U3|U02|size[2]~reg0feeder\, U3|U02|size[2]~reg0feeder, vga_top, 1
instance = comp, \U3|U02|size[2]~reg0\, U3|U02|size[2]~reg0, vga_top, 1
instance = comp, \U3|U1|U2|Currstate[3]~2\, U3|U1|U2|Currstate[3]~2, vga_top, 1
instance = comp, \U3|U1|U2|Currstate[3]\, U3|U1|U2|Currstate[3], vga_top, 1
instance = comp, \U3|U1|U2|Currstate[2]~feeder\, U3|U1|U2|Currstate[2]~feeder, vga_top, 1
instance = comp, \U3|U1|U2|Currstate[2]\, U3|U1|U2|Currstate[2], vga_top, 1
instance = comp, \U3|U1|U2|Currstate[4]~0\, U3|U1|U2|Currstate[4]~0, vga_top, 1
instance = comp, \U3|U1|U2|Currstate[4]\, U3|U1|U2|Currstate[4], vga_top, 1
instance = comp, \U3|U1|PRNG10[1]~29\, U3|U1|PRNG10[1]~29, vga_top, 1
instance = comp, \U3|U1|PRNG10[1]~31\, U3|U1|PRNG10[1]~31, vga_top, 1
instance = comp, \U3|U1|PRNG10[1]~_emulated\, U3|U1|PRNG10[1]~_emulated, vga_top, 1
instance = comp, \U3|U1|PRNG10[1]~30\, U3|U1|PRNG10[1]~30, vga_top, 1
instance = comp, \U3|U02|RNG_instance[1]~feeder\, U3|U02|RNG_instance[1]~feeder, vga_top, 1
instance = comp, \U3|U02|RNG_instance[1]\, U3|U02|RNG_instance[1], vga_top, 1
instance = comp, \U3|U02|size_unsigned[0]~feeder\, U3|U02|size_unsigned[0]~feeder, vga_top, 1
instance = comp, \U3|U02|size_unsigned[0]\, U3|U02|size_unsigned[0], vga_top, 1
instance = comp, \U3|U02|size[0]~reg0feeder\, U3|U02|size[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U02|size[0]~reg0\, U3|U02|size[0]~reg0, vga_top, 1
instance = comp, \U3|U1|U3|Currstate[5]~2\, U3|U1|U3|Currstate[5]~2, vga_top, 1
instance = comp, \U3|U1|U3|Currstate[5]\, U3|U1|U3|Currstate[5], vga_top, 1
instance = comp, \U3|U1|U3|Currstate[6]~0\, U3|U1|U3|Currstate[6]~0, vga_top, 1
instance = comp, \U3|U1|U3|Currstate[6]\, U3|U1|U3|Currstate[6], vga_top, 1
instance = comp, \U3|U1|PRNG10[2]~25\, U3|U1|PRNG10[2]~25, vga_top, 1
instance = comp, \U3|U1|PRNG10[2]~27\, U3|U1|PRNG10[2]~27, vga_top, 1
instance = comp, \U3|U1|PRNG10[2]~_emulated\, U3|U1|PRNG10[2]~_emulated, vga_top, 1
instance = comp, \U3|U1|PRNG10[2]~26\, U3|U1|PRNG10[2]~26, vga_top, 1
instance = comp, \U3|U02|RNG_instance[2]~feeder\, U3|U02|RNG_instance[2]~feeder, vga_top, 1
instance = comp, \U3|U02|RNG_instance[2]\, U3|U02|RNG_instance[2], vga_top, 1
instance = comp, \U3|U02|size_unsigned[1]~feeder\, U3|U02|size_unsigned[1]~feeder, vga_top, 1
instance = comp, \U3|U02|size_unsigned[1]\, U3|U02|size_unsigned[1], vga_top, 1
instance = comp, \U3|U02|size[1]~reg0\, U3|U02|size[1]~reg0, vga_top, 1
instance = comp, \U3|Add105~0\, U3|Add105~0, vga_top, 1
instance = comp, \U3|Add105~2\, U3|Add105~2, vga_top, 1
instance = comp, \U3|Add105~4\, U3|Add105~4, vga_top, 1
instance = comp, \U3|Add105~6\, U3|Add105~6, vga_top, 1
instance = comp, \U3|Add105~8\, U3|Add105~8, vga_top, 1
instance = comp, \U3|Add105~10\, U3|Add105~10, vga_top, 1
instance = comp, \U3|Add105~12\, U3|Add105~12, vga_top, 1
instance = comp, \U3|Add105~14\, U3|Add105~14, vga_top, 1
instance = comp, \U3|Add105~16\, U3|Add105~16, vga_top, 1
instance = comp, \U3|Add105~18\, U3|Add105~18, vga_top, 1
instance = comp, \U3|Add105~20\, U3|Add105~20, vga_top, 1
instance = comp, \U3|Add105~22\, U3|Add105~22, vga_top, 1
instance = comp, \U3|Add105~24\, U3|Add105~24, vga_top, 1
instance = comp, \U3|Add105~26\, U3|Add105~26, vga_top, 1
instance = comp, \U3|Add105~28\, U3|Add105~28, vga_top, 1
instance = comp, \U3|Add105~30\, U3|Add105~30, vga_top, 1
instance = comp, \U3|Add105~32\, U3|Add105~32, vga_top, 1
instance = comp, \U3|Add105~34\, U3|Add105~34, vga_top, 1
instance = comp, \U3|Add105~36\, U3|Add105~36, vga_top, 1
instance = comp, \U3|Add105~38\, U3|Add105~38, vga_top, 1
instance = comp, \U3|Add105~40\, U3|Add105~40, vga_top, 1
instance = comp, \U3|Add105~42\, U3|Add105~42, vga_top, 1
instance = comp, \U3|Add105~44\, U3|Add105~44, vga_top, 1
instance = comp, \U3|Add105~46\, U3|Add105~46, vga_top, 1
instance = comp, \U3|Add105~48\, U3|Add105~48, vga_top, 1
instance = comp, \U3|Add105~50\, U3|Add105~50, vga_top, 1
instance = comp, \U3|Add105~52\, U3|Add105~52, vga_top, 1
instance = comp, \U3|Add105~54\, U3|Add105~54, vga_top, 1
instance = comp, \U3|LessThan109~1\, U3|LessThan109~1, vga_top, 1
instance = comp, \U3|LessThan109~3\, U3|LessThan109~3, vga_top, 1
instance = comp, \U3|LessThan109~5\, U3|LessThan109~5, vga_top, 1
instance = comp, \U3|LessThan109~7\, U3|LessThan109~7, vga_top, 1
instance = comp, \U3|LessThan109~9\, U3|LessThan109~9, vga_top, 1
instance = comp, \U3|LessThan109~11\, U3|LessThan109~11, vga_top, 1
instance = comp, \U3|LessThan109~13\, U3|LessThan109~13, vga_top, 1
instance = comp, \U3|LessThan109~15\, U3|LessThan109~15, vga_top, 1
instance = comp, \U3|LessThan109~17\, U3|LessThan109~17, vga_top, 1
instance = comp, \U3|LessThan109~19\, U3|LessThan109~19, vga_top, 1
instance = comp, \U3|LessThan109~21\, U3|LessThan109~21, vga_top, 1
instance = comp, \U3|LessThan109~23\, U3|LessThan109~23, vga_top, 1
instance = comp, \U3|LessThan109~25\, U3|LessThan109~25, vga_top, 1
instance = comp, \U3|LessThan109~27\, U3|LessThan109~27, vga_top, 1
instance = comp, \U3|LessThan109~29\, U3|LessThan109~29, vga_top, 1
instance = comp, \U3|LessThan109~31\, U3|LessThan109~31, vga_top, 1
instance = comp, \U3|LessThan109~33\, U3|LessThan109~33, vga_top, 1
instance = comp, \U3|LessThan109~35\, U3|LessThan109~35, vga_top, 1
instance = comp, \U3|LessThan109~37\, U3|LessThan109~37, vga_top, 1
instance = comp, \U3|LessThan109~39\, U3|LessThan109~39, vga_top, 1
instance = comp, \U3|LessThan109~41\, U3|LessThan109~41, vga_top, 1
instance = comp, \U3|LessThan109~43\, U3|LessThan109~43, vga_top, 1
instance = comp, \U3|LessThan109~45\, U3|LessThan109~45, vga_top, 1
instance = comp, \U3|LessThan109~47\, U3|LessThan109~47, vga_top, 1
instance = comp, \U3|LessThan109~49\, U3|LessThan109~49, vga_top, 1
instance = comp, \U3|LessThan109~51\, U3|LessThan109~51, vga_top, 1
instance = comp, \U3|LessThan109~53\, U3|LessThan109~53, vga_top, 1
instance = comp, \U3|LessThan109~55\, U3|LessThan109~55, vga_top, 1
instance = comp, \U3|LessThan109~56\, U3|LessThan109~56, vga_top, 1
instance = comp, \U3|alien~0\, U3|alien~0, vga_top, 1
instance = comp, \U3|alien[0].collision\, U3|alien[0].collision, vga_top, 1
instance = comp, \U3|U02|alive~0\, U3|U02|alive~0, vga_top, 1
instance = comp, \U3|U02|alive~reg0feeder\, U3|U02|alive~reg0feeder, vga_top, 1
instance = comp, \U3|U02|alive~reg0\, U3|U02|alive~reg0, vga_top, 1
instance = comp, \U3|U02|y_pos~1\, U3|U02|y_pos~1, vga_top, 1
instance = comp, \U3|U02|y_pos[6]~reg0feeder\, U3|U02|y_pos[6]~reg0feeder, vga_top, 1
instance = comp, \U3|U02|y_pos[6]~reg0\, U3|U02|y_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U02|y_pos~2\, U3|U02|y_pos~2, vga_top, 1
instance = comp, \U3|U02|y_pos[5]~reg0feeder\, U3|U02|y_pos[5]~reg0feeder, vga_top, 1
instance = comp, \U3|U02|y_pos[5]~reg0\, U3|U02|y_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U02|y_pos~3\, U3|U02|y_pos~3, vga_top, 1
instance = comp, \U3|U02|y_pos[3]~reg0feeder\, U3|U02|y_pos[3]~reg0feeder, vga_top, 1
instance = comp, \U3|U02|y_pos[3]~reg0\, U3|U02|y_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U02|y_pos~4\, U3|U02|y_pos~4, vga_top, 1
instance = comp, \U3|U02|y_pos[0]~reg0feeder\, U3|U02|y_pos[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U02|y_pos[0]~reg0\, U3|U02|y_pos[0]~reg0, vga_top, 1
instance = comp, \U3|LessThan18~1\, U3|LessThan18~1, vga_top, 1
instance = comp, \U3|LessThan18~3\, U3|LessThan18~3, vga_top, 1
instance = comp, \U3|LessThan18~5\, U3|LessThan18~5, vga_top, 1
instance = comp, \U3|LessThan18~7\, U3|LessThan18~7, vga_top, 1
instance = comp, \U3|LessThan18~9\, U3|LessThan18~9, vga_top, 1
instance = comp, \U3|LessThan18~11\, U3|LessThan18~11, vga_top, 1
instance = comp, \U3|LessThan18~13\, U3|LessThan18~13, vga_top, 1
instance = comp, \U3|LessThan18~15\, U3|LessThan18~15, vga_top, 1
instance = comp, \U3|LessThan18~16\, U3|LessThan18~16, vga_top, 1
instance = comp, \U3|Add18~0\, U3|Add18~0, vga_top, 1
instance = comp, \U3|Add18~2\, U3|Add18~2, vga_top, 1
instance = comp, \U3|Add18~4\, U3|Add18~4, vga_top, 1
instance = comp, \U3|Add18~6\, U3|Add18~6, vga_top, 1
instance = comp, \U3|Add19~0\, U3|Add19~0, vga_top, 1
instance = comp, \U3|Add19~2\, U3|Add19~2, vga_top, 1
instance = comp, \U3|Add19~4\, U3|Add19~4, vga_top, 1
instance = comp, \U3|Add19~6\, U3|Add19~6, vga_top, 1
instance = comp, \U3|Add19~8\, U3|Add19~8, vga_top, 1
instance = comp, \U3|LessThan19~1\, U3|LessThan19~1, vga_top, 1
instance = comp, \U3|LessThan19~3\, U3|LessThan19~3, vga_top, 1
instance = comp, \U3|LessThan19~5\, U3|LessThan19~5, vga_top, 1
instance = comp, \U3|LessThan19~7\, U3|LessThan19~7, vga_top, 1
instance = comp, \U3|LessThan19~9\, U3|LessThan19~9, vga_top, 1
instance = comp, \U3|LessThan19~11\, U3|LessThan19~11, vga_top, 1
instance = comp, \U3|LessThan19~13\, U3|LessThan19~13, vga_top, 1
instance = comp, \U3|LessThan19~15\, U3|LessThan19~15, vga_top, 1
instance = comp, \U3|LessThan19~16\, U3|LessThan19~16, vga_top, 1
instance = comp, \U3|LessThan20~25\, U3|LessThan20~25, vga_top, 1
instance = comp, \U3|LessThan20~22\, U3|LessThan20~22, vga_top, 1
instance = comp, \U3|LessThan20~23\, U3|LessThan20~23, vga_top, 1
instance = comp, \U3|LessThan20~21\, U3|LessThan20~21, vga_top, 1
instance = comp, \U3|LessThan20~1\, U3|LessThan20~1, vga_top, 1
instance = comp, \U3|LessThan20~3\, U3|LessThan20~3, vga_top, 1
instance = comp, \U3|LessThan20~5\, U3|LessThan20~5, vga_top, 1
instance = comp, \U3|LessThan20~7\, U3|LessThan20~7, vga_top, 1
instance = comp, \U3|LessThan20~9\, U3|LessThan20~9, vga_top, 1
instance = comp, \U3|LessThan20~11\, U3|LessThan20~11, vga_top, 1
instance = comp, \U3|LessThan20~13\, U3|LessThan20~13, vga_top, 1
instance = comp, \U3|LessThan20~15\, U3|LessThan20~15, vga_top, 1
instance = comp, \U3|LessThan20~17\, U3|LessThan20~17, vga_top, 1
instance = comp, \U3|LessThan20~18\, U3|LessThan20~18, vga_top, 1
instance = comp, \U3|LessThan20~20\, U3|LessThan20~20, vga_top, 1
instance = comp, \U3|LessThan20~24\, U3|LessThan20~24, vga_top, 1
instance = comp, \U3|LessThan20~26\, U3|LessThan20~26, vga_top, 1
instance = comp, \U3|colorconcat~288\, U3|colorconcat~288, vga_top, 1
instance = comp, \U3|Add20~0\, U3|Add20~0, vga_top, 1
instance = comp, \U3|Add20~2\, U3|Add20~2, vga_top, 1
instance = comp, \U3|Add20~4\, U3|Add20~4, vga_top, 1
instance = comp, \U3|Add20~6\, U3|Add20~6, vga_top, 1
instance = comp, \U3|Add20~8\, U3|Add20~8, vga_top, 1
instance = comp, \U3|Add20~10\, U3|Add20~10, vga_top, 1
instance = comp, \U3|Add20~12\, U3|Add20~12, vga_top, 1
instance = comp, \U3|Add20~14\, U3|Add20~14, vga_top, 1
instance = comp, \U3|Add20~16\, U3|Add20~16, vga_top, 1
instance = comp, \U3|Add20~18\, U3|Add20~18, vga_top, 1
instance = comp, \U3|Add20~20\, U3|Add20~20, vga_top, 1
instance = comp, \U3|Add20~22\, U3|Add20~22, vga_top, 1
instance = comp, \U3|Add20~24\, U3|Add20~24, vga_top, 1
instance = comp, \U3|Add20~26\, U3|Add20~26, vga_top, 1
instance = comp, \U3|Add20~28\, U3|Add20~28, vga_top, 1
instance = comp, \U3|Add20~30\, U3|Add20~30, vga_top, 1
instance = comp, \U3|Add20~32\, U3|Add20~32, vga_top, 1
instance = comp, \U3|Add20~34\, U3|Add20~34, vga_top, 1
instance = comp, \U3|Add20~36\, U3|Add20~36, vga_top, 1
instance = comp, \U3|Add20~38\, U3|Add20~38, vga_top, 1
instance = comp, \U3|Add20~40\, U3|Add20~40, vga_top, 1
instance = comp, \U3|Add20~42\, U3|Add20~42, vga_top, 1
instance = comp, \U3|Add20~44\, U3|Add20~44, vga_top, 1
instance = comp, \U3|Add20~46\, U3|Add20~46, vga_top, 1
instance = comp, \U3|Add20~48\, U3|Add20~48, vga_top, 1
instance = comp, \U3|Add20~50\, U3|Add20~50, vga_top, 1
instance = comp, \U3|Add20~52\, U3|Add20~52, vga_top, 1
instance = comp, \U3|Add20~54\, U3|Add20~54, vga_top, 1
instance = comp, \U3|Add20~56\, U3|Add20~56, vga_top, 1
instance = comp, \U3|LessThan21~0\, U3|LessThan21~0, vga_top, 1
instance = comp, \U3|colorconcat~289\, U3|colorconcat~289, vga_top, 1
instance = comp, \U3|LessThan21~1\, U3|LessThan21~1, vga_top, 1
instance = comp, \U3|LessThan21~22\, U3|LessThan21~22, vga_top, 1
instance = comp, \U3|LessThan21~3\, U3|LessThan21~3, vga_top, 1
instance = comp, \U3|LessThan21~5\, U3|LessThan21~5, vga_top, 1
instance = comp, \U3|LessThan21~7\, U3|LessThan21~7, vga_top, 1
instance = comp, \U3|LessThan21~9\, U3|LessThan21~9, vga_top, 1
instance = comp, \U3|LessThan21~11\, U3|LessThan21~11, vga_top, 1
instance = comp, \U3|LessThan21~13\, U3|LessThan21~13, vga_top, 1
instance = comp, \U3|LessThan21~15\, U3|LessThan21~15, vga_top, 1
instance = comp, \U3|LessThan21~17\, U3|LessThan21~17, vga_top, 1
instance = comp, \U3|LessThan21~19\, U3|LessThan21~19, vga_top, 1
instance = comp, \U3|LessThan21~20\, U3|LessThan21~20, vga_top, 1
instance = comp, \U3|colorconcat~290\, U3|colorconcat~290, vga_top, 1
instance = comp, \U3|colorconcat~291\, U3|colorconcat~291, vga_top, 1
instance = comp, \U3|colorconcat~292\, U3|colorconcat~292, vga_top, 1
instance = comp, \U3|colorconcat~293\, U3|colorconcat~293, vga_top, 1
instance = comp, \U3|U03|movement_clock~0\, U3|U03|movement_clock~0, vga_top, 1
instance = comp, \U3|U03|movement_clock~0clkctrl\, U3|U03|movement_clock~0clkctrl, vga_top, 1
instance = comp, \U3|U03|movement:fast[0]~1\, U3|U03|\movement:fast[0]~1, vga_top, 1
instance = comp, \U3|U03|RNG_instance[3]~feeder\, U3|U03|RNG_instance[3]~feeder, vga_top, 1
instance = comp, \U3|U03|RNG_instance[3]\, U3|U03|RNG_instance[3], vga_top, 1
instance = comp, \U3|U03|size_unsigned[2]~feeder\, U3|U03|size_unsigned[2]~feeder, vga_top, 1
instance = comp, \U3|U03|size_unsigned[2]\, U3|U03|size_unsigned[2], vga_top, 1
instance = comp, \U3|U03|size[2]~reg0feeder\, U3|U03|size[2]~reg0feeder, vga_top, 1
instance = comp, \U3|U03|size[2]~reg0\, U3|U03|size[2]~reg0, vga_top, 1
instance = comp, \U3|U03|RNG_instance[1]\, U3|U03|RNG_instance[1], vga_top, 1
instance = comp, \U3|U03|size_unsigned[0]\, U3|U03|size_unsigned[0], vga_top, 1
instance = comp, \U3|U03|size[0]~reg0feeder\, U3|U03|size[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U03|size[0]~reg0\, U3|U03|size[0]~reg0, vga_top, 1
instance = comp, \U3|U03|RNG_instance[2]\, U3|U03|RNG_instance[2], vga_top, 1
instance = comp, \U3|U03|size_unsigned[1]~feeder\, U3|U03|size_unsigned[1]~feeder, vga_top, 1
instance = comp, \U3|U03|size_unsigned[1]\, U3|U03|size_unsigned[1], vga_top, 1
instance = comp, \U3|U03|size[1]~reg0feeder\, U3|U03|size[1]~reg0feeder, vga_top, 1
instance = comp, \U3|U03|size[1]~reg0\, U3|U03|size[1]~reg0, vga_top, 1
instance = comp, \U3|Add106~0\, U3|Add106~0, vga_top, 1
instance = comp, \U3|Add106~2\, U3|Add106~2, vga_top, 1
instance = comp, \U3|Add106~4\, U3|Add106~4, vga_top, 1
instance = comp, \U3|Add106~6\, U3|Add106~6, vga_top, 1
instance = comp, \U3|Add106~8\, U3|Add106~8, vga_top, 1
instance = comp, \U3|Add106~10\, U3|Add106~10, vga_top, 1
instance = comp, \U3|Add106~12\, U3|Add106~12, vga_top, 1
instance = comp, \U3|Add106~14\, U3|Add106~14, vga_top, 1
instance = comp, \U3|Add106~16\, U3|Add106~16, vga_top, 1
instance = comp, \U3|Add106~18\, U3|Add106~18, vga_top, 1
instance = comp, \U3|Add106~20\, U3|Add106~20, vga_top, 1
instance = comp, \U3|Add106~22\, U3|Add106~22, vga_top, 1
instance = comp, \U3|Add106~24\, U3|Add106~24, vga_top, 1
instance = comp, \U3|Add106~26\, U3|Add106~26, vga_top, 1
instance = comp, \U3|Add106~28\, U3|Add106~28, vga_top, 1
instance = comp, \U3|Add106~30\, U3|Add106~30, vga_top, 1
instance = comp, \U3|Add106~32\, U3|Add106~32, vga_top, 1
instance = comp, \U3|Add106~34\, U3|Add106~34, vga_top, 1
instance = comp, \U3|Add106~36\, U3|Add106~36, vga_top, 1
instance = comp, \U3|Add106~38\, U3|Add106~38, vga_top, 1
instance = comp, \U3|Add106~40\, U3|Add106~40, vga_top, 1
instance = comp, \U3|Add106~42\, U3|Add106~42, vga_top, 1
instance = comp, \U3|Add106~44\, U3|Add106~44, vga_top, 1
instance = comp, \U3|Add106~46\, U3|Add106~46, vga_top, 1
instance = comp, \U3|Add106~48\, U3|Add106~48, vga_top, 1
instance = comp, \U3|Add106~50\, U3|Add106~50, vga_top, 1
instance = comp, \U3|Add106~52\, U3|Add106~52, vga_top, 1
instance = comp, \U3|Add106~54\, U3|Add106~54, vga_top, 1
instance = comp, \U3|U03|x_pos[0]~32\, U3|U03|x_pos[0]~32, vga_top, 1
instance = comp, \U3|U03|x_pos[0]~reg0\, U3|U03|x_pos[0]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[1]~34\, U3|U03|x_pos[1]~34, vga_top, 1
instance = comp, \U3|U03|x_pos[1]~reg0\, U3|U03|x_pos[1]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[2]~36\, U3|U03|x_pos[2]~36, vga_top, 1
instance = comp, \U3|U03|x_pos[2]~reg0\, U3|U03|x_pos[2]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[3]~38\, U3|U03|x_pos[3]~38, vga_top, 1
instance = comp, \U3|U03|x_pos[3]~reg0\, U3|U03|x_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[4]~40\, U3|U03|x_pos[4]~40, vga_top, 1
instance = comp, \U3|U03|x_pos[4]~reg0\, U3|U03|x_pos[4]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[5]~42\, U3|U03|x_pos[5]~42, vga_top, 1
instance = comp, \U3|U03|x_pos[5]~reg0\, U3|U03|x_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[6]~44\, U3|U03|x_pos[6]~44, vga_top, 1
instance = comp, \U3|U03|x_pos[6]~reg0\, U3|U03|x_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[7]~46\, U3|U03|x_pos[7]~46, vga_top, 1
instance = comp, \U3|U03|x_pos[7]~reg0\, U3|U03|x_pos[7]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[8]~48\, U3|U03|x_pos[8]~48, vga_top, 1
instance = comp, \U3|U03|x_pos[8]~reg0\, U3|U03|x_pos[8]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[9]~50\, U3|U03|x_pos[9]~50, vga_top, 1
instance = comp, \U3|U03|x_pos[9]~reg0\, U3|U03|x_pos[9]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[10]~52\, U3|U03|x_pos[10]~52, vga_top, 1
instance = comp, \U3|U03|x_pos[10]~reg0\, U3|U03|x_pos[10]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[11]~54\, U3|U03|x_pos[11]~54, vga_top, 1
instance = comp, \U3|U03|x_pos[11]~reg0\, U3|U03|x_pos[11]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[12]~56\, U3|U03|x_pos[12]~56, vga_top, 1
instance = comp, \U3|U03|x_pos[12]~reg0\, U3|U03|x_pos[12]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[13]~58\, U3|U03|x_pos[13]~58, vga_top, 1
instance = comp, \U3|U03|x_pos[13]~reg0\, U3|U03|x_pos[13]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[14]~60\, U3|U03|x_pos[14]~60, vga_top, 1
instance = comp, \U3|U03|x_pos[14]~reg0\, U3|U03|x_pos[14]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[15]~62\, U3|U03|x_pos[15]~62, vga_top, 1
instance = comp, \U3|U03|x_pos[15]~reg0\, U3|U03|x_pos[15]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[16]~64\, U3|U03|x_pos[16]~64, vga_top, 1
instance = comp, \U3|U03|x_pos[16]~reg0\, U3|U03|x_pos[16]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[17]~66\, U3|U03|x_pos[17]~66, vga_top, 1
instance = comp, \U3|U03|x_pos[17]~reg0\, U3|U03|x_pos[17]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[18]~68\, U3|U03|x_pos[18]~68, vga_top, 1
instance = comp, \U3|U03|x_pos[18]~reg0\, U3|U03|x_pos[18]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[19]~70\, U3|U03|x_pos[19]~70, vga_top, 1
instance = comp, \U3|U03|x_pos[19]~reg0\, U3|U03|x_pos[19]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[20]~72\, U3|U03|x_pos[20]~72, vga_top, 1
instance = comp, \U3|U03|x_pos[20]~reg0\, U3|U03|x_pos[20]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[21]~74\, U3|U03|x_pos[21]~74, vga_top, 1
instance = comp, \U3|U03|x_pos[21]~reg0\, U3|U03|x_pos[21]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[22]~76\, U3|U03|x_pos[22]~76, vga_top, 1
instance = comp, \U3|U03|x_pos[22]~reg0\, U3|U03|x_pos[22]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[23]~78\, U3|U03|x_pos[23]~78, vga_top, 1
instance = comp, \U3|U03|x_pos[23]~reg0\, U3|U03|x_pos[23]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[24]~80\, U3|U03|x_pos[24]~80, vga_top, 1
instance = comp, \U3|U03|x_pos[24]~reg0\, U3|U03|x_pos[24]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[25]~82\, U3|U03|x_pos[25]~82, vga_top, 1
instance = comp, \U3|U03|x_pos[25]~reg0\, U3|U03|x_pos[25]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[26]~84\, U3|U03|x_pos[26]~84, vga_top, 1
instance = comp, \U3|U03|x_pos[26]~reg0\, U3|U03|x_pos[26]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[27]~86\, U3|U03|x_pos[27]~86, vga_top, 1
instance = comp, \U3|U03|x_pos[27]~reg0\, U3|U03|x_pos[27]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[28]~88\, U3|U03|x_pos[28]~88, vga_top, 1
instance = comp, \U3|U03|x_pos[28]~reg0\, U3|U03|x_pos[28]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[29]~90\, U3|U03|x_pos[29]~90, vga_top, 1
instance = comp, \U3|U03|x_pos[29]~reg0\, U3|U03|x_pos[29]~reg0, vga_top, 1
instance = comp, \U3|U03|x_pos[30]~92\, U3|U03|x_pos[30]~92, vga_top, 1
instance = comp, \U3|U03|x_pos[30]~reg0\, U3|U03|x_pos[30]~reg0, vga_top, 1
instance = comp, \U3|LessThan110~1\, U3|LessThan110~1, vga_top, 1
instance = comp, \U3|LessThan110~3\, U3|LessThan110~3, vga_top, 1
instance = comp, \U3|LessThan110~5\, U3|LessThan110~5, vga_top, 1
instance = comp, \U3|LessThan110~7\, U3|LessThan110~7, vga_top, 1
instance = comp, \U3|LessThan110~9\, U3|LessThan110~9, vga_top, 1
instance = comp, \U3|LessThan110~11\, U3|LessThan110~11, vga_top, 1
instance = comp, \U3|LessThan110~13\, U3|LessThan110~13, vga_top, 1
instance = comp, \U3|LessThan110~15\, U3|LessThan110~15, vga_top, 1
instance = comp, \U3|LessThan110~17\, U3|LessThan110~17, vga_top, 1
instance = comp, \U3|LessThan110~19\, U3|LessThan110~19, vga_top, 1
instance = comp, \U3|LessThan110~21\, U3|LessThan110~21, vga_top, 1
instance = comp, \U3|LessThan110~23\, U3|LessThan110~23, vga_top, 1
instance = comp, \U3|LessThan110~25\, U3|LessThan110~25, vga_top, 1
instance = comp, \U3|LessThan110~27\, U3|LessThan110~27, vga_top, 1
instance = comp, \U3|LessThan110~29\, U3|LessThan110~29, vga_top, 1
instance = comp, \U3|LessThan110~31\, U3|LessThan110~31, vga_top, 1
instance = comp, \U3|LessThan110~33\, U3|LessThan110~33, vga_top, 1
instance = comp, \U3|LessThan110~35\, U3|LessThan110~35, vga_top, 1
instance = comp, \U3|LessThan110~37\, U3|LessThan110~37, vga_top, 1
instance = comp, \U3|LessThan110~39\, U3|LessThan110~39, vga_top, 1
instance = comp, \U3|LessThan110~41\, U3|LessThan110~41, vga_top, 1
instance = comp, \U3|LessThan110~43\, U3|LessThan110~43, vga_top, 1
instance = comp, \U3|LessThan110~45\, U3|LessThan110~45, vga_top, 1
instance = comp, \U3|LessThan110~47\, U3|LessThan110~47, vga_top, 1
instance = comp, \U3|LessThan110~49\, U3|LessThan110~49, vga_top, 1
instance = comp, \U3|LessThan110~51\, U3|LessThan110~51, vga_top, 1
instance = comp, \U3|LessThan110~53\, U3|LessThan110~53, vga_top, 1
instance = comp, \U3|LessThan110~55\, U3|LessThan110~55, vga_top, 1
instance = comp, \U3|LessThan110~56\, U3|LessThan110~56, vga_top, 1
instance = comp, \U3|alien~1\, U3|alien~1, vga_top, 1
instance = comp, \U3|alien[1].collision\, U3|alien[1].collision, vga_top, 1
instance = comp, \U3|U03|alive~0\, U3|U03|alive~0, vga_top, 1
instance = comp, \U3|U03|alive~reg0feeder\, U3|U03|alive~reg0feeder, vga_top, 1
instance = comp, \U3|U03|alive~reg0\, U3|U03|alive~reg0, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[59]~1\, U3|U1|U8|Currstate[59]~1, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[59]\, U3|U1|U8|Currstate[59], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[58]~feeder\, U3|U1|U8|Currstate[58]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[58]\, U3|U1|U8|Currstate[58], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[57]~feeder\, U3|U1|U8|Currstate[57]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[57]\, U3|U1|U8|Currstate[57], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[56]\, U3|U1|U8|Currstate[56], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[55]~feeder\, U3|U1|U8|Currstate[55]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[55]\, U3|U1|U8|Currstate[55], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[54]~feeder\, U3|U1|U8|Currstate[54]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[54]\, U3|U1|U8|Currstate[54], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[53]~feeder\, U3|U1|U8|Currstate[53]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[53]\, U3|U1|U8|Currstate[53], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[52]~feeder\, U3|U1|U8|Currstate[52]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[52]\, U3|U1|U8|Currstate[52], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[51]~feeder\, U3|U1|U8|Currstate[51]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[51]\, U3|U1|U8|Currstate[51], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[50]~feeder\, U3|U1|U8|Currstate[50]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[50]\, U3|U1|U8|Currstate[50], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[49]~feeder\, U3|U1|U8|Currstate[49]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[49]\, U3|U1|U8|Currstate[49], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[48]~feeder\, U3|U1|U8|Currstate[48]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[48]\, U3|U1|U8|Currstate[48], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[47]~feeder\, U3|U1|U8|Currstate[47]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[47]\, U3|U1|U8|Currstate[47], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[46]~feeder\, U3|U1|U8|Currstate[46]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[46]\, U3|U1|U8|Currstate[46], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[45]~feeder\, U3|U1|U8|Currstate[45]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[45]\, U3|U1|U8|Currstate[45], vga_top, 1
instance = comp, \U3|U1|U8|Currstate[44]~feeder\, U3|U1|U8|Currstate[44]~feeder, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[44]\, U3|U1|U8|Currstate[44], vga_top, 1
instance = comp, \U3|U1|U8|feedback~0\, U3|U1|U8|feedback~0, vga_top, 1
instance = comp, \U3|U1|U8|Currstate[60]\, U3|U1|U8|Currstate[60], vga_top, 1
instance = comp, \U3|U1|PRNG10[7]~37\, U3|U1|PRNG10[7]~37, vga_top, 1
instance = comp, \U3|U1|PRNG10[7]~39\, U3|U1|PRNG10[7]~39, vga_top, 1
instance = comp, \U3|U1|PRNG10[7]~_emulated\, U3|U1|PRNG10[7]~_emulated, vga_top, 1
instance = comp, \U3|U1|PRNG10[7]~38\, U3|U1|PRNG10[7]~38, vga_top, 1
instance = comp, \U3|U1|U1|Currstate[1]~1\, U3|U1|U1|Currstate[1]~1, vga_top, 1
instance = comp, \U3|U1|U1|Currstate[1]\, U3|U1|U1|Currstate[1], vga_top, 1
instance = comp, \U3|U1|U1|Currstate[2]~0\, U3|U1|U1|Currstate[2]~0, vga_top, 1
instance = comp, \U3|U1|U1|Currstate[2]\, U3|U1|U1|Currstate[2], vga_top, 1
instance = comp, \U3|U1|PRNG10[0]~33\, U3|U1|PRNG10[0]~33, vga_top, 1
instance = comp, \U3|U1|PRNG10[0]~35\, U3|U1|PRNG10[0]~35, vga_top, 1
instance = comp, \U3|U1|PRNG10[0]~_emulated\, U3|U1|PRNG10[0]~_emulated, vga_top, 1
instance = comp, \U3|U1|PRNG10[0]~34\, U3|U1|PRNG10[0]~34, vga_top, 1
instance = comp, \U3|U03|spawning~0\, U3|U03|spawning~0, vga_top, 1
instance = comp, \U3|U03|spawning~1\, U3|U03|spawning~1, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~64\, U3|U03|timeSinceLastSpawn~64, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[63]\, U3|U03|\spawning:timeSinceLastSpawn[63], vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~38\, U3|U03|timeSinceLastSpawn~38, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[37]\, U3|U03|\spawning:timeSinceLastSpawn[37], vga_top, 1
instance = comp, \U3|U03|Add3~0\, U3|U03|Add3~0, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~29\, U3|U03|timeSinceLastSpawn~29, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[0]\, U3|U03|\spawning:timeSinceLastSpawn[0], vga_top, 1
instance = comp, \U3|U03|Add3~2\, U3|U03|Add3~2, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~28\, U3|U03|timeSinceLastSpawn~28, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[1]\, U3|U03|\spawning:timeSinceLastSpawn[1], vga_top, 1
instance = comp, \U3|U03|Add3~4\, U3|U03|Add3~4, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~27\, U3|U03|timeSinceLastSpawn~27, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[2]\, U3|U03|\spawning:timeSinceLastSpawn[2], vga_top, 1
instance = comp, \U3|U03|Add3~6\, U3|U03|Add3~6, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~26\, U3|U03|timeSinceLastSpawn~26, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[3]\, U3|U03|\spawning:timeSinceLastSpawn[3], vga_top, 1
instance = comp, \U3|U03|Add3~8\, U3|U03|Add3~8, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~25\, U3|U03|timeSinceLastSpawn~25, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[4]\, U3|U03|\spawning:timeSinceLastSpawn[4], vga_top, 1
instance = comp, \U3|U03|Add3~10\, U3|U03|Add3~10, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~24\, U3|U03|timeSinceLastSpawn~24, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[5]\, U3|U03|\spawning:timeSinceLastSpawn[5], vga_top, 1
instance = comp, \U3|U03|Add3~12\, U3|U03|Add3~12, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~23\, U3|U03|timeSinceLastSpawn~23, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[6]\, U3|U03|\spawning:timeSinceLastSpawn[6], vga_top, 1
instance = comp, \U3|U03|Add3~14\, U3|U03|Add3~14, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~22\, U3|U03|timeSinceLastSpawn~22, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[7]\, U3|U03|\spawning:timeSinceLastSpawn[7], vga_top, 1
instance = comp, \U3|U03|Add3~16\, U3|U03|Add3~16, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~20\, U3|U03|timeSinceLastSpawn~20, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[8]\, U3|U03|\spawning:timeSinceLastSpawn[8], vga_top, 1
instance = comp, \U3|U03|Add3~18\, U3|U03|Add3~18, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~19\, U3|U03|timeSinceLastSpawn~19, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[9]\, U3|U03|\spawning:timeSinceLastSpawn[9], vga_top, 1
instance = comp, \U3|U03|Add3~20\, U3|U03|Add3~20, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~18\, U3|U03|timeSinceLastSpawn~18, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[10]\, U3|U03|\spawning:timeSinceLastSpawn[10], vga_top, 1
instance = comp, \U3|U03|Add3~22\, U3|U03|Add3~22, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~17\, U3|U03|timeSinceLastSpawn~17, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[11]\, U3|U03|\spawning:timeSinceLastSpawn[11], vga_top, 1
instance = comp, \U3|U03|Add3~24\, U3|U03|Add3~24, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~16\, U3|U03|timeSinceLastSpawn~16, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[12]\, U3|U03|\spawning:timeSinceLastSpawn[12], vga_top, 1
instance = comp, \U3|U03|Add3~26\, U3|U03|Add3~26, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~15\, U3|U03|timeSinceLastSpawn~15, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[13]\, U3|U03|\spawning:timeSinceLastSpawn[13], vga_top, 1
instance = comp, \U3|U03|Add3~28\, U3|U03|Add3~28, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~14\, U3|U03|timeSinceLastSpawn~14, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[14]\, U3|U03|\spawning:timeSinceLastSpawn[14], vga_top, 1
instance = comp, \U3|U03|Add3~30\, U3|U03|Add3~30, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~13\, U3|U03|timeSinceLastSpawn~13, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[15]\, U3|U03|\spawning:timeSinceLastSpawn[15], vga_top, 1
instance = comp, \U3|U03|Add3~32\, U3|U03|Add3~32, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~12\, U3|U03|timeSinceLastSpawn~12, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[16]\, U3|U03|\spawning:timeSinceLastSpawn[16], vga_top, 1
instance = comp, \U3|U03|Add3~34\, U3|U03|Add3~34, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~11\, U3|U03|timeSinceLastSpawn~11, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[17]\, U3|U03|\spawning:timeSinceLastSpawn[17], vga_top, 1
instance = comp, \U3|U03|Add3~36\, U3|U03|Add3~36, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~10\, U3|U03|timeSinceLastSpawn~10, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[18]\, U3|U03|\spawning:timeSinceLastSpawn[18], vga_top, 1
instance = comp, \U3|U03|Add3~38\, U3|U03|Add3~38, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~9\, U3|U03|timeSinceLastSpawn~9, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[19]\, U3|U03|\spawning:timeSinceLastSpawn[19], vga_top, 1
instance = comp, \U3|U03|Add3~40\, U3|U03|Add3~40, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~8\, U3|U03|timeSinceLastSpawn~8, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[20]\, U3|U03|\spawning:timeSinceLastSpawn[20], vga_top, 1
instance = comp, \U3|U03|Add3~42\, U3|U03|Add3~42, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~7\, U3|U03|timeSinceLastSpawn~7, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[21]\, U3|U03|\spawning:timeSinceLastSpawn[21], vga_top, 1
instance = comp, \U3|U03|Add3~44\, U3|U03|Add3~44, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~6\, U3|U03|timeSinceLastSpawn~6, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[22]\, U3|U03|\spawning:timeSinceLastSpawn[22], vga_top, 1
instance = comp, \U3|U03|Add3~46\, U3|U03|Add3~46, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~5\, U3|U03|timeSinceLastSpawn~5, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[23]\, U3|U03|\spawning:timeSinceLastSpawn[23], vga_top, 1
instance = comp, \U3|U03|Add3~48\, U3|U03|Add3~48, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~4\, U3|U03|timeSinceLastSpawn~4, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[24]\, U3|U03|\spawning:timeSinceLastSpawn[24], vga_top, 1
instance = comp, \U3|U03|Add3~50\, U3|U03|Add3~50, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~3\, U3|U03|timeSinceLastSpawn~3, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[25]\, U3|U03|\spawning:timeSinceLastSpawn[25], vga_top, 1
instance = comp, \U3|U03|Add3~52\, U3|U03|Add3~52, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~2\, U3|U03|timeSinceLastSpawn~2, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[26]\, U3|U03|\spawning:timeSinceLastSpawn[26], vga_top, 1
instance = comp, \U3|U03|Add3~54\, U3|U03|Add3~54, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~1\, U3|U03|timeSinceLastSpawn~1, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[27]\, U3|U03|\spawning:timeSinceLastSpawn[27], vga_top, 1
instance = comp, \U3|U03|Add3~56\, U3|U03|Add3~56, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~0\, U3|U03|timeSinceLastSpawn~0, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[28]\, U3|U03|\spawning:timeSinceLastSpawn[28], vga_top, 1
instance = comp, \U3|U03|Add3~58\, U3|U03|Add3~58, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~30\, U3|U03|timeSinceLastSpawn~30, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[29]\, U3|U03|\spawning:timeSinceLastSpawn[29], vga_top, 1
instance = comp, \U3|U03|Add3~60\, U3|U03|Add3~60, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~31\, U3|U03|timeSinceLastSpawn~31, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[30]\, U3|U03|\spawning:timeSinceLastSpawn[30], vga_top, 1
instance = comp, \U3|U03|Add3~62\, U3|U03|Add3~62, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~32\, U3|U03|timeSinceLastSpawn~32, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[31]\, U3|U03|\spawning:timeSinceLastSpawn[31], vga_top, 1
instance = comp, \U3|U03|Add3~64\, U3|U03|Add3~64, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~33\, U3|U03|timeSinceLastSpawn~33, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[32]\, U3|U03|\spawning:timeSinceLastSpawn[32], vga_top, 1
instance = comp, \U3|U03|Add3~66\, U3|U03|Add3~66, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~34\, U3|U03|timeSinceLastSpawn~34, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[33]\, U3|U03|\spawning:timeSinceLastSpawn[33], vga_top, 1
instance = comp, \U3|U03|Add3~68\, U3|U03|Add3~68, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~35\, U3|U03|timeSinceLastSpawn~35, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[34]\, U3|U03|\spawning:timeSinceLastSpawn[34], vga_top, 1
instance = comp, \U3|U03|Add3~70\, U3|U03|Add3~70, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~36\, U3|U03|timeSinceLastSpawn~36, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[35]\, U3|U03|\spawning:timeSinceLastSpawn[35], vga_top, 1
instance = comp, \U3|U03|Add3~72\, U3|U03|Add3~72, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~37\, U3|U03|timeSinceLastSpawn~37, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[36]\, U3|U03|\spawning:timeSinceLastSpawn[36], vga_top, 1
instance = comp, \U3|U03|Add3~74\, U3|U03|Add3~74, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~39\, U3|U03|timeSinceLastSpawn~39, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[38]\, U3|U03|\spawning:timeSinceLastSpawn[38], vga_top, 1
instance = comp, \U3|U03|Add3~76\, U3|U03|Add3~76, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~40\, U3|U03|timeSinceLastSpawn~40, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[39]\, U3|U03|\spawning:timeSinceLastSpawn[39], vga_top, 1
instance = comp, \U3|U03|Add3~78\, U3|U03|Add3~78, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~41\, U3|U03|timeSinceLastSpawn~41, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[40]\, U3|U03|\spawning:timeSinceLastSpawn[40], vga_top, 1
instance = comp, \U3|U03|Add3~80\, U3|U03|Add3~80, vga_top, 1
instance = comp, \U3|U03|LessThan2~12\, U3|U03|LessThan2~12, vga_top, 1
instance = comp, \U3|U03|LessThan2~11\, U3|U03|LessThan2~11, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~45\, U3|U03|timeSinceLastSpawn~45, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[44]\, U3|U03|\spawning:timeSinceLastSpawn[44], vga_top, 1
instance = comp, \U3|U03|Add3~82\, U3|U03|Add3~82, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~42\, U3|U03|timeSinceLastSpawn~42, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[41]\, U3|U03|\spawning:timeSinceLastSpawn[41], vga_top, 1
instance = comp, \U3|U03|Add3~84\, U3|U03|Add3~84, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~43\, U3|U03|timeSinceLastSpawn~43, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[42]\, U3|U03|\spawning:timeSinceLastSpawn[42], vga_top, 1
instance = comp, \U3|U03|Add3~86\, U3|U03|Add3~86, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~44\, U3|U03|timeSinceLastSpawn~44, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[43]\, U3|U03|\spawning:timeSinceLastSpawn[43], vga_top, 1
instance = comp, \U3|U03|Add3~88\, U3|U03|Add3~88, vga_top, 1
instance = comp, \U3|U03|LessThan2~13\, U3|U03|LessThan2~13, vga_top, 1
instance = comp, \U3|U03|LessThan2~10\, U3|U03|LessThan2~10, vga_top, 1
instance = comp, \U3|U03|LessThan2~14\, U3|U03|LessThan2~14, vga_top, 1
instance = comp, \U3|U03|LessThan2~3\, U3|U03|LessThan2~3, vga_top, 1
instance = comp, \U3|U03|LessThan2~2\, U3|U03|LessThan2~2, vga_top, 1
instance = comp, \U3|U03|LessThan2~4\, U3|U03|LessThan2~4, vga_top, 1
instance = comp, \U3|U03|LessThan2~0\, U3|U03|LessThan2~0, vga_top, 1
instance = comp, \U3|U03|LessThan2~1\, U3|U03|LessThan2~1, vga_top, 1
instance = comp, \U3|U03|LessThan2~5\, U3|U03|LessThan2~5, vga_top, 1
instance = comp, \U3|U03|LessThan2~6\, U3|U03|LessThan2~6, vga_top, 1
instance = comp, \U3|U03|LessThan2~7\, U3|U03|LessThan2~7, vga_top, 1
instance = comp, \U3|U03|LessThan2~8\, U3|U03|LessThan2~8, vga_top, 1
instance = comp, \U3|U03|LessThan2~9\, U3|U03|LessThan2~9, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~21\, U3|U03|timeSinceLastSpawn~21, vga_top, 1
instance = comp, \U3|U03|Add3~90\, U3|U03|Add3~90, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~62\, U3|U03|timeSinceLastSpawn~62, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[45]\, U3|U03|\spawning:timeSinceLastSpawn[45], vga_top, 1
instance = comp, \U3|U03|Add3~92\, U3|U03|Add3~92, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~61\, U3|U03|timeSinceLastSpawn~61, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[46]\, U3|U03|\spawning:timeSinceLastSpawn[46], vga_top, 1
instance = comp, \U3|U03|Add3~94\, U3|U03|Add3~94, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~60\, U3|U03|timeSinceLastSpawn~60, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[47]\, U3|U03|\spawning:timeSinceLastSpawn[47], vga_top, 1
instance = comp, \U3|U03|Add3~96\, U3|U03|Add3~96, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~59\, U3|U03|timeSinceLastSpawn~59, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[48]\, U3|U03|\spawning:timeSinceLastSpawn[48], vga_top, 1
instance = comp, \U3|U03|Add3~98\, U3|U03|Add3~98, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~58\, U3|U03|timeSinceLastSpawn~58, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[49]\, U3|U03|\spawning:timeSinceLastSpawn[49], vga_top, 1
instance = comp, \U3|U03|Add3~100\, U3|U03|Add3~100, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~57\, U3|U03|timeSinceLastSpawn~57, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[50]\, U3|U03|\spawning:timeSinceLastSpawn[50], vga_top, 1
instance = comp, \U3|U03|Add3~102\, U3|U03|Add3~102, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~56\, U3|U03|timeSinceLastSpawn~56, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[51]\, U3|U03|\spawning:timeSinceLastSpawn[51], vga_top, 1
instance = comp, \U3|U03|Add3~104\, U3|U03|Add3~104, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~55\, U3|U03|timeSinceLastSpawn~55, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[52]\, U3|U03|\spawning:timeSinceLastSpawn[52], vga_top, 1
instance = comp, \U3|U03|Add3~106\, U3|U03|Add3~106, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~54\, U3|U03|timeSinceLastSpawn~54, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[53]\, U3|U03|\spawning:timeSinceLastSpawn[53], vga_top, 1
instance = comp, \U3|U03|Add3~108\, U3|U03|Add3~108, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~53\, U3|U03|timeSinceLastSpawn~53, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[54]\, U3|U03|\spawning:timeSinceLastSpawn[54], vga_top, 1
instance = comp, \U3|U03|Add3~110\, U3|U03|Add3~110, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~52\, U3|U03|timeSinceLastSpawn~52, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[55]\, U3|U03|\spawning:timeSinceLastSpawn[55], vga_top, 1
instance = comp, \U3|U03|Add3~112\, U3|U03|Add3~112, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~51\, U3|U03|timeSinceLastSpawn~51, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[56]\, U3|U03|\spawning:timeSinceLastSpawn[56], vga_top, 1
instance = comp, \U3|U03|Add3~114\, U3|U03|Add3~114, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~50\, U3|U03|timeSinceLastSpawn~50, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[57]\, U3|U03|\spawning:timeSinceLastSpawn[57], vga_top, 1
instance = comp, \U3|U03|Add3~116\, U3|U03|Add3~116, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~49\, U3|U03|timeSinceLastSpawn~49, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[58]\, U3|U03|\spawning:timeSinceLastSpawn[58], vga_top, 1
instance = comp, \U3|U03|Add3~118\, U3|U03|Add3~118, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~48\, U3|U03|timeSinceLastSpawn~48, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[59]\, U3|U03|\spawning:timeSinceLastSpawn[59], vga_top, 1
instance = comp, \U3|U03|Add3~120\, U3|U03|Add3~120, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~47\, U3|U03|timeSinceLastSpawn~47, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[60]\, U3|U03|\spawning:timeSinceLastSpawn[60], vga_top, 1
instance = comp, \U3|U03|Add3~122\, U3|U03|Add3~122, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~46\, U3|U03|timeSinceLastSpawn~46, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[61]\, U3|U03|\spawning:timeSinceLastSpawn[61], vga_top, 1
instance = comp, \U3|U03|Add3~124\, U3|U03|Add3~124, vga_top, 1
instance = comp, \U3|U03|timeSinceLastSpawn~63\, U3|U03|timeSinceLastSpawn~63, vga_top, 1
instance = comp, \U3|U03|spawning:timeSinceLastSpawn[62]\, U3|U03|\spawning:timeSinceLastSpawn[62], vga_top, 1
instance = comp, \U3|U03|Add3~126\, U3|U03|Add3~126, vga_top, 1
instance = comp, \U3|U03|LessThan2~16\, U3|U03|LessThan2~16, vga_top, 1
instance = comp, \U3|U03|LessThan2~15\, U3|U03|LessThan2~15, vga_top, 1
instance = comp, \U3|U03|LessThan2~17\, U3|U03|LessThan2~17, vga_top, 1
instance = comp, \U3|U03|LessThan2~18\, U3|U03|LessThan2~18, vga_top, 1
instance = comp, \U3|U03|LessThan2~19\, U3|U03|LessThan2~19, vga_top, 1
instance = comp, \U3|U03|LessThan2~20\, U3|U03|LessThan2~20, vga_top, 1
instance = comp, \U3|U03|LessThan2~21\, U3|U03|LessThan2~21, vga_top, 1
instance = comp, \U3|U03|spawning~2\, U3|U03|spawning~2, vga_top, 1
instance = comp, \U3|U03|spawn~0\, U3|U03|spawn~0, vga_top, 1
instance = comp, \U3|U03|spawn~reg0\, U3|U03|spawn~reg0, vga_top, 1
instance = comp, \U3|U03|y_pos[5]~0\, U3|U03|y_pos[5]~0, vga_top, 1
instance = comp, \U3|U03|movement:fast[0]\, U3|U03|\movement:fast[0], vga_top, 1
instance = comp, \U3|U03|movement:fast[1]~1\, U3|U03|\movement:fast[1]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[1]\, U3|U03|\movement:fast[1], vga_top, 1
instance = comp, \U3|U03|movement:fast[2]~1\, U3|U03|\movement:fast[2]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[2]\, U3|U03|\movement:fast[2], vga_top, 1
instance = comp, \U3|U03|movement:fast[3]~1\, U3|U03|\movement:fast[3]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[3]\, U3|U03|\movement:fast[3], vga_top, 1
instance = comp, \U3|U03|movement:fast[4]~1\, U3|U03|\movement:fast[4]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[4]\, U3|U03|\movement:fast[4], vga_top, 1
instance = comp, \U3|U03|movement:fast[5]~1\, U3|U03|\movement:fast[5]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[5]\, U3|U03|\movement:fast[5], vga_top, 1
instance = comp, \U3|U03|movement:fast[6]~1\, U3|U03|\movement:fast[6]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[6]\, U3|U03|\movement:fast[6], vga_top, 1
instance = comp, \U3|U03|movement:fast[7]~1\, U3|U03|\movement:fast[7]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[7]\, U3|U03|\movement:fast[7], vga_top, 1
instance = comp, \U3|U03|movement:fast[8]~1\, U3|U03|\movement:fast[8]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[8]\, U3|U03|\movement:fast[8], vga_top, 1
instance = comp, \U3|U03|movement:fast[9]~1\, U3|U03|\movement:fast[9]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[9]\, U3|U03|\movement:fast[9], vga_top, 1
instance = comp, \U3|U03|movement:fast[10]~1\, U3|U03|\movement:fast[10]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[10]\, U3|U03|\movement:fast[10], vga_top, 1
instance = comp, \U3|U03|movement:fast[11]~1\, U3|U03|\movement:fast[11]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[11]\, U3|U03|\movement:fast[11], vga_top, 1
instance = comp, \U3|U03|movement:fast[12]~1\, U3|U03|\movement:fast[12]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[12]\, U3|U03|\movement:fast[12], vga_top, 1
instance = comp, \U3|U03|movement:fast[13]~1\, U3|U03|\movement:fast[13]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[13]\, U3|U03|\movement:fast[13], vga_top, 1
instance = comp, \U3|U03|movement:fast[14]~1\, U3|U03|\movement:fast[14]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[14]\, U3|U03|\movement:fast[14], vga_top, 1
instance = comp, \U3|U03|movement:fast[15]~1\, U3|U03|\movement:fast[15]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[15]\, U3|U03|\movement:fast[15], vga_top, 1
instance = comp, \U3|U03|movement:fast[16]~1\, U3|U03|\movement:fast[16]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[16]\, U3|U03|\movement:fast[16], vga_top, 1
instance = comp, \U3|U03|movement:fast[17]~1\, U3|U03|\movement:fast[17]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[17]\, U3|U03|\movement:fast[17], vga_top, 1
instance = comp, \U3|U03|movement:fast[18]~1\, U3|U03|\movement:fast[18]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[18]\, U3|U03|\movement:fast[18], vga_top, 1
instance = comp, \U3|U03|movement:fast[19]~1\, U3|U03|\movement:fast[19]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[19]\, U3|U03|\movement:fast[19], vga_top, 1
instance = comp, \U3|U03|movement:fast[20]~1\, U3|U03|\movement:fast[20]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[20]\, U3|U03|\movement:fast[20], vga_top, 1
instance = comp, \U3|U03|movement:fast[21]~1\, U3|U03|\movement:fast[21]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[21]\, U3|U03|\movement:fast[21], vga_top, 1
instance = comp, \U3|U03|movement:fast[22]~1\, U3|U03|\movement:fast[22]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[22]\, U3|U03|\movement:fast[22], vga_top, 1
instance = comp, \U3|U03|movement:fast[23]~1\, U3|U03|\movement:fast[23]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[23]\, U3|U03|\movement:fast[23], vga_top, 1
instance = comp, \U3|U03|movement:fast[24]~1\, U3|U03|\movement:fast[24]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[24]\, U3|U03|\movement:fast[24], vga_top, 1
instance = comp, \U3|U03|movement:fast[25]~1\, U3|U03|\movement:fast[25]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[25]\, U3|U03|\movement:fast[25], vga_top, 1
instance = comp, \U3|U03|movement:fast[26]~1\, U3|U03|\movement:fast[26]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[26]\, U3|U03|\movement:fast[26], vga_top, 1
instance = comp, \U3|U03|movement:fast[27]~1\, U3|U03|\movement:fast[27]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[27]\, U3|U03|\movement:fast[27], vga_top, 1
instance = comp, \U3|U03|movement:fast[28]~1\, U3|U03|\movement:fast[28]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[28]\, U3|U03|\movement:fast[28], vga_top, 1
instance = comp, \U3|U03|movement:fast[29]~1\, U3|U03|\movement:fast[29]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[29]\, U3|U03|\movement:fast[29], vga_top, 1
instance = comp, \U3|U03|movement:fast[30]~1\, U3|U03|\movement:fast[30]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[30]\, U3|U03|\movement:fast[30], vga_top, 1
instance = comp, \U3|U03|movement:fast[31]~1\, U3|U03|\movement:fast[31]~1, vga_top, 1
instance = comp, \U3|U03|movement:fast[31]\, U3|U03|\movement:fast[31], vga_top, 1
instance = comp, \U3|U03|LessThan1~1\, U3|U03|LessThan1~1, vga_top, 1
instance = comp, \U3|U03|LessThan1~0\, U3|U03|LessThan1~0, vga_top, 1
instance = comp, \U3|U03|LessThan1~2\, U3|U03|LessThan1~2, vga_top, 1
instance = comp, \U3|U03|LessThan1~8\, U3|U03|LessThan1~8, vga_top, 1
instance = comp, \U3|U03|LessThan1~9\, U3|U03|LessThan1~9, vga_top, 1
instance = comp, \U3|U03|LessThan1~4\, U3|U03|LessThan1~4, vga_top, 1
instance = comp, \U3|U03|LessThan1~3\, U3|U03|LessThan1~3, vga_top, 1
instance = comp, \U3|U03|LessThan1~6\, U3|U03|LessThan1~6, vga_top, 1
instance = comp, \U3|U03|LessThan1~5\, U3|U03|LessThan1~5, vga_top, 1
instance = comp, \U3|U03|LessThan1~7\, U3|U03|LessThan1~7, vga_top, 1
instance = comp, \U3|U03|LessThan1~10\, U3|U03|LessThan1~10, vga_top, 1
instance = comp, \U3|U03|x_pos[31]~94\, U3|U03|x_pos[31]~94, vga_top, 1
instance = comp, \U3|U03|x_pos[31]~reg0\, U3|U03|x_pos[31]~reg0, vga_top, 1
instance = comp, \U3|U03|y_pos~1\, U3|U03|y_pos~1, vga_top, 1
instance = comp, \U3|U03|y_pos[6]~reg0feeder\, U3|U03|y_pos[6]~reg0feeder, vga_top, 1
instance = comp, \U3|U03|y_pos[6]~reg0\, U3|U03|y_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U03|y_pos~2\, U3|U03|y_pos~2, vga_top, 1
instance = comp, \U3|U03|y_pos[5]~reg0feeder\, U3|U03|y_pos[5]~reg0feeder, vga_top, 1
instance = comp, \U3|U03|y_pos[5]~reg0\, U3|U03|y_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U03|y_pos~3\, U3|U03|y_pos~3, vga_top, 1
instance = comp, \U3|U03|y_pos[3]~reg0feeder\, U3|U03|y_pos[3]~reg0feeder, vga_top, 1
instance = comp, \U3|U03|y_pos[3]~reg0\, U3|U03|y_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U03|y_pos~4\, U3|U03|y_pos~4, vga_top, 1
instance = comp, \U3|U03|y_pos[0]~reg0feeder\, U3|U03|y_pos[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U03|y_pos[0]~reg0\, U3|U03|y_pos[0]~reg0, vga_top, 1
instance = comp, \U3|LessThan22~1\, U3|LessThan22~1, vga_top, 1
instance = comp, \U3|LessThan22~3\, U3|LessThan22~3, vga_top, 1
instance = comp, \U3|LessThan22~5\, U3|LessThan22~5, vga_top, 1
instance = comp, \U3|LessThan22~7\, U3|LessThan22~7, vga_top, 1
instance = comp, \U3|LessThan22~9\, U3|LessThan22~9, vga_top, 1
instance = comp, \U3|LessThan22~11\, U3|LessThan22~11, vga_top, 1
instance = comp, \U3|LessThan22~13\, U3|LessThan22~13, vga_top, 1
instance = comp, \U3|LessThan22~15\, U3|LessThan22~15, vga_top, 1
instance = comp, \U3|LessThan22~16\, U3|LessThan22~16, vga_top, 1
instance = comp, \U3|LessThan24~25\, U3|LessThan24~25, vga_top, 1
instance = comp, \U3|LessThan24~21\, U3|LessThan24~21, vga_top, 1
instance = comp, \U3|LessThan24~23\, U3|LessThan24~23, vga_top, 1
instance = comp, \U3|LessThan24~22\, U3|LessThan24~22, vga_top, 1
instance = comp, \U3|LessThan24~1\, U3|LessThan24~1, vga_top, 1
instance = comp, \U3|LessThan24~3\, U3|LessThan24~3, vga_top, 1
instance = comp, \U3|LessThan24~5\, U3|LessThan24~5, vga_top, 1
instance = comp, \U3|LessThan24~7\, U3|LessThan24~7, vga_top, 1
instance = comp, \U3|LessThan24~9\, U3|LessThan24~9, vga_top, 1
instance = comp, \U3|LessThan24~11\, U3|LessThan24~11, vga_top, 1
instance = comp, \U3|LessThan24~13\, U3|LessThan24~13, vga_top, 1
instance = comp, \U3|LessThan24~15\, U3|LessThan24~15, vga_top, 1
instance = comp, \U3|LessThan24~17\, U3|LessThan24~17, vga_top, 1
instance = comp, \U3|LessThan24~18\, U3|LessThan24~18, vga_top, 1
instance = comp, \U3|LessThan24~20\, U3|LessThan24~20, vga_top, 1
instance = comp, \U3|LessThan24~24\, U3|LessThan24~24, vga_top, 1
instance = comp, \U3|LessThan24~26\, U3|LessThan24~26, vga_top, 1
instance = comp, \U3|Add21~0\, U3|Add21~0, vga_top, 1
instance = comp, \U3|Add21~2\, U3|Add21~2, vga_top, 1
instance = comp, \U3|Add21~4\, U3|Add21~4, vga_top, 1
instance = comp, \U3|Add21~6\, U3|Add21~6, vga_top, 1
instance = comp, \U3|Add22~0\, U3|Add22~0, vga_top, 1
instance = comp, \U3|Add22~2\, U3|Add22~2, vga_top, 1
instance = comp, \U3|Add22~4\, U3|Add22~4, vga_top, 1
instance = comp, \U3|Add22~6\, U3|Add22~6, vga_top, 1
instance = comp, \U3|Add22~8\, U3|Add22~8, vga_top, 1
instance = comp, \U3|LessThan23~1\, U3|LessThan23~1, vga_top, 1
instance = comp, \U3|LessThan23~3\, U3|LessThan23~3, vga_top, 1
instance = comp, \U3|LessThan23~5\, U3|LessThan23~5, vga_top, 1
instance = comp, \U3|LessThan23~7\, U3|LessThan23~7, vga_top, 1
instance = comp, \U3|LessThan23~9\, U3|LessThan23~9, vga_top, 1
instance = comp, \U3|LessThan23~11\, U3|LessThan23~11, vga_top, 1
instance = comp, \U3|LessThan23~13\, U3|LessThan23~13, vga_top, 1
instance = comp, \U3|LessThan23~15\, U3|LessThan23~15, vga_top, 1
instance = comp, \U3|LessThan23~16\, U3|LessThan23~16, vga_top, 1
instance = comp, \U3|colorconcat~294\, U3|colorconcat~294, vga_top, 1
instance = comp, \U3|Add23~0\, U3|Add23~0, vga_top, 1
instance = comp, \U3|Add23~2\, U3|Add23~2, vga_top, 1
instance = comp, \U3|Add23~4\, U3|Add23~4, vga_top, 1
instance = comp, \U3|Add23~6\, U3|Add23~6, vga_top, 1
instance = comp, \U3|Add23~8\, U3|Add23~8, vga_top, 1
instance = comp, \U3|Add23~10\, U3|Add23~10, vga_top, 1
instance = comp, \U3|Add23~12\, U3|Add23~12, vga_top, 1
instance = comp, \U3|Add23~14\, U3|Add23~14, vga_top, 1
instance = comp, \U3|Add23~16\, U3|Add23~16, vga_top, 1
instance = comp, \U3|Add23~18\, U3|Add23~18, vga_top, 1
instance = comp, \U3|Add23~20\, U3|Add23~20, vga_top, 1
instance = comp, \U3|Add23~22\, U3|Add23~22, vga_top, 1
instance = comp, \U3|Add23~24\, U3|Add23~24, vga_top, 1
instance = comp, \U3|Add23~26\, U3|Add23~26, vga_top, 1
instance = comp, \U3|Add23~28\, U3|Add23~28, vga_top, 1
instance = comp, \U3|Add23~30\, U3|Add23~30, vga_top, 1
instance = comp, \U3|Add23~32\, U3|Add23~32, vga_top, 1
instance = comp, \U3|Add23~34\, U3|Add23~34, vga_top, 1
instance = comp, \U3|Add23~36\, U3|Add23~36, vga_top, 1
instance = comp, \U3|Add23~38\, U3|Add23~38, vga_top, 1
instance = comp, \U3|Add23~40\, U3|Add23~40, vga_top, 1
instance = comp, \U3|Add23~42\, U3|Add23~42, vga_top, 1
instance = comp, \U3|Add23~44\, U3|Add23~44, vga_top, 1
instance = comp, \U3|Add23~46\, U3|Add23~46, vga_top, 1
instance = comp, \U3|Add23~48\, U3|Add23~48, vga_top, 1
instance = comp, \U3|Add23~50\, U3|Add23~50, vga_top, 1
instance = comp, \U3|Add23~52\, U3|Add23~52, vga_top, 1
instance = comp, \U3|Add23~54\, U3|Add23~54, vga_top, 1
instance = comp, \U3|Add23~56\, U3|Add23~56, vga_top, 1
instance = comp, \U3|LessThan25~0\, U3|LessThan25~0, vga_top, 1
instance = comp, \U3|LessThan25~3\, U3|LessThan25~3, vga_top, 1
instance = comp, \U3|LessThan25~5\, U3|LessThan25~5, vga_top, 1
instance = comp, \U3|LessThan25~7\, U3|LessThan25~7, vga_top, 1
instance = comp, \U3|LessThan25~9\, U3|LessThan25~9, vga_top, 1
instance = comp, \U3|LessThan25~11\, U3|LessThan25~11, vga_top, 1
instance = comp, \U3|LessThan25~13\, U3|LessThan25~13, vga_top, 1
instance = comp, \U3|LessThan25~15\, U3|LessThan25~15, vga_top, 1
instance = comp, \U3|LessThan25~17\, U3|LessThan25~17, vga_top, 1
instance = comp, \U3|LessThan25~19\, U3|LessThan25~19, vga_top, 1
instance = comp, \U3|LessThan25~20\, U3|LessThan25~20, vga_top, 1
instance = comp, \U3|LessThan25~22\, U3|LessThan25~22, vga_top, 1
instance = comp, \U3|LessThan25~1\, U3|LessThan25~1, vga_top, 1
instance = comp, \U3|colorconcat~295\, U3|colorconcat~295, vga_top, 1
instance = comp, \U3|colorconcat~296\, U3|colorconcat~296, vga_top, 1
instance = comp, \U3|colorconcat~297\, U3|colorconcat~297, vga_top, 1
instance = comp, \U3|colorconcat~298\, U3|colorconcat~298, vga_top, 1
instance = comp, \U3|colorconcat~299\, U3|colorconcat~299, vga_top, 1
instance = comp, \U3|U05|movement_clock~0\, U3|U05|movement_clock~0, vga_top, 1
instance = comp, \U3|U05|movement_clock~0clkctrl\, U3|U05|movement_clock~0clkctrl, vga_top, 1
instance = comp, \U3|U05|movement:fast[0]~1\, U3|U05|\movement:fast[0]~1, vga_top, 1
instance = comp, \U3|U05|spawning~0\, U3|U05|spawning~0, vga_top, 1
instance = comp, \U3|U05|spawning~1\, U3|U05|spawning~1, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~40\, U3|U05|timeSinceLastSpawn~40, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[24]\, U3|U05|\spawning:timeSinceLastSpawn[24], vga_top, 1
instance = comp, \U3|U05|Add3~0\, U3|U05|Add3~0, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~64\, U3|U05|timeSinceLastSpawn~64, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[0]\, U3|U05|\spawning:timeSinceLastSpawn[0], vga_top, 1
instance = comp, \U3|U05|Add3~2\, U3|U05|Add3~2, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~63\, U3|U05|timeSinceLastSpawn~63, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[1]\, U3|U05|\spawning:timeSinceLastSpawn[1], vga_top, 1
instance = comp, \U3|U05|Add3~4\, U3|U05|Add3~4, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~62\, U3|U05|timeSinceLastSpawn~62, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[2]\, U3|U05|\spawning:timeSinceLastSpawn[2], vga_top, 1
instance = comp, \U3|U05|Add3~6\, U3|U05|Add3~6, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~61\, U3|U05|timeSinceLastSpawn~61, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[3]\, U3|U05|\spawning:timeSinceLastSpawn[3], vga_top, 1
instance = comp, \U3|U05|Add3~8\, U3|U05|Add3~8, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~60\, U3|U05|timeSinceLastSpawn~60, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[4]\, U3|U05|\spawning:timeSinceLastSpawn[4], vga_top, 1
instance = comp, \U3|U05|Add3~10\, U3|U05|Add3~10, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~59\, U3|U05|timeSinceLastSpawn~59, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[5]\, U3|U05|\spawning:timeSinceLastSpawn[5], vga_top, 1
instance = comp, \U3|U05|Add3~12\, U3|U05|Add3~12, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~58\, U3|U05|timeSinceLastSpawn~58, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[6]\, U3|U05|\spawning:timeSinceLastSpawn[6], vga_top, 1
instance = comp, \U3|U05|Add3~14\, U3|U05|Add3~14, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~57\, U3|U05|timeSinceLastSpawn~57, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[7]\, U3|U05|\spawning:timeSinceLastSpawn[7], vga_top, 1
instance = comp, \U3|U05|Add3~16\, U3|U05|Add3~16, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~56\, U3|U05|timeSinceLastSpawn~56, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[8]\, U3|U05|\spawning:timeSinceLastSpawn[8], vga_top, 1
instance = comp, \U3|U05|Add3~18\, U3|U05|Add3~18, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~55\, U3|U05|timeSinceLastSpawn~55, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[9]\, U3|U05|\spawning:timeSinceLastSpawn[9], vga_top, 1
instance = comp, \U3|U05|Add3~20\, U3|U05|Add3~20, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~54\, U3|U05|timeSinceLastSpawn~54, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[10]\, U3|U05|\spawning:timeSinceLastSpawn[10], vga_top, 1
instance = comp, \U3|U05|Add3~22\, U3|U05|Add3~22, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~53\, U3|U05|timeSinceLastSpawn~53, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[11]\, U3|U05|\spawning:timeSinceLastSpawn[11], vga_top, 1
instance = comp, \U3|U05|Add3~24\, U3|U05|Add3~24, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~52\, U3|U05|timeSinceLastSpawn~52, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[12]\, U3|U05|\spawning:timeSinceLastSpawn[12], vga_top, 1
instance = comp, \U3|U05|Add3~26\, U3|U05|Add3~26, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~51\, U3|U05|timeSinceLastSpawn~51, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[13]\, U3|U05|\spawning:timeSinceLastSpawn[13], vga_top, 1
instance = comp, \U3|U05|Add3~28\, U3|U05|Add3~28, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~50\, U3|U05|timeSinceLastSpawn~50, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[14]\, U3|U05|\spawning:timeSinceLastSpawn[14], vga_top, 1
instance = comp, \U3|U05|Add3~30\, U3|U05|Add3~30, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~49\, U3|U05|timeSinceLastSpawn~49, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[15]\, U3|U05|\spawning:timeSinceLastSpawn[15], vga_top, 1
instance = comp, \U3|U05|Add3~32\, U3|U05|Add3~32, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~48\, U3|U05|timeSinceLastSpawn~48, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[16]\, U3|U05|\spawning:timeSinceLastSpawn[16], vga_top, 1
instance = comp, \U3|U05|Add3~34\, U3|U05|Add3~34, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~47\, U3|U05|timeSinceLastSpawn~47, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[17]\, U3|U05|\spawning:timeSinceLastSpawn[17], vga_top, 1
instance = comp, \U3|U05|Add3~36\, U3|U05|Add3~36, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~46\, U3|U05|timeSinceLastSpawn~46, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[18]\, U3|U05|\spawning:timeSinceLastSpawn[18], vga_top, 1
instance = comp, \U3|U05|Add3~38\, U3|U05|Add3~38, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~45\, U3|U05|timeSinceLastSpawn~45, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[19]\, U3|U05|\spawning:timeSinceLastSpawn[19], vga_top, 1
instance = comp, \U3|U05|Add3~40\, U3|U05|Add3~40, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~44\, U3|U05|timeSinceLastSpawn~44, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[20]\, U3|U05|\spawning:timeSinceLastSpawn[20], vga_top, 1
instance = comp, \U3|U05|Add3~42\, U3|U05|Add3~42, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~43\, U3|U05|timeSinceLastSpawn~43, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[21]\, U3|U05|\spawning:timeSinceLastSpawn[21], vga_top, 1
instance = comp, \U3|U05|Add3~44\, U3|U05|Add3~44, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~42\, U3|U05|timeSinceLastSpawn~42, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[22]\, U3|U05|\spawning:timeSinceLastSpawn[22], vga_top, 1
instance = comp, \U3|U05|Add3~46\, U3|U05|Add3~46, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~41\, U3|U05|timeSinceLastSpawn~41, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[23]\, U3|U05|\spawning:timeSinceLastSpawn[23], vga_top, 1
instance = comp, \U3|U05|Add3~48\, U3|U05|Add3~48, vga_top, 1
instance = comp, \U3|U05|LessThan2~13\, U3|U05|LessThan2~13, vga_top, 1
instance = comp, \U3|U05|LessThan2~14\, U3|U05|LessThan2~14, vga_top, 1
instance = comp, \U3|U05|LessThan2~15\, U3|U05|LessThan2~15, vga_top, 1
instance = comp, \U3|U05|LessThan2~16\, U3|U05|LessThan2~16, vga_top, 1
instance = comp, \U3|U05|LessThan2~17\, U3|U05|LessThan2~17, vga_top, 1
instance = comp, \U3|U05|LessThan2~18\, U3|U05|LessThan2~18, vga_top, 1
instance = comp, \U3|U05|LessThan2~19\, U3|U05|LessThan2~19, vga_top, 1
instance = comp, \U3|U05|LessThan2~20\, U3|U05|LessThan2~20, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~65\, U3|U05|timeSinceLastSpawn~65, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[62]\, U3|U05|\spawning:timeSinceLastSpawn[62], vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~38\, U3|U05|timeSinceLastSpawn~38, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[26]\, U3|U05|\spawning:timeSinceLastSpawn[26], vga_top, 1
instance = comp, \U3|U05|Add3~50\, U3|U05|Add3~50, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~39\, U3|U05|timeSinceLastSpawn~39, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[25]\, U3|U05|\spawning:timeSinceLastSpawn[25], vga_top, 1
instance = comp, \U3|U05|Add3~52\, U3|U05|Add3~52, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~37\, U3|U05|timeSinceLastSpawn~37, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[27]\, U3|U05|\spawning:timeSinceLastSpawn[27], vga_top, 1
instance = comp, \U3|U05|Add3~54\, U3|U05|Add3~54, vga_top, 1
instance = comp, \U3|U05|LessThan2~12\, U3|U05|LessThan2~12, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~21\, U3|U05|timeSinceLastSpawn~21, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~22\, U3|U05|timeSinceLastSpawn~22, vga_top, 1
instance = comp, \U3|U05|Add3~56\, U3|U05|Add3~56, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~36\, U3|U05|timeSinceLastSpawn~36, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[28]\, U3|U05|\spawning:timeSinceLastSpawn[28], vga_top, 1
instance = comp, \U3|U05|Add3~58\, U3|U05|Add3~58, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~34\, U3|U05|timeSinceLastSpawn~34, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~35\, U3|U05|timeSinceLastSpawn~35, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[29]\, U3|U05|\spawning:timeSinceLastSpawn[29], vga_top, 1
instance = comp, \U3|U05|Add3~60\, U3|U05|Add3~60, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~33\, U3|U05|timeSinceLastSpawn~33, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[30]\, U3|U05|\spawning:timeSinceLastSpawn[30], vga_top, 1
instance = comp, \U3|U05|Add3~62\, U3|U05|Add3~62, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~32\, U3|U05|timeSinceLastSpawn~32, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[31]\, U3|U05|\spawning:timeSinceLastSpawn[31], vga_top, 1
instance = comp, \U3|U05|Add3~64\, U3|U05|Add3~64, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~31\, U3|U05|timeSinceLastSpawn~31, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[32]\, U3|U05|\spawning:timeSinceLastSpawn[32], vga_top, 1
instance = comp, \U3|U05|Add3~66\, U3|U05|Add3~66, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~30\, U3|U05|timeSinceLastSpawn~30, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[33]\, U3|U05|\spawning:timeSinceLastSpawn[33], vga_top, 1
instance = comp, \U3|U05|Add3~68\, U3|U05|Add3~68, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~29\, U3|U05|timeSinceLastSpawn~29, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[34]\, U3|U05|\spawning:timeSinceLastSpawn[34], vga_top, 1
instance = comp, \U3|U05|Add3~70\, U3|U05|Add3~70, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~28\, U3|U05|timeSinceLastSpawn~28, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[35]\, U3|U05|\spawning:timeSinceLastSpawn[35], vga_top, 1
instance = comp, \U3|U05|Add3~72\, U3|U05|Add3~72, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~27\, U3|U05|timeSinceLastSpawn~27, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[36]\, U3|U05|\spawning:timeSinceLastSpawn[36], vga_top, 1
instance = comp, \U3|U05|Add3~74\, U3|U05|Add3~74, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~26\, U3|U05|timeSinceLastSpawn~26, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[37]\, U3|U05|\spawning:timeSinceLastSpawn[37], vga_top, 1
instance = comp, \U3|U05|Add3~76\, U3|U05|Add3~76, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~25\, U3|U05|timeSinceLastSpawn~25, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[38]\, U3|U05|\spawning:timeSinceLastSpawn[38], vga_top, 1
instance = comp, \U3|U05|Add3~78\, U3|U05|Add3~78, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~24\, U3|U05|timeSinceLastSpawn~24, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[39]\, U3|U05|\spawning:timeSinceLastSpawn[39], vga_top, 1
instance = comp, \U3|U05|Add3~80\, U3|U05|Add3~80, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~23\, U3|U05|timeSinceLastSpawn~23, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[40]\, U3|U05|\spawning:timeSinceLastSpawn[40], vga_top, 1
instance = comp, \U3|U05|Add3~82\, U3|U05|Add3~82, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~20\, U3|U05|timeSinceLastSpawn~20, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[41]\, U3|U05|\spawning:timeSinceLastSpawn[41], vga_top, 1
instance = comp, \U3|U05|Add3~84\, U3|U05|Add3~84, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~19\, U3|U05|timeSinceLastSpawn~19, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[42]\, U3|U05|\spawning:timeSinceLastSpawn[42], vga_top, 1
instance = comp, \U3|U05|Add3~86\, U3|U05|Add3~86, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~18\, U3|U05|timeSinceLastSpawn~18, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[43]\, U3|U05|\spawning:timeSinceLastSpawn[43], vga_top, 1
instance = comp, \U3|U05|Add3~88\, U3|U05|Add3~88, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~17\, U3|U05|timeSinceLastSpawn~17, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[44]\, U3|U05|\spawning:timeSinceLastSpawn[44], vga_top, 1
instance = comp, \U3|U05|Add3~90\, U3|U05|Add3~90, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~16\, U3|U05|timeSinceLastSpawn~16, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[45]\, U3|U05|\spawning:timeSinceLastSpawn[45], vga_top, 1
instance = comp, \U3|U05|Add3~92\, U3|U05|Add3~92, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~15\, U3|U05|timeSinceLastSpawn~15, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[46]\, U3|U05|\spawning:timeSinceLastSpawn[46], vga_top, 1
instance = comp, \U3|U05|Add3~94\, U3|U05|Add3~94, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~14\, U3|U05|timeSinceLastSpawn~14, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[47]\, U3|U05|\spawning:timeSinceLastSpawn[47], vga_top, 1
instance = comp, \U3|U05|Add3~96\, U3|U05|Add3~96, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~13\, U3|U05|timeSinceLastSpawn~13, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[48]\, U3|U05|\spawning:timeSinceLastSpawn[48], vga_top, 1
instance = comp, \U3|U05|Add3~98\, U3|U05|Add3~98, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~12\, U3|U05|timeSinceLastSpawn~12, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[49]\, U3|U05|\spawning:timeSinceLastSpawn[49], vga_top, 1
instance = comp, \U3|U05|Add3~100\, U3|U05|Add3~100, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~11\, U3|U05|timeSinceLastSpawn~11, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[50]\, U3|U05|\spawning:timeSinceLastSpawn[50], vga_top, 1
instance = comp, \U3|U05|Add3~102\, U3|U05|Add3~102, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~10\, U3|U05|timeSinceLastSpawn~10, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[51]\, U3|U05|\spawning:timeSinceLastSpawn[51], vga_top, 1
instance = comp, \U3|U05|Add3~104\, U3|U05|Add3~104, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~9\, U3|U05|timeSinceLastSpawn~9, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[52]\, U3|U05|\spawning:timeSinceLastSpawn[52], vga_top, 1
instance = comp, \U3|U05|Add3~106\, U3|U05|Add3~106, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~8\, U3|U05|timeSinceLastSpawn~8, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[53]\, U3|U05|\spawning:timeSinceLastSpawn[53], vga_top, 1
instance = comp, \U3|U05|Add3~108\, U3|U05|Add3~108, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~7\, U3|U05|timeSinceLastSpawn~7, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[54]\, U3|U05|\spawning:timeSinceLastSpawn[54], vga_top, 1
instance = comp, \U3|U05|Add3~110\, U3|U05|Add3~110, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~6\, U3|U05|timeSinceLastSpawn~6, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[55]\, U3|U05|\spawning:timeSinceLastSpawn[55], vga_top, 1
instance = comp, \U3|U05|Add3~112\, U3|U05|Add3~112, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~5\, U3|U05|timeSinceLastSpawn~5, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[56]\, U3|U05|\spawning:timeSinceLastSpawn[56], vga_top, 1
instance = comp, \U3|U05|Add3~114\, U3|U05|Add3~114, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~4\, U3|U05|timeSinceLastSpawn~4, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[57]\, U3|U05|\spawning:timeSinceLastSpawn[57], vga_top, 1
instance = comp, \U3|U05|Add3~116\, U3|U05|Add3~116, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~3\, U3|U05|timeSinceLastSpawn~3, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[58]\, U3|U05|\spawning:timeSinceLastSpawn[58], vga_top, 1
instance = comp, \U3|U05|Add3~118\, U3|U05|Add3~118, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~2\, U3|U05|timeSinceLastSpawn~2, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[59]\, U3|U05|\spawning:timeSinceLastSpawn[59], vga_top, 1
instance = comp, \U3|U05|Add3~120\, U3|U05|Add3~120, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~1\, U3|U05|timeSinceLastSpawn~1, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[60]\, U3|U05|\spawning:timeSinceLastSpawn[60], vga_top, 1
instance = comp, \U3|U05|Add3~122\, U3|U05|Add3~122, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~0\, U3|U05|timeSinceLastSpawn~0, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[61]\, U3|U05|\spawning:timeSinceLastSpawn[61], vga_top, 1
instance = comp, \U3|U05|Add3~124\, U3|U05|Add3~124, vga_top, 1
instance = comp, \U3|U05|timeSinceLastSpawn~66\, U3|U05|timeSinceLastSpawn~66, vga_top, 1
instance = comp, \U3|U05|spawning:timeSinceLastSpawn[63]\, U3|U05|\spawning:timeSinceLastSpawn[63], vga_top, 1
instance = comp, \U3|U05|Add3~126\, U3|U05|Add3~126, vga_top, 1
instance = comp, \U3|U05|LessThan2~5\, U3|U05|LessThan2~5, vga_top, 1
instance = comp, \U3|U05|LessThan2~7\, U3|U05|LessThan2~7, vga_top, 1
instance = comp, \U3|U05|LessThan2~6\, U3|U05|LessThan2~6, vga_top, 1
instance = comp, \U3|U05|LessThan2~8\, U3|U05|LessThan2~8, vga_top, 1
instance = comp, \U3|U05|LessThan2~3\, U3|U05|LessThan2~3, vga_top, 1
instance = comp, \U3|U05|LessThan2~1\, U3|U05|LessThan2~1, vga_top, 1
instance = comp, \U3|U05|LessThan2~0\, U3|U05|LessThan2~0, vga_top, 1
instance = comp, \U3|U05|LessThan2~2\, U3|U05|LessThan2~2, vga_top, 1
instance = comp, \U3|U05|LessThan2~4\, U3|U05|LessThan2~4, vga_top, 1
instance = comp, \U3|U05|LessThan2~9\, U3|U05|LessThan2~9, vga_top, 1
instance = comp, \U3|U05|LessThan2~10\, U3|U05|LessThan2~10, vga_top, 1
instance = comp, \U3|U05|LessThan2~11\, U3|U05|LessThan2~11, vga_top, 1
instance = comp, \U3|U05|LessThan2~21\, U3|U05|LessThan2~21, vga_top, 1
instance = comp, \U3|U05|spawn~0\, U3|U05|spawn~0, vga_top, 1
instance = comp, \U3|U05|spawn~reg0\, U3|U05|spawn~reg0, vga_top, 1
instance = comp, \U3|U05|RNG_instance[3]\, U3|U05|RNG_instance[3], vga_top, 1
instance = comp, \U3|U05|size_unsigned[2]~feeder\, U3|U05|size_unsigned[2]~feeder, vga_top, 1
instance = comp, \U3|U05|size_unsigned[2]\, U3|U05|size_unsigned[2], vga_top, 1
instance = comp, \U3|U05|size[2]~reg0feeder\, U3|U05|size[2]~reg0feeder, vga_top, 1
instance = comp, \U3|U05|size[2]~reg0\, U3|U05|size[2]~reg0, vga_top, 1
instance = comp, \U3|U05|RNG_instance[1]\, U3|U05|RNG_instance[1], vga_top, 1
instance = comp, \U3|U05|size_unsigned[0]~feeder\, U3|U05|size_unsigned[0]~feeder, vga_top, 1
instance = comp, \U3|U05|size_unsigned[0]\, U3|U05|size_unsigned[0], vga_top, 1
instance = comp, \U3|U05|size[0]~reg0feeder\, U3|U05|size[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U05|size[0]~reg0\, U3|U05|size[0]~reg0, vga_top, 1
instance = comp, \U3|U05|RNG_instance[2]\, U3|U05|RNG_instance[2], vga_top, 1
instance = comp, \U3|U05|size_unsigned[1]\, U3|U05|size_unsigned[1], vga_top, 1
instance = comp, \U3|U05|size[1]~reg0feeder\, U3|U05|size[1]~reg0feeder, vga_top, 1
instance = comp, \U3|U05|size[1]~reg0\, U3|U05|size[1]~reg0, vga_top, 1
instance = comp, \U3|Add108~0\, U3|Add108~0, vga_top, 1
instance = comp, \U3|Add108~2\, U3|Add108~2, vga_top, 1
instance = comp, \U3|Add108~4\, U3|Add108~4, vga_top, 1
instance = comp, \U3|Add108~6\, U3|Add108~6, vga_top, 1
instance = comp, \U3|Add108~8\, U3|Add108~8, vga_top, 1
instance = comp, \U3|Add108~10\, U3|Add108~10, vga_top, 1
instance = comp, \U3|Add108~12\, U3|Add108~12, vga_top, 1
instance = comp, \U3|Add108~14\, U3|Add108~14, vga_top, 1
instance = comp, \U3|Add108~16\, U3|Add108~16, vga_top, 1
instance = comp, \U3|Add108~18\, U3|Add108~18, vga_top, 1
instance = comp, \U3|Add108~20\, U3|Add108~20, vga_top, 1
instance = comp, \U3|Add108~22\, U3|Add108~22, vga_top, 1
instance = comp, \U3|Add108~24\, U3|Add108~24, vga_top, 1
instance = comp, \U3|Add108~26\, U3|Add108~26, vga_top, 1
instance = comp, \U3|Add108~28\, U3|Add108~28, vga_top, 1
instance = comp, \U3|Add108~30\, U3|Add108~30, vga_top, 1
instance = comp, \U3|Add108~32\, U3|Add108~32, vga_top, 1
instance = comp, \U3|Add108~34\, U3|Add108~34, vga_top, 1
instance = comp, \U3|Add108~36\, U3|Add108~36, vga_top, 1
instance = comp, \U3|Add108~38\, U3|Add108~38, vga_top, 1
instance = comp, \U3|Add108~40\, U3|Add108~40, vga_top, 1
instance = comp, \U3|Add108~42\, U3|Add108~42, vga_top, 1
instance = comp, \U3|Add108~44\, U3|Add108~44, vga_top, 1
instance = comp, \U3|Add108~46\, U3|Add108~46, vga_top, 1
instance = comp, \U3|Add108~48\, U3|Add108~48, vga_top, 1
instance = comp, \U3|Add108~50\, U3|Add108~50, vga_top, 1
instance = comp, \U3|Add108~52\, U3|Add108~52, vga_top, 1
instance = comp, \U3|Add108~54\, U3|Add108~54, vga_top, 1
instance = comp, \U3|U05|x_pos[0]~32\, U3|U05|x_pos[0]~32, vga_top, 1
instance = comp, \U3|U05|x_pos[0]~reg0\, U3|U05|x_pos[0]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[1]~34\, U3|U05|x_pos[1]~34, vga_top, 1
instance = comp, \U3|U05|x_pos[1]~reg0\, U3|U05|x_pos[1]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[2]~36\, U3|U05|x_pos[2]~36, vga_top, 1
instance = comp, \U3|U05|x_pos[2]~reg0\, U3|U05|x_pos[2]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[3]~38\, U3|U05|x_pos[3]~38, vga_top, 1
instance = comp, \U3|U05|x_pos[3]~reg0\, U3|U05|x_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[4]~40\, U3|U05|x_pos[4]~40, vga_top, 1
instance = comp, \U3|U05|x_pos[4]~reg0\, U3|U05|x_pos[4]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[5]~42\, U3|U05|x_pos[5]~42, vga_top, 1
instance = comp, \U3|U05|x_pos[5]~reg0\, U3|U05|x_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[6]~44\, U3|U05|x_pos[6]~44, vga_top, 1
instance = comp, \U3|U05|x_pos[6]~reg0\, U3|U05|x_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[7]~46\, U3|U05|x_pos[7]~46, vga_top, 1
instance = comp, \U3|U05|x_pos[7]~reg0\, U3|U05|x_pos[7]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[8]~48\, U3|U05|x_pos[8]~48, vga_top, 1
instance = comp, \U3|U05|x_pos[8]~reg0\, U3|U05|x_pos[8]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[9]~50\, U3|U05|x_pos[9]~50, vga_top, 1
instance = comp, \U3|U05|x_pos[9]~reg0\, U3|U05|x_pos[9]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[10]~52\, U3|U05|x_pos[10]~52, vga_top, 1
instance = comp, \U3|U05|x_pos[10]~reg0\, U3|U05|x_pos[10]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[11]~54\, U3|U05|x_pos[11]~54, vga_top, 1
instance = comp, \U3|U05|x_pos[11]~reg0\, U3|U05|x_pos[11]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[12]~56\, U3|U05|x_pos[12]~56, vga_top, 1
instance = comp, \U3|U05|x_pos[12]~reg0\, U3|U05|x_pos[12]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[13]~58\, U3|U05|x_pos[13]~58, vga_top, 1
instance = comp, \U3|U05|x_pos[13]~reg0\, U3|U05|x_pos[13]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[14]~60\, U3|U05|x_pos[14]~60, vga_top, 1
instance = comp, \U3|U05|x_pos[14]~reg0\, U3|U05|x_pos[14]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[15]~62\, U3|U05|x_pos[15]~62, vga_top, 1
instance = comp, \U3|U05|x_pos[15]~reg0\, U3|U05|x_pos[15]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[16]~64\, U3|U05|x_pos[16]~64, vga_top, 1
instance = comp, \U3|U05|x_pos[16]~reg0\, U3|U05|x_pos[16]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[17]~66\, U3|U05|x_pos[17]~66, vga_top, 1
instance = comp, \U3|U05|x_pos[17]~reg0\, U3|U05|x_pos[17]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[18]~68\, U3|U05|x_pos[18]~68, vga_top, 1
instance = comp, \U3|U05|x_pos[18]~reg0\, U3|U05|x_pos[18]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[19]~70\, U3|U05|x_pos[19]~70, vga_top, 1
instance = comp, \U3|U05|x_pos[19]~reg0\, U3|U05|x_pos[19]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[20]~72\, U3|U05|x_pos[20]~72, vga_top, 1
instance = comp, \U3|U05|x_pos[20]~reg0\, U3|U05|x_pos[20]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[21]~74\, U3|U05|x_pos[21]~74, vga_top, 1
instance = comp, \U3|U05|x_pos[21]~reg0\, U3|U05|x_pos[21]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[22]~76\, U3|U05|x_pos[22]~76, vga_top, 1
instance = comp, \U3|U05|x_pos[22]~reg0\, U3|U05|x_pos[22]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[23]~78\, U3|U05|x_pos[23]~78, vga_top, 1
instance = comp, \U3|U05|x_pos[23]~reg0\, U3|U05|x_pos[23]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[24]~80\, U3|U05|x_pos[24]~80, vga_top, 1
instance = comp, \U3|U05|x_pos[24]~reg0\, U3|U05|x_pos[24]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[25]~82\, U3|U05|x_pos[25]~82, vga_top, 1
instance = comp, \U3|U05|x_pos[25]~reg0\, U3|U05|x_pos[25]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[26]~84\, U3|U05|x_pos[26]~84, vga_top, 1
instance = comp, \U3|U05|x_pos[26]~reg0\, U3|U05|x_pos[26]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[27]~86\, U3|U05|x_pos[27]~86, vga_top, 1
instance = comp, \U3|U05|x_pos[28]~88\, U3|U05|x_pos[28]~88, vga_top, 1
instance = comp, \U3|U05|x_pos[28]~reg0\, U3|U05|x_pos[28]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[29]~90\, U3|U05|x_pos[29]~90, vga_top, 1
instance = comp, \U3|U05|x_pos[29]~reg0\, U3|U05|x_pos[29]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[30]~92\, U3|U05|x_pos[30]~92, vga_top, 1
instance = comp, \U3|U05|x_pos[30]~reg0\, U3|U05|x_pos[30]~reg0, vga_top, 1
instance = comp, \U3|U05|x_pos[31]~94\, U3|U05|x_pos[31]~94, vga_top, 1
instance = comp, \U3|U05|x_pos[31]~reg0\, U3|U05|x_pos[31]~reg0, vga_top, 1
instance = comp, \U3|LessThan112~1\, U3|LessThan112~1, vga_top, 1
instance = comp, \U3|LessThan112~3\, U3|LessThan112~3, vga_top, 1
instance = comp, \U3|LessThan112~5\, U3|LessThan112~5, vga_top, 1
instance = comp, \U3|LessThan112~7\, U3|LessThan112~7, vga_top, 1
instance = comp, \U3|LessThan112~9\, U3|LessThan112~9, vga_top, 1
instance = comp, \U3|LessThan112~11\, U3|LessThan112~11, vga_top, 1
instance = comp, \U3|LessThan112~13\, U3|LessThan112~13, vga_top, 1
instance = comp, \U3|LessThan112~15\, U3|LessThan112~15, vga_top, 1
instance = comp, \U3|LessThan112~17\, U3|LessThan112~17, vga_top, 1
instance = comp, \U3|LessThan112~19\, U3|LessThan112~19, vga_top, 1
instance = comp, \U3|LessThan112~21\, U3|LessThan112~21, vga_top, 1
instance = comp, \U3|LessThan112~23\, U3|LessThan112~23, vga_top, 1
instance = comp, \U3|LessThan112~25\, U3|LessThan112~25, vga_top, 1
instance = comp, \U3|LessThan112~27\, U3|LessThan112~27, vga_top, 1
instance = comp, \U3|LessThan112~29\, U3|LessThan112~29, vga_top, 1
instance = comp, \U3|LessThan112~31\, U3|LessThan112~31, vga_top, 1
instance = comp, \U3|LessThan112~33\, U3|LessThan112~33, vga_top, 1
instance = comp, \U3|LessThan112~35\, U3|LessThan112~35, vga_top, 1
instance = comp, \U3|LessThan112~37\, U3|LessThan112~37, vga_top, 1
instance = comp, \U3|LessThan112~39\, U3|LessThan112~39, vga_top, 1
instance = comp, \U3|LessThan112~41\, U3|LessThan112~41, vga_top, 1
instance = comp, \U3|LessThan112~43\, U3|LessThan112~43, vga_top, 1
instance = comp, \U3|LessThan112~45\, U3|LessThan112~45, vga_top, 1
instance = comp, \U3|LessThan112~47\, U3|LessThan112~47, vga_top, 1
instance = comp, \U3|LessThan112~49\, U3|LessThan112~49, vga_top, 1
instance = comp, \U3|LessThan112~51\, U3|LessThan112~51, vga_top, 1
instance = comp, \U3|LessThan112~53\, U3|LessThan112~53, vga_top, 1
instance = comp, \U3|LessThan112~55\, U3|LessThan112~55, vga_top, 1
instance = comp, \U3|LessThan112~56\, U3|LessThan112~56, vga_top, 1
instance = comp, \U3|alien~3\, U3|alien~3, vga_top, 1
instance = comp, \U3|alien[3].collision\, U3|alien[3].collision, vga_top, 1
instance = comp, \U3|U05|alive~0\, U3|U05|alive~0, vga_top, 1
instance = comp, \U3|U05|alive~reg0feeder\, U3|U05|alive~reg0feeder, vga_top, 1
instance = comp, \U3|U05|alive~reg0\, U3|U05|alive~reg0, vga_top, 1
instance = comp, \U3|U05|y_pos[30]~0\, U3|U05|y_pos[30]~0, vga_top, 1
instance = comp, \U3|U05|movement:fast[0]\, U3|U05|\movement:fast[0], vga_top, 1
instance = comp, \U3|U05|movement:fast[1]~1\, U3|U05|\movement:fast[1]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[1]\, U3|U05|\movement:fast[1], vga_top, 1
instance = comp, \U3|U05|movement:fast[2]~1\, U3|U05|\movement:fast[2]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[2]\, U3|U05|\movement:fast[2], vga_top, 1
instance = comp, \U3|U05|movement:fast[3]~1\, U3|U05|\movement:fast[3]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[3]\, U3|U05|\movement:fast[3], vga_top, 1
instance = comp, \U3|U05|movement:fast[4]~1\, U3|U05|\movement:fast[4]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[4]\, U3|U05|\movement:fast[4], vga_top, 1
instance = comp, \U3|U05|movement:fast[5]~1\, U3|U05|\movement:fast[5]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[5]\, U3|U05|\movement:fast[5], vga_top, 1
instance = comp, \U3|U05|movement:fast[6]~1\, U3|U05|\movement:fast[6]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[6]\, U3|U05|\movement:fast[6], vga_top, 1
instance = comp, \U3|U05|movement:fast[7]~1\, U3|U05|\movement:fast[7]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[7]\, U3|U05|\movement:fast[7], vga_top, 1
instance = comp, \U3|U05|movement:fast[8]~1\, U3|U05|\movement:fast[8]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[8]\, U3|U05|\movement:fast[8], vga_top, 1
instance = comp, \U3|U05|movement:fast[9]~1\, U3|U05|\movement:fast[9]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[9]\, U3|U05|\movement:fast[9], vga_top, 1
instance = comp, \U3|U05|movement:fast[10]~1\, U3|U05|\movement:fast[10]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[10]\, U3|U05|\movement:fast[10], vga_top, 1
instance = comp, \U3|U05|movement:fast[11]~1\, U3|U05|\movement:fast[11]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[11]\, U3|U05|\movement:fast[11], vga_top, 1
instance = comp, \U3|U05|movement:fast[12]~1\, U3|U05|\movement:fast[12]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[12]\, U3|U05|\movement:fast[12], vga_top, 1
instance = comp, \U3|U05|movement:fast[13]~1\, U3|U05|\movement:fast[13]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[13]\, U3|U05|\movement:fast[13], vga_top, 1
instance = comp, \U3|U05|movement:fast[14]~1\, U3|U05|\movement:fast[14]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[14]\, U3|U05|\movement:fast[14], vga_top, 1
instance = comp, \U3|U05|movement:fast[15]~1\, U3|U05|\movement:fast[15]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[15]\, U3|U05|\movement:fast[15], vga_top, 1
instance = comp, \U3|U05|movement:fast[16]~1\, U3|U05|\movement:fast[16]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[16]\, U3|U05|\movement:fast[16], vga_top, 1
instance = comp, \U3|U05|movement:fast[17]~1\, U3|U05|\movement:fast[17]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[17]\, U3|U05|\movement:fast[17], vga_top, 1
instance = comp, \U3|U05|movement:fast[18]~1\, U3|U05|\movement:fast[18]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[18]\, U3|U05|\movement:fast[18], vga_top, 1
instance = comp, \U3|U05|movement:fast[19]~1\, U3|U05|\movement:fast[19]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[19]\, U3|U05|\movement:fast[19], vga_top, 1
instance = comp, \U3|U05|movement:fast[20]~1\, U3|U05|\movement:fast[20]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[20]\, U3|U05|\movement:fast[20], vga_top, 1
instance = comp, \U3|U05|movement:fast[21]~1\, U3|U05|\movement:fast[21]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[21]\, U3|U05|\movement:fast[21], vga_top, 1
instance = comp, \U3|U05|movement:fast[22]~1\, U3|U05|\movement:fast[22]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[22]\, U3|U05|\movement:fast[22], vga_top, 1
instance = comp, \U3|U05|movement:fast[23]~1\, U3|U05|\movement:fast[23]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[23]\, U3|U05|\movement:fast[23], vga_top, 1
instance = comp, \U3|U05|movement:fast[24]~1\, U3|U05|\movement:fast[24]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[24]\, U3|U05|\movement:fast[24], vga_top, 1
instance = comp, \U3|U05|movement:fast[25]~1\, U3|U05|\movement:fast[25]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[25]\, U3|U05|\movement:fast[25], vga_top, 1
instance = comp, \U3|U05|movement:fast[26]~1\, U3|U05|\movement:fast[26]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[26]\, U3|U05|\movement:fast[26], vga_top, 1
instance = comp, \U3|U05|movement:fast[27]~1\, U3|U05|\movement:fast[27]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[27]\, U3|U05|\movement:fast[27], vga_top, 1
instance = comp, \U3|U05|movement:fast[28]~1\, U3|U05|\movement:fast[28]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[28]\, U3|U05|\movement:fast[28], vga_top, 1
instance = comp, \U3|U05|movement:fast[29]~1\, U3|U05|\movement:fast[29]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[29]\, U3|U05|\movement:fast[29], vga_top, 1
instance = comp, \U3|U05|movement:fast[30]~1\, U3|U05|\movement:fast[30]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[30]\, U3|U05|\movement:fast[30], vga_top, 1
instance = comp, \U3|U05|movement:fast[31]~1\, U3|U05|\movement:fast[31]~1, vga_top, 1
instance = comp, \U3|U05|movement:fast[31]\, U3|U05|\movement:fast[31], vga_top, 1
instance = comp, \U3|U05|LessThan1~8\, U3|U05|LessThan1~8, vga_top, 1
instance = comp, \U3|U05|LessThan1~9\, U3|U05|LessThan1~9, vga_top, 1
instance = comp, \U3|U05|LessThan1~0\, U3|U05|LessThan1~0, vga_top, 1
instance = comp, \U3|U05|LessThan1~1\, U3|U05|LessThan1~1, vga_top, 1
instance = comp, \U3|U05|LessThan1~2\, U3|U05|LessThan1~2, vga_top, 1
instance = comp, \U3|U05|LessThan1~6\, U3|U05|LessThan1~6, vga_top, 1
instance = comp, \U3|U05|LessThan1~5\, U3|U05|LessThan1~5, vga_top, 1
instance = comp, \U3|U05|LessThan1~4\, U3|U05|LessThan1~4, vga_top, 1
instance = comp, \U3|U05|LessThan1~3\, U3|U05|LessThan1~3, vga_top, 1
instance = comp, \U3|U05|LessThan1~7\, U3|U05|LessThan1~7, vga_top, 1
instance = comp, \U3|U05|LessThan1~10\, U3|U05|LessThan1~10, vga_top, 1
instance = comp, \U3|U05|x_pos[27]~reg0\, U3|U05|x_pos[27]~reg0, vga_top, 1
instance = comp, \U3|Add27~0\, U3|Add27~0, vga_top, 1
instance = comp, \U3|Add27~2\, U3|Add27~2, vga_top, 1
instance = comp, \U3|Add27~4\, U3|Add27~4, vga_top, 1
instance = comp, \U3|Add27~6\, U3|Add27~6, vga_top, 1
instance = comp, \U3|Add29~0\, U3|Add29~0, vga_top, 1
instance = comp, \U3|Add29~2\, U3|Add29~2, vga_top, 1
instance = comp, \U3|Add29~4\, U3|Add29~4, vga_top, 1
instance = comp, \U3|Add29~6\, U3|Add29~6, vga_top, 1
instance = comp, \U3|Add29~8\, U3|Add29~8, vga_top, 1
instance = comp, \U3|Add29~10\, U3|Add29~10, vga_top, 1
instance = comp, \U3|Add29~12\, U3|Add29~12, vga_top, 1
instance = comp, \U3|Add29~14\, U3|Add29~14, vga_top, 1
instance = comp, \U3|Add29~16\, U3|Add29~16, vga_top, 1
instance = comp, \U3|Add29~18\, U3|Add29~18, vga_top, 1
instance = comp, \U3|Add29~20\, U3|Add29~20, vga_top, 1
instance = comp, \U3|Add29~22\, U3|Add29~22, vga_top, 1
instance = comp, \U3|Add29~24\, U3|Add29~24, vga_top, 1
instance = comp, \U3|Add29~26\, U3|Add29~26, vga_top, 1
instance = comp, \U3|Add29~28\, U3|Add29~28, vga_top, 1
instance = comp, \U3|Add29~30\, U3|Add29~30, vga_top, 1
instance = comp, \U3|Add29~32\, U3|Add29~32, vga_top, 1
instance = comp, \U3|Add29~34\, U3|Add29~34, vga_top, 1
instance = comp, \U3|Add29~36\, U3|Add29~36, vga_top, 1
instance = comp, \U3|Add29~38\, U3|Add29~38, vga_top, 1
instance = comp, \U3|Add29~40\, U3|Add29~40, vga_top, 1
instance = comp, \U3|Add29~42\, U3|Add29~42, vga_top, 1
instance = comp, \U3|Add29~44\, U3|Add29~44, vga_top, 1
instance = comp, \U3|Add29~46\, U3|Add29~46, vga_top, 1
instance = comp, \U3|Add29~48\, U3|Add29~48, vga_top, 1
instance = comp, \U3|Add29~50\, U3|Add29~50, vga_top, 1
instance = comp, \U3|Add29~52\, U3|Add29~52, vga_top, 1
instance = comp, \U3|Add29~54\, U3|Add29~54, vga_top, 1
instance = comp, \U3|LessThan33~23\, U3|LessThan33~23, vga_top, 1
instance = comp, \U3|LessThan33~22\, U3|LessThan33~22, vga_top, 1
instance = comp, \U3|LessThan33~24\, U3|LessThan33~24, vga_top, 1
instance = comp, \U3|colorconcat~308\, U3|colorconcat~308, vga_top, 1
instance = comp, \U3|Add29~56\, U3|Add29~56, vga_top, 1
instance = comp, \U3|U05|y_pos~1\, U3|U05|y_pos~1, vga_top, 1
instance = comp, \U3|U05|y_pos[6]~reg0feeder\, U3|U05|y_pos[6]~reg0feeder, vga_top, 1
instance = comp, \U3|U05|y_pos[6]~reg0\, U3|U05|y_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U05|y_pos~2\, U3|U05|y_pos~2, vga_top, 1
instance = comp, \U3|U05|y_pos[5]~reg0\, U3|U05|y_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U05|y_pos~3\, U3|U05|y_pos~3, vga_top, 1
instance = comp, \U3|U05|y_pos[3]~reg0feeder\, U3|U05|y_pos[3]~reg0feeder, vga_top, 1
instance = comp, \U3|U05|y_pos[3]~reg0\, U3|U05|y_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U05|y_pos~4\, U3|U05|y_pos~4, vga_top, 1
instance = comp, \U3|U05|y_pos[0]~reg0feeder\, U3|U05|y_pos[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U05|y_pos[0]~reg0\, U3|U05|y_pos[0]~reg0, vga_top, 1
instance = comp, \U3|LessThan30~1\, U3|LessThan30~1, vga_top, 1
instance = comp, \U3|LessThan30~3\, U3|LessThan30~3, vga_top, 1
instance = comp, \U3|LessThan30~5\, U3|LessThan30~5, vga_top, 1
instance = comp, \U3|LessThan30~7\, U3|LessThan30~7, vga_top, 1
instance = comp, \U3|LessThan30~9\, U3|LessThan30~9, vga_top, 1
instance = comp, \U3|LessThan30~11\, U3|LessThan30~11, vga_top, 1
instance = comp, \U3|LessThan30~13\, U3|LessThan30~13, vga_top, 1
instance = comp, \U3|LessThan30~15\, U3|LessThan30~15, vga_top, 1
instance = comp, \U3|LessThan30~16\, U3|LessThan30~16, vga_top, 1
instance = comp, \U3|Add28~0\, U3|Add28~0, vga_top, 1
instance = comp, \U3|Add28~2\, U3|Add28~2, vga_top, 1
instance = comp, \U3|Add28~4\, U3|Add28~4, vga_top, 1
instance = comp, \U3|Add28~6\, U3|Add28~6, vga_top, 1
instance = comp, \U3|Add28~8\, U3|Add28~8, vga_top, 1
instance = comp, \U3|LessThan31~1\, U3|LessThan31~1, vga_top, 1
instance = comp, \U3|LessThan31~3\, U3|LessThan31~3, vga_top, 1
instance = comp, \U3|LessThan31~5\, U3|LessThan31~5, vga_top, 1
instance = comp, \U3|LessThan31~7\, U3|LessThan31~7, vga_top, 1
instance = comp, \U3|LessThan31~9\, U3|LessThan31~9, vga_top, 1
instance = comp, \U3|LessThan31~11\, U3|LessThan31~11, vga_top, 1
instance = comp, \U3|LessThan31~13\, U3|LessThan31~13, vga_top, 1
instance = comp, \U3|LessThan31~15\, U3|LessThan31~15, vga_top, 1
instance = comp, \U3|LessThan31~16\, U3|LessThan31~16, vga_top, 1
instance = comp, \U3|LessThan32~23\, U3|LessThan32~23, vga_top, 1
instance = comp, \U3|LessThan32~22\, U3|LessThan32~22, vga_top, 1
instance = comp, \U3|LessThan32~21\, U3|LessThan32~21, vga_top, 1
instance = comp, \U3|LessThan32~1\, U3|LessThan32~1, vga_top, 1
instance = comp, \U3|LessThan32~3\, U3|LessThan32~3, vga_top, 1
instance = comp, \U3|LessThan32~5\, U3|LessThan32~5, vga_top, 1
instance = comp, \U3|LessThan32~7\, U3|LessThan32~7, vga_top, 1
instance = comp, \U3|LessThan32~9\, U3|LessThan32~9, vga_top, 1
instance = comp, \U3|LessThan32~11\, U3|LessThan32~11, vga_top, 1
instance = comp, \U3|LessThan32~13\, U3|LessThan32~13, vga_top, 1
instance = comp, \U3|LessThan32~15\, U3|LessThan32~15, vga_top, 1
instance = comp, \U3|LessThan32~17\, U3|LessThan32~17, vga_top, 1
instance = comp, \U3|LessThan32~18\, U3|LessThan32~18, vga_top, 1
instance = comp, \U3|LessThan32~20\, U3|LessThan32~20, vga_top, 1
instance = comp, \U3|LessThan32~24\, U3|LessThan32~24, vga_top, 1
instance = comp, \U3|LessThan32~25\, U3|LessThan32~25, vga_top, 1
instance = comp, \U3|LessThan32~26\, U3|LessThan32~26, vga_top, 1
instance = comp, \U3|colorconcat~309\, U3|colorconcat~309, vga_top, 1
instance = comp, \U3|colorconcat~310\, U3|colorconcat~310, vga_top, 1
instance = comp, \U3|LessThan33~0\, U3|LessThan33~0, vga_top, 1
instance = comp, \U3|LessThan33~21\, U3|LessThan33~21, vga_top, 1
instance = comp, \U3|LessThan33~2\, U3|LessThan33~2, vga_top, 1
instance = comp, \U3|LessThan33~4\, U3|LessThan33~4, vga_top, 1
instance = comp, \U3|LessThan33~6\, U3|LessThan33~6, vga_top, 1
instance = comp, \U3|LessThan33~8\, U3|LessThan33~8, vga_top, 1
instance = comp, \U3|LessThan33~10\, U3|LessThan33~10, vga_top, 1
instance = comp, \U3|LessThan33~12\, U3|LessThan33~12, vga_top, 1
instance = comp, \U3|LessThan33~14\, U3|LessThan33~14, vga_top, 1
instance = comp, \U3|LessThan33~16\, U3|LessThan33~16, vga_top, 1
instance = comp, \U3|LessThan33~18\, U3|LessThan33~18, vga_top, 1
instance = comp, \U3|LessThan33~19\, U3|LessThan33~19, vga_top, 1
instance = comp, \U3|colorconcat~306\, U3|colorconcat~306, vga_top, 1
instance = comp, \U3|colorconcat~307\, U3|colorconcat~307, vga_top, 1
instance = comp, \U3|colorconcat~311\, U3|colorconcat~311, vga_top, 1
instance = comp, \U3|U04|movement_clock~0\, U3|U04|movement_clock~0, vga_top, 1
instance = comp, \U3|U04|movement_clock~0clkctrl\, U3|U04|movement_clock~0clkctrl, vga_top, 1
instance = comp, \U3|U04|movement:fast[0]~1\, U3|U04|\movement:fast[0]~1, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~54\, U3|U04|timeSinceLastSpawn~54, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[55]\, U3|U04|\spawning:timeSinceLastSpawn[55], vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~1\, U3|U04|timeSinceLastSpawn~1, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[28]\, U3|U04|\spawning:timeSinceLastSpawn[28], vga_top, 1
instance = comp, \U3|U04|spawning~0\, U3|U04|spawning~0, vga_top, 1
instance = comp, \U3|U04|Add3~0\, U3|U04|Add3~0, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~30\, U3|U04|timeSinceLastSpawn~30, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[0]\, U3|U04|\spawning:timeSinceLastSpawn[0], vga_top, 1
instance = comp, \U3|U04|Add3~2\, U3|U04|Add3~2, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~29\, U3|U04|timeSinceLastSpawn~29, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[1]\, U3|U04|\spawning:timeSinceLastSpawn[1], vga_top, 1
instance = comp, \U3|U04|Add3~4\, U3|U04|Add3~4, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~28\, U3|U04|timeSinceLastSpawn~28, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[2]\, U3|U04|\spawning:timeSinceLastSpawn[2], vga_top, 1
instance = comp, \U3|U04|Add3~6\, U3|U04|Add3~6, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~27\, U3|U04|timeSinceLastSpawn~27, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[3]\, U3|U04|\spawning:timeSinceLastSpawn[3], vga_top, 1
instance = comp, \U3|U04|Add3~8\, U3|U04|Add3~8, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~26\, U3|U04|timeSinceLastSpawn~26, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[4]\, U3|U04|\spawning:timeSinceLastSpawn[4], vga_top, 1
instance = comp, \U3|U04|Add3~10\, U3|U04|Add3~10, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~25\, U3|U04|timeSinceLastSpawn~25, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[5]\, U3|U04|\spawning:timeSinceLastSpawn[5], vga_top, 1
instance = comp, \U3|U04|Add3~12\, U3|U04|Add3~12, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~24\, U3|U04|timeSinceLastSpawn~24, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[6]\, U3|U04|\spawning:timeSinceLastSpawn[6], vga_top, 1
instance = comp, \U3|U04|Add3~14\, U3|U04|Add3~14, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~23\, U3|U04|timeSinceLastSpawn~23, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[7]\, U3|U04|\spawning:timeSinceLastSpawn[7], vga_top, 1
instance = comp, \U3|U04|Add3~16\, U3|U04|Add3~16, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~22\, U3|U04|timeSinceLastSpawn~22, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[8]\, U3|U04|\spawning:timeSinceLastSpawn[8], vga_top, 1
instance = comp, \U3|U04|Add3~18\, U3|U04|Add3~18, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~21\, U3|U04|timeSinceLastSpawn~21, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[9]\, U3|U04|\spawning:timeSinceLastSpawn[9], vga_top, 1
instance = comp, \U3|U04|Add3~20\, U3|U04|Add3~20, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~20\, U3|U04|timeSinceLastSpawn~20, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[10]\, U3|U04|\spawning:timeSinceLastSpawn[10], vga_top, 1
instance = comp, \U3|U04|Add3~22\, U3|U04|Add3~22, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~19\, U3|U04|timeSinceLastSpawn~19, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[11]\, U3|U04|\spawning:timeSinceLastSpawn[11], vga_top, 1
instance = comp, \U3|U04|Add3~24\, U3|U04|Add3~24, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~18\, U3|U04|timeSinceLastSpawn~18, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[12]\, U3|U04|\spawning:timeSinceLastSpawn[12], vga_top, 1
instance = comp, \U3|U04|Add3~26\, U3|U04|Add3~26, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~17\, U3|U04|timeSinceLastSpawn~17, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[13]\, U3|U04|\spawning:timeSinceLastSpawn[13], vga_top, 1
instance = comp, \U3|U04|Add3~28\, U3|U04|Add3~28, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~16\, U3|U04|timeSinceLastSpawn~16, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[14]\, U3|U04|\spawning:timeSinceLastSpawn[14], vga_top, 1
instance = comp, \U3|U04|Add3~30\, U3|U04|Add3~30, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~15\, U3|U04|timeSinceLastSpawn~15, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[15]\, U3|U04|\spawning:timeSinceLastSpawn[15], vga_top, 1
instance = comp, \U3|U04|Add3~32\, U3|U04|Add3~32, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~14\, U3|U04|timeSinceLastSpawn~14, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[16]\, U3|U04|\spawning:timeSinceLastSpawn[16], vga_top, 1
instance = comp, \U3|U04|Add3~34\, U3|U04|Add3~34, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~13\, U3|U04|timeSinceLastSpawn~13, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[17]\, U3|U04|\spawning:timeSinceLastSpawn[17], vga_top, 1
instance = comp, \U3|U04|Add3~36\, U3|U04|Add3~36, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~12\, U3|U04|timeSinceLastSpawn~12, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[18]\, U3|U04|\spawning:timeSinceLastSpawn[18], vga_top, 1
instance = comp, \U3|U04|Add3~38\, U3|U04|Add3~38, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~11\, U3|U04|timeSinceLastSpawn~11, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[19]\, U3|U04|\spawning:timeSinceLastSpawn[19], vga_top, 1
instance = comp, \U3|U04|Add3~40\, U3|U04|Add3~40, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~10\, U3|U04|timeSinceLastSpawn~10, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[20]\, U3|U04|\spawning:timeSinceLastSpawn[20], vga_top, 1
instance = comp, \U3|U04|Add3~42\, U3|U04|Add3~42, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~9\, U3|U04|timeSinceLastSpawn~9, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[21]\, U3|U04|\spawning:timeSinceLastSpawn[21], vga_top, 1
instance = comp, \U3|U04|Add3~44\, U3|U04|Add3~44, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~8\, U3|U04|timeSinceLastSpawn~8, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[22]\, U3|U04|\spawning:timeSinceLastSpawn[22], vga_top, 1
instance = comp, \U3|U04|Add3~46\, U3|U04|Add3~46, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~7\, U3|U04|timeSinceLastSpawn~7, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[23]\, U3|U04|\spawning:timeSinceLastSpawn[23], vga_top, 1
instance = comp, \U3|U04|Add3~48\, U3|U04|Add3~48, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~6\, U3|U04|timeSinceLastSpawn~6, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[24]\, U3|U04|\spawning:timeSinceLastSpawn[24], vga_top, 1
instance = comp, \U3|U04|Add3~50\, U3|U04|Add3~50, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~5\, U3|U04|timeSinceLastSpawn~5, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[25]\, U3|U04|\spawning:timeSinceLastSpawn[25], vga_top, 1
instance = comp, \U3|U04|Add3~52\, U3|U04|Add3~52, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~3\, U3|U04|timeSinceLastSpawn~3, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[26]\, U3|U04|\spawning:timeSinceLastSpawn[26], vga_top, 1
instance = comp, \U3|U04|Add3~54\, U3|U04|Add3~54, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~2\, U3|U04|timeSinceLastSpawn~2, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[27]\, U3|U04|\spawning:timeSinceLastSpawn[27], vga_top, 1
instance = comp, \U3|U04|Add3~56\, U3|U04|Add3~56, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~0\, U3|U04|timeSinceLastSpawn~0, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[29]\, U3|U04|\spawning:timeSinceLastSpawn[29], vga_top, 1
instance = comp, \U3|U04|Add3~58\, U3|U04|Add3~58, vga_top, 1
instance = comp, \U3|U04|LessThan2~0\, U3|U04|LessThan2~0, vga_top, 1
instance = comp, \U3|U04|LessThan2~7\, U3|U04|LessThan2~7, vga_top, 1
instance = comp, \U3|U04|LessThan2~2\, U3|U04|LessThan2~2, vga_top, 1
instance = comp, \U3|U04|LessThan2~3\, U3|U04|LessThan2~3, vga_top, 1
instance = comp, \U3|U04|LessThan2~4\, U3|U04|LessThan2~4, vga_top, 1
instance = comp, \U3|U04|LessThan2~5\, U3|U04|LessThan2~5, vga_top, 1
instance = comp, \U3|U04|LessThan2~1\, U3|U04|LessThan2~1, vga_top, 1
instance = comp, \U3|U04|LessThan2~6\, U3|U04|LessThan2~6, vga_top, 1
instance = comp, \U3|U04|LessThan2~8\, U3|U04|LessThan2~8, vga_top, 1
instance = comp, \U3|U04|LessThan2~9\, U3|U04|LessThan2~9, vga_top, 1
instance = comp, \U3|U04|LessThan2~10\, U3|U04|LessThan2~10, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~4\, U3|U04|timeSinceLastSpawn~4, vga_top, 1
instance = comp, \U3|U04|Add3~60\, U3|U04|Add3~60, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~31\, U3|U04|timeSinceLastSpawn~31, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[30]\, U3|U04|\spawning:timeSinceLastSpawn[30], vga_top, 1
instance = comp, \U3|U04|Add3~62\, U3|U04|Add3~62, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~32\, U3|U04|timeSinceLastSpawn~32, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[31]\, U3|U04|\spawning:timeSinceLastSpawn[31], vga_top, 1
instance = comp, \U3|U04|Add3~64\, U3|U04|Add3~64, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~33\, U3|U04|timeSinceLastSpawn~33, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[32]\, U3|U04|\spawning:timeSinceLastSpawn[32], vga_top, 1
instance = comp, \U3|U04|Add3~66\, U3|U04|Add3~66, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~34\, U3|U04|timeSinceLastSpawn~34, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[33]\, U3|U04|\spawning:timeSinceLastSpawn[33], vga_top, 1
instance = comp, \U3|U04|Add3~68\, U3|U04|Add3~68, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~35\, U3|U04|timeSinceLastSpawn~35, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[34]\, U3|U04|\spawning:timeSinceLastSpawn[34], vga_top, 1
instance = comp, \U3|U04|Add3~70\, U3|U04|Add3~70, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~36\, U3|U04|timeSinceLastSpawn~36, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[35]\, U3|U04|\spawning:timeSinceLastSpawn[35], vga_top, 1
instance = comp, \U3|U04|Add3~72\, U3|U04|Add3~72, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~37\, U3|U04|timeSinceLastSpawn~37, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[36]\, U3|U04|\spawning:timeSinceLastSpawn[36], vga_top, 1
instance = comp, \U3|U04|Add3~74\, U3|U04|Add3~74, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~38\, U3|U04|timeSinceLastSpawn~38, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[37]\, U3|U04|\spawning:timeSinceLastSpawn[37], vga_top, 1
instance = comp, \U3|U04|Add3~76\, U3|U04|Add3~76, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~39\, U3|U04|timeSinceLastSpawn~39, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[38]\, U3|U04|\spawning:timeSinceLastSpawn[38], vga_top, 1
instance = comp, \U3|U04|Add3~78\, U3|U04|Add3~78, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~40\, U3|U04|timeSinceLastSpawn~40, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[39]\, U3|U04|\spawning:timeSinceLastSpawn[39], vga_top, 1
instance = comp, \U3|U04|Add3~80\, U3|U04|Add3~80, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~41\, U3|U04|timeSinceLastSpawn~41, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[40]\, U3|U04|\spawning:timeSinceLastSpawn[40], vga_top, 1
instance = comp, \U3|U04|Add3~82\, U3|U04|Add3~82, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~42\, U3|U04|timeSinceLastSpawn~42, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[41]\, U3|U04|\spawning:timeSinceLastSpawn[41], vga_top, 1
instance = comp, \U3|U04|Add3~84\, U3|U04|Add3~84, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~43\, U3|U04|timeSinceLastSpawn~43, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[42]\, U3|U04|\spawning:timeSinceLastSpawn[42], vga_top, 1
instance = comp, \U3|U04|Add3~86\, U3|U04|Add3~86, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~44\, U3|U04|timeSinceLastSpawn~44, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[43]\, U3|U04|\spawning:timeSinceLastSpawn[43], vga_top, 1
instance = comp, \U3|U04|Add3~88\, U3|U04|Add3~88, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~45\, U3|U04|timeSinceLastSpawn~45, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[44]\, U3|U04|\spawning:timeSinceLastSpawn[44], vga_top, 1
instance = comp, \U3|U04|Add3~90\, U3|U04|Add3~90, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~46\, U3|U04|timeSinceLastSpawn~46, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[45]\, U3|U04|\spawning:timeSinceLastSpawn[45], vga_top, 1
instance = comp, \U3|U04|Add3~92\, U3|U04|Add3~92, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~63\, U3|U04|timeSinceLastSpawn~63, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[46]\, U3|U04|\spawning:timeSinceLastSpawn[46], vga_top, 1
instance = comp, \U3|U04|Add3~94\, U3|U04|Add3~94, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~62\, U3|U04|timeSinceLastSpawn~62, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[47]\, U3|U04|\spawning:timeSinceLastSpawn[47], vga_top, 1
instance = comp, \U3|U04|Add3~96\, U3|U04|Add3~96, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~61\, U3|U04|timeSinceLastSpawn~61, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[48]\, U3|U04|\spawning:timeSinceLastSpawn[48], vga_top, 1
instance = comp, \U3|U04|Add3~98\, U3|U04|Add3~98, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~60\, U3|U04|timeSinceLastSpawn~60, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[49]\, U3|U04|\spawning:timeSinceLastSpawn[49], vga_top, 1
instance = comp, \U3|U04|Add3~100\, U3|U04|Add3~100, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~59\, U3|U04|timeSinceLastSpawn~59, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[50]\, U3|U04|\spawning:timeSinceLastSpawn[50], vga_top, 1
instance = comp, \U3|U04|Add3~102\, U3|U04|Add3~102, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~58\, U3|U04|timeSinceLastSpawn~58, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[51]\, U3|U04|\spawning:timeSinceLastSpawn[51], vga_top, 1
instance = comp, \U3|U04|Add3~104\, U3|U04|Add3~104, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~57\, U3|U04|timeSinceLastSpawn~57, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[52]\, U3|U04|\spawning:timeSinceLastSpawn[52], vga_top, 1
instance = comp, \U3|U04|Add3~106\, U3|U04|Add3~106, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~56\, U3|U04|timeSinceLastSpawn~56, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[53]\, U3|U04|\spawning:timeSinceLastSpawn[53], vga_top, 1
instance = comp, \U3|U04|Add3~108\, U3|U04|Add3~108, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~55\, U3|U04|timeSinceLastSpawn~55, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[54]\, U3|U04|\spawning:timeSinceLastSpawn[54], vga_top, 1
instance = comp, \U3|U04|Add3~110\, U3|U04|Add3~110, vga_top, 1
instance = comp, \U3|U04|LessThan2~16\, U3|U04|LessThan2~16, vga_top, 1
instance = comp, \U3|U04|LessThan2~17\, U3|U04|LessThan2~17, vga_top, 1
instance = comp, \U3|U04|LessThan2~18\, U3|U04|LessThan2~18, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~52\, U3|U04|timeSinceLastSpawn~52, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[57]\, U3|U04|\spawning:timeSinceLastSpawn[57], vga_top, 1
instance = comp, \U3|U04|Add3~112\, U3|U04|Add3~112, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~53\, U3|U04|timeSinceLastSpawn~53, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[56]\, U3|U04|\spawning:timeSinceLastSpawn[56], vga_top, 1
instance = comp, \U3|U04|Add3~114\, U3|U04|Add3~114, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~51\, U3|U04|timeSinceLastSpawn~51, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[58]\, U3|U04|\spawning:timeSinceLastSpawn[58], vga_top, 1
instance = comp, \U3|U04|Add3~116\, U3|U04|Add3~116, vga_top, 1
instance = comp, \U3|U04|LessThan2~19\, U3|U04|LessThan2~19, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~50\, U3|U04|timeSinceLastSpawn~50, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[59]\, U3|U04|\spawning:timeSinceLastSpawn[59], vga_top, 1
instance = comp, \U3|U04|Add3~118\, U3|U04|Add3~118, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~48\, U3|U04|timeSinceLastSpawn~48, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[61]\, U3|U04|\spawning:timeSinceLastSpawn[61], vga_top, 1
instance = comp, \U3|U04|Add3~120\, U3|U04|Add3~120, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~49\, U3|U04|timeSinceLastSpawn~49, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[60]\, U3|U04|\spawning:timeSinceLastSpawn[60], vga_top, 1
instance = comp, \U3|U04|Add3~122\, U3|U04|Add3~122, vga_top, 1
instance = comp, \U3|U04|LessThan2~20\, U3|U04|LessThan2~20, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~47\, U3|U04|timeSinceLastSpawn~47, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[62]\, U3|U04|\spawning:timeSinceLastSpawn[62], vga_top, 1
instance = comp, \U3|U04|Add3~124\, U3|U04|Add3~124, vga_top, 1
instance = comp, \U3|U04|timeSinceLastSpawn~64\, U3|U04|timeSinceLastSpawn~64, vga_top, 1
instance = comp, \U3|U04|spawning:timeSinceLastSpawn[63]\, U3|U04|\spawning:timeSinceLastSpawn[63], vga_top, 1
instance = comp, \U3|U04|Add3~126\, U3|U04|Add3~126, vga_top, 1
instance = comp, \U3|U04|LessThan2~13\, U3|U04|LessThan2~13, vga_top, 1
instance = comp, \U3|U04|LessThan2~14\, U3|U04|LessThan2~14, vga_top, 1
instance = comp, \U3|U04|LessThan2~12\, U3|U04|LessThan2~12, vga_top, 1
instance = comp, \U3|U04|LessThan2~11\, U3|U04|LessThan2~11, vga_top, 1
instance = comp, \U3|U04|LessThan2~15\, U3|U04|LessThan2~15, vga_top, 1
instance = comp, \U3|U04|LessThan2~21\, U3|U04|LessThan2~21, vga_top, 1
instance = comp, \U3|U04|spawning~1\, U3|U04|spawning~1, vga_top, 1
instance = comp, \U3|U04|spawn~0\, U3|U04|spawn~0, vga_top, 1
instance = comp, \U3|U04|spawn~reg0\, U3|U04|spawn~reg0, vga_top, 1
instance = comp, \U3|U04|RNG_instance[3]~feeder\, U3|U04|RNG_instance[3]~feeder, vga_top, 1
instance = comp, \U3|U04|RNG_instance[3]\, U3|U04|RNG_instance[3], vga_top, 1
instance = comp, \U3|U04|size_unsigned[2]~feeder\, U3|U04|size_unsigned[2]~feeder, vga_top, 1
instance = comp, \U3|U04|size_unsigned[2]\, U3|U04|size_unsigned[2], vga_top, 1
instance = comp, \U3|U04|size[2]~reg0feeder\, U3|U04|size[2]~reg0feeder, vga_top, 1
instance = comp, \U3|U04|size[2]~reg0\, U3|U04|size[2]~reg0, vga_top, 1
instance = comp, \U3|U04|RNG_instance[2]~feeder\, U3|U04|RNG_instance[2]~feeder, vga_top, 1
instance = comp, \U3|U04|RNG_instance[2]\, U3|U04|RNG_instance[2], vga_top, 1
instance = comp, \U3|U04|size_unsigned[1]~feeder\, U3|U04|size_unsigned[1]~feeder, vga_top, 1
instance = comp, \U3|U04|size_unsigned[1]\, U3|U04|size_unsigned[1], vga_top, 1
instance = comp, \U3|U04|size[1]~reg0feeder\, U3|U04|size[1]~reg0feeder, vga_top, 1
instance = comp, \U3|U04|size[1]~reg0\, U3|U04|size[1]~reg0, vga_top, 1
instance = comp, \U3|U04|RNG_instance[1]~feeder\, U3|U04|RNG_instance[1]~feeder, vga_top, 1
instance = comp, \U3|U04|RNG_instance[1]\, U3|U04|RNG_instance[1], vga_top, 1
instance = comp, \U3|U04|size_unsigned[0]~feeder\, U3|U04|size_unsigned[0]~feeder, vga_top, 1
instance = comp, \U3|U04|size_unsigned[0]\, U3|U04|size_unsigned[0], vga_top, 1
instance = comp, \U3|U04|size[0]~reg0feeder\, U3|U04|size[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U04|size[0]~reg0\, U3|U04|size[0]~reg0, vga_top, 1
instance = comp, \U3|Add107~0\, U3|Add107~0, vga_top, 1
instance = comp, \U3|Add107~2\, U3|Add107~2, vga_top, 1
instance = comp, \U3|Add107~4\, U3|Add107~4, vga_top, 1
instance = comp, \U3|Add107~6\, U3|Add107~6, vga_top, 1
instance = comp, \U3|Add107~8\, U3|Add107~8, vga_top, 1
instance = comp, \U3|Add107~10\, U3|Add107~10, vga_top, 1
instance = comp, \U3|Add107~12\, U3|Add107~12, vga_top, 1
instance = comp, \U3|Add107~14\, U3|Add107~14, vga_top, 1
instance = comp, \U3|Add107~16\, U3|Add107~16, vga_top, 1
instance = comp, \U3|Add107~18\, U3|Add107~18, vga_top, 1
instance = comp, \U3|Add107~20\, U3|Add107~20, vga_top, 1
instance = comp, \U3|Add107~22\, U3|Add107~22, vga_top, 1
instance = comp, \U3|Add107~24\, U3|Add107~24, vga_top, 1
instance = comp, \U3|Add107~26\, U3|Add107~26, vga_top, 1
instance = comp, \U3|Add107~28\, U3|Add107~28, vga_top, 1
instance = comp, \U3|Add107~30\, U3|Add107~30, vga_top, 1
instance = comp, \U3|Add107~32\, U3|Add107~32, vga_top, 1
instance = comp, \U3|Add107~34\, U3|Add107~34, vga_top, 1
instance = comp, \U3|Add107~36\, U3|Add107~36, vga_top, 1
instance = comp, \U3|Add107~38\, U3|Add107~38, vga_top, 1
instance = comp, \U3|Add107~40\, U3|Add107~40, vga_top, 1
instance = comp, \U3|Add107~42\, U3|Add107~42, vga_top, 1
instance = comp, \U3|Add107~44\, U3|Add107~44, vga_top, 1
instance = comp, \U3|Add107~46\, U3|Add107~46, vga_top, 1
instance = comp, \U3|Add107~48\, U3|Add107~48, vga_top, 1
instance = comp, \U3|Add107~50\, U3|Add107~50, vga_top, 1
instance = comp, \U3|Add107~52\, U3|Add107~52, vga_top, 1
instance = comp, \U3|Add107~54\, U3|Add107~54, vga_top, 1
instance = comp, \U3|U04|x_pos[0]~32\, U3|U04|x_pos[0]~32, vga_top, 1
instance = comp, \U3|U04|x_pos[0]~reg0\, U3|U04|x_pos[0]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[1]~34\, U3|U04|x_pos[1]~34, vga_top, 1
instance = comp, \U3|U04|x_pos[1]~reg0\, U3|U04|x_pos[1]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[2]~36\, U3|U04|x_pos[2]~36, vga_top, 1
instance = comp, \U3|U04|x_pos[2]~reg0\, U3|U04|x_pos[2]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[3]~38\, U3|U04|x_pos[3]~38, vga_top, 1
instance = comp, \U3|U04|x_pos[3]~reg0\, U3|U04|x_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[4]~40\, U3|U04|x_pos[4]~40, vga_top, 1
instance = comp, \U3|U04|x_pos[4]~reg0\, U3|U04|x_pos[4]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[5]~42\, U3|U04|x_pos[5]~42, vga_top, 1
instance = comp, \U3|U04|x_pos[5]~reg0\, U3|U04|x_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[6]~44\, U3|U04|x_pos[6]~44, vga_top, 1
instance = comp, \U3|U04|x_pos[6]~reg0\, U3|U04|x_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[7]~46\, U3|U04|x_pos[7]~46, vga_top, 1
instance = comp, \U3|U04|x_pos[7]~reg0\, U3|U04|x_pos[7]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[8]~48\, U3|U04|x_pos[8]~48, vga_top, 1
instance = comp, \U3|U04|x_pos[8]~reg0\, U3|U04|x_pos[8]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[9]~50\, U3|U04|x_pos[9]~50, vga_top, 1
instance = comp, \U3|U04|x_pos[9]~reg0\, U3|U04|x_pos[9]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[10]~52\, U3|U04|x_pos[10]~52, vga_top, 1
instance = comp, \U3|U04|x_pos[10]~reg0\, U3|U04|x_pos[10]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[11]~54\, U3|U04|x_pos[11]~54, vga_top, 1
instance = comp, \U3|U04|x_pos[11]~reg0\, U3|U04|x_pos[11]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[12]~56\, U3|U04|x_pos[12]~56, vga_top, 1
instance = comp, \U3|U04|x_pos[12]~reg0\, U3|U04|x_pos[12]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[13]~58\, U3|U04|x_pos[13]~58, vga_top, 1
instance = comp, \U3|U04|x_pos[13]~reg0\, U3|U04|x_pos[13]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[14]~60\, U3|U04|x_pos[14]~60, vga_top, 1
instance = comp, \U3|U04|x_pos[14]~reg0\, U3|U04|x_pos[14]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[15]~62\, U3|U04|x_pos[15]~62, vga_top, 1
instance = comp, \U3|U04|x_pos[15]~reg0\, U3|U04|x_pos[15]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[16]~64\, U3|U04|x_pos[16]~64, vga_top, 1
instance = comp, \U3|U04|x_pos[16]~reg0\, U3|U04|x_pos[16]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[17]~66\, U3|U04|x_pos[17]~66, vga_top, 1
instance = comp, \U3|U04|x_pos[17]~reg0\, U3|U04|x_pos[17]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[18]~68\, U3|U04|x_pos[18]~68, vga_top, 1
instance = comp, \U3|U04|x_pos[18]~reg0\, U3|U04|x_pos[18]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[19]~70\, U3|U04|x_pos[19]~70, vga_top, 1
instance = comp, \U3|U04|x_pos[19]~reg0\, U3|U04|x_pos[19]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[20]~72\, U3|U04|x_pos[20]~72, vga_top, 1
instance = comp, \U3|U04|x_pos[20]~reg0\, U3|U04|x_pos[20]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[21]~74\, U3|U04|x_pos[21]~74, vga_top, 1
instance = comp, \U3|U04|x_pos[21]~reg0\, U3|U04|x_pos[21]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[22]~76\, U3|U04|x_pos[22]~76, vga_top, 1
instance = comp, \U3|U04|x_pos[22]~reg0\, U3|U04|x_pos[22]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[23]~78\, U3|U04|x_pos[23]~78, vga_top, 1
instance = comp, \U3|U04|x_pos[23]~reg0\, U3|U04|x_pos[23]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[24]~80\, U3|U04|x_pos[24]~80, vga_top, 1
instance = comp, \U3|U04|x_pos[24]~reg0\, U3|U04|x_pos[24]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[25]~82\, U3|U04|x_pos[25]~82, vga_top, 1
instance = comp, \U3|U04|x_pos[25]~reg0\, U3|U04|x_pos[25]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[26]~84\, U3|U04|x_pos[26]~84, vga_top, 1
instance = comp, \U3|U04|x_pos[26]~reg0\, U3|U04|x_pos[26]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[27]~86\, U3|U04|x_pos[27]~86, vga_top, 1
instance = comp, \U3|U04|x_pos[27]~reg0\, U3|U04|x_pos[27]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[28]~88\, U3|U04|x_pos[28]~88, vga_top, 1
instance = comp, \U3|U04|x_pos[28]~reg0\, U3|U04|x_pos[28]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[29]~90\, U3|U04|x_pos[29]~90, vga_top, 1
instance = comp, \U3|U04|x_pos[29]~reg0\, U3|U04|x_pos[29]~reg0, vga_top, 1
instance = comp, \U3|U04|x_pos[30]~92\, U3|U04|x_pos[30]~92, vga_top, 1
instance = comp, \U3|U04|x_pos[30]~reg0\, U3|U04|x_pos[30]~reg0, vga_top, 1
instance = comp, \U3|LessThan111~1\, U3|LessThan111~1, vga_top, 1
instance = comp, \U3|LessThan111~3\, U3|LessThan111~3, vga_top, 1
instance = comp, \U3|LessThan111~5\, U3|LessThan111~5, vga_top, 1
instance = comp, \U3|LessThan111~7\, U3|LessThan111~7, vga_top, 1
instance = comp, \U3|LessThan111~9\, U3|LessThan111~9, vga_top, 1
instance = comp, \U3|LessThan111~11\, U3|LessThan111~11, vga_top, 1
instance = comp, \U3|LessThan111~13\, U3|LessThan111~13, vga_top, 1
instance = comp, \U3|LessThan111~15\, U3|LessThan111~15, vga_top, 1
instance = comp, \U3|LessThan111~17\, U3|LessThan111~17, vga_top, 1
instance = comp, \U3|LessThan111~19\, U3|LessThan111~19, vga_top, 1
instance = comp, \U3|LessThan111~21\, U3|LessThan111~21, vga_top, 1
instance = comp, \U3|LessThan111~23\, U3|LessThan111~23, vga_top, 1
instance = comp, \U3|LessThan111~25\, U3|LessThan111~25, vga_top, 1
instance = comp, \U3|LessThan111~27\, U3|LessThan111~27, vga_top, 1
instance = comp, \U3|LessThan111~29\, U3|LessThan111~29, vga_top, 1
instance = comp, \U3|LessThan111~31\, U3|LessThan111~31, vga_top, 1
instance = comp, \U3|LessThan111~33\, U3|LessThan111~33, vga_top, 1
instance = comp, \U3|LessThan111~35\, U3|LessThan111~35, vga_top, 1
instance = comp, \U3|LessThan111~37\, U3|LessThan111~37, vga_top, 1
instance = comp, \U3|LessThan111~39\, U3|LessThan111~39, vga_top, 1
instance = comp, \U3|LessThan111~41\, U3|LessThan111~41, vga_top, 1
instance = comp, \U3|LessThan111~43\, U3|LessThan111~43, vga_top, 1
instance = comp, \U3|LessThan111~45\, U3|LessThan111~45, vga_top, 1
instance = comp, \U3|LessThan111~47\, U3|LessThan111~47, vga_top, 1
instance = comp, \U3|LessThan111~49\, U3|LessThan111~49, vga_top, 1
instance = comp, \U3|LessThan111~51\, U3|LessThan111~51, vga_top, 1
instance = comp, \U3|LessThan111~53\, U3|LessThan111~53, vga_top, 1
instance = comp, \U3|LessThan111~55\, U3|LessThan111~55, vga_top, 1
instance = comp, \U3|LessThan111~56\, U3|LessThan111~56, vga_top, 1
instance = comp, \U3|alien~2\, U3|alien~2, vga_top, 1
instance = comp, \U3|alien[2].collision\, U3|alien[2].collision, vga_top, 1
instance = comp, \U3|U04|alive~0\, U3|U04|alive~0, vga_top, 1
instance = comp, \U3|U04|alive~reg0feeder\, U3|U04|alive~reg0feeder, vga_top, 1
instance = comp, \U3|U04|alive~reg0\, U3|U04|alive~reg0, vga_top, 1
instance = comp, \U3|U04|y_pos[31]~0\, U3|U04|y_pos[31]~0, vga_top, 1
instance = comp, \U3|U04|movement:fast[0]\, U3|U04|\movement:fast[0], vga_top, 1
instance = comp, \U3|U04|movement:fast[1]~1\, U3|U04|\movement:fast[1]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[1]\, U3|U04|\movement:fast[1], vga_top, 1
instance = comp, \U3|U04|movement:fast[2]~1\, U3|U04|\movement:fast[2]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[2]\, U3|U04|\movement:fast[2], vga_top, 1
instance = comp, \U3|U04|movement:fast[3]~1\, U3|U04|\movement:fast[3]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[3]\, U3|U04|\movement:fast[3], vga_top, 1
instance = comp, \U3|U04|movement:fast[4]~1\, U3|U04|\movement:fast[4]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[4]\, U3|U04|\movement:fast[4], vga_top, 1
instance = comp, \U3|U04|movement:fast[5]~1\, U3|U04|\movement:fast[5]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[5]\, U3|U04|\movement:fast[5], vga_top, 1
instance = comp, \U3|U04|movement:fast[6]~1\, U3|U04|\movement:fast[6]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[6]\, U3|U04|\movement:fast[6], vga_top, 1
instance = comp, \U3|U04|movement:fast[7]~1\, U3|U04|\movement:fast[7]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[7]\, U3|U04|\movement:fast[7], vga_top, 1
instance = comp, \U3|U04|LessThan1~0\, U3|U04|LessThan1~0, vga_top, 1
instance = comp, \U3|U04|LessThan1~1\, U3|U04|LessThan1~1, vga_top, 1
instance = comp, \U3|U04|LessThan1~2\, U3|U04|LessThan1~2, vga_top, 1
instance = comp, \U3|U04|movement:fast[8]~1\, U3|U04|\movement:fast[8]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[8]\, U3|U04|\movement:fast[8], vga_top, 1
instance = comp, \U3|U04|movement:fast[9]~1\, U3|U04|\movement:fast[9]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[9]\, U3|U04|\movement:fast[9], vga_top, 1
instance = comp, \U3|U04|movement:fast[10]~1\, U3|U04|\movement:fast[10]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[10]\, U3|U04|\movement:fast[10], vga_top, 1
instance = comp, \U3|U04|movement:fast[11]~1\, U3|U04|\movement:fast[11]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[11]\, U3|U04|\movement:fast[11], vga_top, 1
instance = comp, \U3|U04|movement:fast[12]~1\, U3|U04|\movement:fast[12]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[12]\, U3|U04|\movement:fast[12], vga_top, 1
instance = comp, \U3|U04|movement:fast[13]~1\, U3|U04|\movement:fast[13]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[13]\, U3|U04|\movement:fast[13], vga_top, 1
instance = comp, \U3|U04|movement:fast[14]~1\, U3|U04|\movement:fast[14]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[14]\, U3|U04|\movement:fast[14], vga_top, 1
instance = comp, \U3|U04|movement:fast[15]~1\, U3|U04|\movement:fast[15]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[15]\, U3|U04|\movement:fast[15], vga_top, 1
instance = comp, \U3|U04|movement:fast[16]~1\, U3|U04|\movement:fast[16]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[16]\, U3|U04|\movement:fast[16], vga_top, 1
instance = comp, \U3|U04|movement:fast[17]~1\, U3|U04|\movement:fast[17]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[17]\, U3|U04|\movement:fast[17], vga_top, 1
instance = comp, \U3|U04|movement:fast[18]~1\, U3|U04|\movement:fast[18]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[18]\, U3|U04|\movement:fast[18], vga_top, 1
instance = comp, \U3|U04|movement:fast[19]~1\, U3|U04|\movement:fast[19]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[19]\, U3|U04|\movement:fast[19], vga_top, 1
instance = comp, \U3|U04|movement:fast[20]~1\, U3|U04|\movement:fast[20]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[20]\, U3|U04|\movement:fast[20], vga_top, 1
instance = comp, \U3|U04|movement:fast[21]~1\, U3|U04|\movement:fast[21]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[21]\, U3|U04|\movement:fast[21], vga_top, 1
instance = comp, \U3|U04|movement:fast[22]~1\, U3|U04|\movement:fast[22]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[22]\, U3|U04|\movement:fast[22], vga_top, 1
instance = comp, \U3|U04|movement:fast[23]~1\, U3|U04|\movement:fast[23]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[23]\, U3|U04|\movement:fast[23], vga_top, 1
instance = comp, \U3|U04|movement:fast[24]~1\, U3|U04|\movement:fast[24]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[24]\, U3|U04|\movement:fast[24], vga_top, 1
instance = comp, \U3|U04|movement:fast[25]~1\, U3|U04|\movement:fast[25]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[25]\, U3|U04|\movement:fast[25], vga_top, 1
instance = comp, \U3|U04|movement:fast[26]~1\, U3|U04|\movement:fast[26]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[26]\, U3|U04|\movement:fast[26], vga_top, 1
instance = comp, \U3|U04|movement:fast[27]~1\, U3|U04|\movement:fast[27]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[27]\, U3|U04|\movement:fast[27], vga_top, 1
instance = comp, \U3|U04|movement:fast[28]~1\, U3|U04|\movement:fast[28]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[28]\, U3|U04|\movement:fast[28], vga_top, 1
instance = comp, \U3|U04|movement:fast[29]~1\, U3|U04|\movement:fast[29]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[29]\, U3|U04|\movement:fast[29], vga_top, 1
instance = comp, \U3|U04|movement:fast[30]~1\, U3|U04|\movement:fast[30]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[30]\, U3|U04|\movement:fast[30], vga_top, 1
instance = comp, \U3|U04|movement:fast[31]~1\, U3|U04|\movement:fast[31]~1, vga_top, 1
instance = comp, \U3|U04|movement:fast[31]\, U3|U04|\movement:fast[31], vga_top, 1
instance = comp, \U3|U04|LessThan1~4\, U3|U04|LessThan1~4, vga_top, 1
instance = comp, \U3|U04|LessThan1~5\, U3|U04|LessThan1~5, vga_top, 1
instance = comp, \U3|U04|LessThan1~3\, U3|U04|LessThan1~3, vga_top, 1
instance = comp, \U3|U04|LessThan1~6\, U3|U04|LessThan1~6, vga_top, 1
instance = comp, \U3|U04|LessThan1~7\, U3|U04|LessThan1~7, vga_top, 1
instance = comp, \U3|U04|LessThan1~8\, U3|U04|LessThan1~8, vga_top, 1
instance = comp, \U3|U04|LessThan1~9\, U3|U04|LessThan1~9, vga_top, 1
instance = comp, \U3|U04|LessThan1~10\, U3|U04|LessThan1~10, vga_top, 1
instance = comp, \U3|U04|x_pos[31]~94\, U3|U04|x_pos[31]~94, vga_top, 1
instance = comp, \U3|U04|x_pos[31]~reg0\, U3|U04|x_pos[31]~reg0, vga_top, 1
instance = comp, \U3|LessThan28~21\, U3|LessThan28~21, vga_top, 1
instance = comp, \U3|LessThan28~23\, U3|LessThan28~23, vga_top, 1
instance = comp, \U3|LessThan28~22\, U3|LessThan28~22, vga_top, 1
instance = comp, \U3|LessThan28~1\, U3|LessThan28~1, vga_top, 1
instance = comp, \U3|LessThan28~3\, U3|LessThan28~3, vga_top, 1
instance = comp, \U3|LessThan28~5\, U3|LessThan28~5, vga_top, 1
instance = comp, \U3|LessThan28~7\, U3|LessThan28~7, vga_top, 1
instance = comp, \U3|LessThan28~9\, U3|LessThan28~9, vga_top, 1
instance = comp, \U3|LessThan28~11\, U3|LessThan28~11, vga_top, 1
instance = comp, \U3|LessThan28~13\, U3|LessThan28~13, vga_top, 1
instance = comp, \U3|LessThan28~15\, U3|LessThan28~15, vga_top, 1
instance = comp, \U3|LessThan28~17\, U3|LessThan28~17, vga_top, 1
instance = comp, \U3|LessThan28~18\, U3|LessThan28~18, vga_top, 1
instance = comp, \U3|LessThan28~20\, U3|LessThan28~20, vga_top, 1
instance = comp, \U3|LessThan28~24\, U3|LessThan28~24, vga_top, 1
instance = comp, \U3|LessThan28~25\, U3|LessThan28~25, vga_top, 1
instance = comp, \U3|LessThan28~26\, U3|LessThan28~26, vga_top, 1
instance = comp, \U3|U04|y_pos~1\, U3|U04|y_pos~1, vga_top, 1
instance = comp, \U3|U04|y_pos[6]~reg0feeder\, U3|U04|y_pos[6]~reg0feeder, vga_top, 1
instance = comp, \U3|U04|y_pos[6]~reg0\, U3|U04|y_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U04|y_pos~2\, U3|U04|y_pos~2, vga_top, 1
instance = comp, \U3|U04|y_pos[5]~reg0feeder\, U3|U04|y_pos[5]~reg0feeder, vga_top, 1
instance = comp, \U3|U04|y_pos[5]~reg0\, U3|U04|y_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U04|y_pos~3\, U3|U04|y_pos~3, vga_top, 1
instance = comp, \U3|U04|y_pos[3]~reg0\, U3|U04|y_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U04|y_pos~4\, U3|U04|y_pos~4, vga_top, 1
instance = comp, \U3|U04|y_pos[0]~reg0feeder\, U3|U04|y_pos[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U04|y_pos[0]~reg0\, U3|U04|y_pos[0]~reg0, vga_top, 1
instance = comp, \U3|LessThan26~1\, U3|LessThan26~1, vga_top, 1
instance = comp, \U3|LessThan26~3\, U3|LessThan26~3, vga_top, 1
instance = comp, \U3|LessThan26~5\, U3|LessThan26~5, vga_top, 1
instance = comp, \U3|LessThan26~7\, U3|LessThan26~7, vga_top, 1
instance = comp, \U3|LessThan26~9\, U3|LessThan26~9, vga_top, 1
instance = comp, \U3|LessThan26~11\, U3|LessThan26~11, vga_top, 1
instance = comp, \U3|LessThan26~13\, U3|LessThan26~13, vga_top, 1
instance = comp, \U3|LessThan26~15\, U3|LessThan26~15, vga_top, 1
instance = comp, \U3|LessThan26~16\, U3|LessThan26~16, vga_top, 1
instance = comp, \U3|Add24~0\, U3|Add24~0, vga_top, 1
instance = comp, \U3|Add24~2\, U3|Add24~2, vga_top, 1
instance = comp, \U3|Add24~4\, U3|Add24~4, vga_top, 1
instance = comp, \U3|Add24~6\, U3|Add24~6, vga_top, 1
instance = comp, \U3|Add25~0\, U3|Add25~0, vga_top, 1
instance = comp, \U3|Add25~2\, U3|Add25~2, vga_top, 1
instance = comp, \U3|Add25~4\, U3|Add25~4, vga_top, 1
instance = comp, \U3|Add25~6\, U3|Add25~6, vga_top, 1
instance = comp, \U3|Add25~8\, U3|Add25~8, vga_top, 1
instance = comp, \U3|LessThan27~1\, U3|LessThan27~1, vga_top, 1
instance = comp, \U3|LessThan27~3\, U3|LessThan27~3, vga_top, 1
instance = comp, \U3|LessThan27~5\, U3|LessThan27~5, vga_top, 1
instance = comp, \U3|LessThan27~7\, U3|LessThan27~7, vga_top, 1
instance = comp, \U3|LessThan27~9\, U3|LessThan27~9, vga_top, 1
instance = comp, \U3|LessThan27~11\, U3|LessThan27~11, vga_top, 1
instance = comp, \U3|LessThan27~13\, U3|LessThan27~13, vga_top, 1
instance = comp, \U3|LessThan27~15\, U3|LessThan27~15, vga_top, 1
instance = comp, \U3|LessThan27~16\, U3|LessThan27~16, vga_top, 1
instance = comp, \U3|colorconcat~300\, U3|colorconcat~300, vga_top, 1
instance = comp, \U3|Add26~0\, U3|Add26~0, vga_top, 1
instance = comp, \U3|Add26~2\, U3|Add26~2, vga_top, 1
instance = comp, \U3|Add26~4\, U3|Add26~4, vga_top, 1
instance = comp, \U3|Add26~6\, U3|Add26~6, vga_top, 1
instance = comp, \U3|Add26~8\, U3|Add26~8, vga_top, 1
instance = comp, \U3|Add26~10\, U3|Add26~10, vga_top, 1
instance = comp, \U3|Add26~12\, U3|Add26~12, vga_top, 1
instance = comp, \U3|Add26~14\, U3|Add26~14, vga_top, 1
instance = comp, \U3|Add26~16\, U3|Add26~16, vga_top, 1
instance = comp, \U3|Add26~18\, U3|Add26~18, vga_top, 1
instance = comp, \U3|Add26~20\, U3|Add26~20, vga_top, 1
instance = comp, \U3|Add26~22\, U3|Add26~22, vga_top, 1
instance = comp, \U3|Add26~24\, U3|Add26~24, vga_top, 1
instance = comp, \U3|Add26~26\, U3|Add26~26, vga_top, 1
instance = comp, \U3|Add26~28\, U3|Add26~28, vga_top, 1
instance = comp, \U3|Add26~30\, U3|Add26~30, vga_top, 1
instance = comp, \U3|Add26~32\, U3|Add26~32, vga_top, 1
instance = comp, \U3|Add26~34\, U3|Add26~34, vga_top, 1
instance = comp, \U3|Add26~36\, U3|Add26~36, vga_top, 1
instance = comp, \U3|Add26~38\, U3|Add26~38, vga_top, 1
instance = comp, \U3|Add26~40\, U3|Add26~40, vga_top, 1
instance = comp, \U3|Add26~42\, U3|Add26~42, vga_top, 1
instance = comp, \U3|Add26~44\, U3|Add26~44, vga_top, 1
instance = comp, \U3|Add26~46\, U3|Add26~46, vga_top, 1
instance = comp, \U3|Add26~48\, U3|Add26~48, vga_top, 1
instance = comp, \U3|Add26~50\, U3|Add26~50, vga_top, 1
instance = comp, \U3|Add26~52\, U3|Add26~52, vga_top, 1
instance = comp, \U3|Add26~54\, U3|Add26~54, vga_top, 1
instance = comp, \U3|Add26~56\, U3|Add26~56, vga_top, 1
instance = comp, \U3|LessThan29~0\, U3|LessThan29~0, vga_top, 1
instance = comp, \U3|LessThan29~22\, U3|LessThan29~22, vga_top, 1
instance = comp, \U3|LessThan29~1\, U3|LessThan29~1, vga_top, 1
instance = comp, \U3|LessThan29~3\, U3|LessThan29~3, vga_top, 1
instance = comp, \U3|LessThan29~5\, U3|LessThan29~5, vga_top, 1
instance = comp, \U3|LessThan29~7\, U3|LessThan29~7, vga_top, 1
instance = comp, \U3|LessThan29~9\, U3|LessThan29~9, vga_top, 1
instance = comp, \U3|LessThan29~11\, U3|LessThan29~11, vga_top, 1
instance = comp, \U3|LessThan29~13\, U3|LessThan29~13, vga_top, 1
instance = comp, \U3|LessThan29~15\, U3|LessThan29~15, vga_top, 1
instance = comp, \U3|LessThan29~17\, U3|LessThan29~17, vga_top, 1
instance = comp, \U3|LessThan29~19\, U3|LessThan29~19, vga_top, 1
instance = comp, \U3|LessThan29~20\, U3|LessThan29~20, vga_top, 1
instance = comp, \U3|colorconcat~301\, U3|colorconcat~301, vga_top, 1
instance = comp, \U3|colorconcat~302\, U3|colorconcat~302, vga_top, 1
instance = comp, \U3|colorconcat~303\, U3|colorconcat~303, vga_top, 1
instance = comp, \U3|colorconcat~304\, U3|colorconcat~304, vga_top, 1
instance = comp, \U3|colorconcat~305\, U3|colorconcat~305, vga_top, 1
instance = comp, \U3|colorconcat~312\, U3|colorconcat~312, vga_top, 1
instance = comp, \U3|LessThan54~1\, U3|LessThan54~1, vga_top, 1
instance = comp, \U3|LessThan54~3\, U3|LessThan54~3, vga_top, 1
instance = comp, \U3|LessThan54~5\, U3|LessThan54~5, vga_top, 1
instance = comp, \U3|LessThan54~7\, U3|LessThan54~7, vga_top, 1
instance = comp, \U3|LessThan54~9\, U3|LessThan54~9, vga_top, 1
instance = comp, \U3|LessThan54~11\, U3|LessThan54~11, vga_top, 1
instance = comp, \U3|LessThan54~13\, U3|LessThan54~13, vga_top, 1
instance = comp, \U3|LessThan54~15\, U3|LessThan54~15, vga_top, 1
instance = comp, \U3|LessThan54~16\, U3|LessThan54~16, vga_top, 1
instance = comp, \U3|U11|movement_clock~0\, U3|U11|movement_clock~0, vga_top, 1
instance = comp, \U3|U11|movement_clock~0clkctrl\, U3|U11|movement_clock~0clkctrl, vga_top, 1
instance = comp, \U3|U11|movement:fast[0]~1\, U3|U11|\movement:fast[0]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[0]~0\, U3|U11|\spawning:numSpawns[0]~0, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[0]~feeder\, U3|U11|\spawning:numSpawns[0]~feeder, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[0]\, U3|U11|\spawning:numSpawns[0], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[1]~1\, U3|U11|\spawning:numSpawns[1]~1, vga_top, 1
instance = comp, \U3|U11|spawning~0\, U3|U11|spawning~0, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[1]\, U3|U11|\spawning:numSpawns[1], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[2]~1\, U3|U11|\spawning:numSpawns[2]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[2]\, U3|U11|\spawning:numSpawns[2], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[3]~1\, U3|U11|\spawning:numSpawns[3]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[3]\, U3|U11|\spawning:numSpawns[3], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[4]~1\, U3|U11|\spawning:numSpawns[4]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[4]\, U3|U11|\spawning:numSpawns[4], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[5]~1\, U3|U11|\spawning:numSpawns[5]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[5]\, U3|U11|\spawning:numSpawns[5], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[6]~1\, U3|U11|\spawning:numSpawns[6]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[6]\, U3|U11|\spawning:numSpawns[6], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[7]~1\, U3|U11|\spawning:numSpawns[7]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[7]\, U3|U11|\spawning:numSpawns[7], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[8]~1\, U3|U11|\spawning:numSpawns[8]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[8]\, U3|U11|\spawning:numSpawns[8], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[9]~1\, U3|U11|\spawning:numSpawns[9]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[9]\, U3|U11|\spawning:numSpawns[9], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[10]~1\, U3|U11|\spawning:numSpawns[10]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[10]\, U3|U11|\spawning:numSpawns[10], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[11]~1\, U3|U11|\spawning:numSpawns[11]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[11]\, U3|U11|\spawning:numSpawns[11], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[12]~1\, U3|U11|\spawning:numSpawns[12]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[12]\, U3|U11|\spawning:numSpawns[12], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[13]~1\, U3|U11|\spawning:numSpawns[13]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[13]\, U3|U11|\spawning:numSpawns[13], vga_top, 1
instance = comp, \U3|U11|Add4~1\, U3|U11|Add4~1, vga_top, 1
instance = comp, \U3|U11|Add4~2\, U3|U11|Add4~2, vga_top, 1
instance = comp, \U3|U11|Add4~4\, U3|U11|Add4~4, vga_top, 1
instance = comp, \U3|U11|Add4~6\, U3|U11|Add4~6, vga_top, 1
instance = comp, \U3|U11|Add4~11\, U3|U11|Add4~11, vga_top, 1
instance = comp, \U3|U11|Add4~13\, U3|U11|Add4~13, vga_top, 1
instance = comp, \U3|U11|Add4~15\, U3|U11|Add4~15, vga_top, 1
instance = comp, \U3|U11|Add4~17\, U3|U11|Add4~17, vga_top, 1
instance = comp, \U3|U11|Add4~19\, U3|U11|Add4~19, vga_top, 1
instance = comp, \U3|U11|Add4~21\, U3|U11|Add4~21, vga_top, 1
instance = comp, \U3|U11|Add4~23\, U3|U11|Add4~23, vga_top, 1
instance = comp, \U3|U11|Add4~25\, U3|U11|Add4~25, vga_top, 1
instance = comp, \U3|U11|Add4~27\, U3|U11|Add4~27, vga_top, 1
instance = comp, \U3|U11|Add4~29\, U3|U11|Add4~29, vga_top, 1
instance = comp, \U3|U11|spawning:period[13]\, U3|U11|\spawning:period[13], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[14]~1\, U3|U11|\spawning:numSpawns[14]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[14]\, U3|U11|\spawning:numSpawns[14], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[15]~1\, U3|U11|\spawning:numSpawns[15]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[15]\, U3|U11|\spawning:numSpawns[15], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[16]~1\, U3|U11|\spawning:numSpawns[16]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[16]\, U3|U11|\spawning:numSpawns[16], vga_top, 1
instance = comp, \U3|U11|Add4~30\, U3|U11|Add4~30, vga_top, 1
instance = comp, \U3|U11|Add4~32\, U3|U11|Add4~32, vga_top, 1
instance = comp, \U3|U11|Add4~34\, U3|U11|Add4~34, vga_top, 1
instance = comp, \U3|U11|Add4~90\, U3|U11|Add4~90, vga_top, 1
instance = comp, \U3|U11|spawning:period[16]\, U3|U11|\spawning:period[16], vga_top, 1
instance = comp, \U3|U11|Add4~8\, U3|U11|Add4~8, vga_top, 1
instance = comp, \U3|U11|spawning:period[4]\, U3|U11|\spawning:period[4], vga_top, 1
instance = comp, \U3|U11|Add4~9\, U3|U11|Add4~9, vga_top, 1
instance = comp, \U3|U11|spawning:period[3]\, U3|U11|\spawning:period[3], vga_top, 1
instance = comp, \U3|U11|Add4~91\, U3|U11|Add4~91, vga_top, 1
instance = comp, \U3|U11|spawning:period[15]\, U3|U11|\spawning:period[15], vga_top, 1
instance = comp, \U3|U11|LessThan2~7\, U3|U11|LessThan2~7, vga_top, 1
instance = comp, \U3|U11|Add4~88\, U3|U11|Add4~88, vga_top, 1
instance = comp, \U3|U11|spawning:period[6]\, U3|U11|\spawning:period[6], vga_top, 1
instance = comp, \U3|U11|Add4~87\, U3|U11|Add4~87, vga_top, 1
instance = comp, \U3|U11|spawning:period[7]\, U3|U11|\spawning:period[7], vga_top, 1
instance = comp, \U3|U11|Add4~89\, U3|U11|Add4~89, vga_top, 1
instance = comp, \U3|U11|spawning:period[5]\, U3|U11|\spawning:period[5], vga_top, 1
instance = comp, \U3|U11|Add4~86\, U3|U11|Add4~86, vga_top, 1
instance = comp, \U3|U11|spawning:period[8]\, U3|U11|\spawning:period[8], vga_top, 1
instance = comp, \U3|U11|LessThan2~6\, U3|U11|LessThan2~6, vga_top, 1
instance = comp, \U3|U11|Add4~81\, U3|U11|Add4~81, vga_top, 1
instance = comp, \U3|U11|spawning:period[14]\, U3|U11|\spawning:period[14], vga_top, 1
instance = comp, \U3|U11|Add4~82\, U3|U11|Add4~82, vga_top, 1
instance = comp, \U3|U11|spawning:period[12]\, U3|U11|\spawning:period[12], vga_top, 1
instance = comp, \U3|U11|Add4~83\, U3|U11|Add4~83, vga_top, 1
instance = comp, \U3|U11|spawning:period[11]\, U3|U11|\spawning:period[11], vga_top, 1
instance = comp, \U3|U11|Add4~85\, U3|U11|Add4~85, vga_top, 1
instance = comp, \U3|U11|spawning:period[9]\, U3|U11|\spawning:period[9], vga_top, 1
instance = comp, \U3|U11|Add4~84\, U3|U11|Add4~84, vga_top, 1
instance = comp, \U3|U11|spawning:period[10]\, U3|U11|\spawning:period[10], vga_top, 1
instance = comp, \U3|U11|LessThan2~5\, U3|U11|LessThan2~5, vga_top, 1
instance = comp, \U3|U11|LessThan2~8\, U3|U11|LessThan2~8, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[17]~1\, U3|U11|\spawning:numSpawns[17]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[17]\, U3|U11|\spawning:numSpawns[17], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[18]~1\, U3|U11|\spawning:numSpawns[18]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[18]\, U3|U11|\spawning:numSpawns[18], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[19]~1\, U3|U11|\spawning:numSpawns[19]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[19]\, U3|U11|\spawning:numSpawns[19], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[20]~1\, U3|U11|\spawning:numSpawns[20]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[20]\, U3|U11|\spawning:numSpawns[20], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[21]~1\, U3|U11|\spawning:numSpawns[21]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[21]\, U3|U11|\spawning:numSpawns[21], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[22]~1\, U3|U11|\spawning:numSpawns[22]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[22]\, U3|U11|\spawning:numSpawns[22], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[23]~1\, U3|U11|\spawning:numSpawns[23]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[23]\, U3|U11|\spawning:numSpawns[23], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[24]~1\, U3|U11|\spawning:numSpawns[24]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[24]\, U3|U11|\spawning:numSpawns[24], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[25]~1\, U3|U11|\spawning:numSpawns[25]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[25]\, U3|U11|\spawning:numSpawns[25], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[26]~1\, U3|U11|\spawning:numSpawns[26]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[26]\, U3|U11|\spawning:numSpawns[26], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[27]~1\, U3|U11|\spawning:numSpawns[27]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[27]\, U3|U11|\spawning:numSpawns[27], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[28]~1\, U3|U11|\spawning:numSpawns[28]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[28]\, U3|U11|\spawning:numSpawns[28], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[29]~1\, U3|U11|\spawning:numSpawns[29]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[29]\, U3|U11|\spawning:numSpawns[29], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[30]~1\, U3|U11|\spawning:numSpawns[30]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[30]\, U3|U11|\spawning:numSpawns[30], vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[31]~1\, U3|U11|\spawning:numSpawns[31]~1, vga_top, 1
instance = comp, \U3|U11|spawning:numSpawns[31]\, U3|U11|\spawning:numSpawns[31], vga_top, 1
instance = comp, \U3|U11|Add4~36\, U3|U11|Add4~36, vga_top, 1
instance = comp, \U3|U11|Add4~38\, U3|U11|Add4~38, vga_top, 1
instance = comp, \U3|U11|Add4~40\, U3|U11|Add4~40, vga_top, 1
instance = comp, \U3|U11|Add4~42\, U3|U11|Add4~42, vga_top, 1
instance = comp, \U3|U11|Add4~44\, U3|U11|Add4~44, vga_top, 1
instance = comp, \U3|U11|Add4~46\, U3|U11|Add4~46, vga_top, 1
instance = comp, \U3|U11|Add4~48\, U3|U11|Add4~48, vga_top, 1
instance = comp, \U3|U11|Add4~50\, U3|U11|Add4~50, vga_top, 1
instance = comp, \U3|U11|Add4~52\, U3|U11|Add4~52, vga_top, 1
instance = comp, \U3|U11|Add4~54\, U3|U11|Add4~54, vga_top, 1
instance = comp, \U3|U11|Add4~56\, U3|U11|Add4~56, vga_top, 1
instance = comp, \U3|U11|Add4~58\, U3|U11|Add4~58, vga_top, 1
instance = comp, \U3|U11|Add4~60\, U3|U11|Add4~60, vga_top, 1
instance = comp, \U3|U11|Add4~62\, U3|U11|Add4~62, vga_top, 1
instance = comp, \U3|U11|Add4~78\, U3|U11|Add4~78, vga_top, 1
instance = comp, \U3|U11|Add4~80\, U3|U11|Add4~80, vga_top, 1
instance = comp, \U3|U11|spawning:period[31]\, U3|U11|\spawning:period[31], vga_top, 1
instance = comp, \U3|U11|Add4~64\, U3|U11|Add4~64, vga_top, 1
instance = comp, \U3|U11|spawning:period[30]~feeder\, U3|U11|\spawning:period[30]~feeder, vga_top, 1
instance = comp, \U3|U11|spawning:period[30]\, U3|U11|\spawning:period[30], vga_top, 1
instance = comp, \U3|U11|Add4~10\, U3|U11|Add4~10, vga_top, 1
instance = comp, \U3|U11|spawning:period[2]~feeder\, U3|U11|\spawning:period[2]~feeder, vga_top, 1
instance = comp, \U3|U11|spawning:period[2]\, U3|U11|\spawning:period[2], vga_top, 1
instance = comp, \U3|U11|period~0\, U3|U11|period~0, vga_top, 1
instance = comp, \U3|U11|spawning:period[1]\, U3|U11|\spawning:period[1], vga_top, 1
instance = comp, \U3|U11|Add4~65\, U3|U11|Add4~65, vga_top, 1
instance = comp, \U3|U11|spawning:period[29]~feeder\, U3|U11|\spawning:period[29]~feeder, vga_top, 1
instance = comp, \U3|U11|spawning:period[29]\, U3|U11|\spawning:period[29], vga_top, 1
instance = comp, \U3|U11|LessThan2~0\, U3|U11|LessThan2~0, vga_top, 1
instance = comp, \U3|U11|Add4~71\, U3|U11|Add4~71, vga_top, 1
instance = comp, \U3|U11|spawning:period[23]~feeder\, U3|U11|\spawning:period[23]~feeder, vga_top, 1
instance = comp, \U3|U11|spawning:period[23]\, U3|U11|\spawning:period[23], vga_top, 1
instance = comp, \U3|U11|Add4~72\, U3|U11|Add4~72, vga_top, 1
instance = comp, \U3|U11|spawning:period[22]~feeder\, U3|U11|\spawning:period[22]~feeder, vga_top, 1
instance = comp, \U3|U11|spawning:period[22]\, U3|U11|\spawning:period[22], vga_top, 1
instance = comp, \U3|U11|Add4~73\, U3|U11|Add4~73, vga_top, 1
instance = comp, \U3|U11|spawning:period[21]\, U3|U11|\spawning:period[21], vga_top, 1
instance = comp, \U3|U11|Add4~70\, U3|U11|Add4~70, vga_top, 1
instance = comp, \U3|U11|spawning:period[24]~feeder\, U3|U11|\spawning:period[24]~feeder, vga_top, 1
instance = comp, \U3|U11|spawning:period[24]\, U3|U11|\spawning:period[24], vga_top, 1
instance = comp, \U3|U11|LessThan2~2\, U3|U11|LessThan2~2, vga_top, 1
instance = comp, \U3|U11|Add4~68\, U3|U11|Add4~68, vga_top, 1
instance = comp, \U3|U11|spawning:period[26]\, U3|U11|\spawning:period[26], vga_top, 1
instance = comp, \U3|U11|Add4~66\, U3|U11|Add4~66, vga_top, 1
instance = comp, \U3|U11|spawning:period[28]\, U3|U11|\spawning:period[28], vga_top, 1
instance = comp, \U3|U11|Add4~69\, U3|U11|Add4~69, vga_top, 1
instance = comp, \U3|U11|spawning:period[25]\, U3|U11|\spawning:period[25], vga_top, 1
instance = comp, \U3|U11|Add4~67\, U3|U11|Add4~67, vga_top, 1
instance = comp, \U3|U11|spawning:period[27]\, U3|U11|\spawning:period[27], vga_top, 1
instance = comp, \U3|U11|LessThan2~1\, U3|U11|LessThan2~1, vga_top, 1
instance = comp, \U3|U11|Add4~76\, U3|U11|Add4~76, vga_top, 1
instance = comp, \U3|U11|spawning:period[18]~feeder\, U3|U11|\spawning:period[18]~feeder, vga_top, 1
instance = comp, \U3|U11|spawning:period[18]\, U3|U11|\spawning:period[18], vga_top, 1
instance = comp, \U3|U11|Add4~75\, U3|U11|Add4~75, vga_top, 1
instance = comp, \U3|U11|spawning:period[19]\, U3|U11|\spawning:period[19], vga_top, 1
instance = comp, \U3|U11|Add4~77\, U3|U11|Add4~77, vga_top, 1
instance = comp, \U3|U11|spawning:period[17]\, U3|U11|\spawning:period[17], vga_top, 1
instance = comp, \U3|U11|Add4~74\, U3|U11|Add4~74, vga_top, 1
instance = comp, \U3|U11|spawning:period[20]\, U3|U11|\spawning:period[20], vga_top, 1
instance = comp, \U3|U11|LessThan2~3\, U3|U11|LessThan2~3, vga_top, 1
instance = comp, \U3|U11|LessThan2~4\, U3|U11|LessThan2~4, vga_top, 1
instance = comp, \U3|U11|LessThan2~9\, U3|U11|LessThan2~9, vga_top, 1
instance = comp, \U3|U11|period~1\, U3|U11|period~1, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|mac_mult1\, U3|U11|Mult0|auto_generated|mac_mult1, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|mac_out2\, U3|U11|Mult0|auto_generated|mac_out2, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|mac_mult3\, U3|U11|Mult0|auto_generated|mac_mult3, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|mac_out4\, U3|U11|Mult0|auto_generated|mac_out4, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|mac_mult5\, U3|U11|Mult0|auto_generated|mac_mult5, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|mac_out6\, U3|U11|Mult0|auto_generated|mac_out6, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~0\, U3|U11|Mult0|auto_generated|op_3~0, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~2\, U3|U11|Mult0|auto_generated|op_3~2, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~4\, U3|U11|Mult0|auto_generated|op_3~4, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~6\, U3|U11|Mult0|auto_generated|op_3~6, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~8\, U3|U11|Mult0|auto_generated|op_3~8, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~10\, U3|U11|Mult0|auto_generated|op_3~10, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~12\, U3|U11|Mult0|auto_generated|op_3~12, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~14\, U3|U11|Mult0|auto_generated|op_3~14, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~16\, U3|U11|Mult0|auto_generated|op_3~16, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~18\, U3|U11|Mult0|auto_generated|op_3~18, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~20\, U3|U11|Mult0|auto_generated|op_3~20, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~22\, U3|U11|Mult0|auto_generated|op_3~22, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~24\, U3|U11|Mult0|auto_generated|op_3~24, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_3~26\, U3|U11|Mult0|auto_generated|op_3~26, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~0\, U3|U11|Mult0|auto_generated|op_1~0, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~2\, U3|U11|Mult0|auto_generated|op_1~2, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~4\, U3|U11|Mult0|auto_generated|op_1~4, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~6\, U3|U11|Mult0|auto_generated|op_1~6, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~8\, U3|U11|Mult0|auto_generated|op_1~8, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~10\, U3|U11|Mult0|auto_generated|op_1~10, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~12\, U3|U11|Mult0|auto_generated|op_1~12, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~14\, U3|U11|Mult0|auto_generated|op_1~14, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~16\, U3|U11|Mult0|auto_generated|op_1~16, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~18\, U3|U11|Mult0|auto_generated|op_1~18, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~20\, U3|U11|Mult0|auto_generated|op_1~20, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~22\, U3|U11|Mult0|auto_generated|op_1~22, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~24\, U3|U11|Mult0|auto_generated|op_1~24, vga_top, 1
instance = comp, \U3|U11|Mult0|auto_generated|op_1~26\, U3|U11|Mult0|auto_generated|op_1~26, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~0\, U3|U11|timeSinceLastSpawn~0, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[31]\, U3|U11|\spawning:timeSinceLastSpawn[31], vga_top, 1
instance = comp, \U3|U11|Add3~0\, U3|U11|Add3~0, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~31\, U3|U11|timeSinceLastSpawn~31, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[0]~feeder\, U3|U11|\spawning:timeSinceLastSpawn[0]~feeder, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[0]\, U3|U11|\spawning:timeSinceLastSpawn[0], vga_top, 1
instance = comp, \U3|U11|Add3~2\, U3|U11|Add3~2, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~30\, U3|U11|timeSinceLastSpawn~30, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[1]~feeder\, U3|U11|\spawning:timeSinceLastSpawn[1]~feeder, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[1]\, U3|U11|\spawning:timeSinceLastSpawn[1], vga_top, 1
instance = comp, \U3|U11|Add3~4\, U3|U11|Add3~4, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~29\, U3|U11|timeSinceLastSpawn~29, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[2]\, U3|U11|\spawning:timeSinceLastSpawn[2], vga_top, 1
instance = comp, \U3|U11|Add3~6\, U3|U11|Add3~6, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~28\, U3|U11|timeSinceLastSpawn~28, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[3]~feeder\, U3|U11|\spawning:timeSinceLastSpawn[3]~feeder, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[3]\, U3|U11|\spawning:timeSinceLastSpawn[3], vga_top, 1
instance = comp, \U3|U11|Add3~8\, U3|U11|Add3~8, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~27\, U3|U11|timeSinceLastSpawn~27, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[4]\, U3|U11|\spawning:timeSinceLastSpawn[4], vga_top, 1
instance = comp, \U3|U11|Add3~10\, U3|U11|Add3~10, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~26\, U3|U11|timeSinceLastSpawn~26, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[5]\, U3|U11|\spawning:timeSinceLastSpawn[5], vga_top, 1
instance = comp, \U3|U11|Add3~12\, U3|U11|Add3~12, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~25\, U3|U11|timeSinceLastSpawn~25, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[6]\, U3|U11|\spawning:timeSinceLastSpawn[6], vga_top, 1
instance = comp, \U3|U11|Add3~14\, U3|U11|Add3~14, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~24\, U3|U11|timeSinceLastSpawn~24, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[7]\, U3|U11|\spawning:timeSinceLastSpawn[7], vga_top, 1
instance = comp, \U3|U11|Add3~16\, U3|U11|Add3~16, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~23\, U3|U11|timeSinceLastSpawn~23, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[8]\, U3|U11|\spawning:timeSinceLastSpawn[8], vga_top, 1
instance = comp, \U3|U11|Add3~18\, U3|U11|Add3~18, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~22\, U3|U11|timeSinceLastSpawn~22, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[9]\, U3|U11|\spawning:timeSinceLastSpawn[9], vga_top, 1
instance = comp, \U3|U11|Add3~20\, U3|U11|Add3~20, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~21\, U3|U11|timeSinceLastSpawn~21, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[10]\, U3|U11|\spawning:timeSinceLastSpawn[10], vga_top, 1
instance = comp, \U3|U11|Add3~22\, U3|U11|Add3~22, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~20\, U3|U11|timeSinceLastSpawn~20, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[11]\, U3|U11|\spawning:timeSinceLastSpawn[11], vga_top, 1
instance = comp, \U3|U11|Add3~24\, U3|U11|Add3~24, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~19\, U3|U11|timeSinceLastSpawn~19, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[12]\, U3|U11|\spawning:timeSinceLastSpawn[12], vga_top, 1
instance = comp, \U3|U11|Add3~26\, U3|U11|Add3~26, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~18\, U3|U11|timeSinceLastSpawn~18, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[13]~feeder\, U3|U11|\spawning:timeSinceLastSpawn[13]~feeder, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[13]\, U3|U11|\spawning:timeSinceLastSpawn[13], vga_top, 1
instance = comp, \U3|U11|Add3~28\, U3|U11|Add3~28, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~17\, U3|U11|timeSinceLastSpawn~17, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[14]\, U3|U11|\spawning:timeSinceLastSpawn[14], vga_top, 1
instance = comp, \U3|U11|Add3~30\, U3|U11|Add3~30, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~16\, U3|U11|timeSinceLastSpawn~16, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[15]\, U3|U11|\spawning:timeSinceLastSpawn[15], vga_top, 1
instance = comp, \U3|U11|Add3~32\, U3|U11|Add3~32, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~15\, U3|U11|timeSinceLastSpawn~15, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[16]\, U3|U11|\spawning:timeSinceLastSpawn[16], vga_top, 1
instance = comp, \U3|U11|Add3~34\, U3|U11|Add3~34, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~14\, U3|U11|timeSinceLastSpawn~14, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[17]\, U3|U11|\spawning:timeSinceLastSpawn[17], vga_top, 1
instance = comp, \U3|U11|Add3~36\, U3|U11|Add3~36, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~13\, U3|U11|timeSinceLastSpawn~13, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[18]\, U3|U11|\spawning:timeSinceLastSpawn[18], vga_top, 1
instance = comp, \U3|U11|Add3~38\, U3|U11|Add3~38, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~12\, U3|U11|timeSinceLastSpawn~12, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[19]~feeder\, U3|U11|\spawning:timeSinceLastSpawn[19]~feeder, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[19]\, U3|U11|\spawning:timeSinceLastSpawn[19], vga_top, 1
instance = comp, \U3|U11|Add3~40\, U3|U11|Add3~40, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~11\, U3|U11|timeSinceLastSpawn~11, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[20]\, U3|U11|\spawning:timeSinceLastSpawn[20], vga_top, 1
instance = comp, \U3|U11|Add3~42\, U3|U11|Add3~42, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~10\, U3|U11|timeSinceLastSpawn~10, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[21]\, U3|U11|\spawning:timeSinceLastSpawn[21], vga_top, 1
instance = comp, \U3|U11|Add3~44\, U3|U11|Add3~44, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~9\, U3|U11|timeSinceLastSpawn~9, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[22]\, U3|U11|\spawning:timeSinceLastSpawn[22], vga_top, 1
instance = comp, \U3|U11|Add3~46\, U3|U11|Add3~46, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~8\, U3|U11|timeSinceLastSpawn~8, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[23]\, U3|U11|\spawning:timeSinceLastSpawn[23], vga_top, 1
instance = comp, \U3|U11|Add3~48\, U3|U11|Add3~48, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~7\, U3|U11|timeSinceLastSpawn~7, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[24]\, U3|U11|\spawning:timeSinceLastSpawn[24], vga_top, 1
instance = comp, \U3|U11|Add3~50\, U3|U11|Add3~50, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~6\, U3|U11|timeSinceLastSpawn~6, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[25]\, U3|U11|\spawning:timeSinceLastSpawn[25], vga_top, 1
instance = comp, \U3|U11|Add3~52\, U3|U11|Add3~52, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~5\, U3|U11|timeSinceLastSpawn~5, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[26]\, U3|U11|\spawning:timeSinceLastSpawn[26], vga_top, 1
instance = comp, \U3|U11|Add3~54\, U3|U11|Add3~54, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~4\, U3|U11|timeSinceLastSpawn~4, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[27]\, U3|U11|\spawning:timeSinceLastSpawn[27], vga_top, 1
instance = comp, \U3|U11|Add3~56\, U3|U11|Add3~56, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~3\, U3|U11|timeSinceLastSpawn~3, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[28]\, U3|U11|\spawning:timeSinceLastSpawn[28], vga_top, 1
instance = comp, \U3|U11|Add3~58\, U3|U11|Add3~58, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~2\, U3|U11|timeSinceLastSpawn~2, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[29]\, U3|U11|\spawning:timeSinceLastSpawn[29], vga_top, 1
instance = comp, \U3|U11|Add3~60\, U3|U11|Add3~60, vga_top, 1
instance = comp, \U3|U11|timeSinceLastSpawn~1\, U3|U11|timeSinceLastSpawn~1, vga_top, 1
instance = comp, \U3|U11|spawning:timeSinceLastSpawn[30]\, U3|U11|\spawning:timeSinceLastSpawn[30], vga_top, 1
instance = comp, \U3|U11|Add3~62\, U3|U11|Add3~62, vga_top, 1
instance = comp, \U3|U11|LessThan3~0\, U3|U11|LessThan3~0, vga_top, 1
instance = comp, \U3|U11|LessThan3~1\, U3|U11|LessThan3~1, vga_top, 1
instance = comp, \U3|U11|LessThan3~3\, U3|U11|LessThan3~3, vga_top, 1
instance = comp, \U3|U11|LessThan3~5\, U3|U11|LessThan3~5, vga_top, 1
instance = comp, \U3|U11|LessThan3~7\, U3|U11|LessThan3~7, vga_top, 1
instance = comp, \U3|U11|LessThan3~9\, U3|U11|LessThan3~9, vga_top, 1
instance = comp, \U3|U11|LessThan3~11\, U3|U11|LessThan3~11, vga_top, 1
instance = comp, \U3|U11|LessThan3~13\, U3|U11|LessThan3~13, vga_top, 1
instance = comp, \U3|U11|LessThan3~15\, U3|U11|LessThan3~15, vga_top, 1
instance = comp, \U3|U11|LessThan3~17\, U3|U11|LessThan3~17, vga_top, 1
instance = comp, \U3|U11|LessThan3~19\, U3|U11|LessThan3~19, vga_top, 1
instance = comp, \U3|U11|LessThan3~21\, U3|U11|LessThan3~21, vga_top, 1
instance = comp, \U3|U11|LessThan3~23\, U3|U11|LessThan3~23, vga_top, 1
instance = comp, \U3|U11|LessThan3~25\, U3|U11|LessThan3~25, vga_top, 1
instance = comp, \U3|U11|LessThan3~27\, U3|U11|LessThan3~27, vga_top, 1
instance = comp, \U3|U11|LessThan3~29\, U3|U11|LessThan3~29, vga_top, 1
instance = comp, \U3|U11|LessThan3~31\, U3|U11|LessThan3~31, vga_top, 1
instance = comp, \U3|U11|LessThan3~33\, U3|U11|LessThan3~33, vga_top, 1
instance = comp, \U3|U11|LessThan3~35\, U3|U11|LessThan3~35, vga_top, 1
instance = comp, \U3|U11|LessThan3~37\, U3|U11|LessThan3~37, vga_top, 1
instance = comp, \U3|U11|LessThan3~39\, U3|U11|LessThan3~39, vga_top, 1
instance = comp, \U3|U11|LessThan3~41\, U3|U11|LessThan3~41, vga_top, 1
instance = comp, \U3|U11|LessThan3~43\, U3|U11|LessThan3~43, vga_top, 1
instance = comp, \U3|U11|LessThan3~45\, U3|U11|LessThan3~45, vga_top, 1
instance = comp, \U3|U11|LessThan3~47\, U3|U11|LessThan3~47, vga_top, 1
instance = comp, \U3|U11|LessThan3~49\, U3|U11|LessThan3~49, vga_top, 1
instance = comp, \U3|U11|LessThan3~51\, U3|U11|LessThan3~51, vga_top, 1
instance = comp, \U3|U11|LessThan3~52\, U3|U11|LessThan3~52, vga_top, 1
instance = comp, \U3|U11|spawn~0\, U3|U11|spawn~0, vga_top, 1
instance = comp, \U3|U11|spawn~reg0\, U3|U11|spawn~reg0, vga_top, 1
instance = comp, \U3|U11|RNG_instance[3]~feeder\, U3|U11|RNG_instance[3]~feeder, vga_top, 1
instance = comp, \U3|U11|RNG_instance[3]\, U3|U11|RNG_instance[3], vga_top, 1
instance = comp, \U3|U11|size_unsigned[2]\, U3|U11|size_unsigned[2], vga_top, 1
instance = comp, \U3|U11|size[2]~reg0feeder\, U3|U11|size[2]~reg0feeder, vga_top, 1
instance = comp, \U3|U11|size[2]~reg0\, U3|U11|size[2]~reg0, vga_top, 1
instance = comp, \U3|U11|RNG_instance[2]~feeder\, U3|U11|RNG_instance[2]~feeder, vga_top, 1
instance = comp, \U3|U11|RNG_instance[2]\, U3|U11|RNG_instance[2], vga_top, 1
instance = comp, \U3|U11|size_unsigned[1]~feeder\, U3|U11|size_unsigned[1]~feeder, vga_top, 1
instance = comp, \U3|U11|size_unsigned[1]\, U3|U11|size_unsigned[1], vga_top, 1
instance = comp, \U3|U11|size[1]~reg0feeder\, U3|U11|size[1]~reg0feeder, vga_top, 1
instance = comp, \U3|U11|size[1]~reg0\, U3|U11|size[1]~reg0, vga_top, 1
instance = comp, \U3|U11|RNG_instance[1]~feeder\, U3|U11|RNG_instance[1]~feeder, vga_top, 1
instance = comp, \U3|U11|RNG_instance[1]\, U3|U11|RNG_instance[1], vga_top, 1
instance = comp, \U3|U11|size_unsigned[0]~feeder\, U3|U11|size_unsigned[0]~feeder, vga_top, 1
instance = comp, \U3|U11|size_unsigned[0]\, U3|U11|size_unsigned[0], vga_top, 1
instance = comp, \U3|U11|size[0]~reg0feeder\, U3|U11|size[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U11|size[0]~reg0\, U3|U11|size[0]~reg0, vga_top, 1
instance = comp, \U3|Add114~0\, U3|Add114~0, vga_top, 1
instance = comp, \U3|Add114~2\, U3|Add114~2, vga_top, 1
instance = comp, \U3|Add114~4\, U3|Add114~4, vga_top, 1
instance = comp, \U3|Add114~6\, U3|Add114~6, vga_top, 1
instance = comp, \U3|Add114~8\, U3|Add114~8, vga_top, 1
instance = comp, \U3|Add114~10\, U3|Add114~10, vga_top, 1
instance = comp, \U3|Add114~12\, U3|Add114~12, vga_top, 1
instance = comp, \U3|Add114~14\, U3|Add114~14, vga_top, 1
instance = comp, \U3|Add114~16\, U3|Add114~16, vga_top, 1
instance = comp, \U3|Add114~18\, U3|Add114~18, vga_top, 1
instance = comp, \U3|Add114~20\, U3|Add114~20, vga_top, 1
instance = comp, \U3|Add114~22\, U3|Add114~22, vga_top, 1
instance = comp, \U3|Add114~24\, U3|Add114~24, vga_top, 1
instance = comp, \U3|Add114~26\, U3|Add114~26, vga_top, 1
instance = comp, \U3|Add114~28\, U3|Add114~28, vga_top, 1
instance = comp, \U3|Add114~30\, U3|Add114~30, vga_top, 1
instance = comp, \U3|Add114~32\, U3|Add114~32, vga_top, 1
instance = comp, \U3|Add114~34\, U3|Add114~34, vga_top, 1
instance = comp, \U3|Add114~36\, U3|Add114~36, vga_top, 1
instance = comp, \U3|Add114~38\, U3|Add114~38, vga_top, 1
instance = comp, \U3|Add114~40\, U3|Add114~40, vga_top, 1
instance = comp, \U3|Add114~42\, U3|Add114~42, vga_top, 1
instance = comp, \U3|Add114~44\, U3|Add114~44, vga_top, 1
instance = comp, \U3|Add114~46\, U3|Add114~46, vga_top, 1
instance = comp, \U3|Add114~48\, U3|Add114~48, vga_top, 1
instance = comp, \U3|Add114~50\, U3|Add114~50, vga_top, 1
instance = comp, \U3|Add114~52\, U3|Add114~52, vga_top, 1
instance = comp, \U3|Add114~54\, U3|Add114~54, vga_top, 1
instance = comp, \U3|U11|x_pos[0]~32\, U3|U11|x_pos[0]~32, vga_top, 1
instance = comp, \U3|U11|x_pos[0]~reg0\, U3|U11|x_pos[0]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[1]~34\, U3|U11|x_pos[1]~34, vga_top, 1
instance = comp, \U3|U11|x_pos[1]~reg0\, U3|U11|x_pos[1]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[2]~36\, U3|U11|x_pos[2]~36, vga_top, 1
instance = comp, \U3|U11|x_pos[2]~reg0\, U3|U11|x_pos[2]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[3]~38\, U3|U11|x_pos[3]~38, vga_top, 1
instance = comp, \U3|U11|x_pos[3]~reg0\, U3|U11|x_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[4]~40\, U3|U11|x_pos[4]~40, vga_top, 1
instance = comp, \U3|U11|x_pos[4]~reg0\, U3|U11|x_pos[4]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[5]~42\, U3|U11|x_pos[5]~42, vga_top, 1
instance = comp, \U3|U11|x_pos[5]~reg0\, U3|U11|x_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[6]~44\, U3|U11|x_pos[6]~44, vga_top, 1
instance = comp, \U3|U11|x_pos[6]~reg0\, U3|U11|x_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[7]~46\, U3|U11|x_pos[7]~46, vga_top, 1
instance = comp, \U3|U11|x_pos[7]~reg0\, U3|U11|x_pos[7]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[8]~48\, U3|U11|x_pos[8]~48, vga_top, 1
instance = comp, \U3|U11|x_pos[8]~reg0\, U3|U11|x_pos[8]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[9]~50\, U3|U11|x_pos[9]~50, vga_top, 1
instance = comp, \U3|U11|x_pos[9]~reg0\, U3|U11|x_pos[9]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[10]~52\, U3|U11|x_pos[10]~52, vga_top, 1
instance = comp, \U3|U11|x_pos[10]~reg0\, U3|U11|x_pos[10]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[11]~54\, U3|U11|x_pos[11]~54, vga_top, 1
instance = comp, \U3|U11|x_pos[11]~reg0\, U3|U11|x_pos[11]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[12]~56\, U3|U11|x_pos[12]~56, vga_top, 1
instance = comp, \U3|U11|x_pos[12]~reg0\, U3|U11|x_pos[12]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[13]~58\, U3|U11|x_pos[13]~58, vga_top, 1
instance = comp, \U3|U11|x_pos[13]~reg0\, U3|U11|x_pos[13]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[14]~60\, U3|U11|x_pos[14]~60, vga_top, 1
instance = comp, \U3|U11|x_pos[14]~reg0\, U3|U11|x_pos[14]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[15]~62\, U3|U11|x_pos[15]~62, vga_top, 1
instance = comp, \U3|U11|x_pos[15]~reg0\, U3|U11|x_pos[15]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[16]~64\, U3|U11|x_pos[16]~64, vga_top, 1
instance = comp, \U3|U11|x_pos[16]~reg0\, U3|U11|x_pos[16]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[17]~66\, U3|U11|x_pos[17]~66, vga_top, 1
instance = comp, \U3|U11|x_pos[17]~reg0\, U3|U11|x_pos[17]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[18]~68\, U3|U11|x_pos[18]~68, vga_top, 1
instance = comp, \U3|U11|x_pos[18]~reg0\, U3|U11|x_pos[18]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[19]~70\, U3|U11|x_pos[19]~70, vga_top, 1
instance = comp, \U3|U11|x_pos[19]~reg0\, U3|U11|x_pos[19]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[20]~72\, U3|U11|x_pos[20]~72, vga_top, 1
instance = comp, \U3|U11|x_pos[20]~reg0\, U3|U11|x_pos[20]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[21]~74\, U3|U11|x_pos[21]~74, vga_top, 1
instance = comp, \U3|U11|x_pos[21]~reg0\, U3|U11|x_pos[21]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[22]~76\, U3|U11|x_pos[22]~76, vga_top, 1
instance = comp, \U3|U11|x_pos[22]~reg0\, U3|U11|x_pos[22]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[23]~78\, U3|U11|x_pos[23]~78, vga_top, 1
instance = comp, \U3|U11|x_pos[23]~reg0\, U3|U11|x_pos[23]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[24]~80\, U3|U11|x_pos[24]~80, vga_top, 1
instance = comp, \U3|U11|x_pos[24]~reg0\, U3|U11|x_pos[24]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[25]~82\, U3|U11|x_pos[25]~82, vga_top, 1
instance = comp, \U3|U11|x_pos[25]~reg0\, U3|U11|x_pos[25]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[26]~84\, U3|U11|x_pos[26]~84, vga_top, 1
instance = comp, \U3|U11|x_pos[26]~reg0\, U3|U11|x_pos[26]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[27]~86\, U3|U11|x_pos[27]~86, vga_top, 1
instance = comp, \U3|U11|x_pos[27]~reg0\, U3|U11|x_pos[27]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[28]~88\, U3|U11|x_pos[28]~88, vga_top, 1
instance = comp, \U3|U11|x_pos[28]~reg0\, U3|U11|x_pos[28]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[29]~90\, U3|U11|x_pos[29]~90, vga_top, 1
instance = comp, \U3|U11|x_pos[29]~reg0\, U3|U11|x_pos[29]~reg0, vga_top, 1
instance = comp, \U3|U11|x_pos[30]~92\, U3|U11|x_pos[30]~92, vga_top, 1
instance = comp, \U3|U11|x_pos[30]~reg0\, U3|U11|x_pos[30]~reg0, vga_top, 1
instance = comp, \U3|LessThan118~1\, U3|LessThan118~1, vga_top, 1
instance = comp, \U3|LessThan118~3\, U3|LessThan118~3, vga_top, 1
instance = comp, \U3|LessThan118~5\, U3|LessThan118~5, vga_top, 1
instance = comp, \U3|LessThan118~7\, U3|LessThan118~7, vga_top, 1
instance = comp, \U3|LessThan118~9\, U3|LessThan118~9, vga_top, 1
instance = comp, \U3|LessThan118~11\, U3|LessThan118~11, vga_top, 1
instance = comp, \U3|LessThan118~13\, U3|LessThan118~13, vga_top, 1
instance = comp, \U3|LessThan118~15\, U3|LessThan118~15, vga_top, 1
instance = comp, \U3|LessThan118~17\, U3|LessThan118~17, vga_top, 1
instance = comp, \U3|LessThan118~19\, U3|LessThan118~19, vga_top, 1
instance = comp, \U3|LessThan118~21\, U3|LessThan118~21, vga_top, 1
instance = comp, \U3|LessThan118~23\, U3|LessThan118~23, vga_top, 1
instance = comp, \U3|LessThan118~25\, U3|LessThan118~25, vga_top, 1
instance = comp, \U3|LessThan118~27\, U3|LessThan118~27, vga_top, 1
instance = comp, \U3|LessThan118~29\, U3|LessThan118~29, vga_top, 1
instance = comp, \U3|LessThan118~31\, U3|LessThan118~31, vga_top, 1
instance = comp, \U3|LessThan118~33\, U3|LessThan118~33, vga_top, 1
instance = comp, \U3|LessThan118~35\, U3|LessThan118~35, vga_top, 1
instance = comp, \U3|LessThan118~37\, U3|LessThan118~37, vga_top, 1
instance = comp, \U3|LessThan118~39\, U3|LessThan118~39, vga_top, 1
instance = comp, \U3|LessThan118~41\, U3|LessThan118~41, vga_top, 1
instance = comp, \U3|LessThan118~43\, U3|LessThan118~43, vga_top, 1
instance = comp, \U3|LessThan118~45\, U3|LessThan118~45, vga_top, 1
instance = comp, \U3|LessThan118~47\, U3|LessThan118~47, vga_top, 1
instance = comp, \U3|LessThan118~49\, U3|LessThan118~49, vga_top, 1
instance = comp, \U3|LessThan118~51\, U3|LessThan118~51, vga_top, 1
instance = comp, \U3|LessThan118~53\, U3|LessThan118~53, vga_top, 1
instance = comp, \U3|LessThan118~55\, U3|LessThan118~55, vga_top, 1
instance = comp, \U3|LessThan118~56\, U3|LessThan118~56, vga_top, 1
instance = comp, \U3|alien~9\, U3|alien~9, vga_top, 1
instance = comp, \U3|alien[9].collision\, U3|alien[9].collision, vga_top, 1
instance = comp, \U3|U11|alive~0\, U3|U11|alive~0, vga_top, 1
instance = comp, \U3|U11|alive~reg0feeder\, U3|U11|alive~reg0feeder, vga_top, 1
instance = comp, \U3|U11|alive~reg0\, U3|U11|alive~reg0, vga_top, 1
instance = comp, \U3|U11|y_pos[15]~0\, U3|U11|y_pos[15]~0, vga_top, 1
instance = comp, \U3|U11|movement:fast[0]\, U3|U11|\movement:fast[0], vga_top, 1
instance = comp, \U3|U11|movement:fast[1]~1\, U3|U11|\movement:fast[1]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[1]\, U3|U11|\movement:fast[1], vga_top, 1
instance = comp, \U3|U11|movement:fast[2]~1\, U3|U11|\movement:fast[2]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[2]\, U3|U11|\movement:fast[2], vga_top, 1
instance = comp, \U3|U11|movement:fast[3]~1\, U3|U11|\movement:fast[3]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[3]\, U3|U11|\movement:fast[3], vga_top, 1
instance = comp, \U3|U11|movement:fast[4]~1\, U3|U11|\movement:fast[4]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[4]\, U3|U11|\movement:fast[4], vga_top, 1
instance = comp, \U3|U11|movement:fast[5]~1\, U3|U11|\movement:fast[5]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[5]\, U3|U11|\movement:fast[5], vga_top, 1
instance = comp, \U3|U11|movement:fast[6]~1\, U3|U11|\movement:fast[6]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[6]\, U3|U11|\movement:fast[6], vga_top, 1
instance = comp, \U3|U11|movement:fast[7]~1\, U3|U11|\movement:fast[7]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[7]\, U3|U11|\movement:fast[7], vga_top, 1
instance = comp, \U3|U11|LessThan1~1\, U3|U11|LessThan1~1, vga_top, 1
instance = comp, \U3|U11|LessThan1~0\, U3|U11|LessThan1~0, vga_top, 1
instance = comp, \U3|U11|LessThan1~2\, U3|U11|LessThan1~2, vga_top, 1
instance = comp, \U3|U11|movement:fast[8]~1\, U3|U11|\movement:fast[8]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[8]\, U3|U11|\movement:fast[8], vga_top, 1
instance = comp, \U3|U11|movement:fast[9]~1\, U3|U11|\movement:fast[9]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[9]\, U3|U11|\movement:fast[9], vga_top, 1
instance = comp, \U3|U11|movement:fast[10]~1\, U3|U11|\movement:fast[10]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[10]\, U3|U11|\movement:fast[10], vga_top, 1
instance = comp, \U3|U11|movement:fast[11]~1\, U3|U11|\movement:fast[11]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[11]\, U3|U11|\movement:fast[11], vga_top, 1
instance = comp, \U3|U11|movement:fast[12]~1\, U3|U11|\movement:fast[12]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[12]\, U3|U11|\movement:fast[12], vga_top, 1
instance = comp, \U3|U11|movement:fast[13]~1\, U3|U11|\movement:fast[13]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[13]\, U3|U11|\movement:fast[13], vga_top, 1
instance = comp, \U3|U11|movement:fast[14]~1\, U3|U11|\movement:fast[14]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[14]\, U3|U11|\movement:fast[14], vga_top, 1
instance = comp, \U3|U11|movement:fast[15]~1\, U3|U11|\movement:fast[15]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[15]\, U3|U11|\movement:fast[15], vga_top, 1
instance = comp, \U3|U11|movement:fast[16]~1\, U3|U11|\movement:fast[16]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[16]\, U3|U11|\movement:fast[16], vga_top, 1
instance = comp, \U3|U11|movement:fast[17]~1\, U3|U11|\movement:fast[17]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[17]\, U3|U11|\movement:fast[17], vga_top, 1
instance = comp, \U3|U11|movement:fast[18]~1\, U3|U11|\movement:fast[18]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[18]\, U3|U11|\movement:fast[18], vga_top, 1
instance = comp, \U3|U11|movement:fast[19]~1\, U3|U11|\movement:fast[19]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[19]\, U3|U11|\movement:fast[19], vga_top, 1
instance = comp, \U3|U11|movement:fast[20]~1\, U3|U11|\movement:fast[20]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[20]\, U3|U11|\movement:fast[20], vga_top, 1
instance = comp, \U3|U11|movement:fast[21]~1\, U3|U11|\movement:fast[21]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[21]\, U3|U11|\movement:fast[21], vga_top, 1
instance = comp, \U3|U11|movement:fast[22]~1\, U3|U11|\movement:fast[22]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[22]\, U3|U11|\movement:fast[22], vga_top, 1
instance = comp, \U3|U11|movement:fast[23]~1\, U3|U11|\movement:fast[23]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[23]\, U3|U11|\movement:fast[23], vga_top, 1
instance = comp, \U3|U11|movement:fast[24]~1\, U3|U11|\movement:fast[24]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[24]\, U3|U11|\movement:fast[24], vga_top, 1
instance = comp, \U3|U11|movement:fast[25]~1\, U3|U11|\movement:fast[25]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[25]\, U3|U11|\movement:fast[25], vga_top, 1
instance = comp, \U3|U11|movement:fast[26]~1\, U3|U11|\movement:fast[26]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[26]\, U3|U11|\movement:fast[26], vga_top, 1
instance = comp, \U3|U11|movement:fast[27]~1\, U3|U11|\movement:fast[27]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[27]\, U3|U11|\movement:fast[27], vga_top, 1
instance = comp, \U3|U11|movement:fast[28]~1\, U3|U11|\movement:fast[28]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[28]\, U3|U11|\movement:fast[28], vga_top, 1
instance = comp, \U3|U11|movement:fast[29]~1\, U3|U11|\movement:fast[29]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[29]\, U3|U11|\movement:fast[29], vga_top, 1
instance = comp, \U3|U11|movement:fast[30]~1\, U3|U11|\movement:fast[30]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[30]\, U3|U11|\movement:fast[30], vga_top, 1
instance = comp, \U3|U11|movement:fast[31]~1\, U3|U11|\movement:fast[31]~1, vga_top, 1
instance = comp, \U3|U11|movement:fast[31]\, U3|U11|\movement:fast[31], vga_top, 1
instance = comp, \U3|U11|LessThan1~4\, U3|U11|LessThan1~4, vga_top, 1
instance = comp, \U3|U11|LessThan1~3\, U3|U11|LessThan1~3, vga_top, 1
instance = comp, \U3|U11|LessThan1~6\, U3|U11|LessThan1~6, vga_top, 1
instance = comp, \U3|U11|LessThan1~5\, U3|U11|LessThan1~5, vga_top, 1
instance = comp, \U3|U11|LessThan1~7\, U3|U11|LessThan1~7, vga_top, 1
instance = comp, \U3|U11|LessThan1~8\, U3|U11|LessThan1~8, vga_top, 1
instance = comp, \U3|U11|LessThan1~9\, U3|U11|LessThan1~9, vga_top, 1
instance = comp, \U3|U11|LessThan1~10\, U3|U11|LessThan1~10, vga_top, 1
instance = comp, \U3|U11|x_pos[31]~94\, U3|U11|x_pos[31]~94, vga_top, 1
instance = comp, \U3|U11|x_pos[31]~reg0\, U3|U11|x_pos[31]~reg0, vga_top, 1
instance = comp, \U3|Add45~0\, U3|Add45~0, vga_top, 1
instance = comp, \U3|Add45~2\, U3|Add45~2, vga_top, 1
instance = comp, \U3|Add45~4\, U3|Add45~4, vga_top, 1
instance = comp, \U3|Add45~6\, U3|Add45~6, vga_top, 1
instance = comp, \U3|Add46~0\, U3|Add46~0, vga_top, 1
instance = comp, \U3|Add46~2\, U3|Add46~2, vga_top, 1
instance = comp, \U3|Add46~4\, U3|Add46~4, vga_top, 1
instance = comp, \U3|Add46~6\, U3|Add46~6, vga_top, 1
instance = comp, \U3|Add46~8\, U3|Add46~8, vga_top, 1
instance = comp, \U3|Add46~10\, U3|Add46~10, vga_top, 1
instance = comp, \U3|LessThan55~1\, U3|LessThan55~1, vga_top, 1
instance = comp, \U3|LessThan55~3\, U3|LessThan55~3, vga_top, 1
instance = comp, \U3|LessThan55~5\, U3|LessThan55~5, vga_top, 1
instance = comp, \U3|LessThan55~7\, U3|LessThan55~7, vga_top, 1
instance = comp, \U3|LessThan55~9\, U3|LessThan55~9, vga_top, 1
instance = comp, \U3|LessThan55~11\, U3|LessThan55~11, vga_top, 1
instance = comp, \U3|LessThan55~13\, U3|LessThan55~13, vga_top, 1
instance = comp, \U3|LessThan55~14\, U3|LessThan55~14, vga_top, 1
instance = comp, \U3|LessThan56~25\, U3|LessThan56~25, vga_top, 1
instance = comp, \U3|LessThan56~21\, U3|LessThan56~21, vga_top, 1
instance = comp, \U3|LessThan56~23\, U3|LessThan56~23, vga_top, 1
instance = comp, \U3|LessThan56~22\, U3|LessThan56~22, vga_top, 1
instance = comp, \U3|LessThan56~1\, U3|LessThan56~1, vga_top, 1
instance = comp, \U3|LessThan56~3\, U3|LessThan56~3, vga_top, 1
instance = comp, \U3|LessThan56~5\, U3|LessThan56~5, vga_top, 1
instance = comp, \U3|LessThan56~7\, U3|LessThan56~7, vga_top, 1
instance = comp, \U3|LessThan56~9\, U3|LessThan56~9, vga_top, 1
instance = comp, \U3|LessThan56~11\, U3|LessThan56~11, vga_top, 1
instance = comp, \U3|LessThan56~13\, U3|LessThan56~13, vga_top, 1
instance = comp, \U3|LessThan56~15\, U3|LessThan56~15, vga_top, 1
instance = comp, \U3|LessThan56~17\, U3|LessThan56~17, vga_top, 1
instance = comp, \U3|LessThan56~18\, U3|LessThan56~18, vga_top, 1
instance = comp, \U3|LessThan56~20\, U3|LessThan56~20, vga_top, 1
instance = comp, \U3|LessThan56~24\, U3|LessThan56~24, vga_top, 1
instance = comp, \U3|LessThan56~26\, U3|LessThan56~26, vga_top, 1
instance = comp, \U3|colorconcat~347\, U3|colorconcat~347, vga_top, 1
instance = comp, \U3|Add47~0\, U3|Add47~0, vga_top, 1
instance = comp, \U3|Add47~2\, U3|Add47~2, vga_top, 1
instance = comp, \U3|Add47~4\, U3|Add47~4, vga_top, 1
instance = comp, \U3|Add47~6\, U3|Add47~6, vga_top, 1
instance = comp, \U3|Add47~8\, U3|Add47~8, vga_top, 1
instance = comp, \U3|Add47~10\, U3|Add47~10, vga_top, 1
instance = comp, \U3|Add47~12\, U3|Add47~12, vga_top, 1
instance = comp, \U3|Add47~14\, U3|Add47~14, vga_top, 1
instance = comp, \U3|Add47~16\, U3|Add47~16, vga_top, 1
instance = comp, \U3|Add47~18\, U3|Add47~18, vga_top, 1
instance = comp, \U3|Add47~20\, U3|Add47~20, vga_top, 1
instance = comp, \U3|Add47~22\, U3|Add47~22, vga_top, 1
instance = comp, \U3|Add47~24\, U3|Add47~24, vga_top, 1
instance = comp, \U3|Add47~26\, U3|Add47~26, vga_top, 1
instance = comp, \U3|Add47~28\, U3|Add47~28, vga_top, 1
instance = comp, \U3|Add47~30\, U3|Add47~30, vga_top, 1
instance = comp, \U3|Add47~32\, U3|Add47~32, vga_top, 1
instance = comp, \U3|Add47~34\, U3|Add47~34, vga_top, 1
instance = comp, \U3|Add47~36\, U3|Add47~36, vga_top, 1
instance = comp, \U3|Add47~38\, U3|Add47~38, vga_top, 1
instance = comp, \U3|Add47~40\, U3|Add47~40, vga_top, 1
instance = comp, \U3|Add47~42\, U3|Add47~42, vga_top, 1
instance = comp, \U3|Add47~44\, U3|Add47~44, vga_top, 1
instance = comp, \U3|Add47~46\, U3|Add47~46, vga_top, 1
instance = comp, \U3|Add47~48\, U3|Add47~48, vga_top, 1
instance = comp, \U3|Add47~50\, U3|Add47~50, vga_top, 1
instance = comp, \U3|Add47~52\, U3|Add47~52, vga_top, 1
instance = comp, \U3|Add47~54\, U3|Add47~54, vga_top, 1
instance = comp, \U3|Add47~56\, U3|Add47~56, vga_top, 1
instance = comp, \U3|LessThan57~0\, U3|LessThan57~0, vga_top, 1
instance = comp, \U3|LessThan57~24\, U3|LessThan57~24, vga_top, 1
instance = comp, \U3|LessThan57~5\, U3|LessThan57~5, vga_top, 1
instance = comp, \U3|LessThan57~7\, U3|LessThan57~7, vga_top, 1
instance = comp, \U3|LessThan57~9\, U3|LessThan57~9, vga_top, 1
instance = comp, \U3|LessThan57~11\, U3|LessThan57~11, vga_top, 1
instance = comp, \U3|LessThan57~13\, U3|LessThan57~13, vga_top, 1
instance = comp, \U3|LessThan57~15\, U3|LessThan57~15, vga_top, 1
instance = comp, \U3|LessThan57~17\, U3|LessThan57~17, vga_top, 1
instance = comp, \U3|LessThan57~19\, U3|LessThan57~19, vga_top, 1
instance = comp, \U3|LessThan57~21\, U3|LessThan57~21, vga_top, 1
instance = comp, \U3|LessThan57~22\, U3|LessThan57~22, vga_top, 1
instance = comp, \U3|LessThan57~2\, U3|LessThan57~2, vga_top, 1
instance = comp, \U3|LessThan57~1\, U3|LessThan57~1, vga_top, 1
instance = comp, \U3|LessThan57~3\, U3|LessThan57~3, vga_top, 1
instance = comp, \U3|colorconcat~348\, U3|colorconcat~348, vga_top, 1
instance = comp, \U3|colorconcat~349\, U3|colorconcat~349, vga_top, 1
instance = comp, \U3|colorconcat~350\, U3|colorconcat~350, vga_top, 1
instance = comp, \U3|colorconcat~351\, U3|colorconcat~351, vga_top, 1
instance = comp, \U3|U12|movement_clock~0\, U3|U12|movement_clock~0, vga_top, 1
instance = comp, \U3|U12|movement_clock~0clkctrl\, U3|U12|movement_clock~0clkctrl, vga_top, 1
instance = comp, \U3|U12|movement:fast[0]~1\, U3|U12|\movement:fast[0]~1, vga_top, 1
instance = comp, \U3|U12|RNG_instance[3]\, U3|U12|RNG_instance[3], vga_top, 1
instance = comp, \U3|U12|size_unsigned[2]\, U3|U12|size_unsigned[2], vga_top, 1
instance = comp, \U3|U12|size[2]~reg0feeder\, U3|U12|size[2]~reg0feeder, vga_top, 1
instance = comp, \U3|U12|size[2]~reg0\, U3|U12|size[2]~reg0, vga_top, 1
instance = comp, \U3|U12|RNG_instance[1]~feeder\, U3|U12|RNG_instance[1]~feeder, vga_top, 1
instance = comp, \U3|U12|RNG_instance[1]\, U3|U12|RNG_instance[1], vga_top, 1
instance = comp, \U3|U12|size_unsigned[0]~feeder\, U3|U12|size_unsigned[0]~feeder, vga_top, 1
instance = comp, \U3|U12|size_unsigned[0]\, U3|U12|size_unsigned[0], vga_top, 1
instance = comp, \U3|U12|size[0]~reg0feeder\, U3|U12|size[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U12|size[0]~reg0\, U3|U12|size[0]~reg0, vga_top, 1
instance = comp, \U3|U12|RNG_instance[2]~feeder\, U3|U12|RNG_instance[2]~feeder, vga_top, 1
instance = comp, \U3|U12|RNG_instance[2]\, U3|U12|RNG_instance[2], vga_top, 1
instance = comp, \U3|U12|size_unsigned[1]~feeder\, U3|U12|size_unsigned[1]~feeder, vga_top, 1
instance = comp, \U3|U12|size_unsigned[1]\, U3|U12|size_unsigned[1], vga_top, 1
instance = comp, \U3|U12|size[1]~reg0feeder\, U3|U12|size[1]~reg0feeder, vga_top, 1
instance = comp, \U3|U12|size[1]~reg0\, U3|U12|size[1]~reg0, vga_top, 1
instance = comp, \U3|Add115~0\, U3|Add115~0, vga_top, 1
instance = comp, \U3|Add115~2\, U3|Add115~2, vga_top, 1
instance = comp, \U3|Add115~4\, U3|Add115~4, vga_top, 1
instance = comp, \U3|Add115~6\, U3|Add115~6, vga_top, 1
instance = comp, \U3|Add115~8\, U3|Add115~8, vga_top, 1
instance = comp, \U3|Add115~10\, U3|Add115~10, vga_top, 1
instance = comp, \U3|Add115~12\, U3|Add115~12, vga_top, 1
instance = comp, \U3|Add115~14\, U3|Add115~14, vga_top, 1
instance = comp, \U3|Add115~16\, U3|Add115~16, vga_top, 1
instance = comp, \U3|Add115~18\, U3|Add115~18, vga_top, 1
instance = comp, \U3|Add115~20\, U3|Add115~20, vga_top, 1
instance = comp, \U3|Add115~22\, U3|Add115~22, vga_top, 1
instance = comp, \U3|Add115~24\, U3|Add115~24, vga_top, 1
instance = comp, \U3|Add115~26\, U3|Add115~26, vga_top, 1
instance = comp, \U3|Add115~28\, U3|Add115~28, vga_top, 1
instance = comp, \U3|Add115~30\, U3|Add115~30, vga_top, 1
instance = comp, \U3|Add115~32\, U3|Add115~32, vga_top, 1
instance = comp, \U3|Add115~34\, U3|Add115~34, vga_top, 1
instance = comp, \U3|Add115~36\, U3|Add115~36, vga_top, 1
instance = comp, \U3|Add115~38\, U3|Add115~38, vga_top, 1
instance = comp, \U3|Add115~40\, U3|Add115~40, vga_top, 1
instance = comp, \U3|Add115~42\, U3|Add115~42, vga_top, 1
instance = comp, \U3|Add115~44\, U3|Add115~44, vga_top, 1
instance = comp, \U3|Add115~46\, U3|Add115~46, vga_top, 1
instance = comp, \U3|Add115~48\, U3|Add115~48, vga_top, 1
instance = comp, \U3|Add115~50\, U3|Add115~50, vga_top, 1
instance = comp, \U3|Add115~52\, U3|Add115~52, vga_top, 1
instance = comp, \U3|Add115~54\, U3|Add115~54, vga_top, 1
instance = comp, \U3|U12|x_pos[0]~32\, U3|U12|x_pos[0]~32, vga_top, 1
instance = comp, \U3|U12|x_pos[0]~reg0\, U3|U12|x_pos[0]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[1]~34\, U3|U12|x_pos[1]~34, vga_top, 1
instance = comp, \U3|U12|x_pos[1]~reg0\, U3|U12|x_pos[1]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[2]~36\, U3|U12|x_pos[2]~36, vga_top, 1
instance = comp, \U3|U12|x_pos[2]~reg0\, U3|U12|x_pos[2]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[3]~38\, U3|U12|x_pos[3]~38, vga_top, 1
instance = comp, \U3|U12|x_pos[3]~reg0\, U3|U12|x_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[4]~40\, U3|U12|x_pos[4]~40, vga_top, 1
instance = comp, \U3|U12|x_pos[4]~reg0\, U3|U12|x_pos[4]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[5]~42\, U3|U12|x_pos[5]~42, vga_top, 1
instance = comp, \U3|U12|x_pos[5]~reg0\, U3|U12|x_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[6]~44\, U3|U12|x_pos[6]~44, vga_top, 1
instance = comp, \U3|U12|x_pos[6]~reg0\, U3|U12|x_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[7]~46\, U3|U12|x_pos[7]~46, vga_top, 1
instance = comp, \U3|U12|x_pos[7]~reg0\, U3|U12|x_pos[7]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[8]~48\, U3|U12|x_pos[8]~48, vga_top, 1
instance = comp, \U3|U12|x_pos[8]~reg0\, U3|U12|x_pos[8]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[9]~50\, U3|U12|x_pos[9]~50, vga_top, 1
instance = comp, \U3|U12|x_pos[9]~reg0\, U3|U12|x_pos[9]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[10]~52\, U3|U12|x_pos[10]~52, vga_top, 1
instance = comp, \U3|U12|x_pos[10]~reg0\, U3|U12|x_pos[10]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[11]~54\, U3|U12|x_pos[11]~54, vga_top, 1
instance = comp, \U3|U12|x_pos[11]~reg0\, U3|U12|x_pos[11]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[12]~56\, U3|U12|x_pos[12]~56, vga_top, 1
instance = comp, \U3|U12|x_pos[12]~reg0\, U3|U12|x_pos[12]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[13]~58\, U3|U12|x_pos[13]~58, vga_top, 1
instance = comp, \U3|U12|x_pos[13]~reg0\, U3|U12|x_pos[13]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[14]~60\, U3|U12|x_pos[14]~60, vga_top, 1
instance = comp, \U3|U12|x_pos[14]~reg0\, U3|U12|x_pos[14]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[15]~62\, U3|U12|x_pos[15]~62, vga_top, 1
instance = comp, \U3|U12|x_pos[15]~reg0\, U3|U12|x_pos[15]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[16]~64\, U3|U12|x_pos[16]~64, vga_top, 1
instance = comp, \U3|U12|x_pos[16]~reg0\, U3|U12|x_pos[16]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[17]~66\, U3|U12|x_pos[17]~66, vga_top, 1
instance = comp, \U3|U12|x_pos[17]~reg0\, U3|U12|x_pos[17]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[18]~68\, U3|U12|x_pos[18]~68, vga_top, 1
instance = comp, \U3|U12|x_pos[18]~reg0\, U3|U12|x_pos[18]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[19]~70\, U3|U12|x_pos[19]~70, vga_top, 1
instance = comp, \U3|U12|x_pos[19]~reg0\, U3|U12|x_pos[19]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[20]~72\, U3|U12|x_pos[20]~72, vga_top, 1
instance = comp, \U3|U12|x_pos[20]~reg0\, U3|U12|x_pos[20]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[21]~74\, U3|U12|x_pos[21]~74, vga_top, 1
instance = comp, \U3|U12|x_pos[21]~reg0\, U3|U12|x_pos[21]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[22]~76\, U3|U12|x_pos[22]~76, vga_top, 1
instance = comp, \U3|U12|x_pos[22]~reg0\, U3|U12|x_pos[22]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[23]~78\, U3|U12|x_pos[23]~78, vga_top, 1
instance = comp, \U3|U12|x_pos[23]~reg0\, U3|U12|x_pos[23]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[24]~80\, U3|U12|x_pos[24]~80, vga_top, 1
instance = comp, \U3|U12|x_pos[24]~reg0\, U3|U12|x_pos[24]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[25]~82\, U3|U12|x_pos[25]~82, vga_top, 1
instance = comp, \U3|U12|x_pos[25]~reg0\, U3|U12|x_pos[25]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[26]~84\, U3|U12|x_pos[26]~84, vga_top, 1
instance = comp, \U3|U12|x_pos[26]~reg0\, U3|U12|x_pos[26]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[27]~86\, U3|U12|x_pos[27]~86, vga_top, 1
instance = comp, \U3|U12|x_pos[27]~reg0\, U3|U12|x_pos[27]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[28]~88\, U3|U12|x_pos[28]~88, vga_top, 1
instance = comp, \U3|U12|x_pos[28]~reg0\, U3|U12|x_pos[28]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[29]~90\, U3|U12|x_pos[29]~90, vga_top, 1
instance = comp, \U3|U12|x_pos[29]~reg0\, U3|U12|x_pos[29]~reg0, vga_top, 1
instance = comp, \U3|U12|x_pos[30]~92\, U3|U12|x_pos[30]~92, vga_top, 1
instance = comp, \U3|U12|x_pos[30]~reg0\, U3|U12|x_pos[30]~reg0, vga_top, 1
instance = comp, \U3|LessThan119~1\, U3|LessThan119~1, vga_top, 1
instance = comp, \U3|LessThan119~3\, U3|LessThan119~3, vga_top, 1
instance = comp, \U3|LessThan119~5\, U3|LessThan119~5, vga_top, 1
instance = comp, \U3|LessThan119~7\, U3|LessThan119~7, vga_top, 1
instance = comp, \U3|LessThan119~9\, U3|LessThan119~9, vga_top, 1
instance = comp, \U3|LessThan119~11\, U3|LessThan119~11, vga_top, 1
instance = comp, \U3|LessThan119~13\, U3|LessThan119~13, vga_top, 1
instance = comp, \U3|LessThan119~15\, U3|LessThan119~15, vga_top, 1
instance = comp, \U3|LessThan119~17\, U3|LessThan119~17, vga_top, 1
instance = comp, \U3|LessThan119~19\, U3|LessThan119~19, vga_top, 1
instance = comp, \U3|LessThan119~21\, U3|LessThan119~21, vga_top, 1
instance = comp, \U3|LessThan119~23\, U3|LessThan119~23, vga_top, 1
instance = comp, \U3|LessThan119~25\, U3|LessThan119~25, vga_top, 1
instance = comp, \U3|LessThan119~27\, U3|LessThan119~27, vga_top, 1
instance = comp, \U3|LessThan119~29\, U3|LessThan119~29, vga_top, 1
instance = comp, \U3|LessThan119~31\, U3|LessThan119~31, vga_top, 1
instance = comp, \U3|LessThan119~33\, U3|LessThan119~33, vga_top, 1
instance = comp, \U3|LessThan119~35\, U3|LessThan119~35, vga_top, 1
instance = comp, \U3|LessThan119~37\, U3|LessThan119~37, vga_top, 1
instance = comp, \U3|LessThan119~39\, U3|LessThan119~39, vga_top, 1
instance = comp, \U3|LessThan119~41\, U3|LessThan119~41, vga_top, 1
instance = comp, \U3|LessThan119~43\, U3|LessThan119~43, vga_top, 1
instance = comp, \U3|LessThan119~45\, U3|LessThan119~45, vga_top, 1
instance = comp, \U3|LessThan119~47\, U3|LessThan119~47, vga_top, 1
instance = comp, \U3|LessThan119~49\, U3|LessThan119~49, vga_top, 1
instance = comp, \U3|LessThan119~51\, U3|LessThan119~51, vga_top, 1
instance = comp, \U3|LessThan119~53\, U3|LessThan119~53, vga_top, 1
instance = comp, \U3|LessThan119~55\, U3|LessThan119~55, vga_top, 1
instance = comp, \U3|LessThan119~56\, U3|LessThan119~56, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~0\, U3|U12|timeSinceLastSpawn~0, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[31]\, U3|U12|\spawning:timeSinceLastSpawn[31], vga_top, 1
instance = comp, \U3|U12|Add3~0\, U3|U12|Add3~0, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~31\, U3|U12|timeSinceLastSpawn~31, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[0]\, U3|U12|\spawning:timeSinceLastSpawn[0], vga_top, 1
instance = comp, \U3|U12|Add3~2\, U3|U12|Add3~2, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~30\, U3|U12|timeSinceLastSpawn~30, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[1]\, U3|U12|\spawning:timeSinceLastSpawn[1], vga_top, 1
instance = comp, \U3|U12|Add3~4\, U3|U12|Add3~4, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~29\, U3|U12|timeSinceLastSpawn~29, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[2]\, U3|U12|\spawning:timeSinceLastSpawn[2], vga_top, 1
instance = comp, \U3|U12|Add3~6\, U3|U12|Add3~6, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~28\, U3|U12|timeSinceLastSpawn~28, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[3]\, U3|U12|\spawning:timeSinceLastSpawn[3], vga_top, 1
instance = comp, \U3|U12|Add3~8\, U3|U12|Add3~8, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~27\, U3|U12|timeSinceLastSpawn~27, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[4]\, U3|U12|\spawning:timeSinceLastSpawn[4], vga_top, 1
instance = comp, \U3|U12|Add3~10\, U3|U12|Add3~10, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~26\, U3|U12|timeSinceLastSpawn~26, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[5]\, U3|U12|\spawning:timeSinceLastSpawn[5], vga_top, 1
instance = comp, \U3|U12|Add3~12\, U3|U12|Add3~12, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~25\, U3|U12|timeSinceLastSpawn~25, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[6]\, U3|U12|\spawning:timeSinceLastSpawn[6], vga_top, 1
instance = comp, \U3|U12|Add3~14\, U3|U12|Add3~14, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~24\, U3|U12|timeSinceLastSpawn~24, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[7]\, U3|U12|\spawning:timeSinceLastSpawn[7], vga_top, 1
instance = comp, \U3|U12|Add3~16\, U3|U12|Add3~16, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~23\, U3|U12|timeSinceLastSpawn~23, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[8]\, U3|U12|\spawning:timeSinceLastSpawn[8], vga_top, 1
instance = comp, \U3|U12|Add3~18\, U3|U12|Add3~18, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~22\, U3|U12|timeSinceLastSpawn~22, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[9]\, U3|U12|\spawning:timeSinceLastSpawn[9], vga_top, 1
instance = comp, \U3|U12|Add3~20\, U3|U12|Add3~20, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~21\, U3|U12|timeSinceLastSpawn~21, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[10]\, U3|U12|\spawning:timeSinceLastSpawn[10], vga_top, 1
instance = comp, \U3|U12|Add3~22\, U3|U12|Add3~22, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~20\, U3|U12|timeSinceLastSpawn~20, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[11]\, U3|U12|\spawning:timeSinceLastSpawn[11], vga_top, 1
instance = comp, \U3|U12|Add3~24\, U3|U12|Add3~24, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~19\, U3|U12|timeSinceLastSpawn~19, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[12]\, U3|U12|\spawning:timeSinceLastSpawn[12], vga_top, 1
instance = comp, \U3|U12|Add3~26\, U3|U12|Add3~26, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~18\, U3|U12|timeSinceLastSpawn~18, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[13]\, U3|U12|\spawning:timeSinceLastSpawn[13], vga_top, 1
instance = comp, \U3|U12|Add3~28\, U3|U12|Add3~28, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~17\, U3|U12|timeSinceLastSpawn~17, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[14]\, U3|U12|\spawning:timeSinceLastSpawn[14], vga_top, 1
instance = comp, \U3|U12|Add3~30\, U3|U12|Add3~30, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~16\, U3|U12|timeSinceLastSpawn~16, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[15]\, U3|U12|\spawning:timeSinceLastSpawn[15], vga_top, 1
instance = comp, \U3|U12|Add3~32\, U3|U12|Add3~32, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~15\, U3|U12|timeSinceLastSpawn~15, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[16]\, U3|U12|\spawning:timeSinceLastSpawn[16], vga_top, 1
instance = comp, \U3|U12|Add3~34\, U3|U12|Add3~34, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~14\, U3|U12|timeSinceLastSpawn~14, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[17]~feeder\, U3|U12|\spawning:timeSinceLastSpawn[17]~feeder, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[17]\, U3|U12|\spawning:timeSinceLastSpawn[17], vga_top, 1
instance = comp, \U3|U12|Add3~36\, U3|U12|Add3~36, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~13\, U3|U12|timeSinceLastSpawn~13, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[18]\, U3|U12|\spawning:timeSinceLastSpawn[18], vga_top, 1
instance = comp, \U3|U12|Add3~38\, U3|U12|Add3~38, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~12\, U3|U12|timeSinceLastSpawn~12, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[19]\, U3|U12|\spawning:timeSinceLastSpawn[19], vga_top, 1
instance = comp, \U3|U12|Add3~40\, U3|U12|Add3~40, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~11\, U3|U12|timeSinceLastSpawn~11, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[20]\, U3|U12|\spawning:timeSinceLastSpawn[20], vga_top, 1
instance = comp, \U3|U12|Add3~42\, U3|U12|Add3~42, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~10\, U3|U12|timeSinceLastSpawn~10, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[21]\, U3|U12|\spawning:timeSinceLastSpawn[21], vga_top, 1
instance = comp, \U3|U12|Add3~44\, U3|U12|Add3~44, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~9\, U3|U12|timeSinceLastSpawn~9, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[22]\, U3|U12|\spawning:timeSinceLastSpawn[22], vga_top, 1
instance = comp, \U3|U12|Add3~46\, U3|U12|Add3~46, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~8\, U3|U12|timeSinceLastSpawn~8, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[23]\, U3|U12|\spawning:timeSinceLastSpawn[23], vga_top, 1
instance = comp, \U3|U12|Add3~48\, U3|U12|Add3~48, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~7\, U3|U12|timeSinceLastSpawn~7, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[24]\, U3|U12|\spawning:timeSinceLastSpawn[24], vga_top, 1
instance = comp, \U3|U12|Add3~50\, U3|U12|Add3~50, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~6\, U3|U12|timeSinceLastSpawn~6, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[25]\, U3|U12|\spawning:timeSinceLastSpawn[25], vga_top, 1
instance = comp, \U3|U12|Add3~52\, U3|U12|Add3~52, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~5\, U3|U12|timeSinceLastSpawn~5, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[26]\, U3|U12|\spawning:timeSinceLastSpawn[26], vga_top, 1
instance = comp, \U3|U12|Add3~54\, U3|U12|Add3~54, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~4\, U3|U12|timeSinceLastSpawn~4, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[27]\, U3|U12|\spawning:timeSinceLastSpawn[27], vga_top, 1
instance = comp, \U3|U12|Add3~56\, U3|U12|Add3~56, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~3\, U3|U12|timeSinceLastSpawn~3, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[28]\, U3|U12|\spawning:timeSinceLastSpawn[28], vga_top, 1
instance = comp, \U3|U12|Add3~58\, U3|U12|Add3~58, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~2\, U3|U12|timeSinceLastSpawn~2, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[29]\, U3|U12|\spawning:timeSinceLastSpawn[29], vga_top, 1
instance = comp, \U3|U12|Add3~60\, U3|U12|Add3~60, vga_top, 1
instance = comp, \U3|U12|timeSinceLastSpawn~1\, U3|U12|timeSinceLastSpawn~1, vga_top, 1
instance = comp, \U3|U12|spawning:timeSinceLastSpawn[30]\, U3|U12|\spawning:timeSinceLastSpawn[30], vga_top, 1
instance = comp, \U3|U12|Add3~62\, U3|U12|Add3~62, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[9]~1\, U3|U12|\spawning:numSpawns[9]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[10]~1\, U3|U12|\spawning:numSpawns[10]~1, vga_top, 1
instance = comp, \U3|U12|spawning~0\, U3|U12|spawning~0, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[10]\, U3|U12|\spawning:numSpawns[10], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[11]~1\, U3|U12|\spawning:numSpawns[11]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[11]\, U3|U12|\spawning:numSpawns[11], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[12]~1\, U3|U12|\spawning:numSpawns[12]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[12]\, U3|U12|\spawning:numSpawns[12], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[13]~1\, U3|U12|\spawning:numSpawns[13]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[13]\, U3|U12|\spawning:numSpawns[13], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[14]~1\, U3|U12|\spawning:numSpawns[14]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[14]\, U3|U12|\spawning:numSpawns[14], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[15]~1\, U3|U12|\spawning:numSpawns[15]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[15]\, U3|U12|\spawning:numSpawns[15], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[16]~1\, U3|U12|\spawning:numSpawns[16]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[16]\, U3|U12|\spawning:numSpawns[16], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[17]~1\, U3|U12|\spawning:numSpawns[17]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[17]\, U3|U12|\spawning:numSpawns[17], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[18]~1\, U3|U12|\spawning:numSpawns[18]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[18]\, U3|U12|\spawning:numSpawns[18], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[19]~1\, U3|U12|\spawning:numSpawns[19]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[19]\, U3|U12|\spawning:numSpawns[19], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[20]~1\, U3|U12|\spawning:numSpawns[20]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[20]\, U3|U12|\spawning:numSpawns[20], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[21]~1\, U3|U12|\spawning:numSpawns[21]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[21]\, U3|U12|\spawning:numSpawns[21], vga_top, 1
instance = comp, \U3|U12|Add4~25\, U3|U12|Add4~25, vga_top, 1
instance = comp, \U3|U12|Add4~26\, U3|U12|Add4~26, vga_top, 1
instance = comp, \U3|U12|Add4~28\, U3|U12|Add4~28, vga_top, 1
instance = comp, \U3|U12|Add4~30\, U3|U12|Add4~30, vga_top, 1
instance = comp, \U3|U12|Add4~32\, U3|U12|Add4~32, vga_top, 1
instance = comp, \U3|U12|Add4~39\, U3|U12|Add4~39, vga_top, 1
instance = comp, \U3|U12|Add4~41\, U3|U12|Add4~41, vga_top, 1
instance = comp, \U3|U12|Add4~43\, U3|U12|Add4~43, vga_top, 1
instance = comp, \U3|U12|Add4~45\, U3|U12|Add4~45, vga_top, 1
instance = comp, \U3|U12|Add4~47\, U3|U12|Add4~47, vga_top, 1
instance = comp, \U3|U12|Add4~49\, U3|U12|Add4~49, vga_top, 1
instance = comp, \U3|U12|Add4~51\, U3|U12|Add4~51, vga_top, 1
instance = comp, \U3|U12|Add4~53\, U3|U12|Add4~53, vga_top, 1
instance = comp, \U3|U12|Add4~55\, U3|U12|Add4~55, vga_top, 1
instance = comp, \U3|U12|Add4~57\, U3|U12|Add4~57, vga_top, 1
instance = comp, \U3|U12|Add4~59\, U3|U12|Add4~59, vga_top, 1
instance = comp, \U3|U12|Add4~61\, U3|U12|Add4~61, vga_top, 1
instance = comp, \U3|U12|Add4~63\, U3|U12|Add4~63, vga_top, 1
instance = comp, \U3|U12|Add4~65\, U3|U12|Add4~65, vga_top, 1
instance = comp, \U3|U12|Add4~67\, U3|U12|Add4~67, vga_top, 1
instance = comp, \U3|U12|Add4~69\, U3|U12|Add4~69, vga_top, 1
instance = comp, \U3|U12|Add4~71\, U3|U12|Add4~71, vga_top, 1
instance = comp, \U3|U12|Add4~117\, U3|U12|Add4~117, vga_top, 1
instance = comp, \U3|U12|spawning:period[21]\, U3|U12|\spawning:period[21], vga_top, 1
instance = comp, \U3|U12|Add4~118\, U3|U12|Add4~118, vga_top, 1
instance = comp, \U3|U12|spawning:period[20]\, U3|U12|\spawning:period[20], vga_top, 1
instance = comp, \U3|U12|Add4~91\, U3|U12|Add4~91, vga_top, 1
instance = comp, \U3|U12|spawning:period[19]\, U3|U12|\spawning:period[19], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[22]~1\, U3|U12|\spawning:numSpawns[22]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[22]\, U3|U12|\spawning:numSpawns[22], vga_top, 1
instance = comp, \U3|U12|Add4~73\, U3|U12|Add4~73, vga_top, 1
instance = comp, \U3|U12|Add4~116\, U3|U12|Add4~116, vga_top, 1
instance = comp, \U3|U12|spawning:period[22]\, U3|U12|\spawning:period[22], vga_top, 1
instance = comp, \U3|U12|LessThan2~2\, U3|U12|LessThan2~2, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[23]~1\, U3|U12|\spawning:numSpawns[23]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[23]\, U3|U12|\spawning:numSpawns[23], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[24]~1\, U3|U12|\spawning:numSpawns[24]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[24]\, U3|U12|\spawning:numSpawns[24], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[25]~1\, U3|U12|\spawning:numSpawns[25]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[25]\, U3|U12|\spawning:numSpawns[25], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[26]~1\, U3|U12|\spawning:numSpawns[26]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[26]\, U3|U12|\spawning:numSpawns[26], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[27]~1\, U3|U12|\spawning:numSpawns[27]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[27]\, U3|U12|\spawning:numSpawns[27], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[28]~1\, U3|U12|\spawning:numSpawns[28]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[28]\, U3|U12|\spawning:numSpawns[28], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[29]~1\, U3|U12|\spawning:numSpawns[29]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[29]\, U3|U12|\spawning:numSpawns[29], vga_top, 1
instance = comp, \U3|U12|Add4~75\, U3|U12|Add4~75, vga_top, 1
instance = comp, \U3|U12|Add4~77\, U3|U12|Add4~77, vga_top, 1
instance = comp, \U3|U12|Add4~79\, U3|U12|Add4~79, vga_top, 1
instance = comp, \U3|U12|Add4~81\, U3|U12|Add4~81, vga_top, 1
instance = comp, \U3|U12|Add4~83\, U3|U12|Add4~83, vga_top, 1
instance = comp, \U3|U12|Add4~85\, U3|U12|Add4~85, vga_top, 1
instance = comp, \U3|U12|Add4~87\, U3|U12|Add4~87, vga_top, 1
instance = comp, \U3|U12|Add4~109\, U3|U12|Add4~109, vga_top, 1
instance = comp, \U3|U12|spawning:period[29]\, U3|U12|\spawning:period[29], vga_top, 1
instance = comp, \U3|U12|Add4~110\, U3|U12|Add4~110, vga_top, 1
instance = comp, \U3|U12|spawning:period[28]\, U3|U12|\spawning:period[28], vga_top, 1
instance = comp, \U3|U12|Add4~111\, U3|U12|Add4~111, vga_top, 1
instance = comp, \U3|U12|spawning:period[27]\, U3|U12|\spawning:period[27], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[30]~1\, U3|U12|\spawning:numSpawns[30]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[30]\, U3|U12|\spawning:numSpawns[30], vga_top, 1
instance = comp, \U3|U12|Add4~89\, U3|U12|Add4~89, vga_top, 1
instance = comp, \U3|U12|Add4~108\, U3|U12|Add4~108, vga_top, 1
instance = comp, \U3|U12|spawning:period[30]\, U3|U12|\spawning:period[30], vga_top, 1
instance = comp, \U3|U12|LessThan2~0\, U3|U12|LessThan2~0, vga_top, 1
instance = comp, \U3|U12|Add4~114\, U3|U12|Add4~114, vga_top, 1
instance = comp, \U3|U12|spawning:period[24]~feeder\, U3|U12|\spawning:period[24]~feeder, vga_top, 1
instance = comp, \U3|U12|spawning:period[24]\, U3|U12|\spawning:period[24], vga_top, 1
instance = comp, \U3|U12|Add4~113\, U3|U12|Add4~113, vga_top, 1
instance = comp, \U3|U12|spawning:period[25]~feeder\, U3|U12|\spawning:period[25]~feeder, vga_top, 1
instance = comp, \U3|U12|spawning:period[25]\, U3|U12|\spawning:period[25], vga_top, 1
instance = comp, \U3|U12|Add4~115\, U3|U12|Add4~115, vga_top, 1
instance = comp, \U3|U12|spawning:period[23]\, U3|U12|\spawning:period[23], vga_top, 1
instance = comp, \U3|U12|Add4~112\, U3|U12|Add4~112, vga_top, 1
instance = comp, \U3|U12|spawning:period[26]~feeder\, U3|U12|\spawning:period[26]~feeder, vga_top, 1
instance = comp, \U3|U12|spawning:period[26]\, U3|U12|\spawning:period[26], vga_top, 1
instance = comp, \U3|U12|LessThan2~1\, U3|U12|LessThan2~1, vga_top, 1
instance = comp, \U3|U12|Add4~93\, U3|U12|Add4~93, vga_top, 1
instance = comp, \U3|U12|spawning:period[17]\, U3|U12|\spawning:period[17], vga_top, 1
instance = comp, \U3|U12|spawning:period[18]\, U3|U12|\spawning:period[18], vga_top, 1
instance = comp, \U3|U12|Add4~95\, U3|U12|Add4~95, vga_top, 1
instance = comp, \U3|U12|spawning:period[15]\, U3|U12|\spawning:period[15], vga_top, 1
instance = comp, \U3|U12|Add4~94\, U3|U12|Add4~94, vga_top, 1
instance = comp, \U3|U12|spawning:period[16]\, U3|U12|\spawning:period[16], vga_top, 1
instance = comp, \U3|U12|LessThan2~3\, U3|U12|LessThan2~3, vga_top, 1
instance = comp, \U3|U12|LessThan2~4\, U3|U12|LessThan2~4, vga_top, 1
instance = comp, \U3|U12|Add4~92\, U3|U12|Add4~92, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|mac_mult3\, U3|U12|Mult0|auto_generated|mac_mult3, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|mac_out4\, U3|U12|Mult0|auto_generated|mac_out4, vga_top, 1
instance = comp, \U3|U12|Add4~100\, U3|U12|Add4~100, vga_top, 1
instance = comp, \U3|U12|Add4~99\, U3|U12|Add4~99, vga_top, 1
instance = comp, \U3|U12|Add4~98\, U3|U12|Add4~98, vga_top, 1
instance = comp, \U3|U12|Add4~97\, U3|U12|Add4~97, vga_top, 1
instance = comp, \U3|U12|Add4~96\, U3|U12|Add4~96, vga_top, 1
instance = comp, \U3|U12|Add4~37\, U3|U12|Add4~37, vga_top, 1
instance = comp, \U3|U12|Add4~36\, U3|U12|Add4~36, vga_top, 1
instance = comp, \U3|U12|Add4~35\, U3|U12|Add4~35, vga_top, 1
instance = comp, \U3|U12|Add4~34\, U3|U12|Add4~34, vga_top, 1
instance = comp, \U3|U12|Add4~105\, U3|U12|Add4~105, vga_top, 1
instance = comp, \U3|U12|Add4~104\, U3|U12|Add4~104, vga_top, 1
instance = comp, \U3|U12|Add4~103\, U3|U12|Add4~103, vga_top, 1
instance = comp, \U3|U12|Add4~102\, U3|U12|Add4~102, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|mac_mult5\, U3|U12|Mult0|auto_generated|mac_mult5, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|mac_out6\, U3|U12|Mult0|auto_generated|mac_out6, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~0\, U3|U12|Mult0|auto_generated|op_3~0, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~2\, U3|U12|Mult0|auto_generated|op_3~2, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~4\, U3|U12|Mult0|auto_generated|op_3~4, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~6\, U3|U12|Mult0|auto_generated|op_3~6, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~8\, U3|U12|Mult0|auto_generated|op_3~8, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~10\, U3|U12|Mult0|auto_generated|op_3~10, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~12\, U3|U12|Mult0|auto_generated|op_3~12, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~14\, U3|U12|Mult0|auto_generated|op_3~14, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~16\, U3|U12|Mult0|auto_generated|op_3~16, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~18\, U3|U12|Mult0|auto_generated|op_3~18, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~20\, U3|U12|Mult0|auto_generated|op_3~20, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~22\, U3|U12|Mult0|auto_generated|op_3~22, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~24\, U3|U12|Mult0|auto_generated|op_3~24, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|mac_mult1\, U3|U12|Mult0|auto_generated|mac_mult1, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|mac_out2\, U3|U12|Mult0|auto_generated|mac_out2, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~0\, U3|U12|Mult0|auto_generated|op_1~0, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~2\, U3|U12|Mult0|auto_generated|op_1~2, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~4\, U3|U12|Mult0|auto_generated|op_1~4, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~6\, U3|U12|Mult0|auto_generated|op_1~6, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~8\, U3|U12|Mult0|auto_generated|op_1~8, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~10\, U3|U12|Mult0|auto_generated|op_1~10, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~12\, U3|U12|Mult0|auto_generated|op_1~12, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~14\, U3|U12|Mult0|auto_generated|op_1~14, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~16\, U3|U12|Mult0|auto_generated|op_1~16, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~18\, U3|U12|Mult0|auto_generated|op_1~18, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~20\, U3|U12|Mult0|auto_generated|op_1~20, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~22\, U3|U12|Mult0|auto_generated|op_1~22, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~24\, U3|U12|Mult0|auto_generated|op_1~24, vga_top, 1
instance = comp, \U3|U12|LessThan3~0\, U3|U12|LessThan3~0, vga_top, 1
instance = comp, \U3|U12|LessThan3~1\, U3|U12|LessThan3~1, vga_top, 1
instance = comp, \U3|U12|LessThan3~3\, U3|U12|LessThan3~3, vga_top, 1
instance = comp, \U3|U12|LessThan3~5\, U3|U12|LessThan3~5, vga_top, 1
instance = comp, \U3|U12|LessThan3~7\, U3|U12|LessThan3~7, vga_top, 1
instance = comp, \U3|U12|LessThan3~9\, U3|U12|LessThan3~9, vga_top, 1
instance = comp, \U3|U12|LessThan3~11\, U3|U12|LessThan3~11, vga_top, 1
instance = comp, \U3|U12|LessThan3~13\, U3|U12|LessThan3~13, vga_top, 1
instance = comp, \U3|U12|LessThan3~15\, U3|U12|LessThan3~15, vga_top, 1
instance = comp, \U3|U12|LessThan3~17\, U3|U12|LessThan3~17, vga_top, 1
instance = comp, \U3|U12|LessThan3~19\, U3|U12|LessThan3~19, vga_top, 1
instance = comp, \U3|U12|LessThan3~21\, U3|U12|LessThan3~21, vga_top, 1
instance = comp, \U3|U12|LessThan3~23\, U3|U12|LessThan3~23, vga_top, 1
instance = comp, \U3|U12|LessThan3~25\, U3|U12|LessThan3~25, vga_top, 1
instance = comp, \U3|U12|LessThan3~27\, U3|U12|LessThan3~27, vga_top, 1
instance = comp, \U3|U12|LessThan3~29\, U3|U12|LessThan3~29, vga_top, 1
instance = comp, \U3|U12|LessThan3~31\, U3|U12|LessThan3~31, vga_top, 1
instance = comp, \U3|U12|LessThan3~33\, U3|U12|LessThan3~33, vga_top, 1
instance = comp, \U3|U12|LessThan3~35\, U3|U12|LessThan3~35, vga_top, 1
instance = comp, \U3|U12|LessThan3~37\, U3|U12|LessThan3~37, vga_top, 1
instance = comp, \U3|U12|LessThan3~39\, U3|U12|LessThan3~39, vga_top, 1
instance = comp, \U3|U12|LessThan3~41\, U3|U12|LessThan3~41, vga_top, 1
instance = comp, \U3|U12|LessThan3~43\, U3|U12|LessThan3~43, vga_top, 1
instance = comp, \U3|U12|LessThan3~45\, U3|U12|LessThan3~45, vga_top, 1
instance = comp, \U3|U12|LessThan3~47\, U3|U12|LessThan3~47, vga_top, 1
instance = comp, \U3|U12|LessThan3~49\, U3|U12|LessThan3~49, vga_top, 1
instance = comp, \U3|U12|LessThan3~51\, U3|U12|LessThan3~51, vga_top, 1
instance = comp, \U3|U12|LessThan3~52\, U3|U12|LessThan3~52, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[0]~0\, U3|U12|\spawning:numSpawns[0]~0, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[0]\, U3|U12|\spawning:numSpawns[0], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[1]~1\, U3|U12|\spawning:numSpawns[1]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[1]\, U3|U12|\spawning:numSpawns[1], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[2]~1\, U3|U12|\spawning:numSpawns[2]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[2]\, U3|U12|\spawning:numSpawns[2], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[3]~1\, U3|U12|\spawning:numSpawns[3]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[3]\, U3|U12|\spawning:numSpawns[3], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[4]~1\, U3|U12|\spawning:numSpawns[4]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[4]\, U3|U12|\spawning:numSpawns[4], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[5]~1\, U3|U12|\spawning:numSpawns[5]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[5]\, U3|U12|\spawning:numSpawns[5], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[6]~1\, U3|U12|\spawning:numSpawns[6]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[6]\, U3|U12|\spawning:numSpawns[6], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[7]~1\, U3|U12|\spawning:numSpawns[7]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[7]\, U3|U12|\spawning:numSpawns[7], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[8]~1\, U3|U12|\spawning:numSpawns[8]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[8]\, U3|U12|\spawning:numSpawns[8], vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[9]\, U3|U12|\spawning:numSpawns[9], vga_top, 1
instance = comp, \U3|U12|Add4~101\, U3|U12|Add4~101, vga_top, 1
instance = comp, \U3|U12|spawning:period[9]\, U3|U12|\spawning:period[9], vga_top, 1
instance = comp, \U3|U12|spawning:period[8]\, U3|U12|\spawning:period[8], vga_top, 1
instance = comp, \U3|U12|spawning:period[7]\, U3|U12|\spawning:period[7], vga_top, 1
instance = comp, \U3|U12|spawning:period[10]\, U3|U12|\spawning:period[10], vga_top, 1
instance = comp, \U3|U12|LessThan2~6\, U3|U12|LessThan2~6, vga_top, 1
instance = comp, \U3|U12|spawning:period[4]\, U3|U12|\spawning:period[4], vga_top, 1
instance = comp, \U3|U12|spawning:period[5]\, U3|U12|\spawning:period[5], vga_top, 1
instance = comp, \U3|U12|spawning:period[3]\, U3|U12|\spawning:period[3], vga_top, 1
instance = comp, \U3|U12|spawning:period[6]\, U3|U12|\spawning:period[6], vga_top, 1
instance = comp, \U3|U12|LessThan2~7\, U3|U12|LessThan2~7, vga_top, 1
instance = comp, \U3|U12|spawning:period[2]\, U3|U12|\spawning:period[2], vga_top, 1
instance = comp, \U3|U12|spawning:period[13]\, U3|U12|\spawning:period[13], vga_top, 1
instance = comp, \U3|U12|spawning:period[12]\, U3|U12|\spawning:period[12], vga_top, 1
instance = comp, \U3|U12|spawning:period[11]\, U3|U12|\spawning:period[11], vga_top, 1
instance = comp, \U3|U12|spawning:period[14]\, U3|U12|\spawning:period[14], vga_top, 1
instance = comp, \U3|U12|LessThan2~5\, U3|U12|LessThan2~5, vga_top, 1
instance = comp, \U3|U12|LessThan2~8\, U3|U12|LessThan2~8, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[31]~1\, U3|U12|\spawning:numSpawns[31]~1, vga_top, 1
instance = comp, \U3|U12|spawning:numSpawns[31]\, U3|U12|\spawning:numSpawns[31], vga_top, 1
instance = comp, \U3|U12|Add4~106\, U3|U12|Add4~106, vga_top, 1
instance = comp, \U3|U12|Add4~119\, U3|U12|Add4~119, vga_top, 1
instance = comp, \U3|U12|spawning:period[31]\, U3|U12|\spawning:period[31], vga_top, 1
instance = comp, \U3|U12|Add4~38\, U3|U12|Add4~38, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_3~26\, U3|U12|Mult0|auto_generated|op_3~26, vga_top, 1
instance = comp, \U3|U12|Mult0|auto_generated|op_1~26\, U3|U12|Mult0|auto_generated|op_1~26, vga_top, 1
instance = comp, \U3|U12|spawn~0\, U3|U12|spawn~0, vga_top, 1
instance = comp, \U3|U12|spawn~reg0feeder\, U3|U12|spawn~reg0feeder, vga_top, 1
instance = comp, \U3|U12|spawn~reg0\, U3|U12|spawn~reg0, vga_top, 1
instance = comp, \U3|alien~10\, U3|alien~10, vga_top, 1
instance = comp, \U3|alien[10].collision\, U3|alien[10].collision, vga_top, 1
instance = comp, \U3|U12|alive~0\, U3|U12|alive~0, vga_top, 1
instance = comp, \U3|U12|alive~reg0feeder\, U3|U12|alive~reg0feeder, vga_top, 1
instance = comp, \U3|U12|alive~reg0\, U3|U12|alive~reg0, vga_top, 1
instance = comp, \U3|U12|y_pos[11]~0\, U3|U12|y_pos[11]~0, vga_top, 1
instance = comp, \U3|U12|movement:fast[0]\, U3|U12|\movement:fast[0], vga_top, 1
instance = comp, \U3|U12|movement:fast[1]~1\, U3|U12|\movement:fast[1]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[1]\, U3|U12|\movement:fast[1], vga_top, 1
instance = comp, \U3|U12|movement:fast[2]~1\, U3|U12|\movement:fast[2]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[2]\, U3|U12|\movement:fast[2], vga_top, 1
instance = comp, \U3|U12|movement:fast[3]~1\, U3|U12|\movement:fast[3]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[3]\, U3|U12|\movement:fast[3], vga_top, 1
instance = comp, \U3|U12|movement:fast[4]~1\, U3|U12|\movement:fast[4]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[4]\, U3|U12|\movement:fast[4], vga_top, 1
instance = comp, \U3|U12|movement:fast[5]~1\, U3|U12|\movement:fast[5]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[5]\, U3|U12|\movement:fast[5], vga_top, 1
instance = comp, \U3|U12|movement:fast[6]~1\, U3|U12|\movement:fast[6]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[6]\, U3|U12|\movement:fast[6], vga_top, 1
instance = comp, \U3|U12|movement:fast[7]~1\, U3|U12|\movement:fast[7]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[7]\, U3|U12|\movement:fast[7], vga_top, 1
instance = comp, \U3|U12|movement:fast[8]~1\, U3|U12|\movement:fast[8]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[8]\, U3|U12|\movement:fast[8], vga_top, 1
instance = comp, \U3|U12|movement:fast[9]~1\, U3|U12|\movement:fast[9]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[9]\, U3|U12|\movement:fast[9], vga_top, 1
instance = comp, \U3|U12|movement:fast[10]~1\, U3|U12|\movement:fast[10]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[10]\, U3|U12|\movement:fast[10], vga_top, 1
instance = comp, \U3|U12|movement:fast[11]~1\, U3|U12|\movement:fast[11]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[11]\, U3|U12|\movement:fast[11], vga_top, 1
instance = comp, \U3|U12|movement:fast[12]~1\, U3|U12|\movement:fast[12]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[12]\, U3|U12|\movement:fast[12], vga_top, 1
instance = comp, \U3|U12|movement:fast[13]~1\, U3|U12|\movement:fast[13]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[13]\, U3|U12|\movement:fast[13], vga_top, 1
instance = comp, \U3|U12|movement:fast[14]~1\, U3|U12|\movement:fast[14]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[14]\, U3|U12|\movement:fast[14], vga_top, 1
instance = comp, \U3|U12|movement:fast[15]~1\, U3|U12|\movement:fast[15]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[15]\, U3|U12|\movement:fast[15], vga_top, 1
instance = comp, \U3|U12|movement:fast[16]~1\, U3|U12|\movement:fast[16]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[16]\, U3|U12|\movement:fast[16], vga_top, 1
instance = comp, \U3|U12|movement:fast[17]~1\, U3|U12|\movement:fast[17]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[17]\, U3|U12|\movement:fast[17], vga_top, 1
instance = comp, \U3|U12|movement:fast[18]~1\, U3|U12|\movement:fast[18]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[18]\, U3|U12|\movement:fast[18], vga_top, 1
instance = comp, \U3|U12|movement:fast[19]~1\, U3|U12|\movement:fast[19]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[19]\, U3|U12|\movement:fast[19], vga_top, 1
instance = comp, \U3|U12|movement:fast[20]~1\, U3|U12|\movement:fast[20]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[20]\, U3|U12|\movement:fast[20], vga_top, 1
instance = comp, \U3|U12|movement:fast[21]~1\, U3|U12|\movement:fast[21]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[21]\, U3|U12|\movement:fast[21], vga_top, 1
instance = comp, \U3|U12|movement:fast[22]~1\, U3|U12|\movement:fast[22]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[22]\, U3|U12|\movement:fast[22], vga_top, 1
instance = comp, \U3|U12|movement:fast[23]~1\, U3|U12|\movement:fast[23]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[23]\, U3|U12|\movement:fast[23], vga_top, 1
instance = comp, \U3|U12|movement:fast[24]~1\, U3|U12|\movement:fast[24]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[24]\, U3|U12|\movement:fast[24], vga_top, 1
instance = comp, \U3|U12|movement:fast[25]~1\, U3|U12|\movement:fast[25]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[25]\, U3|U12|\movement:fast[25], vga_top, 1
instance = comp, \U3|U12|movement:fast[26]~1\, U3|U12|\movement:fast[26]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[26]\, U3|U12|\movement:fast[26], vga_top, 1
instance = comp, \U3|U12|movement:fast[27]~1\, U3|U12|\movement:fast[27]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[27]\, U3|U12|\movement:fast[27], vga_top, 1
instance = comp, \U3|U12|movement:fast[28]~1\, U3|U12|\movement:fast[28]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[28]\, U3|U12|\movement:fast[28], vga_top, 1
instance = comp, \U3|U12|movement:fast[29]~1\, U3|U12|\movement:fast[29]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[29]\, U3|U12|\movement:fast[29], vga_top, 1
instance = comp, \U3|U12|movement:fast[30]~1\, U3|U12|\movement:fast[30]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[30]\, U3|U12|\movement:fast[30], vga_top, 1
instance = comp, \U3|U12|LessThan1~8\, U3|U12|LessThan1~8, vga_top, 1
instance = comp, \U3|U12|LessThan1~9\, U3|U12|LessThan1~9, vga_top, 1
instance = comp, \U3|U12|movement:fast[31]~1\, U3|U12|\movement:fast[31]~1, vga_top, 1
instance = comp, \U3|U12|movement:fast[31]\, U3|U12|\movement:fast[31], vga_top, 1
instance = comp, \U3|U12|LessThan1~0\, U3|U12|LessThan1~0, vga_top, 1
instance = comp, \U3|U12|LessThan1~1\, U3|U12|LessThan1~1, vga_top, 1
instance = comp, \U3|U12|LessThan1~2\, U3|U12|LessThan1~2, vga_top, 1
instance = comp, \U3|U12|LessThan1~5\, U3|U12|LessThan1~5, vga_top, 1
instance = comp, \U3|U12|LessThan1~6\, U3|U12|LessThan1~6, vga_top, 1
instance = comp, \U3|U12|LessThan1~3\, U3|U12|LessThan1~3, vga_top, 1
instance = comp, \U3|U12|LessThan1~4\, U3|U12|LessThan1~4, vga_top, 1
instance = comp, \U3|U12|LessThan1~7\, U3|U12|LessThan1~7, vga_top, 1
instance = comp, \U3|U12|LessThan1~10\, U3|U12|LessThan1~10, vga_top, 1
instance = comp, \U3|U12|x_pos[31]~94\, U3|U12|x_pos[31]~94, vga_top, 1
instance = comp, \U3|U12|x_pos[31]~reg0\, U3|U12|x_pos[31]~reg0, vga_top, 1
instance = comp, \U3|Add48~0\, U3|Add48~0, vga_top, 1
instance = comp, \U3|Add48~2\, U3|Add48~2, vga_top, 1
instance = comp, \U3|Add48~4\, U3|Add48~4, vga_top, 1
instance = comp, \U3|Add48~6\, U3|Add48~6, vga_top, 1
instance = comp, \U3|Add50~0\, U3|Add50~0, vga_top, 1
instance = comp, \U3|Add50~2\, U3|Add50~2, vga_top, 1
instance = comp, \U3|Add50~4\, U3|Add50~4, vga_top, 1
instance = comp, \U3|Add50~6\, U3|Add50~6, vga_top, 1
instance = comp, \U3|Add50~8\, U3|Add50~8, vga_top, 1
instance = comp, \U3|Add50~10\, U3|Add50~10, vga_top, 1
instance = comp, \U3|Add50~12\, U3|Add50~12, vga_top, 1
instance = comp, \U3|Add50~14\, U3|Add50~14, vga_top, 1
instance = comp, \U3|Add50~16\, U3|Add50~16, vga_top, 1
instance = comp, \U3|Add50~18\, U3|Add50~18, vga_top, 1
instance = comp, \U3|Add50~20\, U3|Add50~20, vga_top, 1
instance = comp, \U3|Add50~22\, U3|Add50~22, vga_top, 1
instance = comp, \U3|Add50~24\, U3|Add50~24, vga_top, 1
instance = comp, \U3|Add50~26\, U3|Add50~26, vga_top, 1
instance = comp, \U3|Add50~28\, U3|Add50~28, vga_top, 1
instance = comp, \U3|Add50~30\, U3|Add50~30, vga_top, 1
instance = comp, \U3|Add50~32\, U3|Add50~32, vga_top, 1
instance = comp, \U3|Add50~34\, U3|Add50~34, vga_top, 1
instance = comp, \U3|Add50~36\, U3|Add50~36, vga_top, 1
instance = comp, \U3|Add50~38\, U3|Add50~38, vga_top, 1
instance = comp, \U3|Add50~40\, U3|Add50~40, vga_top, 1
instance = comp, \U3|Add50~42\, U3|Add50~42, vga_top, 1
instance = comp, \U3|Add50~44\, U3|Add50~44, vga_top, 1
instance = comp, \U3|Add50~46\, U3|Add50~46, vga_top, 1
instance = comp, \U3|Add50~48\, U3|Add50~48, vga_top, 1
instance = comp, \U3|Add50~50\, U3|Add50~50, vga_top, 1
instance = comp, \U3|Add50~52\, U3|Add50~52, vga_top, 1
instance = comp, \U3|Add50~54\, U3|Add50~54, vga_top, 1
instance = comp, \U3|Add50~56\, U3|Add50~56, vga_top, 1
instance = comp, \U3|LessThan61~20\, U3|LessThan61~20, vga_top, 1
instance = comp, \U3|LessThan61~1\, U3|LessThan61~1, vga_top, 1
instance = comp, \U3|LessThan61~3\, U3|LessThan61~3, vga_top, 1
instance = comp, \U3|LessThan61~5\, U3|LessThan61~5, vga_top, 1
instance = comp, \U3|LessThan61~7\, U3|LessThan61~7, vga_top, 1
instance = comp, \U3|LessThan61~9\, U3|LessThan61~9, vga_top, 1
instance = comp, \U3|LessThan61~11\, U3|LessThan61~11, vga_top, 1
instance = comp, \U3|LessThan61~13\, U3|LessThan61~13, vga_top, 1
instance = comp, \U3|LessThan61~15\, U3|LessThan61~15, vga_top, 1
instance = comp, \U3|LessThan61~17\, U3|LessThan61~17, vga_top, 1
instance = comp, \U3|LessThan61~18\, U3|LessThan61~18, vga_top, 1
instance = comp, \U3|LessThan61~21\, U3|LessThan61~21, vga_top, 1
instance = comp, \U3|LessThan61~23\, U3|LessThan61~23, vga_top, 1
instance = comp, \U3|LessThan61~22\, U3|LessThan61~22, vga_top, 1
instance = comp, \U3|LessThan61~24\, U3|LessThan61~24, vga_top, 1
instance = comp, \U3|LessThan61~25\, U3|LessThan61~25, vga_top, 1
instance = comp, \U3|LessThan61~26\, U3|LessThan61~26, vga_top, 1
instance = comp, \U3|LessThan61~27\, U3|LessThan61~27, vga_top, 1
instance = comp, \U3|LessThan60~25\, U3|LessThan60~25, vga_top, 1
instance = comp, \U3|LessThan60~21\, U3|LessThan60~21, vga_top, 1
instance = comp, \U3|LessThan60~22\, U3|LessThan60~22, vga_top, 1
instance = comp, \U3|LessThan60~23\, U3|LessThan60~23, vga_top, 1
instance = comp, \U3|LessThan60~1\, U3|LessThan60~1, vga_top, 1
instance = comp, \U3|LessThan60~3\, U3|LessThan60~3, vga_top, 1
instance = comp, \U3|LessThan60~5\, U3|LessThan60~5, vga_top, 1
instance = comp, \U3|LessThan60~7\, U3|LessThan60~7, vga_top, 1
instance = comp, \U3|LessThan60~9\, U3|LessThan60~9, vga_top, 1
instance = comp, \U3|LessThan60~11\, U3|LessThan60~11, vga_top, 1
instance = comp, \U3|LessThan60~13\, U3|LessThan60~13, vga_top, 1
instance = comp, \U3|LessThan60~15\, U3|LessThan60~15, vga_top, 1
instance = comp, \U3|LessThan60~17\, U3|LessThan60~17, vga_top, 1
instance = comp, \U3|LessThan60~18\, U3|LessThan60~18, vga_top, 1
instance = comp, \U3|LessThan60~20\, U3|LessThan60~20, vga_top, 1
instance = comp, \U3|LessThan60~24\, U3|LessThan60~24, vga_top, 1
instance = comp, \U3|LessThan60~26\, U3|LessThan60~26, vga_top, 1
instance = comp, \U3|LessThan58~1\, U3|LessThan58~1, vga_top, 1
instance = comp, \U3|LessThan58~3\, U3|LessThan58~3, vga_top, 1
instance = comp, \U3|LessThan58~5\, U3|LessThan58~5, vga_top, 1
instance = comp, \U3|LessThan58~7\, U3|LessThan58~7, vga_top, 1
instance = comp, \U3|LessThan58~9\, U3|LessThan58~9, vga_top, 1
instance = comp, \U3|LessThan58~11\, U3|LessThan58~11, vga_top, 1
instance = comp, \U3|LessThan58~13\, U3|LessThan58~13, vga_top, 1
instance = comp, \U3|LessThan58~15\, U3|LessThan58~15, vga_top, 1
instance = comp, \U3|LessThan58~16\, U3|LessThan58~16, vga_top, 1
instance = comp, \U3|Add49~0\, U3|Add49~0, vga_top, 1
instance = comp, \U3|Add49~2\, U3|Add49~2, vga_top, 1
instance = comp, \U3|Add49~4\, U3|Add49~4, vga_top, 1
instance = comp, \U3|Add49~6\, U3|Add49~6, vga_top, 1
instance = comp, \U3|Add49~8\, U3|Add49~8, vga_top, 1
instance = comp, \U3|Add49~10\, U3|Add49~10, vga_top, 1
instance = comp, \U3|LessThan59~1\, U3|LessThan59~1, vga_top, 1
instance = comp, \U3|LessThan59~3\, U3|LessThan59~3, vga_top, 1
instance = comp, \U3|LessThan59~5\, U3|LessThan59~5, vga_top, 1
instance = comp, \U3|LessThan59~7\, U3|LessThan59~7, vga_top, 1
instance = comp, \U3|LessThan59~9\, U3|LessThan59~9, vga_top, 1
instance = comp, \U3|LessThan59~11\, U3|LessThan59~11, vga_top, 1
instance = comp, \U3|LessThan59~13\, U3|LessThan59~13, vga_top, 1
instance = comp, \U3|LessThan59~14\, U3|LessThan59~14, vga_top, 1
instance = comp, \U3|colorconcat~352\, U3|colorconcat~352, vga_top, 1
instance = comp, \U3|colorconcat~353\, U3|colorconcat~353, vga_top, 1
instance = comp, \U3|colorconcat~354\, U3|colorconcat~354, vga_top, 1
instance = comp, \U3|U13|movement_clock~0\, U3|U13|movement_clock~0, vga_top, 1
instance = comp, \U3|U13|movement_clock~0clkctrl\, U3|U13|movement_clock~0clkctrl, vga_top, 1
instance = comp, \U3|U13|movement:fast[0]~1\, U3|U13|\movement:fast[0]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[0]~0\, U3|U13|\spawning:numSpawns[0]~0, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[0]\, U3|U13|\spawning:numSpawns[0], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[1]~1\, U3|U13|\spawning:numSpawns[1]~1, vga_top, 1
instance = comp, \U3|U13|spawning~0\, U3|U13|spawning~0, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[1]\, U3|U13|\spawning:numSpawns[1], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[2]~1\, U3|U13|\spawning:numSpawns[2]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[2]\, U3|U13|\spawning:numSpawns[2], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[3]~1\, U3|U13|\spawning:numSpawns[3]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[3]\, U3|U13|\spawning:numSpawns[3], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[4]~1\, U3|U13|\spawning:numSpawns[4]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[4]\, U3|U13|\spawning:numSpawns[4], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[5]~1\, U3|U13|\spawning:numSpawns[5]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[5]\, U3|U13|\spawning:numSpawns[5], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[6]~1\, U3|U13|\spawning:numSpawns[6]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[6]\, U3|U13|\spawning:numSpawns[6], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[7]~1\, U3|U13|\spawning:numSpawns[7]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[7]\, U3|U13|\spawning:numSpawns[7], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[8]~1\, U3|U13|\spawning:numSpawns[8]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[8]\, U3|U13|\spawning:numSpawns[8], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[9]~1\, U3|U13|\spawning:numSpawns[9]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[9]\, U3|U13|\spawning:numSpawns[9], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[10]~1\, U3|U13|\spawning:numSpawns[10]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[10]\, U3|U13|\spawning:numSpawns[10], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[11]~1\, U3|U13|\spawning:numSpawns[11]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[11]\, U3|U13|\spawning:numSpawns[11], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[12]~1\, U3|U13|\spawning:numSpawns[12]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[12]\, U3|U13|\spawning:numSpawns[12], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[13]~1\, U3|U13|\spawning:numSpawns[13]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[13]\, U3|U13|\spawning:numSpawns[13], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[14]~1\, U3|U13|\spawning:numSpawns[14]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[14]\, U3|U13|\spawning:numSpawns[14], vga_top, 1
instance = comp, \U3|U13|Add4~5\, U3|U13|Add4~5, vga_top, 1
instance = comp, \U3|U13|Add4~6\, U3|U13|Add4~6, vga_top, 1
instance = comp, \U3|U13|Add4~8\, U3|U13|Add4~8, vga_top, 1
instance = comp, \U3|U13|Add4~10\, U3|U13|Add4~10, vga_top, 1
instance = comp, \U3|U13|Add4~12\, U3|U13|Add4~12, vga_top, 1
instance = comp, \U3|U13|Add4~19\, U3|U13|Add4~19, vga_top, 1
instance = comp, \U3|U13|Add4~21\, U3|U13|Add4~21, vga_top, 1
instance = comp, \U3|U13|Add4~23\, U3|U13|Add4~23, vga_top, 1
instance = comp, \U3|U13|Add4~25\, U3|U13|Add4~25, vga_top, 1
instance = comp, \U3|U13|Add4~27\, U3|U13|Add4~27, vga_top, 1
instance = comp, \U3|U13|Add4~29\, U3|U13|Add4~29, vga_top, 1
instance = comp, \U3|U13|Add4~31\, U3|U13|Add4~31, vga_top, 1
instance = comp, \U3|U13|Add4~33\, U3|U13|Add4~33, vga_top, 1
instance = comp, \U3|U13|Add4~35\, U3|U13|Add4~35, vga_top, 1
instance = comp, \U3|U13|Add4~37\, U3|U13|Add4~37, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[15]~1\, U3|U13|\spawning:numSpawns[15]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[15]\, U3|U13|\spawning:numSpawns[15], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[16]~1\, U3|U13|\spawning:numSpawns[16]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[16]\, U3|U13|\spawning:numSpawns[16], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[17]~1\, U3|U13|\spawning:numSpawns[17]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[17]\, U3|U13|\spawning:numSpawns[17], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[18]~1\, U3|U13|\spawning:numSpawns[18]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[18]\, U3|U13|\spawning:numSpawns[18], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[19]~1\, U3|U13|\spawning:numSpawns[19]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[19]\, U3|U13|\spawning:numSpawns[19], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[20]~1\, U3|U13|\spawning:numSpawns[20]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[20]\, U3|U13|\spawning:numSpawns[20], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[21]~1\, U3|U13|\spawning:numSpawns[21]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[21]\, U3|U13|\spawning:numSpawns[21], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[22]~1\, U3|U13|\spawning:numSpawns[22]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[22]\, U3|U13|\spawning:numSpawns[22], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[23]~1\, U3|U13|\spawning:numSpawns[23]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[23]\, U3|U13|\spawning:numSpawns[23], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[24]~1\, U3|U13|\spawning:numSpawns[24]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[24]\, U3|U13|\spawning:numSpawns[24], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[25]~1\, U3|U13|\spawning:numSpawns[25]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[25]\, U3|U13|\spawning:numSpawns[25], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[26]~1\, U3|U13|\spawning:numSpawns[26]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[26]\, U3|U13|\spawning:numSpawns[26], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[27]~1\, U3|U13|\spawning:numSpawns[27]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[27]\, U3|U13|\spawning:numSpawns[27], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[28]~1\, U3|U13|\spawning:numSpawns[28]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[28]\, U3|U13|\spawning:numSpawns[28], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[29]~1\, U3|U13|\spawning:numSpawns[29]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[29]\, U3|U13|\spawning:numSpawns[29], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[30]~1\, U3|U13|\spawning:numSpawns[30]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[30]\, U3|U13|\spawning:numSpawns[30], vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[31]~1\, U3|U13|\spawning:numSpawns[31]~1, vga_top, 1
instance = comp, \U3|U13|spawning:numSpawns[31]\, U3|U13|\spawning:numSpawns[31], vga_top, 1
instance = comp, \U3|U13|Add4~39\, U3|U13|Add4~39, vga_top, 1
instance = comp, \U3|U13|Add4~41\, U3|U13|Add4~41, vga_top, 1
instance = comp, \U3|U13|Add4~43\, U3|U13|Add4~43, vga_top, 1
instance = comp, \U3|U13|Add4~45\, U3|U13|Add4~45, vga_top, 1
instance = comp, \U3|U13|Add4~47\, U3|U13|Add4~47, vga_top, 1
instance = comp, \U3|U13|Add4~49\, U3|U13|Add4~49, vga_top, 1
instance = comp, \U3|U13|Add4~51\, U3|U13|Add4~51, vga_top, 1
instance = comp, \U3|U13|Add4~53\, U3|U13|Add4~53, vga_top, 1
instance = comp, \U3|U13|Add4~55\, U3|U13|Add4~55, vga_top, 1
instance = comp, \U3|U13|Add4~57\, U3|U13|Add4~57, vga_top, 1
instance = comp, \U3|U13|Add4~59\, U3|U13|Add4~59, vga_top, 1
instance = comp, \U3|U13|Add4~61\, U3|U13|Add4~61, vga_top, 1
instance = comp, \U3|U13|Add4~63\, U3|U13|Add4~63, vga_top, 1
instance = comp, \U3|U13|Add4~65\, U3|U13|Add4~65, vga_top, 1
instance = comp, \U3|U13|Add4~67\, U3|U13|Add4~67, vga_top, 1
instance = comp, \U3|U13|Add4~69\, U3|U13|Add4~69, vga_top, 1
instance = comp, \U3|U13|Add4~96\, U3|U13|Add4~96, vga_top, 1
instance = comp, \U3|U13|Add4~99\, U3|U13|Add4~99, vga_top, 1
instance = comp, \U3|U13|spawning:period[31]\, U3|U13|\spawning:period[31], vga_top, 1
instance = comp, \U3|U13|Add4~86\, U3|U13|Add4~86, vga_top, 1
instance = comp, \U3|U13|spawning:period[14]\, U3|U13|\spawning:period[14], vga_top, 1
instance = comp, \U3|U13|Add4~87\, U3|U13|Add4~87, vga_top, 1
instance = comp, \U3|U13|spawning:period[13]\, U3|U13|\spawning:period[13], vga_top, 1
instance = comp, \U3|U13|Add4~89\, U3|U13|Add4~89, vga_top, 1
instance = comp, \U3|U13|spawning:period[11]\, U3|U13|\spawning:period[11], vga_top, 1
instance = comp, \U3|U13|Add4~88\, U3|U13|Add4~88, vga_top, 1
instance = comp, \U3|U13|spawning:period[12]\, U3|U13|\spawning:period[12], vga_top, 1
instance = comp, \U3|U13|LessThan2~5\, U3|U13|LessThan2~5, vga_top, 1
instance = comp, \U3|U13|Add4~95\, U3|U13|Add4~95, vga_top, 1
instance = comp, \U3|U13|spawning:period[5]\, U3|U13|\spawning:period[5], vga_top, 1
instance = comp, \U3|U13|Add4~14\, U3|U13|Add4~14, vga_top, 1
instance = comp, \U3|U13|spawning:period[4]\, U3|U13|\spawning:period[4], vga_top, 1
instance = comp, \U3|U13|Add4~15\, U3|U13|Add4~15, vga_top, 1
instance = comp, \U3|U13|spawning:period[3]\, U3|U13|\spawning:period[3], vga_top, 1
instance = comp, \U3|U13|Add4~94\, U3|U13|Add4~94, vga_top, 1
instance = comp, \U3|U13|spawning:period[6]\, U3|U13|\spawning:period[6], vga_top, 1
instance = comp, \U3|U13|LessThan2~7\, U3|U13|LessThan2~7, vga_top, 1
instance = comp, \U3|U13|Add4~91\, U3|U13|Add4~91, vga_top, 1
instance = comp, \U3|U13|spawning:period[9]\, U3|U13|\spawning:period[9], vga_top, 1
instance = comp, \U3|U13|Add4~93\, U3|U13|Add4~93, vga_top, 1
instance = comp, \U3|U13|spawning:period[7]\, U3|U13|\spawning:period[7], vga_top, 1
instance = comp, \U3|U13|Add4~92\, U3|U13|Add4~92, vga_top, 1
instance = comp, \U3|U13|spawning:period[8]\, U3|U13|\spawning:period[8], vga_top, 1
instance = comp, \U3|U13|Add4~90\, U3|U13|Add4~90, vga_top, 1
instance = comp, \U3|U13|spawning:period[10]\, U3|U13|\spawning:period[10], vga_top, 1
instance = comp, \U3|U13|LessThan2~6\, U3|U13|LessThan2~6, vga_top, 1
instance = comp, \U3|U13|Add4~79\, U3|U13|Add4~79, vga_top, 1
instance = comp, \U3|U13|spawning:period[21]~feeder\, U3|U13|\spawning:period[21]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:period[21]\, U3|U13|\spawning:period[21], vga_top, 1
instance = comp, \U3|U13|Add4~78\, U3|U13|Add4~78, vga_top, 1
instance = comp, \U3|U13|spawning:period[22]~feeder\, U3|U13|\spawning:period[22]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:period[22]\, U3|U13|\spawning:period[22], vga_top, 1
instance = comp, \U3|U13|Add4~81\, U3|U13|Add4~81, vga_top, 1
instance = comp, \U3|U13|spawning:period[19]\, U3|U13|\spawning:period[19], vga_top, 1
instance = comp, \U3|U13|Add4~80\, U3|U13|Add4~80, vga_top, 1
instance = comp, \U3|U13|spawning:period[20]~feeder\, U3|U13|\spawning:period[20]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:period[20]\, U3|U13|\spawning:period[20], vga_top, 1
instance = comp, \U3|U13|LessThan2~2\, U3|U13|LessThan2~2, vga_top, 1
instance = comp, \U3|U13|Add4~84\, U3|U13|Add4~84, vga_top, 1
instance = comp, \U3|U13|spawning:period[16]~feeder\, U3|U13|\spawning:period[16]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:period[16]\, U3|U13|\spawning:period[16], vga_top, 1
instance = comp, \U3|U13|Add4~83\, U3|U13|Add4~83, vga_top, 1
instance = comp, \U3|U13|spawning:period[17]~feeder\, U3|U13|\spawning:period[17]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:period[17]\, U3|U13|\spawning:period[17], vga_top, 1
instance = comp, \U3|U13|Add4~85\, U3|U13|Add4~85, vga_top, 1
instance = comp, \U3|U13|spawning:period[15]\, U3|U13|\spawning:period[15], vga_top, 1
instance = comp, \U3|U13|Add4~82\, U3|U13|Add4~82, vga_top, 1
instance = comp, \U3|U13|spawning:period[18]~feeder\, U3|U13|\spawning:period[18]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:period[18]\, U3|U13|\spawning:period[18], vga_top, 1
instance = comp, \U3|U13|LessThan2~3\, U3|U13|LessThan2~3, vga_top, 1
instance = comp, \U3|U13|Add4~75\, U3|U13|Add4~75, vga_top, 1
instance = comp, \U3|U13|spawning:period[25]~feeder\, U3|U13|\spawning:period[25]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:period[25]\, U3|U13|\spawning:period[25], vga_top, 1
instance = comp, \U3|U13|Add4~76\, U3|U13|Add4~76, vga_top, 1
instance = comp, \U3|U13|spawning:period[24]~feeder\, U3|U13|\spawning:period[24]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:period[24]\, U3|U13|\spawning:period[24], vga_top, 1
instance = comp, \U3|U13|Add4~77\, U3|U13|Add4~77, vga_top, 1
instance = comp, \U3|U13|spawning:period[23]\, U3|U13|\spawning:period[23], vga_top, 1
instance = comp, \U3|U13|Add4~74\, U3|U13|Add4~74, vga_top, 1
instance = comp, \U3|U13|spawning:period[26]~feeder\, U3|U13|\spawning:period[26]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:period[26]\, U3|U13|\spawning:period[26], vga_top, 1
instance = comp, \U3|U13|LessThan2~1\, U3|U13|LessThan2~1, vga_top, 1
instance = comp, \U3|U13|Add4~71\, U3|U13|Add4~71, vga_top, 1
instance = comp, \U3|U13|spawning:period[29]~feeder\, U3|U13|\spawning:period[29]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:period[29]\, U3|U13|\spawning:period[29], vga_top, 1
instance = comp, \U3|U13|Add4~72\, U3|U13|Add4~72, vga_top, 1
instance = comp, \U3|U13|spawning:period[28]~feeder\, U3|U13|\spawning:period[28]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:period[28]\, U3|U13|\spawning:period[28], vga_top, 1
instance = comp, \U3|U13|Add4~73\, U3|U13|Add4~73, vga_top, 1
instance = comp, \U3|U13|spawning:period[27]\, U3|U13|\spawning:period[27], vga_top, 1
instance = comp, \U3|U13|Add4~98\, U3|U13|Add4~98, vga_top, 1
instance = comp, \U3|U13|spawning:period[30]\, U3|U13|\spawning:period[30], vga_top, 1
instance = comp, \U3|U13|LessThan2~0\, U3|U13|LessThan2~0, vga_top, 1
instance = comp, \U3|U13|LessThan2~4\, U3|U13|LessThan2~4, vga_top, 1
instance = comp, \U3|U13|LessThan2~8\, U3|U13|LessThan2~8, vga_top, 1
instance = comp, \U3|U13|Add4~18\, U3|U13|Add4~18, vga_top, 1
instance = comp, \U3|U13|Add4~17\, U3|U13|Add4~17, vga_top, 1
instance = comp, \U3|U13|Add4~16\, U3|U13|Add4~16, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|mac_mult1\, U3|U13|Mult0|auto_generated|mac_mult1, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|mac_out2\, U3|U13|Mult0|auto_generated|mac_out2, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|mac_mult3\, U3|U13|Mult0|auto_generated|mac_mult3, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|mac_out4\, U3|U13|Mult0|auto_generated|mac_out4, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|mac_mult5\, U3|U13|Mult0|auto_generated|mac_mult5, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|mac_out6\, U3|U13|Mult0|auto_generated|mac_out6, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~0\, U3|U13|Mult0|auto_generated|op_3~0, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~2\, U3|U13|Mult0|auto_generated|op_3~2, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~4\, U3|U13|Mult0|auto_generated|op_3~4, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~6\, U3|U13|Mult0|auto_generated|op_3~6, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~8\, U3|U13|Mult0|auto_generated|op_3~8, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~10\, U3|U13|Mult0|auto_generated|op_3~10, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~12\, U3|U13|Mult0|auto_generated|op_3~12, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~14\, U3|U13|Mult0|auto_generated|op_3~14, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~16\, U3|U13|Mult0|auto_generated|op_3~16, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~18\, U3|U13|Mult0|auto_generated|op_3~18, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~20\, U3|U13|Mult0|auto_generated|op_3~20, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~22\, U3|U13|Mult0|auto_generated|op_3~22, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~24\, U3|U13|Mult0|auto_generated|op_3~24, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_3~26\, U3|U13|Mult0|auto_generated|op_3~26, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~0\, U3|U13|Mult0|auto_generated|op_1~0, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~2\, U3|U13|Mult0|auto_generated|op_1~2, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~4\, U3|U13|Mult0|auto_generated|op_1~4, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~6\, U3|U13|Mult0|auto_generated|op_1~6, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~8\, U3|U13|Mult0|auto_generated|op_1~8, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~10\, U3|U13|Mult0|auto_generated|op_1~10, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~12\, U3|U13|Mult0|auto_generated|op_1~12, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~14\, U3|U13|Mult0|auto_generated|op_1~14, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~16\, U3|U13|Mult0|auto_generated|op_1~16, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~18\, U3|U13|Mult0|auto_generated|op_1~18, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~20\, U3|U13|Mult0|auto_generated|op_1~20, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~22\, U3|U13|Mult0|auto_generated|op_1~22, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~24\, U3|U13|Mult0|auto_generated|op_1~24, vga_top, 1
instance = comp, \U3|U13|Mult0|auto_generated|op_1~26\, U3|U13|Mult0|auto_generated|op_1~26, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~0\, U3|U13|timeSinceLastSpawn~0, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[31]\, U3|U13|\spawning:timeSinceLastSpawn[31], vga_top, 1
instance = comp, \U3|U13|Add3~0\, U3|U13|Add3~0, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~31\, U3|U13|timeSinceLastSpawn~31, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[0]\, U3|U13|\spawning:timeSinceLastSpawn[0], vga_top, 1
instance = comp, \U3|U13|Add3~2\, U3|U13|Add3~2, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~30\, U3|U13|timeSinceLastSpawn~30, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[1]\, U3|U13|\spawning:timeSinceLastSpawn[1], vga_top, 1
instance = comp, \U3|U13|Add3~4\, U3|U13|Add3~4, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~29\, U3|U13|timeSinceLastSpawn~29, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[2]\, U3|U13|\spawning:timeSinceLastSpawn[2], vga_top, 1
instance = comp, \U3|U13|Add3~6\, U3|U13|Add3~6, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~28\, U3|U13|timeSinceLastSpawn~28, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[3]\, U3|U13|\spawning:timeSinceLastSpawn[3], vga_top, 1
instance = comp, \U3|U13|Add3~8\, U3|U13|Add3~8, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~27\, U3|U13|timeSinceLastSpawn~27, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[4]\, U3|U13|\spawning:timeSinceLastSpawn[4], vga_top, 1
instance = comp, \U3|U13|Add3~10\, U3|U13|Add3~10, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~26\, U3|U13|timeSinceLastSpawn~26, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[5]\, U3|U13|\spawning:timeSinceLastSpawn[5], vga_top, 1
instance = comp, \U3|U13|Add3~12\, U3|U13|Add3~12, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~25\, U3|U13|timeSinceLastSpawn~25, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[6]\, U3|U13|\spawning:timeSinceLastSpawn[6], vga_top, 1
instance = comp, \U3|U13|Add3~14\, U3|U13|Add3~14, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~24\, U3|U13|timeSinceLastSpawn~24, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[7]\, U3|U13|\spawning:timeSinceLastSpawn[7], vga_top, 1
instance = comp, \U3|U13|Add3~16\, U3|U13|Add3~16, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~23\, U3|U13|timeSinceLastSpawn~23, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[8]\, U3|U13|\spawning:timeSinceLastSpawn[8], vga_top, 1
instance = comp, \U3|U13|Add3~18\, U3|U13|Add3~18, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~22\, U3|U13|timeSinceLastSpawn~22, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[9]\, U3|U13|\spawning:timeSinceLastSpawn[9], vga_top, 1
instance = comp, \U3|U13|Add3~20\, U3|U13|Add3~20, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~21\, U3|U13|timeSinceLastSpawn~21, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[10]~feeder\, U3|U13|\spawning:timeSinceLastSpawn[10]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[10]\, U3|U13|\spawning:timeSinceLastSpawn[10], vga_top, 1
instance = comp, \U3|U13|Add3~22\, U3|U13|Add3~22, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~20\, U3|U13|timeSinceLastSpawn~20, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[11]\, U3|U13|\spawning:timeSinceLastSpawn[11], vga_top, 1
instance = comp, \U3|U13|Add3~24\, U3|U13|Add3~24, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~19\, U3|U13|timeSinceLastSpawn~19, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[12]\, U3|U13|\spawning:timeSinceLastSpawn[12], vga_top, 1
instance = comp, \U3|U13|Add3~26\, U3|U13|Add3~26, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~18\, U3|U13|timeSinceLastSpawn~18, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[13]~feeder\, U3|U13|\spawning:timeSinceLastSpawn[13]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[13]\, U3|U13|\spawning:timeSinceLastSpawn[13], vga_top, 1
instance = comp, \U3|U13|Add3~28\, U3|U13|Add3~28, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~17\, U3|U13|timeSinceLastSpawn~17, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[14]\, U3|U13|\spawning:timeSinceLastSpawn[14], vga_top, 1
instance = comp, \U3|U13|Add3~30\, U3|U13|Add3~30, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~16\, U3|U13|timeSinceLastSpawn~16, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[15]~feeder\, U3|U13|\spawning:timeSinceLastSpawn[15]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[15]\, U3|U13|\spawning:timeSinceLastSpawn[15], vga_top, 1
instance = comp, \U3|U13|Add3~32\, U3|U13|Add3~32, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~15\, U3|U13|timeSinceLastSpawn~15, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[16]~feeder\, U3|U13|\spawning:timeSinceLastSpawn[16]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[16]\, U3|U13|\spawning:timeSinceLastSpawn[16], vga_top, 1
instance = comp, \U3|U13|Add3~34\, U3|U13|Add3~34, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~14\, U3|U13|timeSinceLastSpawn~14, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[17]\, U3|U13|\spawning:timeSinceLastSpawn[17], vga_top, 1
instance = comp, \U3|U13|Add3~36\, U3|U13|Add3~36, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~13\, U3|U13|timeSinceLastSpawn~13, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[18]~feeder\, U3|U13|\spawning:timeSinceLastSpawn[18]~feeder, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[18]\, U3|U13|\spawning:timeSinceLastSpawn[18], vga_top, 1
instance = comp, \U3|U13|Add3~38\, U3|U13|Add3~38, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~12\, U3|U13|timeSinceLastSpawn~12, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[19]\, U3|U13|\spawning:timeSinceLastSpawn[19], vga_top, 1
instance = comp, \U3|U13|Add3~40\, U3|U13|Add3~40, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~11\, U3|U13|timeSinceLastSpawn~11, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[20]\, U3|U13|\spawning:timeSinceLastSpawn[20], vga_top, 1
instance = comp, \U3|U13|Add3~42\, U3|U13|Add3~42, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~10\, U3|U13|timeSinceLastSpawn~10, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[21]\, U3|U13|\spawning:timeSinceLastSpawn[21], vga_top, 1
instance = comp, \U3|U13|Add3~44\, U3|U13|Add3~44, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~9\, U3|U13|timeSinceLastSpawn~9, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[22]\, U3|U13|\spawning:timeSinceLastSpawn[22], vga_top, 1
instance = comp, \U3|U13|Add3~46\, U3|U13|Add3~46, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~8\, U3|U13|timeSinceLastSpawn~8, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[23]\, U3|U13|\spawning:timeSinceLastSpawn[23], vga_top, 1
instance = comp, \U3|U13|Add3~48\, U3|U13|Add3~48, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~7\, U3|U13|timeSinceLastSpawn~7, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[24]\, U3|U13|\spawning:timeSinceLastSpawn[24], vga_top, 1
instance = comp, \U3|U13|Add3~50\, U3|U13|Add3~50, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~6\, U3|U13|timeSinceLastSpawn~6, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[25]\, U3|U13|\spawning:timeSinceLastSpawn[25], vga_top, 1
instance = comp, \U3|U13|Add3~52\, U3|U13|Add3~52, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~5\, U3|U13|timeSinceLastSpawn~5, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[26]\, U3|U13|\spawning:timeSinceLastSpawn[26], vga_top, 1
instance = comp, \U3|U13|Add3~54\, U3|U13|Add3~54, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~4\, U3|U13|timeSinceLastSpawn~4, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[27]\, U3|U13|\spawning:timeSinceLastSpawn[27], vga_top, 1
instance = comp, \U3|U13|Add3~56\, U3|U13|Add3~56, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~3\, U3|U13|timeSinceLastSpawn~3, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[28]\, U3|U13|\spawning:timeSinceLastSpawn[28], vga_top, 1
instance = comp, \U3|U13|Add3~58\, U3|U13|Add3~58, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~2\, U3|U13|timeSinceLastSpawn~2, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[29]\, U3|U13|\spawning:timeSinceLastSpawn[29], vga_top, 1
instance = comp, \U3|U13|Add3~60\, U3|U13|Add3~60, vga_top, 1
instance = comp, \U3|U13|timeSinceLastSpawn~1\, U3|U13|timeSinceLastSpawn~1, vga_top, 1
instance = comp, \U3|U13|spawning:timeSinceLastSpawn[30]\, U3|U13|\spawning:timeSinceLastSpawn[30], vga_top, 1
instance = comp, \U3|U13|Add3~62\, U3|U13|Add3~62, vga_top, 1
instance = comp, \U3|U13|LessThan3~0\, U3|U13|LessThan3~0, vga_top, 1
instance = comp, \U3|U13|LessThan3~1\, U3|U13|LessThan3~1, vga_top, 1
instance = comp, \U3|U13|LessThan3~3\, U3|U13|LessThan3~3, vga_top, 1
instance = comp, \U3|U13|LessThan3~5\, U3|U13|LessThan3~5, vga_top, 1
instance = comp, \U3|U13|LessThan3~7\, U3|U13|LessThan3~7, vga_top, 1
instance = comp, \U3|U13|LessThan3~9\, U3|U13|LessThan3~9, vga_top, 1
instance = comp, \U3|U13|LessThan3~11\, U3|U13|LessThan3~11, vga_top, 1
instance = comp, \U3|U13|LessThan3~13\, U3|U13|LessThan3~13, vga_top, 1
instance = comp, \U3|U13|LessThan3~15\, U3|U13|LessThan3~15, vga_top, 1
instance = comp, \U3|U13|LessThan3~17\, U3|U13|LessThan3~17, vga_top, 1
instance = comp, \U3|U13|LessThan3~19\, U3|U13|LessThan3~19, vga_top, 1
instance = comp, \U3|U13|LessThan3~21\, U3|U13|LessThan3~21, vga_top, 1
instance = comp, \U3|U13|LessThan3~23\, U3|U13|LessThan3~23, vga_top, 1
instance = comp, \U3|U13|LessThan3~25\, U3|U13|LessThan3~25, vga_top, 1
instance = comp, \U3|U13|LessThan3~27\, U3|U13|LessThan3~27, vga_top, 1
instance = comp, \U3|U13|LessThan3~29\, U3|U13|LessThan3~29, vga_top, 1
instance = comp, \U3|U13|LessThan3~31\, U3|U13|LessThan3~31, vga_top, 1
instance = comp, \U3|U13|LessThan3~33\, U3|U13|LessThan3~33, vga_top, 1
instance = comp, \U3|U13|LessThan3~35\, U3|U13|LessThan3~35, vga_top, 1
instance = comp, \U3|U13|LessThan3~37\, U3|U13|LessThan3~37, vga_top, 1
instance = comp, \U3|U13|LessThan3~39\, U3|U13|LessThan3~39, vga_top, 1
instance = comp, \U3|U13|LessThan3~41\, U3|U13|LessThan3~41, vga_top, 1
instance = comp, \U3|U13|LessThan3~43\, U3|U13|LessThan3~43, vga_top, 1
instance = comp, \U3|U13|LessThan3~45\, U3|U13|LessThan3~45, vga_top, 1
instance = comp, \U3|U13|LessThan3~47\, U3|U13|LessThan3~47, vga_top, 1
instance = comp, \U3|U13|LessThan3~49\, U3|U13|LessThan3~49, vga_top, 1
instance = comp, \U3|U13|LessThan3~51\, U3|U13|LessThan3~51, vga_top, 1
instance = comp, \U3|U13|LessThan3~52\, U3|U13|LessThan3~52, vga_top, 1
instance = comp, \U3|U13|spawn~0\, U3|U13|spawn~0, vga_top, 1
instance = comp, \U3|U13|spawn~reg0feeder\, U3|U13|spawn~reg0feeder, vga_top, 1
instance = comp, \U3|U13|spawn~reg0\, U3|U13|spawn~reg0, vga_top, 1
instance = comp, \U3|U13|RNG_instance[3]\, U3|U13|RNG_instance[3], vga_top, 1
instance = comp, \U3|U13|size_unsigned[2]~feeder\, U3|U13|size_unsigned[2]~feeder, vga_top, 1
instance = comp, \U3|U13|size_unsigned[2]\, U3|U13|size_unsigned[2], vga_top, 1
instance = comp, \U3|U13|size[2]~reg0feeder\, U3|U13|size[2]~reg0feeder, vga_top, 1
instance = comp, \U3|U13|size[2]~reg0\, U3|U13|size[2]~reg0, vga_top, 1
instance = comp, \U3|U13|RNG_instance[2]~feeder\, U3|U13|RNG_instance[2]~feeder, vga_top, 1
instance = comp, \U3|U13|RNG_instance[2]\, U3|U13|RNG_instance[2], vga_top, 1
instance = comp, \U3|U13|size_unsigned[1]~feeder\, U3|U13|size_unsigned[1]~feeder, vga_top, 1
instance = comp, \U3|U13|size_unsigned[1]\, U3|U13|size_unsigned[1], vga_top, 1
instance = comp, \U3|U13|size[1]~reg0feeder\, U3|U13|size[1]~reg0feeder, vga_top, 1
instance = comp, \U3|U13|size[1]~reg0\, U3|U13|size[1]~reg0, vga_top, 1
instance = comp, \U3|U13|RNG_instance[1]~feeder\, U3|U13|RNG_instance[1]~feeder, vga_top, 1
instance = comp, \U3|U13|RNG_instance[1]\, U3|U13|RNG_instance[1], vga_top, 1
instance = comp, \U3|U13|size_unsigned[0]~feeder\, U3|U13|size_unsigned[0]~feeder, vga_top, 1
instance = comp, \U3|U13|size_unsigned[0]\, U3|U13|size_unsigned[0], vga_top, 1
instance = comp, \U3|U13|size[0]~reg0feeder\, U3|U13|size[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U13|size[0]~reg0\, U3|U13|size[0]~reg0, vga_top, 1
instance = comp, \U3|Add116~0\, U3|Add116~0, vga_top, 1
instance = comp, \U3|Add116~2\, U3|Add116~2, vga_top, 1
instance = comp, \U3|Add116~4\, U3|Add116~4, vga_top, 1
instance = comp, \U3|Add116~6\, U3|Add116~6, vga_top, 1
instance = comp, \U3|Add116~8\, U3|Add116~8, vga_top, 1
instance = comp, \U3|Add116~10\, U3|Add116~10, vga_top, 1
instance = comp, \U3|Add116~12\, U3|Add116~12, vga_top, 1
instance = comp, \U3|Add116~14\, U3|Add116~14, vga_top, 1
instance = comp, \U3|Add116~16\, U3|Add116~16, vga_top, 1
instance = comp, \U3|Add116~18\, U3|Add116~18, vga_top, 1
instance = comp, \U3|Add116~20\, U3|Add116~20, vga_top, 1
instance = comp, \U3|Add116~22\, U3|Add116~22, vga_top, 1
instance = comp, \U3|Add116~24\, U3|Add116~24, vga_top, 1
instance = comp, \U3|Add116~26\, U3|Add116~26, vga_top, 1
instance = comp, \U3|Add116~28\, U3|Add116~28, vga_top, 1
instance = comp, \U3|Add116~30\, U3|Add116~30, vga_top, 1
instance = comp, \U3|Add116~32\, U3|Add116~32, vga_top, 1
instance = comp, \U3|Add116~34\, U3|Add116~34, vga_top, 1
instance = comp, \U3|Add116~36\, U3|Add116~36, vga_top, 1
instance = comp, \U3|Add116~38\, U3|Add116~38, vga_top, 1
instance = comp, \U3|Add116~40\, U3|Add116~40, vga_top, 1
instance = comp, \U3|Add116~42\, U3|Add116~42, vga_top, 1
instance = comp, \U3|Add116~44\, U3|Add116~44, vga_top, 1
instance = comp, \U3|Add116~46\, U3|Add116~46, vga_top, 1
instance = comp, \U3|Add116~48\, U3|Add116~48, vga_top, 1
instance = comp, \U3|Add116~50\, U3|Add116~50, vga_top, 1
instance = comp, \U3|Add116~52\, U3|Add116~52, vga_top, 1
instance = comp, \U3|Add116~54\, U3|Add116~54, vga_top, 1
instance = comp, \U3|U13|x_pos[0]~32\, U3|U13|x_pos[0]~32, vga_top, 1
instance = comp, \U3|U13|x_pos[0]~reg0\, U3|U13|x_pos[0]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[1]~34\, U3|U13|x_pos[1]~34, vga_top, 1
instance = comp, \U3|U13|x_pos[1]~reg0\, U3|U13|x_pos[1]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[2]~36\, U3|U13|x_pos[2]~36, vga_top, 1
instance = comp, \U3|U13|x_pos[2]~reg0\, U3|U13|x_pos[2]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[3]~38\, U3|U13|x_pos[3]~38, vga_top, 1
instance = comp, \U3|U13|x_pos[3]~reg0\, U3|U13|x_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[4]~40\, U3|U13|x_pos[4]~40, vga_top, 1
instance = comp, \U3|U13|x_pos[4]~reg0\, U3|U13|x_pos[4]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[5]~42\, U3|U13|x_pos[5]~42, vga_top, 1
instance = comp, \U3|U13|x_pos[5]~reg0\, U3|U13|x_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[6]~44\, U3|U13|x_pos[6]~44, vga_top, 1
instance = comp, \U3|U13|x_pos[6]~reg0\, U3|U13|x_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[7]~46\, U3|U13|x_pos[7]~46, vga_top, 1
instance = comp, \U3|U13|x_pos[7]~reg0\, U3|U13|x_pos[7]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[8]~48\, U3|U13|x_pos[8]~48, vga_top, 1
instance = comp, \U3|U13|x_pos[8]~reg0\, U3|U13|x_pos[8]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[9]~50\, U3|U13|x_pos[9]~50, vga_top, 1
instance = comp, \U3|U13|x_pos[9]~reg0\, U3|U13|x_pos[9]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[10]~52\, U3|U13|x_pos[10]~52, vga_top, 1
instance = comp, \U3|U13|x_pos[10]~reg0\, U3|U13|x_pos[10]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[11]~54\, U3|U13|x_pos[11]~54, vga_top, 1
instance = comp, \U3|U13|x_pos[11]~reg0\, U3|U13|x_pos[11]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[12]~56\, U3|U13|x_pos[12]~56, vga_top, 1
instance = comp, \U3|U13|x_pos[12]~reg0\, U3|U13|x_pos[12]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[13]~58\, U3|U13|x_pos[13]~58, vga_top, 1
instance = comp, \U3|U13|x_pos[13]~reg0\, U3|U13|x_pos[13]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[14]~60\, U3|U13|x_pos[14]~60, vga_top, 1
instance = comp, \U3|U13|x_pos[14]~reg0\, U3|U13|x_pos[14]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[15]~62\, U3|U13|x_pos[15]~62, vga_top, 1
instance = comp, \U3|U13|x_pos[15]~reg0\, U3|U13|x_pos[15]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[16]~64\, U3|U13|x_pos[16]~64, vga_top, 1
instance = comp, \U3|U13|x_pos[16]~reg0\, U3|U13|x_pos[16]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[17]~66\, U3|U13|x_pos[17]~66, vga_top, 1
instance = comp, \U3|U13|x_pos[17]~reg0\, U3|U13|x_pos[17]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[18]~68\, U3|U13|x_pos[18]~68, vga_top, 1
instance = comp, \U3|U13|x_pos[18]~reg0\, U3|U13|x_pos[18]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[19]~70\, U3|U13|x_pos[19]~70, vga_top, 1
instance = comp, \U3|U13|x_pos[19]~reg0\, U3|U13|x_pos[19]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[20]~72\, U3|U13|x_pos[20]~72, vga_top, 1
instance = comp, \U3|U13|x_pos[20]~reg0\, U3|U13|x_pos[20]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[21]~74\, U3|U13|x_pos[21]~74, vga_top, 1
instance = comp, \U3|U13|x_pos[21]~reg0\, U3|U13|x_pos[21]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[22]~76\, U3|U13|x_pos[22]~76, vga_top, 1
instance = comp, \U3|U13|x_pos[22]~reg0\, U3|U13|x_pos[22]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[23]~78\, U3|U13|x_pos[23]~78, vga_top, 1
instance = comp, \U3|U13|x_pos[23]~reg0\, U3|U13|x_pos[23]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[24]~80\, U3|U13|x_pos[24]~80, vga_top, 1
instance = comp, \U3|U13|x_pos[24]~reg0\, U3|U13|x_pos[24]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[25]~82\, U3|U13|x_pos[25]~82, vga_top, 1
instance = comp, \U3|U13|x_pos[25]~reg0\, U3|U13|x_pos[25]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[26]~84\, U3|U13|x_pos[26]~84, vga_top, 1
instance = comp, \U3|U13|x_pos[26]~reg0\, U3|U13|x_pos[26]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[27]~86\, U3|U13|x_pos[27]~86, vga_top, 1
instance = comp, \U3|U13|x_pos[27]~reg0\, U3|U13|x_pos[27]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[28]~88\, U3|U13|x_pos[28]~88, vga_top, 1
instance = comp, \U3|U13|x_pos[28]~reg0\, U3|U13|x_pos[28]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[29]~90\, U3|U13|x_pos[29]~90, vga_top, 1
instance = comp, \U3|U13|x_pos[29]~reg0\, U3|U13|x_pos[29]~reg0, vga_top, 1
instance = comp, \U3|U13|x_pos[30]~92\, U3|U13|x_pos[30]~92, vga_top, 1
instance = comp, \U3|U13|x_pos[30]~reg0\, U3|U13|x_pos[30]~reg0, vga_top, 1
instance = comp, \U3|LessThan120~1\, U3|LessThan120~1, vga_top, 1
instance = comp, \U3|LessThan120~3\, U3|LessThan120~3, vga_top, 1
instance = comp, \U3|LessThan120~5\, U3|LessThan120~5, vga_top, 1
instance = comp, \U3|LessThan120~7\, U3|LessThan120~7, vga_top, 1
instance = comp, \U3|LessThan120~9\, U3|LessThan120~9, vga_top, 1
instance = comp, \U3|LessThan120~11\, U3|LessThan120~11, vga_top, 1
instance = comp, \U3|LessThan120~13\, U3|LessThan120~13, vga_top, 1
instance = comp, \U3|LessThan120~15\, U3|LessThan120~15, vga_top, 1
instance = comp, \U3|LessThan120~17\, U3|LessThan120~17, vga_top, 1
instance = comp, \U3|LessThan120~19\, U3|LessThan120~19, vga_top, 1
instance = comp, \U3|LessThan120~21\, U3|LessThan120~21, vga_top, 1
instance = comp, \U3|LessThan120~23\, U3|LessThan120~23, vga_top, 1
instance = comp, \U3|LessThan120~25\, U3|LessThan120~25, vga_top, 1
instance = comp, \U3|LessThan120~27\, U3|LessThan120~27, vga_top, 1
instance = comp, \U3|LessThan120~29\, U3|LessThan120~29, vga_top, 1
instance = comp, \U3|LessThan120~31\, U3|LessThan120~31, vga_top, 1
instance = comp, \U3|LessThan120~33\, U3|LessThan120~33, vga_top, 1
instance = comp, \U3|LessThan120~35\, U3|LessThan120~35, vga_top, 1
instance = comp, \U3|LessThan120~37\, U3|LessThan120~37, vga_top, 1
instance = comp, \U3|LessThan120~39\, U3|LessThan120~39, vga_top, 1
instance = comp, \U3|LessThan120~41\, U3|LessThan120~41, vga_top, 1
instance = comp, \U3|LessThan120~43\, U3|LessThan120~43, vga_top, 1
instance = comp, \U3|LessThan120~45\, U3|LessThan120~45, vga_top, 1
instance = comp, \U3|LessThan120~47\, U3|LessThan120~47, vga_top, 1
instance = comp, \U3|LessThan120~49\, U3|LessThan120~49, vga_top, 1
instance = comp, \U3|LessThan120~51\, U3|LessThan120~51, vga_top, 1
instance = comp, \U3|LessThan120~53\, U3|LessThan120~53, vga_top, 1
instance = comp, \U3|LessThan120~55\, U3|LessThan120~55, vga_top, 1
instance = comp, \U3|LessThan120~56\, U3|LessThan120~56, vga_top, 1
instance = comp, \U3|alien~11\, U3|alien~11, vga_top, 1
instance = comp, \U3|alien[11].collision\, U3|alien[11].collision, vga_top, 1
instance = comp, \U3|U13|alive~0\, U3|U13|alive~0, vga_top, 1
instance = comp, \U3|U13|alive~reg0feeder\, U3|U13|alive~reg0feeder, vga_top, 1
instance = comp, \U3|U13|alive~reg0\, U3|U13|alive~reg0, vga_top, 1
instance = comp, \U3|U13|y_pos[12]~0\, U3|U13|y_pos[12]~0, vga_top, 1
instance = comp, \U3|U13|movement:fast[0]\, U3|U13|\movement:fast[0], vga_top, 1
instance = comp, \U3|U13|movement:fast[1]~1\, U3|U13|\movement:fast[1]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[1]\, U3|U13|\movement:fast[1], vga_top, 1
instance = comp, \U3|U13|movement:fast[2]~1\, U3|U13|\movement:fast[2]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[2]\, U3|U13|\movement:fast[2], vga_top, 1
instance = comp, \U3|U13|movement:fast[3]~1\, U3|U13|\movement:fast[3]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[3]\, U3|U13|\movement:fast[3], vga_top, 1
instance = comp, \U3|U13|movement:fast[4]~1\, U3|U13|\movement:fast[4]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[4]\, U3|U13|\movement:fast[4], vga_top, 1
instance = comp, \U3|U13|movement:fast[5]~1\, U3|U13|\movement:fast[5]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[5]\, U3|U13|\movement:fast[5], vga_top, 1
instance = comp, \U3|U13|movement:fast[6]~1\, U3|U13|\movement:fast[6]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[6]\, U3|U13|\movement:fast[6], vga_top, 1
instance = comp, \U3|U13|movement:fast[7]~1\, U3|U13|\movement:fast[7]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[7]\, U3|U13|\movement:fast[7], vga_top, 1
instance = comp, \U3|U13|movement:fast[8]~1\, U3|U13|\movement:fast[8]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[8]\, U3|U13|\movement:fast[8], vga_top, 1
instance = comp, \U3|U13|movement:fast[9]~1\, U3|U13|\movement:fast[9]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[9]\, U3|U13|\movement:fast[9], vga_top, 1
instance = comp, \U3|U13|movement:fast[10]~1\, U3|U13|\movement:fast[10]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[10]\, U3|U13|\movement:fast[10], vga_top, 1
instance = comp, \U3|U13|movement:fast[11]~1\, U3|U13|\movement:fast[11]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[11]\, U3|U13|\movement:fast[11], vga_top, 1
instance = comp, \U3|U13|movement:fast[12]~1\, U3|U13|\movement:fast[12]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[12]\, U3|U13|\movement:fast[12], vga_top, 1
instance = comp, \U3|U13|movement:fast[13]~1\, U3|U13|\movement:fast[13]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[13]\, U3|U13|\movement:fast[13], vga_top, 1
instance = comp, \U3|U13|movement:fast[14]~1\, U3|U13|\movement:fast[14]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[14]\, U3|U13|\movement:fast[14], vga_top, 1
instance = comp, \U3|U13|movement:fast[15]~1\, U3|U13|\movement:fast[15]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[15]\, U3|U13|\movement:fast[15], vga_top, 1
instance = comp, \U3|U13|movement:fast[16]~1\, U3|U13|\movement:fast[16]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[16]\, U3|U13|\movement:fast[16], vga_top, 1
instance = comp, \U3|U13|movement:fast[17]~1\, U3|U13|\movement:fast[17]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[17]\, U3|U13|\movement:fast[17], vga_top, 1
instance = comp, \U3|U13|movement:fast[18]~1\, U3|U13|\movement:fast[18]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[18]\, U3|U13|\movement:fast[18], vga_top, 1
instance = comp, \U3|U13|movement:fast[19]~1\, U3|U13|\movement:fast[19]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[19]\, U3|U13|\movement:fast[19], vga_top, 1
instance = comp, \U3|U13|movement:fast[20]~1\, U3|U13|\movement:fast[20]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[20]\, U3|U13|\movement:fast[20], vga_top, 1
instance = comp, \U3|U13|movement:fast[21]~1\, U3|U13|\movement:fast[21]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[21]\, U3|U13|\movement:fast[21], vga_top, 1
instance = comp, \U3|U13|movement:fast[22]~1\, U3|U13|\movement:fast[22]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[22]\, U3|U13|\movement:fast[22], vga_top, 1
instance = comp, \U3|U13|movement:fast[23]~1\, U3|U13|\movement:fast[23]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[23]\, U3|U13|\movement:fast[23], vga_top, 1
instance = comp, \U3|U13|movement:fast[24]~1\, U3|U13|\movement:fast[24]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[24]\, U3|U13|\movement:fast[24], vga_top, 1
instance = comp, \U3|U13|movement:fast[25]~1\, U3|U13|\movement:fast[25]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[25]\, U3|U13|\movement:fast[25], vga_top, 1
instance = comp, \U3|U13|movement:fast[26]~1\, U3|U13|\movement:fast[26]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[26]\, U3|U13|\movement:fast[26], vga_top, 1
instance = comp, \U3|U13|movement:fast[27]~1\, U3|U13|\movement:fast[27]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[27]\, U3|U13|\movement:fast[27], vga_top, 1
instance = comp, \U3|U13|movement:fast[28]~1\, U3|U13|\movement:fast[28]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[28]\, U3|U13|\movement:fast[28], vga_top, 1
instance = comp, \U3|U13|movement:fast[29]~1\, U3|U13|\movement:fast[29]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[29]\, U3|U13|\movement:fast[29], vga_top, 1
instance = comp, \U3|U13|movement:fast[30]~1\, U3|U13|\movement:fast[30]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[30]\, U3|U13|\movement:fast[30], vga_top, 1
instance = comp, \U3|U13|movement:fast[31]~1\, U3|U13|\movement:fast[31]~1, vga_top, 1
instance = comp, \U3|U13|movement:fast[31]\, U3|U13|\movement:fast[31], vga_top, 1
instance = comp, \U3|U13|LessThan1~1\, U3|U13|LessThan1~1, vga_top, 1
instance = comp, \U3|U13|LessThan1~0\, U3|U13|LessThan1~0, vga_top, 1
instance = comp, \U3|U13|LessThan1~2\, U3|U13|LessThan1~2, vga_top, 1
instance = comp, \U3|U13|LessThan1~3\, U3|U13|LessThan1~3, vga_top, 1
instance = comp, \U3|U13|LessThan1~4\, U3|U13|LessThan1~4, vga_top, 1
instance = comp, \U3|U13|LessThan1~5\, U3|U13|LessThan1~5, vga_top, 1
instance = comp, \U3|U13|LessThan1~6\, U3|U13|LessThan1~6, vga_top, 1
instance = comp, \U3|U13|LessThan1~7\, U3|U13|LessThan1~7, vga_top, 1
instance = comp, \U3|U13|LessThan1~8\, U3|U13|LessThan1~8, vga_top, 1
instance = comp, \U3|U13|LessThan1~9\, U3|U13|LessThan1~9, vga_top, 1
instance = comp, \U3|U13|LessThan1~10\, U3|U13|LessThan1~10, vga_top, 1
instance = comp, \U3|U13|x_pos[31]~94\, U3|U13|x_pos[31]~94, vga_top, 1
instance = comp, \U3|U13|x_pos[31]~reg0\, U3|U13|x_pos[31]~reg0, vga_top, 1
instance = comp, \U3|Add51~0\, U3|Add51~0, vga_top, 1
instance = comp, \U3|Add51~2\, U3|Add51~2, vga_top, 1
instance = comp, \U3|Add51~4\, U3|Add51~4, vga_top, 1
instance = comp, \U3|Add51~6\, U3|Add51~6, vga_top, 1
instance = comp, \U3|Add53~0\, U3|Add53~0, vga_top, 1
instance = comp, \U3|Add53~2\, U3|Add53~2, vga_top, 1
instance = comp, \U3|Add53~4\, U3|Add53~4, vga_top, 1
instance = comp, \U3|Add53~6\, U3|Add53~6, vga_top, 1
instance = comp, \U3|Add53~8\, U3|Add53~8, vga_top, 1
instance = comp, \U3|Add53~10\, U3|Add53~10, vga_top, 1
instance = comp, \U3|Add53~12\, U3|Add53~12, vga_top, 1
instance = comp, \U3|Add53~14\, U3|Add53~14, vga_top, 1
instance = comp, \U3|Add53~16\, U3|Add53~16, vga_top, 1
instance = comp, \U3|Add53~18\, U3|Add53~18, vga_top, 1
instance = comp, \U3|Add53~20\, U3|Add53~20, vga_top, 1
instance = comp, \U3|Add53~22\, U3|Add53~22, vga_top, 1
instance = comp, \U3|Add53~24\, U3|Add53~24, vga_top, 1
instance = comp, \U3|Add53~26\, U3|Add53~26, vga_top, 1
instance = comp, \U3|Add53~28\, U3|Add53~28, vga_top, 1
instance = comp, \U3|Add53~30\, U3|Add53~30, vga_top, 1
instance = comp, \U3|Add53~32\, U3|Add53~32, vga_top, 1
instance = comp, \U3|Add53~34\, U3|Add53~34, vga_top, 1
instance = comp, \U3|Add53~36\, U3|Add53~36, vga_top, 1
instance = comp, \U3|Add53~38\, U3|Add53~38, vga_top, 1
instance = comp, \U3|Add53~40\, U3|Add53~40, vga_top, 1
instance = comp, \U3|Add53~42\, U3|Add53~42, vga_top, 1
instance = comp, \U3|Add53~44\, U3|Add53~44, vga_top, 1
instance = comp, \U3|Add53~46\, U3|Add53~46, vga_top, 1
instance = comp, \U3|Add53~48\, U3|Add53~48, vga_top, 1
instance = comp, \U3|Add53~50\, U3|Add53~50, vga_top, 1
instance = comp, \U3|Add53~52\, U3|Add53~52, vga_top, 1
instance = comp, \U3|Add53~54\, U3|Add53~54, vga_top, 1
instance = comp, \U3|Add53~56\, U3|Add53~56, vga_top, 1
instance = comp, \U3|LessThan62~1\, U3|LessThan62~1, vga_top, 1
instance = comp, \U3|LessThan62~3\, U3|LessThan62~3, vga_top, 1
instance = comp, \U3|LessThan62~5\, U3|LessThan62~5, vga_top, 1
instance = comp, \U3|LessThan62~7\, U3|LessThan62~7, vga_top, 1
instance = comp, \U3|LessThan62~9\, U3|LessThan62~9, vga_top, 1
instance = comp, \U3|LessThan62~11\, U3|LessThan62~11, vga_top, 1
instance = comp, \U3|LessThan62~13\, U3|LessThan62~13, vga_top, 1
instance = comp, \U3|LessThan62~15\, U3|LessThan62~15, vga_top, 1
instance = comp, \U3|LessThan62~16\, U3|LessThan62~16, vga_top, 1
instance = comp, \U3|Add52~0\, U3|Add52~0, vga_top, 1
instance = comp, \U3|Add52~2\, U3|Add52~2, vga_top, 1
instance = comp, \U3|Add52~4\, U3|Add52~4, vga_top, 1
instance = comp, \U3|Add52~6\, U3|Add52~6, vga_top, 1
instance = comp, \U3|Add52~8\, U3|Add52~8, vga_top, 1
instance = comp, \U3|Add52~10\, U3|Add52~10, vga_top, 1
instance = comp, \U3|LessThan63~1\, U3|LessThan63~1, vga_top, 1
instance = comp, \U3|LessThan63~3\, U3|LessThan63~3, vga_top, 1
instance = comp, \U3|LessThan63~5\, U3|LessThan63~5, vga_top, 1
instance = comp, \U3|LessThan63~7\, U3|LessThan63~7, vga_top, 1
instance = comp, \U3|LessThan63~9\, U3|LessThan63~9, vga_top, 1
instance = comp, \U3|LessThan63~11\, U3|LessThan63~11, vga_top, 1
instance = comp, \U3|LessThan63~13\, U3|LessThan63~13, vga_top, 1
instance = comp, \U3|LessThan63~14\, U3|LessThan63~14, vga_top, 1
instance = comp, \U3|LessThan64~25\, U3|LessThan64~25, vga_top, 1
instance = comp, \U3|LessThan64~21\, U3|LessThan64~21, vga_top, 1
instance = comp, \U3|LessThan64~23\, U3|LessThan64~23, vga_top, 1
instance = comp, \U3|LessThan64~22\, U3|LessThan64~22, vga_top, 1
instance = comp, \U3|LessThan64~1\, U3|LessThan64~1, vga_top, 1
instance = comp, \U3|LessThan64~3\, U3|LessThan64~3, vga_top, 1
instance = comp, \U3|LessThan64~5\, U3|LessThan64~5, vga_top, 1
instance = comp, \U3|LessThan64~7\, U3|LessThan64~7, vga_top, 1
instance = comp, \U3|LessThan64~9\, U3|LessThan64~9, vga_top, 1
instance = comp, \U3|LessThan64~11\, U3|LessThan64~11, vga_top, 1
instance = comp, \U3|LessThan64~13\, U3|LessThan64~13, vga_top, 1
instance = comp, \U3|LessThan64~15\, U3|LessThan64~15, vga_top, 1
instance = comp, \U3|LessThan64~17\, U3|LessThan64~17, vga_top, 1
instance = comp, \U3|LessThan64~18\, U3|LessThan64~18, vga_top, 1
instance = comp, \U3|LessThan64~20\, U3|LessThan64~20, vga_top, 1
instance = comp, \U3|LessThan64~24\, U3|LessThan64~24, vga_top, 1
instance = comp, \U3|LessThan64~26\, U3|LessThan64~26, vga_top, 1
instance = comp, \U3|colorconcat~359\, U3|colorconcat~359, vga_top, 1
instance = comp, \U3|colorconcat~360\, U3|colorconcat~360, vga_top, 1
instance = comp, \U3|LessThan65~22\, U3|LessThan65~22, vga_top, 1
instance = comp, \U3|LessThan65~1\, U3|LessThan65~1, vga_top, 1
instance = comp, \U3|colorconcat~356\, U3|colorconcat~356, vga_top, 1
instance = comp, \U3|LessThan65~3\, U3|LessThan65~3, vga_top, 1
instance = comp, \U3|LessThan65~5\, U3|LessThan65~5, vga_top, 1
instance = comp, \U3|LessThan65~7\, U3|LessThan65~7, vga_top, 1
instance = comp, \U3|LessThan65~9\, U3|LessThan65~9, vga_top, 1
instance = comp, \U3|LessThan65~11\, U3|LessThan65~11, vga_top, 1
instance = comp, \U3|LessThan65~13\, U3|LessThan65~13, vga_top, 1
instance = comp, \U3|LessThan65~15\, U3|LessThan65~15, vga_top, 1
instance = comp, \U3|LessThan65~17\, U3|LessThan65~17, vga_top, 1
instance = comp, \U3|LessThan65~19\, U3|LessThan65~19, vga_top, 1
instance = comp, \U3|LessThan65~20\, U3|LessThan65~20, vga_top, 1
instance = comp, \U3|colorconcat~357\, U3|colorconcat~357, vga_top, 1
instance = comp, \U3|LessThan65~0\, U3|LessThan65~0, vga_top, 1
instance = comp, \U3|colorconcat~355\, U3|colorconcat~355, vga_top, 1
instance = comp, \U3|colorconcat~358\, U3|colorconcat~358, vga_top, 1
instance = comp, \U3|colorconcat~361\, U3|colorconcat~361, vga_top, 1
instance = comp, \U3|U10|movement_clock~0\, U3|U10|movement_clock~0, vga_top, 1
instance = comp, \U3|U10|movement_clock~0clkctrl\, U3|U10|movement_clock~0clkctrl, vga_top, 1
instance = comp, \U3|U10|movement:fast[0]~1\, U3|U10|\movement:fast[0]~1, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~0\, U3|U10|timeSinceLastSpawn~0, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[31]\, U3|U10|\spawning:timeSinceLastSpawn[31], vga_top, 1
instance = comp, \U3|U10|Add3~0\, U3|U10|Add3~0, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~31\, U3|U10|timeSinceLastSpawn~31, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[0]\, U3|U10|\spawning:timeSinceLastSpawn[0], vga_top, 1
instance = comp, \U3|U10|Add3~2\, U3|U10|Add3~2, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~30\, U3|U10|timeSinceLastSpawn~30, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[1]\, U3|U10|\spawning:timeSinceLastSpawn[1], vga_top, 1
instance = comp, \U3|U10|Add3~4\, U3|U10|Add3~4, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~29\, U3|U10|timeSinceLastSpawn~29, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[2]\, U3|U10|\spawning:timeSinceLastSpawn[2], vga_top, 1
instance = comp, \U3|U10|Add3~6\, U3|U10|Add3~6, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~28\, U3|U10|timeSinceLastSpawn~28, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[3]\, U3|U10|\spawning:timeSinceLastSpawn[3], vga_top, 1
instance = comp, \U3|U10|Add3~8\, U3|U10|Add3~8, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~27\, U3|U10|timeSinceLastSpawn~27, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[4]\, U3|U10|\spawning:timeSinceLastSpawn[4], vga_top, 1
instance = comp, \U3|U10|Add3~10\, U3|U10|Add3~10, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~26\, U3|U10|timeSinceLastSpawn~26, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[5]\, U3|U10|\spawning:timeSinceLastSpawn[5], vga_top, 1
instance = comp, \U3|U10|Add3~12\, U3|U10|Add3~12, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~25\, U3|U10|timeSinceLastSpawn~25, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[6]\, U3|U10|\spawning:timeSinceLastSpawn[6], vga_top, 1
instance = comp, \U3|U10|Add3~14\, U3|U10|Add3~14, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~24\, U3|U10|timeSinceLastSpawn~24, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[7]~feeder\, U3|U10|\spawning:timeSinceLastSpawn[7]~feeder, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[7]\, U3|U10|\spawning:timeSinceLastSpawn[7], vga_top, 1
instance = comp, \U3|U10|Add3~16\, U3|U10|Add3~16, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~23\, U3|U10|timeSinceLastSpawn~23, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[8]\, U3|U10|\spawning:timeSinceLastSpawn[8], vga_top, 1
instance = comp, \U3|U10|Add3~18\, U3|U10|Add3~18, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~22\, U3|U10|timeSinceLastSpawn~22, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[9]\, U3|U10|\spawning:timeSinceLastSpawn[9], vga_top, 1
instance = comp, \U3|U10|Add3~20\, U3|U10|Add3~20, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~21\, U3|U10|timeSinceLastSpawn~21, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[10]\, U3|U10|\spawning:timeSinceLastSpawn[10], vga_top, 1
instance = comp, \U3|U10|Add3~22\, U3|U10|Add3~22, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~20\, U3|U10|timeSinceLastSpawn~20, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[11]\, U3|U10|\spawning:timeSinceLastSpawn[11], vga_top, 1
instance = comp, \U3|U10|Add3~24\, U3|U10|Add3~24, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~19\, U3|U10|timeSinceLastSpawn~19, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[12]~feeder\, U3|U10|\spawning:timeSinceLastSpawn[12]~feeder, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[12]\, U3|U10|\spawning:timeSinceLastSpawn[12], vga_top, 1
instance = comp, \U3|U10|Add3~26\, U3|U10|Add3~26, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~18\, U3|U10|timeSinceLastSpawn~18, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[13]\, U3|U10|\spawning:timeSinceLastSpawn[13], vga_top, 1
instance = comp, \U3|U10|Add3~28\, U3|U10|Add3~28, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~17\, U3|U10|timeSinceLastSpawn~17, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[14]\, U3|U10|\spawning:timeSinceLastSpawn[14], vga_top, 1
instance = comp, \U3|U10|Add3~30\, U3|U10|Add3~30, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~16\, U3|U10|timeSinceLastSpawn~16, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[15]~feeder\, U3|U10|\spawning:timeSinceLastSpawn[15]~feeder, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[15]\, U3|U10|\spawning:timeSinceLastSpawn[15], vga_top, 1
instance = comp, \U3|U10|Add3~32\, U3|U10|Add3~32, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~15\, U3|U10|timeSinceLastSpawn~15, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[16]\, U3|U10|\spawning:timeSinceLastSpawn[16], vga_top, 1
instance = comp, \U3|U10|Add3~34\, U3|U10|Add3~34, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~14\, U3|U10|timeSinceLastSpawn~14, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[17]\, U3|U10|\spawning:timeSinceLastSpawn[17], vga_top, 1
instance = comp, \U3|U10|Add3~36\, U3|U10|Add3~36, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~13\, U3|U10|timeSinceLastSpawn~13, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[18]\, U3|U10|\spawning:timeSinceLastSpawn[18], vga_top, 1
instance = comp, \U3|U10|Add3~38\, U3|U10|Add3~38, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~12\, U3|U10|timeSinceLastSpawn~12, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[19]\, U3|U10|\spawning:timeSinceLastSpawn[19], vga_top, 1
instance = comp, \U3|U10|Add3~40\, U3|U10|Add3~40, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~11\, U3|U10|timeSinceLastSpawn~11, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[20]\, U3|U10|\spawning:timeSinceLastSpawn[20], vga_top, 1
instance = comp, \U3|U10|Add3~42\, U3|U10|Add3~42, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~10\, U3|U10|timeSinceLastSpawn~10, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[21]\, U3|U10|\spawning:timeSinceLastSpawn[21], vga_top, 1
instance = comp, \U3|U10|Add3~44\, U3|U10|Add3~44, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~9\, U3|U10|timeSinceLastSpawn~9, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[22]\, U3|U10|\spawning:timeSinceLastSpawn[22], vga_top, 1
instance = comp, \U3|U10|Add3~46\, U3|U10|Add3~46, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~8\, U3|U10|timeSinceLastSpawn~8, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[23]\, U3|U10|\spawning:timeSinceLastSpawn[23], vga_top, 1
instance = comp, \U3|U10|Add3~48\, U3|U10|Add3~48, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~7\, U3|U10|timeSinceLastSpawn~7, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[24]\, U3|U10|\spawning:timeSinceLastSpawn[24], vga_top, 1
instance = comp, \U3|U10|Add3~50\, U3|U10|Add3~50, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~6\, U3|U10|timeSinceLastSpawn~6, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[25]\, U3|U10|\spawning:timeSinceLastSpawn[25], vga_top, 1
instance = comp, \U3|U10|Add3~52\, U3|U10|Add3~52, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~5\, U3|U10|timeSinceLastSpawn~5, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[26]\, U3|U10|\spawning:timeSinceLastSpawn[26], vga_top, 1
instance = comp, \U3|U10|Add3~54\, U3|U10|Add3~54, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~4\, U3|U10|timeSinceLastSpawn~4, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[27]\, U3|U10|\spawning:timeSinceLastSpawn[27], vga_top, 1
instance = comp, \U3|U10|Add3~56\, U3|U10|Add3~56, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~3\, U3|U10|timeSinceLastSpawn~3, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[28]\, U3|U10|\spawning:timeSinceLastSpawn[28], vga_top, 1
instance = comp, \U3|U10|Add3~58\, U3|U10|Add3~58, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~2\, U3|U10|timeSinceLastSpawn~2, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[29]\, U3|U10|\spawning:timeSinceLastSpawn[29], vga_top, 1
instance = comp, \U3|U10|Add3~60\, U3|U10|Add3~60, vga_top, 1
instance = comp, \U3|U10|timeSinceLastSpawn~1\, U3|U10|timeSinceLastSpawn~1, vga_top, 1
instance = comp, \U3|U10|spawning:timeSinceLastSpawn[30]\, U3|U10|\spawning:timeSinceLastSpawn[30], vga_top, 1
instance = comp, \U3|U10|Add3~62\, U3|U10|Add3~62, vga_top, 1
instance = comp, \U3|U10|Add4~5\, U3|U10|Add4~5, vga_top, 1
instance = comp, \U3|U10|Add4~6\, U3|U10|Add4~6, vga_top, 1
instance = comp, \U3|U10|Add4~17\, U3|U10|Add4~17, vga_top, 1
instance = comp, \U3|U10|Add4~8\, U3|U10|Add4~8, vga_top, 1
instance = comp, \U3|U10|Add4~16\, U3|U10|Add4~16, vga_top, 1
instance = comp, \U3|U10|Add4~10\, U3|U10|Add4~10, vga_top, 1
instance = comp, \U3|U10|Add4~15\, U3|U10|Add4~15, vga_top, 1
instance = comp, \U3|U10|Add4~12\, U3|U10|Add4~12, vga_top, 1
instance = comp, \U3|U10|Add4~14\, U3|U10|Add4~14, vga_top, 1
instance = comp, \U3|U10|Add4~19\, U3|U10|Add4~19, vga_top, 1
instance = comp, \U3|U10|Add4~95\, U3|U10|Add4~95, vga_top, 1
instance = comp, \U3|U10|Add4~21\, U3|U10|Add4~21, vga_top, 1
instance = comp, \U3|U10|Add4~94\, U3|U10|Add4~94, vga_top, 1
instance = comp, \U3|U10|Add4~23\, U3|U10|Add4~23, vga_top, 1
instance = comp, \U3|U10|Add4~93\, U3|U10|Add4~93, vga_top, 1
instance = comp, \U3|U10|Add4~25\, U3|U10|Add4~25, vga_top, 1
instance = comp, \U3|U10|Add4~92\, U3|U10|Add4~92, vga_top, 1
instance = comp, \U3|U10|Add4~27\, U3|U10|Add4~27, vga_top, 1
instance = comp, \U3|U10|Add4~91\, U3|U10|Add4~91, vga_top, 1
instance = comp, \U3|U10|Add4~29\, U3|U10|Add4~29, vga_top, 1
instance = comp, \U3|U10|Add4~90\, U3|U10|Add4~90, vga_top, 1
instance = comp, \U3|U10|Add4~31\, U3|U10|Add4~31, vga_top, 1
instance = comp, \U3|U10|Add4~89\, U3|U10|Add4~89, vga_top, 1
instance = comp, \U3|U10|Add4~33\, U3|U10|Add4~33, vga_top, 1
instance = comp, \U3|U10|Add4~88\, U3|U10|Add4~88, vga_top, 1
instance = comp, \U3|U10|Add4~35\, U3|U10|Add4~35, vga_top, 1
instance = comp, \U3|U10|Add4~87\, U3|U10|Add4~87, vga_top, 1
instance = comp, \U3|U10|Add4~37\, U3|U10|Add4~37, vga_top, 1
instance = comp, \U3|U10|Add4~86\, U3|U10|Add4~86, vga_top, 1
instance = comp, \U3|U10|Add4~39\, U3|U10|Add4~39, vga_top, 1
instance = comp, \U3|U10|Add4~85\, U3|U10|Add4~85, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[16]~1\, U3|U10|\spawning:numSpawns[16]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[17]~1\, U3|U10|\spawning:numSpawns[17]~1, vga_top, 1
instance = comp, \U3|U10|spawning~0\, U3|U10|spawning~0, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[17]\, U3|U10|\spawning:numSpawns[17], vga_top, 1
instance = comp, \U3|U10|Add4~41\, U3|U10|Add4~41, vga_top, 1
instance = comp, \U3|U10|Add4~43\, U3|U10|Add4~43, vga_top, 1
instance = comp, \U3|U10|Add4~83\, U3|U10|Add4~83, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|mac_mult1\, U3|U10|Mult0|auto_generated|mac_mult1, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|mac_out2\, U3|U10|Mult0|auto_generated|mac_out2, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[18]~1\, U3|U10|\spawning:numSpawns[18]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[18]\, U3|U10|\spawning:numSpawns[18], vga_top, 1
instance = comp, \U3|U10|Add4~45\, U3|U10|Add4~45, vga_top, 1
instance = comp, \U3|U10|Add4~82\, U3|U10|Add4~82, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[19]~1\, U3|U10|\spawning:numSpawns[19]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[19]\, U3|U10|\spawning:numSpawns[19], vga_top, 1
instance = comp, \U3|U10|Add4~47\, U3|U10|Add4~47, vga_top, 1
instance = comp, \U3|U10|Add4~81\, U3|U10|Add4~81, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[20]~1\, U3|U10|\spawning:numSpawns[20]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[20]\, U3|U10|\spawning:numSpawns[20], vga_top, 1
instance = comp, \U3|U10|Add4~49\, U3|U10|Add4~49, vga_top, 1
instance = comp, \U3|U10|Add4~80\, U3|U10|Add4~80, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[21]~1\, U3|U10|\spawning:numSpawns[21]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[21]\, U3|U10|\spawning:numSpawns[21], vga_top, 1
instance = comp, \U3|U10|Add4~51\, U3|U10|Add4~51, vga_top, 1
instance = comp, \U3|U10|Add4~79\, U3|U10|Add4~79, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[22]~1\, U3|U10|\spawning:numSpawns[22]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[22]\, U3|U10|\spawning:numSpawns[22], vga_top, 1
instance = comp, \U3|U10|Add4~53\, U3|U10|Add4~53, vga_top, 1
instance = comp, \U3|U10|Add4~78\, U3|U10|Add4~78, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[23]~1\, U3|U10|\spawning:numSpawns[23]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[23]\, U3|U10|\spawning:numSpawns[23], vga_top, 1
instance = comp, \U3|U10|Add4~55\, U3|U10|Add4~55, vga_top, 1
instance = comp, \U3|U10|Add4~77\, U3|U10|Add4~77, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[24]~1\, U3|U10|\spawning:numSpawns[24]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[24]\, U3|U10|\spawning:numSpawns[24], vga_top, 1
instance = comp, \U3|U10|Add4~57\, U3|U10|Add4~57, vga_top, 1
instance = comp, \U3|U10|Add4~76\, U3|U10|Add4~76, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[25]~1\, U3|U10|\spawning:numSpawns[25]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[25]\, U3|U10|\spawning:numSpawns[25], vga_top, 1
instance = comp, \U3|U10|Add4~59\, U3|U10|Add4~59, vga_top, 1
instance = comp, \U3|U10|Add4~75\, U3|U10|Add4~75, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[26]~1\, U3|U10|\spawning:numSpawns[26]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[26]\, U3|U10|\spawning:numSpawns[26], vga_top, 1
instance = comp, \U3|U10|Add4~61\, U3|U10|Add4~61, vga_top, 1
instance = comp, \U3|U10|Add4~74\, U3|U10|Add4~74, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[27]~1\, U3|U10|\spawning:numSpawns[27]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[27]\, U3|U10|\spawning:numSpawns[27], vga_top, 1
instance = comp, \U3|U10|Add4~63\, U3|U10|Add4~63, vga_top, 1
instance = comp, \U3|U10|Add4~73\, U3|U10|Add4~73, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[28]~1\, U3|U10|\spawning:numSpawns[28]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[28]\, U3|U10|\spawning:numSpawns[28], vga_top, 1
instance = comp, \U3|U10|Add4~65\, U3|U10|Add4~65, vga_top, 1
instance = comp, \U3|U10|Add4~72\, U3|U10|Add4~72, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[29]~1\, U3|U10|\spawning:numSpawns[29]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[29]\, U3|U10|\spawning:numSpawns[29], vga_top, 1
instance = comp, \U3|U10|Add4~67\, U3|U10|Add4~67, vga_top, 1
instance = comp, \U3|U10|Add4~71\, U3|U10|Add4~71, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[30]~1\, U3|U10|\spawning:numSpawns[30]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[30]\, U3|U10|\spawning:numSpawns[30], vga_top, 1
instance = comp, \U3|U10|Add4~69\, U3|U10|Add4~69, vga_top, 1
instance = comp, \U3|U10|Add4~98\, U3|U10|Add4~98, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|mac_mult3\, U3|U10|Mult0|auto_generated|mac_mult3, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|mac_out4\, U3|U10|Mult0|auto_generated|mac_out4, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|mac_mult5\, U3|U10|Mult0|auto_generated|mac_mult5, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|mac_out6\, U3|U10|Mult0|auto_generated|mac_out6, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~0\, U3|U10|Mult0|auto_generated|op_3~0, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~2\, U3|U10|Mult0|auto_generated|op_3~2, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~4\, U3|U10|Mult0|auto_generated|op_3~4, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~6\, U3|U10|Mult0|auto_generated|op_3~6, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~8\, U3|U10|Mult0|auto_generated|op_3~8, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~10\, U3|U10|Mult0|auto_generated|op_3~10, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~12\, U3|U10|Mult0|auto_generated|op_3~12, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~14\, U3|U10|Mult0|auto_generated|op_3~14, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~16\, U3|U10|Mult0|auto_generated|op_3~16, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~18\, U3|U10|Mult0|auto_generated|op_3~18, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~20\, U3|U10|Mult0|auto_generated|op_3~20, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~22\, U3|U10|Mult0|auto_generated|op_3~22, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~24\, U3|U10|Mult0|auto_generated|op_3~24, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~0\, U3|U10|Mult0|auto_generated|op_1~0, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~2\, U3|U10|Mult0|auto_generated|op_1~2, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~4\, U3|U10|Mult0|auto_generated|op_1~4, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~6\, U3|U10|Mult0|auto_generated|op_1~6, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~8\, U3|U10|Mult0|auto_generated|op_1~8, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~10\, U3|U10|Mult0|auto_generated|op_1~10, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~12\, U3|U10|Mult0|auto_generated|op_1~12, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~14\, U3|U10|Mult0|auto_generated|op_1~14, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~16\, U3|U10|Mult0|auto_generated|op_1~16, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~18\, U3|U10|Mult0|auto_generated|op_1~18, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~20\, U3|U10|Mult0|auto_generated|op_1~20, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~22\, U3|U10|Mult0|auto_generated|op_1~22, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~24\, U3|U10|Mult0|auto_generated|op_1~24, vga_top, 1
instance = comp, \U3|U10|LessThan3~0\, U3|U10|LessThan3~0, vga_top, 1
instance = comp, \U3|U10|LessThan3~1\, U3|U10|LessThan3~1, vga_top, 1
instance = comp, \U3|U10|LessThan3~3\, U3|U10|LessThan3~3, vga_top, 1
instance = comp, \U3|U10|LessThan3~5\, U3|U10|LessThan3~5, vga_top, 1
instance = comp, \U3|U10|LessThan3~7\, U3|U10|LessThan3~7, vga_top, 1
instance = comp, \U3|U10|LessThan3~9\, U3|U10|LessThan3~9, vga_top, 1
instance = comp, \U3|U10|LessThan3~11\, U3|U10|LessThan3~11, vga_top, 1
instance = comp, \U3|U10|LessThan3~13\, U3|U10|LessThan3~13, vga_top, 1
instance = comp, \U3|U10|LessThan3~15\, U3|U10|LessThan3~15, vga_top, 1
instance = comp, \U3|U10|LessThan3~17\, U3|U10|LessThan3~17, vga_top, 1
instance = comp, \U3|U10|LessThan3~19\, U3|U10|LessThan3~19, vga_top, 1
instance = comp, \U3|U10|LessThan3~21\, U3|U10|LessThan3~21, vga_top, 1
instance = comp, \U3|U10|LessThan3~23\, U3|U10|LessThan3~23, vga_top, 1
instance = comp, \U3|U10|LessThan3~25\, U3|U10|LessThan3~25, vga_top, 1
instance = comp, \U3|U10|LessThan3~27\, U3|U10|LessThan3~27, vga_top, 1
instance = comp, \U3|U10|LessThan3~29\, U3|U10|LessThan3~29, vga_top, 1
instance = comp, \U3|U10|LessThan3~31\, U3|U10|LessThan3~31, vga_top, 1
instance = comp, \U3|U10|LessThan3~33\, U3|U10|LessThan3~33, vga_top, 1
instance = comp, \U3|U10|LessThan3~35\, U3|U10|LessThan3~35, vga_top, 1
instance = comp, \U3|U10|LessThan3~37\, U3|U10|LessThan3~37, vga_top, 1
instance = comp, \U3|U10|LessThan3~39\, U3|U10|LessThan3~39, vga_top, 1
instance = comp, \U3|U10|LessThan3~41\, U3|U10|LessThan3~41, vga_top, 1
instance = comp, \U3|U10|LessThan3~43\, U3|U10|LessThan3~43, vga_top, 1
instance = comp, \U3|U10|LessThan3~45\, U3|U10|LessThan3~45, vga_top, 1
instance = comp, \U3|U10|LessThan3~47\, U3|U10|LessThan3~47, vga_top, 1
instance = comp, \U3|U10|LessThan3~49\, U3|U10|LessThan3~49, vga_top, 1
instance = comp, \U3|U10|LessThan3~51\, U3|U10|LessThan3~51, vga_top, 1
instance = comp, \U3|U10|LessThan3~52\, U3|U10|LessThan3~52, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[0]~0\, U3|U10|\spawning:numSpawns[0]~0, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[0]\, U3|U10|\spawning:numSpawns[0], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[1]~1\, U3|U10|\spawning:numSpawns[1]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[1]~feeder\, U3|U10|\spawning:numSpawns[1]~feeder, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[1]\, U3|U10|\spawning:numSpawns[1], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[2]~1\, U3|U10|\spawning:numSpawns[2]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[2]\, U3|U10|\spawning:numSpawns[2], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[3]~1\, U3|U10|\spawning:numSpawns[3]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[3]\, U3|U10|\spawning:numSpawns[3], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[4]~1\, U3|U10|\spawning:numSpawns[4]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[4]\, U3|U10|\spawning:numSpawns[4], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[5]~1\, U3|U10|\spawning:numSpawns[5]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[5]\, U3|U10|\spawning:numSpawns[5], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[6]~1\, U3|U10|\spawning:numSpawns[6]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[6]\, U3|U10|\spawning:numSpawns[6], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[7]~1\, U3|U10|\spawning:numSpawns[7]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[7]\, U3|U10|\spawning:numSpawns[7], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[8]~1\, U3|U10|\spawning:numSpawns[8]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[8]\, U3|U10|\spawning:numSpawns[8], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[9]~1\, U3|U10|\spawning:numSpawns[9]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[9]\, U3|U10|\spawning:numSpawns[9], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[10]~1\, U3|U10|\spawning:numSpawns[10]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[10]\, U3|U10|\spawning:numSpawns[10], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[11]~1\, U3|U10|\spawning:numSpawns[11]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[11]\, U3|U10|\spawning:numSpawns[11], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[12]~1\, U3|U10|\spawning:numSpawns[12]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[12]\, U3|U10|\spawning:numSpawns[12], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[13]~1\, U3|U10|\spawning:numSpawns[13]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[13]\, U3|U10|\spawning:numSpawns[13], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[14]~1\, U3|U10|\spawning:numSpawns[14]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[14]\, U3|U10|\spawning:numSpawns[14], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[15]~1\, U3|U10|\spawning:numSpawns[15]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[15]\, U3|U10|\spawning:numSpawns[15], vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[16]\, U3|U10|\spawning:numSpawns[16], vga_top, 1
instance = comp, \U3|U10|Add4~84\, U3|U10|Add4~84, vga_top, 1
instance = comp, \U3|U10|spawning:period[16]~feeder\, U3|U10|\spawning:period[16]~feeder, vga_top, 1
instance = comp, \U3|U10|spawning:period[16]\, U3|U10|\spawning:period[16], vga_top, 1
instance = comp, \U3|U10|spawning:period[17]~feeder\, U3|U10|\spawning:period[17]~feeder, vga_top, 1
instance = comp, \U3|U10|spawning:period[17]\, U3|U10|\spawning:period[17], vga_top, 1
instance = comp, \U3|U10|spawning:period[14]\, U3|U10|\spawning:period[14], vga_top, 1
instance = comp, \U3|U10|spawning:period[15]~feeder\, U3|U10|\spawning:period[15]~feeder, vga_top, 1
instance = comp, \U3|U10|spawning:period[15]\, U3|U10|\spawning:period[15], vga_top, 1
instance = comp, \U3|U10|LessThan2~5\, U3|U10|LessThan2~5, vga_top, 1
instance = comp, \U3|U10|spawning:period[13]\, U3|U10|\spawning:period[13], vga_top, 1
instance = comp, \U3|U10|spawning:period[12]\, U3|U10|\spawning:period[12], vga_top, 1
instance = comp, \U3|U10|spawning:period[11]\, U3|U10|\spawning:period[11], vga_top, 1
instance = comp, \U3|U10|spawning:period[10]\, U3|U10|\spawning:period[10], vga_top, 1
instance = comp, \U3|U10|LessThan2~6\, U3|U10|LessThan2~6, vga_top, 1
instance = comp, \U3|U10|spawning:period[30]~feeder\, U3|U10|\spawning:period[30]~feeder, vga_top, 1
instance = comp, \U3|U10|spawning:period[30]\, U3|U10|\spawning:period[30], vga_top, 1
instance = comp, \U3|U10|spawning:period[1]~feeder\, U3|U10|\spawning:period[1]~feeder, vga_top, 1
instance = comp, \U3|U10|spawning:period[1]\, U3|U10|\spawning:period[1], vga_top, 1
instance = comp, \U3|U10|spawning:period[0]\, U3|U10|\spawning:period[0], vga_top, 1
instance = comp, \U3|U10|spawning:period[2]~feeder\, U3|U10|\spawning:period[2]~feeder, vga_top, 1
instance = comp, \U3|U10|spawning:period[2]\, U3|U10|\spawning:period[2], vga_top, 1
instance = comp, \U3|U10|LessThan2~0\, U3|U10|LessThan2~0, vga_top, 1
instance = comp, \U3|U10|spawning:period[24]\, U3|U10|\spawning:period[24], vga_top, 1
instance = comp, \U3|U10|spawning:period[25]\, U3|U10|\spawning:period[25], vga_top, 1
instance = comp, \U3|U10|spawning:period[22]\, U3|U10|\spawning:period[22], vga_top, 1
instance = comp, \U3|U10|spawning:period[23]\, U3|U10|\spawning:period[23], vga_top, 1
instance = comp, \U3|U10|LessThan2~2\, U3|U10|LessThan2~2, vga_top, 1
instance = comp, \U3|U10|spawning:period[20]\, U3|U10|\spawning:period[20], vga_top, 1
instance = comp, \U3|U10|spawning:period[19]\, U3|U10|\spawning:period[19], vga_top, 1
instance = comp, \U3|U10|spawning:period[18]\, U3|U10|\spawning:period[18], vga_top, 1
instance = comp, \U3|U10|spawning:period[21]\, U3|U10|\spawning:period[21], vga_top, 1
instance = comp, \U3|U10|LessThan2~3\, U3|U10|LessThan2~3, vga_top, 1
instance = comp, \U3|U10|spawning:period[29]\, U3|U10|\spawning:period[29], vga_top, 1
instance = comp, \U3|U10|spawning:period[27]\, U3|U10|\spawning:period[27], vga_top, 1
instance = comp, \U3|U10|spawning:period[26]\, U3|U10|\spawning:period[26], vga_top, 1
instance = comp, \U3|U10|spawning:period[28]\, U3|U10|\spawning:period[28], vga_top, 1
instance = comp, \U3|U10|LessThan2~1\, U3|U10|LessThan2~1, vga_top, 1
instance = comp, \U3|U10|LessThan2~4\, U3|U10|LessThan2~4, vga_top, 1
instance = comp, \U3|U10|spawning:period[5]\, U3|U10|\spawning:period[5], vga_top, 1
instance = comp, \U3|U10|spawning:period[4]\, U3|U10|\spawning:period[4], vga_top, 1
instance = comp, \U3|U10|spawning:period[3]\, U3|U10|\spawning:period[3], vga_top, 1
instance = comp, \U3|U10|spawning:period[9]\, U3|U10|\spawning:period[9], vga_top, 1
instance = comp, \U3|U10|spawning:period[8]\, U3|U10|\spawning:period[8], vga_top, 1
instance = comp, \U3|U10|spawning:period[6]\, U3|U10|\spawning:period[6], vga_top, 1
instance = comp, \U3|U10|spawning:period[7]\, U3|U10|\spawning:period[7], vga_top, 1
instance = comp, \U3|U10|LessThan2~7\, U3|U10|LessThan2~7, vga_top, 1
instance = comp, \U3|U10|LessThan2~8\, U3|U10|LessThan2~8, vga_top, 1
instance = comp, \U3|U10|LessThan2~9\, U3|U10|LessThan2~9, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[31]~1\, U3|U10|\spawning:numSpawns[31]~1, vga_top, 1
instance = comp, \U3|U10|spawning:numSpawns[31]\, U3|U10|\spawning:numSpawns[31], vga_top, 1
instance = comp, \U3|U10|Add4~96\, U3|U10|Add4~96, vga_top, 1
instance = comp, \U3|U10|Add4~99\, U3|U10|Add4~99, vga_top, 1
instance = comp, \U3|U10|spawning:period[31]\, U3|U10|\spawning:period[31], vga_top, 1
instance = comp, \U3|U10|Add4~18\, U3|U10|Add4~18, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_3~26\, U3|U10|Mult0|auto_generated|op_3~26, vga_top, 1
instance = comp, \U3|U10|Mult0|auto_generated|op_1~26\, U3|U10|Mult0|auto_generated|op_1~26, vga_top, 1
instance = comp, \U3|U10|spawn~0\, U3|U10|spawn~0, vga_top, 1
instance = comp, \U3|U10|spawn~reg0feeder\, U3|U10|spawn~reg0feeder, vga_top, 1
instance = comp, \U3|U10|spawn~reg0\, U3|U10|spawn~reg0, vga_top, 1
instance = comp, \U3|U10|RNG_instance[3]\, U3|U10|RNG_instance[3], vga_top, 1
instance = comp, \U3|U10|size_unsigned[2]~feeder\, U3|U10|size_unsigned[2]~feeder, vga_top, 1
instance = comp, \U3|U10|size_unsigned[2]\, U3|U10|size_unsigned[2], vga_top, 1
instance = comp, \U3|U10|size[2]~reg0feeder\, U3|U10|size[2]~reg0feeder, vga_top, 1
instance = comp, \U3|U10|size[2]~reg0\, U3|U10|size[2]~reg0, vga_top, 1
instance = comp, \U3|U10|RNG_instance[2]~feeder\, U3|U10|RNG_instance[2]~feeder, vga_top, 1
instance = comp, \U3|U10|RNG_instance[2]\, U3|U10|RNG_instance[2], vga_top, 1
instance = comp, \U3|U10|size_unsigned[1]~feeder\, U3|U10|size_unsigned[1]~feeder, vga_top, 1
instance = comp, \U3|U10|size_unsigned[1]\, U3|U10|size_unsigned[1], vga_top, 1
instance = comp, \U3|U10|size[1]~reg0feeder\, U3|U10|size[1]~reg0feeder, vga_top, 1
instance = comp, \U3|U10|size[1]~reg0\, U3|U10|size[1]~reg0, vga_top, 1
instance = comp, \U3|U10|RNG_instance[1]~feeder\, U3|U10|RNG_instance[1]~feeder, vga_top, 1
instance = comp, \U3|U10|RNG_instance[1]\, U3|U10|RNG_instance[1], vga_top, 1
instance = comp, \U3|U10|size_unsigned[0]\, U3|U10|size_unsigned[0], vga_top, 1
instance = comp, \U3|U10|size[0]~reg0feeder\, U3|U10|size[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U10|size[0]~reg0\, U3|U10|size[0]~reg0, vga_top, 1
instance = comp, \U3|Add113~0\, U3|Add113~0, vga_top, 1
instance = comp, \U3|Add113~2\, U3|Add113~2, vga_top, 1
instance = comp, \U3|Add113~4\, U3|Add113~4, vga_top, 1
instance = comp, \U3|Add113~6\, U3|Add113~6, vga_top, 1
instance = comp, \U3|Add113~8\, U3|Add113~8, vga_top, 1
instance = comp, \U3|Add113~10\, U3|Add113~10, vga_top, 1
instance = comp, \U3|Add113~12\, U3|Add113~12, vga_top, 1
instance = comp, \U3|Add113~14\, U3|Add113~14, vga_top, 1
instance = comp, \U3|Add113~16\, U3|Add113~16, vga_top, 1
instance = comp, \U3|Add113~18\, U3|Add113~18, vga_top, 1
instance = comp, \U3|Add113~20\, U3|Add113~20, vga_top, 1
instance = comp, \U3|Add113~22\, U3|Add113~22, vga_top, 1
instance = comp, \U3|Add113~24\, U3|Add113~24, vga_top, 1
instance = comp, \U3|Add113~26\, U3|Add113~26, vga_top, 1
instance = comp, \U3|Add113~28\, U3|Add113~28, vga_top, 1
instance = comp, \U3|Add113~30\, U3|Add113~30, vga_top, 1
instance = comp, \U3|Add113~32\, U3|Add113~32, vga_top, 1
instance = comp, \U3|Add113~34\, U3|Add113~34, vga_top, 1
instance = comp, \U3|Add113~36\, U3|Add113~36, vga_top, 1
instance = comp, \U3|Add113~38\, U3|Add113~38, vga_top, 1
instance = comp, \U3|Add113~40\, U3|Add113~40, vga_top, 1
instance = comp, \U3|Add113~42\, U3|Add113~42, vga_top, 1
instance = comp, \U3|Add113~44\, U3|Add113~44, vga_top, 1
instance = comp, \U3|Add113~46\, U3|Add113~46, vga_top, 1
instance = comp, \U3|Add113~48\, U3|Add113~48, vga_top, 1
instance = comp, \U3|Add113~50\, U3|Add113~50, vga_top, 1
instance = comp, \U3|Add113~52\, U3|Add113~52, vga_top, 1
instance = comp, \U3|Add113~54\, U3|Add113~54, vga_top, 1
instance = comp, \U3|U10|x_pos[0]~32\, U3|U10|x_pos[0]~32, vga_top, 1
instance = comp, \U3|U10|x_pos[0]~reg0\, U3|U10|x_pos[0]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[1]~34\, U3|U10|x_pos[1]~34, vga_top, 1
instance = comp, \U3|U10|x_pos[1]~reg0\, U3|U10|x_pos[1]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[2]~36\, U3|U10|x_pos[2]~36, vga_top, 1
instance = comp, \U3|U10|x_pos[2]~reg0\, U3|U10|x_pos[2]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[3]~38\, U3|U10|x_pos[3]~38, vga_top, 1
instance = comp, \U3|U10|x_pos[3]~reg0\, U3|U10|x_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[4]~40\, U3|U10|x_pos[4]~40, vga_top, 1
instance = comp, \U3|U10|x_pos[4]~reg0\, U3|U10|x_pos[4]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[5]~42\, U3|U10|x_pos[5]~42, vga_top, 1
instance = comp, \U3|U10|x_pos[5]~reg0\, U3|U10|x_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[6]~44\, U3|U10|x_pos[6]~44, vga_top, 1
instance = comp, \U3|U10|x_pos[6]~reg0\, U3|U10|x_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[7]~46\, U3|U10|x_pos[7]~46, vga_top, 1
instance = comp, \U3|U10|x_pos[7]~reg0\, U3|U10|x_pos[7]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[8]~48\, U3|U10|x_pos[8]~48, vga_top, 1
instance = comp, \U3|U10|x_pos[8]~reg0\, U3|U10|x_pos[8]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[9]~50\, U3|U10|x_pos[9]~50, vga_top, 1
instance = comp, \U3|U10|x_pos[9]~reg0\, U3|U10|x_pos[9]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[10]~52\, U3|U10|x_pos[10]~52, vga_top, 1
instance = comp, \U3|U10|x_pos[10]~reg0\, U3|U10|x_pos[10]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[11]~54\, U3|U10|x_pos[11]~54, vga_top, 1
instance = comp, \U3|U10|x_pos[11]~reg0\, U3|U10|x_pos[11]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[12]~56\, U3|U10|x_pos[12]~56, vga_top, 1
instance = comp, \U3|U10|x_pos[12]~reg0\, U3|U10|x_pos[12]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[13]~58\, U3|U10|x_pos[13]~58, vga_top, 1
instance = comp, \U3|U10|x_pos[13]~reg0\, U3|U10|x_pos[13]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[14]~60\, U3|U10|x_pos[14]~60, vga_top, 1
instance = comp, \U3|U10|x_pos[14]~reg0\, U3|U10|x_pos[14]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[15]~62\, U3|U10|x_pos[15]~62, vga_top, 1
instance = comp, \U3|U10|x_pos[15]~reg0\, U3|U10|x_pos[15]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[16]~64\, U3|U10|x_pos[16]~64, vga_top, 1
instance = comp, \U3|U10|x_pos[16]~reg0\, U3|U10|x_pos[16]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[17]~66\, U3|U10|x_pos[17]~66, vga_top, 1
instance = comp, \U3|U10|x_pos[17]~reg0\, U3|U10|x_pos[17]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[18]~68\, U3|U10|x_pos[18]~68, vga_top, 1
instance = comp, \U3|U10|x_pos[18]~reg0\, U3|U10|x_pos[18]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[19]~70\, U3|U10|x_pos[19]~70, vga_top, 1
instance = comp, \U3|U10|x_pos[19]~reg0\, U3|U10|x_pos[19]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[20]~72\, U3|U10|x_pos[20]~72, vga_top, 1
instance = comp, \U3|U10|x_pos[20]~reg0\, U3|U10|x_pos[20]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[21]~74\, U3|U10|x_pos[21]~74, vga_top, 1
instance = comp, \U3|U10|x_pos[21]~reg0\, U3|U10|x_pos[21]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[22]~76\, U3|U10|x_pos[22]~76, vga_top, 1
instance = comp, \U3|U10|x_pos[22]~reg0\, U3|U10|x_pos[22]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[23]~78\, U3|U10|x_pos[23]~78, vga_top, 1
instance = comp, \U3|U10|x_pos[23]~reg0\, U3|U10|x_pos[23]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[24]~80\, U3|U10|x_pos[24]~80, vga_top, 1
instance = comp, \U3|U10|x_pos[24]~reg0\, U3|U10|x_pos[24]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[25]~82\, U3|U10|x_pos[25]~82, vga_top, 1
instance = comp, \U3|U10|x_pos[25]~reg0\, U3|U10|x_pos[25]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[26]~84\, U3|U10|x_pos[26]~84, vga_top, 1
instance = comp, \U3|U10|x_pos[26]~reg0\, U3|U10|x_pos[26]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[27]~86\, U3|U10|x_pos[27]~86, vga_top, 1
instance = comp, \U3|U10|x_pos[27]~reg0\, U3|U10|x_pos[27]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[28]~88\, U3|U10|x_pos[28]~88, vga_top, 1
instance = comp, \U3|U10|x_pos[28]~reg0\, U3|U10|x_pos[28]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[29]~90\, U3|U10|x_pos[29]~90, vga_top, 1
instance = comp, \U3|U10|x_pos[29]~reg0\, U3|U10|x_pos[29]~reg0, vga_top, 1
instance = comp, \U3|U10|x_pos[30]~92\, U3|U10|x_pos[30]~92, vga_top, 1
instance = comp, \U3|U10|x_pos[31]~94\, U3|U10|x_pos[31]~94, vga_top, 1
instance = comp, \U3|U10|x_pos[31]~reg0\, U3|U10|x_pos[31]~reg0, vga_top, 1
instance = comp, \U3|LessThan117~1\, U3|LessThan117~1, vga_top, 1
instance = comp, \U3|LessThan117~3\, U3|LessThan117~3, vga_top, 1
instance = comp, \U3|LessThan117~5\, U3|LessThan117~5, vga_top, 1
instance = comp, \U3|LessThan117~7\, U3|LessThan117~7, vga_top, 1
instance = comp, \U3|LessThan117~9\, U3|LessThan117~9, vga_top, 1
instance = comp, \U3|LessThan117~11\, U3|LessThan117~11, vga_top, 1
instance = comp, \U3|LessThan117~13\, U3|LessThan117~13, vga_top, 1
instance = comp, \U3|LessThan117~15\, U3|LessThan117~15, vga_top, 1
instance = comp, \U3|LessThan117~17\, U3|LessThan117~17, vga_top, 1
instance = comp, \U3|LessThan117~19\, U3|LessThan117~19, vga_top, 1
instance = comp, \U3|LessThan117~21\, U3|LessThan117~21, vga_top, 1
instance = comp, \U3|LessThan117~23\, U3|LessThan117~23, vga_top, 1
instance = comp, \U3|LessThan117~25\, U3|LessThan117~25, vga_top, 1
instance = comp, \U3|LessThan117~27\, U3|LessThan117~27, vga_top, 1
instance = comp, \U3|LessThan117~29\, U3|LessThan117~29, vga_top, 1
instance = comp, \U3|LessThan117~31\, U3|LessThan117~31, vga_top, 1
instance = comp, \U3|LessThan117~33\, U3|LessThan117~33, vga_top, 1
instance = comp, \U3|LessThan117~35\, U3|LessThan117~35, vga_top, 1
instance = comp, \U3|LessThan117~37\, U3|LessThan117~37, vga_top, 1
instance = comp, \U3|LessThan117~39\, U3|LessThan117~39, vga_top, 1
instance = comp, \U3|LessThan117~41\, U3|LessThan117~41, vga_top, 1
instance = comp, \U3|LessThan117~43\, U3|LessThan117~43, vga_top, 1
instance = comp, \U3|LessThan117~45\, U3|LessThan117~45, vga_top, 1
instance = comp, \U3|LessThan117~47\, U3|LessThan117~47, vga_top, 1
instance = comp, \U3|LessThan117~49\, U3|LessThan117~49, vga_top, 1
instance = comp, \U3|LessThan117~51\, U3|LessThan117~51, vga_top, 1
instance = comp, \U3|LessThan117~53\, U3|LessThan117~53, vga_top, 1
instance = comp, \U3|LessThan117~55\, U3|LessThan117~55, vga_top, 1
instance = comp, \U3|LessThan117~56\, U3|LessThan117~56, vga_top, 1
instance = comp, \U3|alien~8\, U3|alien~8, vga_top, 1
instance = comp, \U3|alien[8].collision\, U3|alien[8].collision, vga_top, 1
instance = comp, \U3|U10|alive~0\, U3|U10|alive~0, vga_top, 1
instance = comp, \U3|U10|alive~reg0feeder\, U3|U10|alive~reg0feeder, vga_top, 1
instance = comp, \U3|U10|alive~reg0\, U3|U10|alive~reg0, vga_top, 1
instance = comp, \U3|U10|y_pos[16]~0\, U3|U10|y_pos[16]~0, vga_top, 1
instance = comp, \U3|U10|movement:fast[0]\, U3|U10|\movement:fast[0], vga_top, 1
instance = comp, \U3|U10|movement:fast[1]~1\, U3|U10|\movement:fast[1]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[1]\, U3|U10|\movement:fast[1], vga_top, 1
instance = comp, \U3|U10|movement:fast[2]~1\, U3|U10|\movement:fast[2]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[2]\, U3|U10|\movement:fast[2], vga_top, 1
instance = comp, \U3|U10|movement:fast[3]~1\, U3|U10|\movement:fast[3]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[3]\, U3|U10|\movement:fast[3], vga_top, 1
instance = comp, \U3|U10|movement:fast[4]~1\, U3|U10|\movement:fast[4]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[4]\, U3|U10|\movement:fast[4], vga_top, 1
instance = comp, \U3|U10|movement:fast[5]~1\, U3|U10|\movement:fast[5]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[5]\, U3|U10|\movement:fast[5], vga_top, 1
instance = comp, \U3|U10|movement:fast[6]~1\, U3|U10|\movement:fast[6]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[6]\, U3|U10|\movement:fast[6], vga_top, 1
instance = comp, \U3|U10|movement:fast[7]~1\, U3|U10|\movement:fast[7]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[7]\, U3|U10|\movement:fast[7], vga_top, 1
instance = comp, \U3|U10|LessThan1~0\, U3|U10|LessThan1~0, vga_top, 1
instance = comp, \U3|U10|LessThan1~1\, U3|U10|LessThan1~1, vga_top, 1
instance = comp, \U3|U10|LessThan1~2\, U3|U10|LessThan1~2, vga_top, 1
instance = comp, \U3|U10|movement:fast[8]~1\, U3|U10|\movement:fast[8]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[8]\, U3|U10|\movement:fast[8], vga_top, 1
instance = comp, \U3|U10|movement:fast[9]~1\, U3|U10|\movement:fast[9]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[9]\, U3|U10|\movement:fast[9], vga_top, 1
instance = comp, \U3|U10|movement:fast[10]~1\, U3|U10|\movement:fast[10]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[10]\, U3|U10|\movement:fast[10], vga_top, 1
instance = comp, \U3|U10|movement:fast[11]~1\, U3|U10|\movement:fast[11]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[11]\, U3|U10|\movement:fast[11], vga_top, 1
instance = comp, \U3|U10|movement:fast[12]~1\, U3|U10|\movement:fast[12]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[12]\, U3|U10|\movement:fast[12], vga_top, 1
instance = comp, \U3|U10|movement:fast[13]~1\, U3|U10|\movement:fast[13]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[13]\, U3|U10|\movement:fast[13], vga_top, 1
instance = comp, \U3|U10|movement:fast[14]~1\, U3|U10|\movement:fast[14]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[14]\, U3|U10|\movement:fast[14], vga_top, 1
instance = comp, \U3|U10|movement:fast[15]~1\, U3|U10|\movement:fast[15]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[15]\, U3|U10|\movement:fast[15], vga_top, 1
instance = comp, \U3|U10|movement:fast[16]~1\, U3|U10|\movement:fast[16]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[16]\, U3|U10|\movement:fast[16], vga_top, 1
instance = comp, \U3|U10|movement:fast[17]~1\, U3|U10|\movement:fast[17]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[17]\, U3|U10|\movement:fast[17], vga_top, 1
instance = comp, \U3|U10|movement:fast[18]~1\, U3|U10|\movement:fast[18]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[18]\, U3|U10|\movement:fast[18], vga_top, 1
instance = comp, \U3|U10|movement:fast[19]~1\, U3|U10|\movement:fast[19]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[19]\, U3|U10|\movement:fast[19], vga_top, 1
instance = comp, \U3|U10|movement:fast[20]~1\, U3|U10|\movement:fast[20]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[20]\, U3|U10|\movement:fast[20], vga_top, 1
instance = comp, \U3|U10|movement:fast[21]~1\, U3|U10|\movement:fast[21]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[21]\, U3|U10|\movement:fast[21], vga_top, 1
instance = comp, \U3|U10|movement:fast[22]~1\, U3|U10|\movement:fast[22]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[22]\, U3|U10|\movement:fast[22], vga_top, 1
instance = comp, \U3|U10|movement:fast[23]~1\, U3|U10|\movement:fast[23]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[23]\, U3|U10|\movement:fast[23], vga_top, 1
instance = comp, \U3|U10|movement:fast[24]~1\, U3|U10|\movement:fast[24]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[24]\, U3|U10|\movement:fast[24], vga_top, 1
instance = comp, \U3|U10|movement:fast[25]~1\, U3|U10|\movement:fast[25]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[25]\, U3|U10|\movement:fast[25], vga_top, 1
instance = comp, \U3|U10|movement:fast[26]~1\, U3|U10|\movement:fast[26]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[26]\, U3|U10|\movement:fast[26], vga_top, 1
instance = comp, \U3|U10|movement:fast[27]~1\, U3|U10|\movement:fast[27]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[27]\, U3|U10|\movement:fast[27], vga_top, 1
instance = comp, \U3|U10|movement:fast[28]~1\, U3|U10|\movement:fast[28]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[28]\, U3|U10|\movement:fast[28], vga_top, 1
instance = comp, \U3|U10|movement:fast[29]~1\, U3|U10|\movement:fast[29]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[29]\, U3|U10|\movement:fast[29], vga_top, 1
instance = comp, \U3|U10|movement:fast[30]~1\, U3|U10|\movement:fast[30]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[30]\, U3|U10|\movement:fast[30], vga_top, 1
instance = comp, \U3|U10|movement:fast[31]~1\, U3|U10|\movement:fast[31]~1, vga_top, 1
instance = comp, \U3|U10|movement:fast[31]\, U3|U10|\movement:fast[31], vga_top, 1
instance = comp, \U3|U10|LessThan1~3\, U3|U10|LessThan1~3, vga_top, 1
instance = comp, \U3|U10|LessThan1~4\, U3|U10|LessThan1~4, vga_top, 1
instance = comp, \U3|U10|LessThan1~5\, U3|U10|LessThan1~5, vga_top, 1
instance = comp, \U3|U10|LessThan1~6\, U3|U10|LessThan1~6, vga_top, 1
instance = comp, \U3|U10|LessThan1~7\, U3|U10|LessThan1~7, vga_top, 1
instance = comp, \U3|U10|LessThan1~8\, U3|U10|LessThan1~8, vga_top, 1
instance = comp, \U3|U10|LessThan1~9\, U3|U10|LessThan1~9, vga_top, 1
instance = comp, \U3|U10|LessThan1~10\, U3|U10|LessThan1~10, vga_top, 1
instance = comp, \U3|U10|x_pos[30]~reg0\, U3|U10|x_pos[30]~reg0, vga_top, 1
instance = comp, \U3|Add42~0\, U3|Add42~0, vga_top, 1
instance = comp, \U3|Add42~2\, U3|Add42~2, vga_top, 1
instance = comp, \U3|Add42~4\, U3|Add42~4, vga_top, 1
instance = comp, \U3|Add42~6\, U3|Add42~6, vga_top, 1
instance = comp, \U3|Add44~0\, U3|Add44~0, vga_top, 1
instance = comp, \U3|Add44~2\, U3|Add44~2, vga_top, 1
instance = comp, \U3|Add44~4\, U3|Add44~4, vga_top, 1
instance = comp, \U3|Add44~6\, U3|Add44~6, vga_top, 1
instance = comp, \U3|Add44~8\, U3|Add44~8, vga_top, 1
instance = comp, \U3|Add44~10\, U3|Add44~10, vga_top, 1
instance = comp, \U3|Add44~12\, U3|Add44~12, vga_top, 1
instance = comp, \U3|Add44~14\, U3|Add44~14, vga_top, 1
instance = comp, \U3|Add44~16\, U3|Add44~16, vga_top, 1
instance = comp, \U3|Add44~18\, U3|Add44~18, vga_top, 1
instance = comp, \U3|Add44~20\, U3|Add44~20, vga_top, 1
instance = comp, \U3|Add44~22\, U3|Add44~22, vga_top, 1
instance = comp, \U3|Add44~24\, U3|Add44~24, vga_top, 1
instance = comp, \U3|Add44~26\, U3|Add44~26, vga_top, 1
instance = comp, \U3|Add44~28\, U3|Add44~28, vga_top, 1
instance = comp, \U3|Add44~30\, U3|Add44~30, vga_top, 1
instance = comp, \U3|Add44~32\, U3|Add44~32, vga_top, 1
instance = comp, \U3|Add44~34\, U3|Add44~34, vga_top, 1
instance = comp, \U3|Add44~36\, U3|Add44~36, vga_top, 1
instance = comp, \U3|Add44~38\, U3|Add44~38, vga_top, 1
instance = comp, \U3|Add44~40\, U3|Add44~40, vga_top, 1
instance = comp, \U3|Add44~42\, U3|Add44~42, vga_top, 1
instance = comp, \U3|Add44~44\, U3|Add44~44, vga_top, 1
instance = comp, \U3|Add44~46\, U3|Add44~46, vga_top, 1
instance = comp, \U3|Add44~48\, U3|Add44~48, vga_top, 1
instance = comp, \U3|Add44~50\, U3|Add44~50, vga_top, 1
instance = comp, \U3|Add44~52\, U3|Add44~52, vga_top, 1
instance = comp, \U3|Add44~54\, U3|Add44~54, vga_top, 1
instance = comp, \U3|Add44~56\, U3|Add44~56, vga_top, 1
instance = comp, \U3|LessThan53~0\, U3|LessThan53~0, vga_top, 1
instance = comp, \U3|colorconcat~340\, U3|colorconcat~340, vga_top, 1
instance = comp, \U3|LessThan53~1\, U3|LessThan53~1, vga_top, 1
instance = comp, \U3|LessThan53~22\, U3|LessThan53~22, vga_top, 1
instance = comp, \U3|LessThan53~3\, U3|LessThan53~3, vga_top, 1
instance = comp, \U3|LessThan53~5\, U3|LessThan53~5, vga_top, 1
instance = comp, \U3|LessThan53~7\, U3|LessThan53~7, vga_top, 1
instance = comp, \U3|LessThan53~9\, U3|LessThan53~9, vga_top, 1
instance = comp, \U3|LessThan53~11\, U3|LessThan53~11, vga_top, 1
instance = comp, \U3|LessThan53~13\, U3|LessThan53~13, vga_top, 1
instance = comp, \U3|LessThan53~15\, U3|LessThan53~15, vga_top, 1
instance = comp, \U3|LessThan53~17\, U3|LessThan53~17, vga_top, 1
instance = comp, \U3|LessThan53~19\, U3|LessThan53~19, vga_top, 1
instance = comp, \U3|LessThan53~20\, U3|LessThan53~20, vga_top, 1
instance = comp, \U3|colorconcat~341\, U3|colorconcat~341, vga_top, 1
instance = comp, \U3|colorconcat~342\, U3|colorconcat~342, vga_top, 1
instance = comp, \U3|colorconcat~343\, U3|colorconcat~343, vga_top, 1
instance = comp, \U3|LessThan50~1\, U3|LessThan50~1, vga_top, 1
instance = comp, \U3|LessThan50~3\, U3|LessThan50~3, vga_top, 1
instance = comp, \U3|LessThan50~5\, U3|LessThan50~5, vga_top, 1
instance = comp, \U3|LessThan50~7\, U3|LessThan50~7, vga_top, 1
instance = comp, \U3|LessThan50~9\, U3|LessThan50~9, vga_top, 1
instance = comp, \U3|LessThan50~11\, U3|LessThan50~11, vga_top, 1
instance = comp, \U3|LessThan50~13\, U3|LessThan50~13, vga_top, 1
instance = comp, \U3|LessThan50~15\, U3|LessThan50~15, vga_top, 1
instance = comp, \U3|LessThan50~16\, U3|LessThan50~16, vga_top, 1
instance = comp, \U3|LessThan52~25\, U3|LessThan52~25, vga_top, 1
instance = comp, \U3|LessThan52~23\, U3|LessThan52~23, vga_top, 1
instance = comp, \U3|LessThan52~22\, U3|LessThan52~22, vga_top, 1
instance = comp, \U3|LessThan52~1\, U3|LessThan52~1, vga_top, 1
instance = comp, \U3|LessThan52~3\, U3|LessThan52~3, vga_top, 1
instance = comp, \U3|LessThan52~5\, U3|LessThan52~5, vga_top, 1
instance = comp, \U3|LessThan52~7\, U3|LessThan52~7, vga_top, 1
instance = comp, \U3|LessThan52~9\, U3|LessThan52~9, vga_top, 1
instance = comp, \U3|LessThan52~11\, U3|LessThan52~11, vga_top, 1
instance = comp, \U3|LessThan52~13\, U3|LessThan52~13, vga_top, 1
instance = comp, \U3|LessThan52~15\, U3|LessThan52~15, vga_top, 1
instance = comp, \U3|LessThan52~17\, U3|LessThan52~17, vga_top, 1
instance = comp, \U3|LessThan52~18\, U3|LessThan52~18, vga_top, 1
instance = comp, \U3|LessThan52~20\, U3|LessThan52~20, vga_top, 1
instance = comp, \U3|LessThan52~21\, U3|LessThan52~21, vga_top, 1
instance = comp, \U3|LessThan52~24\, U3|LessThan52~24, vga_top, 1
instance = comp, \U3|LessThan52~26\, U3|LessThan52~26, vga_top, 1
instance = comp, \U3|Add43~0\, U3|Add43~0, vga_top, 1
instance = comp, \U3|Add43~2\, U3|Add43~2, vga_top, 1
instance = comp, \U3|Add43~4\, U3|Add43~4, vga_top, 1
instance = comp, \U3|Add43~6\, U3|Add43~6, vga_top, 1
instance = comp, \U3|Add43~8\, U3|Add43~8, vga_top, 1
instance = comp, \U3|Add43~10\, U3|Add43~10, vga_top, 1
instance = comp, \U3|LessThan51~1\, U3|LessThan51~1, vga_top, 1
instance = comp, \U3|LessThan51~3\, U3|LessThan51~3, vga_top, 1
instance = comp, \U3|LessThan51~5\, U3|LessThan51~5, vga_top, 1
instance = comp, \U3|LessThan51~7\, U3|LessThan51~7, vga_top, 1
instance = comp, \U3|LessThan51~9\, U3|LessThan51~9, vga_top, 1
instance = comp, \U3|LessThan51~11\, U3|LessThan51~11, vga_top, 1
instance = comp, \U3|LessThan51~13\, U3|LessThan51~13, vga_top, 1
instance = comp, \U3|LessThan51~14\, U3|LessThan51~14, vga_top, 1
instance = comp, \U3|colorconcat~344\, U3|colorconcat~344, vga_top, 1
instance = comp, \U3|colorconcat~345\, U3|colorconcat~345, vga_top, 1
instance = comp, \U3|colorconcat~346\, U3|colorconcat~346, vga_top, 1
instance = comp, \U3|colorconcat~362\, U3|colorconcat~362, vga_top, 1
instance = comp, \U3|U06|movement_clock~0\, U3|U06|movement_clock~0, vga_top, 1
instance = comp, \U3|U06|movement_clock~0clkctrl\, U3|U06|movement_clock~0clkctrl, vga_top, 1
instance = comp, \U3|U06|movement:fast[0]~1\, U3|U06|\movement:fast[0]~1, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~31\, U3|U06|timeSinceLastSpawn~31, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[27]\, U3|U06|\spawning:timeSinceLastSpawn[27], vga_top, 1
instance = comp, \U3|U06|Add3~0\, U3|U06|Add3~0, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~58\, U3|U06|timeSinceLastSpawn~58, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[0]\, U3|U06|\spawning:timeSinceLastSpawn[0], vga_top, 1
instance = comp, \U3|U06|Add3~2\, U3|U06|Add3~2, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~57\, U3|U06|timeSinceLastSpawn~57, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[1]\, U3|U06|\spawning:timeSinceLastSpawn[1], vga_top, 1
instance = comp, \U3|U06|Add3~4\, U3|U06|Add3~4, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~56\, U3|U06|timeSinceLastSpawn~56, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[2]\, U3|U06|\spawning:timeSinceLastSpawn[2], vga_top, 1
instance = comp, \U3|U06|Add3~6\, U3|U06|Add3~6, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~55\, U3|U06|timeSinceLastSpawn~55, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[3]\, U3|U06|\spawning:timeSinceLastSpawn[3], vga_top, 1
instance = comp, \U3|U06|Add3~8\, U3|U06|Add3~8, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~54\, U3|U06|timeSinceLastSpawn~54, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[4]\, U3|U06|\spawning:timeSinceLastSpawn[4], vga_top, 1
instance = comp, \U3|U06|Add3~10\, U3|U06|Add3~10, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~53\, U3|U06|timeSinceLastSpawn~53, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[5]\, U3|U06|\spawning:timeSinceLastSpawn[5], vga_top, 1
instance = comp, \U3|U06|Add3~12\, U3|U06|Add3~12, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~52\, U3|U06|timeSinceLastSpawn~52, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[6]\, U3|U06|\spawning:timeSinceLastSpawn[6], vga_top, 1
instance = comp, \U3|U06|Add3~14\, U3|U06|Add3~14, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~51\, U3|U06|timeSinceLastSpawn~51, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[7]\, U3|U06|\spawning:timeSinceLastSpawn[7], vga_top, 1
instance = comp, \U3|U06|Add3~16\, U3|U06|Add3~16, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~50\, U3|U06|timeSinceLastSpawn~50, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[8]\, U3|U06|\spawning:timeSinceLastSpawn[8], vga_top, 1
instance = comp, \U3|U06|Add3~18\, U3|U06|Add3~18, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~49\, U3|U06|timeSinceLastSpawn~49, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[9]\, U3|U06|\spawning:timeSinceLastSpawn[9], vga_top, 1
instance = comp, \U3|U06|Add3~20\, U3|U06|Add3~20, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~48\, U3|U06|timeSinceLastSpawn~48, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[10]\, U3|U06|\spawning:timeSinceLastSpawn[10], vga_top, 1
instance = comp, \U3|U06|Add3~22\, U3|U06|Add3~22, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~47\, U3|U06|timeSinceLastSpawn~47, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[11]\, U3|U06|\spawning:timeSinceLastSpawn[11], vga_top, 1
instance = comp, \U3|U06|Add3~24\, U3|U06|Add3~24, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~46\, U3|U06|timeSinceLastSpawn~46, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[12]\, U3|U06|\spawning:timeSinceLastSpawn[12], vga_top, 1
instance = comp, \U3|U06|Add3~26\, U3|U06|Add3~26, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~45\, U3|U06|timeSinceLastSpawn~45, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[13]\, U3|U06|\spawning:timeSinceLastSpawn[13], vga_top, 1
instance = comp, \U3|U06|Add3~28\, U3|U06|Add3~28, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~44\, U3|U06|timeSinceLastSpawn~44, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[14]\, U3|U06|\spawning:timeSinceLastSpawn[14], vga_top, 1
instance = comp, \U3|U06|Add3~30\, U3|U06|Add3~30, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~43\, U3|U06|timeSinceLastSpawn~43, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[15]\, U3|U06|\spawning:timeSinceLastSpawn[15], vga_top, 1
instance = comp, \U3|U06|Add3~32\, U3|U06|Add3~32, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~42\, U3|U06|timeSinceLastSpawn~42, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[16]\, U3|U06|\spawning:timeSinceLastSpawn[16], vga_top, 1
instance = comp, \U3|U06|Add3~34\, U3|U06|Add3~34, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~41\, U3|U06|timeSinceLastSpawn~41, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[17]\, U3|U06|\spawning:timeSinceLastSpawn[17], vga_top, 1
instance = comp, \U3|U06|Add3~36\, U3|U06|Add3~36, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~40\, U3|U06|timeSinceLastSpawn~40, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[18]\, U3|U06|\spawning:timeSinceLastSpawn[18], vga_top, 1
instance = comp, \U3|U06|Add3~38\, U3|U06|Add3~38, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~39\, U3|U06|timeSinceLastSpawn~39, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[19]\, U3|U06|\spawning:timeSinceLastSpawn[19], vga_top, 1
instance = comp, \U3|U06|Add3~40\, U3|U06|Add3~40, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~38\, U3|U06|timeSinceLastSpawn~38, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[20]\, U3|U06|\spawning:timeSinceLastSpawn[20], vga_top, 1
instance = comp, \U3|U06|Add3~42\, U3|U06|Add3~42, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~37\, U3|U06|timeSinceLastSpawn~37, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[21]\, U3|U06|\spawning:timeSinceLastSpawn[21], vga_top, 1
instance = comp, \U3|U06|Add3~44\, U3|U06|Add3~44, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~36\, U3|U06|timeSinceLastSpawn~36, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[22]\, U3|U06|\spawning:timeSinceLastSpawn[22], vga_top, 1
instance = comp, \U3|U06|Add3~46\, U3|U06|Add3~46, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~35\, U3|U06|timeSinceLastSpawn~35, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[23]\, U3|U06|\spawning:timeSinceLastSpawn[23], vga_top, 1
instance = comp, \U3|U06|Add3~48\, U3|U06|Add3~48, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~34\, U3|U06|timeSinceLastSpawn~34, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[24]\, U3|U06|\spawning:timeSinceLastSpawn[24], vga_top, 1
instance = comp, \U3|U06|Add3~50\, U3|U06|Add3~50, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~33\, U3|U06|timeSinceLastSpawn~33, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[25]\, U3|U06|\spawning:timeSinceLastSpawn[25], vga_top, 1
instance = comp, \U3|U06|Add3~52\, U3|U06|Add3~52, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~32\, U3|U06|timeSinceLastSpawn~32, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[26]\, U3|U06|\spawning:timeSinceLastSpawn[26], vga_top, 1
instance = comp, \U3|U06|Add3~54\, U3|U06|Add3~54, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~30\, U3|U06|timeSinceLastSpawn~30, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[28]\, U3|U06|\spawning:timeSinceLastSpawn[28], vga_top, 1
instance = comp, \U3|U06|Add3~56\, U3|U06|Add3~56, vga_top, 1
instance = comp, \U3|U06|LessThan2~11\, U3|U06|LessThan2~11, vga_top, 1
instance = comp, \U3|U06|LessThan2~12\, U3|U06|LessThan2~12, vga_top, 1
instance = comp, \U3|U06|LessThan2~13\, U3|U06|LessThan2~13, vga_top, 1
instance = comp, \U3|U06|LessThan2~14\, U3|U06|LessThan2~14, vga_top, 1
instance = comp, \U3|U06|LessThan2~15\, U3|U06|LessThan2~15, vga_top, 1
instance = comp, \U3|U06|LessThan2~16\, U3|U06|LessThan2~16, vga_top, 1
instance = comp, \U3|U06|LessThan2~17\, U3|U06|LessThan2~17, vga_top, 1
instance = comp, \U3|U06|LessThan2~18\, U3|U06|LessThan2~18, vga_top, 1
instance = comp, \U3|U06|LessThan2~19\, U3|U06|LessThan2~19, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~0\, U3|U06|timeSinceLastSpawn~0, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[58]\, U3|U06|\spawning:timeSinceLastSpawn[58], vga_top, 1
instance = comp, \U3|U06|Add3~58\, U3|U06|Add3~58, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~29\, U3|U06|timeSinceLastSpawn~29, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[29]\, U3|U06|\spawning:timeSinceLastSpawn[29], vga_top, 1
instance = comp, \U3|U06|Add3~60\, U3|U06|Add3~60, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~28\, U3|U06|timeSinceLastSpawn~28, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[30]\, U3|U06|\spawning:timeSinceLastSpawn[30], vga_top, 1
instance = comp, \U3|U06|Add3~62\, U3|U06|Add3~62, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~27\, U3|U06|timeSinceLastSpawn~27, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[31]\, U3|U06|\spawning:timeSinceLastSpawn[31], vga_top, 1
instance = comp, \U3|U06|Add3~64\, U3|U06|Add3~64, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~26\, U3|U06|timeSinceLastSpawn~26, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[32]\, U3|U06|\spawning:timeSinceLastSpawn[32], vga_top, 1
instance = comp, \U3|U06|Add3~66\, U3|U06|Add3~66, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~25\, U3|U06|timeSinceLastSpawn~25, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[33]\, U3|U06|\spawning:timeSinceLastSpawn[33], vga_top, 1
instance = comp, \U3|U06|Add3~68\, U3|U06|Add3~68, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~24\, U3|U06|timeSinceLastSpawn~24, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[34]\, U3|U06|\spawning:timeSinceLastSpawn[34], vga_top, 1
instance = comp, \U3|U06|Add3~70\, U3|U06|Add3~70, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~23\, U3|U06|timeSinceLastSpawn~23, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[35]\, U3|U06|\spawning:timeSinceLastSpawn[35], vga_top, 1
instance = comp, \U3|U06|Add3~72\, U3|U06|Add3~72, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~22\, U3|U06|timeSinceLastSpawn~22, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[36]\, U3|U06|\spawning:timeSinceLastSpawn[36], vga_top, 1
instance = comp, \U3|U06|Add3~74\, U3|U06|Add3~74, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~21\, U3|U06|timeSinceLastSpawn~21, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[37]\, U3|U06|\spawning:timeSinceLastSpawn[37], vga_top, 1
instance = comp, \U3|U06|Add3~76\, U3|U06|Add3~76, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~20\, U3|U06|timeSinceLastSpawn~20, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[38]\, U3|U06|\spawning:timeSinceLastSpawn[38], vga_top, 1
instance = comp, \U3|U06|Add3~78\, U3|U06|Add3~78, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~19\, U3|U06|timeSinceLastSpawn~19, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[39]\, U3|U06|\spawning:timeSinceLastSpawn[39], vga_top, 1
instance = comp, \U3|U06|Add3~80\, U3|U06|Add3~80, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~18\, U3|U06|timeSinceLastSpawn~18, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[40]\, U3|U06|\spawning:timeSinceLastSpawn[40], vga_top, 1
instance = comp, \U3|U06|Add3~82\, U3|U06|Add3~82, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~17\, U3|U06|timeSinceLastSpawn~17, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[41]\, U3|U06|\spawning:timeSinceLastSpawn[41], vga_top, 1
instance = comp, \U3|U06|Add3~84\, U3|U06|Add3~84, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~16\, U3|U06|timeSinceLastSpawn~16, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[42]\, U3|U06|\spawning:timeSinceLastSpawn[42], vga_top, 1
instance = comp, \U3|U06|Add3~86\, U3|U06|Add3~86, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~15\, U3|U06|timeSinceLastSpawn~15, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[43]\, U3|U06|\spawning:timeSinceLastSpawn[43], vga_top, 1
instance = comp, \U3|U06|Add3~88\, U3|U06|Add3~88, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~14\, U3|U06|timeSinceLastSpawn~14, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[44]\, U3|U06|\spawning:timeSinceLastSpawn[44], vga_top, 1
instance = comp, \U3|U06|Add3~90\, U3|U06|Add3~90, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~13\, U3|U06|timeSinceLastSpawn~13, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[45]\, U3|U06|\spawning:timeSinceLastSpawn[45], vga_top, 1
instance = comp, \U3|U06|Add3~92\, U3|U06|Add3~92, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~12\, U3|U06|timeSinceLastSpawn~12, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[46]\, U3|U06|\spawning:timeSinceLastSpawn[46], vga_top, 1
instance = comp, \U3|U06|Add3~94\, U3|U06|Add3~94, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~11\, U3|U06|timeSinceLastSpawn~11, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[47]\, U3|U06|\spawning:timeSinceLastSpawn[47], vga_top, 1
instance = comp, \U3|U06|Add3~96\, U3|U06|Add3~96, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~10\, U3|U06|timeSinceLastSpawn~10, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[48]\, U3|U06|\spawning:timeSinceLastSpawn[48], vga_top, 1
instance = comp, \U3|U06|Add3~98\, U3|U06|Add3~98, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~9\, U3|U06|timeSinceLastSpawn~9, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[49]\, U3|U06|\spawning:timeSinceLastSpawn[49], vga_top, 1
instance = comp, \U3|U06|Add3~100\, U3|U06|Add3~100, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~8\, U3|U06|timeSinceLastSpawn~8, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[50]\, U3|U06|\spawning:timeSinceLastSpawn[50], vga_top, 1
instance = comp, \U3|U06|Add3~102\, U3|U06|Add3~102, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~7\, U3|U06|timeSinceLastSpawn~7, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[51]\, U3|U06|\spawning:timeSinceLastSpawn[51], vga_top, 1
instance = comp, \U3|U06|Add3~104\, U3|U06|Add3~104, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~6\, U3|U06|timeSinceLastSpawn~6, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[52]\, U3|U06|\spawning:timeSinceLastSpawn[52], vga_top, 1
instance = comp, \U3|U06|Add3~106\, U3|U06|Add3~106, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~5\, U3|U06|timeSinceLastSpawn~5, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[53]\, U3|U06|\spawning:timeSinceLastSpawn[53], vga_top, 1
instance = comp, \U3|U06|Add3~108\, U3|U06|Add3~108, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~4\, U3|U06|timeSinceLastSpawn~4, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[54]\, U3|U06|\spawning:timeSinceLastSpawn[54], vga_top, 1
instance = comp, \U3|U06|Add3~110\, U3|U06|Add3~110, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~3\, U3|U06|timeSinceLastSpawn~3, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[55]\, U3|U06|\spawning:timeSinceLastSpawn[55], vga_top, 1
instance = comp, \U3|U06|Add3~112\, U3|U06|Add3~112, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~2\, U3|U06|timeSinceLastSpawn~2, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[56]\, U3|U06|\spawning:timeSinceLastSpawn[56], vga_top, 1
instance = comp, \U3|U06|Add3~114\, U3|U06|Add3~114, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~1\, U3|U06|timeSinceLastSpawn~1, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[57]\, U3|U06|\spawning:timeSinceLastSpawn[57], vga_top, 1
instance = comp, \U3|U06|Add3~116\, U3|U06|Add3~116, vga_top, 1
instance = comp, \U3|U06|LessThan2~0\, U3|U06|LessThan2~0, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~59\, U3|U06|timeSinceLastSpawn~59, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[59]\, U3|U06|\spawning:timeSinceLastSpawn[59], vga_top, 1
instance = comp, \U3|U06|Add3~118\, U3|U06|Add3~118, vga_top, 1
instance = comp, \U3|U06|LessThan2~7\, U3|U06|LessThan2~7, vga_top, 1
instance = comp, \U3|U06|LessThan2~6\, U3|U06|LessThan2~6, vga_top, 1
instance = comp, \U3|U06|LessThan2~4\, U3|U06|LessThan2~4, vga_top, 1
instance = comp, \U3|U06|LessThan2~3\, U3|U06|LessThan2~3, vga_top, 1
instance = comp, \U3|U06|LessThan2~2\, U3|U06|LessThan2~2, vga_top, 1
instance = comp, \U3|U06|LessThan2~1\, U3|U06|LessThan2~1, vga_top, 1
instance = comp, \U3|U06|LessThan2~5\, U3|U06|LessThan2~5, vga_top, 1
instance = comp, \U3|U06|LessThan2~8\, U3|U06|LessThan2~8, vga_top, 1
instance = comp, \U3|U06|LessThan2~9\, U3|U06|LessThan2~9, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~62\, U3|U06|timeSinceLastSpawn~62, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[62]\, U3|U06|\spawning:timeSinceLastSpawn[62], vga_top, 1
instance = comp, \U3|U06|Add3~120\, U3|U06|Add3~120, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~60\, U3|U06|timeSinceLastSpawn~60, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[60]\, U3|U06|\spawning:timeSinceLastSpawn[60], vga_top, 1
instance = comp, \U3|U06|Add3~122\, U3|U06|Add3~122, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~61\, U3|U06|timeSinceLastSpawn~61, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[61]\, U3|U06|\spawning:timeSinceLastSpawn[61], vga_top, 1
instance = comp, \U3|U06|Add3~124\, U3|U06|Add3~124, vga_top, 1
instance = comp, \U3|U06|timeSinceLastSpawn~63\, U3|U06|timeSinceLastSpawn~63, vga_top, 1
instance = comp, \U3|U06|spawning:timeSinceLastSpawn[63]\, U3|U06|\spawning:timeSinceLastSpawn[63], vga_top, 1
instance = comp, \U3|U06|Add3~126\, U3|U06|Add3~126, vga_top, 1
instance = comp, \U3|U06|LessThan2~10\, U3|U06|LessThan2~10, vga_top, 1
instance = comp, \U3|U06|LessThan2~20\, U3|U06|LessThan2~20, vga_top, 1
instance = comp, \U3|U06|spawn~0\, U3|U06|spawn~0, vga_top, 1
instance = comp, \U3|U06|spawn~reg0\, U3|U06|spawn~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[0]~32\, U3|U06|x_pos[0]~32, vga_top, 1
instance = comp, \U3|U06|x_pos[0]~reg0\, U3|U06|x_pos[0]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[1]~34\, U3|U06|x_pos[1]~34, vga_top, 1
instance = comp, \U3|U06|x_pos[1]~reg0\, U3|U06|x_pos[1]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[2]~36\, U3|U06|x_pos[2]~36, vga_top, 1
instance = comp, \U3|U06|x_pos[2]~reg0\, U3|U06|x_pos[2]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[3]~38\, U3|U06|x_pos[3]~38, vga_top, 1
instance = comp, \U3|U06|x_pos[3]~reg0\, U3|U06|x_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[4]~40\, U3|U06|x_pos[4]~40, vga_top, 1
instance = comp, \U3|U06|x_pos[4]~reg0\, U3|U06|x_pos[4]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[5]~42\, U3|U06|x_pos[5]~42, vga_top, 1
instance = comp, \U3|U06|x_pos[5]~reg0\, U3|U06|x_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[6]~44\, U3|U06|x_pos[6]~44, vga_top, 1
instance = comp, \U3|U06|x_pos[6]~reg0\, U3|U06|x_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[7]~46\, U3|U06|x_pos[7]~46, vga_top, 1
instance = comp, \U3|U06|x_pos[7]~reg0\, U3|U06|x_pos[7]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[8]~48\, U3|U06|x_pos[8]~48, vga_top, 1
instance = comp, \U3|U06|x_pos[8]~reg0\, U3|U06|x_pos[8]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[9]~50\, U3|U06|x_pos[9]~50, vga_top, 1
instance = comp, \U3|U06|x_pos[9]~reg0\, U3|U06|x_pos[9]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[10]~52\, U3|U06|x_pos[10]~52, vga_top, 1
instance = comp, \U3|U06|x_pos[10]~reg0\, U3|U06|x_pos[10]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[11]~54\, U3|U06|x_pos[11]~54, vga_top, 1
instance = comp, \U3|U06|x_pos[11]~reg0\, U3|U06|x_pos[11]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[12]~56\, U3|U06|x_pos[12]~56, vga_top, 1
instance = comp, \U3|U06|x_pos[12]~reg0\, U3|U06|x_pos[12]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[13]~58\, U3|U06|x_pos[13]~58, vga_top, 1
instance = comp, \U3|U06|x_pos[13]~reg0\, U3|U06|x_pos[13]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[14]~60\, U3|U06|x_pos[14]~60, vga_top, 1
instance = comp, \U3|U06|x_pos[14]~reg0\, U3|U06|x_pos[14]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[15]~62\, U3|U06|x_pos[15]~62, vga_top, 1
instance = comp, \U3|U06|x_pos[15]~reg0\, U3|U06|x_pos[15]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[16]~64\, U3|U06|x_pos[16]~64, vga_top, 1
instance = comp, \U3|U06|x_pos[16]~reg0\, U3|U06|x_pos[16]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[17]~66\, U3|U06|x_pos[17]~66, vga_top, 1
instance = comp, \U3|U06|x_pos[17]~reg0\, U3|U06|x_pos[17]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[18]~68\, U3|U06|x_pos[18]~68, vga_top, 1
instance = comp, \U3|U06|x_pos[18]~reg0\, U3|U06|x_pos[18]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[19]~70\, U3|U06|x_pos[19]~70, vga_top, 1
instance = comp, \U3|U06|x_pos[19]~reg0\, U3|U06|x_pos[19]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[20]~72\, U3|U06|x_pos[20]~72, vga_top, 1
instance = comp, \U3|U06|x_pos[20]~reg0\, U3|U06|x_pos[20]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[21]~74\, U3|U06|x_pos[21]~74, vga_top, 1
instance = comp, \U3|U06|x_pos[21]~reg0\, U3|U06|x_pos[21]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[22]~76\, U3|U06|x_pos[22]~76, vga_top, 1
instance = comp, \U3|U06|x_pos[22]~reg0\, U3|U06|x_pos[22]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[23]~78\, U3|U06|x_pos[23]~78, vga_top, 1
instance = comp, \U3|U06|x_pos[23]~reg0\, U3|U06|x_pos[23]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[24]~80\, U3|U06|x_pos[24]~80, vga_top, 1
instance = comp, \U3|U06|x_pos[24]~reg0\, U3|U06|x_pos[24]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[25]~82\, U3|U06|x_pos[25]~82, vga_top, 1
instance = comp, \U3|U06|x_pos[25]~reg0\, U3|U06|x_pos[25]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[26]~84\, U3|U06|x_pos[26]~84, vga_top, 1
instance = comp, \U3|U06|x_pos[26]~reg0\, U3|U06|x_pos[26]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[27]~86\, U3|U06|x_pos[27]~86, vga_top, 1
instance = comp, \U3|U06|x_pos[27]~reg0\, U3|U06|x_pos[27]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[28]~88\, U3|U06|x_pos[28]~88, vga_top, 1
instance = comp, \U3|U06|x_pos[28]~reg0\, U3|U06|x_pos[28]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[29]~90\, U3|U06|x_pos[29]~90, vga_top, 1
instance = comp, \U3|U06|x_pos[29]~reg0\, U3|U06|x_pos[29]~reg0, vga_top, 1
instance = comp, \U3|U06|x_pos[30]~92\, U3|U06|x_pos[30]~92, vga_top, 1
instance = comp, \U3|U06|x_pos[31]~94\, U3|U06|x_pos[31]~94, vga_top, 1
instance = comp, \U3|U06|x_pos[31]~reg0\, U3|U06|x_pos[31]~reg0, vga_top, 1
instance = comp, \U3|U06|RNG_instance[3]\, U3|U06|RNG_instance[3], vga_top, 1
instance = comp, \U3|U06|size_unsigned[2]~feeder\, U3|U06|size_unsigned[2]~feeder, vga_top, 1
instance = comp, \U3|U06|size_unsigned[2]\, U3|U06|size_unsigned[2], vga_top, 1
instance = comp, \U3|U06|size[2]~reg0feeder\, U3|U06|size[2]~reg0feeder, vga_top, 1
instance = comp, \U3|U06|size[2]~reg0\, U3|U06|size[2]~reg0, vga_top, 1
instance = comp, \U3|U06|RNG_instance[2]~feeder\, U3|U06|RNG_instance[2]~feeder, vga_top, 1
instance = comp, \U3|U06|RNG_instance[2]\, U3|U06|RNG_instance[2], vga_top, 1
instance = comp, \U3|U06|size_unsigned[1]~feeder\, U3|U06|size_unsigned[1]~feeder, vga_top, 1
instance = comp, \U3|U06|size_unsigned[1]\, U3|U06|size_unsigned[1], vga_top, 1
instance = comp, \U3|U06|size[1]~reg0feeder\, U3|U06|size[1]~reg0feeder, vga_top, 1
instance = comp, \U3|U06|size[1]~reg0\, U3|U06|size[1]~reg0, vga_top, 1
instance = comp, \U3|U06|RNG_instance[1]\, U3|U06|RNG_instance[1], vga_top, 1
instance = comp, \U3|U06|size_unsigned[0]\, U3|U06|size_unsigned[0], vga_top, 1
instance = comp, \U3|U06|size[0]~reg0feeder\, U3|U06|size[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U06|size[0]~reg0\, U3|U06|size[0]~reg0, vga_top, 1
instance = comp, \U3|Add109~0\, U3|Add109~0, vga_top, 1
instance = comp, \U3|Add109~2\, U3|Add109~2, vga_top, 1
instance = comp, \U3|Add109~4\, U3|Add109~4, vga_top, 1
instance = comp, \U3|Add109~6\, U3|Add109~6, vga_top, 1
instance = comp, \U3|Add109~8\, U3|Add109~8, vga_top, 1
instance = comp, \U3|Add109~10\, U3|Add109~10, vga_top, 1
instance = comp, \U3|Add109~12\, U3|Add109~12, vga_top, 1
instance = comp, \U3|Add109~14\, U3|Add109~14, vga_top, 1
instance = comp, \U3|Add109~16\, U3|Add109~16, vga_top, 1
instance = comp, \U3|Add109~18\, U3|Add109~18, vga_top, 1
instance = comp, \U3|Add109~20\, U3|Add109~20, vga_top, 1
instance = comp, \U3|Add109~22\, U3|Add109~22, vga_top, 1
instance = comp, \U3|Add109~24\, U3|Add109~24, vga_top, 1
instance = comp, \U3|Add109~26\, U3|Add109~26, vga_top, 1
instance = comp, \U3|Add109~28\, U3|Add109~28, vga_top, 1
instance = comp, \U3|Add109~30\, U3|Add109~30, vga_top, 1
instance = comp, \U3|Add109~32\, U3|Add109~32, vga_top, 1
instance = comp, \U3|Add109~34\, U3|Add109~34, vga_top, 1
instance = comp, \U3|Add109~36\, U3|Add109~36, vga_top, 1
instance = comp, \U3|Add109~38\, U3|Add109~38, vga_top, 1
instance = comp, \U3|Add109~40\, U3|Add109~40, vga_top, 1
instance = comp, \U3|Add109~42\, U3|Add109~42, vga_top, 1
instance = comp, \U3|Add109~44\, U3|Add109~44, vga_top, 1
instance = comp, \U3|Add109~46\, U3|Add109~46, vga_top, 1
instance = comp, \U3|Add109~48\, U3|Add109~48, vga_top, 1
instance = comp, \U3|Add109~50\, U3|Add109~50, vga_top, 1
instance = comp, \U3|Add109~52\, U3|Add109~52, vga_top, 1
instance = comp, \U3|Add109~54\, U3|Add109~54, vga_top, 1
instance = comp, \U3|LessThan113~1\, U3|LessThan113~1, vga_top, 1
instance = comp, \U3|LessThan113~3\, U3|LessThan113~3, vga_top, 1
instance = comp, \U3|LessThan113~5\, U3|LessThan113~5, vga_top, 1
instance = comp, \U3|LessThan113~7\, U3|LessThan113~7, vga_top, 1
instance = comp, \U3|LessThan113~9\, U3|LessThan113~9, vga_top, 1
instance = comp, \U3|LessThan113~11\, U3|LessThan113~11, vga_top, 1
instance = comp, \U3|LessThan113~13\, U3|LessThan113~13, vga_top, 1
instance = comp, \U3|LessThan113~15\, U3|LessThan113~15, vga_top, 1
instance = comp, \U3|LessThan113~17\, U3|LessThan113~17, vga_top, 1
instance = comp, \U3|LessThan113~19\, U3|LessThan113~19, vga_top, 1
instance = comp, \U3|LessThan113~21\, U3|LessThan113~21, vga_top, 1
instance = comp, \U3|LessThan113~23\, U3|LessThan113~23, vga_top, 1
instance = comp, \U3|LessThan113~25\, U3|LessThan113~25, vga_top, 1
instance = comp, \U3|LessThan113~27\, U3|LessThan113~27, vga_top, 1
instance = comp, \U3|LessThan113~29\, U3|LessThan113~29, vga_top, 1
instance = comp, \U3|LessThan113~31\, U3|LessThan113~31, vga_top, 1
instance = comp, \U3|LessThan113~33\, U3|LessThan113~33, vga_top, 1
instance = comp, \U3|LessThan113~35\, U3|LessThan113~35, vga_top, 1
instance = comp, \U3|LessThan113~37\, U3|LessThan113~37, vga_top, 1
instance = comp, \U3|LessThan113~39\, U3|LessThan113~39, vga_top, 1
instance = comp, \U3|LessThan113~41\, U3|LessThan113~41, vga_top, 1
instance = comp, \U3|LessThan113~43\, U3|LessThan113~43, vga_top, 1
instance = comp, \U3|LessThan113~45\, U3|LessThan113~45, vga_top, 1
instance = comp, \U3|LessThan113~47\, U3|LessThan113~47, vga_top, 1
instance = comp, \U3|LessThan113~49\, U3|LessThan113~49, vga_top, 1
instance = comp, \U3|LessThan113~51\, U3|LessThan113~51, vga_top, 1
instance = comp, \U3|LessThan113~53\, U3|LessThan113~53, vga_top, 1
instance = comp, \U3|LessThan113~55\, U3|LessThan113~55, vga_top, 1
instance = comp, \U3|LessThan113~56\, U3|LessThan113~56, vga_top, 1
instance = comp, \U3|alien~4\, U3|alien~4, vga_top, 1
instance = comp, \U3|alien[4].collision\, U3|alien[4].collision, vga_top, 1
instance = comp, \U3|U06|alive~0\, U3|U06|alive~0, vga_top, 1
instance = comp, \U3|U06|alive~reg0feeder\, U3|U06|alive~reg0feeder, vga_top, 1
instance = comp, \U3|U06|alive~reg0\, U3|U06|alive~reg0, vga_top, 1
instance = comp, \U3|U06|y_pos[25]~0\, U3|U06|y_pos[25]~0, vga_top, 1
instance = comp, \U3|U06|movement:fast[0]\, U3|U06|\movement:fast[0], vga_top, 1
instance = comp, \U3|U06|movement:fast[1]~1\, U3|U06|\movement:fast[1]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[1]\, U3|U06|\movement:fast[1], vga_top, 1
instance = comp, \U3|U06|movement:fast[2]~1\, U3|U06|\movement:fast[2]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[2]\, U3|U06|\movement:fast[2], vga_top, 1
instance = comp, \U3|U06|movement:fast[3]~1\, U3|U06|\movement:fast[3]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[3]\, U3|U06|\movement:fast[3], vga_top, 1
instance = comp, \U3|U06|movement:fast[4]~1\, U3|U06|\movement:fast[4]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[4]\, U3|U06|\movement:fast[4], vga_top, 1
instance = comp, \U3|U06|movement:fast[5]~1\, U3|U06|\movement:fast[5]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[5]\, U3|U06|\movement:fast[5], vga_top, 1
instance = comp, \U3|U06|movement:fast[6]~1\, U3|U06|\movement:fast[6]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[6]\, U3|U06|\movement:fast[6], vga_top, 1
instance = comp, \U3|U06|movement:fast[7]~1\, U3|U06|\movement:fast[7]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[7]\, U3|U06|\movement:fast[7], vga_top, 1
instance = comp, \U3|U06|movement:fast[8]~1\, U3|U06|\movement:fast[8]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[8]\, U3|U06|\movement:fast[8], vga_top, 1
instance = comp, \U3|U06|movement:fast[9]~1\, U3|U06|\movement:fast[9]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[9]\, U3|U06|\movement:fast[9], vga_top, 1
instance = comp, \U3|U06|movement:fast[10]~1\, U3|U06|\movement:fast[10]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[10]\, U3|U06|\movement:fast[10], vga_top, 1
instance = comp, \U3|U06|movement:fast[11]~1\, U3|U06|\movement:fast[11]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[11]\, U3|U06|\movement:fast[11], vga_top, 1
instance = comp, \U3|U06|movement:fast[12]~1\, U3|U06|\movement:fast[12]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[12]\, U3|U06|\movement:fast[12], vga_top, 1
instance = comp, \U3|U06|movement:fast[13]~1\, U3|U06|\movement:fast[13]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[13]\, U3|U06|\movement:fast[13], vga_top, 1
instance = comp, \U3|U06|movement:fast[14]~1\, U3|U06|\movement:fast[14]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[14]\, U3|U06|\movement:fast[14], vga_top, 1
instance = comp, \U3|U06|movement:fast[15]~1\, U3|U06|\movement:fast[15]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[15]\, U3|U06|\movement:fast[15], vga_top, 1
instance = comp, \U3|U06|movement:fast[16]~1\, U3|U06|\movement:fast[16]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[16]\, U3|U06|\movement:fast[16], vga_top, 1
instance = comp, \U3|U06|movement:fast[17]~1\, U3|U06|\movement:fast[17]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[17]\, U3|U06|\movement:fast[17], vga_top, 1
instance = comp, \U3|U06|movement:fast[18]~1\, U3|U06|\movement:fast[18]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[18]\, U3|U06|\movement:fast[18], vga_top, 1
instance = comp, \U3|U06|movement:fast[19]~1\, U3|U06|\movement:fast[19]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[19]\, U3|U06|\movement:fast[19], vga_top, 1
instance = comp, \U3|U06|movement:fast[20]~1\, U3|U06|\movement:fast[20]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[20]\, U3|U06|\movement:fast[20], vga_top, 1
instance = comp, \U3|U06|movement:fast[21]~1\, U3|U06|\movement:fast[21]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[21]\, U3|U06|\movement:fast[21], vga_top, 1
instance = comp, \U3|U06|movement:fast[22]~1\, U3|U06|\movement:fast[22]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[22]\, U3|U06|\movement:fast[22], vga_top, 1
instance = comp, \U3|U06|movement:fast[23]~1\, U3|U06|\movement:fast[23]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[23]\, U3|U06|\movement:fast[23], vga_top, 1
instance = comp, \U3|U06|movement:fast[24]~1\, U3|U06|\movement:fast[24]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[24]\, U3|U06|\movement:fast[24], vga_top, 1
instance = comp, \U3|U06|movement:fast[25]~1\, U3|U06|\movement:fast[25]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[25]\, U3|U06|\movement:fast[25], vga_top, 1
instance = comp, \U3|U06|movement:fast[26]~1\, U3|U06|\movement:fast[26]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[26]\, U3|U06|\movement:fast[26], vga_top, 1
instance = comp, \U3|U06|movement:fast[27]~1\, U3|U06|\movement:fast[27]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[27]\, U3|U06|\movement:fast[27], vga_top, 1
instance = comp, \U3|U06|movement:fast[28]~1\, U3|U06|\movement:fast[28]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[28]\, U3|U06|\movement:fast[28], vga_top, 1
instance = comp, \U3|U06|movement:fast[29]~1\, U3|U06|\movement:fast[29]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[29]\, U3|U06|\movement:fast[29], vga_top, 1
instance = comp, \U3|U06|movement:fast[30]~1\, U3|U06|\movement:fast[30]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[30]\, U3|U06|\movement:fast[30], vga_top, 1
instance = comp, \U3|U06|LessThan1~8\, U3|U06|LessThan1~8, vga_top, 1
instance = comp, \U3|U06|LessThan1~9\, U3|U06|LessThan1~9, vga_top, 1
instance = comp, \U3|U06|movement:fast[31]~1\, U3|U06|\movement:fast[31]~1, vga_top, 1
instance = comp, \U3|U06|movement:fast[31]\, U3|U06|\movement:fast[31], vga_top, 1
instance = comp, \U3|U06|LessThan1~5\, U3|U06|LessThan1~5, vga_top, 1
instance = comp, \U3|U06|LessThan1~6\, U3|U06|LessThan1~6, vga_top, 1
instance = comp, \U3|U06|LessThan1~4\, U3|U06|LessThan1~4, vga_top, 1
instance = comp, \U3|U06|LessThan1~3\, U3|U06|LessThan1~3, vga_top, 1
instance = comp, \U3|U06|LessThan1~7\, U3|U06|LessThan1~7, vga_top, 1
instance = comp, \U3|U06|LessThan1~0\, U3|U06|LessThan1~0, vga_top, 1
instance = comp, \U3|U06|LessThan1~1\, U3|U06|LessThan1~1, vga_top, 1
instance = comp, \U3|U06|LessThan1~2\, U3|U06|LessThan1~2, vga_top, 1
instance = comp, \U3|U06|LessThan1~10\, U3|U06|LessThan1~10, vga_top, 1
instance = comp, \U3|U06|x_pos[30]~reg0\, U3|U06|x_pos[30]~reg0, vga_top, 1
instance = comp, \U3|Add30~0\, U3|Add30~0, vga_top, 1
instance = comp, \U3|Add30~2\, U3|Add30~2, vga_top, 1
instance = comp, \U3|Add30~4\, U3|Add30~4, vga_top, 1
instance = comp, \U3|Add30~6\, U3|Add30~6, vga_top, 1
instance = comp, \U3|Add32~0\, U3|Add32~0, vga_top, 1
instance = comp, \U3|Add32~2\, U3|Add32~2, vga_top, 1
instance = comp, \U3|Add32~4\, U3|Add32~4, vga_top, 1
instance = comp, \U3|Add32~6\, U3|Add32~6, vga_top, 1
instance = comp, \U3|Add32~8\, U3|Add32~8, vga_top, 1
instance = comp, \U3|Add32~10\, U3|Add32~10, vga_top, 1
instance = comp, \U3|Add32~12\, U3|Add32~12, vga_top, 1
instance = comp, \U3|Add32~14\, U3|Add32~14, vga_top, 1
instance = comp, \U3|Add32~16\, U3|Add32~16, vga_top, 1
instance = comp, \U3|Add32~18\, U3|Add32~18, vga_top, 1
instance = comp, \U3|Add32~20\, U3|Add32~20, vga_top, 1
instance = comp, \U3|Add32~22\, U3|Add32~22, vga_top, 1
instance = comp, \U3|Add32~24\, U3|Add32~24, vga_top, 1
instance = comp, \U3|Add32~26\, U3|Add32~26, vga_top, 1
instance = comp, \U3|Add32~28\, U3|Add32~28, vga_top, 1
instance = comp, \U3|Add32~30\, U3|Add32~30, vga_top, 1
instance = comp, \U3|Add32~32\, U3|Add32~32, vga_top, 1
instance = comp, \U3|Add32~34\, U3|Add32~34, vga_top, 1
instance = comp, \U3|Add32~36\, U3|Add32~36, vga_top, 1
instance = comp, \U3|Add32~38\, U3|Add32~38, vga_top, 1
instance = comp, \U3|Add32~40\, U3|Add32~40, vga_top, 1
instance = comp, \U3|Add32~42\, U3|Add32~42, vga_top, 1
instance = comp, \U3|Add32~44\, U3|Add32~44, vga_top, 1
instance = comp, \U3|Add32~46\, U3|Add32~46, vga_top, 1
instance = comp, \U3|Add32~48\, U3|Add32~48, vga_top, 1
instance = comp, \U3|Add32~50\, U3|Add32~50, vga_top, 1
instance = comp, \U3|Add32~52\, U3|Add32~52, vga_top, 1
instance = comp, \U3|Add32~54\, U3|Add32~54, vga_top, 1
instance = comp, \U3|Add32~56\, U3|Add32~56, vga_top, 1
instance = comp, \U3|LessThan37~22\, U3|LessThan37~22, vga_top, 1
instance = comp, \U3|LessThan37~3\, U3|LessThan37~3, vga_top, 1
instance = comp, \U3|LessThan37~5\, U3|LessThan37~5, vga_top, 1
instance = comp, \U3|LessThan37~7\, U3|LessThan37~7, vga_top, 1
instance = comp, \U3|LessThan37~9\, U3|LessThan37~9, vga_top, 1
instance = comp, \U3|LessThan37~11\, U3|LessThan37~11, vga_top, 1
instance = comp, \U3|LessThan37~13\, U3|LessThan37~13, vga_top, 1
instance = comp, \U3|LessThan37~15\, U3|LessThan37~15, vga_top, 1
instance = comp, \U3|LessThan37~17\, U3|LessThan37~17, vga_top, 1
instance = comp, \U3|LessThan37~19\, U3|LessThan37~19, vga_top, 1
instance = comp, \U3|LessThan37~20\, U3|LessThan37~20, vga_top, 1
instance = comp, \U3|LessThan37~1\, U3|LessThan37~1, vga_top, 1
instance = comp, \U3|colorconcat~314\, U3|colorconcat~314, vga_top, 1
instance = comp, \U3|colorconcat~315\, U3|colorconcat~315, vga_top, 1
instance = comp, \U3|LessThan37~0\, U3|LessThan37~0, vga_top, 1
instance = comp, \U3|colorconcat~313\, U3|colorconcat~313, vga_top, 1
instance = comp, \U3|colorconcat~316\, U3|colorconcat~316, vga_top, 1
instance = comp, \U3|U06|y_pos~1\, U3|U06|y_pos~1, vga_top, 1
instance = comp, \U3|U06|y_pos[6]~reg0\, U3|U06|y_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U06|y_pos~2\, U3|U06|y_pos~2, vga_top, 1
instance = comp, \U3|U06|y_pos[5]~reg0\, U3|U06|y_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U06|y_pos~3\, U3|U06|y_pos~3, vga_top, 1
instance = comp, \U3|U06|y_pos[3]~reg0\, U3|U06|y_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U06|y_pos~4\, U3|U06|y_pos~4, vga_top, 1
instance = comp, \U3|U06|y_pos[0]~reg0feeder\, U3|U06|y_pos[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U06|y_pos[0]~reg0\, U3|U06|y_pos[0]~reg0, vga_top, 1
instance = comp, \U3|LessThan34~1\, U3|LessThan34~1, vga_top, 1
instance = comp, \U3|LessThan34~3\, U3|LessThan34~3, vga_top, 1
instance = comp, \U3|LessThan34~5\, U3|LessThan34~5, vga_top, 1
instance = comp, \U3|LessThan34~7\, U3|LessThan34~7, vga_top, 1
instance = comp, \U3|LessThan34~9\, U3|LessThan34~9, vga_top, 1
instance = comp, \U3|LessThan34~11\, U3|LessThan34~11, vga_top, 1
instance = comp, \U3|LessThan34~13\, U3|LessThan34~13, vga_top, 1
instance = comp, \U3|LessThan34~15\, U3|LessThan34~15, vga_top, 1
instance = comp, \U3|LessThan34~16\, U3|LessThan34~16, vga_top, 1
instance = comp, \U3|Add31~0\, U3|Add31~0, vga_top, 1
instance = comp, \U3|Add31~2\, U3|Add31~2, vga_top, 1
instance = comp, \U3|Add31~4\, U3|Add31~4, vga_top, 1
instance = comp, \U3|Add31~6\, U3|Add31~6, vga_top, 1
instance = comp, \U3|Add31~8\, U3|Add31~8, vga_top, 1
instance = comp, \U3|LessThan35~1\, U3|LessThan35~1, vga_top, 1
instance = comp, \U3|LessThan35~3\, U3|LessThan35~3, vga_top, 1
instance = comp, \U3|LessThan35~5\, U3|LessThan35~5, vga_top, 1
instance = comp, \U3|LessThan35~7\, U3|LessThan35~7, vga_top, 1
instance = comp, \U3|LessThan35~9\, U3|LessThan35~9, vga_top, 1
instance = comp, \U3|LessThan35~11\, U3|LessThan35~11, vga_top, 1
instance = comp, \U3|LessThan35~13\, U3|LessThan35~13, vga_top, 1
instance = comp, \U3|LessThan35~15\, U3|LessThan35~15, vga_top, 1
instance = comp, \U3|LessThan35~16\, U3|LessThan35~16, vga_top, 1
instance = comp, \U3|LessThan36~25\, U3|LessThan36~25, vga_top, 1
instance = comp, \U3|LessThan36~23\, U3|LessThan36~23, vga_top, 1
instance = comp, \U3|LessThan36~22\, U3|LessThan36~22, vga_top, 1
instance = comp, \U3|LessThan36~21\, U3|LessThan36~21, vga_top, 1
instance = comp, \U3|LessThan36~1\, U3|LessThan36~1, vga_top, 1
instance = comp, \U3|LessThan36~3\, U3|LessThan36~3, vga_top, 1
instance = comp, \U3|LessThan36~5\, U3|LessThan36~5, vga_top, 1
instance = comp, \U3|LessThan36~7\, U3|LessThan36~7, vga_top, 1
instance = comp, \U3|LessThan36~9\, U3|LessThan36~9, vga_top, 1
instance = comp, \U3|LessThan36~11\, U3|LessThan36~11, vga_top, 1
instance = comp, \U3|LessThan36~13\, U3|LessThan36~13, vga_top, 1
instance = comp, \U3|LessThan36~15\, U3|LessThan36~15, vga_top, 1
instance = comp, \U3|LessThan36~17\, U3|LessThan36~17, vga_top, 1
instance = comp, \U3|LessThan36~18\, U3|LessThan36~18, vga_top, 1
instance = comp, \U3|LessThan36~20\, U3|LessThan36~20, vga_top, 1
instance = comp, \U3|LessThan36~24\, U3|LessThan36~24, vga_top, 1
instance = comp, \U3|LessThan36~26\, U3|LessThan36~26, vga_top, 1
instance = comp, \U3|colorconcat~317\, U3|colorconcat~317, vga_top, 1
instance = comp, \U3|colorconcat~318\, U3|colorconcat~318, vga_top, 1
instance = comp, \U3|colorconcat~319\, U3|colorconcat~319, vga_top, 1
instance = comp, \U3|U07|movement_clock~0\, U3|U07|movement_clock~0, vga_top, 1
instance = comp, \U3|U07|movement_clock~0clkctrl\, U3|U07|movement_clock~0clkctrl, vga_top, 1
instance = comp, \U3|U07|movement:fast[0]~1\, U3|U07|\movement:fast[0]~1, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~1\, U3|U07|timeSinceLastSpawn~1, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[27]\, U3|U07|\spawning:timeSinceLastSpawn[27], vga_top, 1
instance = comp, \U3|U07|Add3~0\, U3|U07|Add3~0, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~28\, U3|U07|timeSinceLastSpawn~28, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[0]\, U3|U07|\spawning:timeSinceLastSpawn[0], vga_top, 1
instance = comp, \U3|U07|Add3~2\, U3|U07|Add3~2, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~27\, U3|U07|timeSinceLastSpawn~27, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[1]\, U3|U07|\spawning:timeSinceLastSpawn[1], vga_top, 1
instance = comp, \U3|U07|Add3~4\, U3|U07|Add3~4, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~26\, U3|U07|timeSinceLastSpawn~26, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[2]\, U3|U07|\spawning:timeSinceLastSpawn[2], vga_top, 1
instance = comp, \U3|U07|Add3~6\, U3|U07|Add3~6, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~25\, U3|U07|timeSinceLastSpawn~25, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[3]\, U3|U07|\spawning:timeSinceLastSpawn[3], vga_top, 1
instance = comp, \U3|U07|Add3~8\, U3|U07|Add3~8, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~24\, U3|U07|timeSinceLastSpawn~24, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[4]\, U3|U07|\spawning:timeSinceLastSpawn[4], vga_top, 1
instance = comp, \U3|U07|Add3~10\, U3|U07|Add3~10, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~23\, U3|U07|timeSinceLastSpawn~23, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[5]\, U3|U07|\spawning:timeSinceLastSpawn[5], vga_top, 1
instance = comp, \U3|U07|Add3~12\, U3|U07|Add3~12, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~22\, U3|U07|timeSinceLastSpawn~22, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[6]\, U3|U07|\spawning:timeSinceLastSpawn[6], vga_top, 1
instance = comp, \U3|U07|Add3~14\, U3|U07|Add3~14, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~21\, U3|U07|timeSinceLastSpawn~21, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[7]\, U3|U07|\spawning:timeSinceLastSpawn[7], vga_top, 1
instance = comp, \U3|U07|Add3~16\, U3|U07|Add3~16, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~20\, U3|U07|timeSinceLastSpawn~20, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[8]\, U3|U07|\spawning:timeSinceLastSpawn[8], vga_top, 1
instance = comp, \U3|U07|Add3~18\, U3|U07|Add3~18, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~19\, U3|U07|timeSinceLastSpawn~19, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[9]\, U3|U07|\spawning:timeSinceLastSpawn[9], vga_top, 1
instance = comp, \U3|U07|Add3~20\, U3|U07|Add3~20, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~18\, U3|U07|timeSinceLastSpawn~18, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[10]\, U3|U07|\spawning:timeSinceLastSpawn[10], vga_top, 1
instance = comp, \U3|U07|Add3~22\, U3|U07|Add3~22, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~17\, U3|U07|timeSinceLastSpawn~17, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[11]\, U3|U07|\spawning:timeSinceLastSpawn[11], vga_top, 1
instance = comp, \U3|U07|Add3~24\, U3|U07|Add3~24, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~16\, U3|U07|timeSinceLastSpawn~16, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[12]\, U3|U07|\spawning:timeSinceLastSpawn[12], vga_top, 1
instance = comp, \U3|U07|Add3~26\, U3|U07|Add3~26, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~15\, U3|U07|timeSinceLastSpawn~15, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[13]\, U3|U07|\spawning:timeSinceLastSpawn[13], vga_top, 1
instance = comp, \U3|U07|Add3~28\, U3|U07|Add3~28, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~14\, U3|U07|timeSinceLastSpawn~14, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[14]\, U3|U07|\spawning:timeSinceLastSpawn[14], vga_top, 1
instance = comp, \U3|U07|Add3~30\, U3|U07|Add3~30, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~13\, U3|U07|timeSinceLastSpawn~13, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[15]\, U3|U07|\spawning:timeSinceLastSpawn[15], vga_top, 1
instance = comp, \U3|U07|Add3~32\, U3|U07|Add3~32, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~12\, U3|U07|timeSinceLastSpawn~12, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[16]\, U3|U07|\spawning:timeSinceLastSpawn[16], vga_top, 1
instance = comp, \U3|U07|Add3~34\, U3|U07|Add3~34, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~11\, U3|U07|timeSinceLastSpawn~11, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[17]\, U3|U07|\spawning:timeSinceLastSpawn[17], vga_top, 1
instance = comp, \U3|U07|Add3~36\, U3|U07|Add3~36, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~10\, U3|U07|timeSinceLastSpawn~10, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[18]\, U3|U07|\spawning:timeSinceLastSpawn[18], vga_top, 1
instance = comp, \U3|U07|Add3~38\, U3|U07|Add3~38, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~9\, U3|U07|timeSinceLastSpawn~9, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[19]\, U3|U07|\spawning:timeSinceLastSpawn[19], vga_top, 1
instance = comp, \U3|U07|Add3~40\, U3|U07|Add3~40, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~8\, U3|U07|timeSinceLastSpawn~8, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[20]\, U3|U07|\spawning:timeSinceLastSpawn[20], vga_top, 1
instance = comp, \U3|U07|Add3~42\, U3|U07|Add3~42, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~7\, U3|U07|timeSinceLastSpawn~7, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[21]\, U3|U07|\spawning:timeSinceLastSpawn[21], vga_top, 1
instance = comp, \U3|U07|Add3~44\, U3|U07|Add3~44, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~6\, U3|U07|timeSinceLastSpawn~6, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[22]\, U3|U07|\spawning:timeSinceLastSpawn[22], vga_top, 1
instance = comp, \U3|U07|Add3~46\, U3|U07|Add3~46, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~5\, U3|U07|timeSinceLastSpawn~5, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[23]\, U3|U07|\spawning:timeSinceLastSpawn[23], vga_top, 1
instance = comp, \U3|U07|Add3~48\, U3|U07|Add3~48, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~4\, U3|U07|timeSinceLastSpawn~4, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[24]\, U3|U07|\spawning:timeSinceLastSpawn[24], vga_top, 1
instance = comp, \U3|U07|Add3~50\, U3|U07|Add3~50, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~3\, U3|U07|timeSinceLastSpawn~3, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[25]\, U3|U07|\spawning:timeSinceLastSpawn[25], vga_top, 1
instance = comp, \U3|U07|Add3~52\, U3|U07|Add3~52, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~2\, U3|U07|timeSinceLastSpawn~2, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[26]\, U3|U07|\spawning:timeSinceLastSpawn[26], vga_top, 1
instance = comp, \U3|U07|Add3~54\, U3|U07|Add3~54, vga_top, 1
instance = comp, \U3|U07|LessThan2~9\, U3|U07|LessThan2~9, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~0\, U3|U07|timeSinceLastSpawn~0, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[28]\, U3|U07|\spawning:timeSinceLastSpawn[28], vga_top, 1
instance = comp, \U3|U07|Add3~56\, U3|U07|Add3~56, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~29\, U3|U07|timeSinceLastSpawn~29, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[29]\, U3|U07|\spawning:timeSinceLastSpawn[29], vga_top, 1
instance = comp, \U3|U07|Add3~58\, U3|U07|Add3~58, vga_top, 1
instance = comp, \U3|U07|LessThan2~4\, U3|U07|LessThan2~4, vga_top, 1
instance = comp, \U3|U07|LessThan2~1\, U3|U07|LessThan2~1, vga_top, 1
instance = comp, \U3|U07|LessThan2~2\, U3|U07|LessThan2~2, vga_top, 1
instance = comp, \U3|U07|LessThan2~0\, U3|U07|LessThan2~0, vga_top, 1
instance = comp, \U3|U07|LessThan2~3\, U3|U07|LessThan2~3, vga_top, 1
instance = comp, \U3|U07|LessThan2~5\, U3|U07|LessThan2~5, vga_top, 1
instance = comp, \U3|U07|LessThan2~6\, U3|U07|LessThan2~6, vga_top, 1
instance = comp, \U3|U07|LessThan2~7\, U3|U07|LessThan2~7, vga_top, 1
instance = comp, \U3|U07|LessThan2~8\, U3|U07|LessThan2~8, vga_top, 1
instance = comp, \U3|U07|LessThan2~10\, U3|U07|LessThan2~10, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~39\, U3|U07|timeSinceLastSpawn~39, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[39]\, U3|U07|\spawning:timeSinceLastSpawn[39], vga_top, 1
instance = comp, \U3|U07|Add3~60\, U3|U07|Add3~60, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~30\, U3|U07|timeSinceLastSpawn~30, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[30]\, U3|U07|\spawning:timeSinceLastSpawn[30], vga_top, 1
instance = comp, \U3|U07|Add3~62\, U3|U07|Add3~62, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~31\, U3|U07|timeSinceLastSpawn~31, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[31]\, U3|U07|\spawning:timeSinceLastSpawn[31], vga_top, 1
instance = comp, \U3|U07|Add3~64\, U3|U07|Add3~64, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~32\, U3|U07|timeSinceLastSpawn~32, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[32]\, U3|U07|\spawning:timeSinceLastSpawn[32], vga_top, 1
instance = comp, \U3|U07|Add3~66\, U3|U07|Add3~66, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~33\, U3|U07|timeSinceLastSpawn~33, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[33]\, U3|U07|\spawning:timeSinceLastSpawn[33], vga_top, 1
instance = comp, \U3|U07|Add3~68\, U3|U07|Add3~68, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~34\, U3|U07|timeSinceLastSpawn~34, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[34]\, U3|U07|\spawning:timeSinceLastSpawn[34], vga_top, 1
instance = comp, \U3|U07|Add3~70\, U3|U07|Add3~70, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~35\, U3|U07|timeSinceLastSpawn~35, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[35]\, U3|U07|\spawning:timeSinceLastSpawn[35], vga_top, 1
instance = comp, \U3|U07|Add3~72\, U3|U07|Add3~72, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~36\, U3|U07|timeSinceLastSpawn~36, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[36]\, U3|U07|\spawning:timeSinceLastSpawn[36], vga_top, 1
instance = comp, \U3|U07|Add3~74\, U3|U07|Add3~74, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~37\, U3|U07|timeSinceLastSpawn~37, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[37]\, U3|U07|\spawning:timeSinceLastSpawn[37], vga_top, 1
instance = comp, \U3|U07|Add3~76\, U3|U07|Add3~76, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~38\, U3|U07|timeSinceLastSpawn~38, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[38]\, U3|U07|\spawning:timeSinceLastSpawn[38], vga_top, 1
instance = comp, \U3|U07|Add3~78\, U3|U07|Add3~78, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~41\, U3|U07|timeSinceLastSpawn~41, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[41]\, U3|U07|\spawning:timeSinceLastSpawn[41], vga_top, 1
instance = comp, \U3|U07|Add3~80\, U3|U07|Add3~80, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~40\, U3|U07|timeSinceLastSpawn~40, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[40]\, U3|U07|\spawning:timeSinceLastSpawn[40], vga_top, 1
instance = comp, \U3|U07|Add3~82\, U3|U07|Add3~82, vga_top, 1
instance = comp, \U3|U07|LessThan2~13\, U3|U07|LessThan2~13, vga_top, 1
instance = comp, \U3|U07|LessThan2~11\, U3|U07|LessThan2~11, vga_top, 1
instance = comp, \U3|U07|LessThan2~12\, U3|U07|LessThan2~12, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~44\, U3|U07|timeSinceLastSpawn~44, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[44]\, U3|U07|\spawning:timeSinceLastSpawn[44], vga_top, 1
instance = comp, \U3|U07|Add3~84\, U3|U07|Add3~84, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~42\, U3|U07|timeSinceLastSpawn~42, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[42]\, U3|U07|\spawning:timeSinceLastSpawn[42], vga_top, 1
instance = comp, \U3|U07|Add3~86\, U3|U07|Add3~86, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~43\, U3|U07|timeSinceLastSpawn~43, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[43]\, U3|U07|\spawning:timeSinceLastSpawn[43], vga_top, 1
instance = comp, \U3|U07|Add3~88\, U3|U07|Add3~88, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~45\, U3|U07|timeSinceLastSpawn~45, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[45]\, U3|U07|\spawning:timeSinceLastSpawn[45], vga_top, 1
instance = comp, \U3|U07|Add3~90\, U3|U07|Add3~90, vga_top, 1
instance = comp, \U3|U07|LessThan2~14\, U3|U07|LessThan2~14, vga_top, 1
instance = comp, \U3|U07|LessThan2~15\, U3|U07|LessThan2~15, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~46\, U3|U07|timeSinceLastSpawn~46, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[62]\, U3|U07|\spawning:timeSinceLastSpawn[62], vga_top, 1
instance = comp, \U3|U07|Add3~92\, U3|U07|Add3~92, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~62\, U3|U07|timeSinceLastSpawn~62, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[46]\, U3|U07|\spawning:timeSinceLastSpawn[46], vga_top, 1
instance = comp, \U3|U07|Add3~94\, U3|U07|Add3~94, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~61\, U3|U07|timeSinceLastSpawn~61, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[47]\, U3|U07|\spawning:timeSinceLastSpawn[47], vga_top, 1
instance = comp, \U3|U07|Add3~96\, U3|U07|Add3~96, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~60\, U3|U07|timeSinceLastSpawn~60, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[48]\, U3|U07|\spawning:timeSinceLastSpawn[48], vga_top, 1
instance = comp, \U3|U07|Add3~98\, U3|U07|Add3~98, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~59\, U3|U07|timeSinceLastSpawn~59, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[49]\, U3|U07|\spawning:timeSinceLastSpawn[49], vga_top, 1
instance = comp, \U3|U07|Add3~100\, U3|U07|Add3~100, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~58\, U3|U07|timeSinceLastSpawn~58, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[50]\, U3|U07|\spawning:timeSinceLastSpawn[50], vga_top, 1
instance = comp, \U3|U07|Add3~102\, U3|U07|Add3~102, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~57\, U3|U07|timeSinceLastSpawn~57, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[51]\, U3|U07|\spawning:timeSinceLastSpawn[51], vga_top, 1
instance = comp, \U3|U07|Add3~104\, U3|U07|Add3~104, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~56\, U3|U07|timeSinceLastSpawn~56, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[52]\, U3|U07|\spawning:timeSinceLastSpawn[52], vga_top, 1
instance = comp, \U3|U07|Add3~106\, U3|U07|Add3~106, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~55\, U3|U07|timeSinceLastSpawn~55, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[53]\, U3|U07|\spawning:timeSinceLastSpawn[53], vga_top, 1
instance = comp, \U3|U07|Add3~108\, U3|U07|Add3~108, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~54\, U3|U07|timeSinceLastSpawn~54, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[54]\, U3|U07|\spawning:timeSinceLastSpawn[54], vga_top, 1
instance = comp, \U3|U07|Add3~110\, U3|U07|Add3~110, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~53\, U3|U07|timeSinceLastSpawn~53, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[55]\, U3|U07|\spawning:timeSinceLastSpawn[55], vga_top, 1
instance = comp, \U3|U07|Add3~112\, U3|U07|Add3~112, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~52\, U3|U07|timeSinceLastSpawn~52, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[56]\, U3|U07|\spawning:timeSinceLastSpawn[56], vga_top, 1
instance = comp, \U3|U07|Add3~114\, U3|U07|Add3~114, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~51\, U3|U07|timeSinceLastSpawn~51, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[57]\, U3|U07|\spawning:timeSinceLastSpawn[57], vga_top, 1
instance = comp, \U3|U07|Add3~116\, U3|U07|Add3~116, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~50\, U3|U07|timeSinceLastSpawn~50, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[58]\, U3|U07|\spawning:timeSinceLastSpawn[58], vga_top, 1
instance = comp, \U3|U07|Add3~118\, U3|U07|Add3~118, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~49\, U3|U07|timeSinceLastSpawn~49, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[59]\, U3|U07|\spawning:timeSinceLastSpawn[59], vga_top, 1
instance = comp, \U3|U07|Add3~120\, U3|U07|Add3~120, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~48\, U3|U07|timeSinceLastSpawn~48, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[60]\, U3|U07|\spawning:timeSinceLastSpawn[60], vga_top, 1
instance = comp, \U3|U07|Add3~122\, U3|U07|Add3~122, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~47\, U3|U07|timeSinceLastSpawn~47, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[61]\, U3|U07|\spawning:timeSinceLastSpawn[61], vga_top, 1
instance = comp, \U3|U07|Add3~124\, U3|U07|Add3~124, vga_top, 1
instance = comp, \U3|U07|timeSinceLastSpawn~63\, U3|U07|timeSinceLastSpawn~63, vga_top, 1
instance = comp, \U3|U07|spawning:timeSinceLastSpawn[63]\, U3|U07|\spawning:timeSinceLastSpawn[63], vga_top, 1
instance = comp, \U3|U07|Add3~126\, U3|U07|Add3~126, vga_top, 1
instance = comp, \U3|U07|LessThan2~17\, U3|U07|LessThan2~17, vga_top, 1
instance = comp, \U3|U07|LessThan2~16\, U3|U07|LessThan2~16, vga_top, 1
instance = comp, \U3|U07|LessThan2~18\, U3|U07|LessThan2~18, vga_top, 1
instance = comp, \U3|U07|LessThan2~19\, U3|U07|LessThan2~19, vga_top, 1
instance = comp, \U3|U07|LessThan2~20\, U3|U07|LessThan2~20, vga_top, 1
instance = comp, \U3|U07|LessThan2~21\, U3|U07|LessThan2~21, vga_top, 1
instance = comp, \U3|U07|spawn~0\, U3|U07|spawn~0, vga_top, 1
instance = comp, \U3|U07|spawn~reg0\, U3|U07|spawn~reg0, vga_top, 1
instance = comp, \U3|U07|RNG_instance[3]~feeder\, U3|U07|RNG_instance[3]~feeder, vga_top, 1
instance = comp, \U3|U07|RNG_instance[3]\, U3|U07|RNG_instance[3], vga_top, 1
instance = comp, \U3|U07|size_unsigned[2]\, U3|U07|size_unsigned[2], vga_top, 1
instance = comp, \U3|U07|size[2]~reg0feeder\, U3|U07|size[2]~reg0feeder, vga_top, 1
instance = comp, \U3|U07|size[2]~reg0\, U3|U07|size[2]~reg0, vga_top, 1
instance = comp, \U3|U07|RNG_instance[1]\, U3|U07|RNG_instance[1], vga_top, 1
instance = comp, \U3|U07|size_unsigned[0]\, U3|U07|size_unsigned[0], vga_top, 1
instance = comp, \U3|U07|size[0]~reg0feeder\, U3|U07|size[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U07|size[0]~reg0\, U3|U07|size[0]~reg0, vga_top, 1
instance = comp, \U3|U07|RNG_instance[2]~feeder\, U3|U07|RNG_instance[2]~feeder, vga_top, 1
instance = comp, \U3|U07|RNG_instance[2]\, U3|U07|RNG_instance[2], vga_top, 1
instance = comp, \U3|U07|size_unsigned[1]~feeder\, U3|U07|size_unsigned[1]~feeder, vga_top, 1
instance = comp, \U3|U07|size_unsigned[1]\, U3|U07|size_unsigned[1], vga_top, 1
instance = comp, \U3|U07|size[1]~reg0feeder\, U3|U07|size[1]~reg0feeder, vga_top, 1
instance = comp, \U3|U07|size[1]~reg0\, U3|U07|size[1]~reg0, vga_top, 1
instance = comp, \U3|Add110~0\, U3|Add110~0, vga_top, 1
instance = comp, \U3|Add110~2\, U3|Add110~2, vga_top, 1
instance = comp, \U3|Add110~4\, U3|Add110~4, vga_top, 1
instance = comp, \U3|Add110~6\, U3|Add110~6, vga_top, 1
instance = comp, \U3|Add110~8\, U3|Add110~8, vga_top, 1
instance = comp, \U3|Add110~10\, U3|Add110~10, vga_top, 1
instance = comp, \U3|Add110~12\, U3|Add110~12, vga_top, 1
instance = comp, \U3|Add110~14\, U3|Add110~14, vga_top, 1
instance = comp, \U3|Add110~16\, U3|Add110~16, vga_top, 1
instance = comp, \U3|Add110~18\, U3|Add110~18, vga_top, 1
instance = comp, \U3|Add110~20\, U3|Add110~20, vga_top, 1
instance = comp, \U3|Add110~22\, U3|Add110~22, vga_top, 1
instance = comp, \U3|Add110~24\, U3|Add110~24, vga_top, 1
instance = comp, \U3|Add110~26\, U3|Add110~26, vga_top, 1
instance = comp, \U3|Add110~28\, U3|Add110~28, vga_top, 1
instance = comp, \U3|Add110~30\, U3|Add110~30, vga_top, 1
instance = comp, \U3|Add110~32\, U3|Add110~32, vga_top, 1
instance = comp, \U3|Add110~34\, U3|Add110~34, vga_top, 1
instance = comp, \U3|Add110~36\, U3|Add110~36, vga_top, 1
instance = comp, \U3|Add110~38\, U3|Add110~38, vga_top, 1
instance = comp, \U3|Add110~40\, U3|Add110~40, vga_top, 1
instance = comp, \U3|Add110~42\, U3|Add110~42, vga_top, 1
instance = comp, \U3|Add110~44\, U3|Add110~44, vga_top, 1
instance = comp, \U3|Add110~46\, U3|Add110~46, vga_top, 1
instance = comp, \U3|Add110~48\, U3|Add110~48, vga_top, 1
instance = comp, \U3|Add110~50\, U3|Add110~50, vga_top, 1
instance = comp, \U3|Add110~52\, U3|Add110~52, vga_top, 1
instance = comp, \U3|Add110~54\, U3|Add110~54, vga_top, 1
instance = comp, \U3|U07|x_pos[0]~32\, U3|U07|x_pos[0]~32, vga_top, 1
instance = comp, \U3|U07|x_pos[0]~reg0\, U3|U07|x_pos[0]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[1]~34\, U3|U07|x_pos[1]~34, vga_top, 1
instance = comp, \U3|U07|x_pos[1]~reg0\, U3|U07|x_pos[1]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[2]~36\, U3|U07|x_pos[2]~36, vga_top, 1
instance = comp, \U3|U07|x_pos[2]~reg0\, U3|U07|x_pos[2]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[3]~38\, U3|U07|x_pos[3]~38, vga_top, 1
instance = comp, \U3|U07|x_pos[3]~reg0\, U3|U07|x_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[4]~40\, U3|U07|x_pos[4]~40, vga_top, 1
instance = comp, \U3|U07|x_pos[4]~reg0\, U3|U07|x_pos[4]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[5]~42\, U3|U07|x_pos[5]~42, vga_top, 1
instance = comp, \U3|U07|x_pos[5]~reg0\, U3|U07|x_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[6]~44\, U3|U07|x_pos[6]~44, vga_top, 1
instance = comp, \U3|U07|x_pos[6]~reg0\, U3|U07|x_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[7]~46\, U3|U07|x_pos[7]~46, vga_top, 1
instance = comp, \U3|U07|x_pos[7]~reg0\, U3|U07|x_pos[7]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[8]~48\, U3|U07|x_pos[8]~48, vga_top, 1
instance = comp, \U3|U07|x_pos[8]~reg0\, U3|U07|x_pos[8]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[9]~50\, U3|U07|x_pos[9]~50, vga_top, 1
instance = comp, \U3|U07|x_pos[9]~reg0\, U3|U07|x_pos[9]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[10]~52\, U3|U07|x_pos[10]~52, vga_top, 1
instance = comp, \U3|U07|x_pos[10]~reg0\, U3|U07|x_pos[10]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[11]~54\, U3|U07|x_pos[11]~54, vga_top, 1
instance = comp, \U3|U07|x_pos[11]~reg0\, U3|U07|x_pos[11]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[12]~56\, U3|U07|x_pos[12]~56, vga_top, 1
instance = comp, \U3|U07|x_pos[12]~reg0\, U3|U07|x_pos[12]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[13]~58\, U3|U07|x_pos[13]~58, vga_top, 1
instance = comp, \U3|U07|x_pos[13]~reg0\, U3|U07|x_pos[13]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[14]~60\, U3|U07|x_pos[14]~60, vga_top, 1
instance = comp, \U3|U07|x_pos[14]~reg0\, U3|U07|x_pos[14]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[15]~62\, U3|U07|x_pos[15]~62, vga_top, 1
instance = comp, \U3|U07|x_pos[15]~reg0\, U3|U07|x_pos[15]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[16]~64\, U3|U07|x_pos[16]~64, vga_top, 1
instance = comp, \U3|U07|x_pos[16]~reg0\, U3|U07|x_pos[16]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[17]~66\, U3|U07|x_pos[17]~66, vga_top, 1
instance = comp, \U3|U07|x_pos[17]~reg0\, U3|U07|x_pos[17]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[18]~68\, U3|U07|x_pos[18]~68, vga_top, 1
instance = comp, \U3|U07|x_pos[18]~reg0\, U3|U07|x_pos[18]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[19]~70\, U3|U07|x_pos[19]~70, vga_top, 1
instance = comp, \U3|U07|x_pos[19]~reg0\, U3|U07|x_pos[19]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[20]~72\, U3|U07|x_pos[20]~72, vga_top, 1
instance = comp, \U3|U07|x_pos[20]~reg0\, U3|U07|x_pos[20]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[21]~74\, U3|U07|x_pos[21]~74, vga_top, 1
instance = comp, \U3|U07|x_pos[21]~reg0\, U3|U07|x_pos[21]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[22]~76\, U3|U07|x_pos[22]~76, vga_top, 1
instance = comp, \U3|U07|x_pos[22]~reg0\, U3|U07|x_pos[22]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[23]~78\, U3|U07|x_pos[23]~78, vga_top, 1
instance = comp, \U3|U07|x_pos[23]~reg0\, U3|U07|x_pos[23]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[24]~80\, U3|U07|x_pos[24]~80, vga_top, 1
instance = comp, \U3|U07|x_pos[24]~reg0\, U3|U07|x_pos[24]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[25]~82\, U3|U07|x_pos[25]~82, vga_top, 1
instance = comp, \U3|U07|x_pos[25]~reg0\, U3|U07|x_pos[25]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[26]~84\, U3|U07|x_pos[26]~84, vga_top, 1
instance = comp, \U3|U07|x_pos[26]~reg0\, U3|U07|x_pos[26]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[27]~86\, U3|U07|x_pos[27]~86, vga_top, 1
instance = comp, \U3|U07|x_pos[27]~reg0\, U3|U07|x_pos[27]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[28]~88\, U3|U07|x_pos[28]~88, vga_top, 1
instance = comp, \U3|U07|x_pos[28]~reg0\, U3|U07|x_pos[28]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[29]~90\, U3|U07|x_pos[29]~90, vga_top, 1
instance = comp, \U3|U07|x_pos[29]~reg0\, U3|U07|x_pos[29]~reg0, vga_top, 1
instance = comp, \U3|U07|x_pos[30]~92\, U3|U07|x_pos[30]~92, vga_top, 1
instance = comp, \U3|U07|x_pos[30]~reg0\, U3|U07|x_pos[30]~reg0, vga_top, 1
instance = comp, \U3|LessThan114~1\, U3|LessThan114~1, vga_top, 1
instance = comp, \U3|LessThan114~3\, U3|LessThan114~3, vga_top, 1
instance = comp, \U3|LessThan114~5\, U3|LessThan114~5, vga_top, 1
instance = comp, \U3|LessThan114~7\, U3|LessThan114~7, vga_top, 1
instance = comp, \U3|LessThan114~9\, U3|LessThan114~9, vga_top, 1
instance = comp, \U3|LessThan114~11\, U3|LessThan114~11, vga_top, 1
instance = comp, \U3|LessThan114~13\, U3|LessThan114~13, vga_top, 1
instance = comp, \U3|LessThan114~15\, U3|LessThan114~15, vga_top, 1
instance = comp, \U3|LessThan114~17\, U3|LessThan114~17, vga_top, 1
instance = comp, \U3|LessThan114~19\, U3|LessThan114~19, vga_top, 1
instance = comp, \U3|LessThan114~21\, U3|LessThan114~21, vga_top, 1
instance = comp, \U3|LessThan114~23\, U3|LessThan114~23, vga_top, 1
instance = comp, \U3|LessThan114~25\, U3|LessThan114~25, vga_top, 1
instance = comp, \U3|LessThan114~27\, U3|LessThan114~27, vga_top, 1
instance = comp, \U3|LessThan114~29\, U3|LessThan114~29, vga_top, 1
instance = comp, \U3|LessThan114~31\, U3|LessThan114~31, vga_top, 1
instance = comp, \U3|LessThan114~33\, U3|LessThan114~33, vga_top, 1
instance = comp, \U3|LessThan114~35\, U3|LessThan114~35, vga_top, 1
instance = comp, \U3|LessThan114~37\, U3|LessThan114~37, vga_top, 1
instance = comp, \U3|LessThan114~39\, U3|LessThan114~39, vga_top, 1
instance = comp, \U3|LessThan114~41\, U3|LessThan114~41, vga_top, 1
instance = comp, \U3|LessThan114~43\, U3|LessThan114~43, vga_top, 1
instance = comp, \U3|LessThan114~45\, U3|LessThan114~45, vga_top, 1
instance = comp, \U3|LessThan114~47\, U3|LessThan114~47, vga_top, 1
instance = comp, \U3|LessThan114~49\, U3|LessThan114~49, vga_top, 1
instance = comp, \U3|LessThan114~51\, U3|LessThan114~51, vga_top, 1
instance = comp, \U3|LessThan114~53\, U3|LessThan114~53, vga_top, 1
instance = comp, \U3|LessThan114~55\, U3|LessThan114~55, vga_top, 1
instance = comp, \U3|LessThan114~56\, U3|LessThan114~56, vga_top, 1
instance = comp, \U3|alien~5\, U3|alien~5, vga_top, 1
instance = comp, \U3|alien[5].collision\, U3|alien[5].collision, vga_top, 1
instance = comp, \U3|U07|alive~0\, U3|U07|alive~0, vga_top, 1
instance = comp, \U3|U07|alive~reg0feeder\, U3|U07|alive~reg0feeder, vga_top, 1
instance = comp, \U3|U07|alive~reg0\, U3|U07|alive~reg0, vga_top, 1
instance = comp, \U3|U07|y_pos[0]~0\, U3|U07|y_pos[0]~0, vga_top, 1
instance = comp, \U3|U07|movement:fast[0]\, U3|U07|\movement:fast[0], vga_top, 1
instance = comp, \U3|U07|movement:fast[1]~1\, U3|U07|\movement:fast[1]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[1]\, U3|U07|\movement:fast[1], vga_top, 1
instance = comp, \U3|U07|movement:fast[2]~1\, U3|U07|\movement:fast[2]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[2]\, U3|U07|\movement:fast[2], vga_top, 1
instance = comp, \U3|U07|movement:fast[3]~1\, U3|U07|\movement:fast[3]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[3]\, U3|U07|\movement:fast[3], vga_top, 1
instance = comp, \U3|U07|movement:fast[4]~1\, U3|U07|\movement:fast[4]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[4]\, U3|U07|\movement:fast[4], vga_top, 1
instance = comp, \U3|U07|movement:fast[5]~1\, U3|U07|\movement:fast[5]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[5]\, U3|U07|\movement:fast[5], vga_top, 1
instance = comp, \U3|U07|movement:fast[6]~1\, U3|U07|\movement:fast[6]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[6]\, U3|U07|\movement:fast[6], vga_top, 1
instance = comp, \U3|U07|movement:fast[7]~1\, U3|U07|\movement:fast[7]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[7]\, U3|U07|\movement:fast[7], vga_top, 1
instance = comp, \U3|U07|LessThan1~0\, U3|U07|LessThan1~0, vga_top, 1
instance = comp, \U3|U07|LessThan1~1\, U3|U07|LessThan1~1, vga_top, 1
instance = comp, \U3|U07|LessThan1~2\, U3|U07|LessThan1~2, vga_top, 1
instance = comp, \U3|U07|movement:fast[8]~1\, U3|U07|\movement:fast[8]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[8]\, U3|U07|\movement:fast[8], vga_top, 1
instance = comp, \U3|U07|movement:fast[9]~1\, U3|U07|\movement:fast[9]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[9]\, U3|U07|\movement:fast[9], vga_top, 1
instance = comp, \U3|U07|movement:fast[10]~1\, U3|U07|\movement:fast[10]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[10]\, U3|U07|\movement:fast[10], vga_top, 1
instance = comp, \U3|U07|movement:fast[11]~1\, U3|U07|\movement:fast[11]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[11]\, U3|U07|\movement:fast[11], vga_top, 1
instance = comp, \U3|U07|movement:fast[12]~1\, U3|U07|\movement:fast[12]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[12]\, U3|U07|\movement:fast[12], vga_top, 1
instance = comp, \U3|U07|movement:fast[13]~1\, U3|U07|\movement:fast[13]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[13]\, U3|U07|\movement:fast[13], vga_top, 1
instance = comp, \U3|U07|movement:fast[14]~1\, U3|U07|\movement:fast[14]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[14]\, U3|U07|\movement:fast[14], vga_top, 1
instance = comp, \U3|U07|movement:fast[15]~1\, U3|U07|\movement:fast[15]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[15]\, U3|U07|\movement:fast[15], vga_top, 1
instance = comp, \U3|U07|movement:fast[16]~1\, U3|U07|\movement:fast[16]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[16]\, U3|U07|\movement:fast[16], vga_top, 1
instance = comp, \U3|U07|movement:fast[17]~1\, U3|U07|\movement:fast[17]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[17]\, U3|U07|\movement:fast[17], vga_top, 1
instance = comp, \U3|U07|movement:fast[18]~1\, U3|U07|\movement:fast[18]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[18]\, U3|U07|\movement:fast[18], vga_top, 1
instance = comp, \U3|U07|movement:fast[19]~1\, U3|U07|\movement:fast[19]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[19]\, U3|U07|\movement:fast[19], vga_top, 1
instance = comp, \U3|U07|movement:fast[20]~1\, U3|U07|\movement:fast[20]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[20]\, U3|U07|\movement:fast[20], vga_top, 1
instance = comp, \U3|U07|movement:fast[21]~1\, U3|U07|\movement:fast[21]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[21]\, U3|U07|\movement:fast[21], vga_top, 1
instance = comp, \U3|U07|movement:fast[22]~1\, U3|U07|\movement:fast[22]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[22]\, U3|U07|\movement:fast[22], vga_top, 1
instance = comp, \U3|U07|movement:fast[23]~1\, U3|U07|\movement:fast[23]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[23]\, U3|U07|\movement:fast[23], vga_top, 1
instance = comp, \U3|U07|movement:fast[24]~1\, U3|U07|\movement:fast[24]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[24]\, U3|U07|\movement:fast[24], vga_top, 1
instance = comp, \U3|U07|movement:fast[25]~1\, U3|U07|\movement:fast[25]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[25]\, U3|U07|\movement:fast[25], vga_top, 1
instance = comp, \U3|U07|movement:fast[26]~1\, U3|U07|\movement:fast[26]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[26]\, U3|U07|\movement:fast[26], vga_top, 1
instance = comp, \U3|U07|movement:fast[27]~1\, U3|U07|\movement:fast[27]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[27]\, U3|U07|\movement:fast[27], vga_top, 1
instance = comp, \U3|U07|movement:fast[28]~1\, U3|U07|\movement:fast[28]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[28]\, U3|U07|\movement:fast[28], vga_top, 1
instance = comp, \U3|U07|movement:fast[29]~1\, U3|U07|\movement:fast[29]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[29]\, U3|U07|\movement:fast[29], vga_top, 1
instance = comp, \U3|U07|movement:fast[30]~1\, U3|U07|\movement:fast[30]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[30]\, U3|U07|\movement:fast[30], vga_top, 1
instance = comp, \U3|U07|movement:fast[31]~1\, U3|U07|\movement:fast[31]~1, vga_top, 1
instance = comp, \U3|U07|movement:fast[31]\, U3|U07|\movement:fast[31], vga_top, 1
instance = comp, \U3|U07|LessThan1~8\, U3|U07|LessThan1~8, vga_top, 1
instance = comp, \U3|U07|LessThan1~9\, U3|U07|LessThan1~9, vga_top, 1
instance = comp, \U3|U07|LessThan1~4\, U3|U07|LessThan1~4, vga_top, 1
instance = comp, \U3|U07|LessThan1~3\, U3|U07|LessThan1~3, vga_top, 1
instance = comp, \U3|U07|LessThan1~5\, U3|U07|LessThan1~5, vga_top, 1
instance = comp, \U3|U07|LessThan1~6\, U3|U07|LessThan1~6, vga_top, 1
instance = comp, \U3|U07|LessThan1~7\, U3|U07|LessThan1~7, vga_top, 1
instance = comp, \U3|U07|LessThan1~10\, U3|U07|LessThan1~10, vga_top, 1
instance = comp, \U3|U07|x_pos[31]~94\, U3|U07|x_pos[31]~94, vga_top, 1
instance = comp, \U3|U07|x_pos[31]~reg0\, U3|U07|x_pos[31]~reg0, vga_top, 1
instance = comp, \U3|Add33~0\, U3|Add33~0, vga_top, 1
instance = comp, \U3|Add33~2\, U3|Add33~2, vga_top, 1
instance = comp, \U3|Add33~4\, U3|Add33~4, vga_top, 1
instance = comp, \U3|Add33~6\, U3|Add33~6, vga_top, 1
instance = comp, \U3|Add35~0\, U3|Add35~0, vga_top, 1
instance = comp, \U3|Add35~2\, U3|Add35~2, vga_top, 1
instance = comp, \U3|Add35~4\, U3|Add35~4, vga_top, 1
instance = comp, \U3|Add35~6\, U3|Add35~6, vga_top, 1
instance = comp, \U3|Add35~8\, U3|Add35~8, vga_top, 1
instance = comp, \U3|Add35~10\, U3|Add35~10, vga_top, 1
instance = comp, \U3|Add35~12\, U3|Add35~12, vga_top, 1
instance = comp, \U3|Add35~14\, U3|Add35~14, vga_top, 1
instance = comp, \U3|Add35~16\, U3|Add35~16, vga_top, 1
instance = comp, \U3|Add35~18\, U3|Add35~18, vga_top, 1
instance = comp, \U3|Add35~20\, U3|Add35~20, vga_top, 1
instance = comp, \U3|Add35~22\, U3|Add35~22, vga_top, 1
instance = comp, \U3|Add35~24\, U3|Add35~24, vga_top, 1
instance = comp, \U3|Add35~26\, U3|Add35~26, vga_top, 1
instance = comp, \U3|Add35~28\, U3|Add35~28, vga_top, 1
instance = comp, \U3|Add35~30\, U3|Add35~30, vga_top, 1
instance = comp, \U3|Add35~32\, U3|Add35~32, vga_top, 1
instance = comp, \U3|Add35~34\, U3|Add35~34, vga_top, 1
instance = comp, \U3|Add35~36\, U3|Add35~36, vga_top, 1
instance = comp, \U3|Add35~38\, U3|Add35~38, vga_top, 1
instance = comp, \U3|Add35~40\, U3|Add35~40, vga_top, 1
instance = comp, \U3|Add35~42\, U3|Add35~42, vga_top, 1
instance = comp, \U3|Add35~44\, U3|Add35~44, vga_top, 1
instance = comp, \U3|Add35~46\, U3|Add35~46, vga_top, 1
instance = comp, \U3|Add35~48\, U3|Add35~48, vga_top, 1
instance = comp, \U3|Add35~50\, U3|Add35~50, vga_top, 1
instance = comp, \U3|Add35~52\, U3|Add35~52, vga_top, 1
instance = comp, \U3|Add35~54\, U3|Add35~54, vga_top, 1
instance = comp, \U3|Add35~56\, U3|Add35~56, vga_top, 1
instance = comp, \U3|U07|y_pos~1\, U3|U07|y_pos~1, vga_top, 1
instance = comp, \U3|U07|y_pos[6]~reg0\, U3|U07|y_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U07|y_pos~2\, U3|U07|y_pos~2, vga_top, 1
instance = comp, \U3|U07|y_pos[5]~reg0\, U3|U07|y_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U07|y_pos~3\, U3|U07|y_pos~3, vga_top, 1
instance = comp, \U3|U07|y_pos[3]~reg0\, U3|U07|y_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U07|y_pos~4\, U3|U07|y_pos~4, vga_top, 1
instance = comp, \U3|U07|y_pos[0]~reg0feeder\, U3|U07|y_pos[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U07|y_pos[0]~reg0\, U3|U07|y_pos[0]~reg0, vga_top, 1
instance = comp, \U3|LessThan38~1\, U3|LessThan38~1, vga_top, 1
instance = comp, \U3|LessThan38~3\, U3|LessThan38~3, vga_top, 1
instance = comp, \U3|LessThan38~5\, U3|LessThan38~5, vga_top, 1
instance = comp, \U3|LessThan38~7\, U3|LessThan38~7, vga_top, 1
instance = comp, \U3|LessThan38~9\, U3|LessThan38~9, vga_top, 1
instance = comp, \U3|LessThan38~11\, U3|LessThan38~11, vga_top, 1
instance = comp, \U3|LessThan38~13\, U3|LessThan38~13, vga_top, 1
instance = comp, \U3|LessThan38~15\, U3|LessThan38~15, vga_top, 1
instance = comp, \U3|LessThan38~16\, U3|LessThan38~16, vga_top, 1
instance = comp, \U3|LessThan40~21\, U3|LessThan40~21, vga_top, 1
instance = comp, \U3|LessThan40~23\, U3|LessThan40~23, vga_top, 1
instance = comp, \U3|LessThan40~22\, U3|LessThan40~22, vga_top, 1
instance = comp, \U3|LessThan40~1\, U3|LessThan40~1, vga_top, 1
instance = comp, \U3|LessThan40~3\, U3|LessThan40~3, vga_top, 1
instance = comp, \U3|LessThan40~5\, U3|LessThan40~5, vga_top, 1
instance = comp, \U3|LessThan40~7\, U3|LessThan40~7, vga_top, 1
instance = comp, \U3|LessThan40~9\, U3|LessThan40~9, vga_top, 1
instance = comp, \U3|LessThan40~11\, U3|LessThan40~11, vga_top, 1
instance = comp, \U3|LessThan40~13\, U3|LessThan40~13, vga_top, 1
instance = comp, \U3|LessThan40~15\, U3|LessThan40~15, vga_top, 1
instance = comp, \U3|LessThan40~17\, U3|LessThan40~17, vga_top, 1
instance = comp, \U3|LessThan40~18\, U3|LessThan40~18, vga_top, 1
instance = comp, \U3|LessThan40~20\, U3|LessThan40~20, vga_top, 1
instance = comp, \U3|LessThan40~24\, U3|LessThan40~24, vga_top, 1
instance = comp, \U3|LessThan40~25\, U3|LessThan40~25, vga_top, 1
instance = comp, \U3|LessThan40~26\, U3|LessThan40~26, vga_top, 1
instance = comp, \U3|Add34~0\, U3|Add34~0, vga_top, 1
instance = comp, \U3|Add34~2\, U3|Add34~2, vga_top, 1
instance = comp, \U3|Add34~4\, U3|Add34~4, vga_top, 1
instance = comp, \U3|Add34~6\, U3|Add34~6, vga_top, 1
instance = comp, \U3|Add34~8\, U3|Add34~8, vga_top, 1
instance = comp, \U3|LessThan39~1\, U3|LessThan39~1, vga_top, 1
instance = comp, \U3|LessThan39~3\, U3|LessThan39~3, vga_top, 1
instance = comp, \U3|LessThan39~5\, U3|LessThan39~5, vga_top, 1
instance = comp, \U3|LessThan39~7\, U3|LessThan39~7, vga_top, 1
instance = comp, \U3|LessThan39~9\, U3|LessThan39~9, vga_top, 1
instance = comp, \U3|LessThan39~11\, U3|LessThan39~11, vga_top, 1
instance = comp, \U3|LessThan39~13\, U3|LessThan39~13, vga_top, 1
instance = comp, \U3|LessThan39~15\, U3|LessThan39~15, vga_top, 1
instance = comp, \U3|LessThan39~16\, U3|LessThan39~16, vga_top, 1
instance = comp, \U3|colorconcat~324\, U3|colorconcat~324, vga_top, 1
instance = comp, \U3|colorconcat~325\, U3|colorconcat~325, vga_top, 1
instance = comp, \U3|LessThan41~0\, U3|LessThan41~0, vga_top, 1
instance = comp, \U3|colorconcat~320\, U3|colorconcat~320, vga_top, 1
instance = comp, \U3|LessThan41~1\, U3|LessThan41~1, vga_top, 1
instance = comp, \U3|LessThan41~22\, U3|LessThan41~22, vga_top, 1
instance = comp, \U3|LessThan41~3\, U3|LessThan41~3, vga_top, 1
instance = comp, \U3|LessThan41~5\, U3|LessThan41~5, vga_top, 1
instance = comp, \U3|LessThan41~7\, U3|LessThan41~7, vga_top, 1
instance = comp, \U3|LessThan41~9\, U3|LessThan41~9, vga_top, 1
instance = comp, \U3|LessThan41~11\, U3|LessThan41~11, vga_top, 1
instance = comp, \U3|LessThan41~13\, U3|LessThan41~13, vga_top, 1
instance = comp, \U3|LessThan41~15\, U3|LessThan41~15, vga_top, 1
instance = comp, \U3|LessThan41~17\, U3|LessThan41~17, vga_top, 1
instance = comp, \U3|LessThan41~19\, U3|LessThan41~19, vga_top, 1
instance = comp, \U3|LessThan41~20\, U3|LessThan41~20, vga_top, 1
instance = comp, \U3|colorconcat~321\, U3|colorconcat~321, vga_top, 1
instance = comp, \U3|colorconcat~322\, U3|colorconcat~322, vga_top, 1
instance = comp, \U3|colorconcat~323\, U3|colorconcat~323, vga_top, 1
instance = comp, \U3|colorconcat~326\, U3|colorconcat~326, vga_top, 1
instance = comp, \U3|U09|movement_clock~0\, U3|U09|movement_clock~0, vga_top, 1
instance = comp, \U3|U09|movement_clock~0clkctrl\, U3|U09|movement_clock~0clkctrl, vga_top, 1
instance = comp, \U3|U09|movement:fast[0]~1\, U3|U09|\movement:fast[0]~1, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~1\, U3|U09|timeSinceLastSpawn~1, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[29]\, U3|U09|\spawning:timeSinceLastSpawn[29], vga_top, 1
instance = comp, \U3|U09|Add3~0\, U3|U09|Add3~0, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~30\, U3|U09|timeSinceLastSpawn~30, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[0]\, U3|U09|\spawning:timeSinceLastSpawn[0], vga_top, 1
instance = comp, \U3|U09|Add3~2\, U3|U09|Add3~2, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~29\, U3|U09|timeSinceLastSpawn~29, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[1]\, U3|U09|\spawning:timeSinceLastSpawn[1], vga_top, 1
instance = comp, \U3|U09|Add3~4\, U3|U09|Add3~4, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~28\, U3|U09|timeSinceLastSpawn~28, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[2]\, U3|U09|\spawning:timeSinceLastSpawn[2], vga_top, 1
instance = comp, \U3|U09|Add3~6\, U3|U09|Add3~6, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~27\, U3|U09|timeSinceLastSpawn~27, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[3]\, U3|U09|\spawning:timeSinceLastSpawn[3], vga_top, 1
instance = comp, \U3|U09|Add3~8\, U3|U09|Add3~8, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~26\, U3|U09|timeSinceLastSpawn~26, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[4]\, U3|U09|\spawning:timeSinceLastSpawn[4], vga_top, 1
instance = comp, \U3|U09|Add3~10\, U3|U09|Add3~10, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~25\, U3|U09|timeSinceLastSpawn~25, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[5]\, U3|U09|\spawning:timeSinceLastSpawn[5], vga_top, 1
instance = comp, \U3|U09|Add3~12\, U3|U09|Add3~12, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~24\, U3|U09|timeSinceLastSpawn~24, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[6]\, U3|U09|\spawning:timeSinceLastSpawn[6], vga_top, 1
instance = comp, \U3|U09|Add3~14\, U3|U09|Add3~14, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~23\, U3|U09|timeSinceLastSpawn~23, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[7]\, U3|U09|\spawning:timeSinceLastSpawn[7], vga_top, 1
instance = comp, \U3|U09|Add3~16\, U3|U09|Add3~16, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~22\, U3|U09|timeSinceLastSpawn~22, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[8]\, U3|U09|\spawning:timeSinceLastSpawn[8], vga_top, 1
instance = comp, \U3|U09|Add3~18\, U3|U09|Add3~18, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~21\, U3|U09|timeSinceLastSpawn~21, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[9]\, U3|U09|\spawning:timeSinceLastSpawn[9], vga_top, 1
instance = comp, \U3|U09|Add3~20\, U3|U09|Add3~20, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~20\, U3|U09|timeSinceLastSpawn~20, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[10]\, U3|U09|\spawning:timeSinceLastSpawn[10], vga_top, 1
instance = comp, \U3|U09|Add3~22\, U3|U09|Add3~22, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~19\, U3|U09|timeSinceLastSpawn~19, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[11]\, U3|U09|\spawning:timeSinceLastSpawn[11], vga_top, 1
instance = comp, \U3|U09|Add3~24\, U3|U09|Add3~24, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~18\, U3|U09|timeSinceLastSpawn~18, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[12]\, U3|U09|\spawning:timeSinceLastSpawn[12], vga_top, 1
instance = comp, \U3|U09|Add3~26\, U3|U09|Add3~26, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~17\, U3|U09|timeSinceLastSpawn~17, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[13]\, U3|U09|\spawning:timeSinceLastSpawn[13], vga_top, 1
instance = comp, \U3|U09|Add3~28\, U3|U09|Add3~28, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~16\, U3|U09|timeSinceLastSpawn~16, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[14]\, U3|U09|\spawning:timeSinceLastSpawn[14], vga_top, 1
instance = comp, \U3|U09|Add3~30\, U3|U09|Add3~30, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~15\, U3|U09|timeSinceLastSpawn~15, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[15]\, U3|U09|\spawning:timeSinceLastSpawn[15], vga_top, 1
instance = comp, \U3|U09|Add3~32\, U3|U09|Add3~32, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~14\, U3|U09|timeSinceLastSpawn~14, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[16]\, U3|U09|\spawning:timeSinceLastSpawn[16], vga_top, 1
instance = comp, \U3|U09|Add3~34\, U3|U09|Add3~34, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~13\, U3|U09|timeSinceLastSpawn~13, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[17]\, U3|U09|\spawning:timeSinceLastSpawn[17], vga_top, 1
instance = comp, \U3|U09|Add3~36\, U3|U09|Add3~36, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~12\, U3|U09|timeSinceLastSpawn~12, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[18]\, U3|U09|\spawning:timeSinceLastSpawn[18], vga_top, 1
instance = comp, \U3|U09|Add3~38\, U3|U09|Add3~38, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~11\, U3|U09|timeSinceLastSpawn~11, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[19]\, U3|U09|\spawning:timeSinceLastSpawn[19], vga_top, 1
instance = comp, \U3|U09|Add3~40\, U3|U09|Add3~40, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~10\, U3|U09|timeSinceLastSpawn~10, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[20]\, U3|U09|\spawning:timeSinceLastSpawn[20], vga_top, 1
instance = comp, \U3|U09|Add3~42\, U3|U09|Add3~42, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~9\, U3|U09|timeSinceLastSpawn~9, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[21]\, U3|U09|\spawning:timeSinceLastSpawn[21], vga_top, 1
instance = comp, \U3|U09|Add3~44\, U3|U09|Add3~44, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~8\, U3|U09|timeSinceLastSpawn~8, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[22]\, U3|U09|\spawning:timeSinceLastSpawn[22], vga_top, 1
instance = comp, \U3|U09|Add3~46\, U3|U09|Add3~46, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~7\, U3|U09|timeSinceLastSpawn~7, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[23]\, U3|U09|\spawning:timeSinceLastSpawn[23], vga_top, 1
instance = comp, \U3|U09|Add3~48\, U3|U09|Add3~48, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~6\, U3|U09|timeSinceLastSpawn~6, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[24]\, U3|U09|\spawning:timeSinceLastSpawn[24], vga_top, 1
instance = comp, \U3|U09|Add3~50\, U3|U09|Add3~50, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~5\, U3|U09|timeSinceLastSpawn~5, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[25]\, U3|U09|\spawning:timeSinceLastSpawn[25], vga_top, 1
instance = comp, \U3|U09|Add3~52\, U3|U09|Add3~52, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~4\, U3|U09|timeSinceLastSpawn~4, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[26]\, U3|U09|\spawning:timeSinceLastSpawn[26], vga_top, 1
instance = comp, \U3|U09|Add3~54\, U3|U09|Add3~54, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~3\, U3|U09|timeSinceLastSpawn~3, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[27]\, U3|U09|\spawning:timeSinceLastSpawn[27], vga_top, 1
instance = comp, \U3|U09|Add3~56\, U3|U09|Add3~56, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~2\, U3|U09|timeSinceLastSpawn~2, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[28]\, U3|U09|\spawning:timeSinceLastSpawn[28], vga_top, 1
instance = comp, \U3|U09|Add3~58\, U3|U09|Add3~58, vga_top, 1
instance = comp, \U3|U09|LessThan2~21\, U3|U09|LessThan2~21, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~47\, U3|U09|timeSinceLastSpawn~47, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[61]\, U3|U09|\spawning:timeSinceLastSpawn[61], vga_top, 1
instance = comp, \U3|U09|Add3~60\, U3|U09|Add3~60, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~0\, U3|U09|timeSinceLastSpawn~0, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[30]\, U3|U09|\spawning:timeSinceLastSpawn[30], vga_top, 1
instance = comp, \U3|U09|Add3~62\, U3|U09|Add3~62, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~31\, U3|U09|timeSinceLastSpawn~31, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[31]\, U3|U09|\spawning:timeSinceLastSpawn[31], vga_top, 1
instance = comp, \U3|U09|Add3~64\, U3|U09|Add3~64, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~32\, U3|U09|timeSinceLastSpawn~32, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[32]\, U3|U09|\spawning:timeSinceLastSpawn[32], vga_top, 1
instance = comp, \U3|U09|Add3~66\, U3|U09|Add3~66, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~33\, U3|U09|timeSinceLastSpawn~33, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[33]\, U3|U09|\spawning:timeSinceLastSpawn[33], vga_top, 1
instance = comp, \U3|U09|Add3~68\, U3|U09|Add3~68, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~34\, U3|U09|timeSinceLastSpawn~34, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[34]\, U3|U09|\spawning:timeSinceLastSpawn[34], vga_top, 1
instance = comp, \U3|U09|Add3~70\, U3|U09|Add3~70, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~35\, U3|U09|timeSinceLastSpawn~35, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[35]\, U3|U09|\spawning:timeSinceLastSpawn[35], vga_top, 1
instance = comp, \U3|U09|Add3~72\, U3|U09|Add3~72, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~36\, U3|U09|timeSinceLastSpawn~36, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[36]\, U3|U09|\spawning:timeSinceLastSpawn[36], vga_top, 1
instance = comp, \U3|U09|Add3~74\, U3|U09|Add3~74, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~37\, U3|U09|timeSinceLastSpawn~37, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[37]\, U3|U09|\spawning:timeSinceLastSpawn[37], vga_top, 1
instance = comp, \U3|U09|Add3~76\, U3|U09|Add3~76, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~38\, U3|U09|timeSinceLastSpawn~38, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[38]\, U3|U09|\spawning:timeSinceLastSpawn[38], vga_top, 1
instance = comp, \U3|U09|Add3~78\, U3|U09|Add3~78, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~39\, U3|U09|timeSinceLastSpawn~39, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[39]\, U3|U09|\spawning:timeSinceLastSpawn[39], vga_top, 1
instance = comp, \U3|U09|Add3~80\, U3|U09|Add3~80, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~40\, U3|U09|timeSinceLastSpawn~40, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[40]\, U3|U09|\spawning:timeSinceLastSpawn[40], vga_top, 1
instance = comp, \U3|U09|Add3~82\, U3|U09|Add3~82, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~41\, U3|U09|timeSinceLastSpawn~41, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[41]\, U3|U09|\spawning:timeSinceLastSpawn[41], vga_top, 1
instance = comp, \U3|U09|Add3~84\, U3|U09|Add3~84, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~42\, U3|U09|timeSinceLastSpawn~42, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[42]\, U3|U09|\spawning:timeSinceLastSpawn[42], vga_top, 1
instance = comp, \U3|U09|Add3~86\, U3|U09|Add3~86, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~43\, U3|U09|timeSinceLastSpawn~43, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[43]\, U3|U09|\spawning:timeSinceLastSpawn[43], vga_top, 1
instance = comp, \U3|U09|Add3~88\, U3|U09|Add3~88, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~44\, U3|U09|timeSinceLastSpawn~44, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[44]\, U3|U09|\spawning:timeSinceLastSpawn[44], vga_top, 1
instance = comp, \U3|U09|Add3~90\, U3|U09|Add3~90, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~45\, U3|U09|timeSinceLastSpawn~45, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[45]\, U3|U09|\spawning:timeSinceLastSpawn[45], vga_top, 1
instance = comp, \U3|U09|Add3~92\, U3|U09|Add3~92, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~62\, U3|U09|timeSinceLastSpawn~62, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[46]\, U3|U09|\spawning:timeSinceLastSpawn[46], vga_top, 1
instance = comp, \U3|U09|Add3~94\, U3|U09|Add3~94, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~61\, U3|U09|timeSinceLastSpawn~61, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[47]\, U3|U09|\spawning:timeSinceLastSpawn[47], vga_top, 1
instance = comp, \U3|U09|Add3~96\, U3|U09|Add3~96, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~60\, U3|U09|timeSinceLastSpawn~60, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[48]\, U3|U09|\spawning:timeSinceLastSpawn[48], vga_top, 1
instance = comp, \U3|U09|Add3~98\, U3|U09|Add3~98, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~59\, U3|U09|timeSinceLastSpawn~59, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[49]\, U3|U09|\spawning:timeSinceLastSpawn[49], vga_top, 1
instance = comp, \U3|U09|Add3~100\, U3|U09|Add3~100, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~58\, U3|U09|timeSinceLastSpawn~58, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[50]\, U3|U09|\spawning:timeSinceLastSpawn[50], vga_top, 1
instance = comp, \U3|U09|Add3~102\, U3|U09|Add3~102, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~57\, U3|U09|timeSinceLastSpawn~57, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[51]\, U3|U09|\spawning:timeSinceLastSpawn[51], vga_top, 1
instance = comp, \U3|U09|Add3~104\, U3|U09|Add3~104, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~56\, U3|U09|timeSinceLastSpawn~56, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[52]\, U3|U09|\spawning:timeSinceLastSpawn[52], vga_top, 1
instance = comp, \U3|U09|Add3~106\, U3|U09|Add3~106, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~55\, U3|U09|timeSinceLastSpawn~55, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[53]\, U3|U09|\spawning:timeSinceLastSpawn[53], vga_top, 1
instance = comp, \U3|U09|Add3~108\, U3|U09|Add3~108, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~54\, U3|U09|timeSinceLastSpawn~54, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[54]\, U3|U09|\spawning:timeSinceLastSpawn[54], vga_top, 1
instance = comp, \U3|U09|Add3~110\, U3|U09|Add3~110, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~53\, U3|U09|timeSinceLastSpawn~53, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[55]\, U3|U09|\spawning:timeSinceLastSpawn[55], vga_top, 1
instance = comp, \U3|U09|Add3~112\, U3|U09|Add3~112, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~52\, U3|U09|timeSinceLastSpawn~52, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[56]\, U3|U09|\spawning:timeSinceLastSpawn[56], vga_top, 1
instance = comp, \U3|U09|Add3~114\, U3|U09|Add3~114, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~51\, U3|U09|timeSinceLastSpawn~51, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[57]\, U3|U09|\spawning:timeSinceLastSpawn[57], vga_top, 1
instance = comp, \U3|U09|Add3~116\, U3|U09|Add3~116, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~50\, U3|U09|timeSinceLastSpawn~50, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[58]\, U3|U09|\spawning:timeSinceLastSpawn[58], vga_top, 1
instance = comp, \U3|U09|Add3~118\, U3|U09|Add3~118, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~49\, U3|U09|timeSinceLastSpawn~49, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[59]\, U3|U09|\spawning:timeSinceLastSpawn[59], vga_top, 1
instance = comp, \U3|U09|Add3~120\, U3|U09|Add3~120, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~48\, U3|U09|timeSinceLastSpawn~48, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[60]\, U3|U09|\spawning:timeSinceLastSpawn[60], vga_top, 1
instance = comp, \U3|U09|Add3~122\, U3|U09|Add3~122, vga_top, 1
instance = comp, \U3|U09|LessThan2~6\, U3|U09|LessThan2~6, vga_top, 1
instance = comp, \U3|U09|LessThan2~5\, U3|U09|LessThan2~5, vga_top, 1
instance = comp, \U3|U09|LessThan2~7\, U3|U09|LessThan2~7, vga_top, 1
instance = comp, \U3|U09|LessThan2~8\, U3|U09|LessThan2~8, vga_top, 1
instance = comp, \U3|U09|LessThan2~9\, U3|U09|LessThan2~9, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~46\, U3|U09|timeSinceLastSpawn~46, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[62]\, U3|U09|\spawning:timeSinceLastSpawn[62], vga_top, 1
instance = comp, \U3|U09|Add3~124\, U3|U09|Add3~124, vga_top, 1
instance = comp, \U3|U09|LessThan2~3\, U3|U09|LessThan2~3, vga_top, 1
instance = comp, \U3|U09|LessThan2~2\, U3|U09|LessThan2~2, vga_top, 1
instance = comp, \U3|U09|LessThan2~0\, U3|U09|LessThan2~0, vga_top, 1
instance = comp, \U3|U09|LessThan2~1\, U3|U09|LessThan2~1, vga_top, 1
instance = comp, \U3|U09|LessThan2~4\, U3|U09|LessThan2~4, vga_top, 1
instance = comp, \U3|U09|timeSinceLastSpawn~63\, U3|U09|timeSinceLastSpawn~63, vga_top, 1
instance = comp, \U3|U09|spawning:timeSinceLastSpawn[63]\, U3|U09|\spawning:timeSinceLastSpawn[63], vga_top, 1
instance = comp, \U3|U09|Add3~126\, U3|U09|Add3~126, vga_top, 1
instance = comp, \U3|U09|LessThan2~10\, U3|U09|LessThan2~10, vga_top, 1
instance = comp, \U3|U09|LessThan2~11\, U3|U09|LessThan2~11, vga_top, 1
instance = comp, \U3|U09|LessThan2~18\, U3|U09|LessThan2~18, vga_top, 1
instance = comp, \U3|U09|LessThan2~14\, U3|U09|LessThan2~14, vga_top, 1
instance = comp, \U3|U09|LessThan2~13\, U3|U09|LessThan2~13, vga_top, 1
instance = comp, \U3|U09|LessThan2~15\, U3|U09|LessThan2~15, vga_top, 1
instance = comp, \U3|U09|LessThan2~16\, U3|U09|LessThan2~16, vga_top, 1
instance = comp, \U3|U09|LessThan2~12\, U3|U09|LessThan2~12, vga_top, 1
instance = comp, \U3|U09|LessThan2~17\, U3|U09|LessThan2~17, vga_top, 1
instance = comp, \U3|U09|LessThan2~19\, U3|U09|LessThan2~19, vga_top, 1
instance = comp, \U3|U09|LessThan2~20\, U3|U09|LessThan2~20, vga_top, 1
instance = comp, \U3|U09|LessThan2~22\, U3|U09|LessThan2~22, vga_top, 1
instance = comp, \U3|U09|spawn~0\, U3|U09|spawn~0, vga_top, 1
instance = comp, \U3|U09|spawn~reg0feeder\, U3|U09|spawn~reg0feeder, vga_top, 1
instance = comp, \U3|U09|spawn~reg0\, U3|U09|spawn~reg0, vga_top, 1
instance = comp, \U3|U09|RNG_instance[3]\, U3|U09|RNG_instance[3], vga_top, 1
instance = comp, \U3|U09|size_unsigned[2]\, U3|U09|size_unsigned[2], vga_top, 1
instance = comp, \U3|U09|size[2]~reg0\, U3|U09|size[2]~reg0, vga_top, 1
instance = comp, \U3|U09|RNG_instance[2]~feeder\, U3|U09|RNG_instance[2]~feeder, vga_top, 1
instance = comp, \U3|U09|RNG_instance[2]\, U3|U09|RNG_instance[2], vga_top, 1
instance = comp, \U3|U09|size_unsigned[1]\, U3|U09|size_unsigned[1], vga_top, 1
instance = comp, \U3|U09|size[1]~reg0feeder\, U3|U09|size[1]~reg0feeder, vga_top, 1
instance = comp, \U3|U09|size[1]~reg0\, U3|U09|size[1]~reg0, vga_top, 1
instance = comp, \U3|U09|RNG_instance[1]~feeder\, U3|U09|RNG_instance[1]~feeder, vga_top, 1
instance = comp, \U3|U09|RNG_instance[1]\, U3|U09|RNG_instance[1], vga_top, 1
instance = comp, \U3|U09|size_unsigned[0]~feeder\, U3|U09|size_unsigned[0]~feeder, vga_top, 1
instance = comp, \U3|U09|size_unsigned[0]\, U3|U09|size_unsigned[0], vga_top, 1
instance = comp, \U3|U09|size[0]~reg0feeder\, U3|U09|size[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U09|size[0]~reg0\, U3|U09|size[0]~reg0, vga_top, 1
instance = comp, \U3|Add112~0\, U3|Add112~0, vga_top, 1
instance = comp, \U3|Add112~2\, U3|Add112~2, vga_top, 1
instance = comp, \U3|Add112~4\, U3|Add112~4, vga_top, 1
instance = comp, \U3|Add112~6\, U3|Add112~6, vga_top, 1
instance = comp, \U3|Add112~8\, U3|Add112~8, vga_top, 1
instance = comp, \U3|Add112~10\, U3|Add112~10, vga_top, 1
instance = comp, \U3|Add112~12\, U3|Add112~12, vga_top, 1
instance = comp, \U3|Add112~14\, U3|Add112~14, vga_top, 1
instance = comp, \U3|Add112~16\, U3|Add112~16, vga_top, 1
instance = comp, \U3|Add112~18\, U3|Add112~18, vga_top, 1
instance = comp, \U3|Add112~20\, U3|Add112~20, vga_top, 1
instance = comp, \U3|Add112~22\, U3|Add112~22, vga_top, 1
instance = comp, \U3|Add112~24\, U3|Add112~24, vga_top, 1
instance = comp, \U3|Add112~26\, U3|Add112~26, vga_top, 1
instance = comp, \U3|Add112~28\, U3|Add112~28, vga_top, 1
instance = comp, \U3|Add112~30\, U3|Add112~30, vga_top, 1
instance = comp, \U3|Add112~32\, U3|Add112~32, vga_top, 1
instance = comp, \U3|Add112~34\, U3|Add112~34, vga_top, 1
instance = comp, \U3|Add112~36\, U3|Add112~36, vga_top, 1
instance = comp, \U3|Add112~38\, U3|Add112~38, vga_top, 1
instance = comp, \U3|Add112~40\, U3|Add112~40, vga_top, 1
instance = comp, \U3|Add112~42\, U3|Add112~42, vga_top, 1
instance = comp, \U3|Add112~44\, U3|Add112~44, vga_top, 1
instance = comp, \U3|Add112~46\, U3|Add112~46, vga_top, 1
instance = comp, \U3|Add112~48\, U3|Add112~48, vga_top, 1
instance = comp, \U3|Add112~50\, U3|Add112~50, vga_top, 1
instance = comp, \U3|Add112~52\, U3|Add112~52, vga_top, 1
instance = comp, \U3|Add112~54\, U3|Add112~54, vga_top, 1
instance = comp, \U3|U09|x_pos[0]~32\, U3|U09|x_pos[0]~32, vga_top, 1
instance = comp, \U3|U09|x_pos[0]~reg0\, U3|U09|x_pos[0]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[1]~34\, U3|U09|x_pos[1]~34, vga_top, 1
instance = comp, \U3|U09|x_pos[1]~reg0\, U3|U09|x_pos[1]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[2]~36\, U3|U09|x_pos[2]~36, vga_top, 1
instance = comp, \U3|U09|x_pos[2]~reg0\, U3|U09|x_pos[2]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[3]~38\, U3|U09|x_pos[3]~38, vga_top, 1
instance = comp, \U3|U09|x_pos[3]~reg0\, U3|U09|x_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[4]~40\, U3|U09|x_pos[4]~40, vga_top, 1
instance = comp, \U3|U09|x_pos[4]~reg0\, U3|U09|x_pos[4]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[5]~42\, U3|U09|x_pos[5]~42, vga_top, 1
instance = comp, \U3|U09|x_pos[5]~reg0\, U3|U09|x_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[6]~44\, U3|U09|x_pos[6]~44, vga_top, 1
instance = comp, \U3|U09|x_pos[6]~reg0\, U3|U09|x_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[7]~46\, U3|U09|x_pos[7]~46, vga_top, 1
instance = comp, \U3|U09|x_pos[7]~reg0\, U3|U09|x_pos[7]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[8]~48\, U3|U09|x_pos[8]~48, vga_top, 1
instance = comp, \U3|U09|x_pos[8]~reg0\, U3|U09|x_pos[8]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[9]~50\, U3|U09|x_pos[9]~50, vga_top, 1
instance = comp, \U3|U09|x_pos[9]~reg0\, U3|U09|x_pos[9]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[10]~52\, U3|U09|x_pos[10]~52, vga_top, 1
instance = comp, \U3|U09|x_pos[10]~reg0\, U3|U09|x_pos[10]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[11]~54\, U3|U09|x_pos[11]~54, vga_top, 1
instance = comp, \U3|U09|x_pos[11]~reg0\, U3|U09|x_pos[11]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[12]~56\, U3|U09|x_pos[12]~56, vga_top, 1
instance = comp, \U3|U09|x_pos[12]~reg0\, U3|U09|x_pos[12]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[13]~58\, U3|U09|x_pos[13]~58, vga_top, 1
instance = comp, \U3|U09|x_pos[13]~reg0\, U3|U09|x_pos[13]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[14]~60\, U3|U09|x_pos[14]~60, vga_top, 1
instance = comp, \U3|U09|x_pos[14]~reg0\, U3|U09|x_pos[14]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[15]~62\, U3|U09|x_pos[15]~62, vga_top, 1
instance = comp, \U3|U09|x_pos[15]~reg0\, U3|U09|x_pos[15]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[16]~64\, U3|U09|x_pos[16]~64, vga_top, 1
instance = comp, \U3|U09|x_pos[16]~reg0\, U3|U09|x_pos[16]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[17]~66\, U3|U09|x_pos[17]~66, vga_top, 1
instance = comp, \U3|U09|x_pos[17]~reg0\, U3|U09|x_pos[17]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[18]~68\, U3|U09|x_pos[18]~68, vga_top, 1
instance = comp, \U3|U09|x_pos[18]~reg0\, U3|U09|x_pos[18]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[19]~70\, U3|U09|x_pos[19]~70, vga_top, 1
instance = comp, \U3|U09|x_pos[19]~reg0\, U3|U09|x_pos[19]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[20]~72\, U3|U09|x_pos[20]~72, vga_top, 1
instance = comp, \U3|U09|x_pos[20]~reg0\, U3|U09|x_pos[20]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[21]~74\, U3|U09|x_pos[21]~74, vga_top, 1
instance = comp, \U3|U09|x_pos[21]~reg0\, U3|U09|x_pos[21]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[22]~76\, U3|U09|x_pos[22]~76, vga_top, 1
instance = comp, \U3|U09|x_pos[22]~reg0\, U3|U09|x_pos[22]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[23]~78\, U3|U09|x_pos[23]~78, vga_top, 1
instance = comp, \U3|U09|x_pos[23]~reg0\, U3|U09|x_pos[23]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[24]~80\, U3|U09|x_pos[24]~80, vga_top, 1
instance = comp, \U3|U09|x_pos[24]~reg0\, U3|U09|x_pos[24]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[25]~82\, U3|U09|x_pos[25]~82, vga_top, 1
instance = comp, \U3|U09|x_pos[25]~reg0\, U3|U09|x_pos[25]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[26]~84\, U3|U09|x_pos[26]~84, vga_top, 1
instance = comp, \U3|U09|x_pos[26]~reg0\, U3|U09|x_pos[26]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[27]~86\, U3|U09|x_pos[27]~86, vga_top, 1
instance = comp, \U3|U09|x_pos[27]~reg0\, U3|U09|x_pos[27]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[28]~88\, U3|U09|x_pos[28]~88, vga_top, 1
instance = comp, \U3|U09|x_pos[28]~reg0\, U3|U09|x_pos[28]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[29]~90\, U3|U09|x_pos[29]~90, vga_top, 1
instance = comp, \U3|U09|x_pos[29]~reg0\, U3|U09|x_pos[29]~reg0, vga_top, 1
instance = comp, \U3|U09|x_pos[30]~92\, U3|U09|x_pos[30]~92, vga_top, 1
instance = comp, \U3|U09|x_pos[30]~reg0\, U3|U09|x_pos[30]~reg0, vga_top, 1
instance = comp, \U3|LessThan116~1\, U3|LessThan116~1, vga_top, 1
instance = comp, \U3|LessThan116~3\, U3|LessThan116~3, vga_top, 1
instance = comp, \U3|LessThan116~5\, U3|LessThan116~5, vga_top, 1
instance = comp, \U3|LessThan116~7\, U3|LessThan116~7, vga_top, 1
instance = comp, \U3|LessThan116~9\, U3|LessThan116~9, vga_top, 1
instance = comp, \U3|LessThan116~11\, U3|LessThan116~11, vga_top, 1
instance = comp, \U3|LessThan116~13\, U3|LessThan116~13, vga_top, 1
instance = comp, \U3|LessThan116~15\, U3|LessThan116~15, vga_top, 1
instance = comp, \U3|LessThan116~17\, U3|LessThan116~17, vga_top, 1
instance = comp, \U3|LessThan116~19\, U3|LessThan116~19, vga_top, 1
instance = comp, \U3|LessThan116~21\, U3|LessThan116~21, vga_top, 1
instance = comp, \U3|LessThan116~23\, U3|LessThan116~23, vga_top, 1
instance = comp, \U3|LessThan116~25\, U3|LessThan116~25, vga_top, 1
instance = comp, \U3|LessThan116~27\, U3|LessThan116~27, vga_top, 1
instance = comp, \U3|LessThan116~29\, U3|LessThan116~29, vga_top, 1
instance = comp, \U3|LessThan116~31\, U3|LessThan116~31, vga_top, 1
instance = comp, \U3|LessThan116~33\, U3|LessThan116~33, vga_top, 1
instance = comp, \U3|LessThan116~35\, U3|LessThan116~35, vga_top, 1
instance = comp, \U3|LessThan116~37\, U3|LessThan116~37, vga_top, 1
instance = comp, \U3|LessThan116~39\, U3|LessThan116~39, vga_top, 1
instance = comp, \U3|LessThan116~41\, U3|LessThan116~41, vga_top, 1
instance = comp, \U3|LessThan116~43\, U3|LessThan116~43, vga_top, 1
instance = comp, \U3|LessThan116~45\, U3|LessThan116~45, vga_top, 1
instance = comp, \U3|LessThan116~47\, U3|LessThan116~47, vga_top, 1
instance = comp, \U3|LessThan116~49\, U3|LessThan116~49, vga_top, 1
instance = comp, \U3|LessThan116~51\, U3|LessThan116~51, vga_top, 1
instance = comp, \U3|LessThan116~53\, U3|LessThan116~53, vga_top, 1
instance = comp, \U3|LessThan116~55\, U3|LessThan116~55, vga_top, 1
instance = comp, \U3|LessThan116~56\, U3|LessThan116~56, vga_top, 1
instance = comp, \U3|alien~7\, U3|alien~7, vga_top, 1
instance = comp, \U3|alien[7].collision\, U3|alien[7].collision, vga_top, 1
instance = comp, \U3|U09|alive~0\, U3|U09|alive~0, vga_top, 1
instance = comp, \U3|U09|alive~reg0\, U3|U09|alive~reg0, vga_top, 1
instance = comp, \U3|U09|y_pos[17]~0\, U3|U09|y_pos[17]~0, vga_top, 1
instance = comp, \U3|U09|movement:fast[0]\, U3|U09|\movement:fast[0], vga_top, 1
instance = comp, \U3|U09|movement:fast[1]~1\, U3|U09|\movement:fast[1]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[1]\, U3|U09|\movement:fast[1], vga_top, 1
instance = comp, \U3|U09|movement:fast[2]~1\, U3|U09|\movement:fast[2]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[2]\, U3|U09|\movement:fast[2], vga_top, 1
instance = comp, \U3|U09|movement:fast[3]~1\, U3|U09|\movement:fast[3]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[3]\, U3|U09|\movement:fast[3], vga_top, 1
instance = comp, \U3|U09|movement:fast[4]~1\, U3|U09|\movement:fast[4]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[4]\, U3|U09|\movement:fast[4], vga_top, 1
instance = comp, \U3|U09|movement:fast[5]~1\, U3|U09|\movement:fast[5]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[5]\, U3|U09|\movement:fast[5], vga_top, 1
instance = comp, \U3|U09|movement:fast[6]~1\, U3|U09|\movement:fast[6]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[6]\, U3|U09|\movement:fast[6], vga_top, 1
instance = comp, \U3|U09|movement:fast[7]~1\, U3|U09|\movement:fast[7]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[7]\, U3|U09|\movement:fast[7], vga_top, 1
instance = comp, \U3|U09|movement:fast[8]~1\, U3|U09|\movement:fast[8]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[8]\, U3|U09|\movement:fast[8], vga_top, 1
instance = comp, \U3|U09|movement:fast[9]~1\, U3|U09|\movement:fast[9]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[9]\, U3|U09|\movement:fast[9], vga_top, 1
instance = comp, \U3|U09|movement:fast[10]~1\, U3|U09|\movement:fast[10]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[10]\, U3|U09|\movement:fast[10], vga_top, 1
instance = comp, \U3|U09|movement:fast[11]~1\, U3|U09|\movement:fast[11]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[11]\, U3|U09|\movement:fast[11], vga_top, 1
instance = comp, \U3|U09|movement:fast[12]~1\, U3|U09|\movement:fast[12]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[12]\, U3|U09|\movement:fast[12], vga_top, 1
instance = comp, \U3|U09|movement:fast[13]~1\, U3|U09|\movement:fast[13]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[13]\, U3|U09|\movement:fast[13], vga_top, 1
instance = comp, \U3|U09|movement:fast[14]~1\, U3|U09|\movement:fast[14]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[14]\, U3|U09|\movement:fast[14], vga_top, 1
instance = comp, \U3|U09|movement:fast[15]~1\, U3|U09|\movement:fast[15]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[15]\, U3|U09|\movement:fast[15], vga_top, 1
instance = comp, \U3|U09|movement:fast[16]~1\, U3|U09|\movement:fast[16]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[16]\, U3|U09|\movement:fast[16], vga_top, 1
instance = comp, \U3|U09|movement:fast[17]~1\, U3|U09|\movement:fast[17]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[17]\, U3|U09|\movement:fast[17], vga_top, 1
instance = comp, \U3|U09|movement:fast[18]~1\, U3|U09|\movement:fast[18]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[18]\, U3|U09|\movement:fast[18], vga_top, 1
instance = comp, \U3|U09|movement:fast[19]~1\, U3|U09|\movement:fast[19]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[19]\, U3|U09|\movement:fast[19], vga_top, 1
instance = comp, \U3|U09|movement:fast[20]~1\, U3|U09|\movement:fast[20]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[20]\, U3|U09|\movement:fast[20], vga_top, 1
instance = comp, \U3|U09|movement:fast[21]~1\, U3|U09|\movement:fast[21]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[21]\, U3|U09|\movement:fast[21], vga_top, 1
instance = comp, \U3|U09|movement:fast[22]~1\, U3|U09|\movement:fast[22]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[22]\, U3|U09|\movement:fast[22], vga_top, 1
instance = comp, \U3|U09|movement:fast[23]~1\, U3|U09|\movement:fast[23]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[23]\, U3|U09|\movement:fast[23], vga_top, 1
instance = comp, \U3|U09|movement:fast[24]~1\, U3|U09|\movement:fast[24]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[24]\, U3|U09|\movement:fast[24], vga_top, 1
instance = comp, \U3|U09|movement:fast[25]~1\, U3|U09|\movement:fast[25]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[25]\, U3|U09|\movement:fast[25], vga_top, 1
instance = comp, \U3|U09|movement:fast[26]~1\, U3|U09|\movement:fast[26]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[26]\, U3|U09|\movement:fast[26], vga_top, 1
instance = comp, \U3|U09|movement:fast[27]~1\, U3|U09|\movement:fast[27]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[27]\, U3|U09|\movement:fast[27], vga_top, 1
instance = comp, \U3|U09|movement:fast[28]~1\, U3|U09|\movement:fast[28]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[28]\, U3|U09|\movement:fast[28], vga_top, 1
instance = comp, \U3|U09|movement:fast[29]~1\, U3|U09|\movement:fast[29]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[29]\, U3|U09|\movement:fast[29], vga_top, 1
instance = comp, \U3|U09|movement:fast[30]~1\, U3|U09|\movement:fast[30]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[30]\, U3|U09|\movement:fast[30], vga_top, 1
instance = comp, \U3|U09|movement:fast[31]~1\, U3|U09|\movement:fast[31]~1, vga_top, 1
instance = comp, \U3|U09|movement:fast[31]\, U3|U09|\movement:fast[31], vga_top, 1
instance = comp, \U3|U09|LessThan1~0\, U3|U09|LessThan1~0, vga_top, 1
instance = comp, \U3|U09|LessThan1~1\, U3|U09|LessThan1~1, vga_top, 1
instance = comp, \U3|U09|LessThan1~2\, U3|U09|LessThan1~2, vga_top, 1
instance = comp, \U3|U09|LessThan1~3\, U3|U09|LessThan1~3, vga_top, 1
instance = comp, \U3|U09|LessThan1~4\, U3|U09|LessThan1~4, vga_top, 1
instance = comp, \U3|U09|LessThan1~6\, U3|U09|LessThan1~6, vga_top, 1
instance = comp, \U3|U09|LessThan1~5\, U3|U09|LessThan1~5, vga_top, 1
instance = comp, \U3|U09|LessThan1~7\, U3|U09|LessThan1~7, vga_top, 1
instance = comp, \U3|U09|LessThan1~8\, U3|U09|LessThan1~8, vga_top, 1
instance = comp, \U3|U09|LessThan1~9\, U3|U09|LessThan1~9, vga_top, 1
instance = comp, \U3|U09|LessThan1~10\, U3|U09|LessThan1~10, vga_top, 1
instance = comp, \U3|U09|x_pos[31]~94\, U3|U09|x_pos[31]~94, vga_top, 1
instance = comp, \U3|U09|x_pos[31]~reg0\, U3|U09|x_pos[31]~reg0, vga_top, 1
instance = comp, \U3|U09|y_pos~1\, U3|U09|y_pos~1, vga_top, 1
instance = comp, \U3|U09|y_pos[6]~reg0feeder\, U3|U09|y_pos[6]~reg0feeder, vga_top, 1
instance = comp, \U3|U09|y_pos[6]~reg0\, U3|U09|y_pos[6]~reg0, vga_top, 1
instance = comp, \U3|Add39~0\, U3|Add39~0, vga_top, 1
instance = comp, \U3|Add39~2\, U3|Add39~2, vga_top, 1
instance = comp, \U3|Add39~4\, U3|Add39~4, vga_top, 1
instance = comp, \U3|Add39~6\, U3|Add39~6, vga_top, 1
instance = comp, \U3|U09|y_pos~2\, U3|U09|y_pos~2, vga_top, 1
instance = comp, \U3|U09|y_pos[5]~reg0feeder\, U3|U09|y_pos[5]~reg0feeder, vga_top, 1
instance = comp, \U3|U09|y_pos[5]~reg0\, U3|U09|y_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U09|y_pos~3\, U3|U09|y_pos~3, vga_top, 1
instance = comp, \U3|U09|y_pos[3]~reg0feeder\, U3|U09|y_pos[3]~reg0feeder, vga_top, 1
instance = comp, \U3|U09|y_pos[3]~reg0\, U3|U09|y_pos[3]~reg0, vga_top, 1
instance = comp, \U3|Add40~0\, U3|Add40~0, vga_top, 1
instance = comp, \U3|Add40~2\, U3|Add40~2, vga_top, 1
instance = comp, \U3|Add40~4\, U3|Add40~4, vga_top, 1
instance = comp, \U3|Add40~6\, U3|Add40~6, vga_top, 1
instance = comp, \U3|Add40~8\, U3|Add40~8, vga_top, 1
instance = comp, \U3|U09|y_pos~4\, U3|U09|y_pos~4, vga_top, 1
instance = comp, \U3|U09|y_pos[0]~reg0feeder\, U3|U09|y_pos[0]~reg0feeder, vga_top, 1
instance = comp, \U3|U09|y_pos[0]~reg0\, U3|U09|y_pos[0]~reg0, vga_top, 1
instance = comp, \U3|LessThan47~1\, U3|LessThan47~1, vga_top, 1
instance = comp, \U3|LessThan47~3\, U3|LessThan47~3, vga_top, 1
instance = comp, \U3|LessThan47~5\, U3|LessThan47~5, vga_top, 1
instance = comp, \U3|LessThan47~7\, U3|LessThan47~7, vga_top, 1
instance = comp, \U3|LessThan47~9\, U3|LessThan47~9, vga_top, 1
instance = comp, \U3|LessThan47~11\, U3|LessThan47~11, vga_top, 1
instance = comp, \U3|LessThan47~13\, U3|LessThan47~13, vga_top, 1
instance = comp, \U3|LessThan47~15\, U3|LessThan47~15, vga_top, 1
instance = comp, \U3|LessThan47~16\, U3|LessThan47~16, vga_top, 1
instance = comp, \U3|LessThan46~1\, U3|LessThan46~1, vga_top, 1
instance = comp, \U3|LessThan46~3\, U3|LessThan46~3, vga_top, 1
instance = comp, \U3|LessThan46~5\, U3|LessThan46~5, vga_top, 1
instance = comp, \U3|LessThan46~7\, U3|LessThan46~7, vga_top, 1
instance = comp, \U3|LessThan46~9\, U3|LessThan46~9, vga_top, 1
instance = comp, \U3|LessThan46~11\, U3|LessThan46~11, vga_top, 1
instance = comp, \U3|LessThan46~13\, U3|LessThan46~13, vga_top, 1
instance = comp, \U3|LessThan46~15\, U3|LessThan46~15, vga_top, 1
instance = comp, \U3|LessThan46~16\, U3|LessThan46~16, vga_top, 1
instance = comp, \U3|LessThan48~25\, U3|LessThan48~25, vga_top, 1
instance = comp, \U3|LessThan48~21\, U3|LessThan48~21, vga_top, 1
instance = comp, \U3|LessThan48~23\, U3|LessThan48~23, vga_top, 1
instance = comp, \U3|LessThan48~22\, U3|LessThan48~22, vga_top, 1
instance = comp, \U3|LessThan48~1\, U3|LessThan48~1, vga_top, 1
instance = comp, \U3|LessThan48~3\, U3|LessThan48~3, vga_top, 1
instance = comp, \U3|LessThan48~5\, U3|LessThan48~5, vga_top, 1
instance = comp, \U3|LessThan48~7\, U3|LessThan48~7, vga_top, 1
instance = comp, \U3|LessThan48~9\, U3|LessThan48~9, vga_top, 1
instance = comp, \U3|LessThan48~11\, U3|LessThan48~11, vga_top, 1
instance = comp, \U3|LessThan48~13\, U3|LessThan48~13, vga_top, 1
instance = comp, \U3|LessThan48~15\, U3|LessThan48~15, vga_top, 1
instance = comp, \U3|LessThan48~17\, U3|LessThan48~17, vga_top, 1
instance = comp, \U3|LessThan48~18\, U3|LessThan48~18, vga_top, 1
instance = comp, \U3|LessThan48~20\, U3|LessThan48~20, vga_top, 1
instance = comp, \U3|LessThan48~24\, U3|LessThan48~24, vga_top, 1
instance = comp, \U3|LessThan48~26\, U3|LessThan48~26, vga_top, 1
instance = comp, \U3|colorconcat~334\, U3|colorconcat~334, vga_top, 1
instance = comp, \U3|Add41~0\, U3|Add41~0, vga_top, 1
instance = comp, \U3|Add41~2\, U3|Add41~2, vga_top, 1
instance = comp, \U3|Add41~4\, U3|Add41~4, vga_top, 1
instance = comp, \U3|Add41~6\, U3|Add41~6, vga_top, 1
instance = comp, \U3|Add41~8\, U3|Add41~8, vga_top, 1
instance = comp, \U3|Add41~10\, U3|Add41~10, vga_top, 1
instance = comp, \U3|Add41~12\, U3|Add41~12, vga_top, 1
instance = comp, \U3|Add41~14\, U3|Add41~14, vga_top, 1
instance = comp, \U3|Add41~16\, U3|Add41~16, vga_top, 1
instance = comp, \U3|Add41~18\, U3|Add41~18, vga_top, 1
instance = comp, \U3|Add41~20\, U3|Add41~20, vga_top, 1
instance = comp, \U3|Add41~22\, U3|Add41~22, vga_top, 1
instance = comp, \U3|Add41~24\, U3|Add41~24, vga_top, 1
instance = comp, \U3|Add41~26\, U3|Add41~26, vga_top, 1
instance = comp, \U3|Add41~28\, U3|Add41~28, vga_top, 1
instance = comp, \U3|Add41~30\, U3|Add41~30, vga_top, 1
instance = comp, \U3|Add41~32\, U3|Add41~32, vga_top, 1
instance = comp, \U3|Add41~34\, U3|Add41~34, vga_top, 1
instance = comp, \U3|Add41~36\, U3|Add41~36, vga_top, 1
instance = comp, \U3|Add41~38\, U3|Add41~38, vga_top, 1
instance = comp, \U3|Add41~40\, U3|Add41~40, vga_top, 1
instance = comp, \U3|Add41~42\, U3|Add41~42, vga_top, 1
instance = comp, \U3|Add41~44\, U3|Add41~44, vga_top, 1
instance = comp, \U3|Add41~46\, U3|Add41~46, vga_top, 1
instance = comp, \U3|Add41~48\, U3|Add41~48, vga_top, 1
instance = comp, \U3|Add41~50\, U3|Add41~50, vga_top, 1
instance = comp, \U3|Add41~52\, U3|Add41~52, vga_top, 1
instance = comp, \U3|Add41~54\, U3|Add41~54, vga_top, 1
instance = comp, \U3|Add41~56\, U3|Add41~56, vga_top, 1
instance = comp, \U3|LessThan49~0\, U3|LessThan49~0, vga_top, 1
instance = comp, \U3|LessThan49~24\, U3|LessThan49~24, vga_top, 1
instance = comp, \U3|LessThan49~2\, U3|LessThan49~2, vga_top, 1
instance = comp, \U3|LessThan49~1\, U3|LessThan49~1, vga_top, 1
instance = comp, \U3|LessThan49~3\, U3|LessThan49~3, vga_top, 1
instance = comp, \U3|LessThan49~5\, U3|LessThan49~5, vga_top, 1
instance = comp, \U3|LessThan49~7\, U3|LessThan49~7, vga_top, 1
instance = comp, \U3|LessThan49~9\, U3|LessThan49~9, vga_top, 1
instance = comp, \U3|LessThan49~11\, U3|LessThan49~11, vga_top, 1
instance = comp, \U3|LessThan49~13\, U3|LessThan49~13, vga_top, 1
instance = comp, \U3|LessThan49~15\, U3|LessThan49~15, vga_top, 1
instance = comp, \U3|LessThan49~17\, U3|LessThan49~17, vga_top, 1
instance = comp, \U3|LessThan49~19\, U3|LessThan49~19, vga_top, 1
instance = comp, \U3|LessThan49~21\, U3|LessThan49~21, vga_top, 1
instance = comp, \U3|LessThan49~22\, U3|LessThan49~22, vga_top, 1
instance = comp, \U3|colorconcat~335\, U3|colorconcat~335, vga_top, 1
instance = comp, \U3|colorconcat~336\, U3|colorconcat~336, vga_top, 1
instance = comp, \U3|colorconcat~337\, U3|colorconcat~337, vga_top, 1
instance = comp, \U3|colorconcat~338\, U3|colorconcat~338, vga_top, 1
instance = comp, \U3|U08|movement_clock~0\, U3|U08|movement_clock~0, vga_top, 1
instance = comp, \U3|U08|movement_clock~0clkctrl\, U3|U08|movement_clock~0clkctrl, vga_top, 1
instance = comp, \U3|U08|movement:fast[0]~1\, U3|U08|\movement:fast[0]~1, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~47\, U3|U08|timeSinceLastSpawn~47, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[63]\, U3|U08|\spawning:timeSinceLastSpawn[63], vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~5\, U3|U08|timeSinceLastSpawn~5, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[25]\, U3|U08|\spawning:timeSinceLastSpawn[25], vga_top, 1
instance = comp, \U3|U08|Add3~0\, U3|U08|Add3~0, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~30\, U3|U08|timeSinceLastSpawn~30, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[0]\, U3|U08|\spawning:timeSinceLastSpawn[0], vga_top, 1
instance = comp, \U3|U08|Add3~2\, U3|U08|Add3~2, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~29\, U3|U08|timeSinceLastSpawn~29, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[1]\, U3|U08|\spawning:timeSinceLastSpawn[1], vga_top, 1
instance = comp, \U3|U08|Add3~4\, U3|U08|Add3~4, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~28\, U3|U08|timeSinceLastSpawn~28, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[2]\, U3|U08|\spawning:timeSinceLastSpawn[2], vga_top, 1
instance = comp, \U3|U08|Add3~6\, U3|U08|Add3~6, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~27\, U3|U08|timeSinceLastSpawn~27, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[3]\, U3|U08|\spawning:timeSinceLastSpawn[3], vga_top, 1
instance = comp, \U3|U08|Add3~8\, U3|U08|Add3~8, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~26\, U3|U08|timeSinceLastSpawn~26, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[4]\, U3|U08|\spawning:timeSinceLastSpawn[4], vga_top, 1
instance = comp, \U3|U08|Add3~10\, U3|U08|Add3~10, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~25\, U3|U08|timeSinceLastSpawn~25, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[5]\, U3|U08|\spawning:timeSinceLastSpawn[5], vga_top, 1
instance = comp, \U3|U08|Add3~12\, U3|U08|Add3~12, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~24\, U3|U08|timeSinceLastSpawn~24, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[6]\, U3|U08|\spawning:timeSinceLastSpawn[6], vga_top, 1
instance = comp, \U3|U08|Add3~14\, U3|U08|Add3~14, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~23\, U3|U08|timeSinceLastSpawn~23, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[7]\, U3|U08|\spawning:timeSinceLastSpawn[7], vga_top, 1
instance = comp, \U3|U08|Add3~16\, U3|U08|Add3~16, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~22\, U3|U08|timeSinceLastSpawn~22, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[8]\, U3|U08|\spawning:timeSinceLastSpawn[8], vga_top, 1
instance = comp, \U3|U08|Add3~18\, U3|U08|Add3~18, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~21\, U3|U08|timeSinceLastSpawn~21, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[9]\, U3|U08|\spawning:timeSinceLastSpawn[9], vga_top, 1
instance = comp, \U3|U08|Add3~20\, U3|U08|Add3~20, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~20\, U3|U08|timeSinceLastSpawn~20, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[10]\, U3|U08|\spawning:timeSinceLastSpawn[10], vga_top, 1
instance = comp, \U3|U08|Add3~22\, U3|U08|Add3~22, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~19\, U3|U08|timeSinceLastSpawn~19, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[11]\, U3|U08|\spawning:timeSinceLastSpawn[11], vga_top, 1
instance = comp, \U3|U08|Add3~24\, U3|U08|Add3~24, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~18\, U3|U08|timeSinceLastSpawn~18, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[12]\, U3|U08|\spawning:timeSinceLastSpawn[12], vga_top, 1
instance = comp, \U3|U08|Add3~26\, U3|U08|Add3~26, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~17\, U3|U08|timeSinceLastSpawn~17, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[13]\, U3|U08|\spawning:timeSinceLastSpawn[13], vga_top, 1
instance = comp, \U3|U08|Add3~28\, U3|U08|Add3~28, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~16\, U3|U08|timeSinceLastSpawn~16, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[14]\, U3|U08|\spawning:timeSinceLastSpawn[14], vga_top, 1
instance = comp, \U3|U08|Add3~30\, U3|U08|Add3~30, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~15\, U3|U08|timeSinceLastSpawn~15, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[15]\, U3|U08|\spawning:timeSinceLastSpawn[15], vga_top, 1
instance = comp, \U3|U08|Add3~32\, U3|U08|Add3~32, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~14\, U3|U08|timeSinceLastSpawn~14, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[16]\, U3|U08|\spawning:timeSinceLastSpawn[16], vga_top, 1
instance = comp, \U3|U08|Add3~34\, U3|U08|Add3~34, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~13\, U3|U08|timeSinceLastSpawn~13, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[17]\, U3|U08|\spawning:timeSinceLastSpawn[17], vga_top, 1
instance = comp, \U3|U08|Add3~36\, U3|U08|Add3~36, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~12\, U3|U08|timeSinceLastSpawn~12, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[18]\, U3|U08|\spawning:timeSinceLastSpawn[18], vga_top, 1
instance = comp, \U3|U08|Add3~38\, U3|U08|Add3~38, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~11\, U3|U08|timeSinceLastSpawn~11, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[19]\, U3|U08|\spawning:timeSinceLastSpawn[19], vga_top, 1
instance = comp, \U3|U08|Add3~40\, U3|U08|Add3~40, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~10\, U3|U08|timeSinceLastSpawn~10, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[20]\, U3|U08|\spawning:timeSinceLastSpawn[20], vga_top, 1
instance = comp, \U3|U08|Add3~42\, U3|U08|Add3~42, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~9\, U3|U08|timeSinceLastSpawn~9, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[21]\, U3|U08|\spawning:timeSinceLastSpawn[21], vga_top, 1
instance = comp, \U3|U08|Add3~44\, U3|U08|Add3~44, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~8\, U3|U08|timeSinceLastSpawn~8, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[22]\, U3|U08|\spawning:timeSinceLastSpawn[22], vga_top, 1
instance = comp, \U3|U08|Add3~46\, U3|U08|Add3~46, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~7\, U3|U08|timeSinceLastSpawn~7, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[23]\, U3|U08|\spawning:timeSinceLastSpawn[23], vga_top, 1
instance = comp, \U3|U08|Add3~48\, U3|U08|Add3~48, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~6\, U3|U08|timeSinceLastSpawn~6, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[24]\, U3|U08|\spawning:timeSinceLastSpawn[24], vga_top, 1
instance = comp, \U3|U08|Add3~50\, U3|U08|Add3~50, vga_top, 1
instance = comp, \U3|U08|LessThan2~1\, U3|U08|LessThan2~1, vga_top, 1
instance = comp, \U3|U08|LessThan2~2\, U3|U08|LessThan2~2, vga_top, 1
instance = comp, \U3|U08|LessThan2~3\, U3|U08|LessThan2~3, vga_top, 1
instance = comp, \U3|U08|LessThan2~4\, U3|U08|LessThan2~4, vga_top, 1
instance = comp, \U3|U08|LessThan2~5\, U3|U08|LessThan2~5, vga_top, 1
instance = comp, \U3|U08|LessThan2~6\, U3|U08|LessThan2~6, vga_top, 1
instance = comp, \U3|U08|LessThan2~7\, U3|U08|LessThan2~7, vga_top, 1
instance = comp, \U3|U08|LessThan2~8\, U3|U08|LessThan2~8, vga_top, 1
instance = comp, \U3|U08|LessThan2~9\, U3|U08|LessThan2~9, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~4\, U3|U08|timeSinceLastSpawn~4, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[26]\, U3|U08|\spawning:timeSinceLastSpawn[26], vga_top, 1
instance = comp, \U3|U08|Add3~52\, U3|U08|Add3~52, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~0\, U3|U08|timeSinceLastSpawn~0, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[30]\, U3|U08|\spawning:timeSinceLastSpawn[30], vga_top, 1
instance = comp, \U3|U08|Add3~54\, U3|U08|Add3~54, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~3\, U3|U08|timeSinceLastSpawn~3, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[27]\, U3|U08|\spawning:timeSinceLastSpawn[27], vga_top, 1
instance = comp, \U3|U08|Add3~56\, U3|U08|Add3~56, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~2\, U3|U08|timeSinceLastSpawn~2, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[28]\, U3|U08|\spawning:timeSinceLastSpawn[28], vga_top, 1
instance = comp, \U3|U08|Add3~58\, U3|U08|Add3~58, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~1\, U3|U08|timeSinceLastSpawn~1, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[29]\, U3|U08|\spawning:timeSinceLastSpawn[29], vga_top, 1
instance = comp, \U3|U08|Add3~60\, U3|U08|Add3~60, vga_top, 1
instance = comp, \U3|U08|LessThan2~0\, U3|U08|LessThan2~0, vga_top, 1
instance = comp, \U3|U08|LessThan2~10\, U3|U08|LessThan2~10, vga_top, 1
instance = comp, \U3|U08|Add3~62\, U3|U08|Add3~62, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~31\, U3|U08|timeSinceLastSpawn~31, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[31]\, U3|U08|\spawning:timeSinceLastSpawn[31], vga_top, 1
instance = comp, \U3|U08|Add3~64\, U3|U08|Add3~64, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~32\, U3|U08|timeSinceLastSpawn~32, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[32]\, U3|U08|\spawning:timeSinceLastSpawn[32], vga_top, 1
instance = comp, \U3|U08|Add3~66\, U3|U08|Add3~66, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~33\, U3|U08|timeSinceLastSpawn~33, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[33]\, U3|U08|\spawning:timeSinceLastSpawn[33], vga_top, 1
instance = comp, \U3|U08|Add3~68\, U3|U08|Add3~68, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~34\, U3|U08|timeSinceLastSpawn~34, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[34]\, U3|U08|\spawning:timeSinceLastSpawn[34], vga_top, 1
instance = comp, \U3|U08|Add3~70\, U3|U08|Add3~70, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~35\, U3|U08|timeSinceLastSpawn~35, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[35]\, U3|U08|\spawning:timeSinceLastSpawn[35], vga_top, 1
instance = comp, \U3|U08|Add3~72\, U3|U08|Add3~72, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~36\, U3|U08|timeSinceLastSpawn~36, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[36]\, U3|U08|\spawning:timeSinceLastSpawn[36], vga_top, 1
instance = comp, \U3|U08|Add3~74\, U3|U08|Add3~74, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~37\, U3|U08|timeSinceLastSpawn~37, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[37]\, U3|U08|\spawning:timeSinceLastSpawn[37], vga_top, 1
instance = comp, \U3|U08|Add3~76\, U3|U08|Add3~76, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~38\, U3|U08|timeSinceLastSpawn~38, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[38]\, U3|U08|\spawning:timeSinceLastSpawn[38], vga_top, 1
instance = comp, \U3|U08|Add3~78\, U3|U08|Add3~78, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~39\, U3|U08|timeSinceLastSpawn~39, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[39]\, U3|U08|\spawning:timeSinceLastSpawn[39], vga_top, 1
instance = comp, \U3|U08|Add3~80\, U3|U08|Add3~80, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~40\, U3|U08|timeSinceLastSpawn~40, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[40]\, U3|U08|\spawning:timeSinceLastSpawn[40], vga_top, 1
instance = comp, \U3|U08|Add3~82\, U3|U08|Add3~82, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~41\, U3|U08|timeSinceLastSpawn~41, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[41]\, U3|U08|\spawning:timeSinceLastSpawn[41], vga_top, 1
instance = comp, \U3|U08|Add3~84\, U3|U08|Add3~84, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~42\, U3|U08|timeSinceLastSpawn~42, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[42]\, U3|U08|\spawning:timeSinceLastSpawn[42], vga_top, 1
instance = comp, \U3|U08|Add3~86\, U3|U08|Add3~86, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~43\, U3|U08|timeSinceLastSpawn~43, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[43]\, U3|U08|\spawning:timeSinceLastSpawn[43], vga_top, 1
instance = comp, \U3|U08|Add3~88\, U3|U08|Add3~88, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~44\, U3|U08|timeSinceLastSpawn~44, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[44]\, U3|U08|\spawning:timeSinceLastSpawn[44], vga_top, 1
instance = comp, \U3|U08|Add3~90\, U3|U08|Add3~90, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~45\, U3|U08|timeSinceLastSpawn~45, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[45]\, U3|U08|\spawning:timeSinceLastSpawn[45], vga_top, 1
instance = comp, \U3|U08|Add3~92\, U3|U08|Add3~92, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~46\, U3|U08|timeSinceLastSpawn~46, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[46]\, U3|U08|\spawning:timeSinceLastSpawn[46], vga_top, 1
instance = comp, \U3|U08|Add3~94\, U3|U08|Add3~94, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~63\, U3|U08|timeSinceLastSpawn~63, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[47]\, U3|U08|\spawning:timeSinceLastSpawn[47], vga_top, 1
instance = comp, \U3|U08|Add3~96\, U3|U08|Add3~96, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~62\, U3|U08|timeSinceLastSpawn~62, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[48]\, U3|U08|\spawning:timeSinceLastSpawn[48], vga_top, 1
instance = comp, \U3|U08|Add3~98\, U3|U08|Add3~98, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~61\, U3|U08|timeSinceLastSpawn~61, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[49]\, U3|U08|\spawning:timeSinceLastSpawn[49], vga_top, 1
instance = comp, \U3|U08|Add3~100\, U3|U08|Add3~100, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~60\, U3|U08|timeSinceLastSpawn~60, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[50]\, U3|U08|\spawning:timeSinceLastSpawn[50], vga_top, 1
instance = comp, \U3|U08|Add3~102\, U3|U08|Add3~102, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~59\, U3|U08|timeSinceLastSpawn~59, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[51]\, U3|U08|\spawning:timeSinceLastSpawn[51], vga_top, 1
instance = comp, \U3|U08|Add3~104\, U3|U08|Add3~104, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~58\, U3|U08|timeSinceLastSpawn~58, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[52]\, U3|U08|\spawning:timeSinceLastSpawn[52], vga_top, 1
instance = comp, \U3|U08|Add3~106\, U3|U08|Add3~106, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~57\, U3|U08|timeSinceLastSpawn~57, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[53]\, U3|U08|\spawning:timeSinceLastSpawn[53], vga_top, 1
instance = comp, \U3|U08|Add3~108\, U3|U08|Add3~108, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~56\, U3|U08|timeSinceLastSpawn~56, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[54]\, U3|U08|\spawning:timeSinceLastSpawn[54], vga_top, 1
instance = comp, \U3|U08|Add3~110\, U3|U08|Add3~110, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~55\, U3|U08|timeSinceLastSpawn~55, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[55]\, U3|U08|\spawning:timeSinceLastSpawn[55], vga_top, 1
instance = comp, \U3|U08|Add3~112\, U3|U08|Add3~112, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~54\, U3|U08|timeSinceLastSpawn~54, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[56]\, U3|U08|\spawning:timeSinceLastSpawn[56], vga_top, 1
instance = comp, \U3|U08|Add3~114\, U3|U08|Add3~114, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~53\, U3|U08|timeSinceLastSpawn~53, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[57]\, U3|U08|\spawning:timeSinceLastSpawn[57], vga_top, 1
instance = comp, \U3|U08|Add3~116\, U3|U08|Add3~116, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~52\, U3|U08|timeSinceLastSpawn~52, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[58]\, U3|U08|\spawning:timeSinceLastSpawn[58], vga_top, 1
instance = comp, \U3|U08|Add3~118\, U3|U08|Add3~118, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~51\, U3|U08|timeSinceLastSpawn~51, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[59]\, U3|U08|\spawning:timeSinceLastSpawn[59], vga_top, 1
instance = comp, \U3|U08|Add3~120\, U3|U08|Add3~120, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~50\, U3|U08|timeSinceLastSpawn~50, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[60]\, U3|U08|\spawning:timeSinceLastSpawn[60], vga_top, 1
instance = comp, \U3|U08|Add3~122\, U3|U08|Add3~122, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~49\, U3|U08|timeSinceLastSpawn~49, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[61]\, U3|U08|\spawning:timeSinceLastSpawn[61], vga_top, 1
instance = comp, \U3|U08|Add3~124\, U3|U08|Add3~124, vga_top, 1
instance = comp, \U3|U08|timeSinceLastSpawn~48\, U3|U08|timeSinceLastSpawn~48, vga_top, 1
instance = comp, \U3|U08|spawning:timeSinceLastSpawn[62]\, U3|U08|\spawning:timeSinceLastSpawn[62], vga_top, 1
instance = comp, \U3|U08|Add3~126\, U3|U08|Add3~126, vga_top, 1
instance = comp, \U3|U08|LessThan2~16\, U3|U08|LessThan2~16, vga_top, 1
instance = comp, \U3|U08|LessThan2~17\, U3|U08|LessThan2~17, vga_top, 1
instance = comp, \U3|U08|LessThan2~18\, U3|U08|LessThan2~18, vga_top, 1
instance = comp, \U3|U08|LessThan2~19\, U3|U08|LessThan2~19, vga_top, 1
instance = comp, \U3|U08|LessThan2~20\, U3|U08|LessThan2~20, vga_top, 1
instance = comp, \U3|U08|LessThan2~13\, U3|U08|LessThan2~13, vga_top, 1
instance = comp, \U3|U08|LessThan2~11\, U3|U08|LessThan2~11, vga_top, 1
instance = comp, \U3|U08|LessThan2~12\, U3|U08|LessThan2~12, vga_top, 1
instance = comp, \U3|U08|LessThan2~14\, U3|U08|LessThan2~14, vga_top, 1
instance = comp, \U3|U08|LessThan2~15\, U3|U08|LessThan2~15, vga_top, 1
instance = comp, \U3|U08|LessThan2~21\, U3|U08|LessThan2~21, vga_top, 1
instance = comp, \U3|U08|spawn~0\, U3|U08|spawn~0, vga_top, 1
instance = comp, \U3|U08|spawn~reg0feeder\, U3|U08|spawn~reg0feeder, vga_top, 1
instance = comp, \U3|U08|spawn~reg0\, U3|U08|spawn~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[0]~32\, U3|U08|x_pos[0]~32, vga_top, 1
instance = comp, \U3|U08|x_pos[0]~reg0\, U3|U08|x_pos[0]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[1]~34\, U3|U08|x_pos[1]~34, vga_top, 1
instance = comp, \U3|U08|x_pos[1]~reg0\, U3|U08|x_pos[1]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[2]~36\, U3|U08|x_pos[2]~36, vga_top, 1
instance = comp, \U3|U08|x_pos[2]~reg0\, U3|U08|x_pos[2]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[3]~38\, U3|U08|x_pos[3]~38, vga_top, 1
instance = comp, \U3|U08|x_pos[3]~reg0\, U3|U08|x_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[4]~40\, U3|U08|x_pos[4]~40, vga_top, 1
instance = comp, \U3|U08|x_pos[4]~reg0\, U3|U08|x_pos[4]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[5]~42\, U3|U08|x_pos[5]~42, vga_top, 1
instance = comp, \U3|U08|x_pos[5]~reg0\, U3|U08|x_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[6]~44\, U3|U08|x_pos[6]~44, vga_top, 1
instance = comp, \U3|U08|x_pos[6]~reg0\, U3|U08|x_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[7]~46\, U3|U08|x_pos[7]~46, vga_top, 1
instance = comp, \U3|U08|x_pos[7]~reg0\, U3|U08|x_pos[7]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[8]~48\, U3|U08|x_pos[8]~48, vga_top, 1
instance = comp, \U3|U08|x_pos[8]~reg0\, U3|U08|x_pos[8]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[9]~50\, U3|U08|x_pos[9]~50, vga_top, 1
instance = comp, \U3|U08|x_pos[9]~reg0\, U3|U08|x_pos[9]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[10]~52\, U3|U08|x_pos[10]~52, vga_top, 1
instance = comp, \U3|U08|x_pos[10]~reg0\, U3|U08|x_pos[10]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[11]~54\, U3|U08|x_pos[11]~54, vga_top, 1
instance = comp, \U3|U08|x_pos[11]~reg0\, U3|U08|x_pos[11]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[12]~56\, U3|U08|x_pos[12]~56, vga_top, 1
instance = comp, \U3|U08|x_pos[12]~reg0\, U3|U08|x_pos[12]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[13]~58\, U3|U08|x_pos[13]~58, vga_top, 1
instance = comp, \U3|U08|x_pos[13]~reg0\, U3|U08|x_pos[13]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[14]~60\, U3|U08|x_pos[14]~60, vga_top, 1
instance = comp, \U3|U08|x_pos[14]~reg0\, U3|U08|x_pos[14]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[15]~62\, U3|U08|x_pos[15]~62, vga_top, 1
instance = comp, \U3|U08|x_pos[15]~reg0\, U3|U08|x_pos[15]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[16]~64\, U3|U08|x_pos[16]~64, vga_top, 1
instance = comp, \U3|U08|x_pos[16]~reg0\, U3|U08|x_pos[16]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[17]~66\, U3|U08|x_pos[17]~66, vga_top, 1
instance = comp, \U3|U08|x_pos[17]~reg0\, U3|U08|x_pos[17]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[18]~68\, U3|U08|x_pos[18]~68, vga_top, 1
instance = comp, \U3|U08|x_pos[18]~reg0\, U3|U08|x_pos[18]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[19]~70\, U3|U08|x_pos[19]~70, vga_top, 1
instance = comp, \U3|U08|x_pos[19]~reg0\, U3|U08|x_pos[19]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[20]~72\, U3|U08|x_pos[20]~72, vga_top, 1
instance = comp, \U3|U08|x_pos[20]~reg0\, U3|U08|x_pos[20]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[21]~74\, U3|U08|x_pos[21]~74, vga_top, 1
instance = comp, \U3|U08|x_pos[21]~reg0\, U3|U08|x_pos[21]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[22]~76\, U3|U08|x_pos[22]~76, vga_top, 1
instance = comp, \U3|U08|x_pos[22]~reg0\, U3|U08|x_pos[22]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[23]~78\, U3|U08|x_pos[23]~78, vga_top, 1
instance = comp, \U3|U08|x_pos[23]~reg0\, U3|U08|x_pos[23]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[24]~80\, U3|U08|x_pos[24]~80, vga_top, 1
instance = comp, \U3|U08|x_pos[24]~reg0\, U3|U08|x_pos[24]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[25]~82\, U3|U08|x_pos[25]~82, vga_top, 1
instance = comp, \U3|U08|x_pos[25]~reg0\, U3|U08|x_pos[25]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[26]~84\, U3|U08|x_pos[26]~84, vga_top, 1
instance = comp, \U3|U08|x_pos[26]~reg0\, U3|U08|x_pos[26]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[27]~86\, U3|U08|x_pos[27]~86, vga_top, 1
instance = comp, \U3|U08|x_pos[27]~reg0\, U3|U08|x_pos[27]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[28]~88\, U3|U08|x_pos[28]~88, vga_top, 1
instance = comp, \U3|U08|x_pos[28]~reg0\, U3|U08|x_pos[28]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[29]~90\, U3|U08|x_pos[29]~90, vga_top, 1
instance = comp, \U3|U08|x_pos[29]~reg0\, U3|U08|x_pos[29]~reg0, vga_top, 1
instance = comp, \U3|U08|x_pos[30]~92\, U3|U08|x_pos[30]~92, vga_top, 1
instance = comp, \U3|U08|x_pos[31]~94\, U3|U08|x_pos[31]~94, vga_top, 1
instance = comp, \U3|U08|x_pos[31]~reg0\, U3|U08|x_pos[31]~reg0, vga_top, 1
instance = comp, \U3|U08|RNG_instance[3]~feeder\, U3|U08|RNG_instance[3]~feeder, vga_top, 1
instance = comp, \U3|U08|RNG_instance[3]\, U3|U08|RNG_instance[3], vga_top, 1
instance = comp, \U3|U08|size_unsigned[2]\, U3|U08|size_unsigned[2], vga_top, 1
instance = comp, \U3|U08|size[2]~reg0feeder\, U3|U08|size[2]~reg0feeder, vga_top, 1
instance = comp, \U3|U08|size[2]~reg0\, U3|U08|size[2]~reg0, vga_top, 1
instance = comp, \U3|U08|RNG_instance[2]~feeder\, U3|U08|RNG_instance[2]~feeder, vga_top, 1
instance = comp, \U3|U08|RNG_instance[2]\, U3|U08|RNG_instance[2], vga_top, 1
instance = comp, \U3|U08|size_unsigned[1]~feeder\, U3|U08|size_unsigned[1]~feeder, vga_top, 1
instance = comp, \U3|U08|size_unsigned[1]\, U3|U08|size_unsigned[1], vga_top, 1
instance = comp, \U3|U08|size[1]~reg0feeder\, U3|U08|size[1]~reg0feeder, vga_top, 1
instance = comp, \U3|U08|size[1]~reg0\, U3|U08|size[1]~reg0, vga_top, 1
instance = comp, \U3|U08|RNG_instance[1]~feeder\, U3|U08|RNG_instance[1]~feeder, vga_top, 1
instance = comp, \U3|U08|RNG_instance[1]\, U3|U08|RNG_instance[1], vga_top, 1
instance = comp, \U3|U08|size_unsigned[0]~feeder\, U3|U08|size_unsigned[0]~feeder, vga_top, 1
instance = comp, \U3|U08|size_unsigned[0]\, U3|U08|size_unsigned[0], vga_top, 1
instance = comp, \U3|U08|size[0]~reg0\, U3|U08|size[0]~reg0, vga_top, 1
instance = comp, \U3|Add111~0\, U3|Add111~0, vga_top, 1
instance = comp, \U3|Add111~2\, U3|Add111~2, vga_top, 1
instance = comp, \U3|Add111~4\, U3|Add111~4, vga_top, 1
instance = comp, \U3|Add111~6\, U3|Add111~6, vga_top, 1
instance = comp, \U3|Add111~8\, U3|Add111~8, vga_top, 1
instance = comp, \U3|Add111~10\, U3|Add111~10, vga_top, 1
instance = comp, \U3|Add111~12\, U3|Add111~12, vga_top, 1
instance = comp, \U3|Add111~14\, U3|Add111~14, vga_top, 1
instance = comp, \U3|Add111~16\, U3|Add111~16, vga_top, 1
instance = comp, \U3|Add111~18\, U3|Add111~18, vga_top, 1
instance = comp, \U3|Add111~20\, U3|Add111~20, vga_top, 1
instance = comp, \U3|Add111~22\, U3|Add111~22, vga_top, 1
instance = comp, \U3|Add111~24\, U3|Add111~24, vga_top, 1
instance = comp, \U3|Add111~26\, U3|Add111~26, vga_top, 1
instance = comp, \U3|Add111~28\, U3|Add111~28, vga_top, 1
instance = comp, \U3|Add111~30\, U3|Add111~30, vga_top, 1
instance = comp, \U3|Add111~32\, U3|Add111~32, vga_top, 1
instance = comp, \U3|Add111~34\, U3|Add111~34, vga_top, 1
instance = comp, \U3|Add111~36\, U3|Add111~36, vga_top, 1
instance = comp, \U3|Add111~38\, U3|Add111~38, vga_top, 1
instance = comp, \U3|Add111~40\, U3|Add111~40, vga_top, 1
instance = comp, \U3|Add111~42\, U3|Add111~42, vga_top, 1
instance = comp, \U3|Add111~44\, U3|Add111~44, vga_top, 1
instance = comp, \U3|Add111~46\, U3|Add111~46, vga_top, 1
instance = comp, \U3|Add111~48\, U3|Add111~48, vga_top, 1
instance = comp, \U3|Add111~50\, U3|Add111~50, vga_top, 1
instance = comp, \U3|Add111~52\, U3|Add111~52, vga_top, 1
instance = comp, \U3|Add111~54\, U3|Add111~54, vga_top, 1
instance = comp, \U3|LessThan115~1\, U3|LessThan115~1, vga_top, 1
instance = comp, \U3|LessThan115~3\, U3|LessThan115~3, vga_top, 1
instance = comp, \U3|LessThan115~5\, U3|LessThan115~5, vga_top, 1
instance = comp, \U3|LessThan115~7\, U3|LessThan115~7, vga_top, 1
instance = comp, \U3|LessThan115~9\, U3|LessThan115~9, vga_top, 1
instance = comp, \U3|LessThan115~11\, U3|LessThan115~11, vga_top, 1
instance = comp, \U3|LessThan115~13\, U3|LessThan115~13, vga_top, 1
instance = comp, \U3|LessThan115~15\, U3|LessThan115~15, vga_top, 1
instance = comp, \U3|LessThan115~17\, U3|LessThan115~17, vga_top, 1
instance = comp, \U3|LessThan115~19\, U3|LessThan115~19, vga_top, 1
instance = comp, \U3|LessThan115~21\, U3|LessThan115~21, vga_top, 1
instance = comp, \U3|LessThan115~23\, U3|LessThan115~23, vga_top, 1
instance = comp, \U3|LessThan115~25\, U3|LessThan115~25, vga_top, 1
instance = comp, \U3|LessThan115~27\, U3|LessThan115~27, vga_top, 1
instance = comp, \U3|LessThan115~29\, U3|LessThan115~29, vga_top, 1
instance = comp, \U3|LessThan115~31\, U3|LessThan115~31, vga_top, 1
instance = comp, \U3|LessThan115~33\, U3|LessThan115~33, vga_top, 1
instance = comp, \U3|LessThan115~35\, U3|LessThan115~35, vga_top, 1
instance = comp, \U3|LessThan115~37\, U3|LessThan115~37, vga_top, 1
instance = comp, \U3|LessThan115~39\, U3|LessThan115~39, vga_top, 1
instance = comp, \U3|LessThan115~41\, U3|LessThan115~41, vga_top, 1
instance = comp, \U3|LessThan115~43\, U3|LessThan115~43, vga_top, 1
instance = comp, \U3|LessThan115~45\, U3|LessThan115~45, vga_top, 1
instance = comp, \U3|LessThan115~47\, U3|LessThan115~47, vga_top, 1
instance = comp, \U3|LessThan115~49\, U3|LessThan115~49, vga_top, 1
instance = comp, \U3|LessThan115~51\, U3|LessThan115~51, vga_top, 1
instance = comp, \U3|LessThan115~53\, U3|LessThan115~53, vga_top, 1
instance = comp, \U3|LessThan115~55\, U3|LessThan115~55, vga_top, 1
instance = comp, \U3|LessThan115~56\, U3|LessThan115~56, vga_top, 1
instance = comp, \U3|alien~6\, U3|alien~6, vga_top, 1
instance = comp, \U3|alien[6].collision\, U3|alien[6].collision, vga_top, 1
instance = comp, \U3|U08|alive~0\, U3|U08|alive~0, vga_top, 1
instance = comp, \U3|U08|alive~reg0feeder\, U3|U08|alive~reg0feeder, vga_top, 1
instance = comp, \U3|U08|alive~reg0\, U3|U08|alive~reg0, vga_top, 1
instance = comp, \U3|U08|y_pos[7]~0\, U3|U08|y_pos[7]~0, vga_top, 1
instance = comp, \U3|U08|movement:fast[0]\, U3|U08|\movement:fast[0], vga_top, 1
instance = comp, \U3|U08|movement:fast[1]~1\, U3|U08|\movement:fast[1]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[1]\, U3|U08|\movement:fast[1], vga_top, 1
instance = comp, \U3|U08|movement:fast[2]~1\, U3|U08|\movement:fast[2]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[2]\, U3|U08|\movement:fast[2], vga_top, 1
instance = comp, \U3|U08|movement:fast[3]~1\, U3|U08|\movement:fast[3]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[3]\, U3|U08|\movement:fast[3], vga_top, 1
instance = comp, \U3|U08|movement:fast[4]~1\, U3|U08|\movement:fast[4]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[4]\, U3|U08|\movement:fast[4], vga_top, 1
instance = comp, \U3|U08|movement:fast[5]~1\, U3|U08|\movement:fast[5]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[5]\, U3|U08|\movement:fast[5], vga_top, 1
instance = comp, \U3|U08|movement:fast[6]~1\, U3|U08|\movement:fast[6]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[6]\, U3|U08|\movement:fast[6], vga_top, 1
instance = comp, \U3|U08|movement:fast[7]~1\, U3|U08|\movement:fast[7]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[7]\, U3|U08|\movement:fast[7], vga_top, 1
instance = comp, \U3|U08|movement:fast[8]~1\, U3|U08|\movement:fast[8]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[8]\, U3|U08|\movement:fast[8], vga_top, 1
instance = comp, \U3|U08|movement:fast[9]~1\, U3|U08|\movement:fast[9]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[9]\, U3|U08|\movement:fast[9], vga_top, 1
instance = comp, \U3|U08|movement:fast[10]~1\, U3|U08|\movement:fast[10]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[10]\, U3|U08|\movement:fast[10], vga_top, 1
instance = comp, \U3|U08|movement:fast[11]~1\, U3|U08|\movement:fast[11]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[11]\, U3|U08|\movement:fast[11], vga_top, 1
instance = comp, \U3|U08|movement:fast[12]~1\, U3|U08|\movement:fast[12]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[12]\, U3|U08|\movement:fast[12], vga_top, 1
instance = comp, \U3|U08|movement:fast[13]~1\, U3|U08|\movement:fast[13]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[13]\, U3|U08|\movement:fast[13], vga_top, 1
instance = comp, \U3|U08|movement:fast[14]~1\, U3|U08|\movement:fast[14]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[14]\, U3|U08|\movement:fast[14], vga_top, 1
instance = comp, \U3|U08|movement:fast[15]~1\, U3|U08|\movement:fast[15]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[15]\, U3|U08|\movement:fast[15], vga_top, 1
instance = comp, \U3|U08|movement:fast[16]~1\, U3|U08|\movement:fast[16]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[16]\, U3|U08|\movement:fast[16], vga_top, 1
instance = comp, \U3|U08|movement:fast[17]~1\, U3|U08|\movement:fast[17]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[17]\, U3|U08|\movement:fast[17], vga_top, 1
instance = comp, \U3|U08|movement:fast[18]~1\, U3|U08|\movement:fast[18]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[18]\, U3|U08|\movement:fast[18], vga_top, 1
instance = comp, \U3|U08|movement:fast[19]~1\, U3|U08|\movement:fast[19]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[19]\, U3|U08|\movement:fast[19], vga_top, 1
instance = comp, \U3|U08|movement:fast[20]~1\, U3|U08|\movement:fast[20]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[20]\, U3|U08|\movement:fast[20], vga_top, 1
instance = comp, \U3|U08|movement:fast[21]~1\, U3|U08|\movement:fast[21]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[21]\, U3|U08|\movement:fast[21], vga_top, 1
instance = comp, \U3|U08|movement:fast[22]~1\, U3|U08|\movement:fast[22]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[22]\, U3|U08|\movement:fast[22], vga_top, 1
instance = comp, \U3|U08|movement:fast[23]~1\, U3|U08|\movement:fast[23]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[23]\, U3|U08|\movement:fast[23], vga_top, 1
instance = comp, \U3|U08|movement:fast[24]~1\, U3|U08|\movement:fast[24]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[24]\, U3|U08|\movement:fast[24], vga_top, 1
instance = comp, \U3|U08|movement:fast[25]~1\, U3|U08|\movement:fast[25]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[25]\, U3|U08|\movement:fast[25], vga_top, 1
instance = comp, \U3|U08|movement:fast[26]~1\, U3|U08|\movement:fast[26]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[26]\, U3|U08|\movement:fast[26], vga_top, 1
instance = comp, \U3|U08|movement:fast[27]~1\, U3|U08|\movement:fast[27]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[27]\, U3|U08|\movement:fast[27], vga_top, 1
instance = comp, \U3|U08|movement:fast[28]~1\, U3|U08|\movement:fast[28]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[28]\, U3|U08|\movement:fast[28], vga_top, 1
instance = comp, \U3|U08|movement:fast[29]~1\, U3|U08|\movement:fast[29]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[29]\, U3|U08|\movement:fast[29], vga_top, 1
instance = comp, \U3|U08|movement:fast[30]~1\, U3|U08|\movement:fast[30]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[30]\, U3|U08|\movement:fast[30], vga_top, 1
instance = comp, \U3|U08|LessThan1~8\, U3|U08|LessThan1~8, vga_top, 1
instance = comp, \U3|U08|LessThan1~9\, U3|U08|LessThan1~9, vga_top, 1
instance = comp, \U3|U08|movement:fast[31]~1\, U3|U08|\movement:fast[31]~1, vga_top, 1
instance = comp, \U3|U08|movement:fast[31]\, U3|U08|\movement:fast[31], vga_top, 1
instance = comp, \U3|U08|LessThan1~0\, U3|U08|LessThan1~0, vga_top, 1
instance = comp, \U3|U08|LessThan1~1\, U3|U08|LessThan1~1, vga_top, 1
instance = comp, \U3|U08|LessThan1~2\, U3|U08|LessThan1~2, vga_top, 1
instance = comp, \U3|U08|LessThan1~6\, U3|U08|LessThan1~6, vga_top, 1
instance = comp, \U3|U08|LessThan1~5\, U3|U08|LessThan1~5, vga_top, 1
instance = comp, \U3|U08|LessThan1~3\, U3|U08|LessThan1~3, vga_top, 1
instance = comp, \U3|U08|LessThan1~4\, U3|U08|LessThan1~4, vga_top, 1
instance = comp, \U3|U08|LessThan1~7\, U3|U08|LessThan1~7, vga_top, 1
instance = comp, \U3|U08|LessThan1~10\, U3|U08|LessThan1~10, vga_top, 1
instance = comp, \U3|U08|x_pos[30]~reg0\, U3|U08|x_pos[30]~reg0, vga_top, 1
instance = comp, \U3|Add36~0\, U3|Add36~0, vga_top, 1
instance = comp, \U3|Add36~2\, U3|Add36~2, vga_top, 1
instance = comp, \U3|Add36~4\, U3|Add36~4, vga_top, 1
instance = comp, \U3|Add36~6\, U3|Add36~6, vga_top, 1
instance = comp, \U3|Add38~0\, U3|Add38~0, vga_top, 1
instance = comp, \U3|Add38~2\, U3|Add38~2, vga_top, 1
instance = comp, \U3|Add38~4\, U3|Add38~4, vga_top, 1
instance = comp, \U3|Add38~6\, U3|Add38~6, vga_top, 1
instance = comp, \U3|Add38~8\, U3|Add38~8, vga_top, 1
instance = comp, \U3|Add38~10\, U3|Add38~10, vga_top, 1
instance = comp, \U3|Add38~12\, U3|Add38~12, vga_top, 1
instance = comp, \U3|Add38~14\, U3|Add38~14, vga_top, 1
instance = comp, \U3|Add38~16\, U3|Add38~16, vga_top, 1
instance = comp, \U3|Add38~18\, U3|Add38~18, vga_top, 1
instance = comp, \U3|Add38~20\, U3|Add38~20, vga_top, 1
instance = comp, \U3|Add38~22\, U3|Add38~22, vga_top, 1
instance = comp, \U3|Add38~24\, U3|Add38~24, vga_top, 1
instance = comp, \U3|Add38~26\, U3|Add38~26, vga_top, 1
instance = comp, \U3|Add38~28\, U3|Add38~28, vga_top, 1
instance = comp, \U3|Add38~30\, U3|Add38~30, vga_top, 1
instance = comp, \U3|Add38~32\, U3|Add38~32, vga_top, 1
instance = comp, \U3|Add38~34\, U3|Add38~34, vga_top, 1
instance = comp, \U3|Add38~36\, U3|Add38~36, vga_top, 1
instance = comp, \U3|Add38~38\, U3|Add38~38, vga_top, 1
instance = comp, \U3|Add38~40\, U3|Add38~40, vga_top, 1
instance = comp, \U3|Add38~42\, U3|Add38~42, vga_top, 1
instance = comp, \U3|Add38~44\, U3|Add38~44, vga_top, 1
instance = comp, \U3|Add38~46\, U3|Add38~46, vga_top, 1
instance = comp, \U3|Add38~48\, U3|Add38~48, vga_top, 1
instance = comp, \U3|Add38~50\, U3|Add38~50, vga_top, 1
instance = comp, \U3|Add38~52\, U3|Add38~52, vga_top, 1
instance = comp, \U3|Add38~54\, U3|Add38~54, vga_top, 1
instance = comp, \U3|Add38~56\, U3|Add38~56, vga_top, 1
instance = comp, \U3|U08|y_pos~1\, U3|U08|y_pos~1, vga_top, 1
instance = comp, \U3|U08|y_pos[6]~reg0feeder\, U3|U08|y_pos[6]~reg0feeder, vga_top, 1
instance = comp, \U3|U08|y_pos[6]~reg0\, U3|U08|y_pos[6]~reg0, vga_top, 1
instance = comp, \U3|U08|y_pos~2\, U3|U08|y_pos~2, vga_top, 1
instance = comp, \U3|U08|y_pos[5]~reg0\, U3|U08|y_pos[5]~reg0, vga_top, 1
instance = comp, \U3|U08|y_pos~3\, U3|U08|y_pos~3, vga_top, 1
instance = comp, \U3|U08|y_pos[3]~reg0\, U3|U08|y_pos[3]~reg0, vga_top, 1
instance = comp, \U3|U08|y_pos~4\, U3|U08|y_pos~4, vga_top, 1
instance = comp, \U3|U08|y_pos[0]~reg0\, U3|U08|y_pos[0]~reg0, vga_top, 1
instance = comp, \U3|LessThan42~1\, U3|LessThan42~1, vga_top, 1
instance = comp, \U3|LessThan42~3\, U3|LessThan42~3, vga_top, 1
instance = comp, \U3|LessThan42~5\, U3|LessThan42~5, vga_top, 1
instance = comp, \U3|LessThan42~7\, U3|LessThan42~7, vga_top, 1
instance = comp, \U3|LessThan42~9\, U3|LessThan42~9, vga_top, 1
instance = comp, \U3|LessThan42~11\, U3|LessThan42~11, vga_top, 1
instance = comp, \U3|LessThan42~13\, U3|LessThan42~13, vga_top, 1
instance = comp, \U3|LessThan42~15\, U3|LessThan42~15, vga_top, 1
instance = comp, \U3|LessThan42~16\, U3|LessThan42~16, vga_top, 1
instance = comp, \U3|Add37~0\, U3|Add37~0, vga_top, 1
instance = comp, \U3|Add37~2\, U3|Add37~2, vga_top, 1
instance = comp, \U3|Add37~4\, U3|Add37~4, vga_top, 1
instance = comp, \U3|Add37~6\, U3|Add37~6, vga_top, 1
instance = comp, \U3|Add37~8\, U3|Add37~8, vga_top, 1
instance = comp, \U3|LessThan43~1\, U3|LessThan43~1, vga_top, 1
instance = comp, \U3|LessThan43~3\, U3|LessThan43~3, vga_top, 1
instance = comp, \U3|LessThan43~5\, U3|LessThan43~5, vga_top, 1
instance = comp, \U3|LessThan43~7\, U3|LessThan43~7, vga_top, 1
instance = comp, \U3|LessThan43~9\, U3|LessThan43~9, vga_top, 1
instance = comp, \U3|LessThan43~11\, U3|LessThan43~11, vga_top, 1
instance = comp, \U3|LessThan43~13\, U3|LessThan43~13, vga_top, 1
instance = comp, \U3|LessThan43~15\, U3|LessThan43~15, vga_top, 1
instance = comp, \U3|LessThan43~16\, U3|LessThan43~16, vga_top, 1
instance = comp, \U3|LessThan44~25\, U3|LessThan44~25, vga_top, 1
instance = comp, \U3|LessThan44~22\, U3|LessThan44~22, vga_top, 1
instance = comp, \U3|LessThan44~21\, U3|LessThan44~21, vga_top, 1
instance = comp, \U3|LessThan44~23\, U3|LessThan44~23, vga_top, 1
instance = comp, \U3|LessThan44~1\, U3|LessThan44~1, vga_top, 1
instance = comp, \U3|LessThan44~3\, U3|LessThan44~3, vga_top, 1
instance = comp, \U3|LessThan44~5\, U3|LessThan44~5, vga_top, 1
instance = comp, \U3|LessThan44~7\, U3|LessThan44~7, vga_top, 1
instance = comp, \U3|LessThan44~9\, U3|LessThan44~9, vga_top, 1
instance = comp, \U3|LessThan44~11\, U3|LessThan44~11, vga_top, 1
instance = comp, \U3|LessThan44~13\, U3|LessThan44~13, vga_top, 1
instance = comp, \U3|LessThan44~15\, U3|LessThan44~15, vga_top, 1
instance = comp, \U3|LessThan44~17\, U3|LessThan44~17, vga_top, 1
instance = comp, \U3|LessThan44~18\, U3|LessThan44~18, vga_top, 1
instance = comp, \U3|LessThan44~20\, U3|LessThan44~20, vga_top, 1
instance = comp, \U3|LessThan44~24\, U3|LessThan44~24, vga_top, 1
instance = comp, \U3|LessThan44~26\, U3|LessThan44~26, vga_top, 1
instance = comp, \U3|colorconcat~331\, U3|colorconcat~331, vga_top, 1
instance = comp, \U3|colorconcat~332\, U3|colorconcat~332, vga_top, 1
instance = comp, \U3|LessThan45~0\, U3|LessThan45~0, vga_top, 1
instance = comp, \U3|colorconcat~327\, U3|colorconcat~327, vga_top, 1
instance = comp, \U3|LessThan45~22\, U3|LessThan45~22, vga_top, 1
instance = comp, \U3|LessThan45~1\, U3|LessThan45~1, vga_top, 1
instance = comp, \U3|colorconcat~328\, U3|colorconcat~328, vga_top, 1
instance = comp, \U3|LessThan45~3\, U3|LessThan45~3, vga_top, 1
instance = comp, \U3|LessThan45~5\, U3|LessThan45~5, vga_top, 1
instance = comp, \U3|LessThan45~7\, U3|LessThan45~7, vga_top, 1
instance = comp, \U3|LessThan45~9\, U3|LessThan45~9, vga_top, 1
instance = comp, \U3|LessThan45~11\, U3|LessThan45~11, vga_top, 1
instance = comp, \U3|LessThan45~13\, U3|LessThan45~13, vga_top, 1
instance = comp, \U3|LessThan45~15\, U3|LessThan45~15, vga_top, 1
instance = comp, \U3|LessThan45~17\, U3|LessThan45~17, vga_top, 1
instance = comp, \U3|LessThan45~19\, U3|LessThan45~19, vga_top, 1
instance = comp, \U3|LessThan45~20\, U3|LessThan45~20, vga_top, 1
instance = comp, \U3|colorconcat~329\, U3|colorconcat~329, vga_top, 1
instance = comp, \U3|colorconcat~330\, U3|colorconcat~330, vga_top, 1
instance = comp, \U3|colorconcat~333\, U3|colorconcat~333, vga_top, 1
instance = comp, \U3|colorconcat~339\, U3|colorconcat~339, vga_top, 1
instance = comp, \U3|colorconcat~363\, U3|colorconcat~363, vga_top, 1
instance = comp, \U3|p_proj.x[17][0]~1728\, U3|p_proj.x[17][0]~1728, vga_top, 1
instance = comp, \U3|p_proj.hs1[17]~feeder\, U3|p_proj.hs1[17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[17]~feeder\, U3|p_proj.hs2[17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[17]\, U3|p_proj.hs2[17], vga_top, 1
instance = comp, \U3|Decoder0~28\, U3|Decoder0~28, vga_top, 1
instance = comp, \U3|p_proj.hs1[17]\, U3|p_proj.hs1[17], vga_top, 1
instance = comp, \U3|p_proj.x[17][0]\, U3|p_proj.x[17][0], vga_top, 1
instance = comp, \U3|p_proj.x[17][1]~1730\, U3|p_proj.x[17][1]~1730, vga_top, 1
instance = comp, \U3|p_proj.x[17][1]\, U3|p_proj.x[17][1], vga_top, 1
instance = comp, \U3|p_proj.x[17][2]~1732\, U3|p_proj.x[17][2]~1732, vga_top, 1
instance = comp, \U3|p_proj.x[17][2]\, U3|p_proj.x[17][2], vga_top, 1
instance = comp, \U3|p_proj.x[17][3]~1734\, U3|p_proj.x[17][3]~1734, vga_top, 1
instance = comp, \U3|p_proj.x[17][3]\, U3|p_proj.x[17][3], vga_top, 1
instance = comp, \U3|p_proj.x[17][4]~1736\, U3|p_proj.x[17][4]~1736, vga_top, 1
instance = comp, \U3|p_proj.x[17][4]\, U3|p_proj.x[17][4], vga_top, 1
instance = comp, \U3|p_proj.x[17][5]~1738\, U3|p_proj.x[17][5]~1738, vga_top, 1
instance = comp, \U3|p_proj.x[17][5]\, U3|p_proj.x[17][5], vga_top, 1
instance = comp, \U3|p_proj.x[17][6]~1740\, U3|p_proj.x[17][6]~1740, vga_top, 1
instance = comp, \U3|p_proj.x[17][6]\, U3|p_proj.x[17][6], vga_top, 1
instance = comp, \U3|p_proj.x[17][7]~1742\, U3|p_proj.x[17][7]~1742, vga_top, 1
instance = comp, \U3|p_proj.x[17][7]\, U3|p_proj.x[17][7], vga_top, 1
instance = comp, \U3|p_proj.x[17][8]~1744\, U3|p_proj.x[17][8]~1744, vga_top, 1
instance = comp, \U3|p_proj.x[17][8]\, U3|p_proj.x[17][8], vga_top, 1
instance = comp, \U3|p_proj.x[17][9]~1746\, U3|p_proj.x[17][9]~1746, vga_top, 1
instance = comp, \U3|p_proj.x[17][9]\, U3|p_proj.x[17][9], vga_top, 1
instance = comp, \U3|p_proj.x[17][10]~1748\, U3|p_proj.x[17][10]~1748, vga_top, 1
instance = comp, \U3|p_proj.x[17][10]\, U3|p_proj.x[17][10], vga_top, 1
instance = comp, \U3|p_proj.x[17][11]~1750\, U3|p_proj.x[17][11]~1750, vga_top, 1
instance = comp, \U3|p_proj.x[17][11]\, U3|p_proj.x[17][11], vga_top, 1
instance = comp, \U3|p_proj.x[17][12]~1752\, U3|p_proj.x[17][12]~1752, vga_top, 1
instance = comp, \U3|p_proj.x[17][12]\, U3|p_proj.x[17][12], vga_top, 1
instance = comp, \U3|p_proj.x[17][13]~1754\, U3|p_proj.x[17][13]~1754, vga_top, 1
instance = comp, \U3|p_proj.x[17][13]\, U3|p_proj.x[17][13], vga_top, 1
instance = comp, \U3|p_proj.x[17][14]~1756\, U3|p_proj.x[17][14]~1756, vga_top, 1
instance = comp, \U3|p_proj.x[17][14]\, U3|p_proj.x[17][14], vga_top, 1
instance = comp, \U3|p_proj.x[17][15]~1758\, U3|p_proj.x[17][15]~1758, vga_top, 1
instance = comp, \U3|p_proj.x[17][15]\, U3|p_proj.x[17][15], vga_top, 1
instance = comp, \U3|p_proj.x[17][16]~1760\, U3|p_proj.x[17][16]~1760, vga_top, 1
instance = comp, \U3|p_proj.x[17][16]\, U3|p_proj.x[17][16], vga_top, 1
instance = comp, \U3|p_proj.x[17][17]~1762\, U3|p_proj.x[17][17]~1762, vga_top, 1
instance = comp, \U3|p_proj.x[17][17]\, U3|p_proj.x[17][17], vga_top, 1
instance = comp, \U3|p_proj.x[17][18]~1764\, U3|p_proj.x[17][18]~1764, vga_top, 1
instance = comp, \U3|p_proj.x[17][18]\, U3|p_proj.x[17][18], vga_top, 1
instance = comp, \U3|p_proj.x[17][19]~1766\, U3|p_proj.x[17][19]~1766, vga_top, 1
instance = comp, \U3|p_proj.x[17][19]\, U3|p_proj.x[17][19], vga_top, 1
instance = comp, \U3|p_proj.x[17][20]~1768\, U3|p_proj.x[17][20]~1768, vga_top, 1
instance = comp, \U3|p_proj.x[17][20]\, U3|p_proj.x[17][20], vga_top, 1
instance = comp, \U3|p_proj.x[17][21]~1770\, U3|p_proj.x[17][21]~1770, vga_top, 1
instance = comp, \U3|p_proj.x[17][21]\, U3|p_proj.x[17][21], vga_top, 1
instance = comp, \U3|p_proj.x[17][22]~1772\, U3|p_proj.x[17][22]~1772, vga_top, 1
instance = comp, \U3|p_proj.x[17][22]\, U3|p_proj.x[17][22], vga_top, 1
instance = comp, \U3|p_proj.x[17][23]~1774\, U3|p_proj.x[17][23]~1774, vga_top, 1
instance = comp, \U3|p_proj.x[17][23]\, U3|p_proj.x[17][23], vga_top, 1
instance = comp, \U3|p_proj.x[17][24]~1776\, U3|p_proj.x[17][24]~1776, vga_top, 1
instance = comp, \U3|p_proj.x[17][24]\, U3|p_proj.x[17][24], vga_top, 1
instance = comp, \U3|p_proj.x[17][25]~1778\, U3|p_proj.x[17][25]~1778, vga_top, 1
instance = comp, \U3|p_proj.x[17][25]\, U3|p_proj.x[17][25], vga_top, 1
instance = comp, \U3|Add71~0\, U3|Add71~0, vga_top, 1
instance = comp, \U3|Add71~2\, U3|Add71~2, vga_top, 1
instance = comp, \U3|Add71~4\, U3|Add71~4, vga_top, 1
instance = comp, \U3|Add71~6\, U3|Add71~6, vga_top, 1
instance = comp, \U3|Add71~8\, U3|Add71~8, vga_top, 1
instance = comp, \U3|Add71~10\, U3|Add71~10, vga_top, 1
instance = comp, \U3|Add71~12\, U3|Add71~12, vga_top, 1
instance = comp, \U3|Add71~14\, U3|Add71~14, vga_top, 1
instance = comp, \U3|Add71~16\, U3|Add71~16, vga_top, 1
instance = comp, \U3|Add71~18\, U3|Add71~18, vga_top, 1
instance = comp, \U3|Add71~20\, U3|Add71~20, vga_top, 1
instance = comp, \U3|Add71~22\, U3|Add71~22, vga_top, 1
instance = comp, \U3|Add71~24\, U3|Add71~24, vga_top, 1
instance = comp, \U3|Add71~26\, U3|Add71~26, vga_top, 1
instance = comp, \U3|Add71~28\, U3|Add71~28, vga_top, 1
instance = comp, \U3|Add71~30\, U3|Add71~30, vga_top, 1
instance = comp, \U3|Add71~32\, U3|Add71~32, vga_top, 1
instance = comp, \U3|Add71~34\, U3|Add71~34, vga_top, 1
instance = comp, \U3|Add71~36\, U3|Add71~36, vga_top, 1
instance = comp, \U3|Add71~38\, U3|Add71~38, vga_top, 1
instance = comp, \U3|Add71~40\, U3|Add71~40, vga_top, 1
instance = comp, \U3|Add71~42\, U3|Add71~42, vga_top, 1
instance = comp, \U3|Add71~44\, U3|Add71~44, vga_top, 1
instance = comp, \U3|p_proj.x[17][26]~1780\, U3|p_proj.x[17][26]~1780, vga_top, 1
instance = comp, \U3|p_proj.x[17][26]\, U3|p_proj.x[17][26], vga_top, 1
instance = comp, \U3|Add71~46\, U3|Add71~46, vga_top, 1
instance = comp, \U3|LessThan101~25\, U3|LessThan101~25, vga_top, 1
instance = comp, \U3|p_proj.x[17][27]~1782\, U3|p_proj.x[17][27]~1782, vga_top, 1
instance = comp, \U3|p_proj.x[17][27]\, U3|p_proj.x[17][27], vga_top, 1
instance = comp, \U3|p_proj.x[17][28]~1784\, U3|p_proj.x[17][28]~1784, vga_top, 1
instance = comp, \U3|p_proj.x[17][28]\, U3|p_proj.x[17][28], vga_top, 1
instance = comp, \U3|p_proj.x[17][29]~1786\, U3|p_proj.x[17][29]~1786, vga_top, 1
instance = comp, \U3|p_proj.x[17][29]\, U3|p_proj.x[17][29], vga_top, 1
instance = comp, \U3|p_proj.x[17][30]~1788\, U3|p_proj.x[17][30]~1788, vga_top, 1
instance = comp, \U3|p_proj.x[17][30]\, U3|p_proj.x[17][30], vga_top, 1
instance = comp, \U3|Add71~48\, U3|Add71~48, vga_top, 1
instance = comp, \U3|Add71~50\, U3|Add71~50, vga_top, 1
instance = comp, \U3|Add71~52\, U3|Add71~52, vga_top, 1
instance = comp, \U3|Add71~54\, U3|Add71~54, vga_top, 1
instance = comp, \U3|LessThan101~26\, U3|LessThan101~26, vga_top, 1
instance = comp, \U3|LessThan101~23\, U3|LessThan101~23, vga_top, 1
instance = comp, \U3|LessThan101~22\, U3|LessThan101~22, vga_top, 1
instance = comp, \U3|LessThan101~20\, U3|LessThan101~20, vga_top, 1
instance = comp, \U3|LessThan101~1\, U3|LessThan101~1, vga_top, 1
instance = comp, \U3|LessThan101~3\, U3|LessThan101~3, vga_top, 1
instance = comp, \U3|LessThan101~5\, U3|LessThan101~5, vga_top, 1
instance = comp, \U3|LessThan101~7\, U3|LessThan101~7, vga_top, 1
instance = comp, \U3|LessThan101~9\, U3|LessThan101~9, vga_top, 1
instance = comp, \U3|LessThan101~11\, U3|LessThan101~11, vga_top, 1
instance = comp, \U3|LessThan101~13\, U3|LessThan101~13, vga_top, 1
instance = comp, \U3|LessThan101~15\, U3|LessThan101~15, vga_top, 1
instance = comp, \U3|LessThan101~17\, U3|LessThan101~17, vga_top, 1
instance = comp, \U3|LessThan101~18\, U3|LessThan101~18, vga_top, 1
instance = comp, \U3|p_proj.x[17][31]~1790\, U3|p_proj.x[17][31]~1790, vga_top, 1
instance = comp, \U3|p_proj.x[17][31]\, U3|p_proj.x[17][31], vga_top, 1
instance = comp, \U3|Add71~56\, U3|Add71~56, vga_top, 1
instance = comp, \U3|LessThan101~21\, U3|LessThan101~21, vga_top, 1
instance = comp, \U3|LessThan101~24\, U3|LessThan101~24, vga_top, 1
instance = comp, \U3|p_proj.y[17][24]~feeder\, U3|p_proj.y[17][24]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][24]\, U3|p_proj.y[17][24], vga_top, 1
instance = comp, \U3|p_proj.y[17][23]~feeder\, U3|p_proj.y[17][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][23]\, U3|p_proj.y[17][23], vga_top, 1
instance = comp, \U3|p_proj.y[17][25]\, U3|p_proj.y[17][25], vga_top, 1
instance = comp, \U3|p_proj.y[17][22]~feeder\, U3|p_proj.y[17][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][22]\, U3|p_proj.y[17][22], vga_top, 1
instance = comp, \U3|colorconcat~375\, U3|colorconcat~375, vga_top, 1
instance = comp, \U3|p_proj.y[17][19]~feeder\, U3|p_proj.y[17][19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][19]\, U3|p_proj.y[17][19], vga_top, 1
instance = comp, \U3|p_proj.y[17][20]~feeder\, U3|p_proj.y[17][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][20]\, U3|p_proj.y[17][20], vga_top, 1
instance = comp, \U3|p_proj.y[17][21]\, U3|p_proj.y[17][21], vga_top, 1
instance = comp, \U3|p_proj.y[17][18]~feeder\, U3|p_proj.y[17][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][18]\, U3|p_proj.y[17][18], vga_top, 1
instance = comp, \U3|colorconcat~374\, U3|colorconcat~374, vga_top, 1
instance = comp, \U3|p_proj.y[17][27]~feeder\, U3|p_proj.y[17][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][27]\, U3|p_proj.y[17][27], vga_top, 1
instance = comp, \U3|p_proj.y[17][28]~feeder\, U3|p_proj.y[17][28]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][28]\, U3|p_proj.y[17][28], vga_top, 1
instance = comp, \U3|p_proj.y[17][29]\, U3|p_proj.y[17][29], vga_top, 1
instance = comp, \U3|p_proj.y[17][26]~feeder\, U3|p_proj.y[17][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][26]\, U3|p_proj.y[17][26], vga_top, 1
instance = comp, \U3|colorconcat~376\, U3|colorconcat~376, vga_top, 1
instance = comp, \U3|p_proj.y[17][30]\, U3|p_proj.y[17][30], vga_top, 1
instance = comp, \U3|p_proj.e[17]~feeder\, U3|p_proj.e[17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[17]\, U3|p_proj.e[17], vga_top, 1
instance = comp, \U3|colorconcat~377\, U3|colorconcat~377, vga_top, 1
instance = comp, \U3|p_proj.y[17][9]~feeder\, U3|p_proj.y[17][9]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][9]\, U3|p_proj.y[17][9], vga_top, 1
instance = comp, \U3|p_proj.y[17][8]\, U3|p_proj.y[17][8], vga_top, 1
instance = comp, \U3|p_proj.y[17][31]~feeder\, U3|p_proj.y[17][31]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][31]\, U3|p_proj.y[17][31], vga_top, 1
instance = comp, \U3|colorconcat~372\, U3|colorconcat~372, vga_top, 1
instance = comp, \U3|p_proj.y[17][11]~feeder\, U3|p_proj.y[17][11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][11]\, U3|p_proj.y[17][11], vga_top, 1
instance = comp, \U3|p_proj.y[17][10]~feeder\, U3|p_proj.y[17][10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][10]\, U3|p_proj.y[17][10], vga_top, 1
instance = comp, \U3|p_proj.y[17][13]\, U3|p_proj.y[17][13], vga_top, 1
instance = comp, \U3|p_proj.y[17][12]~feeder\, U3|p_proj.y[17][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][12]\, U3|p_proj.y[17][12], vga_top, 1
instance = comp, \U3|colorconcat~370\, U3|colorconcat~370, vga_top, 1
instance = comp, \U3|p_proj.y[17][15]~feeder\, U3|p_proj.y[17][15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][15]\, U3|p_proj.y[17][15], vga_top, 1
instance = comp, \U3|p_proj.y[17][16]~feeder\, U3|p_proj.y[17][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][16]\, U3|p_proj.y[17][16], vga_top, 1
instance = comp, \U3|p_proj.y[17][17]\, U3|p_proj.y[17][17], vga_top, 1
instance = comp, \U3|p_proj.y[17][14]~feeder\, U3|p_proj.y[17][14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][14]\, U3|p_proj.y[17][14], vga_top, 1
instance = comp, \U3|colorconcat~371\, U3|colorconcat~371, vga_top, 1
instance = comp, \U3|colorconcat~373\, U3|colorconcat~373, vga_top, 1
instance = comp, \U3|colorconcat~378\, U3|colorconcat~378, vga_top, 1
instance = comp, \U3|colorconcat~379\, U3|colorconcat~379, vga_top, 1
instance = comp, \U3|p_proj.y[17][3]\, U3|p_proj.y[17][3], vga_top, 1
instance = comp, \U3|p_proj.y[17][2]~feeder\, U3|p_proj.y[17][2]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][2]\, U3|p_proj.y[17][2], vga_top, 1
instance = comp, \U3|colorconcat~365\, U3|colorconcat~365, vga_top, 1
instance = comp, \U3|p_proj.y[17][1]\, U3|p_proj.y[17][1], vga_top, 1
instance = comp, \U3|p_proj.y[17][0]~feeder\, U3|p_proj.y[17][0]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][0]\, U3|p_proj.y[17][0], vga_top, 1
instance = comp, \U3|colorconcat~364\, U3|colorconcat~364, vga_top, 1
instance = comp, \U3|p_proj.y[17][5]\, U3|p_proj.y[17][5], vga_top, 1
instance = comp, \U3|p_proj.y[17][4]~feeder\, U3|p_proj.y[17][4]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][4]\, U3|p_proj.y[17][4], vga_top, 1
instance = comp, \U3|colorconcat~366\, U3|colorconcat~366, vga_top, 1
instance = comp, \U3|p_proj.y[17][7]\, U3|p_proj.y[17][7], vga_top, 1
instance = comp, \U3|p_proj.y[17][6]~feeder\, U3|p_proj.y[17][6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[17][6]\, U3|p_proj.y[17][6], vga_top, 1
instance = comp, \U3|colorconcat~367\, U3|colorconcat~367, vga_top, 1
instance = comp, \U3|colorconcat~368\, U3|colorconcat~368, vga_top, 1
instance = comp, \U3|LessThan100~25\, U3|LessThan100~25, vga_top, 1
instance = comp, \U3|LessThan100~21\, U3|LessThan100~21, vga_top, 1
instance = comp, \U3|LessThan100~23\, U3|LessThan100~23, vga_top, 1
instance = comp, \U3|LessThan100~22\, U3|LessThan100~22, vga_top, 1
instance = comp, \U3|LessThan100~1\, U3|LessThan100~1, vga_top, 1
instance = comp, \U3|LessThan100~3\, U3|LessThan100~3, vga_top, 1
instance = comp, \U3|LessThan100~5\, U3|LessThan100~5, vga_top, 1
instance = comp, \U3|LessThan100~7\, U3|LessThan100~7, vga_top, 1
instance = comp, \U3|LessThan100~9\, U3|LessThan100~9, vga_top, 1
instance = comp, \U3|LessThan100~11\, U3|LessThan100~11, vga_top, 1
instance = comp, \U3|LessThan100~13\, U3|LessThan100~13, vga_top, 1
instance = comp, \U3|LessThan100~15\, U3|LessThan100~15, vga_top, 1
instance = comp, \U3|LessThan100~17\, U3|LessThan100~17, vga_top, 1
instance = comp, \U3|LessThan100~18\, U3|LessThan100~18, vga_top, 1
instance = comp, \U3|LessThan100~20\, U3|LessThan100~20, vga_top, 1
instance = comp, \U3|LessThan100~24\, U3|LessThan100~24, vga_top, 1
instance = comp, \U3|LessThan100~26\, U3|LessThan100~26, vga_top, 1
instance = comp, \U3|colorconcat~369\, U3|colorconcat~369, vga_top, 1
instance = comp, \U3|p_proj.x[19][0]~1792\, U3|p_proj.x[19][0]~1792, vga_top, 1
instance = comp, \U3|p_proj.hs1[19]~feeder\, U3|p_proj.hs1[19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[19]~feeder\, U3|p_proj.hs2[19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[19]\, U3|p_proj.hs2[19], vga_top, 1
instance = comp, \U3|Decoder0~29\, U3|Decoder0~29, vga_top, 1
instance = comp, \U3|p_proj.hs1[19]\, U3|p_proj.hs1[19], vga_top, 1
instance = comp, \U3|p_proj.x[19][0]\, U3|p_proj.x[19][0], vga_top, 1
instance = comp, \U3|p_proj.x[19][1]~1794\, U3|p_proj.x[19][1]~1794, vga_top, 1
instance = comp, \U3|p_proj.x[19][1]\, U3|p_proj.x[19][1], vga_top, 1
instance = comp, \U3|p_proj.x[19][2]~1796\, U3|p_proj.x[19][2]~1796, vga_top, 1
instance = comp, \U3|p_proj.x[19][2]\, U3|p_proj.x[19][2], vga_top, 1
instance = comp, \U3|p_proj.x[19][3]~1798\, U3|p_proj.x[19][3]~1798, vga_top, 1
instance = comp, \U3|p_proj.x[19][3]\, U3|p_proj.x[19][3], vga_top, 1
instance = comp, \U3|p_proj.x[19][4]~1800\, U3|p_proj.x[19][4]~1800, vga_top, 1
instance = comp, \U3|p_proj.x[19][4]\, U3|p_proj.x[19][4], vga_top, 1
instance = comp, \U3|p_proj.x[19][5]~1802\, U3|p_proj.x[19][5]~1802, vga_top, 1
instance = comp, \U3|p_proj.x[19][5]\, U3|p_proj.x[19][5], vga_top, 1
instance = comp, \U3|p_proj.x[19][6]~1804\, U3|p_proj.x[19][6]~1804, vga_top, 1
instance = comp, \U3|p_proj.x[19][6]\, U3|p_proj.x[19][6], vga_top, 1
instance = comp, \U3|p_proj.x[19][7]~1806\, U3|p_proj.x[19][7]~1806, vga_top, 1
instance = comp, \U3|p_proj.x[19][7]\, U3|p_proj.x[19][7], vga_top, 1
instance = comp, \U3|p_proj.x[19][8]~1808\, U3|p_proj.x[19][8]~1808, vga_top, 1
instance = comp, \U3|p_proj.x[19][8]\, U3|p_proj.x[19][8], vga_top, 1
instance = comp, \U3|p_proj.x[19][9]~1810\, U3|p_proj.x[19][9]~1810, vga_top, 1
instance = comp, \U3|p_proj.x[19][9]\, U3|p_proj.x[19][9], vga_top, 1
instance = comp, \U3|p_proj.x[19][10]~1812\, U3|p_proj.x[19][10]~1812, vga_top, 1
instance = comp, \U3|p_proj.x[19][10]\, U3|p_proj.x[19][10], vga_top, 1
instance = comp, \U3|p_proj.x[19][11]~1814\, U3|p_proj.x[19][11]~1814, vga_top, 1
instance = comp, \U3|p_proj.x[19][11]\, U3|p_proj.x[19][11], vga_top, 1
instance = comp, \U3|p_proj.x[19][12]~1816\, U3|p_proj.x[19][12]~1816, vga_top, 1
instance = comp, \U3|p_proj.x[19][12]\, U3|p_proj.x[19][12], vga_top, 1
instance = comp, \U3|p_proj.x[19][13]~1818\, U3|p_proj.x[19][13]~1818, vga_top, 1
instance = comp, \U3|p_proj.x[19][13]\, U3|p_proj.x[19][13], vga_top, 1
instance = comp, \U3|p_proj.x[19][14]~1820\, U3|p_proj.x[19][14]~1820, vga_top, 1
instance = comp, \U3|p_proj.x[19][14]\, U3|p_proj.x[19][14], vga_top, 1
instance = comp, \U3|p_proj.x[19][15]~1822\, U3|p_proj.x[19][15]~1822, vga_top, 1
instance = comp, \U3|p_proj.x[19][15]\, U3|p_proj.x[19][15], vga_top, 1
instance = comp, \U3|p_proj.x[19][16]~1824\, U3|p_proj.x[19][16]~1824, vga_top, 1
instance = comp, \U3|p_proj.x[19][16]\, U3|p_proj.x[19][16], vga_top, 1
instance = comp, \U3|p_proj.x[19][17]~1826\, U3|p_proj.x[19][17]~1826, vga_top, 1
instance = comp, \U3|p_proj.x[19][17]\, U3|p_proj.x[19][17], vga_top, 1
instance = comp, \U3|p_proj.x[19][18]~1828\, U3|p_proj.x[19][18]~1828, vga_top, 1
instance = comp, \U3|p_proj.x[19][18]\, U3|p_proj.x[19][18], vga_top, 1
instance = comp, \U3|p_proj.x[19][19]~1830\, U3|p_proj.x[19][19]~1830, vga_top, 1
instance = comp, \U3|p_proj.x[19][19]\, U3|p_proj.x[19][19], vga_top, 1
instance = comp, \U3|p_proj.x[19][20]~1832\, U3|p_proj.x[19][20]~1832, vga_top, 1
instance = comp, \U3|p_proj.x[19][20]\, U3|p_proj.x[19][20], vga_top, 1
instance = comp, \U3|p_proj.x[19][21]~1834\, U3|p_proj.x[19][21]~1834, vga_top, 1
instance = comp, \U3|p_proj.x[19][21]\, U3|p_proj.x[19][21], vga_top, 1
instance = comp, \U3|p_proj.x[19][22]~1836\, U3|p_proj.x[19][22]~1836, vga_top, 1
instance = comp, \U3|p_proj.x[19][22]\, U3|p_proj.x[19][22], vga_top, 1
instance = comp, \U3|p_proj.x[19][23]~1838\, U3|p_proj.x[19][23]~1838, vga_top, 1
instance = comp, \U3|p_proj.x[19][23]\, U3|p_proj.x[19][23], vga_top, 1
instance = comp, \U3|p_proj.x[19][24]~1840\, U3|p_proj.x[19][24]~1840, vga_top, 1
instance = comp, \U3|p_proj.x[19][24]\, U3|p_proj.x[19][24], vga_top, 1
instance = comp, \U3|p_proj.x[19][25]~1842\, U3|p_proj.x[19][25]~1842, vga_top, 1
instance = comp, \U3|p_proj.x[19][25]\, U3|p_proj.x[19][25], vga_top, 1
instance = comp, \U3|p_proj.x[19][26]~1844\, U3|p_proj.x[19][26]~1844, vga_top, 1
instance = comp, \U3|p_proj.x[19][26]\, U3|p_proj.x[19][26], vga_top, 1
instance = comp, \U3|p_proj.x[19][27]~1846\, U3|p_proj.x[19][27]~1846, vga_top, 1
instance = comp, \U3|p_proj.x[19][27]\, U3|p_proj.x[19][27], vga_top, 1
instance = comp, \U3|p_proj.x[19][28]~1848\, U3|p_proj.x[19][28]~1848, vga_top, 1
instance = comp, \U3|p_proj.x[19][28]\, U3|p_proj.x[19][28], vga_top, 1
instance = comp, \U3|p_proj.x[19][29]~1850\, U3|p_proj.x[19][29]~1850, vga_top, 1
instance = comp, \U3|p_proj.x[19][29]\, U3|p_proj.x[19][29], vga_top, 1
instance = comp, \U3|p_proj.x[19][30]~1852\, U3|p_proj.x[19][30]~1852, vga_top, 1
instance = comp, \U3|p_proj.x[19][30]\, U3|p_proj.x[19][30], vga_top, 1
instance = comp, \U3|p_proj.x[19][31]~1854\, U3|p_proj.x[19][31]~1854, vga_top, 1
instance = comp, \U3|p_proj.x[19][31]\, U3|p_proj.x[19][31], vga_top, 1
instance = comp, \U3|p_proj.y[19][0]\, U3|p_proj.y[19][0], vga_top, 1
instance = comp, \U3|p_proj.y[19][1]~feeder\, U3|p_proj.y[19][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][1]\, U3|p_proj.y[19][1], vga_top, 1
instance = comp, \U3|colorconcat~380\, U3|colorconcat~380, vga_top, 1
instance = comp, \U3|p_proj.y[19][4]~feeder\, U3|p_proj.y[19][4]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][4]\, U3|p_proj.y[19][4], vga_top, 1
instance = comp, \U3|p_proj.y[19][5]\, U3|p_proj.y[19][5], vga_top, 1
instance = comp, \U3|colorconcat~382\, U3|colorconcat~382, vga_top, 1
instance = comp, \U3|p_proj.y[19][3]~feeder\, U3|p_proj.y[19][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][3]\, U3|p_proj.y[19][3], vga_top, 1
instance = comp, \U3|p_proj.y[19][2]\, U3|p_proj.y[19][2], vga_top, 1
instance = comp, \U3|colorconcat~381\, U3|colorconcat~381, vga_top, 1
instance = comp, \U3|p_proj.y[19][7]\, U3|p_proj.y[19][7], vga_top, 1
instance = comp, \U3|p_proj.y[19][6]~feeder\, U3|p_proj.y[19][6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][6]\, U3|p_proj.y[19][6], vga_top, 1
instance = comp, \U3|colorconcat~383\, U3|colorconcat~383, vga_top, 1
instance = comp, \U3|colorconcat~384\, U3|colorconcat~384, vga_top, 1
instance = comp, \U3|LessThan104~25\, U3|LessThan104~25, vga_top, 1
instance = comp, \U3|LessThan104~21\, U3|LessThan104~21, vga_top, 1
instance = comp, \U3|LessThan104~23\, U3|LessThan104~23, vga_top, 1
instance = comp, \U3|LessThan104~22\, U3|LessThan104~22, vga_top, 1
instance = comp, \U3|LessThan104~1\, U3|LessThan104~1, vga_top, 1
instance = comp, \U3|LessThan104~3\, U3|LessThan104~3, vga_top, 1
instance = comp, \U3|LessThan104~5\, U3|LessThan104~5, vga_top, 1
instance = comp, \U3|LessThan104~7\, U3|LessThan104~7, vga_top, 1
instance = comp, \U3|LessThan104~9\, U3|LessThan104~9, vga_top, 1
instance = comp, \U3|LessThan104~11\, U3|LessThan104~11, vga_top, 1
instance = comp, \U3|LessThan104~13\, U3|LessThan104~13, vga_top, 1
instance = comp, \U3|LessThan104~15\, U3|LessThan104~15, vga_top, 1
instance = comp, \U3|LessThan104~17\, U3|LessThan104~17, vga_top, 1
instance = comp, \U3|LessThan104~18\, U3|LessThan104~18, vga_top, 1
instance = comp, \U3|LessThan104~20\, U3|LessThan104~20, vga_top, 1
instance = comp, \U3|LessThan104~24\, U3|LessThan104~24, vga_top, 1
instance = comp, \U3|LessThan104~26\, U3|LessThan104~26, vga_top, 1
instance = comp, \U3|Add73~0\, U3|Add73~0, vga_top, 1
instance = comp, \U3|Add73~2\, U3|Add73~2, vga_top, 1
instance = comp, \U3|Add73~4\, U3|Add73~4, vga_top, 1
instance = comp, \U3|Add73~6\, U3|Add73~6, vga_top, 1
instance = comp, \U3|Add73~8\, U3|Add73~8, vga_top, 1
instance = comp, \U3|Add73~10\, U3|Add73~10, vga_top, 1
instance = comp, \U3|Add73~12\, U3|Add73~12, vga_top, 1
instance = comp, \U3|Add73~14\, U3|Add73~14, vga_top, 1
instance = comp, \U3|Add73~16\, U3|Add73~16, vga_top, 1
instance = comp, \U3|Add73~18\, U3|Add73~18, vga_top, 1
instance = comp, \U3|Add73~20\, U3|Add73~20, vga_top, 1
instance = comp, \U3|Add73~22\, U3|Add73~22, vga_top, 1
instance = comp, \U3|Add73~24\, U3|Add73~24, vga_top, 1
instance = comp, \U3|Add73~26\, U3|Add73~26, vga_top, 1
instance = comp, \U3|Add73~28\, U3|Add73~28, vga_top, 1
instance = comp, \U3|Add73~30\, U3|Add73~30, vga_top, 1
instance = comp, \U3|Add73~32\, U3|Add73~32, vga_top, 1
instance = comp, \U3|Add73~34\, U3|Add73~34, vga_top, 1
instance = comp, \U3|Add73~36\, U3|Add73~36, vga_top, 1
instance = comp, \U3|Add73~38\, U3|Add73~38, vga_top, 1
instance = comp, \U3|Add73~40\, U3|Add73~40, vga_top, 1
instance = comp, \U3|Add73~42\, U3|Add73~42, vga_top, 1
instance = comp, \U3|Add73~44\, U3|Add73~44, vga_top, 1
instance = comp, \U3|Add73~46\, U3|Add73~46, vga_top, 1
instance = comp, \U3|Add73~48\, U3|Add73~48, vga_top, 1
instance = comp, \U3|Add73~50\, U3|Add73~50, vga_top, 1
instance = comp, \U3|Add73~52\, U3|Add73~52, vga_top, 1
instance = comp, \U3|Add73~54\, U3|Add73~54, vga_top, 1
instance = comp, \U3|LessThan105~26\, U3|LessThan105~26, vga_top, 1
instance = comp, \U3|LessThan105~25\, U3|LessThan105~25, vga_top, 1
instance = comp, \U3|p_proj.y[19][19]~feeder\, U3|p_proj.y[19][19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][19]\, U3|p_proj.y[19][19], vga_top, 1
instance = comp, \U3|p_proj.y[19][20]~feeder\, U3|p_proj.y[19][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][20]\, U3|p_proj.y[19][20], vga_top, 1
instance = comp, \U3|p_proj.y[19][21]\, U3|p_proj.y[19][21], vga_top, 1
instance = comp, \U3|p_proj.y[19][18]~feeder\, U3|p_proj.y[19][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][18]\, U3|p_proj.y[19][18], vga_top, 1
instance = comp, \U3|colorconcat~389\, U3|colorconcat~389, vga_top, 1
instance = comp, \U3|p_proj.y[19][24]\, U3|p_proj.y[19][24], vga_top, 1
instance = comp, \U3|p_proj.y[19][23]~feeder\, U3|p_proj.y[19][23]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][23]\, U3|p_proj.y[19][23], vga_top, 1
instance = comp, \U3|p_proj.y[19][25]\, U3|p_proj.y[19][25], vga_top, 1
instance = comp, \U3|p_proj.y[19][22]~feeder\, U3|p_proj.y[19][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][22]\, U3|p_proj.y[19][22], vga_top, 1
instance = comp, \U3|colorconcat~390\, U3|colorconcat~390, vga_top, 1
instance = comp, \U3|p_proj.y[19][26]~feeder\, U3|p_proj.y[19][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][26]\, U3|p_proj.y[19][26], vga_top, 1
instance = comp, \U3|p_proj.y[19][28]~feeder\, U3|p_proj.y[19][28]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][28]\, U3|p_proj.y[19][28], vga_top, 1
instance = comp, \U3|p_proj.y[19][29]\, U3|p_proj.y[19][29], vga_top, 1
instance = comp, \U3|p_proj.y[19][27]~feeder\, U3|p_proj.y[19][27]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][27]\, U3|p_proj.y[19][27], vga_top, 1
instance = comp, \U3|colorconcat~391\, U3|colorconcat~391, vga_top, 1
instance = comp, \U3|p_proj.y[19][30]\, U3|p_proj.y[19][30], vga_top, 1
instance = comp, \U3|p_proj.e[19]~feeder\, U3|p_proj.e[19]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[19]\, U3|p_proj.e[19], vga_top, 1
instance = comp, \U3|colorconcat~392\, U3|colorconcat~392, vga_top, 1
instance = comp, \U3|p_proj.y[19][11]~feeder\, U3|p_proj.y[19][11]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][11]\, U3|p_proj.y[19][11], vga_top, 1
instance = comp, \U3|p_proj.y[19][10]~feeder\, U3|p_proj.y[19][10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][10]\, U3|p_proj.y[19][10], vga_top, 1
instance = comp, \U3|p_proj.y[19][13]\, U3|p_proj.y[19][13], vga_top, 1
instance = comp, \U3|p_proj.y[19][12]~feeder\, U3|p_proj.y[19][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][12]\, U3|p_proj.y[19][12], vga_top, 1
instance = comp, \U3|colorconcat~385\, U3|colorconcat~385, vga_top, 1
instance = comp, \U3|p_proj.y[19][14]~feeder\, U3|p_proj.y[19][14]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][14]\, U3|p_proj.y[19][14], vga_top, 1
instance = comp, \U3|p_proj.y[19][17]~feeder\, U3|p_proj.y[19][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][17]\, U3|p_proj.y[19][17], vga_top, 1
instance = comp, \U3|p_proj.y[19][15]\, U3|p_proj.y[19][15], vga_top, 1
instance = comp, \U3|p_proj.y[19][16]~feeder\, U3|p_proj.y[19][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][16]\, U3|p_proj.y[19][16], vga_top, 1
instance = comp, \U3|colorconcat~386\, U3|colorconcat~386, vga_top, 1
instance = comp, \U3|p_proj.y[19][31]\, U3|p_proj.y[19][31], vga_top, 1
instance = comp, \U3|p_proj.y[19][8]~feeder\, U3|p_proj.y[19][8]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[19][8]\, U3|p_proj.y[19][8], vga_top, 1
instance = comp, \U3|colorconcat~387\, U3|colorconcat~387, vga_top, 1
instance = comp, \U3|p_proj.y[19][9]\, U3|p_proj.y[19][9], vga_top, 1
instance = comp, \U3|Add73~56\, U3|Add73~56, vga_top, 1
instance = comp, \U3|colorconcat~388\, U3|colorconcat~388, vga_top, 1
instance = comp, \U3|colorconcat~393\, U3|colorconcat~393, vga_top, 1
instance = comp, \U3|LessThan105~22\, U3|LessThan105~22, vga_top, 1
instance = comp, \U3|LessThan105~23\, U3|LessThan105~23, vga_top, 1
instance = comp, \U3|LessThan105~1\, U3|LessThan105~1, vga_top, 1
instance = comp, \U3|LessThan105~3\, U3|LessThan105~3, vga_top, 1
instance = comp, \U3|LessThan105~5\, U3|LessThan105~5, vga_top, 1
instance = comp, \U3|LessThan105~7\, U3|LessThan105~7, vga_top, 1
instance = comp, \U3|LessThan105~9\, U3|LessThan105~9, vga_top, 1
instance = comp, \U3|LessThan105~11\, U3|LessThan105~11, vga_top, 1
instance = comp, \U3|LessThan105~13\, U3|LessThan105~13, vga_top, 1
instance = comp, \U3|LessThan105~15\, U3|LessThan105~15, vga_top, 1
instance = comp, \U3|LessThan105~17\, U3|LessThan105~17, vga_top, 1
instance = comp, \U3|LessThan105~18\, U3|LessThan105~18, vga_top, 1
instance = comp, \U3|LessThan105~20\, U3|LessThan105~20, vga_top, 1
instance = comp, \U3|LessThan105~21\, U3|LessThan105~21, vga_top, 1
instance = comp, \U3|LessThan105~24\, U3|LessThan105~24, vga_top, 1
instance = comp, \U3|colorconcat~394\, U3|colorconcat~394, vga_top, 1
instance = comp, \U3|colorconcat~395\, U3|colorconcat~395, vga_top, 1
instance = comp, \U3|p_proj.hs1[18]~feeder\, U3|p_proj.hs1[18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[18]~feeder\, U3|p_proj.hs2[18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.hs2[18]\, U3|p_proj.hs2[18], vga_top, 1
instance = comp, \U3|Decoder0~27\, U3|Decoder0~27, vga_top, 1
instance = comp, \U3|p_proj.hs1[18]\, U3|p_proj.hs1[18], vga_top, 1
instance = comp, \U3|p_proj.y[18][4]\, U3|p_proj.y[18][4], vga_top, 1
instance = comp, \U3|p_proj.y[18][5]~feeder\, U3|p_proj.y[18][5]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][5]\, U3|p_proj.y[18][5], vga_top, 1
instance = comp, \U3|colorconcat~398\, U3|colorconcat~398, vga_top, 1
instance = comp, \U3|p_proj.y[18][1]~feeder\, U3|p_proj.y[18][1]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][1]\, U3|p_proj.y[18][1], vga_top, 1
instance = comp, \U3|p_proj.y[18][0]\, U3|p_proj.y[18][0], vga_top, 1
instance = comp, \U3|colorconcat~396\, U3|colorconcat~396, vga_top, 1
instance = comp, \U3|p_proj.y[18][7]\, U3|p_proj.y[18][7], vga_top, 1
instance = comp, \U3|p_proj.y[18][6]~feeder\, U3|p_proj.y[18][6]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][6]\, U3|p_proj.y[18][6], vga_top, 1
instance = comp, \U3|colorconcat~399\, U3|colorconcat~399, vga_top, 1
instance = comp, \U3|p_proj.y[18][2]\, U3|p_proj.y[18][2], vga_top, 1
instance = comp, \U3|p_proj.y[18][3]~feeder\, U3|p_proj.y[18][3]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][3]\, U3|p_proj.y[18][3], vga_top, 1
instance = comp, \U3|colorconcat~397\, U3|colorconcat~397, vga_top, 1
instance = comp, \U3|colorconcat~400\, U3|colorconcat~400, vga_top, 1
instance = comp, \U3|p_proj.x[18][0]~1856\, U3|p_proj.x[18][0]~1856, vga_top, 1
instance = comp, \U3|p_proj.x[18][0]\, U3|p_proj.x[18][0], vga_top, 1
instance = comp, \U3|p_proj.x[18][1]~1858\, U3|p_proj.x[18][1]~1858, vga_top, 1
instance = comp, \U3|p_proj.x[18][1]\, U3|p_proj.x[18][1], vga_top, 1
instance = comp, \U3|p_proj.x[18][2]~1860\, U3|p_proj.x[18][2]~1860, vga_top, 1
instance = comp, \U3|p_proj.x[18][2]\, U3|p_proj.x[18][2], vga_top, 1
instance = comp, \U3|p_proj.x[18][3]~1862\, U3|p_proj.x[18][3]~1862, vga_top, 1
instance = comp, \U3|p_proj.x[18][3]\, U3|p_proj.x[18][3], vga_top, 1
instance = comp, \U3|p_proj.x[18][4]~1864\, U3|p_proj.x[18][4]~1864, vga_top, 1
instance = comp, \U3|p_proj.x[18][4]\, U3|p_proj.x[18][4], vga_top, 1
instance = comp, \U3|p_proj.x[18][5]~1866\, U3|p_proj.x[18][5]~1866, vga_top, 1
instance = comp, \U3|p_proj.x[18][5]\, U3|p_proj.x[18][5], vga_top, 1
instance = comp, \U3|p_proj.x[18][6]~1868\, U3|p_proj.x[18][6]~1868, vga_top, 1
instance = comp, \U3|p_proj.x[18][6]\, U3|p_proj.x[18][6], vga_top, 1
instance = comp, \U3|p_proj.x[18][7]~1870\, U3|p_proj.x[18][7]~1870, vga_top, 1
instance = comp, \U3|p_proj.x[18][7]\, U3|p_proj.x[18][7], vga_top, 1
instance = comp, \U3|p_proj.x[18][8]~1872\, U3|p_proj.x[18][8]~1872, vga_top, 1
instance = comp, \U3|p_proj.x[18][8]\, U3|p_proj.x[18][8], vga_top, 1
instance = comp, \U3|p_proj.x[18][9]~1874\, U3|p_proj.x[18][9]~1874, vga_top, 1
instance = comp, \U3|p_proj.x[18][9]\, U3|p_proj.x[18][9], vga_top, 1
instance = comp, \U3|p_proj.x[18][10]~1876\, U3|p_proj.x[18][10]~1876, vga_top, 1
instance = comp, \U3|p_proj.x[18][10]\, U3|p_proj.x[18][10], vga_top, 1
instance = comp, \U3|p_proj.x[18][11]~1878\, U3|p_proj.x[18][11]~1878, vga_top, 1
instance = comp, \U3|p_proj.x[18][11]\, U3|p_proj.x[18][11], vga_top, 1
instance = comp, \U3|p_proj.x[18][12]~1880\, U3|p_proj.x[18][12]~1880, vga_top, 1
instance = comp, \U3|p_proj.x[18][12]\, U3|p_proj.x[18][12], vga_top, 1
instance = comp, \U3|p_proj.x[18][13]~1882\, U3|p_proj.x[18][13]~1882, vga_top, 1
instance = comp, \U3|p_proj.x[18][13]\, U3|p_proj.x[18][13], vga_top, 1
instance = comp, \U3|p_proj.x[18][14]~1884\, U3|p_proj.x[18][14]~1884, vga_top, 1
instance = comp, \U3|p_proj.x[18][14]\, U3|p_proj.x[18][14], vga_top, 1
instance = comp, \U3|p_proj.x[18][15]~1886\, U3|p_proj.x[18][15]~1886, vga_top, 1
instance = comp, \U3|p_proj.x[18][15]\, U3|p_proj.x[18][15], vga_top, 1
instance = comp, \U3|p_proj.x[18][16]~1888\, U3|p_proj.x[18][16]~1888, vga_top, 1
instance = comp, \U3|p_proj.x[18][16]\, U3|p_proj.x[18][16], vga_top, 1
instance = comp, \U3|p_proj.x[18][17]~1890\, U3|p_proj.x[18][17]~1890, vga_top, 1
instance = comp, \U3|p_proj.x[18][17]\, U3|p_proj.x[18][17], vga_top, 1
instance = comp, \U3|p_proj.x[18][18]~1892\, U3|p_proj.x[18][18]~1892, vga_top, 1
instance = comp, \U3|p_proj.x[18][18]\, U3|p_proj.x[18][18], vga_top, 1
instance = comp, \U3|p_proj.x[18][19]~1894\, U3|p_proj.x[18][19]~1894, vga_top, 1
instance = comp, \U3|p_proj.x[18][19]\, U3|p_proj.x[18][19], vga_top, 1
instance = comp, \U3|p_proj.x[18][20]~1896\, U3|p_proj.x[18][20]~1896, vga_top, 1
instance = comp, \U3|p_proj.x[18][20]\, U3|p_proj.x[18][20], vga_top, 1
instance = comp, \U3|p_proj.x[18][21]~1898\, U3|p_proj.x[18][21]~1898, vga_top, 1
instance = comp, \U3|p_proj.x[18][21]\, U3|p_proj.x[18][21], vga_top, 1
instance = comp, \U3|p_proj.x[18][22]~1900\, U3|p_proj.x[18][22]~1900, vga_top, 1
instance = comp, \U3|p_proj.x[18][22]\, U3|p_proj.x[18][22], vga_top, 1
instance = comp, \U3|p_proj.x[18][23]~1902\, U3|p_proj.x[18][23]~1902, vga_top, 1
instance = comp, \U3|p_proj.x[18][23]\, U3|p_proj.x[18][23], vga_top, 1
instance = comp, \U3|p_proj.x[18][24]~1904\, U3|p_proj.x[18][24]~1904, vga_top, 1
instance = comp, \U3|p_proj.x[18][24]\, U3|p_proj.x[18][24], vga_top, 1
instance = comp, \U3|p_proj.x[18][25]~1906\, U3|p_proj.x[18][25]~1906, vga_top, 1
instance = comp, \U3|p_proj.x[18][25]\, U3|p_proj.x[18][25], vga_top, 1
instance = comp, \U3|p_proj.x[18][26]~1908\, U3|p_proj.x[18][26]~1908, vga_top, 1
instance = comp, \U3|p_proj.x[18][26]\, U3|p_proj.x[18][26], vga_top, 1
instance = comp, \U3|p_proj.x[18][27]~1910\, U3|p_proj.x[18][27]~1910, vga_top, 1
instance = comp, \U3|p_proj.x[18][27]\, U3|p_proj.x[18][27], vga_top, 1
instance = comp, \U3|p_proj.x[18][28]~1912\, U3|p_proj.x[18][28]~1912, vga_top, 1
instance = comp, \U3|p_proj.x[18][28]\, U3|p_proj.x[18][28], vga_top, 1
instance = comp, \U3|p_proj.x[18][29]~1914\, U3|p_proj.x[18][29]~1914, vga_top, 1
instance = comp, \U3|p_proj.x[18][29]\, U3|p_proj.x[18][29], vga_top, 1
instance = comp, \U3|p_proj.x[18][30]~1916\, U3|p_proj.x[18][30]~1916, vga_top, 1
instance = comp, \U3|p_proj.x[18][30]\, U3|p_proj.x[18][30], vga_top, 1
instance = comp, \U3|p_proj.x[18][31]~1918\, U3|p_proj.x[18][31]~1918, vga_top, 1
instance = comp, \U3|p_proj.x[18][31]\, U3|p_proj.x[18][31], vga_top, 1
instance = comp, \U3|LessThan102~25\, U3|LessThan102~25, vga_top, 1
instance = comp, \U3|LessThan102~23\, U3|LessThan102~23, vga_top, 1
instance = comp, \U3|LessThan102~21\, U3|LessThan102~21, vga_top, 1
instance = comp, \U3|LessThan102~1\, U3|LessThan102~1, vga_top, 1
instance = comp, \U3|LessThan102~3\, U3|LessThan102~3, vga_top, 1
instance = comp, \U3|LessThan102~5\, U3|LessThan102~5, vga_top, 1
instance = comp, \U3|LessThan102~7\, U3|LessThan102~7, vga_top, 1
instance = comp, \U3|LessThan102~9\, U3|LessThan102~9, vga_top, 1
instance = comp, \U3|LessThan102~11\, U3|LessThan102~11, vga_top, 1
instance = comp, \U3|LessThan102~13\, U3|LessThan102~13, vga_top, 1
instance = comp, \U3|LessThan102~15\, U3|LessThan102~15, vga_top, 1
instance = comp, \U3|LessThan102~17\, U3|LessThan102~17, vga_top, 1
instance = comp, \U3|LessThan102~18\, U3|LessThan102~18, vga_top, 1
instance = comp, \U3|LessThan102~20\, U3|LessThan102~20, vga_top, 1
instance = comp, \U3|LessThan102~22\, U3|LessThan102~22, vga_top, 1
instance = comp, \U3|LessThan102~24\, U3|LessThan102~24, vga_top, 1
instance = comp, \U3|LessThan102~26\, U3|LessThan102~26, vga_top, 1
instance = comp, \U3|Add72~0\, U3|Add72~0, vga_top, 1
instance = comp, \U3|Add72~2\, U3|Add72~2, vga_top, 1
instance = comp, \U3|Add72~4\, U3|Add72~4, vga_top, 1
instance = comp, \U3|Add72~6\, U3|Add72~6, vga_top, 1
instance = comp, \U3|Add72~8\, U3|Add72~8, vga_top, 1
instance = comp, \U3|Add72~10\, U3|Add72~10, vga_top, 1
instance = comp, \U3|Add72~12\, U3|Add72~12, vga_top, 1
instance = comp, \U3|Add72~14\, U3|Add72~14, vga_top, 1
instance = comp, \U3|Add72~16\, U3|Add72~16, vga_top, 1
instance = comp, \U3|Add72~18\, U3|Add72~18, vga_top, 1
instance = comp, \U3|Add72~20\, U3|Add72~20, vga_top, 1
instance = comp, \U3|Add72~22\, U3|Add72~22, vga_top, 1
instance = comp, \U3|Add72~24\, U3|Add72~24, vga_top, 1
instance = comp, \U3|Add72~26\, U3|Add72~26, vga_top, 1
instance = comp, \U3|Add72~28\, U3|Add72~28, vga_top, 1
instance = comp, \U3|Add72~30\, U3|Add72~30, vga_top, 1
instance = comp, \U3|Add72~32\, U3|Add72~32, vga_top, 1
instance = comp, \U3|Add72~34\, U3|Add72~34, vga_top, 1
instance = comp, \U3|Add72~36\, U3|Add72~36, vga_top, 1
instance = comp, \U3|Add72~38\, U3|Add72~38, vga_top, 1
instance = comp, \U3|Add72~40\, U3|Add72~40, vga_top, 1
instance = comp, \U3|Add72~42\, U3|Add72~42, vga_top, 1
instance = comp, \U3|Add72~44\, U3|Add72~44, vga_top, 1
instance = comp, \U3|Add72~46\, U3|Add72~46, vga_top, 1
instance = comp, \U3|LessThan103~25\, U3|LessThan103~25, vga_top, 1
instance = comp, \U3|Add72~48\, U3|Add72~48, vga_top, 1
instance = comp, \U3|Add72~50\, U3|Add72~50, vga_top, 1
instance = comp, \U3|Add72~52\, U3|Add72~52, vga_top, 1
instance = comp, \U3|Add72~54\, U3|Add72~54, vga_top, 1
instance = comp, \U3|LessThan103~26\, U3|LessThan103~26, vga_top, 1
instance = comp, \U3|p_proj.y[18][20]~feeder\, U3|p_proj.y[18][20]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][20]\, U3|p_proj.y[18][20], vga_top, 1
instance = comp, \U3|p_proj.y[18][21]~feeder\, U3|p_proj.y[18][21]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][21]\, U3|p_proj.y[18][21], vga_top, 1
instance = comp, \U3|p_proj.y[18][19]\, U3|p_proj.y[18][19], vga_top, 1
instance = comp, \U3|p_proj.y[18][18]~feeder\, U3|p_proj.y[18][18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][18]\, U3|p_proj.y[18][18], vga_top, 1
instance = comp, \U3|colorconcat~405\, U3|colorconcat~405, vga_top, 1
instance = comp, \U3|p_proj.y[18][24]~feeder\, U3|p_proj.y[18][24]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][24]\, U3|p_proj.y[18][24], vga_top, 1
instance = comp, \U3|p_proj.y[18][22]~feeder\, U3|p_proj.y[18][22]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][22]\, U3|p_proj.y[18][22], vga_top, 1
instance = comp, \U3|p_proj.y[18][23]\, U3|p_proj.y[18][23], vga_top, 1
instance = comp, \U3|p_proj.y[18][25]~feeder\, U3|p_proj.y[18][25]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][25]\, U3|p_proj.y[18][25], vga_top, 1
instance = comp, \U3|colorconcat~406\, U3|colorconcat~406, vga_top, 1
instance = comp, \U3|p_proj.y[18][29]~feeder\, U3|p_proj.y[18][29]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][29]\, U3|p_proj.y[18][29], vga_top, 1
instance = comp, \U3|p_proj.y[18][26]~feeder\, U3|p_proj.y[18][26]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][26]\, U3|p_proj.y[18][26], vga_top, 1
instance = comp, \U3|p_proj.y[18][27]\, U3|p_proj.y[18][27], vga_top, 1
instance = comp, \U3|p_proj.y[18][28]~feeder\, U3|p_proj.y[18][28]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][28]\, U3|p_proj.y[18][28], vga_top, 1
instance = comp, \U3|colorconcat~407\, U3|colorconcat~407, vga_top, 1
instance = comp, \U3|p_proj.y[18][30]\, U3|p_proj.y[18][30], vga_top, 1
instance = comp, \U3|p_proj.e[18]~feeder\, U3|p_proj.e[18]~feeder, vga_top, 1
instance = comp, \U3|p_proj.e[18]\, U3|p_proj.e[18], vga_top, 1
instance = comp, \U3|colorconcat~408\, U3|colorconcat~408, vga_top, 1
instance = comp, \U3|p_proj.y[18][16]~feeder\, U3|p_proj.y[18][16]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][16]\, U3|p_proj.y[18][16], vga_top, 1
instance = comp, \U3|p_proj.y[18][14]\, U3|p_proj.y[18][14], vga_top, 1
instance = comp, \U3|p_proj.y[18][8]~feeder\, U3|p_proj.y[18][8]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][8]\, U3|p_proj.y[18][8], vga_top, 1
instance = comp, \U3|colorconcat~403\, U3|colorconcat~403, vga_top, 1
instance = comp, \U3|p_proj.y[18][17]~feeder\, U3|p_proj.y[18][17]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][17]\, U3|p_proj.y[18][17], vga_top, 1
instance = comp, \U3|p_proj.y[18][31]~feeder\, U3|p_proj.y[18][31]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][31]\, U3|p_proj.y[18][31], vga_top, 1
instance = comp, \U3|p_proj.y[18][9]\, U3|p_proj.y[18][9], vga_top, 1
instance = comp, \U3|p_proj.y[18][15]~feeder\, U3|p_proj.y[18][15]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][15]\, U3|p_proj.y[18][15], vga_top, 1
instance = comp, \U3|colorconcat~402\, U3|colorconcat~402, vga_top, 1
instance = comp, \U3|p_proj.y[18][12]~feeder\, U3|p_proj.y[18][12]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][12]\, U3|p_proj.y[18][12], vga_top, 1
instance = comp, \U3|p_proj.y[18][13]~feeder\, U3|p_proj.y[18][13]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][13]\, U3|p_proj.y[18][13], vga_top, 1
instance = comp, \U3|p_proj.y[18][11]\, U3|p_proj.y[18][11], vga_top, 1
instance = comp, \U3|p_proj.y[18][10]~feeder\, U3|p_proj.y[18][10]~feeder, vga_top, 1
instance = comp, \U3|p_proj.y[18][10]\, U3|p_proj.y[18][10], vga_top, 1
instance = comp, \U3|colorconcat~401\, U3|colorconcat~401, vga_top, 1
instance = comp, \U3|Add72~56\, U3|Add72~56, vga_top, 1
instance = comp, \U3|colorconcat~404\, U3|colorconcat~404, vga_top, 1
instance = comp, \U3|colorconcat~409\, U3|colorconcat~409, vga_top, 1
instance = comp, \U3|LessThan103~22\, U3|LessThan103~22, vga_top, 1
instance = comp, \U3|LessThan103~21\, U3|LessThan103~21, vga_top, 1
instance = comp, \U3|LessThan103~1\, U3|LessThan103~1, vga_top, 1
instance = comp, \U3|LessThan103~3\, U3|LessThan103~3, vga_top, 1
instance = comp, \U3|LessThan103~5\, U3|LessThan103~5, vga_top, 1
instance = comp, \U3|LessThan103~7\, U3|LessThan103~7, vga_top, 1
instance = comp, \U3|LessThan103~9\, U3|LessThan103~9, vga_top, 1
instance = comp, \U3|LessThan103~11\, U3|LessThan103~11, vga_top, 1
instance = comp, \U3|LessThan103~13\, U3|LessThan103~13, vga_top, 1
instance = comp, \U3|LessThan103~15\, U3|LessThan103~15, vga_top, 1
instance = comp, \U3|LessThan103~17\, U3|LessThan103~17, vga_top, 1
instance = comp, \U3|LessThan103~18\, U3|LessThan103~18, vga_top, 1
instance = comp, \U3|LessThan103~20\, U3|LessThan103~20, vga_top, 1
instance = comp, \U3|LessThan103~23\, U3|LessThan103~23, vga_top, 1
instance = comp, \U3|LessThan103~24\, U3|LessThan103~24, vga_top, 1
instance = comp, \U3|colorconcat~410\, U3|colorconcat~410, vga_top, 1
instance = comp, \U3|colorconcat~411\, U3|colorconcat~411, vga_top, 1
instance = comp, \U3|colorconcat~412\, U3|colorconcat~412, vga_top, 1
instance = comp, \U3|Add6~1\, U3|Add6~1, vga_top, 1
instance = comp, \U3|Add6~2\, U3|Add6~2, vga_top, 1
instance = comp, \U3|Add6~4\, U3|Add6~4, vga_top, 1
instance = comp, \U3|Add6~6\, U3|Add6~6, vga_top, 1
instance = comp, \U3|Add6~8\, U3|Add6~8, vga_top, 1
instance = comp, \U3|Add6~10\, U3|Add6~10, vga_top, 1
instance = comp, \U3|Add6~12\, U3|Add6~12, vga_top, 1
instance = comp, \U3|Add6~14\, U3|Add6~14, vga_top, 1
instance = comp, \U3|Add6~16\, U3|Add6~16, vga_top, 1
instance = comp, \U3|Add6~18\, U3|Add6~18, vga_top, 1
instance = comp, \U3|Add6~20\, U3|Add6~20, vga_top, 1
instance = comp, \U3|Add6~22\, U3|Add6~22, vga_top, 1
instance = comp, \U3|Add6~24\, U3|Add6~24, vga_top, 1
instance = comp, \U3|Add6~26\, U3|Add6~26, vga_top, 1
instance = comp, \U3|Add6~28\, U3|Add6~28, vga_top, 1
instance = comp, \U3|Add6~30\, U3|Add6~30, vga_top, 1
instance = comp, \U3|Add6~32\, U3|Add6~32, vga_top, 1
instance = comp, \U3|Add6~34\, U3|Add6~34, vga_top, 1
instance = comp, \U3|Add6~36\, U3|Add6~36, vga_top, 1
instance = comp, \U3|Add6~38\, U3|Add6~38, vga_top, 1
instance = comp, \U3|Add6~40\, U3|Add6~40, vga_top, 1
instance = comp, \U3|Add6~42\, U3|Add6~42, vga_top, 1
instance = comp, \U3|Add6~44\, U3|Add6~44, vga_top, 1
instance = comp, \U3|Add6~46\, U3|Add6~46, vga_top, 1
instance = comp, \U3|Equal6~6\, U3|Equal6~6, vga_top, 1
instance = comp, \U3|Equal6~0\, U3|Equal6~0, vga_top, 1
instance = comp, \U3|Equal6~1\, U3|Equal6~1, vga_top, 1
instance = comp, \U3|Equal6~3\, U3|Equal6~3, vga_top, 1
instance = comp, \U3|Equal6~2\, U3|Equal6~2, vga_top, 1
instance = comp, \U3|Equal6~4\, U3|Equal6~4, vga_top, 1
instance = comp, \U3|Equal6~5\, U3|Equal6~5, vga_top, 1
instance = comp, \U3|Add6~48\, U3|Add6~48, vga_top, 1
instance = comp, \U3|Add6~50\, U3|Add6~50, vga_top, 1
instance = comp, \U3|Add6~52\, U3|Add6~52, vga_top, 1
instance = comp, \U3|Add6~54\, U3|Add6~54, vga_top, 1
instance = comp, \U3|Add6~56\, U3|Add6~56, vga_top, 1
instance = comp, \U3|Add6~58\, U3|Add6~58, vga_top, 1
instance = comp, \U3|Equal6~7\, U3|Equal6~7, vga_top, 1
instance = comp, \U3|Equal6~8\, U3|Equal6~8, vga_top, 1
instance = comp, \U3|Equal6~9\, U3|Equal6~9, vga_top, 1
instance = comp, \U3|Add6~60\, U3|Add6~60, vga_top, 1
instance = comp, \U3|Equal6~10\, U3|Equal6~10, vga_top, 1
instance = comp, \U3|Add10~0\, U3|Add10~0, vga_top, 1
instance = comp, \U3|Add10~2\, U3|Add10~2, vga_top, 1
instance = comp, \U3|Add10~4\, U3|Add10~4, vga_top, 1
instance = comp, \U3|Add10~6\, U3|Add10~6, vga_top, 1
instance = comp, \U3|Add10~8\, U3|Add10~8, vga_top, 1
instance = comp, \U3|Add10~10\, U3|Add10~10, vga_top, 1
instance = comp, \U3|Add10~12\, U3|Add10~12, vga_top, 1
instance = comp, \U3|Add10~14\, U3|Add10~14, vga_top, 1
instance = comp, \U3|Add10~16\, U3|Add10~16, vga_top, 1
instance = comp, \U3|Add10~18\, U3|Add10~18, vga_top, 1
instance = comp, \U3|Add10~20\, U3|Add10~20, vga_top, 1
instance = comp, \U3|Add10~22\, U3|Add10~22, vga_top, 1
instance = comp, \U3|Add10~24\, U3|Add10~24, vga_top, 1
instance = comp, \U3|Add10~26\, U3|Add10~26, vga_top, 1
instance = comp, \U3|Add10~28\, U3|Add10~28, vga_top, 1
instance = comp, \U3|Add10~30\, U3|Add10~30, vga_top, 1
instance = comp, \U3|Add10~32\, U3|Add10~32, vga_top, 1
instance = comp, \U3|Add10~34\, U3|Add10~34, vga_top, 1
instance = comp, \U3|Add10~36\, U3|Add10~36, vga_top, 1
instance = comp, \U3|Add10~38\, U3|Add10~38, vga_top, 1
instance = comp, \U3|Add10~40\, U3|Add10~40, vga_top, 1
instance = comp, \U3|Add10~42\, U3|Add10~42, vga_top, 1
instance = comp, \U3|Add10~44\, U3|Add10~44, vga_top, 1
instance = comp, \U3|Add10~46\, U3|Add10~46, vga_top, 1
instance = comp, \U3|Add10~48\, U3|Add10~48, vga_top, 1
instance = comp, \U3|Add10~50\, U3|Add10~50, vga_top, 1
instance = comp, \U3|Add10~52\, U3|Add10~52, vga_top, 1
instance = comp, \U3|Add10~54\, U3|Add10~54, vga_top, 1
instance = comp, \U3|Add10~56\, U3|Add10~56, vga_top, 1
instance = comp, \U3|Add10~58\, U3|Add10~58, vga_top, 1
instance = comp, \U3|Add11~0\, U3|Add11~0, vga_top, 1
instance = comp, \U3|Add11~2\, U3|Add11~2, vga_top, 1
instance = comp, \U3|Add11~4\, U3|Add11~4, vga_top, 1
instance = comp, \U3|Add11~6\, U3|Add11~6, vga_top, 1
instance = comp, \U3|Add11~8\, U3|Add11~8, vga_top, 1
instance = comp, \U3|Add11~10\, U3|Add11~10, vga_top, 1
instance = comp, \U3|Add11~12\, U3|Add11~12, vga_top, 1
instance = comp, \U3|Add11~14\, U3|Add11~14, vga_top, 1
instance = comp, \U3|Add11~16\, U3|Add11~16, vga_top, 1
instance = comp, \U3|Add11~18\, U3|Add11~18, vga_top, 1
instance = comp, \U3|Add11~20\, U3|Add11~20, vga_top, 1
instance = comp, \U3|Add11~22\, U3|Add11~22, vga_top, 1
instance = comp, \U3|Add11~24\, U3|Add11~24, vga_top, 1
instance = comp, \U3|Add11~26\, U3|Add11~26, vga_top, 1
instance = comp, \U3|Add11~28\, U3|Add11~28, vga_top, 1
instance = comp, \U3|Add11~30\, U3|Add11~30, vga_top, 1
instance = comp, \U3|Add11~32\, U3|Add11~32, vga_top, 1
instance = comp, \U3|Add11~34\, U3|Add11~34, vga_top, 1
instance = comp, \U3|Add11~36\, U3|Add11~36, vga_top, 1
instance = comp, \U3|Add11~38\, U3|Add11~38, vga_top, 1
instance = comp, \U3|Add11~40\, U3|Add11~40, vga_top, 1
instance = comp, \U3|Add11~42\, U3|Add11~42, vga_top, 1
instance = comp, \U3|Add11~44\, U3|Add11~44, vga_top, 1
instance = comp, \U3|Add11~46\, U3|Add11~46, vga_top, 1
instance = comp, \U3|Add11~48\, U3|Add11~48, vga_top, 1
instance = comp, \U3|Add11~50\, U3|Add11~50, vga_top, 1
instance = comp, \U3|Add11~52\, U3|Add11~52, vga_top, 1
instance = comp, \U3|Add11~54\, U3|Add11~54, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|_~5\, U3|Div2|auto_generated|divider|my_abs_num|_~5, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|_~3\, U3|Div2|auto_generated|divider|my_abs_num|_~3, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|_~4\, U3|Div2|auto_generated|divider|my_abs_num|_~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|_~1\, U3|Div2|auto_generated|divider|my_abs_num|_~1, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|_~0\, U3|Div2|auto_generated|divider|my_abs_num|_~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|_~2\, U3|Div2|auto_generated|divider|my_abs_num|_~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[3]~30\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[3]~30, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[5]~31\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[5]~31, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[7]~32\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[7]~32, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[9]~33\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[9]~33, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[11]~34\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[11]~34, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[13]~35\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[13]~35, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[15]~36\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[15]~36, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[17]~37\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[17]~37, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[19]~38\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[19]~38, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[22]~59\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[22]~59, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[22]~60\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[22]~60, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[25]~39\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[25]~39, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[27]~40\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[27]~40, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[30]~41\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[30]~41, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[30]~42\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[30]~42, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[29]~54\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[29]~54, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|_~6\, U3|Div2|auto_generated|divider|my_abs_num|_~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|_~7\, U3|Div2|auto_generated|divider|my_abs_num|_~7, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[28]~43\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[28]~43, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_5_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[45]~374\, U3|Div2|auto_generated|divider|divider|StageOut[45]~374, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[45]~375\, U3|Div2|auto_generated|divider|divider|StageOut[45]~375, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[44]~377\, U3|Div2|auto_generated|divider|divider|StageOut[44]~377, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[44]~376\, U3|Div2|auto_generated|divider|divider|StageOut[44]~376, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[43]~379\, U3|Div2|auto_generated|divider|divider|StageOut[43]~379, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[43]~378\, U3|Div2|auto_generated|divider|divider|StageOut[43]~378, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[42]~381\, U3|Div2|auto_generated|divider|divider|StageOut[42]~381, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[42]~380\, U3|Div2|auto_generated|divider|divider|StageOut[42]~380, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[27]~56\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[27]~56, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[41]~383\, U3|Div2|auto_generated|divider|divider|StageOut[41]~383, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[41]~382\, U3|Div2|auto_generated|divider|divider|StageOut[41]~382, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10\, U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[7]~10, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[54]~718\, U3|Div2|auto_generated|divider|divider|StageOut[54]~718, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[54]~384\, U3|Div2|auto_generated|divider|divider|StageOut[54]~384, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[53]~385\, U3|Div2|auto_generated|divider|divider|StageOut[53]~385, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[53]~719\, U3|Div2|auto_generated|divider|divider|StageOut[53]~719, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[52]~386\, U3|Div2|auto_generated|divider|divider|StageOut[52]~386, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[52]~720\, U3|Div2|auto_generated|divider|divider|StageOut[52]~720, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[51]~721\, U3|Div2|auto_generated|divider|divider|StageOut[51]~721, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[51]~387\, U3|Div2|auto_generated|divider|divider|StageOut[51]~387, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[50]~388\, U3|Div2|auto_generated|divider|divider|StageOut[50]~388, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[50]~389\, U3|Div2|auto_generated|divider|divider|StageOut[50]~389, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[49]~595\, U3|Div2|auto_generated|divider|divider|StageOut[49]~595, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[40]~596\, U3|Div2|auto_generated|divider|divider|StageOut[40]~596, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[40]~597\, U3|Div2|auto_generated|divider|divider|StageOut[40]~597, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~12\, U3|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[49]~390\, U3|Div2|auto_generated|divider|divider|StageOut[49]~390, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[62]~598\, U3|Div2|auto_generated|divider|divider|StageOut[62]~598, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[62]~391\, U3|Div2|auto_generated|divider|divider|StageOut[62]~391, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[61]~392\, U3|Div2|auto_generated|divider|divider|StageOut[61]~392, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[61]~599\, U3|Div2|auto_generated|divider|divider|StageOut[61]~599, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[60]~393\, U3|Div2|auto_generated|divider|divider|StageOut[60]~393, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[60]~600\, U3|Div2|auto_generated|divider|divider|StageOut[60]~600, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[59]~394\, U3|Div2|auto_generated|divider|divider|StageOut[59]~394, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[59]~722\, U3|Div2|auto_generated|divider|divider|StageOut[59]~722, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[58]~601\, U3|Div2|auto_generated|divider|divider|StageOut[58]~601, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[58]~395\, U3|Div2|auto_generated|divider|divider|StageOut[58]~395, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[25]~44\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[25]~44, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[57]~396\, U3|Div2|auto_generated|divider|divider|StageOut[57]~396, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[48]~397\, U3|Div2|auto_generated|divider|divider|StageOut[48]~397, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[48]~398\, U3|Div2|auto_generated|divider|divider|StageOut[48]~398, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[57]~399\, U3|Div2|auto_generated|divider|divider|StageOut[57]~399, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[70]~400\, U3|Div2|auto_generated|divider|divider|StageOut[70]~400, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[70]~602\, U3|Div2|auto_generated|divider|divider|StageOut[70]~602, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[69]~401\, U3|Div2|auto_generated|divider|divider|StageOut[69]~401, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[69]~603\, U3|Div2|auto_generated|divider|divider|StageOut[69]~603, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[68]~402\, U3|Div2|auto_generated|divider|divider|StageOut[68]~402, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[68]~604\, U3|Div2|auto_generated|divider|divider|StageOut[68]~604, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[67]~605\, U3|Div2|auto_generated|divider|divider|StageOut[67]~605, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[67]~403\, U3|Div2|auto_generated|divider|divider|StageOut[67]~403, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[66]~404\, U3|Div2|auto_generated|divider|divider|StageOut[66]~404, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[66]~723\, U3|Div2|auto_generated|divider|divider|StageOut[66]~723, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[23]~55\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[23]~55, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[56]~608\, U3|Div2|auto_generated|divider|divider|StageOut[56]~608, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[56]~607\, U3|Div2|auto_generated|divider|divider|StageOut[56]~607, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[65]~405\, U3|Div2|auto_generated|divider|divider|StageOut[65]~405, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[65]~606\, U3|Div2|auto_generated|divider|divider|StageOut[65]~606, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[78]~406\, U3|Div2|auto_generated|divider|divider|StageOut[78]~406, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[78]~609\, U3|Div2|auto_generated|divider|divider|StageOut[78]~609, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[77]~610\, U3|Div2|auto_generated|divider|divider|StageOut[77]~610, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[77]~407\, U3|Div2|auto_generated|divider|divider|StageOut[77]~407, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[76]~611\, U3|Div2|auto_generated|divider|divider|StageOut[76]~611, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[76]~408\, U3|Div2|auto_generated|divider|divider|StageOut[76]~408, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[75]~409\, U3|Div2|auto_generated|divider|divider|StageOut[75]~409, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[75]~612\, U3|Div2|auto_generated|divider|divider|StageOut[75]~612, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[74]~410\, U3|Div2|auto_generated|divider|divider|StageOut[74]~410, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[74]~613\, U3|Div2|auto_generated|divider|divider|StageOut[74]~613, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[73]~614\, U3|Div2|auto_generated|divider|divider|StageOut[73]~614, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[64]~615\, U3|Div2|auto_generated|divider|divider|StageOut[64]~615, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[64]~616\, U3|Div2|auto_generated|divider|divider|StageOut[64]~616, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[73]~411\, U3|Div2|auto_generated|divider|divider|StageOut[73]~411, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[86]~617\, U3|Div2|auto_generated|divider|divider|StageOut[86]~617, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[86]~412\, U3|Div2|auto_generated|divider|divider|StageOut[86]~412, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[85]~413\, U3|Div2|auto_generated|divider|divider|StageOut[85]~413, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[85]~618\, U3|Div2|auto_generated|divider|divider|StageOut[85]~618, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[84]~619\, U3|Div2|auto_generated|divider|divider|StageOut[84]~619, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[84]~414\, U3|Div2|auto_generated|divider|divider|StageOut[84]~414, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[83]~620\, U3|Div2|auto_generated|divider|divider|StageOut[83]~620, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[83]~415\, U3|Div2|auto_generated|divider|divider|StageOut[83]~415, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[82]~416\, U3|Div2|auto_generated|divider|divider|StageOut[82]~416, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[82]~621\, U3|Div2|auto_generated|divider|divider|StageOut[82]~621, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[21]~57\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[21]~57, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[81]~622\, U3|Div2|auto_generated|divider|divider|StageOut[81]~622, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[72]~624\, U3|Div2|auto_generated|divider|divider|StageOut[72]~624, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[72]~623\, U3|Div2|auto_generated|divider|divider|StageOut[72]~623, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[81]~417\, U3|Div2|auto_generated|divider|divider|StageOut[81]~417, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[94]~625\, U3|Div2|auto_generated|divider|divider|StageOut[94]~625, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[94]~418\, U3|Div2|auto_generated|divider|divider|StageOut[94]~418, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[93]~626\, U3|Div2|auto_generated|divider|divider|StageOut[93]~626, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[93]~419\, U3|Div2|auto_generated|divider|divider|StageOut[93]~419, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[92]~627\, U3|Div2|auto_generated|divider|divider|StageOut[92]~627, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[92]~420\, U3|Div2|auto_generated|divider|divider|StageOut[92]~420, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[91]~421\, U3|Div2|auto_generated|divider|divider|StageOut[91]~421, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[91]~628\, U3|Div2|auto_generated|divider|divider|StageOut[91]~628, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[90]~629\, U3|Div2|auto_generated|divider|divider|StageOut[90]~629, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[90]~422\, U3|Div2|auto_generated|divider|divider|StageOut[90]~422, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[21]~58\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[21]~58, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[80]~425\, U3|Div2|auto_generated|divider|divider|StageOut[80]~425, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[80]~424\, U3|Div2|auto_generated|divider|divider|StageOut[80]~424, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[89]~426\, U3|Div2|auto_generated|divider|divider|StageOut[89]~426, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[89]~423\, U3|Div2|auto_generated|divider|divider|StageOut[89]~423, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[102]~630\, U3|Div2|auto_generated|divider|divider|StageOut[102]~630, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[102]~427\, U3|Div2|auto_generated|divider|divider|StageOut[102]~427, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[101]~428\, U3|Div2|auto_generated|divider|divider|StageOut[101]~428, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[101]~631\, U3|Div2|auto_generated|divider|divider|StageOut[101]~631, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[100]~429\, U3|Div2|auto_generated|divider|divider|StageOut[100]~429, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[100]~632\, U3|Div2|auto_generated|divider|divider|StageOut[100]~632, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[99]~633\, U3|Div2|auto_generated|divider|divider|StageOut[99]~633, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[99]~430\, U3|Div2|auto_generated|divider|divider|StageOut[99]~430, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[98]~431\, U3|Div2|auto_generated|divider|divider|StageOut[98]~431, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[98]~724\, U3|Div2|auto_generated|divider|divider|StageOut[98]~724, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[97]~634\, U3|Div2|auto_generated|divider|divider|StageOut[97]~634, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[88]~635\, U3|Div2|auto_generated|divider|divider|StageOut[88]~635, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[88]~636\, U3|Div2|auto_generated|divider|divider|StageOut[88]~636, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[97]~432\, U3|Div2|auto_generated|divider|divider|StageOut[97]~432, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[110]~637\, U3|Div2|auto_generated|divider|divider|StageOut[110]~637, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[110]~433\, U3|Div2|auto_generated|divider|divider|StageOut[110]~433, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[109]~638\, U3|Div2|auto_generated|divider|divider|StageOut[109]~638, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[109]~434\, U3|Div2|auto_generated|divider|divider|StageOut[109]~434, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[108]~435\, U3|Div2|auto_generated|divider|divider|StageOut[108]~435, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[108]~639\, U3|Div2|auto_generated|divider|divider|StageOut[108]~639, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[107]~640\, U3|Div2|auto_generated|divider|divider|StageOut[107]~640, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[107]~436\, U3|Div2|auto_generated|divider|divider|StageOut[107]~436, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[106]~641\, U3|Div2|auto_generated|divider|divider|StageOut[106]~641, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[106]~437\, U3|Div2|auto_generated|divider|divider|StageOut[106]~437, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[19]~45\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[19]~45, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[105]~438\, U3|Div2|auto_generated|divider|divider|StageOut[105]~438, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[96]~439\, U3|Div2|auto_generated|divider|divider|StageOut[96]~439, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[96]~440\, U3|Div2|auto_generated|divider|divider|StageOut[96]~440, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[105]~441\, U3|Div2|auto_generated|divider|divider|StageOut[105]~441, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[118]~442\, U3|Div2|auto_generated|divider|divider|StageOut[118]~442, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[118]~642\, U3|Div2|auto_generated|divider|divider|StageOut[118]~642, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[117]~643\, U3|Div2|auto_generated|divider|divider|StageOut[117]~643, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[117]~443\, U3|Div2|auto_generated|divider|divider|StageOut[117]~443, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[116]~444\, U3|Div2|auto_generated|divider|divider|StageOut[116]~444, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[116]~644\, U3|Div2|auto_generated|divider|divider|StageOut[116]~644, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[115]~445\, U3|Div2|auto_generated|divider|divider|StageOut[115]~445, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[115]~645\, U3|Div2|auto_generated|divider|divider|StageOut[115]~645, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[114]~725\, U3|Div2|auto_generated|divider|divider|StageOut[114]~725, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[114]~446\, U3|Div2|auto_generated|divider|divider|StageOut[114]~446, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[113]~447\, U3|Div2|auto_generated|divider|divider|StageOut[113]~447, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[104]~449\, U3|Div2|auto_generated|divider|divider|StageOut[104]~449, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[104]~448\, U3|Div2|auto_generated|divider|divider|StageOut[104]~448, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_14_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[113]~450\, U3|Div2|auto_generated|divider|divider|StageOut[113]~450, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[126]~646\, U3|Div2|auto_generated|divider|divider|StageOut[126]~646, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[126]~451\, U3|Div2|auto_generated|divider|divider|StageOut[126]~451, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[125]~647\, U3|Div2|auto_generated|divider|divider|StageOut[125]~647, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[125]~452\, U3|Div2|auto_generated|divider|divider|StageOut[125]~452, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[124]~648\, U3|Div2|auto_generated|divider|divider|StageOut[124]~648, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[124]~453\, U3|Div2|auto_generated|divider|divider|StageOut[124]~453, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[123]~454\, U3|Div2|auto_generated|divider|divider|StageOut[123]~454, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[123]~649\, U3|Div2|auto_generated|divider|divider|StageOut[123]~649, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[122]~455\, U3|Div2|auto_generated|divider|divider|StageOut[122]~455, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[122]~650\, U3|Div2|auto_generated|divider|divider|StageOut[122]~650, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[17]~46\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[17]~46, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[112]~457\, U3|Div2|auto_generated|divider|divider|StageOut[112]~457, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[112]~458\, U3|Div2|auto_generated|divider|divider|StageOut[112]~458, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_15_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[121]~459\, U3|Div2|auto_generated|divider|divider|StageOut[121]~459, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[121]~456\, U3|Div2|auto_generated|divider|divider|StageOut[121]~456, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[134]~651\, U3|Div2|auto_generated|divider|divider|StageOut[134]~651, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[134]~460\, U3|Div2|auto_generated|divider|divider|StageOut[134]~460, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[133]~461\, U3|Div2|auto_generated|divider|divider|StageOut[133]~461, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[133]~652\, U3|Div2|auto_generated|divider|divider|StageOut[133]~652, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[132]~653\, U3|Div2|auto_generated|divider|divider|StageOut[132]~653, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[132]~462\, U3|Div2|auto_generated|divider|divider|StageOut[132]~462, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[131]~654\, U3|Div2|auto_generated|divider|divider|StageOut[131]~654, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[131]~463\, U3|Div2|auto_generated|divider|divider|StageOut[131]~463, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[130]~726\, U3|Div2|auto_generated|divider|divider|StageOut[130]~726, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[130]~464\, U3|Div2|auto_generated|divider|divider|StageOut[130]~464, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[120]~466\, U3|Div2|auto_generated|divider|divider|StageOut[120]~466, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[120]~467\, U3|Div2|auto_generated|divider|divider|StageOut[120]~467, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_16_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[129]~468\, U3|Div2|auto_generated|divider|divider|StageOut[129]~468, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[129]~465\, U3|Div2|auto_generated|divider|divider|StageOut[129]~465, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[142]~655\, U3|Div2|auto_generated|divider|divider|StageOut[142]~655, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[142]~469\, U3|Div2|auto_generated|divider|divider|StageOut[142]~469, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[141]~470\, U3|Div2|auto_generated|divider|divider|StageOut[141]~470, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[141]~656\, U3|Div2|auto_generated|divider|divider|StageOut[141]~656, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[140]~471\, U3|Div2|auto_generated|divider|divider|StageOut[140]~471, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[140]~657\, U3|Div2|auto_generated|divider|divider|StageOut[140]~657, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[139]~658\, U3|Div2|auto_generated|divider|divider|StageOut[139]~658, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[139]~472\, U3|Div2|auto_generated|divider|divider|StageOut[139]~472, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[138]~659\, U3|Div2|auto_generated|divider|divider|StageOut[138]~659, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[138]~473\, U3|Div2|auto_generated|divider|divider|StageOut[138]~473, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[15]~47\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[15]~47, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[128]~476\, U3|Div2|auto_generated|divider|divider|StageOut[128]~476, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[128]~475\, U3|Div2|auto_generated|divider|divider|StageOut[128]~475, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_17_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[137]~477\, U3|Div2|auto_generated|divider|divider|StageOut[137]~477, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[137]~474\, U3|Div2|auto_generated|divider|divider|StageOut[137]~474, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[150]~478\, U3|Div2|auto_generated|divider|divider|StageOut[150]~478, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[150]~660\, U3|Div2|auto_generated|divider|divider|StageOut[150]~660, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[149]~479\, U3|Div2|auto_generated|divider|divider|StageOut[149]~479, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[149]~661\, U3|Div2|auto_generated|divider|divider|StageOut[149]~661, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[148]~662\, U3|Div2|auto_generated|divider|divider|StageOut[148]~662, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[148]~480\, U3|Div2|auto_generated|divider|divider|StageOut[148]~480, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[147]~663\, U3|Div2|auto_generated|divider|divider|StageOut[147]~663, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[147]~481\, U3|Div2|auto_generated|divider|divider|StageOut[147]~481, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[146]~482\, U3|Div2|auto_generated|divider|divider|StageOut[146]~482, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[146]~727\, U3|Div2|auto_generated|divider|divider|StageOut[146]~727, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[136]~484\, U3|Div2|auto_generated|divider|divider|StageOut[136]~484, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[136]~485\, U3|Div2|auto_generated|divider|divider|StageOut[136]~485, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_18_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[145]~486\, U3|Div2|auto_generated|divider|divider|StageOut[145]~486, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[145]~483\, U3|Div2|auto_generated|divider|divider|StageOut[145]~483, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[158]~487\, U3|Div2|auto_generated|divider|divider|StageOut[158]~487, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[158]~664\, U3|Div2|auto_generated|divider|divider|StageOut[158]~664, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[157]~665\, U3|Div2|auto_generated|divider|divider|StageOut[157]~665, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[157]~488\, U3|Div2|auto_generated|divider|divider|StageOut[157]~488, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[156]~666\, U3|Div2|auto_generated|divider|divider|StageOut[156]~666, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[156]~489\, U3|Div2|auto_generated|divider|divider|StageOut[156]~489, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[155]~667\, U3|Div2|auto_generated|divider|divider|StageOut[155]~667, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[155]~490\, U3|Div2|auto_generated|divider|divider|StageOut[155]~490, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[154]~668\, U3|Div2|auto_generated|divider|divider|StageOut[154]~668, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[154]~491\, U3|Div2|auto_generated|divider|divider|StageOut[154]~491, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[13]~48\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[13]~48, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[144]~494\, U3|Div2|auto_generated|divider|divider|StageOut[144]~494, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[144]~493\, U3|Div2|auto_generated|divider|divider|StageOut[144]~493, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_19_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[153]~495\, U3|Div2|auto_generated|divider|divider|StageOut[153]~495, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[153]~492\, U3|Div2|auto_generated|divider|divider|StageOut[153]~492, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[166]~496\, U3|Div2|auto_generated|divider|divider|StageOut[166]~496, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[166]~669\, U3|Div2|auto_generated|divider|divider|StageOut[166]~669, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[165]~670\, U3|Div2|auto_generated|divider|divider|StageOut[165]~670, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[165]~497\, U3|Div2|auto_generated|divider|divider|StageOut[165]~497, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[164]~498\, U3|Div2|auto_generated|divider|divider|StageOut[164]~498, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[164]~671\, U3|Div2|auto_generated|divider|divider|StageOut[164]~671, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[163]~499\, U3|Div2|auto_generated|divider|divider|StageOut[163]~499, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[163]~672\, U3|Div2|auto_generated|divider|divider|StageOut[163]~672, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[162]~728\, U3|Div2|auto_generated|divider|divider|StageOut[162]~728, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[162]~500\, U3|Div2|auto_generated|divider|divider|StageOut[162]~500, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[152]~502\, U3|Div2|auto_generated|divider|divider|StageOut[152]~502, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[152]~503\, U3|Div2|auto_generated|divider|divider|StageOut[152]~503, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_20_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[161]~504\, U3|Div2|auto_generated|divider|divider|StageOut[161]~504, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[161]~501\, U3|Div2|auto_generated|divider|divider|StageOut[161]~501, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[174]~505\, U3|Div2|auto_generated|divider|divider|StageOut[174]~505, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[174]~673\, U3|Div2|auto_generated|divider|divider|StageOut[174]~673, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[173]~674\, U3|Div2|auto_generated|divider|divider|StageOut[173]~674, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[173]~506\, U3|Div2|auto_generated|divider|divider|StageOut[173]~506, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[172]~507\, U3|Div2|auto_generated|divider|divider|StageOut[172]~507, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[172]~675\, U3|Div2|auto_generated|divider|divider|StageOut[172]~675, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[171]~676\, U3|Div2|auto_generated|divider|divider|StageOut[171]~676, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[171]~508\, U3|Div2|auto_generated|divider|divider|StageOut[171]~508, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[170]~677\, U3|Div2|auto_generated|divider|divider|StageOut[170]~677, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[170]~509\, U3|Div2|auto_generated|divider|divider|StageOut[170]~509, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[11]~49\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[11]~49, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[160]~511\, U3|Div2|auto_generated|divider|divider|StageOut[160]~511, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[160]~512\, U3|Div2|auto_generated|divider|divider|StageOut[160]~512, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_21_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[169]~513\, U3|Div2|auto_generated|divider|divider|StageOut[169]~513, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[169]~510\, U3|Div2|auto_generated|divider|divider|StageOut[169]~510, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[182]~514\, U3|Div2|auto_generated|divider|divider|StageOut[182]~514, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[182]~678\, U3|Div2|auto_generated|divider|divider|StageOut[182]~678, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[181]~679\, U3|Div2|auto_generated|divider|divider|StageOut[181]~679, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[181]~515\, U3|Div2|auto_generated|divider|divider|StageOut[181]~515, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[180]~516\, U3|Div2|auto_generated|divider|divider|StageOut[180]~516, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[180]~680\, U3|Div2|auto_generated|divider|divider|StageOut[180]~680, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[179]~681\, U3|Div2|auto_generated|divider|divider|StageOut[179]~681, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[179]~517\, U3|Div2|auto_generated|divider|divider|StageOut[179]~517, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[178]~729\, U3|Div2|auto_generated|divider|divider|StageOut[178]~729, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[178]~518\, U3|Div2|auto_generated|divider|divider|StageOut[178]~518, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[177]~519\, U3|Div2|auto_generated|divider|divider|StageOut[177]~519, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[168]~521\, U3|Div2|auto_generated|divider|divider|StageOut[168]~521, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[168]~520\, U3|Div2|auto_generated|divider|divider|StageOut[168]~520, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_22_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[177]~522\, U3|Div2|auto_generated|divider|divider|StageOut[177]~522, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[190]~523\, U3|Div2|auto_generated|divider|divider|StageOut[190]~523, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[190]~682\, U3|Div2|auto_generated|divider|divider|StageOut[190]~682, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[189]~524\, U3|Div2|auto_generated|divider|divider|StageOut[189]~524, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[189]~683\, U3|Div2|auto_generated|divider|divider|StageOut[189]~683, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[188]~525\, U3|Div2|auto_generated|divider|divider|StageOut[188]~525, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[188]~684\, U3|Div2|auto_generated|divider|divider|StageOut[188]~684, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[187]~526\, U3|Div2|auto_generated|divider|divider|StageOut[187]~526, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[187]~685\, U3|Div2|auto_generated|divider|divider|StageOut[187]~685, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[186]~527\, U3|Div2|auto_generated|divider|divider|StageOut[186]~527, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[186]~686\, U3|Div2|auto_generated|divider|divider|StageOut[186]~686, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[9]~50\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[9]~50, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[176]~530\, U3|Div2|auto_generated|divider|divider|StageOut[176]~530, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[176]~529\, U3|Div2|auto_generated|divider|divider|StageOut[176]~529, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_23_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[185]~531\, U3|Div2|auto_generated|divider|divider|StageOut[185]~531, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[185]~528\, U3|Div2|auto_generated|divider|divider|StageOut[185]~528, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[198]~687\, U3|Div2|auto_generated|divider|divider|StageOut[198]~687, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[198]~532\, U3|Div2|auto_generated|divider|divider|StageOut[198]~532, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[197]~533\, U3|Div2|auto_generated|divider|divider|StageOut[197]~533, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[197]~688\, U3|Div2|auto_generated|divider|divider|StageOut[197]~688, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[196]~534\, U3|Div2|auto_generated|divider|divider|StageOut[196]~534, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[196]~689\, U3|Div2|auto_generated|divider|divider|StageOut[196]~689, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[195]~690\, U3|Div2|auto_generated|divider|divider|StageOut[195]~690, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[195]~535\, U3|Div2|auto_generated|divider|divider|StageOut[195]~535, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[194]~536\, U3|Div2|auto_generated|divider|divider|StageOut[194]~536, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[194]~730\, U3|Div2|auto_generated|divider|divider|StageOut[194]~730, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[193]~537\, U3|Div2|auto_generated|divider|divider|StageOut[193]~537, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[184]~538\, U3|Div2|auto_generated|divider|divider|StageOut[184]~538, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[184]~539\, U3|Div2|auto_generated|divider|divider|StageOut[184]~539, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_24_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[193]~540\, U3|Div2|auto_generated|divider|divider|StageOut[193]~540, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[206]~691\, U3|Div2|auto_generated|divider|divider|StageOut[206]~691, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[206]~541\, U3|Div2|auto_generated|divider|divider|StageOut[206]~541, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[205]~542\, U3|Div2|auto_generated|divider|divider|StageOut[205]~542, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[205]~692\, U3|Div2|auto_generated|divider|divider|StageOut[205]~692, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[204]~693\, U3|Div2|auto_generated|divider|divider|StageOut[204]~693, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[204]~543\, U3|Div2|auto_generated|divider|divider|StageOut[204]~543, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[203]~544\, U3|Div2|auto_generated|divider|divider|StageOut[203]~544, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[203]~694\, U3|Div2|auto_generated|divider|divider|StageOut[203]~694, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[202]~695\, U3|Div2|auto_generated|divider|divider|StageOut[202]~695, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[202]~545\, U3|Div2|auto_generated|divider|divider|StageOut[202]~545, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[7]~51\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[7]~51, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[192]~547\, U3|Div2|auto_generated|divider|divider|StageOut[192]~547, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[192]~548\, U3|Div2|auto_generated|divider|divider|StageOut[192]~548, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_25_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[201]~549\, U3|Div2|auto_generated|divider|divider|StageOut[201]~549, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[201]~546\, U3|Div2|auto_generated|divider|divider|StageOut[201]~546, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[214]~696\, U3|Div2|auto_generated|divider|divider|StageOut[214]~696, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[214]~550\, U3|Div2|auto_generated|divider|divider|StageOut[214]~550, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[213]~551\, U3|Div2|auto_generated|divider|divider|StageOut[213]~551, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[213]~697\, U3|Div2|auto_generated|divider|divider|StageOut[213]~697, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[212]~698\, U3|Div2|auto_generated|divider|divider|StageOut[212]~698, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[212]~552\, U3|Div2|auto_generated|divider|divider|StageOut[212]~552, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[211]~553\, U3|Div2|auto_generated|divider|divider|StageOut[211]~553, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[211]~699\, U3|Div2|auto_generated|divider|divider|StageOut[211]~699, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[210]~554\, U3|Div2|auto_generated|divider|divider|StageOut[210]~554, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[210]~731\, U3|Div2|auto_generated|divider|divider|StageOut[210]~731, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[200]~556\, U3|Div2|auto_generated|divider|divider|StageOut[200]~556, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[200]~557\, U3|Div2|auto_generated|divider|divider|StageOut[200]~557, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_26_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[209]~558\, U3|Div2|auto_generated|divider|divider|StageOut[209]~558, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[209]~555\, U3|Div2|auto_generated|divider|divider|StageOut[209]~555, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[222]~700\, U3|Div2|auto_generated|divider|divider|StageOut[222]~700, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[222]~559\, U3|Div2|auto_generated|divider|divider|StageOut[222]~559, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[221]~701\, U3|Div2|auto_generated|divider|divider|StageOut[221]~701, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[221]~560\, U3|Div2|auto_generated|divider|divider|StageOut[221]~560, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[220]~702\, U3|Div2|auto_generated|divider|divider|StageOut[220]~702, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[220]~561\, U3|Div2|auto_generated|divider|divider|StageOut[220]~561, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[219]~562\, U3|Div2|auto_generated|divider|divider|StageOut[219]~562, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[219]~703\, U3|Div2|auto_generated|divider|divider|StageOut[219]~703, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[218]~704\, U3|Div2|auto_generated|divider|divider|StageOut[218]~704, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[218]~563\, U3|Div2|auto_generated|divider|divider|StageOut[218]~563, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[5]~52\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[5]~52, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[208]~566\, U3|Div2|auto_generated|divider|divider|StageOut[208]~566, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[208]~565\, U3|Div2|auto_generated|divider|divider|StageOut[208]~565, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_27_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[217]~567\, U3|Div2|auto_generated|divider|divider|StageOut[217]~567, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[217]~564\, U3|Div2|auto_generated|divider|divider|StageOut[217]~564, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[230]~705\, U3|Div2|auto_generated|divider|divider|StageOut[230]~705, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[230]~568\, U3|Div2|auto_generated|divider|divider|StageOut[230]~568, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[229]~706\, U3|Div2|auto_generated|divider|divider|StageOut[229]~706, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[229]~569\, U3|Div2|auto_generated|divider|divider|StageOut[229]~569, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[228]~707\, U3|Div2|auto_generated|divider|divider|StageOut[228]~707, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[228]~570\, U3|Div2|auto_generated|divider|divider|StageOut[228]~570, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[227]~571\, U3|Div2|auto_generated|divider|divider|StageOut[227]~571, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[227]~708\, U3|Div2|auto_generated|divider|divider|StageOut[227]~708, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[226]~572\, U3|Div2|auto_generated|divider|divider|StageOut[226]~572, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[226]~732\, U3|Div2|auto_generated|divider|divider|StageOut[226]~732, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[225]~573\, U3|Div2|auto_generated|divider|divider|StageOut[225]~573, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[216]~575\, U3|Div2|auto_generated|divider|divider|StageOut[216]~575, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[216]~574\, U3|Div2|auto_generated|divider|divider|StageOut[216]~574, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_28_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[225]~576\, U3|Div2|auto_generated|divider|divider|StageOut[225]~576, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[238]~709\, U3|Div2|auto_generated|divider|divider|StageOut[238]~709, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[238]~577\, U3|Div2|auto_generated|divider|divider|StageOut[238]~577, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[237]~578\, U3|Div2|auto_generated|divider|divider|StageOut[237]~578, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[237]~710\, U3|Div2|auto_generated|divider|divider|StageOut[237]~710, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[236]~711\, U3|Div2|auto_generated|divider|divider|StageOut[236]~711, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[236]~579\, U3|Div2|auto_generated|divider|divider|StageOut[236]~579, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[235]~712\, U3|Div2|auto_generated|divider|divider|StageOut[235]~712, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[235]~580\, U3|Div2|auto_generated|divider|divider|StageOut[235]~580, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[234]~713\, U3|Div2|auto_generated|divider|divider|StageOut[234]~713, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[234]~581\, U3|Div2|auto_generated|divider|divider|StageOut[234]~581, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|my_abs_num|cs2a[3]~53\, U3|Div2|auto_generated|divider|my_abs_num|cs2a[3]~53, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[224]~584\, U3|Div2|auto_generated|divider|divider|StageOut[224]~584, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[224]~583\, U3|Div2|auto_generated|divider|divider|StageOut[224]~583, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_29_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[233]~585\, U3|Div2|auto_generated|divider|divider|StageOut[233]~585, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[233]~582\, U3|Div2|auto_generated|divider|divider|StageOut[233]~582, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[2]~0\, U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[3]~2\, U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[4]~4\, U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[5]~6\, U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[6]~8\, U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[7]~11\, U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[8]~12\, U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[246]~714\, U3|Div2|auto_generated|divider|divider|StageOut[246]~714, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[246]~586\, U3|Div2|auto_generated|divider|divider|StageOut[246]~586, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[245]~715\, U3|Div2|auto_generated|divider|divider|StageOut[245]~715, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[245]~587\, U3|Div2|auto_generated|divider|divider|StageOut[245]~587, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[244]~716\, U3|Div2|auto_generated|divider|divider|StageOut[244]~716, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[244]~588\, U3|Div2|auto_generated|divider|divider|StageOut[244]~588, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[243]~589\, U3|Div2|auto_generated|divider|divider|StageOut[243]~589, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[243]~717\, U3|Div2|auto_generated|divider|divider|StageOut[243]~717, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[242]~590\, U3|Div2|auto_generated|divider|divider|StageOut[242]~590, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[242]~733\, U3|Div2|auto_generated|divider|divider|StageOut[242]~733, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[241]~591\, U3|Div2|auto_generated|divider|divider|StageOut[241]~591, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[232]~592\, U3|Div2|auto_generated|divider|divider|StageOut[232]~592, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[232]~593\, U3|Div2|auto_generated|divider|divider|StageOut[232]~593, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[1]~14\, U3|Div2|auto_generated|divider|divider|add_sub_30_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|StageOut[241]~594\, U3|Div2|auto_generated|divider|divider|StageOut[241]~594, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|op_24~1\, U3|Div2|auto_generated|divider|divider|op_24~1, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|op_24~3\, U3|Div2|auto_generated|divider|divider|op_24~3, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|op_24~5\, U3|Div2|auto_generated|divider|divider|op_24~5, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|op_24~7\, U3|Div2|auto_generated|divider|divider|op_24~7, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|op_24~9\, U3|Div2|auto_generated|divider|divider|op_24~9, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|op_24~11\, U3|Div2|auto_generated|divider|divider|op_24~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|divider|op_24~12\, U3|Div2|auto_generated|divider|divider|op_24~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~0\, U3|Div2|auto_generated|divider|op_1~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~2\, U3|Div2|auto_generated|divider|op_1~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~4\, U3|Div2|auto_generated|divider|op_1~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~6\, U3|Div2|auto_generated|divider|op_1~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~8\, U3|Div2|auto_generated|divider|op_1~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~10\, U3|Div2|auto_generated|divider|op_1~10, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~12\, U3|Div2|auto_generated|divider|op_1~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~14\, U3|Div2|auto_generated|divider|op_1~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~16\, U3|Div2|auto_generated|divider|op_1~16, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~18\, U3|Div2|auto_generated|divider|op_1~18, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~20\, U3|Div2|auto_generated|divider|op_1~20, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~22\, U3|Div2|auto_generated|divider|op_1~22, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~24\, U3|Div2|auto_generated|divider|op_1~24, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~26\, U3|Div2|auto_generated|divider|op_1~26, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~28\, U3|Div2|auto_generated|divider|op_1~28, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~30\, U3|Div2|auto_generated|divider|op_1~30, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~32\, U3|Div2|auto_generated|divider|op_1~32, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~34\, U3|Div2|auto_generated|divider|op_1~34, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~36\, U3|Div2|auto_generated|divider|op_1~36, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~38\, U3|Div2|auto_generated|divider|op_1~38, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~40\, U3|Div2|auto_generated|divider|op_1~40, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~42\, U3|Div2|auto_generated|divider|op_1~42, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~44\, U3|Div2|auto_generated|divider|op_1~44, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~46\, U3|Div2|auto_generated|divider|op_1~46, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~48\, U3|Div2|auto_generated|divider|op_1~48, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~50\, U3|Div2|auto_generated|divider|op_1~50, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~52\, U3|Div2|auto_generated|divider|op_1~52, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~54\, U3|Div2|auto_generated|divider|op_1~54, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|op_1~56\, U3|Div2|auto_generated|divider|op_1~56, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|_~0\, U3|Div2|auto_generated|divider|_~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|_~1\, U3|Div2|auto_generated|divider|_~1, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[26]~0\, U3|Div2|auto_generated|divider|quotient[26]~0, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[25]~1\, U3|Div2|auto_generated|divider|quotient[25]~1, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[24]~2\, U3|Div2|auto_generated|divider|quotient[24]~2, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[23]~3\, U3|Div2|auto_generated|divider|quotient[23]~3, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[22]~4\, U3|Div2|auto_generated|divider|quotient[22]~4, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[21]~5\, U3|Div2|auto_generated|divider|quotient[21]~5, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[20]~6\, U3|Div2|auto_generated|divider|quotient[20]~6, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[19]~7\, U3|Div2|auto_generated|divider|quotient[19]~7, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[18]~8\, U3|Div2|auto_generated|divider|quotient[18]~8, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[17]~9\, U3|Div2|auto_generated|divider|quotient[17]~9, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[16]~10\, U3|Div2|auto_generated|divider|quotient[16]~10, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[15]~11\, U3|Div2|auto_generated|divider|quotient[15]~11, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[14]~12\, U3|Div2|auto_generated|divider|quotient[14]~12, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[13]~13\, U3|Div2|auto_generated|divider|quotient[13]~13, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[12]~14\, U3|Div2|auto_generated|divider|quotient[12]~14, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[11]~15\, U3|Div2|auto_generated|divider|quotient[11]~15, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[10]~16\, U3|Div2|auto_generated|divider|quotient[10]~16, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[9]~17\, U3|Div2|auto_generated|divider|quotient[9]~17, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[8]~18\, U3|Div2|auto_generated|divider|quotient[8]~18, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[7]~19\, U3|Div2|auto_generated|divider|quotient[7]~19, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[6]~20\, U3|Div2|auto_generated|divider|quotient[6]~20, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[5]~21\, U3|Div2|auto_generated|divider|quotient[5]~21, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[4]~22\, U3|Div2|auto_generated|divider|quotient[4]~22, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[3]~23\, U3|Div2|auto_generated|divider|quotient[3]~23, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[2]~24\, U3|Div2|auto_generated|divider|quotient[2]~24, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[1]~25\, U3|Div2|auto_generated|divider|quotient[1]~25, vga_top, 1
instance = comp, \U3|Div2|auto_generated|divider|quotient[0]~26\, U3|Div2|auto_generated|divider|quotient[0]~26, vga_top, 1
instance = comp, \U3|Add12~1\, U3|Add12~1, vga_top, 1
instance = comp, \U3|Add12~2\, U3|Add12~2, vga_top, 1
instance = comp, \U3|Add12~4\, U3|Add12~4, vga_top, 1
instance = comp, \U3|Add12~6\, U3|Add12~6, vga_top, 1
instance = comp, \U3|Add12~8\, U3|Add12~8, vga_top, 1
instance = comp, \U3|Add12~10\, U3|Add12~10, vga_top, 1
instance = comp, \U3|Add12~12\, U3|Add12~12, vga_top, 1
instance = comp, \U3|Add12~14\, U3|Add12~14, vga_top, 1
instance = comp, \U3|Add12~16\, U3|Add12~16, vga_top, 1
instance = comp, \U3|Add12~18\, U3|Add12~18, vga_top, 1
instance = comp, \U3|Add12~20\, U3|Add12~20, vga_top, 1
instance = comp, \U3|Add12~22\, U3|Add12~22, vga_top, 1
instance = comp, \U3|Add12~24\, U3|Add12~24, vga_top, 1
instance = comp, \U3|Add12~26\, U3|Add12~26, vga_top, 1
instance = comp, \U3|Add12~28\, U3|Add12~28, vga_top, 1
instance = comp, \U3|Add12~30\, U3|Add12~30, vga_top, 1
instance = comp, \U3|Add12~32\, U3|Add12~32, vga_top, 1
instance = comp, \U3|Add12~34\, U3|Add12~34, vga_top, 1
instance = comp, \U3|Add12~36\, U3|Add12~36, vga_top, 1
instance = comp, \U3|Add12~38\, U3|Add12~38, vga_top, 1
instance = comp, \U3|Add12~40\, U3|Add12~40, vga_top, 1
instance = comp, \U3|Add12~42\, U3|Add12~42, vga_top, 1
instance = comp, \U3|Add12~44\, U3|Add12~44, vga_top, 1
instance = comp, \U3|Add12~46\, U3|Add12~46, vga_top, 1
instance = comp, \U3|Add12~48\, U3|Add12~48, vga_top, 1
instance = comp, \U3|Add12~50\, U3|Add12~50, vga_top, 1
instance = comp, \U3|Add12~52\, U3|Add12~52, vga_top, 1
instance = comp, \U3|Add12~54\, U3|Add12~54, vga_top, 1
instance = comp, \U3|Add12~56\, U3|Add12~56, vga_top, 1
instance = comp, \U3|Add12~58\, U3|Add12~58, vga_top, 1
instance = comp, \U3|Add12~60\, U3|Add12~60, vga_top, 1
instance = comp, \U3|Add12~62\, U3|Add12~62, vga_top, 1
instance = comp, \U3|Add13~0\, U3|Add13~0, vga_top, 1
instance = comp, \U3|Add13~2\, U3|Add13~2, vga_top, 1
instance = comp, \U3|Add13~4\, U3|Add13~4, vga_top, 1
instance = comp, \U3|Add13~6\, U3|Add13~6, vga_top, 1
instance = comp, \U3|Add13~8\, U3|Add13~8, vga_top, 1
instance = comp, \U3|Add13~10\, U3|Add13~10, vga_top, 1
instance = comp, \U3|Add13~12\, U3|Add13~12, vga_top, 1
instance = comp, \U3|Add13~14\, U3|Add13~14, vga_top, 1
instance = comp, \U3|Add13~16\, U3|Add13~16, vga_top, 1
instance = comp, \U3|Add13~18\, U3|Add13~18, vga_top, 1
instance = comp, \U3|Add13~20\, U3|Add13~20, vga_top, 1
instance = comp, \U3|Add13~22\, U3|Add13~22, vga_top, 1
instance = comp, \U3|Add13~24\, U3|Add13~24, vga_top, 1
instance = comp, \U3|Add13~26\, U3|Add13~26, vga_top, 1
instance = comp, \U3|Add13~28\, U3|Add13~28, vga_top, 1
instance = comp, \U3|Add13~30\, U3|Add13~30, vga_top, 1
instance = comp, \U3|Add13~32\, U3|Add13~32, vga_top, 1
instance = comp, \U3|Add13~34\, U3|Add13~34, vga_top, 1
instance = comp, \U3|Add13~36\, U3|Add13~36, vga_top, 1
instance = comp, \U3|Add13~38\, U3|Add13~38, vga_top, 1
instance = comp, \U3|Add13~40\, U3|Add13~40, vga_top, 1
instance = comp, \U3|Add13~42\, U3|Add13~42, vga_top, 1
instance = comp, \U3|Add13~44\, U3|Add13~44, vga_top, 1
instance = comp, \U3|Add13~46\, U3|Add13~46, vga_top, 1
instance = comp, \U3|Add13~48\, U3|Add13~48, vga_top, 1
instance = comp, \U3|Add13~50\, U3|Add13~50, vga_top, 1
instance = comp, \U3|Add13~52\, U3|Add13~52, vga_top, 1
instance = comp, \U3|Add13~54\, U3|Add13~54, vga_top, 1
instance = comp, \U3|Add13~56\, U3|Add13~56, vga_top, 1
instance = comp, \U3|Add13~58\, U3|Add13~58, vga_top, 1
instance = comp, \U3|Add13~60\, U3|Add13~60, vga_top, 1
instance = comp, \U3|Equal10~2\, U3|Equal10~2, vga_top, 1
instance = comp, \U3|Equal10~0\, U3|Equal10~0, vga_top, 1
instance = comp, \U3|Equal10~1\, U3|Equal10~1, vga_top, 1
instance = comp, \U3|Equal10~3\, U3|Equal10~3, vga_top, 1
instance = comp, \U3|Equal10~4\, U3|Equal10~4, vga_top, 1
instance = comp, \U3|Equal10~5\, U3|Equal10~5, vga_top, 1
instance = comp, \U3|Equal10~6\, U3|Equal10~6, vga_top, 1
instance = comp, \U3|Equal10~7\, U3|Equal10~7, vga_top, 1
instance = comp, \U3|Equal10~8\, U3|Equal10~8, vga_top, 1
instance = comp, \U3|Equal10~9\, U3|Equal10~9, vga_top, 1
instance = comp, \U3|Equal10~10\, U3|Equal10~10, vga_top, 1
instance = comp, \U3|Equal10~11\, U3|Equal10~11, vga_top, 1
instance = comp, \U3|Equal10~12\, U3|Equal10~12, vga_top, 1
instance = comp, \U3|Equal10~13\, U3|Equal10~13, vga_top, 1
instance = comp, \U3|Equal10~14\, U3|Equal10~14, vga_top, 1
instance = comp, \U3|Equal10~15\, U3|Equal10~15, vga_top, 1
instance = comp, \U3|Equal10~16\, U3|Equal10~16, vga_top, 1
instance = comp, \U3|Equal10~17\, U3|Equal10~17, vga_top, 1
instance = comp, \U3|Equal10~18\, U3|Equal10~18, vga_top, 1
instance = comp, \U3|Equal10~19\, U3|Equal10~19, vga_top, 1
instance = comp, \U3|Equal10~20\, U3|Equal10~20, vga_top, 1
instance = comp, \U3|Add10~60\, U3|Add10~60, vga_top, 1
instance = comp, \U3|process_0~7\, U3|process_0~7, vga_top, 1
instance = comp, \U3|process_0~8\, U3|process_0~8, vga_top, 1
instance = comp, \U3|Equal9~0\, U3|Equal9~0, vga_top, 1
instance = comp, \U3|Equal8~0\, U3|Equal8~0, vga_top, 1
instance = comp, \U3|Equal8~2\, U3|Equal8~2, vga_top, 1
instance = comp, \U3|Equal8~3\, U3|Equal8~3, vga_top, 1
instance = comp, \U3|Equal8~1\, U3|Equal8~1, vga_top, 1
instance = comp, \U3|Equal8~4\, U3|Equal8~4, vga_top, 1
instance = comp, \U3|Equal8~5\, U3|Equal8~5, vga_top, 1
instance = comp, \U3|Equal8~6\, U3|Equal8~6, vga_top, 1
instance = comp, \U3|process_0~9\, U3|process_0~9, vga_top, 1
instance = comp, \U3|process_0~0\, U3|process_0~0, vga_top, 1
instance = comp, \U3|LessThan14~1\, U3|LessThan14~1, vga_top, 1
instance = comp, \U3|LessThan14~3\, U3|LessThan14~3, vga_top, 1
instance = comp, \U3|LessThan14~5\, U3|LessThan14~5, vga_top, 1
instance = comp, \U3|LessThan14~7\, U3|LessThan14~7, vga_top, 1
instance = comp, \U3|LessThan14~9\, U3|LessThan14~9, vga_top, 1
instance = comp, \U3|LessThan14~11\, U3|LessThan14~11, vga_top, 1
instance = comp, \U3|LessThan14~13\, U3|LessThan14~13, vga_top, 1
instance = comp, \U3|LessThan14~15\, U3|LessThan14~15, vga_top, 1
instance = comp, \U3|LessThan14~17\, U3|LessThan14~17, vga_top, 1
instance = comp, \U3|LessThan14~19\, U3|LessThan14~19, vga_top, 1
instance = comp, \U3|LessThan14~21\, U3|LessThan14~21, vga_top, 1
instance = comp, \U3|LessThan14~23\, U3|LessThan14~23, vga_top, 1
instance = comp, \U3|LessThan14~25\, U3|LessThan14~25, vga_top, 1
instance = comp, \U3|LessThan14~27\, U3|LessThan14~27, vga_top, 1
instance = comp, \U3|LessThan14~29\, U3|LessThan14~29, vga_top, 1
instance = comp, \U3|LessThan14~31\, U3|LessThan14~31, vga_top, 1
instance = comp, \U3|LessThan14~33\, U3|LessThan14~33, vga_top, 1
instance = comp, \U3|LessThan14~35\, U3|LessThan14~35, vga_top, 1
instance = comp, \U3|LessThan14~37\, U3|LessThan14~37, vga_top, 1
instance = comp, \U3|LessThan14~39\, U3|LessThan14~39, vga_top, 1
instance = comp, \U3|LessThan14~41\, U3|LessThan14~41, vga_top, 1
instance = comp, \U3|LessThan14~43\, U3|LessThan14~43, vga_top, 1
instance = comp, \U3|LessThan14~45\, U3|LessThan14~45, vga_top, 1
instance = comp, \U3|LessThan14~47\, U3|LessThan14~47, vga_top, 1
instance = comp, \U3|LessThan14~49\, U3|LessThan14~49, vga_top, 1
instance = comp, \U3|LessThan14~51\, U3|LessThan14~51, vga_top, 1
instance = comp, \U3|LessThan14~53\, U3|LessThan14~53, vga_top, 1
instance = comp, \U3|LessThan14~55\, U3|LessThan14~55, vga_top, 1
instance = comp, \U3|LessThan14~57\, U3|LessThan14~57, vga_top, 1
instance = comp, \U3|LessThan14~59\, U3|LessThan14~59, vga_top, 1
instance = comp, \U3|LessThan14~61\, U3|LessThan14~61, vga_top, 1
instance = comp, \U3|LessThan14~62\, U3|LessThan14~62, vga_top, 1
instance = comp, \U3|process_0~6\, U3|process_0~6, vga_top, 1
instance = comp, \U3|process_0~10\, U3|process_0~10, vga_top, 1
instance = comp, \U3|colorconcat~426\, U3|colorconcat~426, vga_top, 1
instance = comp, \U3|Add14~0\, U3|Add14~0, vga_top, 1
instance = comp, \U3|Add14~2\, U3|Add14~2, vga_top, 1
instance = comp, \U3|Add14~4\, U3|Add14~4, vga_top, 1
instance = comp, \U3|Add14~6\, U3|Add14~6, vga_top, 1
instance = comp, \U3|Add14~8\, U3|Add14~8, vga_top, 1
instance = comp, \U3|Add14~10\, U3|Add14~10, vga_top, 1
instance = comp, \U3|Add14~12\, U3|Add14~12, vga_top, 1
instance = comp, \U3|Add14~14\, U3|Add14~14, vga_top, 1
instance = comp, \U3|Add14~16\, U3|Add14~16, vga_top, 1
instance = comp, \U3|Add14~18\, U3|Add14~18, vga_top, 1
instance = comp, \U3|Add14~20\, U3|Add14~20, vga_top, 1
instance = comp, \U3|Add14~22\, U3|Add14~22, vga_top, 1
instance = comp, \U3|Add14~24\, U3|Add14~24, vga_top, 1
instance = comp, \U3|Add14~26\, U3|Add14~26, vga_top, 1
instance = comp, \U3|Add14~28\, U3|Add14~28, vga_top, 1
instance = comp, \U3|Add14~30\, U3|Add14~30, vga_top, 1
instance = comp, \U3|Add14~32\, U3|Add14~32, vga_top, 1
instance = comp, \U3|Add14~34\, U3|Add14~34, vga_top, 1
instance = comp, \U3|Add14~36\, U3|Add14~36, vga_top, 1
instance = comp, \U3|Add14~38\, U3|Add14~38, vga_top, 1
instance = comp, \U3|Add14~40\, U3|Add14~40, vga_top, 1
instance = comp, \U3|Add14~42\, U3|Add14~42, vga_top, 1
instance = comp, \U3|Add14~44\, U3|Add14~44, vga_top, 1
instance = comp, \U3|Add14~46\, U3|Add14~46, vga_top, 1
instance = comp, \U3|Add14~48\, U3|Add14~48, vga_top, 1
instance = comp, \U3|Add14~50\, U3|Add14~50, vga_top, 1
instance = comp, \U3|Add14~52\, U3|Add14~52, vga_top, 1
instance = comp, \U3|Add14~54\, U3|Add14~54, vga_top, 1
instance = comp, \U3|Add14~56\, U3|Add14~56, vga_top, 1
instance = comp, \U3|Add14~58\, U3|Add14~58, vga_top, 1
instance = comp, \U3|Add14~60\, U3|Add14~60, vga_top, 1
instance = comp, \U3|Add15~0\, U3|Add15~0, vga_top, 1
instance = comp, \U3|Add15~2\, U3|Add15~2, vga_top, 1
instance = comp, \U3|Add15~4\, U3|Add15~4, vga_top, 1
instance = comp, \U3|Add15~6\, U3|Add15~6, vga_top, 1
instance = comp, \U3|Add15~8\, U3|Add15~8, vga_top, 1
instance = comp, \U3|Add15~10\, U3|Add15~10, vga_top, 1
instance = comp, \U3|Add15~12\, U3|Add15~12, vga_top, 1
instance = comp, \U3|Add15~14\, U3|Add15~14, vga_top, 1
instance = comp, \U3|Add15~16\, U3|Add15~16, vga_top, 1
instance = comp, \U3|Add15~18\, U3|Add15~18, vga_top, 1
instance = comp, \U3|Add15~20\, U3|Add15~20, vga_top, 1
instance = comp, \U3|Add15~22\, U3|Add15~22, vga_top, 1
instance = comp, \U3|Add15~24\, U3|Add15~24, vga_top, 1
instance = comp, \U3|Add15~26\, U3|Add15~26, vga_top, 1
instance = comp, \U3|Add15~28\, U3|Add15~28, vga_top, 1
instance = comp, \U3|Add15~30\, U3|Add15~30, vga_top, 1
instance = comp, \U3|Add15~32\, U3|Add15~32, vga_top, 1
instance = comp, \U3|Add15~34\, U3|Add15~34, vga_top, 1
instance = comp, \U3|Add15~36\, U3|Add15~36, vga_top, 1
instance = comp, \U3|Add15~38\, U3|Add15~38, vga_top, 1
instance = comp, \U3|Add15~40\, U3|Add15~40, vga_top, 1
instance = comp, \U3|Add15~42\, U3|Add15~42, vga_top, 1
instance = comp, \U3|Add15~44\, U3|Add15~44, vga_top, 1
instance = comp, \U3|Add15~46\, U3|Add15~46, vga_top, 1
instance = comp, \U3|Add15~48\, U3|Add15~48, vga_top, 1
instance = comp, \U3|Add15~50\, U3|Add15~50, vga_top, 1
instance = comp, \U3|Add15~52\, U3|Add15~52, vga_top, 1
instance = comp, \U3|Add15~54\, U3|Add15~54, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|_~2\, U3|Div3|auto_generated|divider|my_abs_num|_~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|_~0\, U3|Div3|auto_generated|divider|my_abs_num|_~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|_~1\, U3|Div3|auto_generated|divider|my_abs_num|_~1, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[3]~36\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[3]~36, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[5]~37\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[5]~37, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[7]~38\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[7]~38, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[9]~39\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[9]~39, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[11]~40\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[11]~40, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[13]~41\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[13]~41, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[15]~42\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[15]~42, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[17]~43\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[17]~43, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[20]~66\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[20]~66, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[20]~67\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[20]~67, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[23]~44\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[23]~44, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[25]~61\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[25]~61, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|_~4\, U3|Div3|auto_generated|divider|my_abs_num|_~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|_~3\, U3|Div3|auto_generated|divider|my_abs_num|_~3, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|_~5\, U3|Div3|auto_generated|divider|my_abs_num|_~5, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[26]~45\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[26]~45, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[28]~46\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[28]~46, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[30]~58\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[30]~58, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[30]~59\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[30]~59, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[29]~64\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[29]~64, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[29]~65\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[29]~65, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[28]~47\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[28]~47, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_5_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_5_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[45]~380\, U3|Div3|auto_generated|divider|divider|StageOut[45]~380, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[45]~381\, U3|Div3|auto_generated|divider|divider|StageOut[45]~381, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[44]~382\, U3|Div3|auto_generated|divider|divider|StageOut[44]~382, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[44]~383\, U3|Div3|auto_generated|divider|divider|StageOut[44]~383, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[43]~385\, U3|Div3|auto_generated|divider|divider|StageOut[43]~385, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[43]~384\, U3|Div3|auto_generated|divider|divider|StageOut[43]~384, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[42]~386\, U3|Div3|auto_generated|divider|divider|StageOut[42]~386, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[42]~387\, U3|Div3|auto_generated|divider|divider|StageOut[42]~387, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[41]~599\, U3|Div3|auto_generated|divider|divider|StageOut[41]~599, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[41]~598\, U3|Div3|auto_generated|divider|divider|StageOut[41]~598, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10\, U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[7]~10, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[48]~403\, U3|Div3|auto_generated|divider|divider|StageOut[48]~403, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[48]~404\, U3|Div3|auto_generated|divider|divider|StageOut[48]~404, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[54]~724\, U3|Div3|auto_generated|divider|divider|StageOut[54]~724, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[54]~388\, U3|Div3|auto_generated|divider|divider|StageOut[54]~388, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[53]~725\, U3|Div3|auto_generated|divider|divider|StageOut[53]~725, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[53]~389\, U3|Div3|auto_generated|divider|divider|StageOut[53]~389, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[52]~390\, U3|Div3|auto_generated|divider|divider|StageOut[52]~390, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[52]~726\, U3|Div3|auto_generated|divider|divider|StageOut[52]~726, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[51]~727\, U3|Div3|auto_generated|divider|divider|StageOut[51]~727, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[51]~391\, U3|Div3|auto_generated|divider|divider|StageOut[51]~391, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[50]~600\, U3|Div3|auto_generated|divider|divider|StageOut[50]~600, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[50]~392\, U3|Div3|auto_generated|divider|divider|StageOut[50]~392, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[26]~48\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[26]~48, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[40]~395\, U3|Div3|auto_generated|divider|divider|StageOut[40]~395, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[40]~394\, U3|Div3|auto_generated|divider|divider|StageOut[40]~394, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~12\, U3|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[49]~396\, U3|Div3|auto_generated|divider|divider|StageOut[49]~396, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[49]~393\, U3|Div3|auto_generated|divider|divider|StageOut[49]~393, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_7_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[57]~405\, U3|Div3|auto_generated|divider|divider|StageOut[57]~405, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[57]~402\, U3|Div3|auto_generated|divider|divider|StageOut[57]~402, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[62]~397\, U3|Div3|auto_generated|divider|divider|StageOut[62]~397, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[62]~601\, U3|Div3|auto_generated|divider|divider|StageOut[62]~601, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[61]~398\, U3|Div3|auto_generated|divider|divider|StageOut[61]~398, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[61]~602\, U3|Div3|auto_generated|divider|divider|StageOut[61]~602, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[60]~603\, U3|Div3|auto_generated|divider|divider|StageOut[60]~603, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[60]~399\, U3|Div3|auto_generated|divider|divider|StageOut[60]~399, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[59]~604\, U3|Div3|auto_generated|divider|divider|StageOut[59]~604, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[59]~400\, U3|Div3|auto_generated|divider|divider|StageOut[59]~400, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[58]~401\, U3|Div3|auto_generated|divider|divider|StageOut[58]~401, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[58]~728\, U3|Div3|auto_generated|divider|divider|StageOut[58]~728, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[66]~410\, U3|Div3|auto_generated|divider|divider|StageOut[66]~410, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[66]~729\, U3|Div3|auto_generated|divider|divider|StageOut[66]~729, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[65]~609\, U3|Div3|auto_generated|divider|divider|StageOut[65]~609, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[56]~611\, U3|Div3|auto_generated|divider|divider|StageOut[56]~611, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[56]~610\, U3|Div3|auto_generated|divider|divider|StageOut[56]~610, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[65]~411\, U3|Div3|auto_generated|divider|divider|StageOut[65]~411, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[70]~406\, U3|Div3|auto_generated|divider|divider|StageOut[70]~406, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[70]~605\, U3|Div3|auto_generated|divider|divider|StageOut[70]~605, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[69]~606\, U3|Div3|auto_generated|divider|divider|StageOut[69]~606, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[69]~407\, U3|Div3|auto_generated|divider|divider|StageOut[69]~407, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[68]~408\, U3|Div3|auto_generated|divider|divider|StageOut[68]~408, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[68]~607\, U3|Div3|auto_generated|divider|divider|StageOut[68]~607, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[67]~608\, U3|Div3|auto_generated|divider|divider|StageOut[67]~608, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[67]~409\, U3|Div3|auto_generated|divider|divider|StageOut[67]~409, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[78]~612\, U3|Div3|auto_generated|divider|divider|StageOut[78]~612, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[78]~412\, U3|Div3|auto_generated|divider|divider|StageOut[78]~412, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[77]~413\, U3|Div3|auto_generated|divider|divider|StageOut[77]~413, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[77]~613\, U3|Div3|auto_generated|divider|divider|StageOut[77]~613, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[76]~414\, U3|Div3|auto_generated|divider|divider|StageOut[76]~414, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[76]~614\, U3|Div3|auto_generated|divider|divider|StageOut[76]~614, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[75]~415\, U3|Div3|auto_generated|divider|divider|StageOut[75]~415, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[75]~615\, U3|Div3|auto_generated|divider|divider|StageOut[75]~615, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[74]~416\, U3|Div3|auto_generated|divider|divider|StageOut[74]~416, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[74]~616\, U3|Div3|auto_generated|divider|divider|StageOut[74]~616, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[23]~49\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[23]~49, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[73]~417\, U3|Div3|auto_generated|divider|divider|StageOut[73]~417, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[64]~419\, U3|Div3|auto_generated|divider|divider|StageOut[64]~419, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[64]~418\, U3|Div3|auto_generated|divider|divider|StageOut[64]~418, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[73]~420\, U3|Div3|auto_generated|divider|divider|StageOut[73]~420, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[84]~619\, U3|Div3|auto_generated|divider|divider|StageOut[84]~619, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[84]~423\, U3|Div3|auto_generated|divider|divider|StageOut[84]~423, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[83]~424\, U3|Div3|auto_generated|divider|divider|StageOut[83]~424, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[83]~620\, U3|Div3|auto_generated|divider|divider|StageOut[83]~620, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[82]~730\, U3|Div3|auto_generated|divider|divider|StageOut[82]~730, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[82]~425\, U3|Div3|auto_generated|divider|divider|StageOut[82]~425, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[21]~60\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[21]~60, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[72]~623\, U3|Div3|auto_generated|divider|divider|StageOut[72]~623, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[72]~622\, U3|Div3|auto_generated|divider|divider|StageOut[72]~622, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[81]~426\, U3|Div3|auto_generated|divider|divider|StageOut[81]~426, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[81]~621\, U3|Div3|auto_generated|divider|divider|StageOut[81]~621, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[86]~421\, U3|Div3|auto_generated|divider|divider|StageOut[86]~421, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[86]~617\, U3|Div3|auto_generated|divider|divider|StageOut[86]~617, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[85]~618\, U3|Div3|auto_generated|divider|divider|StageOut[85]~618, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[85]~422\, U3|Div3|auto_generated|divider|divider|StageOut[85]~422, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[93]~625\, U3|Div3|auto_generated|divider|divider|StageOut[93]~625, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[94]~624\, U3|Div3|auto_generated|divider|divider|StageOut[94]~624, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[94]~427\, U3|Div3|auto_generated|divider|divider|StageOut[94]~427, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[93]~428\, U3|Div3|auto_generated|divider|divider|StageOut[93]~428, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[92]~429\, U3|Div3|auto_generated|divider|divider|StageOut[92]~429, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[92]~626\, U3|Div3|auto_generated|divider|divider|StageOut[92]~626, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[91]~627\, U3|Div3|auto_generated|divider|divider|StageOut[91]~627, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[91]~430\, U3|Div3|auto_generated|divider|divider|StageOut[91]~430, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[90]~628\, U3|Div3|auto_generated|divider|divider|StageOut[90]~628, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[90]~431\, U3|Div3|auto_generated|divider|divider|StageOut[90]~431, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[89]~629\, U3|Div3|auto_generated|divider|divider|StageOut[89]~629, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[80]~631\, U3|Div3|auto_generated|divider|divider|StageOut[80]~631, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[80]~630\, U3|Div3|auto_generated|divider|divider|StageOut[80]~630, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[89]~432\, U3|Div3|auto_generated|divider|divider|StageOut[89]~432, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[102]~632\, U3|Div3|auto_generated|divider|divider|StageOut[102]~632, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[102]~433\, U3|Div3|auto_generated|divider|divider|StageOut[102]~433, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[101]~434\, U3|Div3|auto_generated|divider|divider|StageOut[101]~434, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[101]~633\, U3|Div3|auto_generated|divider|divider|StageOut[101]~633, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[100]~634\, U3|Div3|auto_generated|divider|divider|StageOut[100]~634, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[100]~435\, U3|Div3|auto_generated|divider|divider|StageOut[100]~435, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[99]~436\, U3|Div3|auto_generated|divider|divider|StageOut[99]~436, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[99]~635\, U3|Div3|auto_generated|divider|divider|StageOut[99]~635, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[98]~636\, U3|Div3|auto_generated|divider|divider|StageOut[98]~636, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[98]~437\, U3|Div3|auto_generated|divider|divider|StageOut[98]~437, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[19]~62\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[19]~62, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[97]~637\, U3|Div3|auto_generated|divider|divider|StageOut[97]~637, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[88]~639\, U3|Div3|auto_generated|divider|divider|StageOut[88]~639, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[88]~638\, U3|Div3|auto_generated|divider|divider|StageOut[88]~638, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[97]~438\, U3|Div3|auto_generated|divider|divider|StageOut[97]~438, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[110]~640\, U3|Div3|auto_generated|divider|divider|StageOut[110]~640, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[110]~439\, U3|Div3|auto_generated|divider|divider|StageOut[110]~439, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[109]~440\, U3|Div3|auto_generated|divider|divider|StageOut[109]~440, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[109]~641\, U3|Div3|auto_generated|divider|divider|StageOut[109]~641, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[108]~441\, U3|Div3|auto_generated|divider|divider|StageOut[108]~441, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[108]~642\, U3|Div3|auto_generated|divider|divider|StageOut[108]~642, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[107]~643\, U3|Div3|auto_generated|divider|divider|StageOut[107]~643, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[107]~442\, U3|Div3|auto_generated|divider|divider|StageOut[107]~442, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[106]~644\, U3|Div3|auto_generated|divider|divider|StageOut[106]~644, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[106]~443\, U3|Div3|auto_generated|divider|divider|StageOut[106]~443, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[19]~63\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[19]~63, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[96]~446\, U3|Div3|auto_generated|divider|divider|StageOut[96]~446, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[96]~445\, U3|Div3|auto_generated|divider|divider|StageOut[96]~445, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_13_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[105]~447\, U3|Div3|auto_generated|divider|divider|StageOut[105]~447, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[105]~444\, U3|Div3|auto_generated|divider|divider|StageOut[105]~444, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[118]~448\, U3|Div3|auto_generated|divider|divider|StageOut[118]~448, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[118]~645\, U3|Div3|auto_generated|divider|divider|StageOut[118]~645, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[117]~646\, U3|Div3|auto_generated|divider|divider|StageOut[117]~646, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[117]~449\, U3|Div3|auto_generated|divider|divider|StageOut[117]~449, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[116]~450\, U3|Div3|auto_generated|divider|divider|StageOut[116]~450, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[116]~647\, U3|Div3|auto_generated|divider|divider|StageOut[116]~647, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[115]~451\, U3|Div3|auto_generated|divider|divider|StageOut[115]~451, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[115]~648\, U3|Div3|auto_generated|divider|divider|StageOut[115]~648, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[114]~452\, U3|Div3|auto_generated|divider|divider|StageOut[114]~452, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[114]~731\, U3|Div3|auto_generated|divider|divider|StageOut[114]~731, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[104]~650\, U3|Div3|auto_generated|divider|divider|StageOut[104]~650, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[104]~651\, U3|Div3|auto_generated|divider|divider|StageOut[104]~651, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_14_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[113]~453\, U3|Div3|auto_generated|divider|divider|StageOut[113]~453, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[113]~649\, U3|Div3|auto_generated|divider|divider|StageOut[113]~649, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[126]~454\, U3|Div3|auto_generated|divider|divider|StageOut[126]~454, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[126]~652\, U3|Div3|auto_generated|divider|divider|StageOut[126]~652, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[125]~653\, U3|Div3|auto_generated|divider|divider|StageOut[125]~653, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[125]~455\, U3|Div3|auto_generated|divider|divider|StageOut[125]~455, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[124]~456\, U3|Div3|auto_generated|divider|divider|StageOut[124]~456, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[124]~654\, U3|Div3|auto_generated|divider|divider|StageOut[124]~654, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[123]~655\, U3|Div3|auto_generated|divider|divider|StageOut[123]~655, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[123]~457\, U3|Div3|auto_generated|divider|divider|StageOut[123]~457, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[122]~656\, U3|Div3|auto_generated|divider|divider|StageOut[122]~656, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[122]~458\, U3|Div3|auto_generated|divider|divider|StageOut[122]~458, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[17]~50\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[17]~50, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[121]~459\, U3|Div3|auto_generated|divider|divider|StageOut[121]~459, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[112]~460\, U3|Div3|auto_generated|divider|divider|StageOut[112]~460, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[112]~461\, U3|Div3|auto_generated|divider|divider|StageOut[112]~461, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_15_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[121]~462\, U3|Div3|auto_generated|divider|divider|StageOut[121]~462, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[134]~463\, U3|Div3|auto_generated|divider|divider|StageOut[134]~463, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[134]~657\, U3|Div3|auto_generated|divider|divider|StageOut[134]~657, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[133]~658\, U3|Div3|auto_generated|divider|divider|StageOut[133]~658, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[133]~464\, U3|Div3|auto_generated|divider|divider|StageOut[133]~464, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[132]~659\, U3|Div3|auto_generated|divider|divider|StageOut[132]~659, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[132]~465\, U3|Div3|auto_generated|divider|divider|StageOut[132]~465, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[131]~660\, U3|Div3|auto_generated|divider|divider|StageOut[131]~660, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[131]~466\, U3|Div3|auto_generated|divider|divider|StageOut[131]~466, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[130]~732\, U3|Div3|auto_generated|divider|divider|StageOut[130]~732, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[130]~467\, U3|Div3|auto_generated|divider|divider|StageOut[130]~467, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[129]~468\, U3|Div3|auto_generated|divider|divider|StageOut[129]~468, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[120]~469\, U3|Div3|auto_generated|divider|divider|StageOut[120]~469, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[120]~470\, U3|Div3|auto_generated|divider|divider|StageOut[120]~470, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_16_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[129]~471\, U3|Div3|auto_generated|divider|divider|StageOut[129]~471, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[142]~661\, U3|Div3|auto_generated|divider|divider|StageOut[142]~661, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[142]~472\, U3|Div3|auto_generated|divider|divider|StageOut[142]~472, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[141]~662\, U3|Div3|auto_generated|divider|divider|StageOut[141]~662, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[141]~473\, U3|Div3|auto_generated|divider|divider|StageOut[141]~473, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[140]~663\, U3|Div3|auto_generated|divider|divider|StageOut[140]~663, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[140]~474\, U3|Div3|auto_generated|divider|divider|StageOut[140]~474, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[139]~664\, U3|Div3|auto_generated|divider|divider|StageOut[139]~664, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[139]~475\, U3|Div3|auto_generated|divider|divider|StageOut[139]~475, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[138]~665\, U3|Div3|auto_generated|divider|divider|StageOut[138]~665, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[138]~476\, U3|Div3|auto_generated|divider|divider|StageOut[138]~476, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[15]~51\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[15]~51, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[128]~478\, U3|Div3|auto_generated|divider|divider|StageOut[128]~478, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[128]~479\, U3|Div3|auto_generated|divider|divider|StageOut[128]~479, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_17_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[137]~480\, U3|Div3|auto_generated|divider|divider|StageOut[137]~480, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[137]~477\, U3|Div3|auto_generated|divider|divider|StageOut[137]~477, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[150]~481\, U3|Div3|auto_generated|divider|divider|StageOut[150]~481, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[150]~666\, U3|Div3|auto_generated|divider|divider|StageOut[150]~666, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[149]~482\, U3|Div3|auto_generated|divider|divider|StageOut[149]~482, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[149]~667\, U3|Div3|auto_generated|divider|divider|StageOut[149]~667, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[148]~483\, U3|Div3|auto_generated|divider|divider|StageOut[148]~483, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[148]~668\, U3|Div3|auto_generated|divider|divider|StageOut[148]~668, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[147]~669\, U3|Div3|auto_generated|divider|divider|StageOut[147]~669, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[147]~484\, U3|Div3|auto_generated|divider|divider|StageOut[147]~484, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[146]~733\, U3|Div3|auto_generated|divider|divider|StageOut[146]~733, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[146]~485\, U3|Div3|auto_generated|divider|divider|StageOut[146]~485, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[136]~487\, U3|Div3|auto_generated|divider|divider|StageOut[136]~487, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[136]~488\, U3|Div3|auto_generated|divider|divider|StageOut[136]~488, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_18_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[145]~489\, U3|Div3|auto_generated|divider|divider|StageOut[145]~489, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[145]~486\, U3|Div3|auto_generated|divider|divider|StageOut[145]~486, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[158]~490\, U3|Div3|auto_generated|divider|divider|StageOut[158]~490, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[158]~670\, U3|Div3|auto_generated|divider|divider|StageOut[158]~670, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[157]~671\, U3|Div3|auto_generated|divider|divider|StageOut[157]~671, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[157]~491\, U3|Div3|auto_generated|divider|divider|StageOut[157]~491, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[156]~492\, U3|Div3|auto_generated|divider|divider|StageOut[156]~492, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[156]~672\, U3|Div3|auto_generated|divider|divider|StageOut[156]~672, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[155]~493\, U3|Div3|auto_generated|divider|divider|StageOut[155]~493, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[155]~673\, U3|Div3|auto_generated|divider|divider|StageOut[155]~673, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[154]~674\, U3|Div3|auto_generated|divider|divider|StageOut[154]~674, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[154]~494\, U3|Div3|auto_generated|divider|divider|StageOut[154]~494, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[13]~52\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[13]~52, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[144]~496\, U3|Div3|auto_generated|divider|divider|StageOut[144]~496, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[144]~497\, U3|Div3|auto_generated|divider|divider|StageOut[144]~497, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_19_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[153]~498\, U3|Div3|auto_generated|divider|divider|StageOut[153]~498, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[153]~495\, U3|Div3|auto_generated|divider|divider|StageOut[153]~495, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[166]~675\, U3|Div3|auto_generated|divider|divider|StageOut[166]~675, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[166]~499\, U3|Div3|auto_generated|divider|divider|StageOut[166]~499, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[165]~500\, U3|Div3|auto_generated|divider|divider|StageOut[165]~500, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[165]~676\, U3|Div3|auto_generated|divider|divider|StageOut[165]~676, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[164]~501\, U3|Div3|auto_generated|divider|divider|StageOut[164]~501, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[164]~677\, U3|Div3|auto_generated|divider|divider|StageOut[164]~677, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[163]~502\, U3|Div3|auto_generated|divider|divider|StageOut[163]~502, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[163]~678\, U3|Div3|auto_generated|divider|divider|StageOut[163]~678, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[162]~503\, U3|Div3|auto_generated|divider|divider|StageOut[162]~503, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[162]~734\, U3|Div3|auto_generated|divider|divider|StageOut[162]~734, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[161]~504\, U3|Div3|auto_generated|divider|divider|StageOut[161]~504, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[152]~505\, U3|Div3|auto_generated|divider|divider|StageOut[152]~505, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[152]~506\, U3|Div3|auto_generated|divider|divider|StageOut[152]~506, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_20_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[161]~507\, U3|Div3|auto_generated|divider|divider|StageOut[161]~507, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[174]~679\, U3|Div3|auto_generated|divider|divider|StageOut[174]~679, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[174]~508\, U3|Div3|auto_generated|divider|divider|StageOut[174]~508, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[173]~509\, U3|Div3|auto_generated|divider|divider|StageOut[173]~509, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[173]~680\, U3|Div3|auto_generated|divider|divider|StageOut[173]~680, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[172]~510\, U3|Div3|auto_generated|divider|divider|StageOut[172]~510, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[172]~681\, U3|Div3|auto_generated|divider|divider|StageOut[172]~681, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[171]~682\, U3|Div3|auto_generated|divider|divider|StageOut[171]~682, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[171]~511\, U3|Div3|auto_generated|divider|divider|StageOut[171]~511, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[170]~512\, U3|Div3|auto_generated|divider|divider|StageOut[170]~512, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[170]~683\, U3|Div3|auto_generated|divider|divider|StageOut[170]~683, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[11]~53\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[11]~53, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[160]~514\, U3|Div3|auto_generated|divider|divider|StageOut[160]~514, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[160]~515\, U3|Div3|auto_generated|divider|divider|StageOut[160]~515, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_21_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[169]~516\, U3|Div3|auto_generated|divider|divider|StageOut[169]~516, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[169]~513\, U3|Div3|auto_generated|divider|divider|StageOut[169]~513, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[182]~684\, U3|Div3|auto_generated|divider|divider|StageOut[182]~684, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[182]~517\, U3|Div3|auto_generated|divider|divider|StageOut[182]~517, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[181]~685\, U3|Div3|auto_generated|divider|divider|StageOut[181]~685, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[181]~518\, U3|Div3|auto_generated|divider|divider|StageOut[181]~518, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[180]~686\, U3|Div3|auto_generated|divider|divider|StageOut[180]~686, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[180]~519\, U3|Div3|auto_generated|divider|divider|StageOut[180]~519, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[179]~687\, U3|Div3|auto_generated|divider|divider|StageOut[179]~687, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[179]~520\, U3|Div3|auto_generated|divider|divider|StageOut[179]~520, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[178]~735\, U3|Div3|auto_generated|divider|divider|StageOut[178]~735, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[178]~521\, U3|Div3|auto_generated|divider|divider|StageOut[178]~521, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[177]~522\, U3|Div3|auto_generated|divider|divider|StageOut[177]~522, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[168]~524\, U3|Div3|auto_generated|divider|divider|StageOut[168]~524, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[168]~523\, U3|Div3|auto_generated|divider|divider|StageOut[168]~523, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_22_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[177]~525\, U3|Div3|auto_generated|divider|divider|StageOut[177]~525, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[190]~526\, U3|Div3|auto_generated|divider|divider|StageOut[190]~526, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[190]~688\, U3|Div3|auto_generated|divider|divider|StageOut[190]~688, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[189]~527\, U3|Div3|auto_generated|divider|divider|StageOut[189]~527, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[189]~689\, U3|Div3|auto_generated|divider|divider|StageOut[189]~689, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[188]~528\, U3|Div3|auto_generated|divider|divider|StageOut[188]~528, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[188]~690\, U3|Div3|auto_generated|divider|divider|StageOut[188]~690, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[187]~691\, U3|Div3|auto_generated|divider|divider|StageOut[187]~691, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[187]~529\, U3|Div3|auto_generated|divider|divider|StageOut[187]~529, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[186]~692\, U3|Div3|auto_generated|divider|divider|StageOut[186]~692, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[186]~530\, U3|Div3|auto_generated|divider|divider|StageOut[186]~530, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[9]~54\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[9]~54, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[185]~531\, U3|Div3|auto_generated|divider|divider|StageOut[185]~531, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[176]~533\, U3|Div3|auto_generated|divider|divider|StageOut[176]~533, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[176]~532\, U3|Div3|auto_generated|divider|divider|StageOut[176]~532, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_23_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[185]~534\, U3|Div3|auto_generated|divider|divider|StageOut[185]~534, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[198]~535\, U3|Div3|auto_generated|divider|divider|StageOut[198]~535, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[198]~693\, U3|Div3|auto_generated|divider|divider|StageOut[198]~693, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[197]~694\, U3|Div3|auto_generated|divider|divider|StageOut[197]~694, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[197]~536\, U3|Div3|auto_generated|divider|divider|StageOut[197]~536, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[196]~695\, U3|Div3|auto_generated|divider|divider|StageOut[196]~695, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[196]~537\, U3|Div3|auto_generated|divider|divider|StageOut[196]~537, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[195]~696\, U3|Div3|auto_generated|divider|divider|StageOut[195]~696, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[195]~538\, U3|Div3|auto_generated|divider|divider|StageOut[195]~538, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[194]~736\, U3|Div3|auto_generated|divider|divider|StageOut[194]~736, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[194]~539\, U3|Div3|auto_generated|divider|divider|StageOut[194]~539, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[193]~540\, U3|Div3|auto_generated|divider|divider|StageOut[193]~540, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[184]~541\, U3|Div3|auto_generated|divider|divider|StageOut[184]~541, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[184]~542\, U3|Div3|auto_generated|divider|divider|StageOut[184]~542, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_24_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[193]~543\, U3|Div3|auto_generated|divider|divider|StageOut[193]~543, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[206]~697\, U3|Div3|auto_generated|divider|divider|StageOut[206]~697, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[206]~544\, U3|Div3|auto_generated|divider|divider|StageOut[206]~544, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[205]~545\, U3|Div3|auto_generated|divider|divider|StageOut[205]~545, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[205]~698\, U3|Div3|auto_generated|divider|divider|StageOut[205]~698, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[204]~546\, U3|Div3|auto_generated|divider|divider|StageOut[204]~546, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[204]~699\, U3|Div3|auto_generated|divider|divider|StageOut[204]~699, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[203]~547\, U3|Div3|auto_generated|divider|divider|StageOut[203]~547, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[203]~700\, U3|Div3|auto_generated|divider|divider|StageOut[203]~700, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[202]~548\, U3|Div3|auto_generated|divider|divider|StageOut[202]~548, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[202]~701\, U3|Div3|auto_generated|divider|divider|StageOut[202]~701, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[7]~55\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[7]~55, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[192]~550\, U3|Div3|auto_generated|divider|divider|StageOut[192]~550, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[192]~551\, U3|Div3|auto_generated|divider|divider|StageOut[192]~551, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_25_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[201]~552\, U3|Div3|auto_generated|divider|divider|StageOut[201]~552, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[201]~549\, U3|Div3|auto_generated|divider|divider|StageOut[201]~549, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[214]~702\, U3|Div3|auto_generated|divider|divider|StageOut[214]~702, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[214]~553\, U3|Div3|auto_generated|divider|divider|StageOut[214]~553, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[213]~554\, U3|Div3|auto_generated|divider|divider|StageOut[213]~554, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[213]~703\, U3|Div3|auto_generated|divider|divider|StageOut[213]~703, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[212]~704\, U3|Div3|auto_generated|divider|divider|StageOut[212]~704, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[212]~555\, U3|Div3|auto_generated|divider|divider|StageOut[212]~555, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[211]~705\, U3|Div3|auto_generated|divider|divider|StageOut[211]~705, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[211]~556\, U3|Div3|auto_generated|divider|divider|StageOut[211]~556, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[210]~737\, U3|Div3|auto_generated|divider|divider|StageOut[210]~737, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[210]~557\, U3|Div3|auto_generated|divider|divider|StageOut[210]~557, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[200]~559\, U3|Div3|auto_generated|divider|divider|StageOut[200]~559, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[200]~560\, U3|Div3|auto_generated|divider|divider|StageOut[200]~560, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_26_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[209]~561\, U3|Div3|auto_generated|divider|divider|StageOut[209]~561, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[209]~558\, U3|Div3|auto_generated|divider|divider|StageOut[209]~558, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[222]~706\, U3|Div3|auto_generated|divider|divider|StageOut[222]~706, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[222]~562\, U3|Div3|auto_generated|divider|divider|StageOut[222]~562, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[221]~707\, U3|Div3|auto_generated|divider|divider|StageOut[221]~707, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[221]~563\, U3|Div3|auto_generated|divider|divider|StageOut[221]~563, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[220]~708\, U3|Div3|auto_generated|divider|divider|StageOut[220]~708, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[220]~564\, U3|Div3|auto_generated|divider|divider|StageOut[220]~564, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[219]~565\, U3|Div3|auto_generated|divider|divider|StageOut[219]~565, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[219]~709\, U3|Div3|auto_generated|divider|divider|StageOut[219]~709, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[218]~566\, U3|Div3|auto_generated|divider|divider|StageOut[218]~566, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[218]~710\, U3|Div3|auto_generated|divider|divider|StageOut[218]~710, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[5]~56\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[5]~56, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[217]~567\, U3|Div3|auto_generated|divider|divider|StageOut[217]~567, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[208]~568\, U3|Div3|auto_generated|divider|divider|StageOut[208]~568, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[208]~569\, U3|Div3|auto_generated|divider|divider|StageOut[208]~569, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_27_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[217]~570\, U3|Div3|auto_generated|divider|divider|StageOut[217]~570, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[230]~711\, U3|Div3|auto_generated|divider|divider|StageOut[230]~711, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[230]~571\, U3|Div3|auto_generated|divider|divider|StageOut[230]~571, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[229]~712\, U3|Div3|auto_generated|divider|divider|StageOut[229]~712, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[229]~572\, U3|Div3|auto_generated|divider|divider|StageOut[229]~572, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[228]~573\, U3|Div3|auto_generated|divider|divider|StageOut[228]~573, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[228]~713\, U3|Div3|auto_generated|divider|divider|StageOut[228]~713, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[227]~714\, U3|Div3|auto_generated|divider|divider|StageOut[227]~714, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[227]~574\, U3|Div3|auto_generated|divider|divider|StageOut[227]~574, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[226]~738\, U3|Div3|auto_generated|divider|divider|StageOut[226]~738, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[226]~575\, U3|Div3|auto_generated|divider|divider|StageOut[226]~575, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[225]~576\, U3|Div3|auto_generated|divider|divider|StageOut[225]~576, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[216]~577\, U3|Div3|auto_generated|divider|divider|StageOut[216]~577, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[216]~578\, U3|Div3|auto_generated|divider|divider|StageOut[216]~578, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_28_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[225]~579\, U3|Div3|auto_generated|divider|divider|StageOut[225]~579, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[238]~715\, U3|Div3|auto_generated|divider|divider|StageOut[238]~715, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[238]~580\, U3|Div3|auto_generated|divider|divider|StageOut[238]~580, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[237]~581\, U3|Div3|auto_generated|divider|divider|StageOut[237]~581, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[237]~716\, U3|Div3|auto_generated|divider|divider|StageOut[237]~716, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[236]~717\, U3|Div3|auto_generated|divider|divider|StageOut[236]~717, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[236]~582\, U3|Div3|auto_generated|divider|divider|StageOut[236]~582, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[235]~583\, U3|Div3|auto_generated|divider|divider|StageOut[235]~583, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[235]~718\, U3|Div3|auto_generated|divider|divider|StageOut[235]~718, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[234]~719\, U3|Div3|auto_generated|divider|divider|StageOut[234]~719, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[234]~584\, U3|Div3|auto_generated|divider|divider|StageOut[234]~584, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|my_abs_num|cs2a[3]~57\, U3|Div3|auto_generated|divider|my_abs_num|cs2a[3]~57, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[233]~585\, U3|Div3|auto_generated|divider|divider|StageOut[233]~585, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[224]~587\, U3|Div3|auto_generated|divider|divider|StageOut[224]~587, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[224]~586\, U3|Div3|auto_generated|divider|divider|StageOut[224]~586, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_29_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[233]~588\, U3|Div3|auto_generated|divider|divider|StageOut[233]~588, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[2]~0\, U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[3]~2\, U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[4]~4\, U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[5]~6\, U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[6]~8\, U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[7]~11\, U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[8]~12\, U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[246]~720\, U3|Div3|auto_generated|divider|divider|StageOut[246]~720, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[246]~589\, U3|Div3|auto_generated|divider|divider|StageOut[246]~589, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[245]~721\, U3|Div3|auto_generated|divider|divider|StageOut[245]~721, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[245]~590\, U3|Div3|auto_generated|divider|divider|StageOut[245]~590, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[244]~591\, U3|Div3|auto_generated|divider|divider|StageOut[244]~591, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[244]~722\, U3|Div3|auto_generated|divider|divider|StageOut[244]~722, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[243]~723\, U3|Div3|auto_generated|divider|divider|StageOut[243]~723, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[243]~592\, U3|Div3|auto_generated|divider|divider|StageOut[243]~592, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[242]~593\, U3|Div3|auto_generated|divider|divider|StageOut[242]~593, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[242]~739\, U3|Div3|auto_generated|divider|divider|StageOut[242]~739, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[232]~595\, U3|Div3|auto_generated|divider|divider|StageOut[232]~595, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[232]~596\, U3|Div3|auto_generated|divider|divider|StageOut[232]~596, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[1]~14\, U3|Div3|auto_generated|divider|divider|add_sub_30_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[241]~597\, U3|Div3|auto_generated|divider|divider|StageOut[241]~597, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|StageOut[241]~594\, U3|Div3|auto_generated|divider|divider|StageOut[241]~594, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|op_24~1\, U3|Div3|auto_generated|divider|divider|op_24~1, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|op_24~3\, U3|Div3|auto_generated|divider|divider|op_24~3, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|op_24~5\, U3|Div3|auto_generated|divider|divider|op_24~5, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|op_24~7\, U3|Div3|auto_generated|divider|divider|op_24~7, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|op_24~9\, U3|Div3|auto_generated|divider|divider|op_24~9, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|op_24~11\, U3|Div3|auto_generated|divider|divider|op_24~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|divider|op_24~12\, U3|Div3|auto_generated|divider|divider|op_24~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~0\, U3|Div3|auto_generated|divider|op_1~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~2\, U3|Div3|auto_generated|divider|op_1~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~4\, U3|Div3|auto_generated|divider|op_1~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~6\, U3|Div3|auto_generated|divider|op_1~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~8\, U3|Div3|auto_generated|divider|op_1~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~10\, U3|Div3|auto_generated|divider|op_1~10, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~12\, U3|Div3|auto_generated|divider|op_1~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~14\, U3|Div3|auto_generated|divider|op_1~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~16\, U3|Div3|auto_generated|divider|op_1~16, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~18\, U3|Div3|auto_generated|divider|op_1~18, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~20\, U3|Div3|auto_generated|divider|op_1~20, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~22\, U3|Div3|auto_generated|divider|op_1~22, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~24\, U3|Div3|auto_generated|divider|op_1~24, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~26\, U3|Div3|auto_generated|divider|op_1~26, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~28\, U3|Div3|auto_generated|divider|op_1~28, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~30\, U3|Div3|auto_generated|divider|op_1~30, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~32\, U3|Div3|auto_generated|divider|op_1~32, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~34\, U3|Div3|auto_generated|divider|op_1~34, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~36\, U3|Div3|auto_generated|divider|op_1~36, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[18]~8\, U3|Div3|auto_generated|divider|quotient[18]~8, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[17]~9\, U3|Div3|auto_generated|divider|quotient[17]~9, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[16]~10\, U3|Div3|auto_generated|divider|quotient[16]~10, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[15]~11\, U3|Div3|auto_generated|divider|quotient[15]~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[14]~12\, U3|Div3|auto_generated|divider|quotient[14]~12, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[13]~13\, U3|Div3|auto_generated|divider|quotient[13]~13, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[12]~14\, U3|Div3|auto_generated|divider|quotient[12]~14, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[11]~15\, U3|Div3|auto_generated|divider|quotient[11]~15, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[10]~16\, U3|Div3|auto_generated|divider|quotient[10]~16, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[9]~17\, U3|Div3|auto_generated|divider|quotient[9]~17, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[8]~18\, U3|Div3|auto_generated|divider|quotient[8]~18, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[7]~19\, U3|Div3|auto_generated|divider|quotient[7]~19, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[6]~20\, U3|Div3|auto_generated|divider|quotient[6]~20, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[5]~21\, U3|Div3|auto_generated|divider|quotient[5]~21, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[4]~22\, U3|Div3|auto_generated|divider|quotient[4]~22, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[3]~23\, U3|Div3|auto_generated|divider|quotient[3]~23, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[2]~24\, U3|Div3|auto_generated|divider|quotient[2]~24, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[1]~25\, U3|Div3|auto_generated|divider|quotient[1]~25, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[0]~26\, U3|Div3|auto_generated|divider|quotient[0]~26, vga_top, 1
instance = comp, \U3|Add16~1\, U3|Add16~1, vga_top, 1
instance = comp, \U3|Add16~2\, U3|Add16~2, vga_top, 1
instance = comp, \U3|Add16~4\, U3|Add16~4, vga_top, 1
instance = comp, \U3|Add16~6\, U3|Add16~6, vga_top, 1
instance = comp, \U3|Add16~8\, U3|Add16~8, vga_top, 1
instance = comp, \U3|Add16~10\, U3|Add16~10, vga_top, 1
instance = comp, \U3|Add16~12\, U3|Add16~12, vga_top, 1
instance = comp, \U3|Add16~14\, U3|Add16~14, vga_top, 1
instance = comp, \U3|Add16~16\, U3|Add16~16, vga_top, 1
instance = comp, \U3|Add16~18\, U3|Add16~18, vga_top, 1
instance = comp, \U3|Add16~20\, U3|Add16~20, vga_top, 1
instance = comp, \U3|Add16~22\, U3|Add16~22, vga_top, 1
instance = comp, \U3|Add16~24\, U3|Add16~24, vga_top, 1
instance = comp, \U3|Add16~26\, U3|Add16~26, vga_top, 1
instance = comp, \U3|Add16~28\, U3|Add16~28, vga_top, 1
instance = comp, \U3|Add16~30\, U3|Add16~30, vga_top, 1
instance = comp, \U3|Add16~32\, U3|Add16~32, vga_top, 1
instance = comp, \U3|Add16~34\, U3|Add16~34, vga_top, 1
instance = comp, \U3|Add16~36\, U3|Add16~36, vga_top, 1
instance = comp, \U3|Add17~0\, U3|Add17~0, vga_top, 1
instance = comp, \U3|Add17~2\, U3|Add17~2, vga_top, 1
instance = comp, \U3|Add17~4\, U3|Add17~4, vga_top, 1
instance = comp, \U3|Add17~6\, U3|Add17~6, vga_top, 1
instance = comp, \U3|Add17~8\, U3|Add17~8, vga_top, 1
instance = comp, \U3|Add17~10\, U3|Add17~10, vga_top, 1
instance = comp, \U3|Add17~12\, U3|Add17~12, vga_top, 1
instance = comp, \U3|Add17~14\, U3|Add17~14, vga_top, 1
instance = comp, \U3|Add17~16\, U3|Add17~16, vga_top, 1
instance = comp, \U3|Add17~18\, U3|Add17~18, vga_top, 1
instance = comp, \U3|Add17~20\, U3|Add17~20, vga_top, 1
instance = comp, \U3|Add17~22\, U3|Add17~22, vga_top, 1
instance = comp, \U3|Add17~24\, U3|Add17~24, vga_top, 1
instance = comp, \U3|Add17~26\, U3|Add17~26, vga_top, 1
instance = comp, \U3|Add17~28\, U3|Add17~28, vga_top, 1
instance = comp, \U3|Add17~30\, U3|Add17~30, vga_top, 1
instance = comp, \U3|Add17~32\, U3|Add17~32, vga_top, 1
instance = comp, \U3|Add17~34\, U3|Add17~34, vga_top, 1
instance = comp, \U3|Equal13~12\, U3|Equal13~12, vga_top, 1
instance = comp, \U3|Equal13~11\, U3|Equal13~11, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~38\, U3|Div3|auto_generated|divider|op_1~38, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~40\, U3|Div3|auto_generated|divider|op_1~40, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~42\, U3|Div3|auto_generated|divider|op_1~42, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~44\, U3|Div3|auto_generated|divider|op_1~44, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[22]~4\, U3|Div3|auto_generated|divider|quotient[22]~4, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[21]~5\, U3|Div3|auto_generated|divider|quotient[21]~5, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[20]~6\, U3|Div3|auto_generated|divider|quotient[20]~6, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[19]~7\, U3|Div3|auto_generated|divider|quotient[19]~7, vga_top, 1
instance = comp, \U3|Add16~38\, U3|Add16~38, vga_top, 1
instance = comp, \U3|Add16~40\, U3|Add16~40, vga_top, 1
instance = comp, \U3|Add16~42\, U3|Add16~42, vga_top, 1
instance = comp, \U3|Add16~44\, U3|Add16~44, vga_top, 1
instance = comp, \U3|Add17~36\, U3|Add17~36, vga_top, 1
instance = comp, \U3|Add17~38\, U3|Add17~38, vga_top, 1
instance = comp, \U3|Add17~40\, U3|Add17~40, vga_top, 1
instance = comp, \U3|Add17~42\, U3|Add17~42, vga_top, 1
instance = comp, \U3|Equal13~14\, U3|Equal13~14, vga_top, 1
instance = comp, \U3|Equal13~13\, U3|Equal13~13, vga_top, 1
instance = comp, \U3|Equal13~15\, U3|Equal13~15, vga_top, 1
instance = comp, \U3|Equal13~4\, U3|Equal13~4, vga_top, 1
instance = comp, \U3|Equal13~1\, U3|Equal13~1, vga_top, 1
instance = comp, \U3|Equal13~2\, U3|Equal13~2, vga_top, 1
instance = comp, \U3|Equal13~3\, U3|Equal13~3, vga_top, 1
instance = comp, \U3|Equal13~5\, U3|Equal13~5, vga_top, 1
instance = comp, \U3|Equal13~6\, U3|Equal13~6, vga_top, 1
instance = comp, \U3|Equal13~7\, U3|Equal13~7, vga_top, 1
instance = comp, \U3|Equal13~9\, U3|Equal13~9, vga_top, 1
instance = comp, \U3|Equal13~8\, U3|Equal13~8, vga_top, 1
instance = comp, \U3|Equal13~10\, U3|Equal13~10, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~46\, U3|Div3|auto_generated|divider|op_1~46, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~48\, U3|Div3|auto_generated|divider|op_1~48, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~50\, U3|Div3|auto_generated|divider|op_1~50, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~52\, U3|Div3|auto_generated|divider|op_1~52, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~54\, U3|Div3|auto_generated|divider|op_1~54, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|op_1~56\, U3|Div3|auto_generated|divider|op_1~56, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|_~0\, U3|Div3|auto_generated|divider|_~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|_~1\, U3|Div3|auto_generated|divider|_~1, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[26]~0\, U3|Div3|auto_generated|divider|quotient[26]~0, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[25]~1\, U3|Div3|auto_generated|divider|quotient[25]~1, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[24]~2\, U3|Div3|auto_generated|divider|quotient[24]~2, vga_top, 1
instance = comp, \U3|Div3|auto_generated|divider|quotient[23]~3\, U3|Div3|auto_generated|divider|quotient[23]~3, vga_top, 1
instance = comp, \U3|Add16~46\, U3|Add16~46, vga_top, 1
instance = comp, \U3|Add16~48\, U3|Add16~48, vga_top, 1
instance = comp, \U3|Add16~50\, U3|Add16~50, vga_top, 1
instance = comp, \U3|Add16~52\, U3|Add16~52, vga_top, 1
instance = comp, \U3|Add16~54\, U3|Add16~54, vga_top, 1
instance = comp, \U3|Add16~56\, U3|Add16~56, vga_top, 1
instance = comp, \U3|Add17~44\, U3|Add17~44, vga_top, 1
instance = comp, \U3|Add17~46\, U3|Add17~46, vga_top, 1
instance = comp, \U3|Add17~48\, U3|Add17~48, vga_top, 1
instance = comp, \U3|Add17~50\, U3|Add17~50, vga_top, 1
instance = comp, \U3|Add17~52\, U3|Add17~52, vga_top, 1
instance = comp, \U3|Add17~54\, U3|Add17~54, vga_top, 1
instance = comp, \U3|Equal13~18\, U3|Equal13~18, vga_top, 1
instance = comp, \U3|Equal13~16\, U3|Equal13~16, vga_top, 1
instance = comp, \U3|Add16~58\, U3|Add16~58, vga_top, 1
instance = comp, \U3|Add17~56\, U3|Add17~56, vga_top, 1
instance = comp, \U3|Add16~60\, U3|Add16~60, vga_top, 1
instance = comp, \U3|Add17~58\, U3|Add17~58, vga_top, 1
instance = comp, \U3|Equal13~19\, U3|Equal13~19, vga_top, 1
instance = comp, \U3|Equal13~17\, U3|Equal13~17, vga_top, 1
instance = comp, \U3|Equal13~20\, U3|Equal13~20, vga_top, 1
instance = comp, \U3|Equal13~21\, U3|Equal13~21, vga_top, 1
instance = comp, \U3|Equal11~1\, U3|Equal11~1, vga_top, 1
instance = comp, \U3|Equal11~0\, U3|Equal11~0, vga_top, 1
instance = comp, \U3|Equal11~2\, U3|Equal11~2, vga_top, 1
instance = comp, \U3|Equal11~3\, U3|Equal11~3, vga_top, 1
instance = comp, \U3|Equal11~4\, U3|Equal11~4, vga_top, 1
instance = comp, \U3|Equal11~5\, U3|Equal11~5, vga_top, 1
instance = comp, \U3|Equal11~6\, U3|Equal11~6, vga_top, 1
instance = comp, \U3|Equal12~0\, U3|Equal12~0, vga_top, 1
instance = comp, \U3|Equal11~7\, U3|Equal11~7, vga_top, 1
instance = comp, \U3|colorconcat~421\, U3|colorconcat~421, vga_top, 1
instance = comp, \U3|colorconcat~422\, U3|colorconcat~422, vga_top, 1
instance = comp, \U3|Add14~62\, U3|Add14~62, vga_top, 1
instance = comp, \U3|process_0~2\, U3|process_0~2, vga_top, 1
instance = comp, \U3|process_0~3\, U3|process_0~3, vga_top, 1
instance = comp, \U3|process_0~4\, U3|process_0~4, vga_top, 1
instance = comp, \U3|Add16~62\, U3|Add16~62, vga_top, 1
instance = comp, \U3|Add17~60\, U3|Add17~60, vga_top, 1
instance = comp, \U3|LessThan17~1\, U3|LessThan17~1, vga_top, 1
instance = comp, \U3|LessThan17~3\, U3|LessThan17~3, vga_top, 1
instance = comp, \U3|LessThan17~5\, U3|LessThan17~5, vga_top, 1
instance = comp, \U3|LessThan17~7\, U3|LessThan17~7, vga_top, 1
instance = comp, \U3|LessThan17~9\, U3|LessThan17~9, vga_top, 1
instance = comp, \U3|LessThan17~11\, U3|LessThan17~11, vga_top, 1
instance = comp, \U3|LessThan17~13\, U3|LessThan17~13, vga_top, 1
instance = comp, \U3|LessThan17~15\, U3|LessThan17~15, vga_top, 1
instance = comp, \U3|LessThan17~17\, U3|LessThan17~17, vga_top, 1
instance = comp, \U3|LessThan17~19\, U3|LessThan17~19, vga_top, 1
instance = comp, \U3|LessThan17~21\, U3|LessThan17~21, vga_top, 1
instance = comp, \U3|LessThan17~23\, U3|LessThan17~23, vga_top, 1
instance = comp, \U3|LessThan17~25\, U3|LessThan17~25, vga_top, 1
instance = comp, \U3|LessThan17~27\, U3|LessThan17~27, vga_top, 1
instance = comp, \U3|LessThan17~29\, U3|LessThan17~29, vga_top, 1
instance = comp, \U3|LessThan17~31\, U3|LessThan17~31, vga_top, 1
instance = comp, \U3|LessThan17~33\, U3|LessThan17~33, vga_top, 1
instance = comp, \U3|LessThan17~35\, U3|LessThan17~35, vga_top, 1
instance = comp, \U3|LessThan17~37\, U3|LessThan17~37, vga_top, 1
instance = comp, \U3|LessThan17~39\, U3|LessThan17~39, vga_top, 1
instance = comp, \U3|LessThan17~41\, U3|LessThan17~41, vga_top, 1
instance = comp, \U3|LessThan17~43\, U3|LessThan17~43, vga_top, 1
instance = comp, \U3|LessThan17~45\, U3|LessThan17~45, vga_top, 1
instance = comp, \U3|LessThan17~47\, U3|LessThan17~47, vga_top, 1
instance = comp, \U3|LessThan17~49\, U3|LessThan17~49, vga_top, 1
instance = comp, \U3|LessThan17~51\, U3|LessThan17~51, vga_top, 1
instance = comp, \U3|LessThan17~53\, U3|LessThan17~53, vga_top, 1
instance = comp, \U3|LessThan17~55\, U3|LessThan17~55, vga_top, 1
instance = comp, \U3|LessThan17~57\, U3|LessThan17~57, vga_top, 1
instance = comp, \U3|LessThan17~59\, U3|LessThan17~59, vga_top, 1
instance = comp, \U3|LessThan17~61\, U3|LessThan17~61, vga_top, 1
instance = comp, \U3|LessThan17~62\, U3|LessThan17~62, vga_top, 1
instance = comp, \U3|process_0~1\, U3|process_0~1, vga_top, 1
instance = comp, \U3|process_0~5\, U3|process_0~5, vga_top, 1
instance = comp, \U3|Equal13~0\, U3|Equal13~0, vga_top, 1
instance = comp, \U3|colorconcat~423\, U3|colorconcat~423, vga_top, 1
instance = comp, \U3|Equal8~7\, U3|Equal8~7, vga_top, 1
instance = comp, \U3|colorconcat~424\, U3|colorconcat~424, vga_top, 1
instance = comp, \U3|colorconcat~425\, U3|colorconcat~425, vga_top, 1
instance = comp, \U3|colorconcat~427\, U3|colorconcat~427, vga_top, 1
instance = comp, \U3|colorconcat~413\, U3|colorconcat~413, vga_top, 1
instance = comp, \U3|Add5~0\, U3|Add5~0, vga_top, 1
instance = comp, \U3|Add5~2\, U3|Add5~2, vga_top, 1
instance = comp, \U3|Add5~4\, U3|Add5~4, vga_top, 1
instance = comp, \U3|Add5~6\, U3|Add5~6, vga_top, 1
instance = comp, \U3|Add5~8\, U3|Add5~8, vga_top, 1
instance = comp, \U3|Add5~10\, U3|Add5~10, vga_top, 1
instance = comp, \U3|Add5~12\, U3|Add5~12, vga_top, 1
instance = comp, \U3|Add5~14\, U3|Add5~14, vga_top, 1
instance = comp, \U3|Add5~16\, U3|Add5~16, vga_top, 1
instance = comp, \U3|Add5~18\, U3|Add5~18, vga_top, 1
instance = comp, \U3|Add5~20\, U3|Add5~20, vga_top, 1
instance = comp, \U3|Add5~22\, U3|Add5~22, vga_top, 1
instance = comp, \U3|Add5~24\, U3|Add5~24, vga_top, 1
instance = comp, \U3|Add5~26\, U3|Add5~26, vga_top, 1
instance = comp, \U3|Add5~28\, U3|Add5~28, vga_top, 1
instance = comp, \U3|Add5~30\, U3|Add5~30, vga_top, 1
instance = comp, \U3|Add5~32\, U3|Add5~32, vga_top, 1
instance = comp, \U3|Add5~34\, U3|Add5~34, vga_top, 1
instance = comp, \U3|Add5~36\, U3|Add5~36, vga_top, 1
instance = comp, \U3|Add5~38\, U3|Add5~38, vga_top, 1
instance = comp, \U3|Add5~40\, U3|Add5~40, vga_top, 1
instance = comp, \U3|Add5~42\, U3|Add5~42, vga_top, 1
instance = comp, \U3|Add5~44\, U3|Add5~44, vga_top, 1
instance = comp, \U3|Add5~46\, U3|Add5~46, vga_top, 1
instance = comp, \U3|Add5~48\, U3|Add5~48, vga_top, 1
instance = comp, \U3|Add5~50\, U3|Add5~50, vga_top, 1
instance = comp, \U3|Add5~52\, U3|Add5~52, vga_top, 1
instance = comp, \U3|Add5~54\, U3|Add5~54, vga_top, 1
instance = comp, \U3|Add5~56\, U3|Add5~56, vga_top, 1
instance = comp, \U3|Add5~58\, U3|Add5~58, vga_top, 1
instance = comp, \U3|Equal4~5\, U3|Equal4~5, vga_top, 1
instance = comp, \U3|Equal4~2\, U3|Equal4~2, vga_top, 1
instance = comp, \U3|Equal4~0\, U3|Equal4~0, vga_top, 1
instance = comp, \U3|Equal4~1\, U3|Equal4~1, vga_top, 1
instance = comp, \U3|Equal4~3\, U3|Equal4~3, vga_top, 1
instance = comp, \U3|Equal4~4\, U3|Equal4~4, vga_top, 1
instance = comp, \U3|Equal4~6\, U3|Equal4~6, vga_top, 1
instance = comp, \U3|Add5~60\, U3|Add5~60, vga_top, 1
instance = comp, \U3|process_0~11\, U3|process_0~11, vga_top, 1
instance = comp, \U3|Equal5~0\, U3|Equal5~0, vga_top, 1
instance = comp, \U3|process_0~12\, U3|process_0~12, vga_top, 1
instance = comp, \U3|process_0~13\, U3|process_0~13, vga_top, 1
instance = comp, \U3|process_0~14\, U3|process_0~14, vga_top, 1
instance = comp, \U3|Add5~62\, U3|Add5~62, vga_top, 1
instance = comp, \U3|process_0~15\, U3|process_0~15, vga_top, 1
instance = comp, \U3|Add7~0\, U3|Add7~0, vga_top, 1
instance = comp, \U3|Add7~2\, U3|Add7~2, vga_top, 1
instance = comp, \U3|Add7~4\, U3|Add7~4, vga_top, 1
instance = comp, \U3|Add7~6\, U3|Add7~6, vga_top, 1
instance = comp, \U3|Add7~8\, U3|Add7~8, vga_top, 1
instance = comp, \U3|Add7~10\, U3|Add7~10, vga_top, 1
instance = comp, \U3|Add7~12\, U3|Add7~12, vga_top, 1
instance = comp, \U3|Add7~14\, U3|Add7~14, vga_top, 1
instance = comp, \U3|Add7~16\, U3|Add7~16, vga_top, 1
instance = comp, \U3|Add7~18\, U3|Add7~18, vga_top, 1
instance = comp, \U3|Add7~20\, U3|Add7~20, vga_top, 1
instance = comp, \U3|Add7~22\, U3|Add7~22, vga_top, 1
instance = comp, \U3|Add7~24\, U3|Add7~24, vga_top, 1
instance = comp, \U3|Add7~26\, U3|Add7~26, vga_top, 1
instance = comp, \U3|Add7~28\, U3|Add7~28, vga_top, 1
instance = comp, \U3|Add7~30\, U3|Add7~30, vga_top, 1
instance = comp, \U3|Add7~32\, U3|Add7~32, vga_top, 1
instance = comp, \U3|Add7~34\, U3|Add7~34, vga_top, 1
instance = comp, \U3|Add7~36\, U3|Add7~36, vga_top, 1
instance = comp, \U3|Add7~38\, U3|Add7~38, vga_top, 1
instance = comp, \U3|Add7~40\, U3|Add7~40, vga_top, 1
instance = comp, \U3|Add7~42\, U3|Add7~42, vga_top, 1
instance = comp, \U3|Add7~44\, U3|Add7~44, vga_top, 1
instance = comp, \U3|Add7~46\, U3|Add7~46, vga_top, 1
instance = comp, \U3|Add7~48\, U3|Add7~48, vga_top, 1
instance = comp, \U3|Add7~50\, U3|Add7~50, vga_top, 1
instance = comp, \U3|Add7~52\, U3|Add7~52, vga_top, 1
instance = comp, \U3|Add7~54\, U3|Add7~54, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|_~3\, U3|Div1|auto_generated|divider|my_abs_num|_~3, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|_~4\, U3|Div1|auto_generated|divider|my_abs_num|_~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|_~5\, U3|Div1|auto_generated|divider|my_abs_num|_~5, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|_~0\, U3|Div1|auto_generated|divider|my_abs_num|_~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|_~2\, U3|Div1|auto_generated|divider|my_abs_num|_~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|_~1\, U3|Div1|auto_generated|divider|my_abs_num|_~1, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[5]~30\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[5]~30, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[5]~31\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[5]~31, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[7]~32\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[7]~32, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[9]~33\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[9]~33, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[11]~34\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[11]~34, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[13]~35\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[13]~35, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[15]~36\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[15]~36, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[17]~37\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[17]~37, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[19]~38\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[19]~38, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[22]~60\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[22]~60, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[22]~61\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[22]~61, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[25]~39\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[25]~39, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[27]~40\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[27]~40, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[30]~41\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[30]~41, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[30]~42\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[30]~42, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[29]~55\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[29]~55, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|_~7\, U3|Div1|auto_generated|divider|my_abs_num|_~7, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|_~6\, U3|Div1|auto_generated|divider|my_abs_num|_~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[28]~43\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[28]~43, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[45]~363\, U3|Div1|auto_generated|divider|divider|StageOut[45]~363, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[45]~362\, U3|Div1|auto_generated|divider|divider|StageOut[45]~362, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[44]~364\, U3|Div1|auto_generated|divider|divider|StageOut[44]~364, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[44]~365\, U3|Div1|auto_generated|divider|divider|StageOut[44]~365, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[43]~367\, U3|Div1|auto_generated|divider|divider|StageOut[43]~367, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[43]~366\, U3|Div1|auto_generated|divider|divider|StageOut[43]~366, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[42]~369\, U3|Div1|auto_generated|divider|divider|StageOut[42]~369, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[42]~368\, U3|Div1|auto_generated|divider|divider|StageOut[42]~368, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[27]~57\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[27]~57, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[41]~370\, U3|Div1|auto_generated|divider|divider|StageOut[41]~370, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[41]~371\, U3|Div1|auto_generated|divider|divider|StageOut[41]~371, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\, U3|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[54]~671\, U3|Div1|auto_generated|divider|divider|StageOut[54]~671, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[54]~372\, U3|Div1|auto_generated|divider|divider|StageOut[54]~372, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[53]~672\, U3|Div1|auto_generated|divider|divider|StageOut[53]~672, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[53]~373\, U3|Div1|auto_generated|divider|divider|StageOut[53]~373, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[52]~374\, U3|Div1|auto_generated|divider|divider|StageOut[52]~374, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[52]~673\, U3|Div1|auto_generated|divider|divider|StageOut[52]~673, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[51]~674\, U3|Div1|auto_generated|divider|divider|StageOut[51]~674, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[51]~375\, U3|Div1|auto_generated|divider|divider|StageOut[51]~375, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[50]~376\, U3|Div1|auto_generated|divider|divider|StageOut[50]~376, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[50]~377\, U3|Div1|auto_generated|divider|divider|StageOut[50]~377, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[49]~564\, U3|Div1|auto_generated|divider|divider|StageOut[49]~564, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[49]~565\, U3|Div1|auto_generated|divider|divider|StageOut[49]~565, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[62]~566\, U3|Div1|auto_generated|divider|divider|StageOut[62]~566, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[62]~378\, U3|Div1|auto_generated|divider|divider|StageOut[62]~378, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[61]~379\, U3|Div1|auto_generated|divider|divider|StageOut[61]~379, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[61]~567\, U3|Div1|auto_generated|divider|divider|StageOut[61]~567, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[60]~380\, U3|Div1|auto_generated|divider|divider|StageOut[60]~380, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[60]~568\, U3|Div1|auto_generated|divider|divider|StageOut[60]~568, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[59]~675\, U3|Div1|auto_generated|divider|divider|StageOut[59]~675, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[59]~381\, U3|Div1|auto_generated|divider|divider|StageOut[59]~381, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[58]~383\, U3|Div1|auto_generated|divider|divider|StageOut[58]~383, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[58]~382\, U3|Div1|auto_generated|divider|divider|StageOut[58]~382, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[25]~44\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[25]~44, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[57]~384\, U3|Div1|auto_generated|divider|divider|StageOut[57]~384, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[48]~385\, U3|Div1|auto_generated|divider|divider|StageOut[48]~385, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[48]~386\, U3|Div1|auto_generated|divider|divider|StageOut[48]~386, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\, U3|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[57]~387\, U3|Div1|auto_generated|divider|divider|StageOut[57]~387, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[70]~388\, U3|Div1|auto_generated|divider|divider|StageOut[70]~388, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[70]~569\, U3|Div1|auto_generated|divider|divider|StageOut[70]~569, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[69]~389\, U3|Div1|auto_generated|divider|divider|StageOut[69]~389, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[69]~570\, U3|Div1|auto_generated|divider|divider|StageOut[69]~570, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[68]~390\, U3|Div1|auto_generated|divider|divider|StageOut[68]~390, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[68]~571\, U3|Div1|auto_generated|divider|divider|StageOut[68]~571, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[67]~391\, U3|Div1|auto_generated|divider|divider|StageOut[67]~391, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[67]~572\, U3|Div1|auto_generated|divider|divider|StageOut[67]~572, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[66]~676\, U3|Div1|auto_generated|divider|divider|StageOut[66]~676, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[66]~392\, U3|Div1|auto_generated|divider|divider|StageOut[66]~392, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[23]~56\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[23]~56, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[65]~573\, U3|Div1|auto_generated|divider|divider|StageOut[65]~573, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[56]~574\, U3|Div1|auto_generated|divider|divider|StageOut[56]~574, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[56]~575\, U3|Div1|auto_generated|divider|divider|StageOut[56]~575, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14\, U3|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[65]~393\, U3|Div1|auto_generated|divider|divider|StageOut[65]~393, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[78]~576\, U3|Div1|auto_generated|divider|divider|StageOut[78]~576, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[78]~394\, U3|Div1|auto_generated|divider|divider|StageOut[78]~394, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[77]~577\, U3|Div1|auto_generated|divider|divider|StageOut[77]~577, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[77]~395\, U3|Div1|auto_generated|divider|divider|StageOut[77]~395, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[76]~578\, U3|Div1|auto_generated|divider|divider|StageOut[76]~578, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[76]~396\, U3|Div1|auto_generated|divider|divider|StageOut[76]~396, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[75]~579\, U3|Div1|auto_generated|divider|divider|StageOut[75]~579, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[75]~397\, U3|Div1|auto_generated|divider|divider|StageOut[75]~397, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[74]~580\, U3|Div1|auto_generated|divider|divider|StageOut[74]~580, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[74]~398\, U3|Div1|auto_generated|divider|divider|StageOut[74]~398, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[73]~581\, U3|Div1|auto_generated|divider|divider|StageOut[73]~581, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[64]~583\, U3|Div1|auto_generated|divider|divider|StageOut[64]~583, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[64]~582\, U3|Div1|auto_generated|divider|divider|StageOut[64]~582, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14\, U3|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[73]~399\, U3|Div1|auto_generated|divider|divider|StageOut[73]~399, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[86]~400\, U3|Div1|auto_generated|divider|divider|StageOut[86]~400, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[86]~584\, U3|Div1|auto_generated|divider|divider|StageOut[86]~584, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[85]~401\, U3|Div1|auto_generated|divider|divider|StageOut[85]~401, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[85]~585\, U3|Div1|auto_generated|divider|divider|StageOut[85]~585, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[84]~586\, U3|Div1|auto_generated|divider|divider|StageOut[84]~586, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[84]~402\, U3|Div1|auto_generated|divider|divider|StageOut[84]~402, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[83]~587\, U3|Div1|auto_generated|divider|divider|StageOut[83]~587, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[83]~403\, U3|Div1|auto_generated|divider|divider|StageOut[83]~403, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[82]~588\, U3|Div1|auto_generated|divider|divider|StageOut[82]~588, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[82]~404\, U3|Div1|auto_generated|divider|divider|StageOut[82]~404, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[21]~58\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[21]~58, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[81]~589\, U3|Div1|auto_generated|divider|divider|StageOut[81]~589, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[81]~590\, U3|Div1|auto_generated|divider|divider|StageOut[81]~590, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[94]~405\, U3|Div1|auto_generated|divider|divider|StageOut[94]~405, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[94]~591\, U3|Div1|auto_generated|divider|divider|StageOut[94]~591, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[93]~406\, U3|Div1|auto_generated|divider|divider|StageOut[93]~406, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[93]~592\, U3|Div1|auto_generated|divider|divider|StageOut[93]~592, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[92]~593\, U3|Div1|auto_generated|divider|divider|StageOut[92]~593, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[92]~407\, U3|Div1|auto_generated|divider|divider|StageOut[92]~407, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[91]~408\, U3|Div1|auto_generated|divider|divider|StageOut[91]~408, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[91]~594\, U3|Div1|auto_generated|divider|divider|StageOut[91]~594, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[90]~409\, U3|Div1|auto_generated|divider|divider|StageOut[90]~409, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[90]~410\, U3|Div1|auto_generated|divider|divider|StageOut[90]~410, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[21]~59\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[21]~59, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[89]~411\, U3|Div1|auto_generated|divider|divider|StageOut[89]~411, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[89]~412\, U3|Div1|auto_generated|divider|divider|StageOut[89]~412, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[102]~413\, U3|Div1|auto_generated|divider|divider|StageOut[102]~413, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[102]~595\, U3|Div1|auto_generated|divider|divider|StageOut[102]~595, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[101]~596\, U3|Div1|auto_generated|divider|divider|StageOut[101]~596, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[101]~414\, U3|Div1|auto_generated|divider|divider|StageOut[101]~414, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[100]~415\, U3|Div1|auto_generated|divider|divider|StageOut[100]~415, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[100]~597\, U3|Div1|auto_generated|divider|divider|StageOut[100]~597, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[99]~598\, U3|Div1|auto_generated|divider|divider|StageOut[99]~598, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[99]~416\, U3|Div1|auto_generated|divider|divider|StageOut[99]~416, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[98]~417\, U3|Div1|auto_generated|divider|divider|StageOut[98]~417, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[98]~677\, U3|Div1|auto_generated|divider|divider|StageOut[98]~677, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[88]~600\, U3|Div1|auto_generated|divider|divider|StageOut[88]~600, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[88]~601\, U3|Div1|auto_generated|divider|divider|StageOut[88]~601, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14\, U3|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[97]~418\, U3|Div1|auto_generated|divider|divider|StageOut[97]~418, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[97]~599\, U3|Div1|auto_generated|divider|divider|StageOut[97]~599, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[110]~419\, U3|Div1|auto_generated|divider|divider|StageOut[110]~419, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[110]~602\, U3|Div1|auto_generated|divider|divider|StageOut[110]~602, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[109]~420\, U3|Div1|auto_generated|divider|divider|StageOut[109]~420, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[109]~603\, U3|Div1|auto_generated|divider|divider|StageOut[109]~603, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[108]~421\, U3|Div1|auto_generated|divider|divider|StageOut[108]~421, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[108]~604\, U3|Div1|auto_generated|divider|divider|StageOut[108]~604, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[107]~687\, U3|Div1|auto_generated|divider|divider|StageOut[107]~687, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[107]~422\, U3|Div1|auto_generated|divider|divider|StageOut[107]~422, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[106]~605\, U3|Div1|auto_generated|divider|divider|StageOut[106]~605, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[106]~423\, U3|Div1|auto_generated|divider|divider|StageOut[106]~423, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[19]~45\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[19]~45, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[96]~426\, U3|Div1|auto_generated|divider|divider|StageOut[96]~426, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[96]~425\, U3|Div1|auto_generated|divider|divider|StageOut[96]~425, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14\, U3|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[105]~427\, U3|Div1|auto_generated|divider|divider|StageOut[105]~427, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[105]~424\, U3|Div1|auto_generated|divider|divider|StageOut[105]~424, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[118]~606\, U3|Div1|auto_generated|divider|divider|StageOut[118]~606, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[118]~428\, U3|Div1|auto_generated|divider|divider|StageOut[118]~428, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[117]~429\, U3|Div1|auto_generated|divider|divider|StageOut[117]~429, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[117]~607\, U3|Div1|auto_generated|divider|divider|StageOut[117]~607, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[116]~430\, U3|Div1|auto_generated|divider|divider|StageOut[116]~430, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[116]~608\, U3|Div1|auto_generated|divider|divider|StageOut[116]~608, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[115]~431\, U3|Div1|auto_generated|divider|divider|StageOut[115]~431, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[115]~609\, U3|Div1|auto_generated|divider|divider|StageOut[115]~609, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[114]~678\, U3|Div1|auto_generated|divider|divider|StageOut[114]~678, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[114]~432\, U3|Div1|auto_generated|divider|divider|StageOut[114]~432, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[113]~433\, U3|Div1|auto_generated|divider|divider|StageOut[113]~433, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[113]~434\, U3|Div1|auto_generated|divider|divider|StageOut[113]~434, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[126]~435\, U3|Div1|auto_generated|divider|divider|StageOut[126]~435, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[126]~610\, U3|Div1|auto_generated|divider|divider|StageOut[126]~610, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[125]~436\, U3|Div1|auto_generated|divider|divider|StageOut[125]~436, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[125]~611\, U3|Div1|auto_generated|divider|divider|StageOut[125]~611, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[124]~612\, U3|Div1|auto_generated|divider|divider|StageOut[124]~612, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[124]~437\, U3|Div1|auto_generated|divider|divider|StageOut[124]~437, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[123]~438\, U3|Div1|auto_generated|divider|divider|StageOut[123]~438, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[123]~613\, U3|Div1|auto_generated|divider|divider|StageOut[123]~613, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[122]~439\, U3|Div1|auto_generated|divider|divider|StageOut[122]~439, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[122]~440\, U3|Div1|auto_generated|divider|divider|StageOut[122]~440, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[17]~46\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[17]~46, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[121]~441\, U3|Div1|auto_generated|divider|divider|StageOut[121]~441, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[121]~442\, U3|Div1|auto_generated|divider|divider|StageOut[121]~442, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_16_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[134]~614\, U3|Div1|auto_generated|divider|divider|StageOut[134]~614, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[134]~443\, U3|Div1|auto_generated|divider|divider|StageOut[134]~443, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[133]~615\, U3|Div1|auto_generated|divider|divider|StageOut[133]~615, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[133]~444\, U3|Div1|auto_generated|divider|divider|StageOut[133]~444, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[132]~616\, U3|Div1|auto_generated|divider|divider|StageOut[132]~616, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[132]~445\, U3|Div1|auto_generated|divider|divider|StageOut[132]~445, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[131]~446\, U3|Div1|auto_generated|divider|divider|StageOut[131]~446, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[131]~617\, U3|Div1|auto_generated|divider|divider|StageOut[131]~617, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[130]~679\, U3|Div1|auto_generated|divider|divider|StageOut[130]~679, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[130]~447\, U3|Div1|auto_generated|divider|divider|StageOut[130]~447, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[129]~449\, U3|Div1|auto_generated|divider|divider|StageOut[129]~449, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[129]~448\, U3|Div1|auto_generated|divider|divider|StageOut[129]~448, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[142]~618\, U3|Div1|auto_generated|divider|divider|StageOut[142]~618, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[142]~450\, U3|Div1|auto_generated|divider|divider|StageOut[142]~450, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[141]~451\, U3|Div1|auto_generated|divider|divider|StageOut[141]~451, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[141]~619\, U3|Div1|auto_generated|divider|divider|StageOut[141]~619, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[140]~452\, U3|Div1|auto_generated|divider|divider|StageOut[140]~452, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[140]~620\, U3|Div1|auto_generated|divider|divider|StageOut[140]~620, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[139]~453\, U3|Div1|auto_generated|divider|divider|StageOut[139]~453, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[139]~688\, U3|Div1|auto_generated|divider|divider|StageOut[139]~688, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[138]~455\, U3|Div1|auto_generated|divider|divider|StageOut[138]~455, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[138]~454\, U3|Div1|auto_generated|divider|divider|StageOut[138]~454, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[15]~47\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[15]~47, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[137]~456\, U3|Div1|auto_generated|divider|divider|StageOut[137]~456, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[128]~457\, U3|Div1|auto_generated|divider|divider|StageOut[128]~457, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[128]~458\, U3|Div1|auto_generated|divider|divider|StageOut[128]~458, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~14\, U3|Div1|auto_generated|divider|divider|add_sub_17_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[137]~459\, U3|Div1|auto_generated|divider|divider|StageOut[137]~459, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_18_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[150]~460\, U3|Div1|auto_generated|divider|divider|StageOut[150]~460, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[150]~621\, U3|Div1|auto_generated|divider|divider|StageOut[150]~621, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[149]~622\, U3|Div1|auto_generated|divider|divider|StageOut[149]~622, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[149]~461\, U3|Div1|auto_generated|divider|divider|StageOut[149]~461, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[148]~623\, U3|Div1|auto_generated|divider|divider|StageOut[148]~623, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[148]~462\, U3|Div1|auto_generated|divider|divider|StageOut[148]~462, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[147]~463\, U3|Div1|auto_generated|divider|divider|StageOut[147]~463, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[147]~624\, U3|Div1|auto_generated|divider|divider|StageOut[147]~624, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[146]~464\, U3|Div1|auto_generated|divider|divider|StageOut[146]~464, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[146]~680\, U3|Div1|auto_generated|divider|divider|StageOut[146]~680, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[145]~466\, U3|Div1|auto_generated|divider|divider|StageOut[145]~466, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[145]~465\, U3|Div1|auto_generated|divider|divider|StageOut[145]~465, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[158]~467\, U3|Div1|auto_generated|divider|divider|StageOut[158]~467, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[158]~625\, U3|Div1|auto_generated|divider|divider|StageOut[158]~625, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[157]~626\, U3|Div1|auto_generated|divider|divider|StageOut[157]~626, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[157]~468\, U3|Div1|auto_generated|divider|divider|StageOut[157]~468, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[156]~627\, U3|Div1|auto_generated|divider|divider|StageOut[156]~627, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[156]~469\, U3|Div1|auto_generated|divider|divider|StageOut[156]~469, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[155]~628\, U3|Div1|auto_generated|divider|divider|StageOut[155]~628, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[155]~470\, U3|Div1|auto_generated|divider|divider|StageOut[155]~470, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[154]~471\, U3|Div1|auto_generated|divider|divider|StageOut[154]~471, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[154]~472\, U3|Div1|auto_generated|divider|divider|StageOut[154]~472, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[13]~48\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[13]~48, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[144]~474\, U3|Div1|auto_generated|divider|divider|StageOut[144]~474, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[144]~475\, U3|Div1|auto_generated|divider|divider|StageOut[144]~475, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~14\, U3|Div1|auto_generated|divider|divider|add_sub_19_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[153]~476\, U3|Div1|auto_generated|divider|divider|StageOut[153]~476, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[153]~473\, U3|Div1|auto_generated|divider|divider|StageOut[153]~473, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_20_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[166]~629\, U3|Div1|auto_generated|divider|divider|StageOut[166]~629, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[166]~477\, U3|Div1|auto_generated|divider|divider|StageOut[166]~477, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[165]~478\, U3|Div1|auto_generated|divider|divider|StageOut[165]~478, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[165]~630\, U3|Div1|auto_generated|divider|divider|StageOut[165]~630, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[164]~631\, U3|Div1|auto_generated|divider|divider|StageOut[164]~631, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[164]~479\, U3|Div1|auto_generated|divider|divider|StageOut[164]~479, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[163]~480\, U3|Div1|auto_generated|divider|divider|StageOut[163]~480, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[163]~632\, U3|Div1|auto_generated|divider|divider|StageOut[163]~632, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[162]~481\, U3|Div1|auto_generated|divider|divider|StageOut[162]~481, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[162]~681\, U3|Div1|auto_generated|divider|divider|StageOut[162]~681, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[161]~482\, U3|Div1|auto_generated|divider|divider|StageOut[161]~482, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[161]~483\, U3|Div1|auto_generated|divider|divider|StageOut[161]~483, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_21_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[174]~484\, U3|Div1|auto_generated|divider|divider|StageOut[174]~484, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[174]~633\, U3|Div1|auto_generated|divider|divider|StageOut[174]~633, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[173]~634\, U3|Div1|auto_generated|divider|divider|StageOut[173]~634, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[173]~485\, U3|Div1|auto_generated|divider|divider|StageOut[173]~485, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[172]~635\, U3|Div1|auto_generated|divider|divider|StageOut[172]~635, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[172]~486\, U3|Div1|auto_generated|divider|divider|StageOut[172]~486, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[171]~487\, U3|Div1|auto_generated|divider|divider|StageOut[171]~487, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[171]~636\, U3|Div1|auto_generated|divider|divider|StageOut[171]~636, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[170]~489\, U3|Div1|auto_generated|divider|divider|StageOut[170]~489, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[170]~488\, U3|Div1|auto_generated|divider|divider|StageOut[170]~488, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[11]~49\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[11]~49, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[169]~490\, U3|Div1|auto_generated|divider|divider|StageOut[169]~490, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[169]~491\, U3|Div1|auto_generated|divider|divider|StageOut[169]~491, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_22_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[182]~637\, U3|Div1|auto_generated|divider|divider|StageOut[182]~637, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[182]~492\, U3|Div1|auto_generated|divider|divider|StageOut[182]~492, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[181]~493\, U3|Div1|auto_generated|divider|divider|StageOut[181]~493, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[181]~638\, U3|Div1|auto_generated|divider|divider|StageOut[181]~638, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[180]~639\, U3|Div1|auto_generated|divider|divider|StageOut[180]~639, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[180]~494\, U3|Div1|auto_generated|divider|divider|StageOut[180]~494, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[179]~495\, U3|Div1|auto_generated|divider|divider|StageOut[179]~495, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[179]~640\, U3|Div1|auto_generated|divider|divider|StageOut[179]~640, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[178]~682\, U3|Div1|auto_generated|divider|divider|StageOut[178]~682, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[178]~496\, U3|Div1|auto_generated|divider|divider|StageOut[178]~496, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[177]~497\, U3|Div1|auto_generated|divider|divider|StageOut[177]~497, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[177]~498\, U3|Div1|auto_generated|divider|divider|StageOut[177]~498, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_23_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[190]~641\, U3|Div1|auto_generated|divider|divider|StageOut[190]~641, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[190]~499\, U3|Div1|auto_generated|divider|divider|StageOut[190]~499, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[189]~500\, U3|Div1|auto_generated|divider|divider|StageOut[189]~500, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[189]~642\, U3|Div1|auto_generated|divider|divider|StageOut[189]~642, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[188]~643\, U3|Div1|auto_generated|divider|divider|StageOut[188]~643, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[188]~501\, U3|Div1|auto_generated|divider|divider|StageOut[188]~501, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[187]~502\, U3|Div1|auto_generated|divider|divider|StageOut[187]~502, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[187]~689\, U3|Div1|auto_generated|divider|divider|StageOut[187]~689, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[186]~504\, U3|Div1|auto_generated|divider|divider|StageOut[186]~504, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[186]~503\, U3|Div1|auto_generated|divider|divider|StageOut[186]~503, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[9]~50\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[9]~50, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[185]~505\, U3|Div1|auto_generated|divider|divider|StageOut[185]~505, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[185]~506\, U3|Div1|auto_generated|divider|divider|StageOut[185]~506, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[198]~644\, U3|Div1|auto_generated|divider|divider|StageOut[198]~644, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[198]~507\, U3|Div1|auto_generated|divider|divider|StageOut[198]~507, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[197]~645\, U3|Div1|auto_generated|divider|divider|StageOut[197]~645, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[197]~508\, U3|Div1|auto_generated|divider|divider|StageOut[197]~508, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[196]~509\, U3|Div1|auto_generated|divider|divider|StageOut[196]~509, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[196]~646\, U3|Div1|auto_generated|divider|divider|StageOut[196]~646, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[195]~510\, U3|Div1|auto_generated|divider|divider|StageOut[195]~510, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[195]~647\, U3|Div1|auto_generated|divider|divider|StageOut[195]~647, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[194]~683\, U3|Div1|auto_generated|divider|divider|StageOut[194]~683, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[194]~511\, U3|Div1|auto_generated|divider|divider|StageOut[194]~511, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[184]~514\, U3|Div1|auto_generated|divider|divider|StageOut[184]~514, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[184]~513\, U3|Div1|auto_generated|divider|divider|StageOut[184]~513, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~14\, U3|Div1|auto_generated|divider|divider|add_sub_24_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[193]~515\, U3|Div1|auto_generated|divider|divider|StageOut[193]~515, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[193]~512\, U3|Div1|auto_generated|divider|divider|StageOut[193]~512, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[206]~648\, U3|Div1|auto_generated|divider|divider|StageOut[206]~648, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[206]~516\, U3|Div1|auto_generated|divider|divider|StageOut[206]~516, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[205]~517\, U3|Div1|auto_generated|divider|divider|StageOut[205]~517, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[205]~649\, U3|Div1|auto_generated|divider|divider|StageOut[205]~649, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[204]~518\, U3|Div1|auto_generated|divider|divider|StageOut[204]~518, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[204]~650\, U3|Div1|auto_generated|divider|divider|StageOut[204]~650, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[203]~690\, U3|Div1|auto_generated|divider|divider|StageOut[203]~690, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[203]~519\, U3|Div1|auto_generated|divider|divider|StageOut[203]~519, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[202]~651\, U3|Div1|auto_generated|divider|divider|StageOut[202]~651, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[202]~520\, U3|Div1|auto_generated|divider|divider|StageOut[202]~520, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[7]~51\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[7]~51, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[192]~523\, U3|Div1|auto_generated|divider|divider|StageOut[192]~523, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[192]~522\, U3|Div1|auto_generated|divider|divider|StageOut[192]~522, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~14\, U3|Div1|auto_generated|divider|divider|add_sub_25_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[201]~524\, U3|Div1|auto_generated|divider|divider|StageOut[201]~524, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[201]~521\, U3|Div1|auto_generated|divider|divider|StageOut[201]~521, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_26_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[214]~652\, U3|Div1|auto_generated|divider|divider|StageOut[214]~652, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[214]~525\, U3|Div1|auto_generated|divider|divider|StageOut[214]~525, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[213]~526\, U3|Div1|auto_generated|divider|divider|StageOut[213]~526, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[213]~653\, U3|Div1|auto_generated|divider|divider|StageOut[213]~653, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[212]~654\, U3|Div1|auto_generated|divider|divider|StageOut[212]~654, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[212]~527\, U3|Div1|auto_generated|divider|divider|StageOut[212]~527, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[211]~528\, U3|Div1|auto_generated|divider|divider|StageOut[211]~528, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[211]~655\, U3|Div1|auto_generated|divider|divider|StageOut[211]~655, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[210]~529\, U3|Div1|auto_generated|divider|divider|StageOut[210]~529, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[210]~684\, U3|Div1|auto_generated|divider|divider|StageOut[210]~684, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[209]~530\, U3|Div1|auto_generated|divider|divider|StageOut[209]~530, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[209]~531\, U3|Div1|auto_generated|divider|divider|StageOut[209]~531, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_27_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[222]~656\, U3|Div1|auto_generated|divider|divider|StageOut[222]~656, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[222]~532\, U3|Div1|auto_generated|divider|divider|StageOut[222]~532, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[221]~657\, U3|Div1|auto_generated|divider|divider|StageOut[221]~657, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[221]~533\, U3|Div1|auto_generated|divider|divider|StageOut[221]~533, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[220]~658\, U3|Div1|auto_generated|divider|divider|StageOut[220]~658, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[220]~534\, U3|Div1|auto_generated|divider|divider|StageOut[220]~534, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[219]~659\, U3|Div1|auto_generated|divider|divider|StageOut[219]~659, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[219]~535\, U3|Div1|auto_generated|divider|divider|StageOut[219]~535, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[218]~537\, U3|Div1|auto_generated|divider|divider|StageOut[218]~537, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[218]~536\, U3|Div1|auto_generated|divider|divider|StageOut[218]~536, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[3]~52\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[3]~52, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[5]~53\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[5]~53, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[217]~539\, U3|Div1|auto_generated|divider|divider|StageOut[217]~539, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[217]~538\, U3|Div1|auto_generated|divider|divider|StageOut[217]~538, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_28_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[230]~540\, U3|Div1|auto_generated|divider|divider|StageOut[230]~540, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[230]~660\, U3|Div1|auto_generated|divider|divider|StageOut[230]~660, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[229]~661\, U3|Div1|auto_generated|divider|divider|StageOut[229]~661, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[229]~541\, U3|Div1|auto_generated|divider|divider|StageOut[229]~541, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[228]~662\, U3|Div1|auto_generated|divider|divider|StageOut[228]~662, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[228]~542\, U3|Div1|auto_generated|divider|divider|StageOut[228]~542, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[227]~663\, U3|Div1|auto_generated|divider|divider|StageOut[227]~663, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[227]~543\, U3|Div1|auto_generated|divider|divider|StageOut[227]~543, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[226]~544\, U3|Div1|auto_generated|divider|divider|StageOut[226]~544, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[226]~685\, U3|Div1|auto_generated|divider|divider|StageOut[226]~685, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[225]~546\, U3|Div1|auto_generated|divider|divider|StageOut[225]~546, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[225]~545\, U3|Div1|auto_generated|divider|divider|StageOut[225]~545, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[238]~547\, U3|Div1|auto_generated|divider|divider|StageOut[238]~547, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[238]~664\, U3|Div1|auto_generated|divider|divider|StageOut[238]~664, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[237]~665\, U3|Div1|auto_generated|divider|divider|StageOut[237]~665, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[237]~548\, U3|Div1|auto_generated|divider|divider|StageOut[237]~548, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[236]~549\, U3|Div1|auto_generated|divider|divider|StageOut[236]~549, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[236]~666\, U3|Div1|auto_generated|divider|divider|StageOut[236]~666, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[235]~691\, U3|Div1|auto_generated|divider|divider|StageOut[235]~691, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[235]~550\, U3|Div1|auto_generated|divider|divider|StageOut[235]~550, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[234]~551\, U3|Div1|auto_generated|divider|divider|StageOut[234]~551, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[234]~552\, U3|Div1|auto_generated|divider|divider|StageOut[234]~552, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|my_abs_num|cs2a[3]~54\, U3|Div1|auto_generated|divider|my_abs_num|cs2a[3]~54, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[233]~553\, U3|Div1|auto_generated|divider|divider|StageOut[233]~553, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[224]~554\, U3|Div1|auto_generated|divider|divider|StageOut[224]~554, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[224]~555\, U3|Div1|auto_generated|divider|divider|StageOut[224]~555, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~14\, U3|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[233]~556\, U3|Div1|auto_generated|divider|divider|StageOut[233]~556, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~0\, U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~2\, U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~4\, U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~6\, U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[6]~8\, U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[7]~11\, U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[8]~12\, U3|Div1|auto_generated|divider|divider|add_sub_30_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[246]~667\, U3|Div1|auto_generated|divider|divider|StageOut[246]~667, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[246]~557\, U3|Div1|auto_generated|divider|divider|StageOut[246]~557, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[245]~558\, U3|Div1|auto_generated|divider|divider|StageOut[245]~558, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[245]~668\, U3|Div1|auto_generated|divider|divider|StageOut[245]~668, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[244]~669\, U3|Div1|auto_generated|divider|divider|StageOut[244]~669, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[244]~559\, U3|Div1|auto_generated|divider|divider|StageOut[244]~559, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[243]~560\, U3|Div1|auto_generated|divider|divider|StageOut[243]~560, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[243]~670\, U3|Div1|auto_generated|divider|divider|StageOut[243]~670, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[242]~686\, U3|Div1|auto_generated|divider|divider|StageOut[242]~686, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[242]~561\, U3|Div1|auto_generated|divider|divider|StageOut[242]~561, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[241]~563\, U3|Div1|auto_generated|divider|divider|StageOut[241]~563, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|StageOut[241]~562\, U3|Div1|auto_generated|divider|divider|StageOut[241]~562, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_24~1\, U3|Div1|auto_generated|divider|divider|op_24~1, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_24~3\, U3|Div1|auto_generated|divider|divider|op_24~3, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_24~5\, U3|Div1|auto_generated|divider|divider|op_24~5, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_24~7\, U3|Div1|auto_generated|divider|divider|op_24~7, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_24~9\, U3|Div1|auto_generated|divider|divider|op_24~9, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_24~11\, U3|Div1|auto_generated|divider|divider|op_24~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|divider|op_24~12\, U3|Div1|auto_generated|divider|divider|op_24~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~0\, U3|Div1|auto_generated|divider|op_1~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~2\, U3|Div1|auto_generated|divider|op_1~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~4\, U3|Div1|auto_generated|divider|op_1~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~6\, U3|Div1|auto_generated|divider|op_1~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~8\, U3|Div1|auto_generated|divider|op_1~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~10\, U3|Div1|auto_generated|divider|op_1~10, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~12\, U3|Div1|auto_generated|divider|op_1~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~14\, U3|Div1|auto_generated|divider|op_1~14, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~16\, U3|Div1|auto_generated|divider|op_1~16, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~18\, U3|Div1|auto_generated|divider|op_1~18, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~20\, U3|Div1|auto_generated|divider|op_1~20, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~22\, U3|Div1|auto_generated|divider|op_1~22, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~24\, U3|Div1|auto_generated|divider|op_1~24, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~26\, U3|Div1|auto_generated|divider|op_1~26, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~28\, U3|Div1|auto_generated|divider|op_1~28, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~30\, U3|Div1|auto_generated|divider|op_1~30, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~32\, U3|Div1|auto_generated|divider|op_1~32, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~34\, U3|Div1|auto_generated|divider|op_1~34, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~36\, U3|Div1|auto_generated|divider|op_1~36, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~38\, U3|Div1|auto_generated|divider|op_1~38, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~40\, U3|Div1|auto_generated|divider|op_1~40, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~42\, U3|Div1|auto_generated|divider|op_1~42, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~44\, U3|Div1|auto_generated|divider|op_1~44, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~46\, U3|Div1|auto_generated|divider|op_1~46, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~48\, U3|Div1|auto_generated|divider|op_1~48, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~50\, U3|Div1|auto_generated|divider|op_1~50, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~52\, U3|Div1|auto_generated|divider|op_1~52, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~54\, U3|Div1|auto_generated|divider|op_1~54, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|op_1~56\, U3|Div1|auto_generated|divider|op_1~56, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|_~0\, U3|Div1|auto_generated|divider|_~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|_~1\, U3|Div1|auto_generated|divider|_~1, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[26]~0\, U3|Div1|auto_generated|divider|quotient[26]~0, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[25]~1\, U3|Div1|auto_generated|divider|quotient[25]~1, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[24]~2\, U3|Div1|auto_generated|divider|quotient[24]~2, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[23]~3\, U3|Div1|auto_generated|divider|quotient[23]~3, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[22]~4\, U3|Div1|auto_generated|divider|quotient[22]~4, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[21]~5\, U3|Div1|auto_generated|divider|quotient[21]~5, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[20]~6\, U3|Div1|auto_generated|divider|quotient[20]~6, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[19]~7\, U3|Div1|auto_generated|divider|quotient[19]~7, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[18]~8\, U3|Div1|auto_generated|divider|quotient[18]~8, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[17]~9\, U3|Div1|auto_generated|divider|quotient[17]~9, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[16]~10\, U3|Div1|auto_generated|divider|quotient[16]~10, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[15]~11\, U3|Div1|auto_generated|divider|quotient[15]~11, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[14]~12\, U3|Div1|auto_generated|divider|quotient[14]~12, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[13]~13\, U3|Div1|auto_generated|divider|quotient[13]~13, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[12]~14\, U3|Div1|auto_generated|divider|quotient[12]~14, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[11]~15\, U3|Div1|auto_generated|divider|quotient[11]~15, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[10]~16\, U3|Div1|auto_generated|divider|quotient[10]~16, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[9]~17\, U3|Div1|auto_generated|divider|quotient[9]~17, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[8]~18\, U3|Div1|auto_generated|divider|quotient[8]~18, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[7]~19\, U3|Div1|auto_generated|divider|quotient[7]~19, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[6]~20\, U3|Div1|auto_generated|divider|quotient[6]~20, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[5]~21\, U3|Div1|auto_generated|divider|quotient[5]~21, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[4]~22\, U3|Div1|auto_generated|divider|quotient[4]~22, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[3]~23\, U3|Div1|auto_generated|divider|quotient[3]~23, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[2]~24\, U3|Div1|auto_generated|divider|quotient[2]~24, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[1]~25\, U3|Div1|auto_generated|divider|quotient[1]~25, vga_top, 1
instance = comp, \U3|Div1|auto_generated|divider|quotient[0]~26\, U3|Div1|auto_generated|divider|quotient[0]~26, vga_top, 1
instance = comp, \U3|Add8~1\, U3|Add8~1, vga_top, 1
instance = comp, \U3|Add8~2\, U3|Add8~2, vga_top, 1
instance = comp, \U3|Add8~4\, U3|Add8~4, vga_top, 1
instance = comp, \U3|Add8~6\, U3|Add8~6, vga_top, 1
instance = comp, \U3|Add8~8\, U3|Add8~8, vga_top, 1
instance = comp, \U3|Add8~10\, U3|Add8~10, vga_top, 1
instance = comp, \U3|Add8~12\, U3|Add8~12, vga_top, 1
instance = comp, \U3|Add8~14\, U3|Add8~14, vga_top, 1
instance = comp, \U3|Add8~16\, U3|Add8~16, vga_top, 1
instance = comp, \U3|Add8~18\, U3|Add8~18, vga_top, 1
instance = comp, \U3|Add8~20\, U3|Add8~20, vga_top, 1
instance = comp, \U3|Add8~22\, U3|Add8~22, vga_top, 1
instance = comp, \U3|Add8~24\, U3|Add8~24, vga_top, 1
instance = comp, \U3|Add8~26\, U3|Add8~26, vga_top, 1
instance = comp, \U3|Add8~28\, U3|Add8~28, vga_top, 1
instance = comp, \U3|Add8~30\, U3|Add8~30, vga_top, 1
instance = comp, \U3|Add8~32\, U3|Add8~32, vga_top, 1
instance = comp, \U3|Add8~34\, U3|Add8~34, vga_top, 1
instance = comp, \U3|Add8~36\, U3|Add8~36, vga_top, 1
instance = comp, \U3|Add8~38\, U3|Add8~38, vga_top, 1
instance = comp, \U3|Add8~40\, U3|Add8~40, vga_top, 1
instance = comp, \U3|Add8~42\, U3|Add8~42, vga_top, 1
instance = comp, \U3|Add8~44\, U3|Add8~44, vga_top, 1
instance = comp, \U3|Add8~46\, U3|Add8~46, vga_top, 1
instance = comp, \U3|Add8~48\, U3|Add8~48, vga_top, 1
instance = comp, \U3|Add8~50\, U3|Add8~50, vga_top, 1
instance = comp, \U3|Add8~52\, U3|Add8~52, vga_top, 1
instance = comp, \U3|Add8~54\, U3|Add8~54, vga_top, 1
instance = comp, \U3|Add8~56\, U3|Add8~56, vga_top, 1
instance = comp, \U3|Add8~58\, U3|Add8~58, vga_top, 1
instance = comp, \U3|Add8~60\, U3|Add8~60, vga_top, 1
instance = comp, \U3|Add8~62\, U3|Add8~62, vga_top, 1
instance = comp, \U3|Add9~0\, U3|Add9~0, vga_top, 1
instance = comp, \U3|Add9~2\, U3|Add9~2, vga_top, 1
instance = comp, \U3|Add9~4\, U3|Add9~4, vga_top, 1
instance = comp, \U3|Add9~6\, U3|Add9~6, vga_top, 1
instance = comp, \U3|Add9~8\, U3|Add9~8, vga_top, 1
instance = comp, \U3|Add9~10\, U3|Add9~10, vga_top, 1
instance = comp, \U3|Add9~12\, U3|Add9~12, vga_top, 1
instance = comp, \U3|Add9~14\, U3|Add9~14, vga_top, 1
instance = comp, \U3|Add9~16\, U3|Add9~16, vga_top, 1
instance = comp, \U3|Add9~18\, U3|Add9~18, vga_top, 1
instance = comp, \U3|Add9~20\, U3|Add9~20, vga_top, 1
instance = comp, \U3|Add9~22\, U3|Add9~22, vga_top, 1
instance = comp, \U3|Add9~24\, U3|Add9~24, vga_top, 1
instance = comp, \U3|Add9~26\, U3|Add9~26, vga_top, 1
instance = comp, \U3|Add9~28\, U3|Add9~28, vga_top, 1
instance = comp, \U3|Add9~30\, U3|Add9~30, vga_top, 1
instance = comp, \U3|Add9~32\, U3|Add9~32, vga_top, 1
instance = comp, \U3|Add9~34\, U3|Add9~34, vga_top, 1
instance = comp, \U3|Add9~36\, U3|Add9~36, vga_top, 1
instance = comp, \U3|Add9~38\, U3|Add9~38, vga_top, 1
instance = comp, \U3|Add9~40\, U3|Add9~40, vga_top, 1
instance = comp, \U3|Add9~42\, U3|Add9~42, vga_top, 1
instance = comp, \U3|Add9~44\, U3|Add9~44, vga_top, 1
instance = comp, \U3|Add9~46\, U3|Add9~46, vga_top, 1
instance = comp, \U3|Add9~48\, U3|Add9~48, vga_top, 1
instance = comp, \U3|Add9~50\, U3|Add9~50, vga_top, 1
instance = comp, \U3|Add9~52\, U3|Add9~52, vga_top, 1
instance = comp, \U3|Add9~54\, U3|Add9~54, vga_top, 1
instance = comp, \U3|Add9~56\, U3|Add9~56, vga_top, 1
instance = comp, \U3|Add9~58\, U3|Add9~58, vga_top, 1
instance = comp, \U3|Add9~60\, U3|Add9~60, vga_top, 1
instance = comp, \U3|LessThan10~1\, U3|LessThan10~1, vga_top, 1
instance = comp, \U3|LessThan10~3\, U3|LessThan10~3, vga_top, 1
instance = comp, \U3|LessThan10~5\, U3|LessThan10~5, vga_top, 1
instance = comp, \U3|LessThan10~7\, U3|LessThan10~7, vga_top, 1
instance = comp, \U3|LessThan10~9\, U3|LessThan10~9, vga_top, 1
instance = comp, \U3|LessThan10~11\, U3|LessThan10~11, vga_top, 1
instance = comp, \U3|LessThan10~13\, U3|LessThan10~13, vga_top, 1
instance = comp, \U3|LessThan10~15\, U3|LessThan10~15, vga_top, 1
instance = comp, \U3|LessThan10~17\, U3|LessThan10~17, vga_top, 1
instance = comp, \U3|LessThan10~19\, U3|LessThan10~19, vga_top, 1
instance = comp, \U3|LessThan10~21\, U3|LessThan10~21, vga_top, 1
instance = comp, \U3|LessThan10~23\, U3|LessThan10~23, vga_top, 1
instance = comp, \U3|LessThan10~25\, U3|LessThan10~25, vga_top, 1
instance = comp, \U3|LessThan10~27\, U3|LessThan10~27, vga_top, 1
instance = comp, \U3|LessThan10~29\, U3|LessThan10~29, vga_top, 1
instance = comp, \U3|LessThan10~31\, U3|LessThan10~31, vga_top, 1
instance = comp, \U3|LessThan10~33\, U3|LessThan10~33, vga_top, 1
instance = comp, \U3|LessThan10~35\, U3|LessThan10~35, vga_top, 1
instance = comp, \U3|LessThan10~37\, U3|LessThan10~37, vga_top, 1
instance = comp, \U3|LessThan10~39\, U3|LessThan10~39, vga_top, 1
instance = comp, \U3|LessThan10~41\, U3|LessThan10~41, vga_top, 1
instance = comp, \U3|LessThan10~43\, U3|LessThan10~43, vga_top, 1
instance = comp, \U3|LessThan10~45\, U3|LessThan10~45, vga_top, 1
instance = comp, \U3|LessThan10~47\, U3|LessThan10~47, vga_top, 1
instance = comp, \U3|LessThan10~49\, U3|LessThan10~49, vga_top, 1
instance = comp, \U3|LessThan10~51\, U3|LessThan10~51, vga_top, 1
instance = comp, \U3|LessThan10~53\, U3|LessThan10~53, vga_top, 1
instance = comp, \U3|LessThan10~55\, U3|LessThan10~55, vga_top, 1
instance = comp, \U3|LessThan10~57\, U3|LessThan10~57, vga_top, 1
instance = comp, \U3|LessThan10~59\, U3|LessThan10~59, vga_top, 1
instance = comp, \U3|LessThan10~61\, U3|LessThan10~61, vga_top, 1
instance = comp, \U3|LessThan10~62\, U3|LessThan10~62, vga_top, 1
instance = comp, \U3|process_0~16\, U3|process_0~16, vga_top, 1
instance = comp, \U3|process_0~26\, U3|process_0~26, vga_top, 1
instance = comp, \U3|process_0~23\, U3|process_0~23, vga_top, 1
instance = comp, \U3|process_0~24\, U3|process_0~24, vga_top, 1
instance = comp, \U3|process_0~25\, U3|process_0~25, vga_top, 1
instance = comp, \U3|process_0~27\, U3|process_0~27, vga_top, 1
instance = comp, \U3|Add1~0\, U3|Add1~0, vga_top, 1
instance = comp, \U3|Add0~0\, U3|Add0~0, vga_top, 1
instance = comp, \U3|Add0~2\, U3|Add0~2, vga_top, 1
instance = comp, \U3|Add0~4\, U3|Add0~4, vga_top, 1
instance = comp, \U3|Add0~6\, U3|Add0~6, vga_top, 1
instance = comp, \U3|Add0~8\, U3|Add0~8, vga_top, 1
instance = comp, \U3|Add0~10\, U3|Add0~10, vga_top, 1
instance = comp, \U3|Add0~12\, U3|Add0~12, vga_top, 1
instance = comp, \U3|Add0~14\, U3|Add0~14, vga_top, 1
instance = comp, \U3|Add0~16\, U3|Add0~16, vga_top, 1
instance = comp, \U3|Add0~18\, U3|Add0~18, vga_top, 1
instance = comp, \U3|Add0~20\, U3|Add0~20, vga_top, 1
instance = comp, \U3|Add0~22\, U3|Add0~22, vga_top, 1
instance = comp, \U3|Add0~24\, U3|Add0~24, vga_top, 1
instance = comp, \U3|Add0~26\, U3|Add0~26, vga_top, 1
instance = comp, \U3|Add0~28\, U3|Add0~28, vga_top, 1
instance = comp, \U3|Add0~30\, U3|Add0~30, vga_top, 1
instance = comp, \U3|Add0~32\, U3|Add0~32, vga_top, 1
instance = comp, \U3|Add0~34\, U3|Add0~34, vga_top, 1
instance = comp, \U3|Equal0~2\, U3|Equal0~2, vga_top, 1
instance = comp, \U3|Add0~36\, U3|Add0~36, vga_top, 1
instance = comp, \U3|Add0~38\, U3|Add0~38, vga_top, 1
instance = comp, \U3|Add0~40\, U3|Add0~40, vga_top, 1
instance = comp, \U3|Add0~42\, U3|Add0~42, vga_top, 1
instance = comp, \U3|Equal0~3\, U3|Equal0~3, vga_top, 1
instance = comp, \U3|Equal0~0\, U3|Equal0~0, vga_top, 1
instance = comp, \U3|Equal0~1\, U3|Equal0~1, vga_top, 1
instance = comp, \U3|Equal0~4\, U3|Equal0~4, vga_top, 1
instance = comp, \U3|Add0~44\, U3|Add0~44, vga_top, 1
instance = comp, \U3|Add0~46\, U3|Add0~46, vga_top, 1
instance = comp, \U3|Add0~48\, U3|Add0~48, vga_top, 1
instance = comp, \U3|Add0~50\, U3|Add0~50, vga_top, 1
instance = comp, \U3|Add0~52\, U3|Add0~52, vga_top, 1
instance = comp, \U3|Add0~54\, U3|Add0~54, vga_top, 1
instance = comp, \U3|Equal0~5\, U3|Equal0~5, vga_top, 1
instance = comp, \U3|Equal0~6\, U3|Equal0~6, vga_top, 1
instance = comp, \U3|Add1~2\, U3|Add1~2, vga_top, 1
instance = comp, \U3|Add1~4\, U3|Add1~4, vga_top, 1
instance = comp, \U3|Add1~6\, U3|Add1~6, vga_top, 1
instance = comp, \U3|Add1~8\, U3|Add1~8, vga_top, 1
instance = comp, \U3|Add1~10\, U3|Add1~10, vga_top, 1
instance = comp, \U3|Add1~12\, U3|Add1~12, vga_top, 1
instance = comp, \U3|Add1~14\, U3|Add1~14, vga_top, 1
instance = comp, \U3|Add1~16\, U3|Add1~16, vga_top, 1
instance = comp, \U3|Add1~18\, U3|Add1~18, vga_top, 1
instance = comp, \U3|Add1~20\, U3|Add1~20, vga_top, 1
instance = comp, \U3|Add1~22\, U3|Add1~22, vga_top, 1
instance = comp, \U3|Add1~24\, U3|Add1~24, vga_top, 1
instance = comp, \U3|Add1~26\, U3|Add1~26, vga_top, 1
instance = comp, \U3|Add1~28\, U3|Add1~28, vga_top, 1
instance = comp, \U3|Add1~30\, U3|Add1~30, vga_top, 1
instance = comp, \U3|Add1~32\, U3|Add1~32, vga_top, 1
instance = comp, \U3|Add1~34\, U3|Add1~34, vga_top, 1
instance = comp, \U3|Add1~36\, U3|Add1~36, vga_top, 1
instance = comp, \U3|Add1~38\, U3|Add1~38, vga_top, 1
instance = comp, \U3|Add1~40\, U3|Add1~40, vga_top, 1
instance = comp, \U3|Add1~42\, U3|Add1~42, vga_top, 1
instance = comp, \U3|Add1~44\, U3|Add1~44, vga_top, 1
instance = comp, \U3|Add1~46\, U3|Add1~46, vga_top, 1
instance = comp, \U3|Add1~48\, U3|Add1~48, vga_top, 1
instance = comp, \U3|Add1~50\, U3|Add1~50, vga_top, 1
instance = comp, \U3|Add1~52\, U3|Add1~52, vga_top, 1
instance = comp, \U3|Add1~54\, U3|Add1~54, vga_top, 1
instance = comp, \U3|Add1~56\, U3|Add1~56, vga_top, 1
instance = comp, \U3|Equal2~8\, U3|Equal2~8, vga_top, 1
instance = comp, \U3|Equal2~0\, U3|Equal2~0, vga_top, 1
instance = comp, \U3|Equal2~1\, U3|Equal2~1, vga_top, 1
instance = comp, \U3|Add1~58\, U3|Add1~58, vga_top, 1
instance = comp, \U3|Add1~60\, U3|Add1~60, vga_top, 1
instance = comp, \U3|Equal2~3\, U3|Equal2~3, vga_top, 1
instance = comp, \U3|Equal2~2\, U3|Equal2~2, vga_top, 1
instance = comp, \U3|Equal2~4\, U3|Equal2~4, vga_top, 1
instance = comp, \U3|Equal2~5\, U3|Equal2~5, vga_top, 1
instance = comp, \U3|Equal2~6\, U3|Equal2~6, vga_top, 1
instance = comp, \U3|Equal2~7\, U3|Equal2~7, vga_top, 1
instance = comp, \U3|Equal2~9\, U3|Equal2~9, vga_top, 1
instance = comp, \U3|Equal0~7\, U3|Equal0~7, vga_top, 1
instance = comp, \U3|colorconcat~417\, U3|colorconcat~417, vga_top, 1
instance = comp, \U3|colorconcat~418\, U3|colorconcat~418, vga_top, 1
instance = comp, \U3|Add0~56\, U3|Add0~56, vga_top, 1
instance = comp, \U3|Add0~58\, U3|Add0~58, vga_top, 1
instance = comp, \U3|Add0~60\, U3|Add0~60, vga_top, 1
instance = comp, \U3|Add2~0\, U3|Add2~0, vga_top, 1
instance = comp, \U3|Add2~2\, U3|Add2~2, vga_top, 1
instance = comp, \U3|Add2~4\, U3|Add2~4, vga_top, 1
instance = comp, \U3|Add2~6\, U3|Add2~6, vga_top, 1
instance = comp, \U3|Add2~8\, U3|Add2~8, vga_top, 1
instance = comp, \U3|Add2~10\, U3|Add2~10, vga_top, 1
instance = comp, \U3|Add2~12\, U3|Add2~12, vga_top, 1
instance = comp, \U3|Add2~14\, U3|Add2~14, vga_top, 1
instance = comp, \U3|Add2~16\, U3|Add2~16, vga_top, 1
instance = comp, \U3|Add2~18\, U3|Add2~18, vga_top, 1
instance = comp, \U3|Add2~20\, U3|Add2~20, vga_top, 1
instance = comp, \U3|Add2~22\, U3|Add2~22, vga_top, 1
instance = comp, \U3|Add2~24\, U3|Add2~24, vga_top, 1
instance = comp, \U3|Add2~26\, U3|Add2~26, vga_top, 1
instance = comp, \U3|Add2~28\, U3|Add2~28, vga_top, 1
instance = comp, \U3|Add2~30\, U3|Add2~30, vga_top, 1
instance = comp, \U3|Add2~32\, U3|Add2~32, vga_top, 1
instance = comp, \U3|Add2~34\, U3|Add2~34, vga_top, 1
instance = comp, \U3|Add2~36\, U3|Add2~36, vga_top, 1
instance = comp, \U3|Add2~38\, U3|Add2~38, vga_top, 1
instance = comp, \U3|Add2~40\, U3|Add2~40, vga_top, 1
instance = comp, \U3|Add2~42\, U3|Add2~42, vga_top, 1
instance = comp, \U3|Add2~44\, U3|Add2~44, vga_top, 1
instance = comp, \U3|Add2~46\, U3|Add2~46, vga_top, 1
instance = comp, \U3|Add2~48\, U3|Add2~48, vga_top, 1
instance = comp, \U3|Add2~50\, U3|Add2~50, vga_top, 1
instance = comp, \U3|Add2~52\, U3|Add2~52, vga_top, 1
instance = comp, \U3|Add2~54\, U3|Add2~54, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|_~2\, U3|Div0|auto_generated|divider|my_abs_num|_~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[5]~36\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[5]~36, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[5]~37\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[5]~37, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[7]~38\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[7]~38, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[9]~39\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[9]~39, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[11]~40\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[11]~40, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[13]~41\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[13]~41, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[15]~42\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[15]~42, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[17]~43\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[17]~43, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[20]~67\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[20]~67, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[20]~68\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[20]~68, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|_~1\, U3|Div0|auto_generated|divider|my_abs_num|_~1, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|_~0\, U3|Div0|auto_generated|divider|my_abs_num|_~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[23]~49\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[23]~49, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|_~5\, U3|Div0|auto_generated|divider|my_abs_num|_~5, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|_~4\, U3|Div0|auto_generated|divider|my_abs_num|_~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|_~3\, U3|Div0|auto_generated|divider|my_abs_num|_~3, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[23]~44\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[23]~44, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[26]~45\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[26]~45, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[28]~46\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[28]~46, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[30]~59\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[30]~59, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[30]~60\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[30]~60, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[29]~65\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[29]~65, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[29]~66\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[29]~66, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[28]~47\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[28]~47, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[45]~388\, U3|Div0|auto_generated|divider|divider|StageOut[45]~388, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[45]~389\, U3|Div0|auto_generated|divider|divider|StageOut[45]~389, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[44]~391\, U3|Div0|auto_generated|divider|divider|StageOut[44]~391, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[44]~390\, U3|Div0|auto_generated|divider|divider|StageOut[44]~390, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[43]~393\, U3|Div0|auto_generated|divider|divider|StageOut[43]~393, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[43]~392\, U3|Div0|auto_generated|divider|divider|StageOut[43]~392, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[42]~394\, U3|Div0|auto_generated|divider|divider|StageOut[42]~394, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[42]~395\, U3|Div0|auto_generated|divider|divider|StageOut[42]~395, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[41]~578\, U3|Div0|auto_generated|divider|divider|StageOut[41]~578, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[41]~579\, U3|Div0|auto_generated|divider|divider|StageOut[41]~579, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\, U3|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[54]~688\, U3|Div0|auto_generated|divider|divider|StageOut[54]~688, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[54]~396\, U3|Div0|auto_generated|divider|divider|StageOut[54]~396, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[53]~689\, U3|Div0|auto_generated|divider|divider|StageOut[53]~689, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[53]~397\, U3|Div0|auto_generated|divider|divider|StageOut[53]~397, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[52]~398\, U3|Div0|auto_generated|divider|divider|StageOut[52]~398, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[52]~690\, U3|Div0|auto_generated|divider|divider|StageOut[52]~690, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[51]~691\, U3|Div0|auto_generated|divider|divider|StageOut[51]~691, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[51]~399\, U3|Div0|auto_generated|divider|divider|StageOut[51]~399, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[50]~580\, U3|Div0|auto_generated|divider|divider|StageOut[50]~580, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[50]~400\, U3|Div0|auto_generated|divider|divider|StageOut[50]~400, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[26]~48\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[26]~48, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[49]~401\, U3|Div0|auto_generated|divider|divider|StageOut[49]~401, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[49]~402\, U3|Div0|auto_generated|divider|divider|StageOut[49]~402, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[60]~405\, U3|Div0|auto_generated|divider|divider|StageOut[60]~405, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[60]~583\, U3|Div0|auto_generated|divider|divider|StageOut[60]~583, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[59]~406\, U3|Div0|auto_generated|divider|divider|StageOut[59]~406, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[59]~584\, U3|Div0|auto_generated|divider|divider|StageOut[59]~584, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[58]~692\, U3|Div0|auto_generated|divider|divider|StageOut[58]~692, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[58]~407\, U3|Div0|auto_generated|divider|divider|StageOut[58]~407, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[25]~62\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[25]~62, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[57]~409\, U3|Div0|auto_generated|divider|divider|StageOut[57]~409, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[57]~408\, U3|Div0|auto_generated|divider|divider|StageOut[57]~408, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[62]~403\, U3|Div0|auto_generated|divider|divider|StageOut[62]~403, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[62]~581\, U3|Div0|auto_generated|divider|divider|StageOut[62]~581, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[61]~404\, U3|Div0|auto_generated|divider|divider|StageOut[61]~404, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[61]~582\, U3|Div0|auto_generated|divider|divider|StageOut[61]~582, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[69]~411\, U3|Div0|auto_generated|divider|divider|StageOut[69]~411, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[69]~586\, U3|Div0|auto_generated|divider|divider|StageOut[69]~586, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[68]~412\, U3|Div0|auto_generated|divider|divider|StageOut[68]~412, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[68]~587\, U3|Div0|auto_generated|divider|divider|StageOut[68]~587, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[67]~704\, U3|Div0|auto_generated|divider|divider|StageOut[67]~704, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[67]~413\, U3|Div0|auto_generated|divider|divider|StageOut[67]~413, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[66]~693\, U3|Div0|auto_generated|divider|divider|StageOut[66]~693, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[66]~414\, U3|Div0|auto_generated|divider|divider|StageOut[66]~414, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[56]~589\, U3|Div0|auto_generated|divider|divider|StageOut[56]~589, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[56]~590\, U3|Div0|auto_generated|divider|divider|StageOut[56]~590, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14\, U3|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[65]~415\, U3|Div0|auto_generated|divider|divider|StageOut[65]~415, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[65]~588\, U3|Div0|auto_generated|divider|divider|StageOut[65]~588, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[70]~585\, U3|Div0|auto_generated|divider|divider|StageOut[70]~585, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[70]~410\, U3|Div0|auto_generated|divider|divider|StageOut[70]~410, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[78]~416\, U3|Div0|auto_generated|divider|divider|StageOut[78]~416, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[78]~591\, U3|Div0|auto_generated|divider|divider|StageOut[78]~591, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[77]~592\, U3|Div0|auto_generated|divider|divider|StageOut[77]~592, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[77]~417\, U3|Div0|auto_generated|divider|divider|StageOut[77]~417, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[76]~418\, U3|Div0|auto_generated|divider|divider|StageOut[76]~418, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[76]~593\, U3|Div0|auto_generated|divider|divider|StageOut[76]~593, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[75]~419\, U3|Div0|auto_generated|divider|divider|StageOut[75]~419, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[75]~705\, U3|Div0|auto_generated|divider|divider|StageOut[75]~705, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[74]~594\, U3|Div0|auto_generated|divider|divider|StageOut[74]~594, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[74]~420\, U3|Div0|auto_generated|divider|divider|StageOut[74]~420, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[73]~421\, U3|Div0|auto_generated|divider|divider|StageOut[73]~421, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[73]~422\, U3|Div0|auto_generated|divider|divider|StageOut[73]~422, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[82]~694\, U3|Div0|auto_generated|divider|divider|StageOut[82]~694, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[82]~427\, U3|Div0|auto_generated|divider|divider|StageOut[82]~427, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[21]~61\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[21]~61, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[72]~601\, U3|Div0|auto_generated|divider|divider|StageOut[72]~601, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[72]~600\, U3|Div0|auto_generated|divider|divider|StageOut[72]~600, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~14\, U3|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[81]~428\, U3|Div0|auto_generated|divider|divider|StageOut[81]~428, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[81]~599\, U3|Div0|auto_generated|divider|divider|StageOut[81]~599, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[86]~595\, U3|Div0|auto_generated|divider|divider|StageOut[86]~595, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[86]~423\, U3|Div0|auto_generated|divider|divider|StageOut[86]~423, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[85]~596\, U3|Div0|auto_generated|divider|divider|StageOut[85]~596, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[85]~424\, U3|Div0|auto_generated|divider|divider|StageOut[85]~424, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[84]~597\, U3|Div0|auto_generated|divider|divider|StageOut[84]~597, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[84]~425\, U3|Div0|auto_generated|divider|divider|StageOut[84]~425, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[83]~426\, U3|Div0|auto_generated|divider|divider|StageOut[83]~426, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[83]~598\, U3|Div0|auto_generated|divider|divider|StageOut[83]~598, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[94]~429\, U3|Div0|auto_generated|divider|divider|StageOut[94]~429, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[94]~602\, U3|Div0|auto_generated|divider|divider|StageOut[94]~602, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[93]~430\, U3|Div0|auto_generated|divider|divider|StageOut[93]~430, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[93]~603\, U3|Div0|auto_generated|divider|divider|StageOut[93]~603, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[92]~431\, U3|Div0|auto_generated|divider|divider|StageOut[92]~431, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[92]~604\, U3|Div0|auto_generated|divider|divider|StageOut[92]~604, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[91]~432\, U3|Div0|auto_generated|divider|divider|StageOut[91]~432, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[91]~706\, U3|Div0|auto_generated|divider|divider|StageOut[91]~706, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[90]~605\, U3|Div0|auto_generated|divider|divider|StageOut[90]~605, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[90]~433\, U3|Div0|auto_generated|divider|divider|StageOut[90]~433, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[80]~608\, U3|Div0|auto_generated|divider|divider|StageOut[80]~608, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[80]~607\, U3|Div0|auto_generated|divider|divider|StageOut[80]~607, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~14\, U3|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[89]~434\, U3|Div0|auto_generated|divider|divider|StageOut[89]~434, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[89]~606\, U3|Div0|auto_generated|divider|divider|StageOut[89]~606, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[100]~611\, U3|Div0|auto_generated|divider|divider|StageOut[100]~611, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[100]~437\, U3|Div0|auto_generated|divider|divider|StageOut[100]~437, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[99]~438\, U3|Div0|auto_generated|divider|divider|StageOut[99]~438, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[99]~612\, U3|Div0|auto_generated|divider|divider|StageOut[99]~612, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[98]~439\, U3|Div0|auto_generated|divider|divider|StageOut[98]~439, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[98]~613\, U3|Div0|auto_generated|divider|divider|StageOut[98]~613, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[19]~63\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[19]~63, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[97]~614\, U3|Div0|auto_generated|divider|divider|StageOut[97]~614, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[88]~615\, U3|Div0|auto_generated|divider|divider|StageOut[88]~615, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[88]~616\, U3|Div0|auto_generated|divider|divider|StageOut[88]~616, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~14\, U3|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[97]~440\, U3|Div0|auto_generated|divider|divider|StageOut[97]~440, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[102]~435\, U3|Div0|auto_generated|divider|divider|StageOut[102]~435, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[102]~609\, U3|Div0|auto_generated|divider|divider|StageOut[102]~609, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[101]~436\, U3|Div0|auto_generated|divider|divider|StageOut[101]~436, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[101]~610\, U3|Div0|auto_generated|divider|divider|StageOut[101]~610, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[110]~441\, U3|Div0|auto_generated|divider|divider|StageOut[110]~441, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[110]~617\, U3|Div0|auto_generated|divider|divider|StageOut[110]~617, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[109]~618\, U3|Div0|auto_generated|divider|divider|StageOut[109]~618, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[109]~442\, U3|Div0|auto_generated|divider|divider|StageOut[109]~442, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[108]~443\, U3|Div0|auto_generated|divider|divider|StageOut[108]~443, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[108]~619\, U3|Div0|auto_generated|divider|divider|StageOut[108]~619, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[107]~620\, U3|Div0|auto_generated|divider|divider|StageOut[107]~620, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[107]~444\, U3|Div0|auto_generated|divider|divider|StageOut[107]~444, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[106]~621\, U3|Div0|auto_generated|divider|divider|StageOut[106]~621, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[106]~445\, U3|Div0|auto_generated|divider|divider|StageOut[106]~445, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[19]~64\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[19]~64, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[105]~447\, U3|Div0|auto_generated|divider|divider|StageOut[105]~447, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[105]~446\, U3|Div0|auto_generated|divider|divider|StageOut[105]~446, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[118]~622\, U3|Div0|auto_generated|divider|divider|StageOut[118]~622, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[118]~448\, U3|Div0|auto_generated|divider|divider|StageOut[118]~448, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[117]~449\, U3|Div0|auto_generated|divider|divider|StageOut[117]~449, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[117]~623\, U3|Div0|auto_generated|divider|divider|StageOut[117]~623, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[116]~624\, U3|Div0|auto_generated|divider|divider|StageOut[116]~624, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[116]~450\, U3|Div0|auto_generated|divider|divider|StageOut[116]~450, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[115]~451\, U3|Div0|auto_generated|divider|divider|StageOut[115]~451, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[115]~625\, U3|Div0|auto_generated|divider|divider|StageOut[115]~625, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[114]~452\, U3|Div0|auto_generated|divider|divider|StageOut[114]~452, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[114]~695\, U3|Div0|auto_generated|divider|divider|StageOut[114]~695, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[113]~627\, U3|Div0|auto_generated|divider|divider|StageOut[113]~627, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[113]~626\, U3|Div0|auto_generated|divider|divider|StageOut[113]~626, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[124]~630\, U3|Div0|auto_generated|divider|divider|StageOut[124]~630, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[126]~628\, U3|Div0|auto_generated|divider|divider|StageOut[126]~628, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[126]~453\, U3|Div0|auto_generated|divider|divider|StageOut[126]~453, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[125]~629\, U3|Div0|auto_generated|divider|divider|StageOut[125]~629, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[125]~454\, U3|Div0|auto_generated|divider|divider|StageOut[125]~454, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[124]~455\, U3|Div0|auto_generated|divider|divider|StageOut[124]~455, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[123]~707\, U3|Div0|auto_generated|divider|divider|StageOut[123]~707, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[123]~456\, U3|Div0|auto_generated|divider|divider|StageOut[123]~456, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[122]~458\, U3|Div0|auto_generated|divider|divider|StageOut[122]~458, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[122]~457\, U3|Div0|auto_generated|divider|divider|StageOut[122]~457, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[17]~50\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[17]~50, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[121]~459\, U3|Div0|auto_generated|divider|divider|StageOut[121]~459, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[121]~460\, U3|Div0|auto_generated|divider|divider|StageOut[121]~460, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[133]~632\, U3|Div0|auto_generated|divider|divider|StageOut[133]~632, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[133]~462\, U3|Div0|auto_generated|divider|divider|StageOut[133]~462, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[132]~633\, U3|Div0|auto_generated|divider|divider|StageOut[132]~633, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[132]~463\, U3|Div0|auto_generated|divider|divider|StageOut[132]~463, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[131]~634\, U3|Div0|auto_generated|divider|divider|StageOut[131]~634, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[131]~464\, U3|Div0|auto_generated|divider|divider|StageOut[131]~464, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[130]~696\, U3|Div0|auto_generated|divider|divider|StageOut[130]~696, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[130]~465\, U3|Div0|auto_generated|divider|divider|StageOut[130]~465, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[129]~466\, U3|Div0|auto_generated|divider|divider|StageOut[129]~466, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[129]~467\, U3|Div0|auto_generated|divider|divider|StageOut[129]~467, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[134]~631\, U3|Div0|auto_generated|divider|divider|StageOut[134]~631, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[134]~461\, U3|Div0|auto_generated|divider|divider|StageOut[134]~461, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[142]~468\, U3|Div0|auto_generated|divider|divider|StageOut[142]~468, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[142]~635\, U3|Div0|auto_generated|divider|divider|StageOut[142]~635, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[141]~636\, U3|Div0|auto_generated|divider|divider|StageOut[141]~636, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[141]~469\, U3|Div0|auto_generated|divider|divider|StageOut[141]~469, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[140]~470\, U3|Div0|auto_generated|divider|divider|StageOut[140]~470, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[140]~637\, U3|Div0|auto_generated|divider|divider|StageOut[140]~637, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[139]~708\, U3|Div0|auto_generated|divider|divider|StageOut[139]~708, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[139]~471\, U3|Div0|auto_generated|divider|divider|StageOut[139]~471, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[138]~473\, U3|Div0|auto_generated|divider|divider|StageOut[138]~473, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[138]~472\, U3|Div0|auto_generated|divider|divider|StageOut[138]~472, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[15]~51\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[15]~51, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[137]~474\, U3|Div0|auto_generated|divider|divider|StageOut[137]~474, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[137]~475\, U3|Div0|auto_generated|divider|divider|StageOut[137]~475, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[150]~638\, U3|Div0|auto_generated|divider|divider|StageOut[150]~638, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[150]~476\, U3|Div0|auto_generated|divider|divider|StageOut[150]~476, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[149]~477\, U3|Div0|auto_generated|divider|divider|StageOut[149]~477, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[149]~639\, U3|Div0|auto_generated|divider|divider|StageOut[149]~639, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[148]~478\, U3|Div0|auto_generated|divider|divider|StageOut[148]~478, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[148]~640\, U3|Div0|auto_generated|divider|divider|StageOut[148]~640, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[147]~479\, U3|Div0|auto_generated|divider|divider|StageOut[147]~479, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[147]~641\, U3|Div0|auto_generated|divider|divider|StageOut[147]~641, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[146]~697\, U3|Div0|auto_generated|divider|divider|StageOut[146]~697, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[146]~480\, U3|Div0|auto_generated|divider|divider|StageOut[146]~480, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[145]~481\, U3|Div0|auto_generated|divider|divider|StageOut[145]~481, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[145]~482\, U3|Div0|auto_generated|divider|divider|StageOut[145]~482, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[158]~483\, U3|Div0|auto_generated|divider|divider|StageOut[158]~483, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[158]~642\, U3|Div0|auto_generated|divider|divider|StageOut[158]~642, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[157]~643\, U3|Div0|auto_generated|divider|divider|StageOut[157]~643, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[157]~484\, U3|Div0|auto_generated|divider|divider|StageOut[157]~484, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[156]~644\, U3|Div0|auto_generated|divider|divider|StageOut[156]~644, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[156]~485\, U3|Div0|auto_generated|divider|divider|StageOut[156]~485, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[155]~709\, U3|Div0|auto_generated|divider|divider|StageOut[155]~709, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[155]~486\, U3|Div0|auto_generated|divider|divider|StageOut[155]~486, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[154]~487\, U3|Div0|auto_generated|divider|divider|StageOut[154]~487, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[154]~488\, U3|Div0|auto_generated|divider|divider|StageOut[154]~488, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[13]~52\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[13]~52, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[153]~490\, U3|Div0|auto_generated|divider|divider|StageOut[153]~490, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[153]~489\, U3|Div0|auto_generated|divider|divider|StageOut[153]~489, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[166]~491\, U3|Div0|auto_generated|divider|divider|StageOut[166]~491, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[166]~645\, U3|Div0|auto_generated|divider|divider|StageOut[166]~645, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[165]~646\, U3|Div0|auto_generated|divider|divider|StageOut[165]~646, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[165]~492\, U3|Div0|auto_generated|divider|divider|StageOut[165]~492, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[164]~647\, U3|Div0|auto_generated|divider|divider|StageOut[164]~647, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[164]~493\, U3|Div0|auto_generated|divider|divider|StageOut[164]~493, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[163]~494\, U3|Div0|auto_generated|divider|divider|StageOut[163]~494, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[163]~648\, U3|Div0|auto_generated|divider|divider|StageOut[163]~648, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[162]~495\, U3|Div0|auto_generated|divider|divider|StageOut[162]~495, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[162]~698\, U3|Div0|auto_generated|divider|divider|StageOut[162]~698, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[161]~496\, U3|Div0|auto_generated|divider|divider|StageOut[161]~496, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[161]~497\, U3|Div0|auto_generated|divider|divider|StageOut[161]~497, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[174]~498\, U3|Div0|auto_generated|divider|divider|StageOut[174]~498, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[174]~649\, U3|Div0|auto_generated|divider|divider|StageOut[174]~649, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[173]~650\, U3|Div0|auto_generated|divider|divider|StageOut[173]~650, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[173]~499\, U3|Div0|auto_generated|divider|divider|StageOut[173]~499, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[172]~651\, U3|Div0|auto_generated|divider|divider|StageOut[172]~651, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[172]~500\, U3|Div0|auto_generated|divider|divider|StageOut[172]~500, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[171]~710\, U3|Div0|auto_generated|divider|divider|StageOut[171]~710, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[171]~501\, U3|Div0|auto_generated|divider|divider|StageOut[171]~501, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[170]~502\, U3|Div0|auto_generated|divider|divider|StageOut[170]~502, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[170]~503\, U3|Div0|auto_generated|divider|divider|StageOut[170]~503, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[11]~53\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[11]~53, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[169]~505\, U3|Div0|auto_generated|divider|divider|StageOut[169]~505, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[169]~504\, U3|Div0|auto_generated|divider|divider|StageOut[169]~504, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[182]~652\, U3|Div0|auto_generated|divider|divider|StageOut[182]~652, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[182]~506\, U3|Div0|auto_generated|divider|divider|StageOut[182]~506, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[181]~507\, U3|Div0|auto_generated|divider|divider|StageOut[181]~507, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[181]~653\, U3|Div0|auto_generated|divider|divider|StageOut[181]~653, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[180]~654\, U3|Div0|auto_generated|divider|divider|StageOut[180]~654, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[180]~508\, U3|Div0|auto_generated|divider|divider|StageOut[180]~508, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[179]~509\, U3|Div0|auto_generated|divider|divider|StageOut[179]~509, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[179]~655\, U3|Div0|auto_generated|divider|divider|StageOut[179]~655, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[178]~699\, U3|Div0|auto_generated|divider|divider|StageOut[178]~699, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[178]~510\, U3|Div0|auto_generated|divider|divider|StageOut[178]~510, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[168]~513\, U3|Div0|auto_generated|divider|divider|StageOut[168]~513, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[168]~512\, U3|Div0|auto_generated|divider|divider|StageOut[168]~512, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~14\, U3|Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[177]~514\, U3|Div0|auto_generated|divider|divider|StageOut[177]~514, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[177]~511\, U3|Div0|auto_generated|divider|divider|StageOut[177]~511, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[190]~515\, U3|Div0|auto_generated|divider|divider|StageOut[190]~515, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[190]~656\, U3|Div0|auto_generated|divider|divider|StageOut[190]~656, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[189]~516\, U3|Div0|auto_generated|divider|divider|StageOut[189]~516, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[189]~657\, U3|Div0|auto_generated|divider|divider|StageOut[189]~657, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[188]~658\, U3|Div0|auto_generated|divider|divider|StageOut[188]~658, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[188]~517\, U3|Div0|auto_generated|divider|divider|StageOut[188]~517, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[187]~711\, U3|Div0|auto_generated|divider|divider|StageOut[187]~711, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[187]~518\, U3|Div0|auto_generated|divider|divider|StageOut[187]~518, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[186]~519\, U3|Div0|auto_generated|divider|divider|StageOut[186]~519, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[186]~659\, U3|Div0|auto_generated|divider|divider|StageOut[186]~659, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[9]~54\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[9]~54, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[185]~520\, U3|Div0|auto_generated|divider|divider|StageOut[185]~520, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[185]~521\, U3|Div0|auto_generated|divider|divider|StageOut[185]~521, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[198]~522\, U3|Div0|auto_generated|divider|divider|StageOut[198]~522, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[198]~660\, U3|Div0|auto_generated|divider|divider|StageOut[198]~660, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[197]~661\, U3|Div0|auto_generated|divider|divider|StageOut[197]~661, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[197]~523\, U3|Div0|auto_generated|divider|divider|StageOut[197]~523, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[196]~524\, U3|Div0|auto_generated|divider|divider|StageOut[196]~524, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[196]~662\, U3|Div0|auto_generated|divider|divider|StageOut[196]~662, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[195]~663\, U3|Div0|auto_generated|divider|divider|StageOut[195]~663, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[195]~525\, U3|Div0|auto_generated|divider|divider|StageOut[195]~525, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[194]~700\, U3|Div0|auto_generated|divider|divider|StageOut[194]~700, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[194]~526\, U3|Div0|auto_generated|divider|divider|StageOut[194]~526, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[193]~527\, U3|Div0|auto_generated|divider|divider|StageOut[193]~527, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[184]~528\, U3|Div0|auto_generated|divider|divider|StageOut[184]~528, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[184]~529\, U3|Div0|auto_generated|divider|divider|StageOut[184]~529, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~14\, U3|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[193]~530\, U3|Div0|auto_generated|divider|divider|StageOut[193]~530, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[206]~531\, U3|Div0|auto_generated|divider|divider|StageOut[206]~531, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[206]~664\, U3|Div0|auto_generated|divider|divider|StageOut[206]~664, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[205]~532\, U3|Div0|auto_generated|divider|divider|StageOut[205]~532, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[205]~665\, U3|Div0|auto_generated|divider|divider|StageOut[205]~665, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[204]~666\, U3|Div0|auto_generated|divider|divider|StageOut[204]~666, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[204]~533\, U3|Div0|auto_generated|divider|divider|StageOut[204]~533, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[203]~712\, U3|Div0|auto_generated|divider|divider|StageOut[203]~712, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[203]~534\, U3|Div0|auto_generated|divider|divider|StageOut[203]~534, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[202]~535\, U3|Div0|auto_generated|divider|divider|StageOut[202]~535, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[202]~667\, U3|Div0|auto_generated|divider|divider|StageOut[202]~667, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[7]~55\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[7]~55, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[201]~537\, U3|Div0|auto_generated|divider|divider|StageOut[201]~537, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[201]~536\, U3|Div0|auto_generated|divider|divider|StageOut[201]~536, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[214]~668\, U3|Div0|auto_generated|divider|divider|StageOut[214]~668, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[214]~538\, U3|Div0|auto_generated|divider|divider|StageOut[214]~538, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[213]~539\, U3|Div0|auto_generated|divider|divider|StageOut[213]~539, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[213]~669\, U3|Div0|auto_generated|divider|divider|StageOut[213]~669, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[212]~670\, U3|Div0|auto_generated|divider|divider|StageOut[212]~670, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[212]~540\, U3|Div0|auto_generated|divider|divider|StageOut[212]~540, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[211]~671\, U3|Div0|auto_generated|divider|divider|StageOut[211]~671, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[211]~541\, U3|Div0|auto_generated|divider|divider|StageOut[211]~541, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[210]~701\, U3|Div0|auto_generated|divider|divider|StageOut[210]~701, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[210]~542\, U3|Div0|auto_generated|divider|divider|StageOut[210]~542, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[209]~544\, U3|Div0|auto_generated|divider|divider|StageOut[209]~544, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[209]~543\, U3|Div0|auto_generated|divider|divider|StageOut[209]~543, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[222]~545\, U3|Div0|auto_generated|divider|divider|StageOut[222]~545, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[222]~672\, U3|Div0|auto_generated|divider|divider|StageOut[222]~672, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[221]~673\, U3|Div0|auto_generated|divider|divider|StageOut[221]~673, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[221]~546\, U3|Div0|auto_generated|divider|divider|StageOut[221]~546, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[220]~674\, U3|Div0|auto_generated|divider|divider|StageOut[220]~674, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[220]~547\, U3|Div0|auto_generated|divider|divider|StageOut[220]~547, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[219]~548\, U3|Div0|auto_generated|divider|divider|StageOut[219]~548, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[219]~713\, U3|Div0|auto_generated|divider|divider|StageOut[219]~713, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[218]~550\, U3|Div0|auto_generated|divider|divider|StageOut[218]~550, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[218]~549\, U3|Div0|auto_generated|divider|divider|StageOut[218]~549, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[3]~56\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[3]~56, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[5]~57\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[5]~57, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[208]~552\, U3|Div0|auto_generated|divider|divider|StageOut[208]~552, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[208]~553\, U3|Div0|auto_generated|divider|divider|StageOut[208]~553, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~14\, U3|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[217]~554\, U3|Div0|auto_generated|divider|divider|StageOut[217]~554, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[217]~551\, U3|Div0|auto_generated|divider|divider|StageOut[217]~551, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[230]~675\, U3|Div0|auto_generated|divider|divider|StageOut[230]~675, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[230]~555\, U3|Div0|auto_generated|divider|divider|StageOut[230]~555, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[229]~556\, U3|Div0|auto_generated|divider|divider|StageOut[229]~556, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[229]~676\, U3|Div0|auto_generated|divider|divider|StageOut[229]~676, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[228]~677\, U3|Div0|auto_generated|divider|divider|StageOut[228]~677, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[228]~557\, U3|Div0|auto_generated|divider|divider|StageOut[228]~557, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[227]~678\, U3|Div0|auto_generated|divider|divider|StageOut[227]~678, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[227]~558\, U3|Div0|auto_generated|divider|divider|StageOut[227]~558, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[226]~559\, U3|Div0|auto_generated|divider|divider|StageOut[226]~559, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[226]~702\, U3|Div0|auto_generated|divider|divider|StageOut[226]~702, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[216]~562\, U3|Div0|auto_generated|divider|divider|StageOut[216]~562, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[216]~561\, U3|Div0|auto_generated|divider|divider|StageOut[216]~561, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~14\, U3|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~14, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[225]~563\, U3|Div0|auto_generated|divider|divider|StageOut[225]~563, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[225]~560\, U3|Div0|auto_generated|divider|divider|StageOut[225]~560, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[238]~679\, U3|Div0|auto_generated|divider|divider|StageOut[238]~679, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[238]~564\, U3|Div0|auto_generated|divider|divider|StageOut[238]~564, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[237]~680\, U3|Div0|auto_generated|divider|divider|StageOut[237]~680, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[237]~565\, U3|Div0|auto_generated|divider|divider|StageOut[237]~565, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[236]~566\, U3|Div0|auto_generated|divider|divider|StageOut[236]~566, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[236]~681\, U3|Div0|auto_generated|divider|divider|StageOut[236]~681, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[235]~682\, U3|Div0|auto_generated|divider|divider|StageOut[235]~682, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[235]~567\, U3|Div0|auto_generated|divider|divider|StageOut[235]~567, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[234]~568\, U3|Div0|auto_generated|divider|divider|StageOut[234]~568, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[234]~683\, U3|Div0|auto_generated|divider|divider|StageOut[234]~683, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|my_abs_num|cs2a[3]~58\, U3|Div0|auto_generated|divider|my_abs_num|cs2a[3]~58, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[233]~569\, U3|Div0|auto_generated|divider|divider|StageOut[233]~569, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[233]~570\, U3|Div0|auto_generated|divider|divider|StageOut[233]~570, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~0\, U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~2\, U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~4\, U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~6\, U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~8\, U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~11\, U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~12\, U3|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[246]~684\, U3|Div0|auto_generated|divider|divider|StageOut[246]~684, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[246]~571\, U3|Div0|auto_generated|divider|divider|StageOut[246]~571, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[245]~572\, U3|Div0|auto_generated|divider|divider|StageOut[245]~572, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[245]~685\, U3|Div0|auto_generated|divider|divider|StageOut[245]~685, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[244]~686\, U3|Div0|auto_generated|divider|divider|StageOut[244]~686, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[244]~573\, U3|Div0|auto_generated|divider|divider|StageOut[244]~573, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[243]~687\, U3|Div0|auto_generated|divider|divider|StageOut[243]~687, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[243]~574\, U3|Div0|auto_generated|divider|divider|StageOut[243]~574, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[242]~703\, U3|Div0|auto_generated|divider|divider|StageOut[242]~703, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[242]~575\, U3|Div0|auto_generated|divider|divider|StageOut[242]~575, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[241]~576\, U3|Div0|auto_generated|divider|divider|StageOut[241]~576, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|StageOut[241]~577\, U3|Div0|auto_generated|divider|divider|StageOut[241]~577, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|op_24~1\, U3|Div0|auto_generated|divider|divider|op_24~1, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|op_24~3\, U3|Div0|auto_generated|divider|divider|op_24~3, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|op_24~5\, U3|Div0|auto_generated|divider|divider|op_24~5, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|op_24~7\, U3|Div0|auto_generated|divider|divider|op_24~7, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|op_24~9\, U3|Div0|auto_generated|divider|divider|op_24~9, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|op_24~11\, U3|Div0|auto_generated|divider|divider|op_24~11, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|divider|op_24~12\, U3|Div0|auto_generated|divider|divider|op_24~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~0\, U3|Div0|auto_generated|divider|op_1~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~2\, U3|Div0|auto_generated|divider|op_1~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~4\, U3|Div0|auto_generated|divider|op_1~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~6\, U3|Div0|auto_generated|divider|op_1~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~8\, U3|Div0|auto_generated|divider|op_1~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~10\, U3|Div0|auto_generated|divider|op_1~10, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~12\, U3|Div0|auto_generated|divider|op_1~12, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~14\, U3|Div0|auto_generated|divider|op_1~14, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~16\, U3|Div0|auto_generated|divider|op_1~16, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~18\, U3|Div0|auto_generated|divider|op_1~18, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~20\, U3|Div0|auto_generated|divider|op_1~20, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~22\, U3|Div0|auto_generated|divider|op_1~22, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~24\, U3|Div0|auto_generated|divider|op_1~24, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~26\, U3|Div0|auto_generated|divider|op_1~26, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[13]~13\, U3|Div0|auto_generated|divider|quotient[13]~13, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[12]~14\, U3|Div0|auto_generated|divider|quotient[12]~14, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[11]~15\, U3|Div0|auto_generated|divider|quotient[11]~15, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[10]~16\, U3|Div0|auto_generated|divider|quotient[10]~16, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[9]~17\, U3|Div0|auto_generated|divider|quotient[9]~17, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[8]~18\, U3|Div0|auto_generated|divider|quotient[8]~18, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[7]~19\, U3|Div0|auto_generated|divider|quotient[7]~19, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[6]~20\, U3|Div0|auto_generated|divider|quotient[6]~20, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[5]~21\, U3|Div0|auto_generated|divider|quotient[5]~21, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[4]~22\, U3|Div0|auto_generated|divider|quotient[4]~22, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[3]~23\, U3|Div0|auto_generated|divider|quotient[3]~23, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[2]~24\, U3|Div0|auto_generated|divider|quotient[2]~24, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[1]~25\, U3|Div0|auto_generated|divider|quotient[1]~25, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[0]~26\, U3|Div0|auto_generated|divider|quotient[0]~26, vga_top, 1
instance = comp, \U3|Add3~1\, U3|Add3~1, vga_top, 1
instance = comp, \U3|Add3~2\, U3|Add3~2, vga_top, 1
instance = comp, \U3|Add3~4\, U3|Add3~4, vga_top, 1
instance = comp, \U3|Add3~6\, U3|Add3~6, vga_top, 1
instance = comp, \U3|Add3~8\, U3|Add3~8, vga_top, 1
instance = comp, \U3|Add3~10\, U3|Add3~10, vga_top, 1
instance = comp, \U3|Add3~12\, U3|Add3~12, vga_top, 1
instance = comp, \U3|Add3~14\, U3|Add3~14, vga_top, 1
instance = comp, \U3|Add3~16\, U3|Add3~16, vga_top, 1
instance = comp, \U3|Add3~18\, U3|Add3~18, vga_top, 1
instance = comp, \U3|Add3~20\, U3|Add3~20, vga_top, 1
instance = comp, \U3|Add3~22\, U3|Add3~22, vga_top, 1
instance = comp, \U3|Add3~24\, U3|Add3~24, vga_top, 1
instance = comp, \U3|Add3~26\, U3|Add3~26, vga_top, 1
instance = comp, \U3|Add4~0\, U3|Add4~0, vga_top, 1
instance = comp, \U3|Add4~2\, U3|Add4~2, vga_top, 1
instance = comp, \U3|Add4~4\, U3|Add4~4, vga_top, 1
instance = comp, \U3|Add4~6\, U3|Add4~6, vga_top, 1
instance = comp, \U3|Add4~8\, U3|Add4~8, vga_top, 1
instance = comp, \U3|Add4~10\, U3|Add4~10, vga_top, 1
instance = comp, \U3|Add4~12\, U3|Add4~12, vga_top, 1
instance = comp, \U3|Add4~14\, U3|Add4~14, vga_top, 1
instance = comp, \U3|Add4~16\, U3|Add4~16, vga_top, 1
instance = comp, \U3|Add4~18\, U3|Add4~18, vga_top, 1
instance = comp, \U3|Add4~20\, U3|Add4~20, vga_top, 1
instance = comp, \U3|Add4~22\, U3|Add4~22, vga_top, 1
instance = comp, \U3|Add4~24\, U3|Add4~24, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~28\, U3|Div0|auto_generated|divider|op_1~28, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[14]~12\, U3|Div0|auto_generated|divider|quotient[14]~12, vga_top, 1
instance = comp, \U3|Add3~28\, U3|Add3~28, vga_top, 1
instance = comp, \U3|Add4~26\, U3|Add4~26, vga_top, 1
instance = comp, \U3|Equal3~9\, U3|Equal3~9, vga_top, 1
instance = comp, \U3|Equal3~2\, U3|Equal3~2, vga_top, 1
instance = comp, \U3|Equal3~3\, U3|Equal3~3, vga_top, 1
instance = comp, \U3|Equal3~0\, U3|Equal3~0, vga_top, 1
instance = comp, \U3|Equal3~1\, U3|Equal3~1, vga_top, 1
instance = comp, \U3|Equal3~4\, U3|Equal3~4, vga_top, 1
instance = comp, \U3|Equal3~5\, U3|Equal3~5, vga_top, 1
instance = comp, \U3|Equal3~6\, U3|Equal3~6, vga_top, 1
instance = comp, \U3|Equal3~7\, U3|Equal3~7, vga_top, 1
instance = comp, \U3|Equal3~8\, U3|Equal3~8, vga_top, 1
instance = comp, \U3|Equal3~10\, U3|Equal3~10, vga_top, 1
instance = comp, \U3|Add1~62\, U3|Add1~62, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~30\, U3|Div0|auto_generated|divider|op_1~30, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~32\, U3|Div0|auto_generated|divider|op_1~32, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~34\, U3|Div0|auto_generated|divider|op_1~34, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~36\, U3|Div0|auto_generated|divider|op_1~36, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~38\, U3|Div0|auto_generated|divider|op_1~38, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~40\, U3|Div0|auto_generated|divider|op_1~40, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~42\, U3|Div0|auto_generated|divider|op_1~42, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~44\, U3|Div0|auto_generated|divider|op_1~44, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~46\, U3|Div0|auto_generated|divider|op_1~46, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~48\, U3|Div0|auto_generated|divider|op_1~48, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~50\, U3|Div0|auto_generated|divider|op_1~50, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~52\, U3|Div0|auto_generated|divider|op_1~52, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~54\, U3|Div0|auto_generated|divider|op_1~54, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|op_1~56\, U3|Div0|auto_generated|divider|op_1~56, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|_~0\, U3|Div0|auto_generated|divider|_~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|_~1\, U3|Div0|auto_generated|divider|_~1, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[26]~0\, U3|Div0|auto_generated|divider|quotient[26]~0, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[25]~1\, U3|Div0|auto_generated|divider|quotient[25]~1, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[24]~2\, U3|Div0|auto_generated|divider|quotient[24]~2, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[23]~3\, U3|Div0|auto_generated|divider|quotient[23]~3, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[22]~4\, U3|Div0|auto_generated|divider|quotient[22]~4, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[21]~5\, U3|Div0|auto_generated|divider|quotient[21]~5, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[20]~6\, U3|Div0|auto_generated|divider|quotient[20]~6, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[19]~7\, U3|Div0|auto_generated|divider|quotient[19]~7, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[18]~8\, U3|Div0|auto_generated|divider|quotient[18]~8, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[17]~9\, U3|Div0|auto_generated|divider|quotient[17]~9, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[16]~10\, U3|Div0|auto_generated|divider|quotient[16]~10, vga_top, 1
instance = comp, \U3|Div0|auto_generated|divider|quotient[15]~11\, U3|Div0|auto_generated|divider|quotient[15]~11, vga_top, 1
instance = comp, \U3|Add3~30\, U3|Add3~30, vga_top, 1
instance = comp, \U3|Add3~32\, U3|Add3~32, vga_top, 1
instance = comp, \U3|Add3~34\, U3|Add3~34, vga_top, 1
instance = comp, \U3|Add3~36\, U3|Add3~36, vga_top, 1
instance = comp, \U3|Add3~38\, U3|Add3~38, vga_top, 1
instance = comp, \U3|Add3~40\, U3|Add3~40, vga_top, 1
instance = comp, \U3|Add3~42\, U3|Add3~42, vga_top, 1
instance = comp, \U3|Add3~44\, U3|Add3~44, vga_top, 1
instance = comp, \U3|Add3~46\, U3|Add3~46, vga_top, 1
instance = comp, \U3|Add3~48\, U3|Add3~48, vga_top, 1
instance = comp, \U3|Add3~50\, U3|Add3~50, vga_top, 1
instance = comp, \U3|Add3~52\, U3|Add3~52, vga_top, 1
instance = comp, \U3|Add3~54\, U3|Add3~54, vga_top, 1
instance = comp, \U3|Add3~56\, U3|Add3~56, vga_top, 1
instance = comp, \U3|Add3~58\, U3|Add3~58, vga_top, 1
instance = comp, \U3|Add3~60\, U3|Add3~60, vga_top, 1
instance = comp, \U3|Add3~62\, U3|Add3~62, vga_top, 1
instance = comp, \U3|Add4~28\, U3|Add4~28, vga_top, 1
instance = comp, \U3|Add4~30\, U3|Add4~30, vga_top, 1
instance = comp, \U3|Add4~32\, U3|Add4~32, vga_top, 1
instance = comp, \U3|Add4~34\, U3|Add4~34, vga_top, 1
instance = comp, \U3|Add4~36\, U3|Add4~36, vga_top, 1
instance = comp, \U3|Add4~38\, U3|Add4~38, vga_top, 1
instance = comp, \U3|Add4~40\, U3|Add4~40, vga_top, 1
instance = comp, \U3|Add4~42\, U3|Add4~42, vga_top, 1
instance = comp, \U3|Add4~44\, U3|Add4~44, vga_top, 1
instance = comp, \U3|Add4~46\, U3|Add4~46, vga_top, 1
instance = comp, \U3|Add4~48\, U3|Add4~48, vga_top, 1
instance = comp, \U3|Add4~50\, U3|Add4~50, vga_top, 1
instance = comp, \U3|Add4~52\, U3|Add4~52, vga_top, 1
instance = comp, \U3|Add4~54\, U3|Add4~54, vga_top, 1
instance = comp, \U3|Add4~56\, U3|Add4~56, vga_top, 1
instance = comp, \U3|Add4~58\, U3|Add4~58, vga_top, 1
instance = comp, \U3|Add4~60\, U3|Add4~60, vga_top, 1
instance = comp, \U3|Equal3~21\, U3|Equal3~21, vga_top, 1
instance = comp, \U3|Equal3~18\, U3|Equal3~18, vga_top, 1
instance = comp, \U3|Equal3~16\, U3|Equal3~16, vga_top, 1
instance = comp, \U3|Equal3~17\, U3|Equal3~17, vga_top, 1
instance = comp, \U3|Equal3~19\, U3|Equal3~19, vga_top, 1
instance = comp, \U3|Equal3~20\, U3|Equal3~20, vga_top, 1
instance = comp, \U3|Equal3~12\, U3|Equal3~12, vga_top, 1
instance = comp, \U3|Equal3~13\, U3|Equal3~13, vga_top, 1
instance = comp, \U3|Equal3~11\, U3|Equal3~11, vga_top, 1
instance = comp, \U3|Equal3~14\, U3|Equal3~14, vga_top, 1
instance = comp, \U3|Equal3~15\, U3|Equal3~15, vga_top, 1
instance = comp, \U3|Equal3~22\, U3|Equal3~22, vga_top, 1
instance = comp, \U3|Add0~62\, U3|Add0~62, vga_top, 1
instance = comp, \U3|process_0~18\, U3|process_0~18, vga_top, 1
instance = comp, \U3|process_0~17\, U3|process_0~17, vga_top, 1
instance = comp, \U3|process_0~19\, U3|process_0~19, vga_top, 1
instance = comp, \U3|process_0~20\, U3|process_0~20, vga_top, 1
instance = comp, \U3|LessThan6~1\, U3|LessThan6~1, vga_top, 1
instance = comp, \U3|LessThan6~3\, U3|LessThan6~3, vga_top, 1
instance = comp, \U3|LessThan6~5\, U3|LessThan6~5, vga_top, 1
instance = comp, \U3|LessThan6~7\, U3|LessThan6~7, vga_top, 1
instance = comp, \U3|LessThan6~9\, U3|LessThan6~9, vga_top, 1
instance = comp, \U3|LessThan6~11\, U3|LessThan6~11, vga_top, 1
instance = comp, \U3|LessThan6~13\, U3|LessThan6~13, vga_top, 1
instance = comp, \U3|LessThan6~15\, U3|LessThan6~15, vga_top, 1
instance = comp, \U3|LessThan6~17\, U3|LessThan6~17, vga_top, 1
instance = comp, \U3|LessThan6~19\, U3|LessThan6~19, vga_top, 1
instance = comp, \U3|LessThan6~21\, U3|LessThan6~21, vga_top, 1
instance = comp, \U3|LessThan6~23\, U3|LessThan6~23, vga_top, 1
instance = comp, \U3|LessThan6~25\, U3|LessThan6~25, vga_top, 1
instance = comp, \U3|LessThan6~27\, U3|LessThan6~27, vga_top, 1
instance = comp, \U3|LessThan6~29\, U3|LessThan6~29, vga_top, 1
instance = comp, \U3|LessThan6~31\, U3|LessThan6~31, vga_top, 1
instance = comp, \U3|LessThan6~33\, U3|LessThan6~33, vga_top, 1
instance = comp, \U3|LessThan6~35\, U3|LessThan6~35, vga_top, 1
instance = comp, \U3|LessThan6~37\, U3|LessThan6~37, vga_top, 1
instance = comp, \U3|LessThan6~39\, U3|LessThan6~39, vga_top, 1
instance = comp, \U3|LessThan6~41\, U3|LessThan6~41, vga_top, 1
instance = comp, \U3|LessThan6~43\, U3|LessThan6~43, vga_top, 1
instance = comp, \U3|LessThan6~45\, U3|LessThan6~45, vga_top, 1
instance = comp, \U3|LessThan6~47\, U3|LessThan6~47, vga_top, 1
instance = comp, \U3|LessThan6~49\, U3|LessThan6~49, vga_top, 1
instance = comp, \U3|LessThan6~51\, U3|LessThan6~51, vga_top, 1
instance = comp, \U3|LessThan6~53\, U3|LessThan6~53, vga_top, 1
instance = comp, \U3|LessThan6~55\, U3|LessThan6~55, vga_top, 1
instance = comp, \U3|LessThan6~57\, U3|LessThan6~57, vga_top, 1
instance = comp, \U3|LessThan6~59\, U3|LessThan6~59, vga_top, 1
instance = comp, \U3|LessThan6~61\, U3|LessThan6~61, vga_top, 1
instance = comp, \U3|LessThan6~62\, U3|LessThan6~62, vga_top, 1
instance = comp, \U3|process_0~21\, U3|process_0~21, vga_top, 1
instance = comp, \U3|process_0~22\, U3|process_0~22, vga_top, 1
instance = comp, \U3|colorconcat~419\, U3|colorconcat~419, vga_top, 1
instance = comp, \U3|Equal4~7\, U3|Equal4~7, vga_top, 1
instance = comp, \U3|colorconcat~414\, U3|colorconcat~414, vga_top, 1
instance = comp, \U3|colorconcat~415\, U3|colorconcat~415, vga_top, 1
instance = comp, \U3|Equal7~20\, U3|Equal7~20, vga_top, 1
instance = comp, \U3|Equal7~10\, U3|Equal7~10, vga_top, 1
instance = comp, \U3|Equal7~12\, U3|Equal7~12, vga_top, 1
instance = comp, \U3|Equal7~11\, U3|Equal7~11, vga_top, 1
instance = comp, \U3|Equal7~13\, U3|Equal7~13, vga_top, 1
instance = comp, \U3|Equal7~14\, U3|Equal7~14, vga_top, 1
instance = comp, \U3|Equal7~3\, U3|Equal7~3, vga_top, 1
instance = comp, \U3|Equal7~2\, U3|Equal7~2, vga_top, 1
instance = comp, \U3|Equal7~0\, U3|Equal7~0, vga_top, 1
instance = comp, \U3|Equal7~1\, U3|Equal7~1, vga_top, 1
instance = comp, \U3|Equal7~5\, U3|Equal7~5, vga_top, 1
instance = comp, \U3|Equal7~4\, U3|Equal7~4, vga_top, 1
instance = comp, \U3|Equal7~6\, U3|Equal7~6, vga_top, 1
instance = comp, \U3|Equal7~7\, U3|Equal7~7, vga_top, 1
instance = comp, \U3|Equal7~8\, U3|Equal7~8, vga_top, 1
instance = comp, \U3|Equal7~9\, U3|Equal7~9, vga_top, 1
instance = comp, \U3|Equal7~16\, U3|Equal7~16, vga_top, 1
instance = comp, \U3|Equal7~17\, U3|Equal7~17, vga_top, 1
instance = comp, \U3|Equal7~15\, U3|Equal7~15, vga_top, 1
instance = comp, \U3|Equal7~18\, U3|Equal7~18, vga_top, 1
instance = comp, \U3|Equal7~19\, U3|Equal7~19, vga_top, 1
instance = comp, \U3|Equal7~21\, U3|Equal7~21, vga_top, 1
instance = comp, \U3|colorconcat~416\, U3|colorconcat~416, vga_top, 1
instance = comp, \U3|colorconcat~420\, U3|colorconcat~420, vga_top, 1
instance = comp, \U3|colorconcat~428\, U3|colorconcat~428, vga_top, 1
instance = comp, \U3|colorconcat~429\, U3|colorconcat~429, vga_top, 1
instance = comp, \U3|colorconcat[8]\, U3|colorconcat[8], vga_top, 1
instance = comp, \U3|red[0]~0\, U3|red[0]~0, vga_top, 1
instance = comp, \U3|colorconcat~431\, U3|colorconcat~431, vga_top, 1
instance = comp, \U3|colorconcat~430\, U3|colorconcat~430, vga_top, 1
instance = comp, \U3|colorconcat~432\, U3|colorconcat~432, vga_top, 1
instance = comp, \U3|colorconcat~433\, U3|colorconcat~433, vga_top, 1
instance = comp, \U3|colorconcat[10]\, U3|colorconcat[10], vga_top, 1
instance = comp, \U3|red[2]~1\, U3|red[2]~1, vga_top, 1
instance = comp, \U3|colorconcat~434\, U3|colorconcat~434, vga_top, 1
instance = comp, \U3|colorconcat~435\, U3|colorconcat~435, vga_top, 1
instance = comp, \U3|colorconcat~437\, U3|colorconcat~437, vga_top, 1
instance = comp, \U3|colorconcat~438\, U3|colorconcat~438, vga_top, 1
instance = comp, \U3|colorconcat~436\, U3|colorconcat~436, vga_top, 1
instance = comp, \U3|colorconcat~439\, U3|colorconcat~439, vga_top, 1
instance = comp, \U3|colorconcat[4]\, U3|colorconcat[4], vga_top, 1
instance = comp, \U3|green[0]~0\, U3|green[0]~0, vga_top, 1
instance = comp, \U3|colorconcat~440\, U3|colorconcat~440, vga_top, 1
instance = comp, \U3|colorconcat[0]\, U3|colorconcat[0], vga_top, 1
instance = comp, \U3|blue[0]~0\, U3|blue[0]~0, vga_top, 1
instance = comp, \U3|U0|U0|u0|spi_csn_next~2\, U3|U0|U0|u0|spi_csn_next~2, vga_top, 1
instance = comp, \U3|U0|U0|u0|spi_csn\, U3|U0|U0|u0|spi_csn, vga_top, 1
instance = comp, \GSENSOR_SDI~input\, GSENSOR_SDI~input, vga_top, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, vga_top, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, vga_top, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, vga_top, 1
