cust_arch_18/cust_architecture/collect_output/get_data only when enabled --> get_data_only_when_enabled
cust_arch_18/cust_architecture/collect_output/read_from_magic_and_timestamp/getting address and enable for Magic and Timestamps --> getting_address_and_enable_for_Magic_and_Timestamps
cust_arch_18/cust_architecture/collect_output/read_from_magic_and_timestamp/DualPortRAM_generic --> DualPortRAM_generic
cust_arch_18/cust_architecture/collect_output/read_from_magic_and_timestamp --> read_from_magic_and_timestamp
cust_arch_18/cust_architecture/collect_output --> collect_output
cust_arch_18/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/Input State to RAM address (to write) --> Input_State_to_RAM_address_to_write
cust_arch_18/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret data/condition to count DAC or ADC  --> condition_to_count_DAC_or_ADC
cust_arch_18/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret data/get_sources/Subsystem --> Subsystem
cust_arch_18/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret data/get_sources/Triggered Subsystem --> Triggered_Subsystem
cust_arch_18/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret data/get_sources/find_first_one_pos --> find_first_one_pos
cust_arch_18/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret data/get_sources/position_to_bitmask --> position_to_bitmask
cust_arch_18/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret data/get_sources --> get_sources
cust_arch_18/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input/interpret data --> interpret_data
cust_arch_18/cust_architecture/input_interpret_store_retrieve/Interpret_to_RAM_input --> Interpret_to_RAM_input
cust_arch_18/cust_architecture/input_interpret_store_retrieve/store_and_retrieve_input --> store_and_retrieve_input
cust_arch_18/cust_architecture/input_interpret_store_retrieve/InputStateMachine --> InputStateMachine
cust_arch_18/cust_architecture/input_interpret_store_retrieve --> input_interpret_store_retrieve
cust_arch_18/cust_architecture/output_interpret/Interpret_to_RAM_output/Output State to RAM address (to read) --> Output_State_to_RAM_address_to_read
cust_arch_18/cust_architecture/output_interpret/Interpret_to_RAM_output/get enabled timings /Detect Change --> Detect_Change
cust_arch_18/cust_architecture/output_interpret/Interpret_to_RAM_output/get enabled timings /Subsystem --> Subsystem_block
cust_arch_18/cust_architecture/output_interpret/Interpret_to_RAM_output/get enabled timings /Triggered Subsystem --> Triggered_Subsystem_block
cust_arch_18/cust_architecture/output_interpret/Interpret_to_RAM_output/get enabled timings  --> get_enabled_timings
cust_arch_18/cust_architecture/output_interpret/Interpret_to_RAM_output --> Interpret_to_RAM_output
cust_arch_18/cust_architecture/output_interpret/OutputStateMachine --> OutputStateMachine
cust_arch_18/cust_architecture/output_interpret --> output_interpret
cust_arch_18/cust_architecture/pipe_in_interpret --> pipe_in_interpret
cust_arch_18/cust_architecture/process_and_retrieve/one_pole_IIR/Filter1 --> Filter1
cust_arch_18/cust_architecture/process_and_retrieve/one_pole_IIR --> one_pole_IIR
cust_arch_18/cust_architecture/process_and_retrieve --> process_and_retrieve
cust_arch_18/cust_architecture --> cust_architecture
