# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do Interleaver_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:29:12 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram
# -- Compiling architecture SYN of ram
# End time: 23:29:12 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:29:12 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:29:12 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:29:12 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:29:12 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  main_deinterleaver
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" main_deinterleaver 
# Start time: 23:29:12 on Sep 24,2016
# ** Error: (vsim-3170) Could not find 'C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/rtl_work.main_deinterleaver'.
# 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Interleaver_run_msim_rtl_vhdl.do PAUSED at line 13
vsim rtl_work.deintrlv_tst
# vsim rtl_work.deintrlv_tst 
# Start time: 23:29:12 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:30:59 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:30:59 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:31:01 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:31:01 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:31:01 on Sep 24,2016, Elapsed time: 0:01:49
# Errors: 1, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:31:01 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:33:32 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:33:32 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:33:33 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:33:33 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:33:34 on Sep 24,2016, Elapsed time: 0:02:33
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:33:34 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:34:05 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:34:05 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:34:13 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:34:13 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:34:14 on Sep 24,2016, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:34:14 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:34:28 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:34:28 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:34:30 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:34:30 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:34:30 on Sep 24,2016, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:34:31 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:35:20 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:35:20 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:35:21 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:35:21 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:35:22 on Sep 24,2016, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:35:22 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:36:56 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:36:56 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:36:57 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:36:57 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:36:58 on Sep 24,2016, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:36:58 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# ** Error: (vsim-3732) C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht(87): No default binding for component instance 'i1'.
# 
#    The following component port is not on the entity:
#           mem_sel
#    Time: 0 ps  Iteration: 0  Instance: /deintrlv_tst/i1 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Interleaver_run_msim_rtl_vhdl.do PAUSED at line 13
vsim rtl_work.deintrlv_tst
# vsim rtl_work.deintrlv_tst 
# Start time: 23:36:58 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# ** Error: (vsim-3732) C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht(87): No default binding for component instance 'i1'.
# 
#    The following component port is not on the entity:
#           mem_sel
#    Time: 0 ps  Iteration: 0  Instance: /deintrlv_tst/i1 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Interleaver_run_msim_rtl_vhdl.do PAUSED at line 13
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:37:19 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:37:19 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:37:20 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:37:20 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# vsim rtl_work.deintrlv_tst 
# Start time: 23:36:58 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/mem_sel
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:38:48 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:38:48 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:38:49 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:38:49 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:38:50 on Sep 24,2016, Elapsed time: 0:01:52
# Errors: 2, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:38:50 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/mem_sel
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:39:31 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:39:31 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:39:32 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:39:32 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:39:33 on Sep 24,2016, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:39:33 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/mem_sel
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:40:29 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:40:29 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:40:31 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:40:31 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:40:32 on Sep 24,2016, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:40:32 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/mem_sel
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:41:34 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:41:34 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:41:35 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:41:35 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:41:36 on Sep 24,2016, Elapsed time: 0:01:04
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:41:36 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/mem_sel
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:42:09 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:42:09 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:42:11 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:42:11 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:42:12 on Sep 24,2016, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:42:12 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/mem_sel
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:45:55 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:45:55 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:45:57 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:45:57 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:45:58 on Sep 24,2016, Elapsed time: 0:03:46
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:45:58 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/mem_sel
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:47:40 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:47:40 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:47:42 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:47:42 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:47:43 on Sep 24,2016, Elapsed time: 0:01:45
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:47:43 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/mem_sel
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:49:16 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:49:16 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:49:17 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:49:17 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:49:18 on Sep 24,2016, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:49:18 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/mem_sel
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:49:45 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity deinterleaver
# -- Compiling architecture behavior of deinterleaver
# End time: 23:49:45 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 23:49:47 on Sep 24,2016
# vcom -reportprogress 300 -93 -work work C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/simulation/modelsim/deinterleaver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deintrlv_tst
# -- Compiling architecture deinterleaver_arch of deintrlv_tst
# End time: 23:49:47 on Sep 24,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.deintrlv_tst
# End time: 23:49:47 on Sep 24,2016, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:49:47 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
run
run
run
run
vsim rtl_work.deintrlv_tst
# End time: 23:49:55 on Sep 24,2016, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim rtl_work.deintrlv_tst 
# Start time: 23:49:55 on Sep 24,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.deintrlv_tst(deinterleaver_arch)
# Loading ieee.numeric_std(body)
# Loading rtl_work.deinterleaver(behavior)
# Loading altera_mf.altera_mf_components
# Loading rtl_work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position end  sim:/deintrlv_tst/clk
add wave -position end  sim:/deintrlv_tst/d
add wave -position end  sim:/deintrlv_tst/depth
add wave -position end  sim:/deintrlv_tst/enable
add wave -position end  sim:/deintrlv_tst/finished
add wave -position end  sim:/deintrlv_tst/flushing
add wave -position end  sim:/deintrlv_tst/q
add wave -position end  sim:/deintrlv_tst/state
add wave -position end  sim:/deintrlv_tst/term
add wave -position end  sim:/deintrlv_tst/iterator
add wave -position end  sim:/deintrlv_tst/index
add wave -position end  sim:/deintrlv_tst/debug
add wave -position end  sim:/deintrlv_tst/mem_sel
add wave -position end  sim:/deintrlv_tst/clk_period
run
run
run
run
run
# End time: 23:50:47 on Sep 24,2016, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
