/*
 * Copyright (c) 2016 Juniper Networks, Inc. All rights reserved.
 */
package ordt.output.systemverilog.common;

import java.util.ArrayList;
import java.util.HashMap;
import java.util.HashSet;
import java.util.Iterator;
import java.util.LinkedHashMap;
import java.util.List;

import ordt.output.common.MsgUtils;
import ordt.output.common.OutputWriterIntf;
import ordt.output.common.SimpleOutputWriter;
import ordt.output.systemverilog.common.io.SystemVerilogIOElement;
import ordt.output.systemverilog.common.io.SystemVerilogIOSignal;
import ordt.output.systemverilog.common.io.SystemVerilogIOSignalList;
import ordt.output.systemverilog.common.io.SystemVerilogIOSignalSet;

/** system verilog module generation class
 *  
 * */
public class SystemVerilogModule {
	
	protected OutputWriterIntf writer;
	protected String name;  // module name
	private Integer terminalInsideLocs; // ORed value of (binary) locations that terminate at top level of this module
	protected boolean useInterfaces = false;  // will interfaces be used in module io
	protected List<SystemVerilogParameter> parameterList = new ArrayList<SystemVerilogParameter>(); // list of parameters for this module
	
	protected List<SystemVerilogInstance> instanceList = new ArrayList<SystemVerilogInstance>();  // list of child instances
	protected HashMap<String, Integer> childModuleCounts = new HashMap<String, Integer>(); // maintain count of instances by module name
	
	protected static LinkedHashMap<String, SystemVerilogModule> uniqueModules = new LinkedHashMap<String, SystemVerilogModule>();  // optional store of all generated modules by name
	private static boolean createUniqueModuleMap = false;
	
	protected List<SystemVerilogIOSignalList> ioList = new ArrayList<SystemVerilogIOSignalList>();  // list of IO lists in this module
	protected HashMap<Integer, SystemVerilogIOSignalList> ioHash = new HashMap<Integer, SystemVerilogIOSignalList>();  // set of writable IO lists in this module
    protected SystemVerilogIOSignalList defaultIOList = new SystemVerilogIOSignalList("defaultIOList");;
    protected boolean defaultIOListIsRegistered = false;  // flag to prevent default list from being re-registered
	private static boolean showDefaultIOListWarnings = true;
    
	protected String defaultClkName; // default clock name for this module
	protected HashSet<String> otherClocks; // TODO - need to define this
	protected SystemVerilogSignalList wireDefList;    // list of wires   
	protected SystemVerilogSignalList regDefList;    // list of reg definitions	
	protected List<String> wireAssignList = new ArrayList<String>();    // list of wire assign statements
	protected SystemVerilogRegisters registers;   // set of register info for module
	protected HashSet<String> definedSignals = new HashSet<String>();   // set of all user defined reg/wire names for this module (to check for duplicates/resolve as valid)
	protected List<String> statements = new ArrayList<String>();    // list of free form verilog statements
    protected boolean showDuplicateSignalErrors = true;
    
	protected SystemVerilogCoverGroups coverGroups;   // set of cover group info for module
	protected boolean inhibitCoverageOutput = false;  // inhibit generation of coverage statements within current module (true if an external bind module will be generated)
	static boolean isLegacyVerilog = false;
	    
	/** create a module
	 * @param writer - OutputWriterIntf to be used for output generation 
	 * @param name - name of this module
	 * @param insideLocs - ORed Integer of locations in top level in this module (not including children) 
	 * @param defaultClkName - default clock name used for generated registers
	 * @param defaultResetName - default reset name used for generated coverpoints
	 */
	public SystemVerilogModule(OutputWriterIntf writer, String name, int insideLocs, String defaultClkName, String defaultResetName, boolean useAsyncResets) {
		this.writer = writer;  // save reference to calling writer
		setTerminalInsideLocs(insideLocs);  // locations inside this module
		setName(name);
		this.defaultClkName = defaultClkName;
		registers = new SystemVerilogRegisters(writer, defaultClkName, useAsyncResets);
		wireDefList = new SystemVerilogSignalList();
		regDefList = new SystemVerilogSignalList();
		coverGroups = new SystemVerilogCoverGroups(writer, defaultClkName, defaultResetName);
	}
	
	/** create a module with no name
	 * @param writer - OutputWriterIntf to be used for output generation 
	 * @param insideLocs - ORed Integer of locations in top level in this module (not including children) 
	 * @param defaultClkName - default clock name used for generated registers
	 * @param defaultResetName - default reset name used for generated coverpoints
	 */
	public SystemVerilogModule(OutputWriterIntf writer, int insideLocs, String defaultClkName, String defaultResetName, boolean useAsyncResets) {
		this(writer, null, insideLocs, defaultClkName, defaultResetName, useAsyncResets);
	}

	// ------------------- get/set -----------------------
	
	public String getName() {
		return name;
	}

	/** set name of this module and optionally update the uniqueModules map */
	public void setName(String name) {
		String oldName = this.name;
		this.name = name;
		if (createUniqueModuleMap && (name != null)) {
			if (oldName != null) removeUniqueModule(oldName);
			if (name != null) addUniqueModule(name, this);
		}
	}
	
	public void setWriter(OutputWriterIntf writer) {
		this.writer = writer;
		registers.setWriter(writer);
		coverGroups.setWriter(writer);
	}
	
	/** set the default reset name and polarity for this module (currently only used for covergroups */
	public void setDefaultReset(String resetName, boolean resetSignalActiveLow) {
		coverGroups.setReset(resetName, resetSignalActiveLow);
	}

	public static boolean isLegacyVerilog() {
		return isLegacyVerilog;
	}

	public static void setLegacyVerilog(boolean isLegacyVerilog) {
		SystemVerilogModule.isLegacyVerilog = isLegacyVerilog;
	}

	public void setShowDuplicateSignalErrors(boolean showDuplicateSignalErrors) {
		this.showDuplicateSignalErrors = showDuplicateSignalErrors;
	}

	public boolean useInterfaces() {
		return useInterfaces;
	}

	/** return encoded integer of locations that terminate at top level of current module */
	protected Integer getTerminalInsideLocs() {
		return terminalInsideLocs;
	}

	/** return encoded integer of all locations in this module's children */
	protected Integer getChildLocs() {
		Integer childLocs = 0;
		for(SystemVerilogInstance inst: instanceList) {
			//System.out.println("SystemVerilogModule getChildLocs: child=" + inst.getName() + " of " + inst.getMod().getName() /*+ ", insideLocs=" + inst.getMod().getInsideLocs() */);
			childLocs = childLocs | inst.getMod().getInsideLocs();
		}
		return childLocs;
	}

	/** return encoded integer of all locations inside this module and its children */
	public Integer getInsideLocs() {
		Integer myInsideLocs = terminalInsideLocs | getChildLocs();
		//if (terminalInsideLocs==0) System.out.println("SystemVerilogModule getInsideLocs: name=" + getName() + ", insideLocs=" + myInsideLocs + ", terminalInsideLocs=" + terminalInsideLocs + ", children=" + instanceList.size());
		return myInsideLocs;
	}

	protected void setTerminalInsideLocs(Integer terminalInsideLocs) {
		this.terminalInsideLocs = terminalInsideLocs;
		//System.out.println("SystemVerilogModule setTerminalInsideLocs: name=" + getName() + ", insideLocs=" + terminalInsideLocs + ", children=" + instanceList.size());
	}

	/** return encoded integer of all locations outside this module and its children */
	public Integer getOutsideLocs() {
		return SystemVerilogLocationMap.notLocations(getInsideLocs());
	}

	public void setUseInterfaces(boolean useInterfaces) {
		this.useInterfaces = useInterfaces;
	}

	public static void showDefaultIOListWarnings(boolean showDefaultIOListWarnings) {
		SystemVerilogModule.showDefaultIOListWarnings = showDefaultIOListWarnings;
	}

	/** sets optional storage of all created SystemVerilogModules by name */
	public static void createUniqueModuleMap(boolean createUniqueModuleMap) {
		SystemVerilogModule.createUniqueModuleMap = createUniqueModuleMap;
	}

	// ------------------- unique module methods -----------------------
	
	/** return true if module of specified name is in uniqueModules map */
	public static boolean uniqueModuleExists(String name) {
		return uniqueModules.containsKey(name);
	}
	
	/** return module of specified name from uniqueModules map */
	public static SystemVerilogModule getUniqueModule(String name) {
		return uniqueModules.get(name);
	}
	
	/** return ordered list of modules in uniqueModules map */
	public static List<SystemVerilogModule> getUniqueModules() {
		return new ArrayList<SystemVerilogModule>(uniqueModules.values());
	}
	
	/** add module of specified name to uniqueModules map */
	public static void addUniqueModule(String name, SystemVerilogModule module) {
		if (name == null) return;
		uniqueModules.put(name, module);
	}
	
	/** remove module of specified name from uniqueModules map */
	public static void removeUniqueModule(String name) {
		if (name == null) return;
		uniqueModules.remove(name);
	}
	
	/** write all unique modules to a single writer.  Note that module writer values will be changed by this method.  // TODO - separate method for separate files w/ dir/suffix inputs
	 * 
	 * @param singleWriter - writer to which all modules will be written (must be opened prior to call and closed outside this method)
	 */
	public static void writeUniqueModules(OutputWriterIntf singleWriter) {
		for (String modName: uniqueModules.keySet()) {
			SystemVerilogModule mod = uniqueModules.get(modName);
			//System.out.println("Writing module " + modName);
            mod.setWriter(singleWriter);
            mod.write();
		}
	}
	
	/** write all unique modules to a separate file with module as name.  Note that module writer values will be changed by this method.  // TODO - separate method for separate files w/ dir/suffix inputs
	 * 
	 * @param prefix - file directory prefix (prepended to module name)
	 * @param suffix - file suffix (appended to module name)
	 */

	public static void writeUniqueModules(String prefix, String suffix, String description) {
		for (String modName: uniqueModules.keySet()) {
			SystemVerilogModule mod = uniqueModules.get(modName);
			String fName = prefix + modName + suffix;
			//System.out.println("Writing module " + modName + " to " + fName);
			OutputWriterIntf simpleWriter = new SimpleOutputWriter(fName, description);
            mod.setWriter(simpleWriter);
            mod.write();
            simpleWriter.close();
		}
	}
	
	// ------------------- wire/reg assign methods -----------------------

	/** add a wire assign statement */
	public void addWireAssign(String assignString) {
		wireAssignList.add(assignString);
	}

	/** add a list of wire assign statements */
	public void addWireAssigns(List<String> assignList) {
		wireAssignList.addAll(assignList);		
	}

	/** return the list of wire assigns */
	public List<String> getWireAssignList() {
		return wireAssignList;
	}

	/** add a combinatorial reg assign */
	public void addCombinAssign(String groupName, String assign) {
		registers.getOrCreate(groupName, defaultClkName, false, false).addCombinAssign(assign);  
	}

	/** add a list of combinatorial reg assigns */
	public void addCombinAssign(String groupName, List<String> assignList) {
		registers.getOrCreate(groupName, defaultClkName, false, false).addCombinAssign(assignList);  
	}

	/** add a combinatorial reg assign with specified precedence */
	public void addPrecCombinAssign(String groupName, boolean hiPrecedence, String assign) {
		registers.getOrCreate(groupName, defaultClkName, false, false).addPrecCombinAssign(hiPrecedence, assign);		
	}

	/** add a sequential reg assign */
	public void addRegAssign(String groupName, String clkName, boolean useNegClkEdge, String assign) {
		 registers.getOrCreate(groupName, clkName, useNegClkEdge, true).addRegAssign(assign);
	}
	
	/** add a sequential reg assign using posedge default clock */
	public void addRegAssign(String groupName, String assign) {
		addRegAssign(groupName, defaultClkName, false, assign);
	}

	public SystemVerilogRegisters getRegisters() {
		return registers;
	}

	/** add a reset to this modules reg group */
	public void addReset(String resetName, boolean activeLow) {
		registers.addReset(resetName, activeLow);
	}

	/** add a reset assign to this modules reg group */
	public void addResetAssign(String groupName, String resetName, String clkName, boolean useNegClkEdge, String assign) {
		registers.getOrCreate(groupName, clkName, useNegClkEdge, true).addResetAssign(resetName, assign);
	}

	/** add a reset assign to this modules reg group using posedge default clock */
	public void addResetAssign(String groupName, String resetName, String assign) {
		addResetAssign(groupName, resetName, defaultClkName, false, assign);
	}

	/** add a wire define */
	public void addVectorWire(String name, int idx, Integer width, boolean signed) {
		if (addDefinedSignal(name)) wireDefList.addVector(name, idx, width, signed);	
	}
	
	/** add an unsigned wire define */
	public void addVectorWire(String name, int idx, Integer width) {
		addVectorWire(name, idx, width, false);	
	}

	/** add a scalar wire define */
	public void addScalarWire(String name) {
		if (addDefinedSignal(name)) wireDefList.addScalar(name);	
	}

    /** add a list of signals to the wire def list - unroll the loop for uniqueness check */
	public void addWireDefs(List<SystemVerilogSignal> wireList) {
		for (SystemVerilogSignal sig : wireList) addVectorWire(sig.getName(), sig.getLowIndex(), sig.getSize());
	}
	
	/** return the list of defined wires */
	public SystemVerilogSignalList getWireDefList() {
		return wireDefList;
	}

	/** add a reg define */
	public void addVectorReg(String name, int idx, Integer width, boolean signed) {
		if (addDefinedSignal(name)) regDefList.addVector(name, idx, width, signed);	
	}
	
	/** add an unsigned reg define */
	public void addVectorReg(String name, int idx, Integer width) {
		addVectorReg(name, idx, width, false);	
	}

	/** add a scalar reg define */
	public void addScalarReg(String name) {
		if (addDefinedSignal(name)) regDefList.addScalar(name);	
	}

	public void addRegDefs(SystemVerilogSignalList regList) {
		addRegDefs(regList.getSignalList());		
	}

    /** add a list of signals to the reg def list - unroll the loop for uniqueness check */
	public void addRegDefs(List<SystemVerilogSignal> regList) {
		for (SystemVerilogSignal sig : regList) addVectorReg(sig.getName(), sig.getLowIndex(), sig.getSize());
	}

	/** return the list of defined regs */
	public SystemVerilogSignalList getRegDefList() {
		return regDefList;
	}

	/** add a signal to list and check for uniqueness
	 *  returns true on success                          */
	public boolean addDefinedSignal(String name) {
		if (definedSignals.contains(name)) {
			if (showDuplicateSignalErrors) MsgUtils.errorMessage("Duplicate SystemVerilog signal " + name + " detected (possibly due to a repeated instance name)");
			//if (name.startsWith("leaf_dec")) System.out.println("SystemVerilogModule addDefinedSignal: not adding " + name + " to module " + getName() + " signal list");
		}
		else {
			definedSignals.add(name);
			/* if (name.startsWith("leaf_dec"))*/ //System.out.println("SystemVerilogModule addDefinedSignal: adding " + name + " to module " + getName() + " signal list");
			return true;
		}
		//System.out.println("SystemVerilogModule addDefinedSignal: adding " + name + " to module signal list");
		return false;
	}
	
	/** return true if specified signal name is in the definedSignal set */
	public boolean hasDefinedSignal(String name) {
		return definedSignals.contains(name);
	}
	
	public SystemVerilogCoverGroups getCoverGroups() {
		return coverGroups;
	}

	public void setCoverGroups(SystemVerilogCoverGroups coverGroups) {
		this.coverGroups = coverGroups;
	}

	public void setInhibitCoverageOutput(boolean inhibitCoverageOutput) {
		this.inhibitCoverageOutput = inhibitCoverageOutput;
	}

	/** create a coverpoint and add it to specified covergroup in this module
	 *  @param group - name of covergroup
	 *  @param name - name of new coverpoint
	 *  @param signal - signal to be sampled
	 */
	public void addCoverPoint(String group, String name, String signal, int size, String condition) {
		coverGroups.addCoverPoint(group, name, signal, size, condition);
	}
	// ------------------- parameter classes/methods  -----------------------
	
	// nested parameter class
	public class SystemVerilogParameter {
		private String name;
		private String defaultValue;
		
		private SystemVerilogParameter(String name, String defaultValue) {
			super();
			this.name = name;
			this.defaultValue = defaultValue;
		}
		
		/** return define string for this parameter */
		public String toString() {
			String defaultStr = (defaultValue != null)? " = " + defaultValue : "";
			return "parameter " + name + defaultStr + ";";
		}
		
		/** return the name of this parameter */
		public String getName() {
			return name;
		}
		
		/** return the default of this parameter (null if no default) */
		public String getDefaultValue() {
			return defaultValue;
		}
	}

	/** add a parameter to this module
	 * 
	 * @param name - parameter name
	 * @param defaultValue - default value of this parameter or null if none
	 */
	public void addParameter(String name, String defaultValue) {
		parameterList.add(new SystemVerilogParameter(name, defaultValue));
	}

	public List<SystemVerilogParameter> getParameterList() {
		return parameterList;
	}
	
	/** inherit unique parameters from this module's children */
	public void inheritChildParameters() {
		HashSet<String> uniqueParms = new HashSet<String>(); 
		// add unique child parameters to this module
		for (SystemVerilogInstance inst: instanceList) {
			for (SystemVerilogParameter parm: inst.getMod().getParameterList()) {
				String parmName = parm.getName();
				if (!uniqueParms.contains(parmName) && !inst.hasParameterValue(parmName)) {  // if a unique parameter found and instance isn't setting value, add to parent
					uniqueParms.add(parm.getName());  // save parameter in unique list
					parameterList.add(parm); // add parm to the list
				}
			}
		}
	}

	// ------------------- IO methods  -----------------------

	/** add an IO list to be used by this module and optionally associate it with a remote location encoding
	 * 
	 * @param sigList - list to be added
	 * @param remoteLocation - optional location, if non-null created signals to/from this loc will be added to this list
	 */
	public void useIOList(SystemVerilogIOSignalList sigList, Integer remoteLocation) {
		//System.out.println("SystemVerilogModule useIOList: adding io siglist with size=" + sigList.size());
		ioList.add(sigList);  // only add the defaultIOList once
		if (remoteLocation != null) ioHash.put(remoteLocation, sigList);
	}
	
	/** add the default IO list to active IO used by this module
	 */
	public void useDefaultIOList() {
		//System.out.println("SystemVerilogModule useDefaultIOList: adding default io siglist");
		if (!defaultIOListIsRegistered) ioList.add(defaultIOList);  // only add the defaultIOList once
		defaultIOListIsRegistered = true;
	}
	
	/** get the IO list to be used for signal addition based on specified remote location */
	public SystemVerilogIOSignalList getIOList(int remLoc) {
		SystemVerilogIOSignalList sigList = ioHash.get(remLoc);  // get the siglist
		if (sigList == null) {  // if no list returned from ioHash, use the default for this remote location
			if (showDefaultIOListWarnings) MsgUtils.warnMessage("Using default IO list in module " + getName() + " since no list specified for location " + remLoc);
			useDefaultIOList();
			return defaultIOList;
		}
		return sigList;
	}

	/** return a single combined IO List for the module */
	public SystemVerilogIOSignalList getFullIOSignalList() {
		SystemVerilogIOSignalList retList = new SystemVerilogIOSignalList("full");	
		// add io lists
		for (SystemVerilogIOSignalList list : ioList)
		   retList.addList(list);
		return retList;
	}
	
	/** return inputs for this module (signal sets are included) */ 
	public List<SystemVerilogIOElement> getInputList() {
		SystemVerilogIOSignalList fullList = getFullIOSignalList();	// start with the full list
		return useInterfaces ? fullList.getDescendentIOElementList(null, getInsideLocs(), false) :
			                     fullList.getIOElementList(getOutsideLocs(), getInsideLocs());
	}
	
	/** return inputs for this module (signal sets are not included) */ 
	public List<SystemVerilogIOElement> getOutputList() {
		SystemVerilogIOSignalList fullList = getFullIOSignalList();	// start with the full list
		return useInterfaces ? fullList.getDescendentIOElementList(getInsideLocs(), null, true) : 
                                 fullList.getIOElementList(getInsideLocs(), getOutsideLocs());
	}
	
	/** return inputs for this module */ 
	public List<SystemVerilogIOElement> getInputOutputList() {
		List<SystemVerilogIOElement> retList = new ArrayList<SystemVerilogIOElement>();
		retList.addAll(getInputList());
		retList.addAll(getOutputList());
		return retList;
	}

	/** return a list of non-interface signals in this module matching the from/to constraint
	 * @param from location
	 * @param to location
	 * @return - list of SystemVerilogSignals
	 */
	public List<SystemVerilogSignal> getSignalList(Integer from, Integer to) {
		SystemVerilogIOSignalList fullList = getFullIOSignalList();	// start with the full list
		return fullList.getSignalList(from, to);
	}
	
	/** return a list of strings defining this module's IO (systemverilog format) */ 
	public List<String> getIODefStrList() {
		List<String> outList = new ArrayList<String>();
		List<SystemVerilogIOElement> inputList = getInputList();
		List<SystemVerilogIOElement> outputList = getOutputList();
		Boolean hasOutputs = (outputList.size() > 0);
		outList.add("(");
		// generate input def list
		Iterator<SystemVerilogIOElement> it = inputList.iterator();
		while (it.hasNext()) {
			SystemVerilogIOElement elem = it.next();
			String suffix = (it.hasNext() || hasOutputs) ? "," : " );";
			outList.add("  " + elem.getIODefString(true, "input   ") + suffix);
		}		   	
		// generate output def list
		outList.add("");
		it = outputList.iterator();
		while (it.hasNext()) {
			SystemVerilogIOElement elem = it.next();
			String suffix = (it.hasNext()) ? "," : " );";
			outList.add("  " + elem.getIODefString(true, "output   ") + suffix);
		}		   	
		return outList;
	}
	
	/** return a list of strings listing this module's IO (verilog compatible module IO format) */ 
	public List<String> getLegacyIOStrList() {
		List<String> outList = new ArrayList<String>();
		List<SystemVerilogIOElement> inputList = getInputList();
		List<SystemVerilogIOElement> outputList = getOutputList();
		Boolean hasOutputs = (outputList.size() > 0);
		outList.add("(");
		// generate input sig list
		Iterator<SystemVerilogIOElement> it = inputList.iterator();
		while (it.hasNext()) {
			SystemVerilogIOElement elem = it.next();
			String suffix = (it.hasNext() || hasOutputs) ? "," : " );";
			if (!elem.isSignalSet())  outList.add("  " + elem.getFullName() + suffix);				
		}		   	
		// generate output sig list
		outList.add("");
		it = outputList.iterator();
		while (it.hasNext()) {
			SystemVerilogIOElement elem = it.next();
			String suffix = (it.hasNext()) ? "," : " );";
			if (!elem.isSignalSet())   outList.add("  " + elem.getFullName() + suffix);		
		}		   	
		return outList;
	}
	
	/** return a list of strings defining this module's IO (verilog compatible module IO format) */
	public List<String> getLegacyIODefStrList() {
		List<String> outList = new ArrayList<String>();
		List<SystemVerilogIOElement> inputList = getInputList();
		List<SystemVerilogIOElement> outputList = getOutputList();
		outList.add("  //------- inputs");
		// generate input def list
		Iterator<SystemVerilogIOElement> it = inputList.iterator();
		while (it.hasNext()) {
			SystemVerilogIOElement elem = it.next();
			if (!elem.isSignalSet())   outList.add("  " + elem.getIODefString(true, "input   ") + ";");
		}		   	
		outList.add("");
		// generate output def list
		outList.add("  //------- outputs");
		it = outputList.iterator();
		while (it.hasNext()) {
			SystemVerilogIOElement elem = it.next();
			if (!elem.isSignalSet())   outList.add("  " + elem.getIODefString(true, "output   ") + ";");
		}		   	
		outList.add("");
		return outList;
	}
	
	// simple non-hierarchical IO adds
	
	/** add a new simple scalar IO signal to the specified external location list */
	public void addSimpleScalarTo(int to, String name) {
		this.addSimpleVectorTo(to, name, 0, 1);
	}

	/** add a new simple scalar IO signal from the specified external location list */
	public void addSimpleScalarFrom(int from, String name) {
		this.addSimpleVectorFrom(from, name, 0, 1);
	}

	/** add a new simple vector IO signal to the specified external location list */
	public void addSimpleVectorTo(int to, String name, int lowIndex, int size, boolean signed) {
		SystemVerilogIOSignalList sigList = getIOList(to);  // get the siglist
		if (sigList == null) return;
		sigList.addSimpleVector(getInsideLocs(), to, name, lowIndex, size, signed); 
	}
	
	/** add a new simple unsigned vector IO signal to the specified external location list */
	public void addSimpleVectorTo(int to, String name, int lowIndex, int size) {
		addSimpleVectorTo(to, name, lowIndex, size, false);
	}

	/** add a new simple vector IO signal from the specified external location list */
	public void addSimpleVectorFrom(int from, String name, int lowIndex, int size, boolean signed) {
		SystemVerilogIOSignalList sigList = getIOList(from);  // get IO list
		if (sigList == null) return;
		if (addDefinedSignal(name)) sigList.addSimpleVector(from, getInsideLocs(), name, lowIndex, size, signed); 
	}
	/** add a new simple unsigned vector IO signal from the specified external location list */
	public void addSimpleVectorFrom(int from, String name, int lowIndex, int size) {
		addSimpleVectorFrom(from, name, lowIndex, size, false); 
	}

	/** add a new simple vector IO signal with freeform slice string to the specified external location list */
	public void addSimpleVectorTo(int to, String name, String slice) {
		SystemVerilogIOSignalList sigList = getIOList(to);  // get the siglist
		if (sigList == null) return;
		sigList.addSimpleVector(getInsideLocs(), to, name, slice); 
	}

	/** add a new simple vector IO signal with freeform slice string from the specified external location list */
	public void addSimpleVectorFrom(int from, String name, String slice) {
		SystemVerilogIOSignalList sigList = getIOList(from);  // get IO list
		if (sigList == null) return;
		if (addDefinedSignal(name)) sigList.addSimpleVector(from, getInsideLocs(), name, slice); 
	}

	/** add a new simple vector array (2d) IO signal with freeform slice strings to the specified external location list */
	public void addSimpleVectorArrayTo(int to, String name, String packedSlice, String unpackedSlice) {
		SystemVerilogIOSignalList sigList = getIOList(to);  // get the siglist
		if (sigList == null) return;
		sigList.addSimpleVectorArray(getInsideLocs(), to, name, packedSlice, unpackedSlice); 
	}

	/** add a new simple vector array (2d) IO signal with freeform slice strings from the specified external location list */
	public void addSimpleVectorArrayFrom(int from, String name, String packedSlice, String unpackedSlice) {
		SystemVerilogIOSignalList sigList = getIOList(from);  // get IO list
		if (sigList == null) return;
		if (addDefinedSignal(name)) sigList.addSimpleVectorArray(from, getInsideLocs(), name, packedSlice, unpackedSlice); 
	}

	// hierarchical IO adds
	
	/** add a new scalar IO signal to the specified external location list */
	public void addScalarTo(int to, String prefix, String name) {
		this.addVectorTo(to, prefix, name, 0, 1);
	}

	/** add a new scalar IO signal from the specified external location list */
	public void addScalarFrom(int from, String prefix, String name) {
		this.addVectorFrom(from, prefix, name, 0, 1);
	}
	
	/** add a new vector IO signal to the specified external location list */
	public void addVectorTo(int to, String prefix, String name, int lowIndex, int size) {
		SystemVerilogIOSignalList sigList = getIOList(to);  // get the siglist
		if (sigList == null) return;
		sigList.addVector(getInsideLocs(), to, prefix, name, lowIndex, size);
	}
	
	/** add a new vector IO signal from the specified external location list */
	public void addVectorFrom(int from, String prefix, String name, int lowIndex, int size) {
		SystemVerilogIOSignalList sigList = getIOList(from);  // get the siglist
		if (sigList == null) return;
		sigList.addVector(from, getInsideLocs(), prefix, name, lowIndex, size);
	}
	
	/** push IO hierarchy to active stack in specified list
	 *   @param useFrom - if true the from location will be used to look up signal list to be updated, otherwise to location is used
	 */
	public SystemVerilogIOSignalSet pushIOSignalSet(boolean useFrom, int from, int to, String namePrefix, String name, int reps, boolean isFirstRep, boolean isIntf, boolean isStruct, String extType, String compId) {
		Integer locidx = useFrom? from : to;
		SystemVerilogIOSignalList sigList = getIOList(locidx);  // get the siglist
		if (sigList == null) return null;
		return sigList.pushIOSignalSet(from, to, namePrefix, name,  reps,  isFirstRep,  isIntf, isStruct, extType, compId); 
	}
	
	/** pop IO hierarchy from active stack in specified list */
	public void popIOSignalSet(int loc) {
		SystemVerilogIOSignalList sigList = getIOList(loc);  // get the siglist
		if (sigList == null) return;
		sigList.popIOSignalSet(); 
	}
	
	/** inherit io and internal signals from this module's children.
	 *  IOs are added to the default list and duplicate signals are ignored (assumes flat child IO structure currently) */
	public void inheritAllChildSignals() {
		HashSet<String> uniqueSigs = new HashSet<String>();  // save list of unique sigs/IOs and omit any dups
		for (SystemVerilogInstance inst: instanceList) {
			inheritChildSignals(inst, uniqueSigs, defaultIOList, true);  // use default list and add all child IOs
		}
	}

	/** inherit io and create internal signal defines from a child instance of this module.
	 *  IOs are added to the specified IO list (or default list if null) and duplicate signals in specified uniqueSigs HashSet are ignored (assumes flat child IO structure currently)
	 * 
	 * @param inst - child instance whos IO signals will be added to the current module
	 * @param uniqueSigs - set of signals that will not be added
	 * @param targetIOList - IOlist in current module where new IOs will be added 
	 * @param addChildInputDefines
	 */
	public void inheritChildSignals(SystemVerilogInstance inst, HashSet<String> uniqueSigs, SystemVerilogIOSignalList targetIOList, boolean addChildInputDefines) {
		Integer outsideLocs = this.getOutsideLocs();
		SystemVerilogIOSignalList childIOList = inst.getIOSignalList();  // get remapped IO signals for this child instance
		for (SystemVerilogIOElement elem: childIOList.getIOElementList(null, null)) {  // loop through full list
			if (!elem.isSignalSet()) {  // ignore hierarchical elements
				SystemVerilogIOSignal sig = (SystemVerilogIOSignal) elem;
				boolean isInput = elem.isFrom(outsideLocs);
				boolean isOutput = elem.isTo(outsideLocs);
				String sigName = elem.getName();
				if (!uniqueSigs.contains(sigName)) {  // skip dups
					uniqueSigs.add(sigName);
					// if an IO add it
					if (isInput || isOutput)
						targetIOList.addSimpleVector(sig.getFrom(), sig.getTo(), sigName, sig.getLowIndex(), sig.getSize());  // directly add to list so from/to are retained
					// if not an input add wire defines
					if (!isInput) {
						boolean isChildInput = elem.isFrom(inst.getMod().getOutsideLocs());
						if (addChildInputDefines || !isChildInput) 
							this.addVectorWire(sigName, sig.getLowIndex(), sig.getSize());
					}
				}
			}
		}
	}

	/** return a IOSignalList for specified instance of this module w/ remapped signals */
	public SystemVerilogIOSignalList getInstanceIOSignalList(SystemVerilogInstance inst) {
		SystemVerilogIOSignalList outList = new SystemVerilogIOSignalList("remapped inst list");
		List<SystemVerilogIOElement> childList = this.getInputOutputList();
		if (childList.isEmpty()) return outList;
		Iterator<SystemVerilogIOElement> it = childList.iterator();
		while (it.hasNext()) {
			SystemVerilogIOElement elem = it.next();
			String remappedSignal = inst.getRemappedSignal(elem.getFullName(), elem.getFrom(), elem.getTo());
			// if a simple signal, non-hierarchical signal 
			if (remappedSignal.matches("[a-zA-Z_][a-zA-Z0-9_]+") && !elem.isSignalSet()) {
				SystemVerilogIOSignal sig = (SystemVerilogIOSignal) elem;
				outList.addSimpleVector(sig.getFrom(), sig.getTo(), remappedSignal, sig.getLowIndex(), sig.getSize());
			}
		}		   		    	
		return outList;
	}

	// -------------------
	
    /** add a freeform statement to this module */
	public void addStatement(String stmt) { 
		statements.add(stmt);
	}

	// ------------------- child instance methods/classes  -----------------------

	public SystemVerilogInstance addInstance(SystemVerilogModule mod, String name) {
		return addInstance(mod, name, null);
		//System.out.println("SystemVerilogModule addInstance: adding instance " + name + " of " + mod.getName() + " to " + getName() + ", child #=" + instanceList.size());
	}
	
	public SystemVerilogInstance addInstance(SystemVerilogModule mod, String name, RemapRuleList rules) {
        SystemVerilogInstance newInst = (rules==null)? new SystemVerilogInstance(mod, name) :
        	new SystemVerilogInstance(mod, name, rules);
		// add the instance 
		instanceList.add(newInst);
		// update count by module
		String modName=mod.getName();
		if (!childModuleCounts.containsKey(modName))
			childModuleCounts.put(modName, 1);  // add new module
		else
			childModuleCounts.put(modName, childModuleCounts.get(modName) + 1);  // bump module count
		//System.out.println("SystemVerilogModule addInstance: adding rules instance " + name + " of " + mod.getName() + " to " + getName() + ", child #=" + instanceList.size());
        return newInst;
	}
	
	/** return the number of child modules having specified name */
	public int getChildModuleCount(String modName) {
		if (!childModuleCounts.containsKey(modName)) return 0;
		else return childModuleCounts.get(modName);
	}
	
	/** return true if more than one child modules having specified name */
	public boolean childModuleHasMultipleInstances(String modName) {
		return getChildModuleCount(modName) > 1;
	}
		
	// ------------------- output write methods  -----------------------

	/** write module stmt */
	public  void writeModuleBegin(int indentLevel) {
		writer.writeStmt(indentLevel, "//");
		writer.writeStmt(indentLevel, "//---------- module " + getName());
		writer.writeStmt(indentLevel, "//");
		writer.writeStmt(indentLevel, "module " + getName());		
	}

	/** write module stmt w no io */
	public  void writeNullModuleBegin(int indentLevel) {
		writer.writeStmt(indentLevel, "//");
		writer.writeStmt(indentLevel, "//---------- module " + getName());
		writer.writeStmt(indentLevel, "//");
		writer.writeStmt(indentLevel, "module " + getName() + " ( );");		
	}
	
	/** write module end */
	public  void writeModuleEnd(int indentLevel) {
		writer.writeStmt(indentLevel, "endmodule\n");	
	}

	/** write wire define stmts */
	public  void writeWireDefs(int indentLevel) {
		List<String> defList = wireDefList.getDefNameList();
		if (defList.isEmpty()) return;
		writer.writeStmt(indentLevel, "//------- wire defines");
		Iterator<String> it = defList.iterator();
		while (it.hasNext()) {
			String elem = it.next();
			    if (isLegacyVerilog) writer.writeStmt(indentLevel, "wire  " + elem + ";");  
			    else writer.writeStmt(indentLevel, "logic  " + elem + ";");  
		}		   	
		writer.writeStmt(indentLevel, "");  		
	}

	/** write reg define stmts */
	public  void writeRegDefs(int indentLevel) {
		List<String> defList = regDefList.getDefNameList();
		if (defList.isEmpty()) return;
		writer.writeStmt(indentLevel, "//------- reg defines");
		Iterator<String> it = defList.iterator();
		while (it.hasNext()) {
			String elem = it.next();
			if (isLegacyVerilog) writer.writeStmt(indentLevel, "reg  " + elem + ";");
			else writer.writeStmt(indentLevel, "logic  " + elem + ";");  
		}		   	
		writer.writeStmt(indentLevel, "");  		
	}

	/** write assign stmts  */
	public  void writeWireAssigns(int indentLevel) {
		if (wireAssignList.isEmpty()) return;
		writer.writeStmt(indentLevel, "//------- assigns");
		Iterator<String> it = wireAssignList.iterator();
		while (it.hasNext()) {
			String elem = it.next();
			writer.writeStmt(indentLevel, "assign  " + elem);  
		}		   	
		writer.writeStmt(indentLevel, "");  		
	}
	
	/** write always block assign stmts  */
	public  void writeBlockAssigns(int indentLevel) {
		registers.writeVerilog(indentLevel);  // write always blocks for each group
	}
	
	/** write cover group stmts  */
	public  void writeCoverGroups(int indentLevel) {
		if (!(isLegacyVerilog || inhibitCoverageOutput)) {
			coverGroups.write(indentLevel);  // write for each covergroup
		}
	}
	
	/** write write IO definitions for this module
	 * @param indentLevel
	 * @param showInterfaces - if true include interfaces in output, else output encapsulated logic signals
	 */
	public void writeIOs(int indentLevel) {
		// add the IO list
		if (useInterfaces) writer.writeStmts(indentLevel+1, getIODefStrList());   // sv format
		else writer.writeStmts(0, getLegacyIOStrList()); // legacy vlog io format
		writer.writeStmt(0, "");

		// write IO definitions - legacy form
		if (!useInterfaces) {
			writer.writeStmts(0, getLegacyIODefStrList());  // legacy vlog io format
			writer.writeStmt(0, "");
		}
		
		// add parameter defines if specified
		if (!parameterList.isEmpty()) {
			writer.writeStmt(indentLevel, "//------- parameters");
			for (SystemVerilogParameter parm: parameterList) writer.writeStmt(indentLevel, parm.toString());
			writer.writeStmt(0, "");
		}
	}

	/** write each child instance in this module */
	public void writeChildInstances(int indentLevel) {
		for (SystemVerilogInstance inst : instanceList) {
			//System.out.println("SystemVerilogModule writeChildInstances: inst=" + inst.getName());
			inst.write(indentLevel, writer);
		}		
	}
	
	/** write any free form statements */
	public void writeStatements(int indentLevel) {
		for (String stmt : statements) writer.writeStmt(indentLevel, stmt);
		writer.writeStmt(indentLevel, "");	
	}

	/** write this module */
	public void write() {
		// start the module
		int indentLevel = 0;
		writeModuleBegin(indentLevel);
		indentLevel++;
		
		// write internal structures
		writeModuleInternals(indentLevel);

		indentLevel--;
		writeModuleEnd(indentLevel);
	}

	/** write module internal structures */
	protected void writeModuleInternals(int indentLevel) {
		
		// write inputs, outputs
		writeIOs(indentLevel);
		
		// write wire define stmts
		writeWireDefs(indentLevel);
		
		// write ff define stmts
		writeRegDefs(indentLevel);
		
		// write free form statements
		writeStatements(indentLevel);
		
		// write assign stmts
		writeWireAssigns(indentLevel);  
		
		// write block assign stmts
		writeBlockAssigns(indentLevel);  
		
		// write the child instances
		writeChildInstances(indentLevel);
		
		// write the coverage groups
		writeCoverGroups(indentLevel);
	}
	
    public static void main(String[] args) throws Exception {
		String outFile = "/Users/snellenbach/Documents/jrdl_work/foo.v";
		OutputWriterIntf writer = new SimpleOutputWriter(outFile, "foo");  // override writers
		SystemVerilogModule mod = new SystemVerilogModule(writer, SystemVerilogLocationMap.getInternalId(), "clk", "reset", false);
		SystemVerilogModule.setLegacyVerilog(true);  // TODO fix module syntax when no IO defined
        int defaultOutputLoc = SystemVerilogLocationMap.getExternalId();
        mod.addParameter("WIDTH", "8");
        mod.addParameter("LENGTH", "16");
        mod.addSimpleScalarFrom(defaultOutputLoc, "clk");
        mod.addSimpleScalarFrom(defaultOutputLoc, "reset");
        mod.addSimpleVectorFrom(defaultOutputLoc, "in1", 0, 10);
        mod.addSimpleVectorTo(defaultOutputLoc, "out1", 0, 10); // TODO also warn if a list is redefined
        mod.addSimpleVectorFrom(defaultOutputLoc, "in2", "LENGTH-1:0"); 
        mod.addSimpleVectorTo(defaultOutputLoc, "out2", "LENGTH-1:0"); 
        //mod.addSimpleVectorArrayFrom(defaultOutputLoc, "arrin1", "WIDTH-1:0", "0:20");
        //mod.addSimpleVectorArrayTo(defaultOutputLoc, "arrout1", "WIDTH-1:0", "0:20");
        //mod.addSimpleVectorArrayFrom(defaultOutputLoc, "arrin1", "WIDTH-1:0", "LENGTH-1:0");
        //mod.addSimpleVectorArrayTo(defaultOutputLoc, "arrout1", "WIDTH-1:0", "LENGTH-1:0");
        mod.addSimpleVectorTo(defaultOutputLoc, "data1", 0, 8, true);
        mod.addSimpleVectorFrom(defaultOutputLoc, "TEMP", 0, 8, true);
        mod.addVectorReg("data2", 0, 8, true);
        mod.addVectorWire("data3", 0, 8, true);
        mod.write();
        writer.close();
    }

}
