
Final_ARM_proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f000  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000034f0  0801f1d0  0801f1d0  000201d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080226c0  080226c0  000241cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080226c0  080226c0  000236c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080226c8  080226c8  000241cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080226c8  080226c8  000236c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080226cc  080226cc  000236cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  080226d0  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000008c  0802275c  0002408c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  2000012c  080227fc  0002412c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00027ad0  200001cc  0802289c  000241cc  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20027c9c  0802289c  00024c9c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000241cc  2**0
                  CONTENTS, READONLY
 14 .debug_info   000434b2  00000000  00000000  000241fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00009df6  00000000  00000000  000676ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000031a8  00000000  00000000  000714a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000271d  00000000  00000000  00074650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000170a8  00000000  00000000  00076d6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004e765  00000000  00000000  0008de15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001277d5  00000000  00000000  000dc57a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00203d4f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000d830  00000000  00000000  00203d94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005a  00000000  00000000  002115c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001cc 	.word	0x200001cc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0801f1b8 	.word	0x0801f1b8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d0 	.word	0x200001d0
 800020c:	0801f1b8 	.word	0x0801f1b8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e0:	f002 f835 	bl	800264e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e4:	f000 f8d2 	bl	800078c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e8:	f000 fc14 	bl	8000e14 <MX_GPIO_Init>
  MX_DMA_Init();
 80005ec:	f000 fbc0 	bl	8000d70 <MX_DMA_Init>
  MX_I2C1_Init();
 80005f0:	f000 f9d2 	bl	8000998 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80005f4:	f000 fb5e 	bl	8000cb4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005f8:	f000 fb8c 	bl	8000d14 <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 80005fc:	f000 fb2a 	bl	8000c54 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8000600:	f000 f97e 	bl	8000900 <MX_CRC_Init>
  MX_I2C4_Init();
 8000604:	f000 fa08 	bl	8000a18 <MX_I2C4_Init>
  MX_SPI1_Init();
 8000608:	f000 fa46 	bl	8000a98 <MX_SPI1_Init>
  MX_SPI2_Init();
 800060c:	f000 fa82 	bl	8000b14 <MX_SPI2_Init>
  MX_ADC1_Init();
 8000610:	f000 f924 	bl	800085c <MX_ADC1_Init>
  MX_DAC_Init();
 8000614:	f000 f996 	bl	8000944 <MX_DAC_Init>
  MX_TIM7_Init();
 8000618:	f000 fab6 	bl	8000b88 <MX_TIM7_Init>
  MX_UART4_Init();
 800061c:	f000 faea 	bl	8000bf4 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000620:	f00e f98a 	bl	800e938 <osKernelInitialize>

  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of UartRx */
  UartRxHandle = osSemaphoreNew(1, 0, &UartRx_attributes);
 8000624:	4a39      	ldr	r2, [pc, #228]	@ (800070c <main+0x130>)
 8000626:	2100      	movs	r1, #0
 8000628:	2001      	movs	r0, #1
 800062a:	f00e fc33 	bl	800ee94 <osSemaphoreNew>
 800062e:	4603      	mov	r3, r0
 8000630:	4a37      	ldr	r2, [pc, #220]	@ (8000710 <main+0x134>)
 8000632:	6013      	str	r3, [r2, #0]

  /* creation of UartTx */
  UartTxHandle = osSemaphoreNew(1, 0, &UartTx_attributes);
 8000634:	4a37      	ldr	r2, [pc, #220]	@ (8000714 <main+0x138>)
 8000636:	2100      	movs	r1, #0
 8000638:	2001      	movs	r0, #1
 800063a:	f00e fc2b 	bl	800ee94 <osSemaphoreNew>
 800063e:	4603      	mov	r3, r0
 8000640:	4a35      	ldr	r2, [pc, #212]	@ (8000718 <main+0x13c>)
 8000642:	6013      	str	r3, [r2, #0]

  /* creation of I2cRx */
  I2cRxHandle = osSemaphoreNew(1, 0, &I2cRx_attributes);
 8000644:	4a35      	ldr	r2, [pc, #212]	@ (800071c <main+0x140>)
 8000646:	2100      	movs	r1, #0
 8000648:	2001      	movs	r0, #1
 800064a:	f00e fc23 	bl	800ee94 <osSemaphoreNew>
 800064e:	4603      	mov	r3, r0
 8000650:	4a33      	ldr	r2, [pc, #204]	@ (8000720 <main+0x144>)
 8000652:	6013      	str	r3, [r2, #0]

  /* creation of I2cTx */
  I2cTxHandle = osSemaphoreNew(1, 0, &I2cTx_attributes);
 8000654:	4a33      	ldr	r2, [pc, #204]	@ (8000724 <main+0x148>)
 8000656:	2100      	movs	r1, #0
 8000658:	2001      	movs	r0, #1
 800065a:	f00e fc1b 	bl	800ee94 <osSemaphoreNew>
 800065e:	4603      	mov	r3, r0
 8000660:	4a31      	ldr	r2, [pc, #196]	@ (8000728 <main+0x14c>)
 8000662:	6013      	str	r3, [r2, #0]

  /* creation of SpiRx */
  SpiRxHandle = osSemaphoreNew(1, 0, &SpiRx_attributes);
 8000664:	4a31      	ldr	r2, [pc, #196]	@ (800072c <main+0x150>)
 8000666:	2100      	movs	r1, #0
 8000668:	2001      	movs	r0, #1
 800066a:	f00e fc13 	bl	800ee94 <osSemaphoreNew>
 800066e:	4603      	mov	r3, r0
 8000670:	4a2f      	ldr	r2, [pc, #188]	@ (8000730 <main+0x154>)
 8000672:	6013      	str	r3, [r2, #0]

  /* creation of AdcSem */
  AdcSemHandle = osSemaphoreNew(1, 0, &AdcSem_attributes);
 8000674:	4a2f      	ldr	r2, [pc, #188]	@ (8000734 <main+0x158>)
 8000676:	2100      	movs	r1, #0
 8000678:	2001      	movs	r0, #1
 800067a:	f00e fc0b 	bl	800ee94 <osSemaphoreNew>
 800067e:	4603      	mov	r3, r0
 8000680:	4a2d      	ldr	r2, [pc, #180]	@ (8000738 <main+0x15c>)
 8000682:	6013      	str	r3, [r2, #0]

  /* creation of TimSem */
  TimSemHandle = osSemaphoreNew(1, 0, &TimSem_attributes);
 8000684:	4a2d      	ldr	r2, [pc, #180]	@ (800073c <main+0x160>)
 8000686:	2100      	movs	r1, #0
 8000688:	2001      	movs	r0, #1
 800068a:	f00e fc03 	bl	800ee94 <osSemaphoreNew>
 800068e:	4603      	mov	r3, r0
 8000690:	4a2b      	ldr	r2, [pc, #172]	@ (8000740 <main+0x164>)
 8000692:	6013      	str	r3, [r2, #0]

  /* creation of SpiTx */
  SpiTxHandle = osSemaphoreNew(1, 0, &SpiTx_attributes);
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <main+0x168>)
 8000696:	2100      	movs	r1, #0
 8000698:	2001      	movs	r0, #1
 800069a:	f00e fbfb 	bl	800ee94 <osSemaphoreNew>
 800069e:	4603      	mov	r3, r0
 80006a0:	4a29      	ldr	r2, [pc, #164]	@ (8000748 <main+0x16c>)
 80006a2:	6013      	str	r3, [r2, #0]

  /* creation of SpiSlaveRx */
  SpiSlaveRxHandle = osSemaphoreNew(1, 0, &SpiSlaveRx_attributes);
 80006a4:	4a29      	ldr	r2, [pc, #164]	@ (800074c <main+0x170>)
 80006a6:	2100      	movs	r1, #0
 80006a8:	2001      	movs	r0, #1
 80006aa:	f00e fbf3 	bl	800ee94 <osSemaphoreNew>
 80006ae:	4603      	mov	r3, r0
 80006b0:	4a27      	ldr	r2, [pc, #156]	@ (8000750 <main+0x174>)
 80006b2:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of testsQ */
  testsQHandle = osMessageQueueNew (16, 4, &testsQ_attributes);
 80006b4:	4a27      	ldr	r2, [pc, #156]	@ (8000754 <main+0x178>)
 80006b6:	2104      	movs	r1, #4
 80006b8:	2010      	movs	r0, #16
 80006ba:	f00e fd45 	bl	800f148 <osMessageQueueNew>
 80006be:	4603      	mov	r3, r0
 80006c0:	4a25      	ldr	r2, [pc, #148]	@ (8000758 <main+0x17c>)
 80006c2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(lwip_initiation, NULL, &defaultTask_attributes);
 80006c4:	4a25      	ldr	r2, [pc, #148]	@ (800075c <main+0x180>)
 80006c6:	2100      	movs	r1, #0
 80006c8:	4825      	ldr	r0, [pc, #148]	@ (8000760 <main+0x184>)
 80006ca:	f00e f9c7 	bl	800ea5c <osThreadNew>
 80006ce:	4603      	mov	r3, r0
 80006d0:	4a24      	ldr	r2, [pc, #144]	@ (8000764 <main+0x188>)
 80006d2:	6013      	str	r3, [r2, #0]

  /* creation of blink_task */
  blink_taskHandle = osThreadNew(blinking_blue, NULL, &blink_task_attributes);
 80006d4:	4a24      	ldr	r2, [pc, #144]	@ (8000768 <main+0x18c>)
 80006d6:	2100      	movs	r1, #0
 80006d8:	4824      	ldr	r0, [pc, #144]	@ (800076c <main+0x190>)
 80006da:	f00e f9bf 	bl	800ea5c <osThreadNew>
 80006de:	4603      	mov	r3, r0
 80006e0:	4a23      	ldr	r2, [pc, #140]	@ (8000770 <main+0x194>)
 80006e2:	6013      	str	r3, [r2, #0]

  /* creation of udp_task */
  udp_taskHandle = osThreadNew(udp_function, NULL, &udp_task_attributes);
 80006e4:	4a23      	ldr	r2, [pc, #140]	@ (8000774 <main+0x198>)
 80006e6:	2100      	movs	r1, #0
 80006e8:	4823      	ldr	r0, [pc, #140]	@ (8000778 <main+0x19c>)
 80006ea:	f00e f9b7 	bl	800ea5c <osThreadNew>
 80006ee:	4603      	mov	r3, r0
 80006f0:	4a22      	ldr	r2, [pc, #136]	@ (800077c <main+0x1a0>)
 80006f2:	6013      	str	r3, [r2, #0]

  /* creation of performing_task */
  performing_taskHandle = osThreadNew(perform_tests, NULL, &performing_task_attributes);
 80006f4:	4a22      	ldr	r2, [pc, #136]	@ (8000780 <main+0x1a4>)
 80006f6:	2100      	movs	r1, #0
 80006f8:	4822      	ldr	r0, [pc, #136]	@ (8000784 <main+0x1a8>)
 80006fa:	f00e f9af 	bl	800ea5c <osThreadNew>
 80006fe:	4603      	mov	r3, r0
 8000700:	4a21      	ldr	r2, [pc, #132]	@ (8000788 <main+0x1ac>)
 8000702:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000704:	f00e f94c 	bl	800e9a0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000708:	bf00      	nop
 800070a:	e7fd      	b.n	8000708 <main+0x12c>
 800070c:	08022404 	.word	0x08022404
 8000710:	20000cf0 	.word	0x20000cf0
 8000714:	08022414 	.word	0x08022414
 8000718:	20000cf4 	.word	0x20000cf4
 800071c:	08022424 	.word	0x08022424
 8000720:	20000cf8 	.word	0x20000cf8
 8000724:	08022434 	.word	0x08022434
 8000728:	20000cfc 	.word	0x20000cfc
 800072c:	08022444 	.word	0x08022444
 8000730:	20000d00 	.word	0x20000d00
 8000734:	08022454 	.word	0x08022454
 8000738:	20000d04 	.word	0x20000d04
 800073c:	08022464 	.word	0x08022464
 8000740:	20000d08 	.word	0x20000d08
 8000744:	08022474 	.word	0x08022474
 8000748:	20000d0c 	.word	0x20000d0c
 800074c:	08022484 	.word	0x08022484
 8000750:	20000d10 	.word	0x20000d10
 8000754:	080223ec 	.word	0x080223ec
 8000758:	20000cec 	.word	0x20000cec
 800075c:	0802235c 	.word	0x0802235c
 8000760:	08001191 	.word	0x08001191
 8000764:	20000cdc 	.word	0x20000cdc
 8000768:	08022380 	.word	0x08022380
 800076c:	080011a5 	.word	0x080011a5
 8000770:	20000ce0 	.word	0x20000ce0
 8000774:	080223a4 	.word	0x080223a4
 8000778:	080011e9 	.word	0x080011e9
 800077c:	20000ce4 	.word	0x20000ce4
 8000780:	080223c8 	.word	0x080223c8
 8000784:	080011fd 	.word	0x080011fd
 8000788:	20000ce8 	.word	0x20000ce8

0800078c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b094      	sub	sp, #80	@ 0x50
 8000790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000792:	f107 0320 	add.w	r3, r7, #32
 8000796:	2230      	movs	r2, #48	@ 0x30
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f01d fea0 	bl	801e4e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a0:	f107 030c 	add.w	r3, r7, #12
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]
 80007aa:	609a      	str	r2, [r3, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007b0:	f007 fd56 	bl	8008260 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b4:	4b27      	ldr	r3, [pc, #156]	@ (8000854 <SystemClock_Config+0xc8>)
 80007b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b8:	4a26      	ldr	r2, [pc, #152]	@ (8000854 <SystemClock_Config+0xc8>)
 80007ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007be:	6413      	str	r3, [r2, #64]	@ 0x40
 80007c0:	4b24      	ldr	r3, [pc, #144]	@ (8000854 <SystemClock_Config+0xc8>)
 80007c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007c8:	60bb      	str	r3, [r7, #8]
 80007ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007cc:	4b22      	ldr	r3, [pc, #136]	@ (8000858 <SystemClock_Config+0xcc>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007d4:	4a20      	ldr	r2, [pc, #128]	@ (8000858 <SystemClock_Config+0xcc>)
 80007d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007da:	6013      	str	r3, [r2, #0]
 80007dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000858 <SystemClock_Config+0xcc>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007e8:	2301      	movs	r3, #1
 80007ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007ec:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007f2:	2302      	movs	r3, #2
 80007f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007f6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007fc:	2304      	movs	r3, #4
 80007fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000800:	2348      	movs	r3, #72	@ 0x48
 8000802:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000804:	2302      	movs	r3, #2
 8000806:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000808:	2303      	movs	r3, #3
 800080a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080c:	f107 0320 	add.w	r3, r7, #32
 8000810:	4618      	mov	r0, r3
 8000812:	f007 fd35 	bl	8008280 <HAL_RCC_OscConfig>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800081c:	f000 fdae 	bl	800137c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000820:	230f      	movs	r3, #15
 8000822:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000824:	2302      	movs	r3, #2
 8000826:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800082c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000830:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000832:	2300      	movs	r3, #0
 8000834:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000836:	f107 030c 	add.w	r3, r7, #12
 800083a:	2102      	movs	r1, #2
 800083c:	4618      	mov	r0, r3
 800083e:	f007 ffc3 	bl	80087c8 <HAL_RCC_ClockConfig>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000848:	f000 fd98 	bl	800137c <Error_Handler>
  }
}
 800084c:	bf00      	nop
 800084e:	3750      	adds	r7, #80	@ 0x50
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	40023800 	.word	0x40023800
 8000858:	40007000 	.word	0x40007000

0800085c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000862:	463b      	mov	r3, r7
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]
 800086c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800086e:	4b21      	ldr	r3, [pc, #132]	@ (80008f4 <MX_ADC1_Init+0x98>)
 8000870:	4a21      	ldr	r2, [pc, #132]	@ (80008f8 <MX_ADC1_Init+0x9c>)
 8000872:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000874:	4b1f      	ldr	r3, [pc, #124]	@ (80008f4 <MX_ADC1_Init+0x98>)
 8000876:	2200      	movs	r2, #0
 8000878:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 800087a:	4b1e      	ldr	r3, [pc, #120]	@ (80008f4 <MX_ADC1_Init+0x98>)
 800087c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000880:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000882:	4b1c      	ldr	r3, [pc, #112]	@ (80008f4 <MX_ADC1_Init+0x98>)
 8000884:	2201      	movs	r2, #1
 8000886:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000888:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <MX_ADC1_Init+0x98>)
 800088a:	2200      	movs	r2, #0
 800088c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800088e:	4b19      	ldr	r3, [pc, #100]	@ (80008f4 <MX_ADC1_Init+0x98>)
 8000890:	2200      	movs	r2, #0
 8000892:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000896:	4b17      	ldr	r3, [pc, #92]	@ (80008f4 <MX_ADC1_Init+0x98>)
 8000898:	2200      	movs	r2, #0
 800089a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800089c:	4b15      	ldr	r3, [pc, #84]	@ (80008f4 <MX_ADC1_Init+0x98>)
 800089e:	4a17      	ldr	r2, [pc, #92]	@ (80008fc <MX_ADC1_Init+0xa0>)
 80008a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008a2:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <MX_ADC1_Init+0x98>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80008a8:	4b12      	ldr	r3, [pc, #72]	@ (80008f4 <MX_ADC1_Init+0x98>)
 80008aa:	2201      	movs	r2, #1
 80008ac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80008ae:	4b11      	ldr	r3, [pc, #68]	@ (80008f4 <MX_ADC1_Init+0x98>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008b6:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <MX_ADC1_Init+0x98>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008bc:	480d      	ldr	r0, [pc, #52]	@ (80008f4 <MX_ADC1_Init+0x98>)
 80008be:	f001 ff17 	bl	80026f0 <HAL_ADC_Init>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80008c8:	f000 fd58 	bl	800137c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80008cc:	230a      	movs	r3, #10
 80008ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008d0:	2301      	movs	r3, #1
 80008d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80008d4:	2300      	movs	r3, #0
 80008d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008d8:	463b      	mov	r3, r7
 80008da:	4619      	mov	r1, r3
 80008dc:	4805      	ldr	r0, [pc, #20]	@ (80008f4 <MX_ADC1_Init+0x98>)
 80008de:	f002 f989 	bl	8002bf4 <HAL_ADC_ConfigChannel>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80008e8:	f000 fd48 	bl	800137c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008ec:	bf00      	nop
 80008ee:	3710      	adds	r7, #16
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	200001e8 	.word	0x200001e8
 80008f8:	40012000 	.word	0x40012000
 80008fc:	0f000001 	.word	0x0f000001

08000900 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000904:	4b0d      	ldr	r3, [pc, #52]	@ (800093c <MX_CRC_Init+0x3c>)
 8000906:	4a0e      	ldr	r2, [pc, #56]	@ (8000940 <MX_CRC_Init+0x40>)
 8000908:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800090a:	4b0c      	ldr	r3, [pc, #48]	@ (800093c <MX_CRC_Init+0x3c>)
 800090c:	2200      	movs	r2, #0
 800090e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000910:	4b0a      	ldr	r3, [pc, #40]	@ (800093c <MX_CRC_Init+0x3c>)
 8000912:	2200      	movs	r2, #0
 8000914:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000916:	4b09      	ldr	r3, [pc, #36]	@ (800093c <MX_CRC_Init+0x3c>)
 8000918:	2200      	movs	r2, #0
 800091a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800091c:	4b07      	ldr	r3, [pc, #28]	@ (800093c <MX_CRC_Init+0x3c>)
 800091e:	2200      	movs	r2, #0
 8000920:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000922:	4b06      	ldr	r3, [pc, #24]	@ (800093c <MX_CRC_Init+0x3c>)
 8000924:	2201      	movs	r2, #1
 8000926:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000928:	4804      	ldr	r0, [pc, #16]	@ (800093c <MX_CRC_Init+0x3c>)
 800092a:	f002 fcd5 	bl	80032d8 <HAL_CRC_Init>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000934:	f000 fd22 	bl	800137c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20000230 	.word	0x20000230
 8000940:	40023000 	.word	0x40023000

08000944 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800094a:	463b      	mov	r3, r7
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000952:	4b0f      	ldr	r3, [pc, #60]	@ (8000990 <MX_DAC_Init+0x4c>)
 8000954:	4a0f      	ldr	r2, [pc, #60]	@ (8000994 <MX_DAC_Init+0x50>)
 8000956:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000958:	480d      	ldr	r0, [pc, #52]	@ (8000990 <MX_DAC_Init+0x4c>)
 800095a:	f002 fec7 	bl	80036ec <HAL_DAC_Init>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000964:	f000 fd0a 	bl	800137c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000968:	2300      	movs	r3, #0
 800096a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800096c:	2300      	movs	r3, #0
 800096e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000970:	463b      	mov	r3, r7
 8000972:	2200      	movs	r2, #0
 8000974:	4619      	mov	r1, r3
 8000976:	4806      	ldr	r0, [pc, #24]	@ (8000990 <MX_DAC_Init+0x4c>)
 8000978:	f002 ffbb 	bl	80038f2 <HAL_DAC_ConfigChannel>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000982:	f000 fcfb 	bl	800137c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000986:	bf00      	nop
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	20000254 	.word	0x20000254
 8000994:	40007400 	.word	0x40007400

08000998 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800099c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a0c <MX_I2C1_Init+0x74>)
 800099e:	4a1c      	ldr	r2, [pc, #112]	@ (8000a10 <MX_I2C1_Init+0x78>)
 80009a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 80009a2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009a4:	4a1b      	ldr	r2, [pc, #108]	@ (8000a14 <MX_I2C1_Init+0x7c>)
 80009a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 240;
 80009a8:	4b18      	ldr	r3, [pc, #96]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009aa:	22f0      	movs	r2, #240	@ 0xf0
 80009ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009ae:	4b17      	ldr	r3, [pc, #92]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009b0:	2201      	movs	r2, #1
 80009b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009b4:	4b15      	ldr	r3, [pc, #84]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80009ba:	4b14      	ldr	r3, [pc, #80]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009bc:	2200      	movs	r2, #0
 80009be:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009c0:	4b12      	ldr	r3, [pc, #72]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009c6:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009cc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009d2:	480e      	ldr	r0, [pc, #56]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009d4:	f005 f9f8 	bl	8005dc8 <HAL_I2C_Init>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80009de:	f000 fccd 	bl	800137c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009e2:	2100      	movs	r1, #0
 80009e4:	4809      	ldr	r0, [pc, #36]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009e6:	f007 fa69 	bl	8007ebc <HAL_I2CEx_ConfigAnalogFilter>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80009f0:	f000 fcc4 	bl	800137c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009f4:	2100      	movs	r1, #0
 80009f6:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <MX_I2C1_Init+0x74>)
 80009f8:	f007 faab 	bl	8007f52 <HAL_I2CEx_ConfigDigitalFilter>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a02:	f000 fcbb 	bl	800137c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000268 	.word	0x20000268
 8000a10:	40005400 	.word	0x40005400
 8000a14:	00808cd2 	.word	0x00808cd2

08000a18 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a1e:	4a1c      	ldr	r2, [pc, #112]	@ (8000a90 <MX_I2C4_Init+0x78>)
 8000a20:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00808CD2;
 8000a22:	4b1a      	ldr	r3, [pc, #104]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a24:	4a1b      	ldr	r2, [pc, #108]	@ (8000a94 <MX_I2C4_Init+0x7c>)
 8000a26:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000a28:	4b18      	ldr	r3, [pc, #96]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a2e:	4b17      	ldr	r3, [pc, #92]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a34:	4b15      	ldr	r3, [pc, #84]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000a3a:	4b14      	ldr	r3, [pc, #80]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a40:	4b12      	ldr	r3, [pc, #72]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a46:	4b11      	ldr	r3, [pc, #68]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000a52:	480e      	ldr	r0, [pc, #56]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a54:	f005 f9b8 	bl	8005dc8 <HAL_I2C_Init>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000a5e:	f000 fc8d 	bl	800137c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a62:	2100      	movs	r1, #0
 8000a64:	4809      	ldr	r0, [pc, #36]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a66:	f007 fa29 	bl	8007ebc <HAL_I2CEx_ConfigAnalogFilter>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000a70:	f000 fc84 	bl	800137c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000a74:	2100      	movs	r1, #0
 8000a76:	4805      	ldr	r0, [pc, #20]	@ (8000a8c <MX_I2C4_Init+0x74>)
 8000a78:	f007 fa6b 	bl	8007f52 <HAL_I2CEx_ConfigDigitalFilter>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000a82:	f000 fc7b 	bl	800137c <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	200002bc 	.word	0x200002bc
 8000a90:	40006000 	.word	0x40006000
 8000a94:	00808cd2 	.word	0x00808cd2

08000a98 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000a9e:	4a1c      	ldr	r2, [pc, #112]	@ (8000b10 <MX_SPI1_Init+0x78>)
 8000aa0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000aa4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000aa8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000aaa:	4b18      	ldr	r3, [pc, #96]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ab0:	4b16      	ldr	r3, [pc, #88]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ab2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000ab6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ab8:	4b14      	ldr	r3, [pc, #80]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000abe:	4b13      	ldr	r3, [pc, #76]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ac4:	4b11      	ldr	r3, [pc, #68]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ac6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000aca:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000acc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 8000ade:	4b0b      	ldr	r3, [pc, #44]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ae0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ae4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000ae6:	4b09      	ldr	r3, [pc, #36]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000ae8:	2207      	movs	r2, #7
 8000aea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000aec:	4b07      	ldr	r3, [pc, #28]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000af2:	4b06      	ldr	r3, [pc, #24]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000af4:	2208      	movs	r2, #8
 8000af6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000af8:	4804      	ldr	r0, [pc, #16]	@ (8000b0c <MX_SPI1_Init+0x74>)
 8000afa:	f008 fcad 	bl	8009458 <HAL_SPI_Init>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8000b04:	f000 fc3a 	bl	800137c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b08:	bf00      	nop
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	200003d0 	.word	0x200003d0
 8000b10:	40013000 	.word	0x40013000

08000b14 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000b18:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b1a:	4a1a      	ldr	r2, [pc, #104]	@ (8000b84 <MX_SPI2_Init+0x70>)
 8000b1c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8000b1e:	4b18      	ldr	r3, [pc, #96]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b24:	4b16      	ldr	r3, [pc, #88]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b2a:	4b15      	ldr	r3, [pc, #84]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b2c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000b30:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b32:	4b13      	ldr	r3, [pc, #76]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b38:	4b11      	ldr	r3, [pc, #68]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b3e:	4b10      	ldr	r3, [pc, #64]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b44:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b46:	4b0e      	ldr	r3, [pc, #56]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 8000b52:	4b0b      	ldr	r3, [pc, #44]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b54:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b58:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000b5a:	4b09      	ldr	r3, [pc, #36]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b5c:	2207      	movs	r2, #7
 8000b5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b60:	4b07      	ldr	r3, [pc, #28]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000b66:	4b06      	ldr	r3, [pc, #24]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b6c:	4804      	ldr	r0, [pc, #16]	@ (8000b80 <MX_SPI2_Init+0x6c>)
 8000b6e:	f008 fc73 	bl	8009458 <HAL_SPI_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_SPI2_Init+0x68>
  {
    Error_Handler();
 8000b78:	f000 fc00 	bl	800137c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000434 	.word	0x20000434
 8000b84:	40003800 	.word	0x40003800

08000b88 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b8e:	1d3b      	adds	r3, r7, #4
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000b98:	4b14      	ldr	r3, [pc, #80]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000b9a:	4a15      	ldr	r2, [pc, #84]	@ (8000bf0 <MX_TIM7_Init+0x68>)
 8000b9c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 48000 - 1;
 8000b9e:	4b13      	ldr	r3, [pc, #76]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000ba0:	f64b 327f 	movw	r2, #47999	@ 0xbb7f
 8000ba4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ba6:	4b11      	ldr	r3, [pc, #68]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100 - 1;
 8000bac:	4b0f      	ldr	r3, [pc, #60]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000bae:	2263      	movs	r2, #99	@ 0x63
 8000bb0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000bb8:	480c      	ldr	r0, [pc, #48]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000bba:	f00a fa29 	bl	800b010 <HAL_TIM_Base_Init>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000bc4:	f000 fbda 	bl	800137c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000bd0:	1d3b      	adds	r3, r7, #4
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4805      	ldr	r0, [pc, #20]	@ (8000bec <MX_TIM7_Init+0x64>)
 8000bd6:	f00a fcf1 	bl	800b5bc <HAL_TIMEx_MasterConfigSynchronization>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000be0:	f000 fbcc 	bl	800137c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000be4:	bf00      	nop
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	20000558 	.word	0x20000558
 8000bf0:	40001400 	.word	0x40001400

08000bf4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000bf8:	4b14      	ldr	r3, [pc, #80]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000bfa:	4a15      	ldr	r2, [pc, #84]	@ (8000c50 <MX_UART4_Init+0x5c>)
 8000bfc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000bfe:	4b13      	ldr	r3, [pc, #76]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c04:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000c06:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000c12:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000c18:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c1a:	220c      	movs	r2, #12
 8000c1c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c24:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c2a:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c30:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000c36:	4805      	ldr	r0, [pc, #20]	@ (8000c4c <MX_UART4_Init+0x58>)
 8000c38:	f00a fd6c 	bl	800b714 <HAL_UART_Init>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8000c42:	f000 fb9b 	bl	800137c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	200005a4 	.word	0x200005a4
 8000c50:	40004c00 	.word	0x40004c00

08000c54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c58:	4b14      	ldr	r3, [pc, #80]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c5a:	4a15      	ldr	r2, [pc, #84]	@ (8000cb0 <MX_USART2_UART_Init+0x5c>)
 8000c5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c5e:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c66:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c72:	4b0e      	ldr	r3, [pc, #56]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c78:	4b0c      	ldr	r3, [pc, #48]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c84:	4b09      	ldr	r3, [pc, #36]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c8a:	4b08      	ldr	r3, [pc, #32]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c90:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c96:	4805      	ldr	r0, [pc, #20]	@ (8000cac <MX_USART2_UART_Init+0x58>)
 8000c98:	f00a fd3c 	bl	800b714 <HAL_UART_Init>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ca2:	f000 fb6b 	bl	800137c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ca6:	bf00      	nop
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	2000062c 	.word	0x2000062c
 8000cb0:	40004400 	.word	0x40004400

08000cb4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000cb8:	4b14      	ldr	r3, [pc, #80]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cba:	4a15      	ldr	r2, [pc, #84]	@ (8000d10 <MX_USART3_UART_Init+0x5c>)
 8000cbc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000cbe:	4b13      	ldr	r3, [pc, #76]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cc4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cc6:	4b11      	ldr	r3, [pc, #68]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cda:	220c      	movs	r2, #12
 8000cdc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cde:	4b0b      	ldr	r3, [pc, #44]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ce4:	4b09      	ldr	r3, [pc, #36]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cea:	4b08      	ldr	r3, [pc, #32]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cf0:	4b06      	ldr	r3, [pc, #24]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cf6:	4805      	ldr	r0, [pc, #20]	@ (8000d0c <MX_USART3_UART_Init+0x58>)
 8000cf8:	f00a fd0c 	bl	800b714 <HAL_UART_Init>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000d02:	f000 fb3b 	bl	800137c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	200006b4 	.word	0x200006b4
 8000d10:	40004800 	.word	0x40004800

08000d14 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000d18:	4b14      	ldr	r3, [pc, #80]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d1a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000d1e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000d20:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d22:	2206      	movs	r2, #6
 8000d24:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000d26:	4b11      	ldr	r3, [pc, #68]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d28:	2202      	movs	r2, #2
 8000d2a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000d32:	4b0e      	ldr	r3, [pc, #56]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d34:	2202      	movs	r2, #2
 8000d36:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000d38:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000d3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000d44:	4b09      	ldr	r3, [pc, #36]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000d4a:	4b08      	ldr	r3, [pc, #32]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000d50:	4b06      	ldr	r3, [pc, #24]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000d56:	4805      	ldr	r0, [pc, #20]	@ (8000d6c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d58:	f007 f947 	bl	8007fea <HAL_PCD_Init>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000d62:	f000 fb0b 	bl	800137c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	200007fc 	.word	0x200007fc

08000d70 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d76:	4b26      	ldr	r3, [pc, #152]	@ (8000e10 <MX_DMA_Init+0xa0>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7a:	4a25      	ldr	r2, [pc, #148]	@ (8000e10 <MX_DMA_Init+0xa0>)
 8000d7c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d82:	4b23      	ldr	r3, [pc, #140]	@ (8000e10 <MX_DMA_Init+0xa0>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d8a:	607b      	str	r3, [r7, #4]
 8000d8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d8e:	4b20      	ldr	r3, [pc, #128]	@ (8000e10 <MX_DMA_Init+0xa0>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d92:	4a1f      	ldr	r2, [pc, #124]	@ (8000e10 <MX_DMA_Init+0xa0>)
 8000d94:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9a:	4b1d      	ldr	r3, [pc, #116]	@ (8000e10 <MX_DMA_Init+0xa0>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000da2:	603b      	str	r3, [r7, #0]
 8000da4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 8000da6:	2200      	movs	r2, #0
 8000da8:	2106      	movs	r1, #6
 8000daa:	200b      	movs	r0, #11
 8000dac:	f002 fa5c 	bl	8003268 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000db0:	200b      	movs	r0, #11
 8000db2:	f002 fa75 	bl	80032a0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 6, 0);
 8000db6:	2200      	movs	r2, #0
 8000db8:	2106      	movs	r1, #6
 8000dba:	200d      	movs	r0, #13
 8000dbc:	f002 fa54 	bl	8003268 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000dc0:	200d      	movs	r0, #13
 8000dc2:	f002 fa6d 	bl	80032a0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2105      	movs	r1, #5
 8000dca:	200e      	movs	r0, #14
 8000dcc:	f002 fa4c 	bl	8003268 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000dd0:	200e      	movs	r0, #14
 8000dd2:	f002 fa65 	bl	80032a0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2106      	movs	r1, #6
 8000dda:	2010      	movs	r0, #16
 8000ddc:	f002 fa44 	bl	8003268 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000de0:	2010      	movs	r0, #16
 8000de2:	f002 fa5d 	bl	80032a0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 6, 0);
 8000de6:	2200      	movs	r2, #0
 8000de8:	2106      	movs	r1, #6
 8000dea:	2011      	movs	r0, #17
 8000dec:	f002 fa3c 	bl	8003268 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000df0:	2011      	movs	r0, #17
 8000df2:	f002 fa55 	bl	80032a0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8000df6:	2200      	movs	r2, #0
 8000df8:	2105      	movs	r1, #5
 8000dfa:	203b      	movs	r0, #59	@ 0x3b
 8000dfc:	f002 fa34 	bl	8003268 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000e00:	203b      	movs	r0, #59	@ 0x3b
 8000e02:	f002 fa4d 	bl	80032a0 <HAL_NVIC_EnableIRQ>

}
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40023800 	.word	0x40023800

08000e14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b08c      	sub	sp, #48	@ 0x30
 8000e18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1a:	f107 031c 	add.w	r3, r7, #28
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	605a      	str	r2, [r3, #4]
 8000e24:	609a      	str	r2, [r3, #8]
 8000e26:	60da      	str	r2, [r3, #12]
 8000e28:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e2a:	4b51      	ldr	r3, [pc, #324]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	4a50      	ldr	r2, [pc, #320]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e30:	f043 0304 	orr.w	r3, r3, #4
 8000e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e36:	4b4e      	ldr	r3, [pc, #312]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	f003 0304 	and.w	r3, r3, #4
 8000e3e:	61bb      	str	r3, [r7, #24]
 8000e40:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e42:	4b4b      	ldr	r3, [pc, #300]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	4a4a      	ldr	r2, [pc, #296]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4e:	4b48      	ldr	r3, [pc, #288]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e56:	617b      	str	r3, [r7, #20]
 8000e58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5a:	4b45      	ldr	r3, [pc, #276]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5e:	4a44      	ldr	r2, [pc, #272]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e60:	f043 0301 	orr.w	r3, r3, #1
 8000e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e66:	4b42      	ldr	r3, [pc, #264]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6a:	f003 0301 	and.w	r3, r3, #1
 8000e6e:	613b      	str	r3, [r7, #16]
 8000e70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e72:	4b3f      	ldr	r3, [pc, #252]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e76:	4a3e      	ldr	r2, [pc, #248]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e78:	f043 0302 	orr.w	r3, r3, #2
 8000e7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e7e:	4b3c      	ldr	r3, [pc, #240]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e82:	f003 0302 	and.w	r3, r3, #2
 8000e86:	60fb      	str	r3, [r7, #12]
 8000e88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e8a:	4b39      	ldr	r3, [pc, #228]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8e:	4a38      	ldr	r2, [pc, #224]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e90:	f043 0320 	orr.w	r3, r3, #32
 8000e94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e96:	4b36      	ldr	r3, [pc, #216]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9a:	f003 0320 	and.w	r3, r3, #32
 8000e9e:	60bb      	str	r3, [r7, #8]
 8000ea0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ea2:	4b33      	ldr	r3, [pc, #204]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea6:	4a32      	ldr	r2, [pc, #200]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000ea8:	f043 0308 	orr.w	r3, r3, #8
 8000eac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eae:	4b30      	ldr	r3, [pc, #192]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb2:	f003 0308 	and.w	r3, r3, #8
 8000eb6:	607b      	str	r3, [r7, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000eba:	4b2d      	ldr	r3, [pc, #180]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	4a2c      	ldr	r2, [pc, #176]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000ec0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ec4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec6:	4b2a      	ldr	r3, [pc, #168]	@ (8000f70 <MX_GPIO_Init+0x15c>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ece:	603b      	str	r3, [r7, #0]
 8000ed0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000ed8:	4826      	ldr	r0, [pc, #152]	@ (8000f74 <MX_GPIO_Init+0x160>)
 8000eda:	f004 ff1d 	bl	8005d18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2140      	movs	r1, #64	@ 0x40
 8000ee2:	4825      	ldr	r0, [pc, #148]	@ (8000f78 <MX_GPIO_Init+0x164>)
 8000ee4:	f004 ff18 	bl	8005d18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000ee8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000eee:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ef2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000ef8:	f107 031c 	add.w	r3, r7, #28
 8000efc:	4619      	mov	r1, r3
 8000efe:	481f      	ldr	r0, [pc, #124]	@ (8000f7c <MX_GPIO_Init+0x168>)
 8000f00:	f004 fc52 	bl	80057a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000f04:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000f08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f12:	2300      	movs	r3, #0
 8000f14:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f16:	f107 031c 	add.w	r3, r7, #28
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4815      	ldr	r0, [pc, #84]	@ (8000f74 <MX_GPIO_Init+0x160>)
 8000f1e:	f004 fc43 	bl	80057a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000f22:	2340      	movs	r3, #64	@ 0x40
 8000f24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f26:	2301      	movs	r3, #1
 8000f28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f32:	f107 031c 	add.w	r3, r7, #28
 8000f36:	4619      	mov	r1, r3
 8000f38:	480f      	ldr	r0, [pc, #60]	@ (8000f78 <MX_GPIO_Init+0x164>)
 8000f3a:	f004 fc35 	bl	80057a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000f3e:	2380      	movs	r3, #128	@ 0x80
 8000f40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f42:	2300      	movs	r3, #0
 8000f44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000f4a:	f107 031c 	add.w	r3, r7, #28
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4809      	ldr	r0, [pc, #36]	@ (8000f78 <MX_GPIO_Init+0x164>)
 8000f52:	f004 fc29 	bl	80057a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2105      	movs	r1, #5
 8000f5a:	2028      	movs	r0, #40	@ 0x28
 8000f5c:	f002 f984 	bl	8003268 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f60:	2028      	movs	r0, #40	@ 0x28
 8000f62:	f002 f99d 	bl	80032a0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f66:	bf00      	nop
 8000f68:	3730      	adds	r7, #48	@ 0x30
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40020400 	.word	0x40020400
 8000f78:	40021800 	.word	0x40021800
 8000f7c:	40020800 	.word	0x40020800

08000f80 <vApplicationStackOverflowHook>:
 *
 * @param xTask Task handle of the task whose stack overflowed.
 * @param pcTaskName Pointer to the name of the task whose stack overflowed.
 */
void vApplicationStackOverflowHook(TaskHandle_t xTask, signed char *pcTaskName)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
    // A stack overflow has been detected. This is a critical error.
    // The system is in an unstable state.
    // It is generally not safe to continue execution or call complex functions.

    printf("\n\r!!! STACK OVERFLOW DETECTED !!!\n\r");
 8000f8a:	4811      	ldr	r0, [pc, #68]	@ (8000fd0 <vApplicationStackOverflowHook+0x50>)
 8000f8c:	f01d f950 	bl	801e230 <iprintf>
    printf("Task: %s\n\r", pcTaskName);
 8000f90:	6839      	ldr	r1, [r7, #0]
 8000f92:	4810      	ldr	r0, [pc, #64]	@ (8000fd4 <vApplicationStackOverflowHook+0x54>)
 8000f94:	f01d f94c 	bl	801e230 <iprintf>
    printf("Handle: 0x%lX\n\r", (uint32_t)xTask);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	480e      	ldr	r0, [pc, #56]	@ (8000fd8 <vApplicationStackOverflowHook+0x58>)
 8000f9e:	f01d f947 	bl	801e230 <iprintf>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000fa6:	b672      	cpsid	i
 8000fa8:	f383 8811 	msr	BASEPRI, r3
 8000fac:	f3bf 8f6f 	isb	sy
 8000fb0:	f3bf 8f4f 	dsb	sy
 8000fb4:	b662      	cpsie	i
 8000fb6:	60fb      	str	r3, [r7, #12]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000fb8:	bf00      	nop
    // Disable interrupts to prevent further execution and potential damage
    taskDISABLE_INTERRUPTS();
    for(;;)
    {
        // RED LED toggle for visual indication
    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8000fba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fbe:	4807      	ldr	r0, [pc, #28]	@ (8000fdc <vApplicationStackOverflowHook+0x5c>)
 8000fc0:	f004 fec3 	bl	8005d4a <HAL_GPIO_TogglePin>
        osDelay(1000);
 8000fc4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fc8:	f00d fdee 	bl	800eba8 <osDelay>
    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8000fcc:	bf00      	nop
 8000fce:	e7f4      	b.n	8000fba <vApplicationStackOverflowHook+0x3a>
 8000fd0:	0801f258 	.word	0x0801f258
 8000fd4:	0801f27c 	.word	0x0801f27c
 8000fd8:	0801f288 	.word	0x0801f288
 8000fdc:	40020400 	.word	0x40020400

08000fe0 <udp_receive_init>:
    }
}

void udp_receive_init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
	//printf("udp_receive_init() called\n\r");

    udp_pcb_handle = udp_new();
 8000fe4:	f019 fcae 	bl	801a944 <udp_new>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	4a13      	ldr	r2, [pc, #76]	@ (8001038 <udp_receive_init+0x58>)
 8000fec:	6013      	str	r3, [r2, #0]
    if (!udp_pcb_handle) {
 8000fee:	4b12      	ldr	r3, [pc, #72]	@ (8001038 <udp_receive_init+0x58>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d103      	bne.n	8000ffe <udp_receive_init+0x1e>
        printf("Failed to create UDP PCB\n\r");
 8000ff6:	4811      	ldr	r0, [pc, #68]	@ (800103c <udp_receive_init+0x5c>)
 8000ff8:	f01d f91a 	bl	801e230 <iprintf>
        return;
 8000ffc:	e01a      	b.n	8001034 <udp_receive_init+0x54>
    }

    if (udp_bind(udp_pcb_handle, IP_ADDR_ANY, LOCAL_PORT) != ERR_OK) {
 8000ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8001038 <udp_receive_init+0x58>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f241 328d 	movw	r2, #5005	@ 0x138d
 8001006:	490e      	ldr	r1, [pc, #56]	@ (8001040 <udp_receive_init+0x60>)
 8001008:	4618      	mov	r0, r3
 800100a:	f019 fbf3 	bl	801a7f4 <udp_bind>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d003      	beq.n	800101c <udp_receive_init+0x3c>
        printf("UDP bind failed\n\r");
 8001014:	480b      	ldr	r0, [pc, #44]	@ (8001044 <udp_receive_init+0x64>)
 8001016:	f01d f90b 	bl	801e230 <iprintf>
        return;
 800101a:	e00b      	b.n	8001034 <udp_receive_init+0x54>
    }

    udp_recv(udp_pcb_handle, udp_receive_callback, NULL);
 800101c:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <udp_receive_init+0x58>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2200      	movs	r2, #0
 8001022:	4909      	ldr	r1, [pc, #36]	@ (8001048 <udp_receive_init+0x68>)
 8001024:	4618      	mov	r0, r3
 8001026:	f019 fc6d 	bl	801a904 <udp_recv>
    printf("UDP ready, listening on port %d\n\r", LOCAL_PORT);
 800102a:	f241 318d 	movw	r1, #5005	@ 0x138d
 800102e:	4807      	ldr	r0, [pc, #28]	@ (800104c <udp_receive_init+0x6c>)
 8001030:	f01d f8fe 	bl	801e230 <iprintf>
}
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000d14 	.word	0x20000d14
 800103c:	0801f298 	.word	0x0801f298
 8001040:	080225d0 	.word	0x080225d0
 8001044:	0801f2b4 	.word	0x0801f2b4
 8001048:	08001051 	.word	0x08001051
 800104c:	0801f2c8 	.word	0x0801f2c8

08001050 <udp_receive_callback>:

void udp_receive_callback(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
 800105c:	603b      	str	r3, [r7, #0]
    if (p != NULL) {
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d03d      	beq.n	80010e0 <udp_receive_callback+0x90>
        // Copy the sender's IP address
        ip_addr_copy(g_server_addr, *addr);
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a1f      	ldr	r2, [pc, #124]	@ (80010e8 <udp_receive_callback+0x98>)
 800106a:	6013      	str	r3, [r2, #0]
        // Copy the sender's port
        g_server_port = port;
 800106c:	4a1f      	ldr	r2, [pc, #124]	@ (80010ec <udp_receive_callback+0x9c>)
 800106e:	8c3b      	ldrh	r3, [r7, #32]
 8001070:	8013      	strh	r3, [r2, #0]

//        // debug printf
//        printf("Received from %s:%d -> %.*s\n\r",
//               ipaddr_ntoa(addr), port, p->len, (char *)p->payload);

        if (p->len >= sizeof(test_command_t)) {
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	895b      	ldrh	r3, [r3, #10]
 8001076:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 800107a:	d92e      	bls.n	80010da <udp_receive_callback+0x8a>
            test_command_t *cmd = (test_command_t *)pvPortMalloc(sizeof(test_command_t));
 800107c:	f240 1007 	movw	r0, #263	@ 0x107
 8001080:	f011 fb4a 	bl	8012718 <pvPortMalloc>
 8001084:	4603      	mov	r3, r0
 8001086:	617b      	str	r3, [r7, #20]
            if (cmd != NULL) {
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d008      	beq.n	80010a0 <udp_receive_callback+0x50>
			   // Copy the data from the pbuf payload to the allocated memory
			   memcpy(cmd, p->payload, sizeof(test_command_t)); // Only copy the struct size
 800108e:	6978      	ldr	r0, [r7, #20]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f240 1207 	movw	r2, #263	@ 0x107
 8001098:	4619      	mov	r1, r3
 800109a:	f01d faf4 	bl	801e686 <memcpy>
 800109e:	e002      	b.n	80010a6 <udp_receive_callback+0x56>
//				printf("iterations: %u\n\r", cmd->iterations);
//				printf("bit pattern length: %u\n\r", cmd->bit_pattern_length);
//				printf("bit pattern: %s\n\r",cmd->bit_pattern);
            }
            else{
                printf("Failed to allocate memory for test_command_t!\n\r"); // Debug printf
 80010a0:	4813      	ldr	r0, [pc, #76]	@ (80010f0 <udp_receive_callback+0xa0>)
 80010a2:	f01d f8c5 	bl	801e230 <iprintf>
            }
            // Send the POINTER to the newly allocated and copied* data to the queue
            if (xQueueSendToBack(testsQHandle, &cmd, 1) != pdPASS){ // Pass address of pointer
 80010a6:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <udp_receive_callback+0xa4>)
 80010a8:	6818      	ldr	r0, [r3, #0]
 80010aa:	f107 0114 	add.w	r1, r7, #20
 80010ae:	2300      	movs	r3, #0
 80010b0:	2201      	movs	r2, #1
 80010b2:	f00e fd29 	bl	800fb08 <xQueueGenericSend>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d007      	beq.n	80010cc <udp_receive_callback+0x7c>
                printf("Failed to send data to tests queue.\n\r"); // Debug printf
 80010bc:	480e      	ldr	r0, [pc, #56]	@ (80010f8 <udp_receive_callback+0xa8>)
 80010be:	f01d f8b7 	bl	801e230 <iprintf>
                // If send fails, free the allocated memory immediately
                vPortFree(cmd);
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	4618      	mov	r0, r3
 80010c6:	f011 fbf5 	bl	80128b4 <vPortFree>
 80010ca:	e006      	b.n	80010da <udp_receive_callback+0x8a>
            } else {
                // Only notify if successfully sent to queue
            	//printf("udp_receive_callback sent a command to the tests queue successfully\n\r");
                xTaskNotifyGive(performing_taskHandle);
 80010cc:	4b0b      	ldr	r3, [pc, #44]	@ (80010fc <udp_receive_callback+0xac>)
 80010ce:	6818      	ldr	r0, [r3, #0]
 80010d0:	2300      	movs	r3, #0
 80010d2:	2202      	movs	r2, #2
 80010d4:	2100      	movs	r1, #0
 80010d6:	f010 fc5b 	bl	8011990 <xTaskGenericNotify>
            }
        } else {
//            printf("Packet too short: %d bytes\n\r", p->len); // Debug printf
        }
        pbuf_free(p);
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f013 fa96 	bl	801460c <pbuf_free>
    }
}
 80010e0:	bf00      	nop
 80010e2:	3718      	adds	r7, #24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20000d18 	.word	0x20000d18
 80010ec:	20000d1c 	.word	0x20000d1c
 80010f0:	0801f2ec 	.word	0x0801f2ec
 80010f4:	20000cec 	.word	0x20000cec
 80010f8:	0801f31c 	.word	0x0801f31c
 80010fc:	20000ce8 	.word	0x20000ce8

08001100 <send_response>:

void send_response(result_pro_t result) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	463b      	mov	r3, r7
 8001108:	e883 0003 	stmia.w	r3, {r0, r1}
    // Check if we have a valid sender address
    if (ip_addr_isany(&g_server_addr) == 0) {
 800110c:	4b12      	ldr	r3, [pc, #72]	@ (8001158 <send_response+0x58>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d01c      	beq.n	800114e <send_response+0x4e>
        // Create a new pbuf for the response data
        struct pbuf* p = pbuf_alloc(PBUF_TRANSPORT, sizeof(result_pro_t), PBUF_RAM);
 8001114:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8001118:	2106      	movs	r1, #6
 800111a:	2036      	movs	r0, #54	@ 0x36
 800111c:	f012 ff92 	bl	8014044 <pbuf_alloc>
 8001120:	60f8      	str	r0, [r7, #12]
        if (p != NULL) {
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d012      	beq.n	800114e <send_response+0x4e>
            // Copy the result struct into the pbuf payload
            memcpy(p->payload, &result, sizeof(result_pro_t));
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	461a      	mov	r2, r3
 800112e:	463b      	mov	r3, r7
 8001130:	6818      	ldr	r0, [r3, #0]
 8001132:	6010      	str	r0, [r2, #0]
 8001134:	889b      	ldrh	r3, [r3, #4]
 8001136:	8093      	strh	r3, [r2, #4]

            // Send the response to the stored address and port
            if(udp_sendto(udp_pcb_handle, p, &g_server_addr, g_server_port) != ERR_OK){
 8001138:	4b08      	ldr	r3, [pc, #32]	@ (800115c <send_response+0x5c>)
 800113a:	6818      	ldr	r0, [r3, #0]
 800113c:	4b08      	ldr	r3, [pc, #32]	@ (8001160 <send_response+0x60>)
 800113e:	881b      	ldrh	r3, [r3, #0]
 8001140:	4a05      	ldr	r2, [pc, #20]	@ (8001158 <send_response+0x58>)
 8001142:	68f9      	ldr	r1, [r7, #12]
 8001144:	f019 f9a0 	bl	801a488 <udp_sendto>
//            	printf("sendto server failed"); // Debug printf
            }

            // Free the pbuf
            pbuf_free(p);
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f013 fa5f 	bl	801460c <pbuf_free>
        }
    }
}
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000d18 	.word	0x20000d18
 800115c:	20000d14 	.word	0x20000d14
 8001160:	20000d1c 	.word	0x20000d1c

08001164 <calculate_crc>:


uint32_t calculate_crc(uint8_t *data, size_t length) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
    // HAL_CRC_Calculate expects 32-bit words, so convert length
    uint32_t word_count = (length + 3) / 4; // Round up
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	3303      	adds	r3, #3
 8001172:	089b      	lsrs	r3, r3, #2
 8001174:	60fb      	str	r3, [r7, #12]
    return HAL_CRC_Calculate(&hcrc, (uint32_t *)data, word_count);
 8001176:	68fa      	ldr	r2, [r7, #12]
 8001178:	6879      	ldr	r1, [r7, #4]
 800117a:	4804      	ldr	r0, [pc, #16]	@ (800118c <calculate_crc+0x28>)
 800117c:	f002 f910 	bl	80033a0 <HAL_CRC_Calculate>
 8001180:	4603      	mov	r3, r0
}
 8001182:	4618      	mov	r0, r3
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20000230 	.word	0x20000230

08001190 <lwip_initiation>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_lwip_initiation */
void lwip_initiation(void *argument)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001198:	f00c fd6e 	bl	800dc78 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800119c:	2001      	movs	r0, #1
 800119e:	f00d fd03 	bl	800eba8 <osDelay>
 80011a2:	e7fb      	b.n	800119c <lwip_initiation+0xc>

080011a4 <blinking_blue>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_blinking_blue */
void blinking_blue(void *argument)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN blinking_blue */
  /* Infinite loop */
  for(;;)
  {
	/* visual heartbeat */
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 80011ac:	2180      	movs	r1, #128	@ 0x80
 80011ae:	4804      	ldr	r0, [pc, #16]	@ (80011c0 <blinking_blue+0x1c>)
 80011b0:	f004 fdcb 	bl	8005d4a <HAL_GPIO_TogglePin>
    osDelay(1000);
 80011b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011b8:	f00d fcf6 	bl	800eba8 <osDelay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 80011bc:	bf00      	nop
 80011be:	e7f5      	b.n	80011ac <blinking_blue+0x8>
 80011c0:	40020400 	.word	0x40020400

080011c4 <__io_putchar>:
  /* USER CODE END blinking_blue */
}

/* USER CODE BEGIN Header_udp_function */
int __io_putchar(int ch)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80011cc:	1d39      	adds	r1, r7, #4
 80011ce:	f04f 33ff 	mov.w	r3, #4294967295
 80011d2:	2201      	movs	r2, #1
 80011d4:	4803      	ldr	r0, [pc, #12]	@ (80011e4 <__io_putchar+0x20>)
 80011d6:	f00a faeb 	bl	800b7b0 <HAL_UART_Transmit>
    return ch;
 80011da:	687b      	ldr	r3, [r7, #4]
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	200006b4 	.word	0x200006b4

080011e8 <udp_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_udp_function */
void udp_function(void *argument)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN udp_function */
	udp_receive_init();
 80011f0:	f7ff fef6 	bl	8000fe0 <udp_receive_init>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80011f4:	2001      	movs	r0, #1
 80011f6:	f00d fcd7 	bl	800eba8 <osDelay>
 80011fa:	e7fb      	b.n	80011f4 <udp_function+0xc>

080011fc <perform_tests>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_perform_tests */
void perform_tests(void *argument)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
	test_command_t *cmd;

  /* Infinite loop */
  for(;;)
  {
	ulTaskNotifyTake(pdTRUE, portMAX_DELAY); // waiting for a notification
 8001204:	f04f 31ff 	mov.w	r1, #4294967295
 8001208:	2001      	movs	r0, #1
 800120a:	f010 fb75 	bl	80118f8 <ulTaskNotifyTake>
	//printf("perform_tests woke up!\n\r");

	if (xQueueReceive(testsQHandle, &cmd, 0) != pdPASS)
 800120e:	4b40      	ldr	r3, [pc, #256]	@ (8001310 <perform_tests+0x114>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f107 0114 	add.w	r1, r7, #20
 8001216:	2200      	movs	r2, #0
 8001218:	4618      	mov	r0, r3
 800121a:	f00e febb 	bl	800ff94 <xQueueReceive>
 800121e:	4603      	mov	r3, r0
 8001220:	2b01      	cmp	r3, #1
 8001222:	d003      	beq.n	800122c <perform_tests+0x30>
	{
		printf("perform_tests: No test command received\n\r");
 8001224:	483b      	ldr	r0, [pc, #236]	@ (8001314 <perform_tests+0x118>)
 8001226:	f01d f803 	bl	801e230 <iprintf>
 800122a:	e7eb      	b.n	8001204 <perform_tests+0x8>
		continue;
	}
	result_pro_t response;

	if(cmd->bit_pattern_length > MAX_BIT_PATTERN_LENGTH || cmd->test_id == NULL || cmd->iterations<1){
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d003      	beq.n	800123c <perform_tests+0x40>
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	795b      	ldrb	r3, [r3, #5]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d108      	bne.n	800124e <perform_tests+0x52>
		response.test_result =TEST_ERR;
 800123c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001240:	823b      	strh	r3, [r7, #16]
		send_response(response);
 8001242:	f107 030c 	add.w	r3, r7, #12
 8001246:	e893 0003 	ldmia.w	r3, {r0, r1}
 800124a:	f7ff ff59 	bl	8001100 <send_response>
	}
	response.test_id = cmd->test_id;
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	60fb      	str	r3, [r7, #12]

	switch (cmd->peripheral){
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	791b      	ldrb	r3, [r3, #4]
 8001258:	3b01      	subs	r3, #1
 800125a:	2b0f      	cmp	r3, #15
 800125c:	d845      	bhi.n	80012ea <perform_tests+0xee>
 800125e:	a201      	add	r2, pc, #4	@ (adr r2, 8001264 <perform_tests+0x68>)
 8001260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001264:	080012a5 	.word	0x080012a5
 8001268:	080012b3 	.word	0x080012b3
 800126c:	080012eb 	.word	0x080012eb
 8001270:	080012c1 	.word	0x080012c1
 8001274:	080012eb 	.word	0x080012eb
 8001278:	080012eb 	.word	0x080012eb
 800127c:	080012eb 	.word	0x080012eb
 8001280:	080012cf 	.word	0x080012cf
 8001284:	080012eb 	.word	0x080012eb
 8001288:	080012eb 	.word	0x080012eb
 800128c:	080012eb 	.word	0x080012eb
 8001290:	080012eb 	.word	0x080012eb
 8001294:	080012eb 	.word	0x080012eb
 8001298:	080012eb 	.word	0x080012eb
 800129c:	080012eb 	.word	0x080012eb
 80012a0:	080012dd 	.word	0x080012dd
	case TIMER:
		response.test_result = timer_testing(cmd);
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f01c fc80 	bl	801dbac <timer_testing>
 80012ac:	4603      	mov	r3, r0
 80012ae:	823b      	strh	r3, [r7, #16]
		break;
 80012b0:	e023      	b.n	80012fa <perform_tests+0xfe>
	case UART:
		response.test_result = uart_testing(cmd);
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f01c fcb1 	bl	801dc1c <uart_testing>
 80012ba:	4603      	mov	r3, r0
 80012bc:	823b      	strh	r3, [r7, #16]
		break;
 80012be:	e01c      	b.n	80012fa <perform_tests+0xfe>
	case SPI:
		response.test_result = spi_testing(cmd);
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f01c fa4c 	bl	801d760 <spi_testing>
 80012c8:	4603      	mov	r3, r0
 80012ca:	823b      	strh	r3, [r7, #16]
		break;
 80012cc:	e015      	b.n	80012fa <perform_tests+0xfe>
	case I2C:
		response.test_result = i2c_testing(cmd);
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f01c f809 	bl	801d2e8 <i2c_testing>
 80012d6:	4603      	mov	r3, r0
 80012d8:	823b      	strh	r3, [r7, #16]
		break;
 80012da:	e00e      	b.n	80012fa <perform_tests+0xfe>
	case ADC_P:
		response.test_result = adc_testing(cmd);
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	4618      	mov	r0, r3
 80012e0:	f01b ff30 	bl	801d144 <adc_testing>
 80012e4:	4603      	mov	r3, r0
 80012e6:	823b      	strh	r3, [r7, #16]
		break;
 80012e8:	e007      	b.n	80012fa <perform_tests+0xfe>
	default:
		response.test_result = TEST_ERR;
 80012ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80012ee:	823b      	strh	r3, [r7, #16]
        vPortFree(cmd);
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f011 fade 	bl	80128b4 <vPortFree>
        break;
 80012f8:	bf00      	nop
	}
    osDelay(1);
 80012fa:	2001      	movs	r0, #1
 80012fc:	f00d fc54 	bl	800eba8 <osDelay>
    send_response(response);
 8001300:	f107 030c 	add.w	r3, r7, #12
 8001304:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001308:	f7ff fefa 	bl	8001100 <send_response>
  {
 800130c:	e77a      	b.n	8001204 <perform_tests+0x8>
 800130e:	bf00      	nop
 8001310:	20000cec 	.word	0x20000cec
 8001314:	0801f344 	.word	0x0801f344

08001318 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a11      	ldr	r2, [pc, #68]	@ (800136c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d101      	bne.n	800132e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800132a:	f001 f99d 	bl	8002668 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM7)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a0f      	ldr	r2, [pc, #60]	@ (8001370 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d114      	bne.n	8001362 <HAL_TIM_PeriodElapsedCallback+0x4a>
  {
	    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]

	    // Use the ISR-safe function to give the semaphore
	    xSemaphoreGiveFromISR(TimSemHandle, &xHigherPriorityTaskWoken);
 800133c:	4b0d      	ldr	r3, [pc, #52]	@ (8001374 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f107 020c 	add.w	r2, r7, #12
 8001344:	4611      	mov	r1, r2
 8001346:	4618      	mov	r0, r3
 8001348:	f00e fd8b 	bl	800fe62 <xQueueGiveFromISR>

	    // Call this if a higher priority task was unblocked
	    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d007      	beq.n	8001362 <HAL_TIM_PeriodElapsedCallback+0x4a>
 8001352:	4b09      	ldr	r3, [pc, #36]	@ (8001378 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001354:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	f3bf 8f4f 	dsb	sy
 800135e:	f3bf 8f6f 	isb	sy
  }
  /* USER CODE END Callback 1 */
}
 8001362:	bf00      	nop
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40001000 	.word	0x40001000
 8001370:	40001400 	.word	0x40001400
 8001374:	20000d08 	.word	0x20000d08
 8001378:	e000ed04 	.word	0xe000ed04

0800137c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001380:	b672      	cpsid	i
}
 8001382:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001384:	bf00      	nop
 8001386:	e7fd      	b.n	8001384 <Error_Handler+0x8>

08001388 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800138e:	4b19      	ldr	r3, [pc, #100]	@ (80013f4 <HAL_MspInit+0x6c>)
 8001390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001392:	4a18      	ldr	r2, [pc, #96]	@ (80013f4 <HAL_MspInit+0x6c>)
 8001394:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001398:	6413      	str	r3, [r2, #64]	@ 0x40
 800139a:	4b16      	ldr	r3, [pc, #88]	@ (80013f4 <HAL_MspInit+0x6c>)
 800139c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013a2:	607b      	str	r3, [r7, #4]
 80013a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a6:	4b13      	ldr	r3, [pc, #76]	@ (80013f4 <HAL_MspInit+0x6c>)
 80013a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013aa:	4a12      	ldr	r2, [pc, #72]	@ (80013f4 <HAL_MspInit+0x6c>)
 80013ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80013b2:	4b10      	ldr	r3, [pc, #64]	@ (80013f4 <HAL_MspInit+0x6c>)
 80013b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ba:	603b      	str	r3, [r7, #0]
 80013bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80013be:	2200      	movs	r2, #0
 80013c0:	210f      	movs	r1, #15
 80013c2:	f06f 0001 	mvn.w	r0, #1
 80013c6:	f001 ff4f 	bl	8003268 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2105      	movs	r1, #5
 80013ce:	2005      	movs	r0, #5
 80013d0:	f001 ff4a 	bl	8003268 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80013d4:	2005      	movs	r0, #5
 80013d6:	f001 ff63 	bl	80032a0 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 80013da:	2200      	movs	r2, #0
 80013dc:	2105      	movs	r1, #5
 80013de:	2051      	movs	r0, #81	@ 0x51
 80013e0:	f001 ff42 	bl	8003268 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80013e4:	2051      	movs	r0, #81	@ 0x51
 80013e6:	f001 ff5b 	bl	80032a0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40023800 	.word	0x40023800

080013f8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08a      	sub	sp, #40	@ 0x28
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a19      	ldr	r2, [pc, #100]	@ (800147c <HAL_ADC_MspInit+0x84>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d12b      	bne.n	8001472 <HAL_ADC_MspInit+0x7a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800141a:	4b19      	ldr	r3, [pc, #100]	@ (8001480 <HAL_ADC_MspInit+0x88>)
 800141c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800141e:	4a18      	ldr	r2, [pc, #96]	@ (8001480 <HAL_ADC_MspInit+0x88>)
 8001420:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001424:	6453      	str	r3, [r2, #68]	@ 0x44
 8001426:	4b16      	ldr	r3, [pc, #88]	@ (8001480 <HAL_ADC_MspInit+0x88>)
 8001428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800142a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800142e:	613b      	str	r3, [r7, #16]
 8001430:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001432:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <HAL_ADC_MspInit+0x88>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001436:	4a12      	ldr	r2, [pc, #72]	@ (8001480 <HAL_ADC_MspInit+0x88>)
 8001438:	f043 0304 	orr.w	r3, r3, #4
 800143c:	6313      	str	r3, [r2, #48]	@ 0x30
 800143e:	4b10      	ldr	r3, [pc, #64]	@ (8001480 <HAL_ADC_MspInit+0x88>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001442:	f003 0304 	and.w	r3, r3, #4
 8001446:	60fb      	str	r3, [r7, #12]
 8001448:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800144a:	2301      	movs	r3, #1
 800144c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800144e:	2303      	movs	r3, #3
 8001450:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001456:	f107 0314 	add.w	r3, r7, #20
 800145a:	4619      	mov	r1, r3
 800145c:	4809      	ldr	r0, [pc, #36]	@ (8001484 <HAL_ADC_MspInit+0x8c>)
 800145e:	f004 f9a3 	bl	80057a8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	2105      	movs	r1, #5
 8001466:	2012      	movs	r0, #18
 8001468:	f001 fefe 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800146c:	2012      	movs	r0, #18
 800146e:	f001 ff17 	bl	80032a0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001472:	bf00      	nop
 8001474:	3728      	adds	r7, #40	@ 0x28
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40012000 	.word	0x40012000
 8001480:	40023800 	.word	0x40023800
 8001484:	40020800 	.word	0x40020800

08001488 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a0a      	ldr	r2, [pc, #40]	@ (80014c0 <HAL_CRC_MspInit+0x38>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d10b      	bne.n	80014b2 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800149a:	4b0a      	ldr	r3, [pc, #40]	@ (80014c4 <HAL_CRC_MspInit+0x3c>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	4a09      	ldr	r2, [pc, #36]	@ (80014c4 <HAL_CRC_MspInit+0x3c>)
 80014a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014a6:	4b07      	ldr	r3, [pc, #28]	@ (80014c4 <HAL_CRC_MspInit+0x3c>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80014b2:	bf00      	nop
 80014b4:	3714      	adds	r7, #20
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	40023000 	.word	0x40023000
 80014c4:	40023800 	.word	0x40023800

080014c8 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	@ 0x28
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]
 80014de:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a19      	ldr	r2, [pc, #100]	@ (800154c <HAL_DAC_MspInit+0x84>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d12b      	bne.n	8001542 <HAL_DAC_MspInit+0x7a>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80014ea:	4b19      	ldr	r3, [pc, #100]	@ (8001550 <HAL_DAC_MspInit+0x88>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ee:	4a18      	ldr	r2, [pc, #96]	@ (8001550 <HAL_DAC_MspInit+0x88>)
 80014f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80014f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014f6:	4b16      	ldr	r3, [pc, #88]	@ (8001550 <HAL_DAC_MspInit+0x88>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80014fe:	613b      	str	r3, [r7, #16]
 8001500:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001502:	4b13      	ldr	r3, [pc, #76]	@ (8001550 <HAL_DAC_MspInit+0x88>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	4a12      	ldr	r2, [pc, #72]	@ (8001550 <HAL_DAC_MspInit+0x88>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6313      	str	r3, [r2, #48]	@ 0x30
 800150e:	4b10      	ldr	r3, [pc, #64]	@ (8001550 <HAL_DAC_MspInit+0x88>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800151a:	2310      	movs	r3, #16
 800151c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800151e:	2303      	movs	r3, #3
 8001520:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001522:	2300      	movs	r3, #0
 8001524:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001526:	f107 0314 	add.w	r3, r7, #20
 800152a:	4619      	mov	r1, r3
 800152c:	4809      	ldr	r0, [pc, #36]	@ (8001554 <HAL_DAC_MspInit+0x8c>)
 800152e:	f004 f93b 	bl	80057a8 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8001532:	2200      	movs	r2, #0
 8001534:	2105      	movs	r1, #5
 8001536:	2036      	movs	r0, #54	@ 0x36
 8001538:	f001 fe96 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800153c:	2036      	movs	r0, #54	@ 0x36
 800153e:	f001 feaf 	bl	80032a0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8001542:	bf00      	nop
 8001544:	3728      	adds	r7, #40	@ 0x28
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40007400 	.word	0x40007400
 8001550:	40023800 	.word	0x40023800
 8001554:	40020000 	.word	0x40020000

08001558 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b0ac      	sub	sp, #176	@ 0xb0
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001560:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
 800156e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001570:	f107 0318 	add.w	r3, r7, #24
 8001574:	2284      	movs	r2, #132	@ 0x84
 8001576:	2100      	movs	r1, #0
 8001578:	4618      	mov	r0, r3
 800157a:	f01c ffb1 	bl	801e4e0 <memset>
  if(hi2c->Instance==I2C1)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a82      	ldr	r2, [pc, #520]	@ (800178c <HAL_I2C_MspInit+0x234>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d17b      	bne.n	8001680 <HAL_I2C_MspInit+0x128>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001588:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800158c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800158e:	2300      	movs	r3, #0
 8001590:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001592:	f107 0318 	add.w	r3, r7, #24
 8001596:	4618      	mov	r0, r3
 8001598:	f007 fb6e 	bl	8008c78 <HAL_RCCEx_PeriphCLKConfig>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80015a2:	f7ff feeb 	bl	800137c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a6:	4b7a      	ldr	r3, [pc, #488]	@ (8001790 <HAL_I2C_MspInit+0x238>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	4a79      	ldr	r2, [pc, #484]	@ (8001790 <HAL_I2C_MspInit+0x238>)
 80015ac:	f043 0302 	orr.w	r3, r3, #2
 80015b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b2:	4b77      	ldr	r3, [pc, #476]	@ (8001790 <HAL_I2C_MspInit+0x238>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	617b      	str	r3, [r7, #20]
 80015bc:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80015be:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80015c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015c6:	2312      	movs	r3, #18
 80015c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015cc:	2301      	movs	r3, #1
 80015ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d2:	2303      	movs	r3, #3
 80015d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015d8:	2304      	movs	r3, #4
 80015da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015de:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015e2:	4619      	mov	r1, r3
 80015e4:	486b      	ldr	r0, [pc, #428]	@ (8001794 <HAL_I2C_MspInit+0x23c>)
 80015e6:	f004 f8df 	bl	80057a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015ea:	4b69      	ldr	r3, [pc, #420]	@ (8001790 <HAL_I2C_MspInit+0x238>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ee:	4a68      	ldr	r2, [pc, #416]	@ (8001790 <HAL_I2C_MspInit+0x238>)
 80015f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015f6:	4b66      	ldr	r3, [pc, #408]	@ (8001790 <HAL_I2C_MspInit+0x238>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015fe:	613b      	str	r3, [r7, #16]
 8001600:	693b      	ldr	r3, [r7, #16]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001602:	4b65      	ldr	r3, [pc, #404]	@ (8001798 <HAL_I2C_MspInit+0x240>)
 8001604:	4a65      	ldr	r2, [pc, #404]	@ (800179c <HAL_I2C_MspInit+0x244>)
 8001606:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001608:	4b63      	ldr	r3, [pc, #396]	@ (8001798 <HAL_I2C_MspInit+0x240>)
 800160a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800160e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001610:	4b61      	ldr	r3, [pc, #388]	@ (8001798 <HAL_I2C_MspInit+0x240>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001616:	4b60      	ldr	r3, [pc, #384]	@ (8001798 <HAL_I2C_MspInit+0x240>)
 8001618:	2200      	movs	r2, #0
 800161a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800161c:	4b5e      	ldr	r3, [pc, #376]	@ (8001798 <HAL_I2C_MspInit+0x240>)
 800161e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001622:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001624:	4b5c      	ldr	r3, [pc, #368]	@ (8001798 <HAL_I2C_MspInit+0x240>)
 8001626:	2200      	movs	r2, #0
 8001628:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800162a:	4b5b      	ldr	r3, [pc, #364]	@ (8001798 <HAL_I2C_MspInit+0x240>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001630:	4b59      	ldr	r3, [pc, #356]	@ (8001798 <HAL_I2C_MspInit+0x240>)
 8001632:	2200      	movs	r2, #0
 8001634:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001636:	4b58      	ldr	r3, [pc, #352]	@ (8001798 <HAL_I2C_MspInit+0x240>)
 8001638:	2200      	movs	r2, #0
 800163a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800163c:	4b56      	ldr	r3, [pc, #344]	@ (8001798 <HAL_I2C_MspInit+0x240>)
 800163e:	2200      	movs	r2, #0
 8001640:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001642:	4855      	ldr	r0, [pc, #340]	@ (8001798 <HAL_I2C_MspInit+0x240>)
 8001644:	f002 f9b8 	bl	80039b8 <HAL_DMA_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <HAL_I2C_MspInit+0xfa>
    {
      Error_Handler();
 800164e:	f7ff fe95 	bl	800137c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a50      	ldr	r2, [pc, #320]	@ (8001798 <HAL_I2C_MspInit+0x240>)
 8001656:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001658:	4a4f      	ldr	r2, [pc, #316]	@ (8001798 <HAL_I2C_MspInit+0x240>)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800165e:	2200      	movs	r2, #0
 8001660:	2105      	movs	r1, #5
 8001662:	201f      	movs	r0, #31
 8001664:	f001 fe00 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001668:	201f      	movs	r0, #31
 800166a:	f001 fe19 	bl	80032a0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 800166e:	2200      	movs	r2, #0
 8001670:	2105      	movs	r1, #5
 8001672:	2020      	movs	r0, #32
 8001674:	f001 fdf8 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001678:	2020      	movs	r0, #32
 800167a:	f001 fe11 	bl	80032a0 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C4_MspInit 1 */

    /* USER CODE END I2C4_MspInit 1 */
  }

}
 800167e:	e080      	b.n	8001782 <HAL_I2C_MspInit+0x22a>
  else if(hi2c->Instance==I2C4)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a46      	ldr	r2, [pc, #280]	@ (80017a0 <HAL_I2C_MspInit+0x248>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d17b      	bne.n	8001782 <HAL_I2C_MspInit+0x22a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 800168a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800168e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001690:	2300      	movs	r3, #0
 8001692:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001696:	f107 0318 	add.w	r3, r7, #24
 800169a:	4618      	mov	r0, r3
 800169c:	f007 faec 	bl	8008c78 <HAL_RCCEx_PeriphCLKConfig>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <HAL_I2C_MspInit+0x152>
      Error_Handler();
 80016a6:	f7ff fe69 	bl	800137c <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016aa:	4b39      	ldr	r3, [pc, #228]	@ (8001790 <HAL_I2C_MspInit+0x238>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	4a38      	ldr	r2, [pc, #224]	@ (8001790 <HAL_I2C_MspInit+0x238>)
 80016b0:	f043 0320 	orr.w	r3, r3, #32
 80016b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b6:	4b36      	ldr	r3, [pc, #216]	@ (8001790 <HAL_I2C_MspInit+0x238>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	f003 0320 	and.w	r3, r3, #32
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80016c2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80016c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ca:	2312      	movs	r3, #18
 80016cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016d0:	2301      	movs	r3, #1
 80016d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d6:	2303      	movs	r3, #3
 80016d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 80016dc:	2304      	movs	r3, #4
 80016de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016e2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016e6:	4619      	mov	r1, r3
 80016e8:	482e      	ldr	r0, [pc, #184]	@ (80017a4 <HAL_I2C_MspInit+0x24c>)
 80016ea:	f004 f85d 	bl	80057a8 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 80016ee:	4b28      	ldr	r3, [pc, #160]	@ (8001790 <HAL_I2C_MspInit+0x238>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f2:	4a27      	ldr	r2, [pc, #156]	@ (8001790 <HAL_I2C_MspInit+0x238>)
 80016f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80016fa:	4b25      	ldr	r3, [pc, #148]	@ (8001790 <HAL_I2C_MspInit+0x238>)
 80016fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001702:	60bb      	str	r3, [r7, #8]
 8001704:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c4_tx.Instance = DMA1_Stream5;
 8001706:	4b28      	ldr	r3, [pc, #160]	@ (80017a8 <HAL_I2C_MspInit+0x250>)
 8001708:	4a28      	ldr	r2, [pc, #160]	@ (80017ac <HAL_I2C_MspInit+0x254>)
 800170a:	601a      	str	r2, [r3, #0]
    hdma_i2c4_tx.Init.Channel = DMA_CHANNEL_2;
 800170c:	4b26      	ldr	r3, [pc, #152]	@ (80017a8 <HAL_I2C_MspInit+0x250>)
 800170e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001712:	605a      	str	r2, [r3, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001714:	4b24      	ldr	r3, [pc, #144]	@ (80017a8 <HAL_I2C_MspInit+0x250>)
 8001716:	2240      	movs	r2, #64	@ 0x40
 8001718:	609a      	str	r2, [r3, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800171a:	4b23      	ldr	r3, [pc, #140]	@ (80017a8 <HAL_I2C_MspInit+0x250>)
 800171c:	2200      	movs	r2, #0
 800171e:	60da      	str	r2, [r3, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001720:	4b21      	ldr	r3, [pc, #132]	@ (80017a8 <HAL_I2C_MspInit+0x250>)
 8001722:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001726:	611a      	str	r2, [r3, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001728:	4b1f      	ldr	r3, [pc, #124]	@ (80017a8 <HAL_I2C_MspInit+0x250>)
 800172a:	2200      	movs	r2, #0
 800172c:	615a      	str	r2, [r3, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800172e:	4b1e      	ldr	r3, [pc, #120]	@ (80017a8 <HAL_I2C_MspInit+0x250>)
 8001730:	2200      	movs	r2, #0
 8001732:	619a      	str	r2, [r3, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 8001734:	4b1c      	ldr	r3, [pc, #112]	@ (80017a8 <HAL_I2C_MspInit+0x250>)
 8001736:	2200      	movs	r2, #0
 8001738:	61da      	str	r2, [r3, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800173a:	4b1b      	ldr	r3, [pc, #108]	@ (80017a8 <HAL_I2C_MspInit+0x250>)
 800173c:	2200      	movs	r2, #0
 800173e:	621a      	str	r2, [r3, #32]
    hdma_i2c4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001740:	4b19      	ldr	r3, [pc, #100]	@ (80017a8 <HAL_I2C_MspInit+0x250>)
 8001742:	2200      	movs	r2, #0
 8001744:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 8001746:	4818      	ldr	r0, [pc, #96]	@ (80017a8 <HAL_I2C_MspInit+0x250>)
 8001748:	f002 f936 	bl	80039b8 <HAL_DMA_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <HAL_I2C_MspInit+0x1fe>
      Error_Handler();
 8001752:	f7ff fe13 	bl	800137c <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c4_tx);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a13      	ldr	r2, [pc, #76]	@ (80017a8 <HAL_I2C_MspInit+0x250>)
 800175a:	639a      	str	r2, [r3, #56]	@ 0x38
 800175c:	4a12      	ldr	r2, [pc, #72]	@ (80017a8 <HAL_I2C_MspInit+0x250>)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 5, 0);
 8001762:	2200      	movs	r2, #0
 8001764:	2105      	movs	r1, #5
 8001766:	205f      	movs	r0, #95	@ 0x5f
 8001768:	f001 fd7e 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 800176c:	205f      	movs	r0, #95	@ 0x5f
 800176e:	f001 fd97 	bl	80032a0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 5, 0);
 8001772:	2200      	movs	r2, #0
 8001774:	2105      	movs	r1, #5
 8001776:	2060      	movs	r0, #96	@ 0x60
 8001778:	f001 fd76 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 800177c:	2060      	movs	r0, #96	@ 0x60
 800177e:	f001 fd8f 	bl	80032a0 <HAL_NVIC_EnableIRQ>
}
 8001782:	bf00      	nop
 8001784:	37b0      	adds	r7, #176	@ 0xb0
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40005400 	.word	0x40005400
 8001790:	40023800 	.word	0x40023800
 8001794:	40020400 	.word	0x40020400
 8001798:	20000310 	.word	0x20000310
 800179c:	40026010 	.word	0x40026010
 80017a0:	40006000 	.word	0x40006000
 80017a4:	40021400 	.word	0x40021400
 80017a8:	20000370 	.word	0x20000370
 80017ac:	40026088 	.word	0x40026088

080017b0 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a21      	ldr	r2, [pc, #132]	@ (8001844 <HAL_I2C_MspDeInit+0x94>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d11b      	bne.n	80017fa <HAL_I2C_MspDeInit+0x4a>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80017c2:	4b21      	ldr	r3, [pc, #132]	@ (8001848 <HAL_I2C_MspDeInit+0x98>)
 80017c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c6:	4a20      	ldr	r2, [pc, #128]	@ (8001848 <HAL_I2C_MspDeInit+0x98>)
 80017c8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80017cc:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 80017ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017d2:	481e      	ldr	r0, [pc, #120]	@ (800184c <HAL_I2C_MspDeInit+0x9c>)
 80017d4:	f004 f994 	bl	8005b00 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80017d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017dc:	481b      	ldr	r0, [pc, #108]	@ (800184c <HAL_I2C_MspDeInit+0x9c>)
 80017de:	f004 f98f 	bl	8005b00 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017e6:	4618      	mov	r0, r3
 80017e8:	f002 f994 	bl	8003b14 <HAL_DMA_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 80017ec:	201f      	movs	r0, #31
 80017ee:	f001 fd65 	bl	80032bc <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 80017f2:	2020      	movs	r0, #32
 80017f4:	f001 fd62 	bl	80032bc <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C4_MspDeInit 1 */

    /* USER CODE END I2C4_MspDeInit 1 */
  }

}
 80017f8:	e01f      	b.n	800183a <HAL_I2C_MspDeInit+0x8a>
  else if(hi2c->Instance==I2C4)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a14      	ldr	r2, [pc, #80]	@ (8001850 <HAL_I2C_MspDeInit+0xa0>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d11a      	bne.n	800183a <HAL_I2C_MspDeInit+0x8a>
    __HAL_RCC_I2C4_CLK_DISABLE();
 8001804:	4b10      	ldr	r3, [pc, #64]	@ (8001848 <HAL_I2C_MspDeInit+0x98>)
 8001806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001808:	4a0f      	ldr	r2, [pc, #60]	@ (8001848 <HAL_I2C_MspDeInit+0x98>)
 800180a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800180e:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_14);
 8001810:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001814:	480f      	ldr	r0, [pc, #60]	@ (8001854 <HAL_I2C_MspDeInit+0xa4>)
 8001816:	f004 f973 	bl	8005b00 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_15);
 800181a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800181e:	480d      	ldr	r0, [pc, #52]	@ (8001854 <HAL_I2C_MspDeInit+0xa4>)
 8001820:	f004 f96e 	bl	8005b00 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001828:	4618      	mov	r0, r3
 800182a:	f002 f973 	bl	8003b14 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(I2C4_EV_IRQn);
 800182e:	205f      	movs	r0, #95	@ 0x5f
 8001830:	f001 fd44 	bl	80032bc <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C4_ER_IRQn);
 8001834:	2060      	movs	r0, #96	@ 0x60
 8001836:	f001 fd41 	bl	80032bc <HAL_NVIC_DisableIRQ>
}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40005400 	.word	0x40005400
 8001848:	40023800 	.word	0x40023800
 800184c:	40020400 	.word	0x40020400
 8001850:	40006000 	.word	0x40006000
 8001854:	40021400 	.word	0x40021400

08001858 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08e      	sub	sp, #56	@ 0x38
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001860:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a80      	ldr	r2, [pc, #512]	@ (8001a78 <HAL_SPI_MspInit+0x220>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d17a      	bne.n	8001970 <HAL_SPI_MspInit+0x118>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800187a:	4b80      	ldr	r3, [pc, #512]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 800187c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800187e:	4a7f      	ldr	r2, [pc, #508]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 8001880:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001884:	6453      	str	r3, [r2, #68]	@ 0x44
 8001886:	4b7d      	ldr	r3, [pc, #500]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 8001888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800188a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800188e:	623b      	str	r3, [r7, #32]
 8001890:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	4b7a      	ldr	r3, [pc, #488]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	4a79      	ldr	r2, [pc, #484]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	6313      	str	r3, [r2, #48]	@ 0x30
 800189e:	4b77      	ldr	r3, [pc, #476]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	61fb      	str	r3, [r7, #28]
 80018a8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018aa:	4b74      	ldr	r3, [pc, #464]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	4a73      	ldr	r2, [pc, #460]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 80018b0:	f043 0302 	orr.w	r3, r3, #2
 80018b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b6:	4b71      	ldr	r3, [pc, #452]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ba:	f003 0302 	and.w	r3, r3, #2
 80018be:	61bb      	str	r3, [r7, #24]
 80018c0:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80018c2:	2360      	movs	r3, #96	@ 0x60
 80018c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c6:	2302      	movs	r3, #2
 80018c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ce:	2303      	movs	r3, #3
 80018d0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80018d2:	2305      	movs	r3, #5
 80018d4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018da:	4619      	mov	r1, r3
 80018dc:	4868      	ldr	r0, [pc, #416]	@ (8001a80 <HAL_SPI_MspInit+0x228>)
 80018de:	f003 ff63 	bl	80057a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80018e2:	2320      	movs	r3, #32
 80018e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e6:	2302      	movs	r3, #2
 80018e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ee:	2303      	movs	r3, #3
 80018f0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80018f2:	2305      	movs	r3, #5
 80018f4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018fa:	4619      	mov	r1, r3
 80018fc:	4861      	ldr	r0, [pc, #388]	@ (8001a84 <HAL_SPI_MspInit+0x22c>)
 80018fe:	f003 ff53 	bl	80057a8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001902:	4b61      	ldr	r3, [pc, #388]	@ (8001a88 <HAL_SPI_MspInit+0x230>)
 8001904:	4a61      	ldr	r2, [pc, #388]	@ (8001a8c <HAL_SPI_MspInit+0x234>)
 8001906:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001908:	4b5f      	ldr	r3, [pc, #380]	@ (8001a88 <HAL_SPI_MspInit+0x230>)
 800190a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800190e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001910:	4b5d      	ldr	r3, [pc, #372]	@ (8001a88 <HAL_SPI_MspInit+0x230>)
 8001912:	2240      	movs	r2, #64	@ 0x40
 8001914:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001916:	4b5c      	ldr	r3, [pc, #368]	@ (8001a88 <HAL_SPI_MspInit+0x230>)
 8001918:	2200      	movs	r2, #0
 800191a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800191c:	4b5a      	ldr	r3, [pc, #360]	@ (8001a88 <HAL_SPI_MspInit+0x230>)
 800191e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001922:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001924:	4b58      	ldr	r3, [pc, #352]	@ (8001a88 <HAL_SPI_MspInit+0x230>)
 8001926:	2200      	movs	r2, #0
 8001928:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800192a:	4b57      	ldr	r3, [pc, #348]	@ (8001a88 <HAL_SPI_MspInit+0x230>)
 800192c:	2200      	movs	r2, #0
 800192e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001930:	4b55      	ldr	r3, [pc, #340]	@ (8001a88 <HAL_SPI_MspInit+0x230>)
 8001932:	2200      	movs	r2, #0
 8001934:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001936:	4b54      	ldr	r3, [pc, #336]	@ (8001a88 <HAL_SPI_MspInit+0x230>)
 8001938:	2200      	movs	r2, #0
 800193a:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800193c:	4b52      	ldr	r3, [pc, #328]	@ (8001a88 <HAL_SPI_MspInit+0x230>)
 800193e:	2200      	movs	r2, #0
 8001940:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001942:	4851      	ldr	r0, [pc, #324]	@ (8001a88 <HAL_SPI_MspInit+0x230>)
 8001944:	f002 f838 	bl	80039b8 <HAL_DMA_Init>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <HAL_SPI_MspInit+0xfa>
    {
      Error_Handler();
 800194e:	f7ff fd15 	bl	800137c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4a4c      	ldr	r2, [pc, #304]	@ (8001a88 <HAL_SPI_MspInit+0x230>)
 8001956:	655a      	str	r2, [r3, #84]	@ 0x54
 8001958:	4a4b      	ldr	r2, [pc, #300]	@ (8001a88 <HAL_SPI_MspInit+0x230>)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 6, 0);
 800195e:	2200      	movs	r2, #0
 8001960:	2106      	movs	r1, #6
 8001962:	2023      	movs	r0, #35	@ 0x23
 8001964:	f001 fc80 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001968:	2023      	movs	r0, #35	@ 0x23
 800196a:	f001 fc99 	bl	80032a0 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 800196e:	e07e      	b.n	8001a6e <HAL_SPI_MspInit+0x216>
  else if(hspi->Instance==SPI2)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a46      	ldr	r2, [pc, #280]	@ (8001a90 <HAL_SPI_MspInit+0x238>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d179      	bne.n	8001a6e <HAL_SPI_MspInit+0x216>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800197a:	4b40      	ldr	r3, [pc, #256]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197e:	4a3f      	ldr	r2, [pc, #252]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 8001980:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001984:	6413      	str	r3, [r2, #64]	@ 0x40
 8001986:	4b3d      	ldr	r3, [pc, #244]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001992:	4b3a      	ldr	r3, [pc, #232]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	4a39      	ldr	r2, [pc, #228]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 8001998:	f043 0304 	orr.w	r3, r3, #4
 800199c:	6313      	str	r3, [r2, #48]	@ 0x30
 800199e:	4b37      	ldr	r3, [pc, #220]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	f003 0304 	and.w	r3, r3, #4
 80019a6:	613b      	str	r3, [r7, #16]
 80019a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019aa:	4b34      	ldr	r3, [pc, #208]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	4a33      	ldr	r2, [pc, #204]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 80019b0:	f043 0302 	orr.w	r3, r3, #2
 80019b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b6:	4b31      	ldr	r3, [pc, #196]	@ (8001a7c <HAL_SPI_MspInit+0x224>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019c2:	230c      	movs	r3, #12
 80019c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c6:	2302      	movs	r3, #2
 80019c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ca:	2300      	movs	r3, #0
 80019cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ce:	2303      	movs	r3, #3
 80019d0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019d2:	2305      	movs	r3, #5
 80019d4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019da:	4619      	mov	r1, r3
 80019dc:	482d      	ldr	r0, [pc, #180]	@ (8001a94 <HAL_SPI_MspInit+0x23c>)
 80019de:	f003 fee3 	bl	80057a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80019e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e8:	2302      	movs	r3, #2
 80019ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f0:	2303      	movs	r3, #3
 80019f2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80019f4:	2305      	movs	r3, #5
 80019f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019fc:	4619      	mov	r1, r3
 80019fe:	4821      	ldr	r0, [pc, #132]	@ (8001a84 <HAL_SPI_MspInit+0x22c>)
 8001a00:	f003 fed2 	bl	80057a8 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001a04:	4b24      	ldr	r3, [pc, #144]	@ (8001a98 <HAL_SPI_MspInit+0x240>)
 8001a06:	4a25      	ldr	r2, [pc, #148]	@ (8001a9c <HAL_SPI_MspInit+0x244>)
 8001a08:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001a0a:	4b23      	ldr	r3, [pc, #140]	@ (8001a98 <HAL_SPI_MspInit+0x240>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a10:	4b21      	ldr	r3, [pc, #132]	@ (8001a98 <HAL_SPI_MspInit+0x240>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a16:	4b20      	ldr	r3, [pc, #128]	@ (8001a98 <HAL_SPI_MspInit+0x240>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001a98 <HAL_SPI_MspInit+0x240>)
 8001a1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a22:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a24:	4b1c      	ldr	r3, [pc, #112]	@ (8001a98 <HAL_SPI_MspInit+0x240>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a98 <HAL_SPI_MspInit+0x240>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001a30:	4b19      	ldr	r3, [pc, #100]	@ (8001a98 <HAL_SPI_MspInit+0x240>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a36:	4b18      	ldr	r3, [pc, #96]	@ (8001a98 <HAL_SPI_MspInit+0x240>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a3c:	4b16      	ldr	r3, [pc, #88]	@ (8001a98 <HAL_SPI_MspInit+0x240>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001a42:	4815      	ldr	r0, [pc, #84]	@ (8001a98 <HAL_SPI_MspInit+0x240>)
 8001a44:	f001 ffb8 	bl	80039b8 <HAL_DMA_Init>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <HAL_SPI_MspInit+0x1fa>
      Error_Handler();
 8001a4e:	f7ff fc95 	bl	800137c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a10      	ldr	r2, [pc, #64]	@ (8001a98 <HAL_SPI_MspInit+0x240>)
 8001a56:	659a      	str	r2, [r3, #88]	@ 0x58
 8001a58:	4a0f      	ldr	r2, [pc, #60]	@ (8001a98 <HAL_SPI_MspInit+0x240>)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 6, 0);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2106      	movs	r1, #6
 8001a62:	2024      	movs	r0, #36	@ 0x24
 8001a64:	f001 fc00 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001a68:	2024      	movs	r0, #36	@ 0x24
 8001a6a:	f001 fc19 	bl	80032a0 <HAL_NVIC_EnableIRQ>
}
 8001a6e:	bf00      	nop
 8001a70:	3738      	adds	r7, #56	@ 0x38
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40013000 	.word	0x40013000
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	40020000 	.word	0x40020000
 8001a84:	40020400 	.word	0x40020400
 8001a88:	20000498 	.word	0x20000498
 8001a8c:	40026458 	.word	0x40026458
 8001a90:	40003800 	.word	0x40003800
 8001a94:	40020800 	.word	0x40020800
 8001a98:	200004f8 	.word	0x200004f8
 8001a9c:	40026058 	.word	0x40026058

08001aa0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae4 <HAL_TIM_Base_MspInit+0x44>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d113      	bne.n	8001ada <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae8 <HAL_TIM_Base_MspInit+0x48>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ae8 <HAL_TIM_Base_MspInit+0x48>)
 8001ab8:	f043 0320 	orr.w	r3, r3, #32
 8001abc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001abe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae8 <HAL_TIM_Base_MspInit+0x48>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac2:	f003 0320 	and.w	r3, r3, #32
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8001aca:	2200      	movs	r2, #0
 8001acc:	2105      	movs	r1, #5
 8001ace:	2037      	movs	r0, #55	@ 0x37
 8001ad0:	f001 fbca 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001ad4:	2037      	movs	r0, #55	@ 0x37
 8001ad6:	f001 fbe3 	bl	80032a0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 8001ada:	bf00      	nop
 8001adc:	3710      	adds	r7, #16
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40001400 	.word	0x40001400
 8001ae8:	40023800 	.word	0x40023800

08001aec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b0b0      	sub	sp, #192	@ 0xc0
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	60da      	str	r2, [r3, #12]
 8001b02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b04:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b08:	2284      	movs	r2, #132	@ 0x84
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f01c fce7 	bl	801e4e0 <memset>
  if(huart->Instance==UART4)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4aaf      	ldr	r2, [pc, #700]	@ (8001dd4 <HAL_UART_MspInit+0x2e8>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	f040 8095 	bne.w	8001c48 <HAL_UART_MspInit+0x15c>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001b1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b22:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_SYSCLK;
 8001b24:	2340      	movs	r3, #64	@ 0x40
 8001b26:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b28:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f007 f8a3 	bl	8008c78 <HAL_RCCEx_PeriphCLKConfig>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8001b38:	f7ff fc20 	bl	800137c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001b3c:	4ba6      	ldr	r3, [pc, #664]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b40:	4aa5      	ldr	r2, [pc, #660]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001b42:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001b46:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b48:	4ba3      	ldr	r3, [pc, #652]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b50:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b54:	4ba0      	ldr	r3, [pc, #640]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b58:	4a9f      	ldr	r2, [pc, #636]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001b5a:	f043 0301 	orr.w	r3, r3, #1
 8001b5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b60:	4b9d      	ldr	r3, [pc, #628]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b64:	f003 0301 	and.w	r3, r3, #1
 8001b68:	623b      	str	r3, [r7, #32]
 8001b6a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6c:	4b9a      	ldr	r3, [pc, #616]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b70:	4a99      	ldr	r2, [pc, #612]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001b72:	f043 0304 	orr.w	r3, r3, #4
 8001b76:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b78:	4b97      	ldr	r3, [pc, #604]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7c:	f003 0304 	and.w	r3, r3, #4
 8001b80:	61fb      	str	r3, [r7, #28]
 8001b82:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0/WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b84:	2301      	movs	r3, #1
 8001b86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b90:	2300      	movs	r3, #0
 8001b92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b96:	2303      	movs	r3, #3
 8001b98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001b9c:	2308      	movs	r3, #8
 8001b9e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	488c      	ldr	r0, [pc, #560]	@ (8001ddc <HAL_UART_MspInit+0x2f0>)
 8001baa:	f003 fdfd 	bl	80057a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001bae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001bb2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001bc8:	2308      	movs	r3, #8
 8001bca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bce:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4882      	ldr	r0, [pc, #520]	@ (8001de0 <HAL_UART_MspInit+0x2f4>)
 8001bd6:	f003 fde7 	bl	80057a8 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001bda:	4b82      	ldr	r3, [pc, #520]	@ (8001de4 <HAL_UART_MspInit+0x2f8>)
 8001bdc:	4a82      	ldr	r2, [pc, #520]	@ (8001de8 <HAL_UART_MspInit+0x2fc>)
 8001bde:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8001be0:	4b80      	ldr	r3, [pc, #512]	@ (8001de4 <HAL_UART_MspInit+0x2f8>)
 8001be2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001be6:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001be8:	4b7e      	ldr	r3, [pc, #504]	@ (8001de4 <HAL_UART_MspInit+0x2f8>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bee:	4b7d      	ldr	r3, [pc, #500]	@ (8001de4 <HAL_UART_MspInit+0x2f8>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001bf4:	4b7b      	ldr	r3, [pc, #492]	@ (8001de4 <HAL_UART_MspInit+0x2f8>)
 8001bf6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bfa:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bfc:	4b79      	ldr	r3, [pc, #484]	@ (8001de4 <HAL_UART_MspInit+0x2f8>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c02:	4b78      	ldr	r3, [pc, #480]	@ (8001de4 <HAL_UART_MspInit+0x2f8>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8001c08:	4b76      	ldr	r3, [pc, #472]	@ (8001de4 <HAL_UART_MspInit+0x2f8>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c0e:	4b75      	ldr	r3, [pc, #468]	@ (8001de4 <HAL_UART_MspInit+0x2f8>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c14:	4b73      	ldr	r3, [pc, #460]	@ (8001de4 <HAL_UART_MspInit+0x2f8>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001c1a:	4872      	ldr	r0, [pc, #456]	@ (8001de4 <HAL_UART_MspInit+0x2f8>)
 8001c1c:	f001 fecc 	bl	80039b8 <HAL_DMA_Init>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8001c26:	f7ff fba9 	bl	800137c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a6d      	ldr	r2, [pc, #436]	@ (8001de4 <HAL_UART_MspInit+0x2f8>)
 8001c2e:	675a      	str	r2, [r3, #116]	@ 0x74
 8001c30:	4a6c      	ldr	r2, [pc, #432]	@ (8001de4 <HAL_UART_MspInit+0x2f8>)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 6, 0);
 8001c36:	2200      	movs	r2, #0
 8001c38:	2106      	movs	r1, #6
 8001c3a:	2034      	movs	r0, #52	@ 0x34
 8001c3c:	f001 fb14 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001c40:	2034      	movs	r0, #52	@ 0x34
 8001c42:	f001 fb2d 	bl	80032a0 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001c46:	e0c0      	b.n	8001dca <HAL_UART_MspInit+0x2de>
  else if(huart->Instance==USART2)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a67      	ldr	r2, [pc, #412]	@ (8001dec <HAL_UART_MspInit+0x300>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d171      	bne.n	8001d36 <HAL_UART_MspInit+0x24a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c52:	2380      	movs	r3, #128	@ 0x80
 8001c54:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001c56:	2304      	movs	r3, #4
 8001c58:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f007 f80a 	bl	8008c78 <HAL_RCCEx_PeriphCLKConfig>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <HAL_UART_MspInit+0x182>
      Error_Handler();
 8001c6a:	f7ff fb87 	bl	800137c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c6e:	4b5a      	ldr	r3, [pc, #360]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c72:	4a59      	ldr	r2, [pc, #356]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001c74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c7a:	4b57      	ldr	r3, [pc, #348]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c82:	61bb      	str	r3, [r7, #24]
 8001c84:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c86:	4b54      	ldr	r3, [pc, #336]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	4a53      	ldr	r2, [pc, #332]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001c8c:	f043 0308 	orr.w	r3, r3, #8
 8001c90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c92:	4b51      	ldr	r3, [pc, #324]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	f003 0308 	and.w	r3, r3, #8
 8001c9a:	617b      	str	r3, [r7, #20]
 8001c9c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001c9e:	2360      	movs	r3, #96	@ 0x60
 8001ca0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cb6:	2307      	movs	r3, #7
 8001cb8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cbc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	484b      	ldr	r0, [pc, #300]	@ (8001df0 <HAL_UART_MspInit+0x304>)
 8001cc4:	f003 fd70 	bl	80057a8 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001cc8:	4b4a      	ldr	r3, [pc, #296]	@ (8001df4 <HAL_UART_MspInit+0x308>)
 8001cca:	4a4b      	ldr	r2, [pc, #300]	@ (8001df8 <HAL_UART_MspInit+0x30c>)
 8001ccc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001cce:	4b49      	ldr	r3, [pc, #292]	@ (8001df4 <HAL_UART_MspInit+0x308>)
 8001cd0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001cd4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001cd6:	4b47      	ldr	r3, [pc, #284]	@ (8001df4 <HAL_UART_MspInit+0x308>)
 8001cd8:	2240      	movs	r2, #64	@ 0x40
 8001cda:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cdc:	4b45      	ldr	r3, [pc, #276]	@ (8001df4 <HAL_UART_MspInit+0x308>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ce2:	4b44      	ldr	r3, [pc, #272]	@ (8001df4 <HAL_UART_MspInit+0x308>)
 8001ce4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ce8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001cea:	4b42      	ldr	r3, [pc, #264]	@ (8001df4 <HAL_UART_MspInit+0x308>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001cf0:	4b40      	ldr	r3, [pc, #256]	@ (8001df4 <HAL_UART_MspInit+0x308>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001cf6:	4b3f      	ldr	r3, [pc, #252]	@ (8001df4 <HAL_UART_MspInit+0x308>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001cfc:	4b3d      	ldr	r3, [pc, #244]	@ (8001df4 <HAL_UART_MspInit+0x308>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d02:	4b3c      	ldr	r3, [pc, #240]	@ (8001df4 <HAL_UART_MspInit+0x308>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001d08:	483a      	ldr	r0, [pc, #232]	@ (8001df4 <HAL_UART_MspInit+0x308>)
 8001d0a:	f001 fe55 	bl	80039b8 <HAL_DMA_Init>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <HAL_UART_MspInit+0x22c>
      Error_Handler();
 8001d14:	f7ff fb32 	bl	800137c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a36      	ldr	r2, [pc, #216]	@ (8001df4 <HAL_UART_MspInit+0x308>)
 8001d1c:	671a      	str	r2, [r3, #112]	@ 0x70
 8001d1e:	4a35      	ldr	r2, [pc, #212]	@ (8001df4 <HAL_UART_MspInit+0x308>)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8001d24:	2200      	movs	r2, #0
 8001d26:	2106      	movs	r1, #6
 8001d28:	2026      	movs	r0, #38	@ 0x26
 8001d2a:	f001 fa9d 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d2e:	2026      	movs	r0, #38	@ 0x26
 8001d30:	f001 fab6 	bl	80032a0 <HAL_NVIC_EnableIRQ>
}
 8001d34:	e049      	b.n	8001dca <HAL_UART_MspInit+0x2de>
  else if(huart->Instance==USART3)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a30      	ldr	r2, [pc, #192]	@ (8001dfc <HAL_UART_MspInit+0x310>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d144      	bne.n	8001dca <HAL_UART_MspInit+0x2de>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001d40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d44:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001d46:	2300      	movs	r3, #0
 8001d48:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d4a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f006 ff92 	bl	8008c78 <HAL_RCCEx_PeriphCLKConfig>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <HAL_UART_MspInit+0x272>
      Error_Handler();
 8001d5a:	f7ff fb0f 	bl	800137c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d62:	4a1d      	ldr	r2, [pc, #116]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001d64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d68:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d6a:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d72:	613b      	str	r3, [r7, #16]
 8001d74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d76:	4b18      	ldr	r3, [pc, #96]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7a:	4a17      	ldr	r2, [pc, #92]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001d7c:	f043 0308 	orr.w	r3, r3, #8
 8001d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d82:	4b15      	ldr	r3, [pc, #84]	@ (8001dd8 <HAL_UART_MspInit+0x2ec>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d86:	f003 0308 	and.w	r3, r3, #8
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001d8e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d96:	2302      	movs	r3, #2
 8001d98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da2:	2303      	movs	r3, #3
 8001da4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001da8:	2307      	movs	r3, #7
 8001daa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dae:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001db2:	4619      	mov	r1, r3
 8001db4:	480e      	ldr	r0, [pc, #56]	@ (8001df0 <HAL_UART_MspInit+0x304>)
 8001db6:	f003 fcf7 	bl	80057a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	2105      	movs	r1, #5
 8001dbe:	2027      	movs	r0, #39	@ 0x27
 8001dc0:	f001 fa52 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001dc4:	2027      	movs	r0, #39	@ 0x27
 8001dc6:	f001 fa6b 	bl	80032a0 <HAL_NVIC_EnableIRQ>
}
 8001dca:	bf00      	nop
 8001dcc:	37c0      	adds	r7, #192	@ 0xc0
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	40004c00 	.word	0x40004c00
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40020000 	.word	0x40020000
 8001de0:	40020800 	.word	0x40020800
 8001de4:	2000073c 	.word	0x2000073c
 8001de8:	40026040 	.word	0x40026040
 8001dec:	40004400 	.word	0x40004400
 8001df0:	40020c00 	.word	0x40020c00
 8001df4:	2000079c 	.word	0x2000079c
 8001df8:	400260a0 	.word	0x400260a0
 8001dfc:	40004800 	.word	0x40004800

08001e00 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b0ac      	sub	sp, #176	@ 0xb0
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e08:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e18:	f107 0318 	add.w	r3, r7, #24
 8001e1c:	2284      	movs	r2, #132	@ 0x84
 8001e1e:	2100      	movs	r1, #0
 8001e20:	4618      	mov	r0, r3
 8001e22:	f01c fb5d 	bl	801e4e0 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e2e:	d159      	bne.n	8001ee4 <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001e30:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001e34:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e3c:	f107 0318 	add.w	r3, r7, #24
 8001e40:	4618      	mov	r0, r3
 8001e42:	f006 ff19 	bl	8008c78 <HAL_RCCEx_PeriphCLKConfig>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001e4c:	f7ff fa96 	bl	800137c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e50:	4b26      	ldr	r3, [pc, #152]	@ (8001eec <HAL_PCD_MspInit+0xec>)
 8001e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e54:	4a25      	ldr	r2, [pc, #148]	@ (8001eec <HAL_PCD_MspInit+0xec>)
 8001e56:	f043 0301 	orr.w	r3, r3, #1
 8001e5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5c:	4b23      	ldr	r3, [pc, #140]	@ (8001eec <HAL_PCD_MspInit+0xec>)
 8001e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e60:	f003 0301 	and.w	r3, r3, #1
 8001e64:	617b      	str	r3, [r7, #20]
 8001e66:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001e68:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001e6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e70:	2302      	movs	r3, #2
 8001e72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e76:	2300      	movs	r3, #0
 8001e78:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001e82:	230a      	movs	r3, #10
 8001e84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e88:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	4818      	ldr	r0, [pc, #96]	@ (8001ef0 <HAL_PCD_MspInit+0xf0>)
 8001e90:	f003 fc8a 	bl	80057a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001e94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001ea8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001eac:	4619      	mov	r1, r3
 8001eae:	4810      	ldr	r0, [pc, #64]	@ (8001ef0 <HAL_PCD_MspInit+0xf0>)
 8001eb0:	f003 fc7a 	bl	80057a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001eb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001eec <HAL_PCD_MspInit+0xec>)
 8001eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eb8:	4a0c      	ldr	r2, [pc, #48]	@ (8001eec <HAL_PCD_MspInit+0xec>)
 8001eba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ebe:	6353      	str	r3, [r2, #52]	@ 0x34
 8001ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8001eec <HAL_PCD_MspInit+0xec>)
 8001ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ec8:	613b      	str	r3, [r7, #16]
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	4b07      	ldr	r3, [pc, #28]	@ (8001eec <HAL_PCD_MspInit+0xec>)
 8001ece:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed0:	4a06      	ldr	r2, [pc, #24]	@ (8001eec <HAL_PCD_MspInit+0xec>)
 8001ed2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ed6:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ed8:	4b04      	ldr	r3, [pc, #16]	@ (8001eec <HAL_PCD_MspInit+0xec>)
 8001eda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001edc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ee0:	60fb      	str	r3, [r7, #12]
 8001ee2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001ee4:	bf00      	nop
 8001ee6:	37b0      	adds	r7, #176	@ 0xb0
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	40020000 	.word	0x40020000

08001ef4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b08e      	sub	sp, #56	@ 0x38
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001efc:	2300      	movs	r3, #0
 8001efe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001f00:	2300      	movs	r3, #0
 8001f02:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001f04:	4b33      	ldr	r3, [pc, #204]	@ (8001fd4 <HAL_InitTick+0xe0>)
 8001f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f08:	4a32      	ldr	r2, [pc, #200]	@ (8001fd4 <HAL_InitTick+0xe0>)
 8001f0a:	f043 0310 	orr.w	r3, r3, #16
 8001f0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f10:	4b30      	ldr	r3, [pc, #192]	@ (8001fd4 <HAL_InitTick+0xe0>)
 8001f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f14:	f003 0310 	and.w	r3, r3, #16
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f1c:	f107 0210 	add.w	r2, r7, #16
 8001f20:	f107 0314 	add.w	r3, r7, #20
 8001f24:	4611      	mov	r1, r2
 8001f26:	4618      	mov	r0, r3
 8001f28:	f006 fe74 	bl	8008c14 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001f2c:	6a3b      	ldr	r3, [r7, #32]
 8001f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d103      	bne.n	8001f3e <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001f36:	f006 fe45 	bl	8008bc4 <HAL_RCC_GetPCLK1Freq>
 8001f3a:	6378      	str	r0, [r7, #52]	@ 0x34
 8001f3c:	e004      	b.n	8001f48 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001f3e:	f006 fe41 	bl	8008bc4 <HAL_RCC_GetPCLK1Freq>
 8001f42:	4603      	mov	r3, r0
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f4a:	4a23      	ldr	r2, [pc, #140]	@ (8001fd8 <HAL_InitTick+0xe4>)
 8001f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f50:	0c9b      	lsrs	r3, r3, #18
 8001f52:	3b01      	subs	r3, #1
 8001f54:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001f56:	4b21      	ldr	r3, [pc, #132]	@ (8001fdc <HAL_InitTick+0xe8>)
 8001f58:	4a21      	ldr	r2, [pc, #132]	@ (8001fe0 <HAL_InitTick+0xec>)
 8001f5a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001fdc <HAL_InitTick+0xe8>)
 8001f5e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f62:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001f64:	4a1d      	ldr	r2, [pc, #116]	@ (8001fdc <HAL_InitTick+0xe8>)
 8001f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f68:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001f6a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fdc <HAL_InitTick+0xe8>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f70:	4b1a      	ldr	r3, [pc, #104]	@ (8001fdc <HAL_InitTick+0xe8>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f76:	4b19      	ldr	r3, [pc, #100]	@ (8001fdc <HAL_InitTick+0xe8>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001f7c:	4817      	ldr	r0, [pc, #92]	@ (8001fdc <HAL_InitTick+0xe8>)
 8001f7e:	f009 f847 	bl	800b010 <HAL_TIM_Base_Init>
 8001f82:	4603      	mov	r3, r0
 8001f84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001f88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d11b      	bne.n	8001fc8 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001f90:	4812      	ldr	r0, [pc, #72]	@ (8001fdc <HAL_InitTick+0xe8>)
 8001f92:	f009 f895 	bl	800b0c0 <HAL_TIM_Base_Start_IT>
 8001f96:	4603      	mov	r3, r0
 8001f98:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001f9c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d111      	bne.n	8001fc8 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001fa4:	2036      	movs	r0, #54	@ 0x36
 8001fa6:	f001 f97b 	bl	80032a0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2b0f      	cmp	r3, #15
 8001fae:	d808      	bhi.n	8001fc2 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	6879      	ldr	r1, [r7, #4]
 8001fb4:	2036      	movs	r0, #54	@ 0x36
 8001fb6:	f001 f957 	bl	8003268 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fba:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe4 <HAL_InitTick+0xf0>)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6013      	str	r3, [r2, #0]
 8001fc0:	e002      	b.n	8001fc8 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001fc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3738      	adds	r7, #56	@ 0x38
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	431bde83 	.word	0x431bde83
 8001fdc:	20000d20 	.word	0x20000d20
 8001fe0:	40001000 	.word	0x40001000
 8001fe4:	20000004 	.word	0x20000004

08001fe8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fec:	bf00      	nop
 8001fee:	e7fd      	b.n	8001fec <NMI_Handler+0x4>

08001ff0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	printf("!!! HARD FAULT HANDLER !!!\n\r");
 8001ff6:	4809      	ldr	r0, [pc, #36]	@ (800201c <HardFault_Handler+0x2c>)
 8001ff8:	f01c f91a 	bl	801e230 <iprintf>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
    // RED LED toggle for visual indication
  	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8001ffc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002000:	4807      	ldr	r0, [pc, #28]	@ (8002020 <HardFault_Handler+0x30>)
 8002002:	f003 fea2 	bl	8005d4a <HAL_GPIO_TogglePin>
  	for(volatile int i=0; i<1000000; i++);
 8002006:	2300      	movs	r3, #0
 8002008:	607b      	str	r3, [r7, #4]
 800200a:	e002      	b.n	8002012 <HardFault_Handler+0x22>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3301      	adds	r3, #1
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a03      	ldr	r2, [pc, #12]	@ (8002024 <HardFault_Handler+0x34>)
 8002016:	4293      	cmp	r3, r2
 8002018:	ddf8      	ble.n	800200c <HardFault_Handler+0x1c>
  	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800201a:	e7ef      	b.n	8001ffc <HardFault_Handler+0xc>
 800201c:	0801f370 	.word	0x0801f370
 8002020:	40020400 	.word	0x40020400
 8002024:	000f423f 	.word	0x000f423f

08002028 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	  printf("!!! HARD FAULT HANDLER !!!\n\r");
 800202c:	4802      	ldr	r0, [pc, #8]	@ (8002038 <MemManage_Handler+0x10>)
 800202e:	f01c f8ff 	bl	801e230 <iprintf>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002032:	bf00      	nop
 8002034:	e7fd      	b.n	8002032 <MemManage_Handler+0xa>
 8002036:	bf00      	nop
 8002038:	0801f370 	.word	0x0801f370

0800203c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	  printf("!!! HARD FAULT HANDLER !!!\n\r");
 8002040:	4802      	ldr	r0, [pc, #8]	@ (800204c <BusFault_Handler+0x10>)
 8002042:	f01c f8f5 	bl	801e230 <iprintf>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002046:	bf00      	nop
 8002048:	e7fd      	b.n	8002046 <BusFault_Handler+0xa>
 800204a:	bf00      	nop
 800204c:	0801f370 	.word	0x0801f370

08002050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002054:	bf00      	nop
 8002056:	e7fd      	b.n	8002054 <UsageFault_Handler+0x4>

08002058 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800205c:	bf00      	nop
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr

08002066 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002066:	b480      	push	{r7}
 8002068:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800206a:	bf00      	nop
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002078:	4802      	ldr	r0, [pc, #8]	@ (8002084 <DMA1_Stream0_IRQHandler+0x10>)
 800207a:	f001 fe9b 	bl	8003db4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	20000310 	.word	0x20000310

08002088 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800208c:	4802      	ldr	r0, [pc, #8]	@ (8002098 <DMA1_Stream2_IRQHandler+0x10>)
 800208e:	f001 fe91 	bl	8003db4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002092:	bf00      	nop
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	2000073c 	.word	0x2000073c

0800209c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80020a0:	4802      	ldr	r0, [pc, #8]	@ (80020ac <DMA1_Stream3_IRQHandler+0x10>)
 80020a2:	f001 fe87 	bl	8003db4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	200004f8 	.word	0x200004f8

080020b0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 80020b4:	4802      	ldr	r0, [pc, #8]	@ (80020c0 <DMA1_Stream5_IRQHandler+0x10>)
 80020b6:	f001 fe7d 	bl	8003db4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80020ba:	bf00      	nop
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	20000370 	.word	0x20000370

080020c4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80020c8:	4802      	ldr	r0, [pc, #8]	@ (80020d4 <DMA1_Stream6_IRQHandler+0x10>)
 80020ca:	f001 fe73 	bl	8003db4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	2000079c 	.word	0x2000079c

080020d8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80020dc:	4802      	ldr	r0, [pc, #8]	@ (80020e8 <ADC_IRQHandler+0x10>)
 80020de:	f000 fc57 	bl	8002990 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	200001e8 	.word	0x200001e8

080020ec <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80020f0:	4802      	ldr	r0, [pc, #8]	@ (80020fc <I2C1_EV_IRQHandler+0x10>)
 80020f2:	f004 f9dd 	bl	80064b0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80020f6:	bf00      	nop
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	20000268 	.word	0x20000268

08002100 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002104:	4802      	ldr	r0, [pc, #8]	@ (8002110 <I2C1_ER_IRQHandler+0x10>)
 8002106:	f004 f9ed 	bl	80064e4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000268 	.word	0x20000268

08002114 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002118:	4802      	ldr	r0, [pc, #8]	@ (8002124 <SPI1_IRQHandler+0x10>)
 800211a:	f007 fecb 	bl	8009eb4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	200003d0 	.word	0x200003d0

08002128 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800212c:	4802      	ldr	r0, [pc, #8]	@ (8002138 <SPI2_IRQHandler+0x10>)
 800212e:	f007 fec1 	bl	8009eb4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	20000434 	.word	0x20000434

0800213c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002140:	4802      	ldr	r0, [pc, #8]	@ (800214c <USART2_IRQHandler+0x10>)
 8002142:	f009 fdb3 	bl	800bcac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	2000062c 	.word	0x2000062c

08002150 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002154:	4802      	ldr	r0, [pc, #8]	@ (8002160 <USART3_IRQHandler+0x10>)
 8002156:	f009 fda9 	bl	800bcac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	200006b4 	.word	0x200006b4

08002164 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8002168:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800216c:	f003 fe08 	bl	8005d80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002170:	bf00      	nop
 8002172:	bd80      	pop	{r7, pc}

08002174 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002178:	4802      	ldr	r0, [pc, #8]	@ (8002184 <UART4_IRQHandler+0x10>)
 800217a:	f009 fd97 	bl	800bcac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	200005a4 	.word	0x200005a4

08002188 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 800218c:	4b06      	ldr	r3, [pc, #24]	@ (80021a8 <TIM6_DAC_IRQHandler+0x20>)
 800218e:	791b      	ldrb	r3, [r3, #4]
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b00      	cmp	r3, #0
 8002194:	d002      	beq.n	800219c <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 8002196:	4804      	ldr	r0, [pc, #16]	@ (80021a8 <TIM6_DAC_IRQHandler+0x20>)
 8002198:	f001 fb21 	bl	80037de <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 800219c:	4803      	ldr	r0, [pc, #12]	@ (80021ac <TIM6_DAC_IRQHandler+0x24>)
 800219e:	f009 f837 	bl	800b210 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000254 	.word	0x20000254
 80021ac:	20000d20 	.word	0x20000d20

080021b0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80021b4:	4802      	ldr	r0, [pc, #8]	@ (80021c0 <TIM7_IRQHandler+0x10>)
 80021b6:	f009 f82b 	bl	800b210 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80021ba:	bf00      	nop
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	20000558 	.word	0x20000558

080021c4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80021c8:	4802      	ldr	r0, [pc, #8]	@ (80021d4 <DMA2_Stream3_IRQHandler+0x10>)
 80021ca:	f001 fdf3 	bl	8003db4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	20000498 	.word	0x20000498

080021d8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */
//	printf("ETH_IRQHandler was called\n\r");
  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80021dc:	4802      	ldr	r0, [pc, #8]	@ (80021e8 <ETH_IRQHandler+0x10>)
 80021de:	f002 fbfb 	bl	80049d8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80021e2:	bf00      	nop
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	2000a0f8 	.word	0x2000a0f8

080021ec <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80021f0:	4802      	ldr	r0, [pc, #8]	@ (80021fc <ETH_WKUP_IRQHandler+0x10>)
 80021f2:	f002 fbf1 	bl	80049d8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 80021f6:	bf00      	nop
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	2000a0f8 	.word	0x2000a0f8

08002200 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8002204:	bf00      	nop
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
	...

08002210 <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt.
  */
void I2C4_EV_IRQHandler(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 8002214:	4802      	ldr	r0, [pc, #8]	@ (8002220 <I2C4_EV_IRQHandler+0x10>)
 8002216:	f004 f94b 	bl	80064b0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	200002bc 	.word	0x200002bc

08002224 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 8002228:	4802      	ldr	r0, [pc, #8]	@ (8002234 <I2C4_ER_IRQHandler+0x10>)
 800222a:	f004 f95b 	bl	80064e4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	200002bc 	.word	0x200002bc

08002238 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  return 1;
 800223c:	2301      	movs	r3, #1
}
 800223e:	4618      	mov	r0, r3
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <_kill>:

int _kill(int pid, int sig)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002252:	4b05      	ldr	r3, [pc, #20]	@ (8002268 <_kill+0x20>)
 8002254:	2216      	movs	r2, #22
 8002256:	601a      	str	r2, [r3, #0]
  return -1;
 8002258:	f04f 33ff 	mov.w	r3, #4294967295
}
 800225c:	4618      	mov	r0, r3
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr
 8002268:	20027c8c 	.word	0x20027c8c

0800226c <_exit>:

void _exit (int status)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002274:	f04f 31ff 	mov.w	r1, #4294967295
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f7ff ffe5 	bl	8002248 <_kill>
  while (1) {}    /* Make sure we hang here */
 800227e:	bf00      	nop
 8002280:	e7fd      	b.n	800227e <_exit+0x12>

08002282 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b086      	sub	sp, #24
 8002286:	af00      	add	r7, sp, #0
 8002288:	60f8      	str	r0, [r7, #12]
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800228e:	2300      	movs	r3, #0
 8002290:	617b      	str	r3, [r7, #20]
 8002292:	e00a      	b.n	80022aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002294:	f3af 8000 	nop.w
 8002298:	4601      	mov	r1, r0
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	1c5a      	adds	r2, r3, #1
 800229e:	60ba      	str	r2, [r7, #8]
 80022a0:	b2ca      	uxtb	r2, r1
 80022a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	3301      	adds	r3, #1
 80022a8:	617b      	str	r3, [r7, #20]
 80022aa:	697a      	ldr	r2, [r7, #20]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	dbf0      	blt.n	8002294 <_read+0x12>
  }

  return len;
 80022b2:	687b      	ldr	r3, [r7, #4]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3718      	adds	r7, #24
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b086      	sub	sp, #24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	60b9      	str	r1, [r7, #8]
 80022c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022c8:	2300      	movs	r3, #0
 80022ca:	617b      	str	r3, [r7, #20]
 80022cc:	e009      	b.n	80022e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	1c5a      	adds	r2, r3, #1
 80022d2:	60ba      	str	r2, [r7, #8]
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7fe ff74 	bl	80011c4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	3301      	adds	r3, #1
 80022e0:	617b      	str	r3, [r7, #20]
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	dbf1      	blt.n	80022ce <_write+0x12>
  }
  return len;
 80022ea:	687b      	ldr	r3, [r7, #4]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3718      	adds	r7, #24
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <_close>:

int _close(int file)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002300:	4618      	mov	r0, r3
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800231c:	605a      	str	r2, [r3, #4]
  return 0;
 800231e:	2300      	movs	r3, #0
}
 8002320:	4618      	mov	r0, r3
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <_isatty>:

int _isatty(int file)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002334:	2301      	movs	r3, #1
}
 8002336:	4618      	mov	r0, r3
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002342:	b480      	push	{r7}
 8002344:	b085      	sub	sp, #20
 8002346:	af00      	add	r7, sp, #0
 8002348:	60f8      	str	r0, [r7, #12]
 800234a:	60b9      	str	r1, [r7, #8]
 800234c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3714      	adds	r7, #20
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800235c:	b480      	push	{r7}
 800235e:	b087      	sub	sp, #28
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002364:	4a14      	ldr	r2, [pc, #80]	@ (80023b8 <_sbrk+0x5c>)
 8002366:	4b15      	ldr	r3, [pc, #84]	@ (80023bc <_sbrk+0x60>)
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002370:	4b13      	ldr	r3, [pc, #76]	@ (80023c0 <_sbrk+0x64>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d102      	bne.n	800237e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002378:	4b11      	ldr	r3, [pc, #68]	@ (80023c0 <_sbrk+0x64>)
 800237a:	4a12      	ldr	r2, [pc, #72]	@ (80023c4 <_sbrk+0x68>)
 800237c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800237e:	4b10      	ldr	r3, [pc, #64]	@ (80023c0 <_sbrk+0x64>)
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4413      	add	r3, r2
 8002386:	693a      	ldr	r2, [r7, #16]
 8002388:	429a      	cmp	r2, r3
 800238a:	d205      	bcs.n	8002398 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 800238c:	4b0e      	ldr	r3, [pc, #56]	@ (80023c8 <_sbrk+0x6c>)
 800238e:	220c      	movs	r2, #12
 8002390:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002392:	f04f 33ff 	mov.w	r3, #4294967295
 8002396:	e009      	b.n	80023ac <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002398:	4b09      	ldr	r3, [pc, #36]	@ (80023c0 <_sbrk+0x64>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800239e:	4b08      	ldr	r3, [pc, #32]	@ (80023c0 <_sbrk+0x64>)
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4413      	add	r3, r2
 80023a6:	4a06      	ldr	r2, [pc, #24]	@ (80023c0 <_sbrk+0x64>)
 80023a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023aa:	68fb      	ldr	r3, [r7, #12]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	371c      	adds	r7, #28
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr
 80023b8:	20050000 	.word	0x20050000
 80023bc:	00000400 	.word	0x00000400
 80023c0:	20000d6c 	.word	0x20000d6c
 80023c4:	20027ca0 	.word	0x20027ca0
 80023c8:	20027c8c 	.word	0x20027c8c

080023cc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023d0:	4b06      	ldr	r3, [pc, #24]	@ (80023ec <SystemInit+0x20>)
 80023d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d6:	4a05      	ldr	r2, [pc, #20]	@ (80023ec <SystemInit+0x20>)
 80023d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	e000ed00 	.word	0xe000ed00

080023f0 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 80023f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002428 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023f4:	f7ff ffea 	bl	80023cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023f8:	480c      	ldr	r0, [pc, #48]	@ (800242c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023fa:	490d      	ldr	r1, [pc, #52]	@ (8002430 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002434 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002400:	e002      	b.n	8002408 <LoopCopyDataInit>

08002402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002406:	3304      	adds	r3, #4

08002408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800240a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800240c:	d3f9      	bcc.n	8002402 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800240e:	4a0a      	ldr	r2, [pc, #40]	@ (8002438 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002410:	4c0a      	ldr	r4, [pc, #40]	@ (800243c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002414:	e001      	b.n	800241a <LoopFillZerobss>

08002416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002418:	3204      	adds	r2, #4

0800241a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800241a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800241c:	d3fb      	bcc.n	8002416 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800241e:	f01c f90b 	bl	801e638 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002422:	f7fe f8db 	bl	80005dc <main>
  bx  lr    
 8002426:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8002428:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800242c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002430:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8002434:	080226d0 	.word	0x080226d0
  ldr r2, =_sbss
 8002438:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 800243c:	20027c9c 	.word	0x20027c9c

08002440 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002440:	e7fe      	b.n	8002440 <CAN1_RX0_IRQHandler>

08002442 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8002442:	b480      	push	{r7}
 8002444:	b083      	sub	sp, #12
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
 800244a:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00b      	beq.n	800246a <LAN8742_RegisterBusIO+0x28>
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d007      	beq.n	800246a <LAN8742_RegisterBusIO+0x28>
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d003      	beq.n	800246a <LAN8742_RegisterBusIO+0x28>
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	691b      	ldr	r3, [r3, #16]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d102      	bne.n	8002470 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800246a:	f04f 33ff 	mov.w	r3, #4294967295
 800246e:	e014      	b.n	800249a <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	68da      	ldr	r2, [r3, #12]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	689a      	ldr	r2, [r3, #8]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	691a      	ldr	r2, [r3, #16]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b086      	sub	sp, #24
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80024ae:	2300      	movs	r3, #0
 80024b0:	60fb      	str	r3, [r7, #12]
 80024b2:	2300      	movs	r3, #0
 80024b4:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80024b6:	2300      	movs	r3, #0
 80024b8:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d139      	bne.n	8002536 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d002      	beq.n	80024d0 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2220      	movs	r2, #32
 80024d4:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80024d6:	2300      	movs	r3, #0
 80024d8:	617b      	str	r3, [r7, #20]
 80024da:	e01c      	b.n	8002516 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	f107 020c 	add.w	r2, r7, #12
 80024e4:	2112      	movs	r1, #18
 80024e6:	6978      	ldr	r0, [r7, #20]
 80024e8:	4798      	blx	r3
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	da03      	bge.n	80024f8 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80024f0:	f06f 0304 	mvn.w	r3, #4
 80024f4:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80024f6:	e00b      	b.n	8002510 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f003 031f 	and.w	r3, r3, #31
 80024fe:	697a      	ldr	r2, [r7, #20]
 8002500:	429a      	cmp	r2, r3
 8002502:	d105      	bne.n	8002510 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	697a      	ldr	r2, [r7, #20]
 8002508:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800250a:	2300      	movs	r3, #0
 800250c:	613b      	str	r3, [r7, #16]
         break;
 800250e:	e005      	b.n	800251c <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	3301      	adds	r3, #1
 8002514:	617b      	str	r3, [r7, #20]
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	2b1f      	cmp	r3, #31
 800251a:	d9df      	bls.n	80024dc <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2b1f      	cmp	r3, #31
 8002522:	d902      	bls.n	800252a <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002524:	f06f 0302 	mvn.w	r3, #2
 8002528:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d102      	bne.n	8002536 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8002536:	693b      	ldr	r3, [r7, #16]
 }
 8002538:	4618      	mov	r0, r3
 800253a:	3718      	adds	r7, #24
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8002548:	2300      	movs	r3, #0
 800254a:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	695b      	ldr	r3, [r3, #20]
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	6810      	ldr	r0, [r2, #0]
 8002554:	f107 020c 	add.w	r2, r7, #12
 8002558:	2101      	movs	r1, #1
 800255a:	4798      	blx	r3
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	da02      	bge.n	8002568 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002562:	f06f 0304 	mvn.w	r3, #4
 8002566:	e06e      	b.n	8002646 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	695b      	ldr	r3, [r3, #20]
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	6810      	ldr	r0, [r2, #0]
 8002570:	f107 020c 	add.w	r2, r7, #12
 8002574:	2101      	movs	r1, #1
 8002576:	4798      	blx	r3
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	da02      	bge.n	8002584 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 800257e:	f06f 0304 	mvn.w	r3, #4
 8002582:	e060      	b.n	8002646 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f003 0304 	and.w	r3, r3, #4
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 800258e:	2301      	movs	r3, #1
 8002590:	e059      	b.n	8002646 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	695b      	ldr	r3, [r3, #20]
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	6810      	ldr	r0, [r2, #0]
 800259a:	f107 020c 	add.w	r2, r7, #12
 800259e:	2100      	movs	r1, #0
 80025a0:	4798      	blx	r3
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	da02      	bge.n	80025ae <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80025a8:	f06f 0304 	mvn.w	r3, #4
 80025ac:	e04b      	b.n	8002646 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d11b      	bne.n	80025f0 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d006      	beq.n	80025d0 <LAN8742_GetLinkState+0x90>
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80025cc:	2302      	movs	r3, #2
 80025ce:	e03a      	b.n	8002646 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80025da:	2303      	movs	r3, #3
 80025dc:	e033      	b.n	8002646 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80025e8:	2304      	movs	r3, #4
 80025ea:	e02c      	b.n	8002646 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80025ec:	2305      	movs	r3, #5
 80025ee:	e02a      	b.n	8002646 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	695b      	ldr	r3, [r3, #20]
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	6810      	ldr	r0, [r2, #0]
 80025f8:	f107 020c 	add.w	r2, r7, #12
 80025fc:	211f      	movs	r1, #31
 80025fe:	4798      	blx	r3
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	da02      	bge.n	800260c <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8002606:	f06f 0304 	mvn.w	r3, #4
 800260a:	e01c      	b.n	8002646 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d101      	bne.n	800261a <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8002616:	2306      	movs	r3, #6
 8002618:	e015      	b.n	8002646 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f003 031c 	and.w	r3, r3, #28
 8002620:	2b18      	cmp	r3, #24
 8002622:	d101      	bne.n	8002628 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002624:	2302      	movs	r3, #2
 8002626:	e00e      	b.n	8002646 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f003 031c 	and.w	r3, r3, #28
 800262e:	2b08      	cmp	r3, #8
 8002630:	d101      	bne.n	8002636 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002632:	2303      	movs	r3, #3
 8002634:	e007      	b.n	8002646 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f003 031c 	and.w	r3, r3, #28
 800263c:	2b14      	cmp	r3, #20
 800263e:	d101      	bne.n	8002644 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002640:	2304      	movs	r3, #4
 8002642:	e000      	b.n	8002646 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002644:	2305      	movs	r3, #5
    }
  }
}
 8002646:	4618      	mov	r0, r3
 8002648:	3710      	adds	r7, #16
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002652:	2003      	movs	r0, #3
 8002654:	f000 fdfd 	bl	8003252 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002658:	2005      	movs	r0, #5
 800265a:	f7ff fc4b 	bl	8001ef4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800265e:	f7fe fe93 	bl	8001388 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	bd80      	pop	{r7, pc}

08002668 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800266c:	4b06      	ldr	r3, [pc, #24]	@ (8002688 <HAL_IncTick+0x20>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	461a      	mov	r2, r3
 8002672:	4b06      	ldr	r3, [pc, #24]	@ (800268c <HAL_IncTick+0x24>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4413      	add	r3, r2
 8002678:	4a04      	ldr	r2, [pc, #16]	@ (800268c <HAL_IncTick+0x24>)
 800267a:	6013      	str	r3, [r2, #0]
}
 800267c:	bf00      	nop
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	20000008 	.word	0x20000008
 800268c:	20000d70 	.word	0x20000d70

08002690 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  return uwTick;
 8002694:	4b03      	ldr	r3, [pc, #12]	@ (80026a4 <HAL_GetTick+0x14>)
 8002696:	681b      	ldr	r3, [r3, #0]
}
 8002698:	4618      	mov	r0, r3
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	20000d70 	.word	0x20000d70

080026a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026b0:	f7ff ffee 	bl	8002690 <HAL_GetTick>
 80026b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026c0:	d005      	beq.n	80026ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026c2:	4b0a      	ldr	r3, [pc, #40]	@ (80026ec <HAL_Delay+0x44>)
 80026c4:	781b      	ldrb	r3, [r3, #0]
 80026c6:	461a      	mov	r2, r3
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4413      	add	r3, r2
 80026cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026ce:	bf00      	nop
 80026d0:	f7ff ffde 	bl	8002690 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d8f7      	bhi.n	80026d0 <HAL_Delay+0x28>
  {
  }
}
 80026e0:	bf00      	nop
 80026e2:	bf00      	nop
 80026e4:	3710      	adds	r7, #16
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20000008 	.word	0x20000008

080026f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026f8:	2300      	movs	r3, #0
 80026fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e031      	b.n	800276a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270a:	2b00      	cmp	r3, #0
 800270c:	d109      	bne.n	8002722 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7fe fe72 	bl	80013f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002726:	f003 0310 	and.w	r3, r3, #16
 800272a:	2b00      	cmp	r3, #0
 800272c:	d116      	bne.n	800275c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002732:	4b10      	ldr	r3, [pc, #64]	@ (8002774 <HAL_ADC_Init+0x84>)
 8002734:	4013      	ands	r3, r2
 8002736:	f043 0202 	orr.w	r2, r3, #2
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f000 fbb2 	bl	8002ea8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	f023 0303 	bic.w	r3, r3, #3
 8002752:	f043 0201 	orr.w	r2, r3, #1
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	641a      	str	r2, [r3, #64]	@ 0x40
 800275a:	e001      	b.n	8002760 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002768:	7bfb      	ldrb	r3, [r7, #15]
}
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	ffffeefd 	.word	0xffffeefd

08002778 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002786:	2b01      	cmp	r3, #1
 8002788:	d101      	bne.n	800278e <HAL_ADC_Stop+0x16>
 800278a:	2302      	movs	r3, #2
 800278c:	e01f      	b.n	80027ce <HAL_ADC_Stop+0x56>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2201      	movs	r2, #1
 8002792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f022 0201 	bic.w	r2, r2, #1
 80027a4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 0301 	and.w	r3, r3, #1
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d107      	bne.n	80027c4 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027b8:	4b08      	ldr	r3, [pc, #32]	@ (80027dc <HAL_ADC_Stop+0x64>)
 80027ba:	4013      	ands	r3, r2
 80027bc:	f043 0201 	orr.w	r2, r3, #1
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	ffffeefe 	.word	0xffffeefe

080027e0 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80027e8:	2300      	movs	r3, #0
 80027ea:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d101      	bne.n	80027fa <HAL_ADC_Start_IT+0x1a>
 80027f6:	2302      	movs	r3, #2
 80027f8:	e0b5      	b.n	8002966 <HAL_ADC_Start_IT+0x186>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2201      	movs	r2, #1
 80027fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f003 0301 	and.w	r3, r3, #1
 800280c:	2b01      	cmp	r3, #1
 800280e:	d018      	beq.n	8002842 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689a      	ldr	r2, [r3, #8]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f042 0201 	orr.w	r2, r2, #1
 800281e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002820:	4b54      	ldr	r3, [pc, #336]	@ (8002974 <HAL_ADC_Start_IT+0x194>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a54      	ldr	r2, [pc, #336]	@ (8002978 <HAL_ADC_Start_IT+0x198>)
 8002826:	fba2 2303 	umull	r2, r3, r2, r3
 800282a:	0c9a      	lsrs	r2, r3, #18
 800282c:	4613      	mov	r3, r2
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	4413      	add	r3, r2
 8002832:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002834:	e002      	b.n	800283c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	3b01      	subs	r3, #1
 800283a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1f9      	bne.n	8002836 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f003 0301 	and.w	r3, r3, #1
 800284c:	2b01      	cmp	r3, #1
 800284e:	d17d      	bne.n	800294c <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002854:	4b49      	ldr	r3, [pc, #292]	@ (800297c <HAL_ADC_Start_IT+0x19c>)
 8002856:	4013      	ands	r3, r2
 8002858:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800286a:	2b00      	cmp	r3, #0
 800286c:	d007      	beq.n	800287e <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002872:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002876:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002882:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800288a:	d106      	bne.n	800289a <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002890:	f023 0206 	bic.w	r2, r3, #6
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	645a      	str	r2, [r3, #68]	@ 0x44
 8002898:	e002      	b.n	80028a0 <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80028b0:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	6859      	ldr	r1, [r3, #4]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	4b30      	ldr	r3, [pc, #192]	@ (8002980 <HAL_ADC_Start_IT+0x1a0>)
 80028be:	430b      	orrs	r3, r1
 80028c0:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80028c2:	4b30      	ldr	r3, [pc, #192]	@ (8002984 <HAL_ADC_Start_IT+0x1a4>)
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f003 031f 	and.w	r3, r3, #31
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d10f      	bne.n	80028ee <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d143      	bne.n	8002964 <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689a      	ldr	r2, [r3, #8]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80028ea:	609a      	str	r2, [r3, #8]
 80028ec:	e03a      	b.n	8002964 <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a25      	ldr	r2, [pc, #148]	@ (8002988 <HAL_ADC_Start_IT+0x1a8>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d10e      	bne.n	8002916 <HAL_ADC_Start_IT+0x136>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d107      	bne.n	8002916 <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002914:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002916:	4b1b      	ldr	r3, [pc, #108]	@ (8002984 <HAL_ADC_Start_IT+0x1a4>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f003 0310 	and.w	r3, r3, #16
 800291e:	2b00      	cmp	r3, #0
 8002920:	d120      	bne.n	8002964 <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a19      	ldr	r2, [pc, #100]	@ (800298c <HAL_ADC_Start_IT+0x1ac>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d11b      	bne.n	8002964 <HAL_ADC_Start_IT+0x184>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d114      	bne.n	8002964 <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002948:	609a      	str	r2, [r3, #8]
 800294a:	e00b      	b.n	8002964 <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002950:	f043 0210 	orr.w	r2, r3, #16
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295c:	f043 0201 	orr.w	r2, r3, #1
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3714      	adds	r7, #20
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	20000000 	.word	0x20000000
 8002978:	431bde83 	.word	0x431bde83
 800297c:	fffff8fe 	.word	0xfffff8fe
 8002980:	04000020 	.word	0x04000020
 8002984:	40012300 	.word	0x40012300
 8002988:	40012000 	.word	0x40012000
 800298c:	40012200 	.word	0x40012200

08002990 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
 800299c:	2300      	movs	r3, #0
 800299e:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	f003 0320 	and.w	r3, r3, #32
 80029be:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d049      	beq.n	8002a5a <HAL_ADC_IRQHandler+0xca>
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d046      	beq.n	8002a5a <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d0:	f003 0310 	and.w	r3, r3, #16
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d105      	bne.n	80029e4 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029dc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d12b      	bne.n	8002a4a <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d127      	bne.n	8002a4a <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a00:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d006      	beq.n	8002a16 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d119      	bne.n	8002a4a <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	685a      	ldr	r2, [r3, #4]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 0220 	bic.w	r2, r2, #32
 8002a24:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d105      	bne.n	8002a4a <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a42:	f043 0201 	orr.w	r2, r3, #1
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f01a fc2a 	bl	801d2a4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f06f 0212 	mvn.w	r2, #18
 8002a58:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a68:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d057      	beq.n	8002b20 <HAL_ADC_IRQHandler+0x190>
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d054      	beq.n	8002b20 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7a:	f003 0310 	and.w	r3, r3, #16
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d105      	bne.n	8002a8e <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a86:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d139      	bne.n	8002b10 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aa2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d006      	beq.n	8002ab8 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d12b      	bne.n	8002b10 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d124      	bne.n	8002b10 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d11d      	bne.n	8002b10 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d119      	bne.n	8002b10 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	685a      	ldr	r2, [r3, #4]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002aea:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d105      	bne.n	8002b10 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b08:	f043 0201 	orr.w	r2, r3, #1
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 fac3 	bl	800309c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f06f 020c 	mvn.w	r2, #12
 8002b1e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b2e:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d017      	beq.n	8002b66 <HAL_ADC_IRQHandler+0x1d6>
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d014      	beq.n	8002b66 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d10d      	bne.n	8002b66 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f837 	bl	8002bca <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f06f 0201 	mvn.w	r2, #1
 8002b64:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	f003 0320 	and.w	r3, r3, #32
 8002b6c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002b74:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d015      	beq.n	8002ba8 <HAL_ADC_IRQHandler+0x218>
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d012      	beq.n	8002ba8 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b86:	f043 0202 	orr.w	r2, r3, #2
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f06f 0220 	mvn.w	r2, #32
 8002b96:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f000 f820 	bl	8002bde <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f06f 0220 	mvn.w	r2, #32
 8002ba6:	601a      	str	r2, [r3, #0]
  }
}
 8002ba8:	bf00      	nop
 8002baa:	3718      	adds	r7, #24
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr

08002bca <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002bca:	b480      	push	{r7}
 8002bcc:	b083      	sub	sp, #12
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002bd2:	bf00      	nop
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bdc:	4770      	bx	lr

08002bde <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b083      	sub	sp, #12
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002be6:	bf00      	nop
 8002be8:	370c      	adds	r7, #12
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
	...

08002bf4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d101      	bne.n	8002c10 <HAL_ADC_ConfigChannel+0x1c>
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	e13a      	b.n	8002e86 <HAL_ADC_ConfigChannel+0x292>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2b09      	cmp	r3, #9
 8002c1e:	d93a      	bls.n	8002c96 <HAL_ADC_ConfigChannel+0xa2>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002c28:	d035      	beq.n	8002c96 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68d9      	ldr	r1, [r3, #12]
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	461a      	mov	r2, r3
 8002c38:	4613      	mov	r3, r2
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	4413      	add	r3, r2
 8002c3e:	3b1e      	subs	r3, #30
 8002c40:	2207      	movs	r2, #7
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	43da      	mvns	r2, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	400a      	ands	r2, r1
 8002c4e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a8f      	ldr	r2, [pc, #572]	@ (8002e94 <HAL_ADC_ConfigChannel+0x2a0>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d10a      	bne.n	8002c70 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68d9      	ldr	r1, [r3, #12]
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	061a      	lsls	r2, r3, #24
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c6e:	e039      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68d9      	ldr	r1, [r3, #12]
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	689a      	ldr	r2, [r3, #8]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	4618      	mov	r0, r3
 8002c82:	4603      	mov	r3, r0
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	4403      	add	r3, r0
 8002c88:	3b1e      	subs	r3, #30
 8002c8a:	409a      	lsls	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	430a      	orrs	r2, r1
 8002c92:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c94:	e026      	b.n	8002ce4 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	6919      	ldr	r1, [r3, #16]
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	4413      	add	r3, r2
 8002caa:	f003 031f 	and.w	r3, r3, #31
 8002cae:	2207      	movs	r2, #7
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	43da      	mvns	r2, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	400a      	ands	r2, r1
 8002cbc:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	6919      	ldr	r1, [r3, #16]
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	689a      	ldr	r2, [r3, #8]
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	4618      	mov	r0, r3
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	005b      	lsls	r3, r3, #1
 8002cd4:	4403      	add	r3, r0
 8002cd6:	f003 031f 	and.w	r3, r3, #31
 8002cda:	409a      	lsls	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	2b06      	cmp	r3, #6
 8002cea:	d824      	bhi.n	8002d36 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	4413      	add	r3, r2
 8002cfc:	3b05      	subs	r3, #5
 8002cfe:	221f      	movs	r2, #31
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	43da      	mvns	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	400a      	ands	r2, r1
 8002d0c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685a      	ldr	r2, [r3, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	4413      	add	r3, r2
 8002d26:	3b05      	subs	r3, #5
 8002d28:	fa00 f203 	lsl.w	r2, r0, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	430a      	orrs	r2, r1
 8002d32:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d34:	e04c      	b.n	8002dd0 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	2b0c      	cmp	r3, #12
 8002d3c:	d824      	bhi.n	8002d88 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685a      	ldr	r2, [r3, #4]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	4413      	add	r3, r2
 8002d4e:	3b23      	subs	r3, #35	@ 0x23
 8002d50:	221f      	movs	r2, #31
 8002d52:	fa02 f303 	lsl.w	r3, r2, r3
 8002d56:	43da      	mvns	r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	400a      	ands	r2, r1
 8002d5e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	4613      	mov	r3, r2
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	4413      	add	r3, r2
 8002d78:	3b23      	subs	r3, #35	@ 0x23
 8002d7a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	430a      	orrs	r2, r1
 8002d84:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d86:	e023      	b.n	8002dd0 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	685a      	ldr	r2, [r3, #4]
 8002d92:	4613      	mov	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	4413      	add	r3, r2
 8002d98:	3b41      	subs	r3, #65	@ 0x41
 8002d9a:	221f      	movs	r2, #31
 8002d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002da0:	43da      	mvns	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	400a      	ands	r2, r1
 8002da8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	4618      	mov	r0, r3
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685a      	ldr	r2, [r3, #4]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	4413      	add	r3, r2
 8002dc2:	3b41      	subs	r3, #65	@ 0x41
 8002dc4:	fa00 f203 	lsl.w	r2, r0, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a30      	ldr	r2, [pc, #192]	@ (8002e98 <HAL_ADC_ConfigChannel+0x2a4>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d10a      	bne.n	8002df0 <HAL_ADC_ConfigChannel+0x1fc>
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002de2:	d105      	bne.n	8002df0 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002de4:	4b2d      	ldr	r3, [pc, #180]	@ (8002e9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	4a2c      	ldr	r2, [pc, #176]	@ (8002e9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002dea:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002dee:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a28      	ldr	r2, [pc, #160]	@ (8002e98 <HAL_ADC_ConfigChannel+0x2a4>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d10f      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x226>
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2b12      	cmp	r3, #18
 8002e00:	d10b      	bne.n	8002e1a <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002e02:	4b26      	ldr	r3, [pc, #152]	@ (8002e9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	4a25      	ldr	r2, [pc, #148]	@ (8002e9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002e08:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002e0c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002e0e:	4b23      	ldr	r3, [pc, #140]	@ (8002e9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	4a22      	ldr	r2, [pc, #136]	@ (8002e9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002e14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e18:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8002e98 <HAL_ADC_ConfigChannel+0x2a4>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d12b      	bne.n	8002e7c <HAL_ADC_ConfigChannel+0x288>
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a1a      	ldr	r2, [pc, #104]	@ (8002e94 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d003      	beq.n	8002e36 <HAL_ADC_ConfigChannel+0x242>
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2b11      	cmp	r3, #17
 8002e34:	d122      	bne.n	8002e7c <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002e36:	4b19      	ldr	r3, [pc, #100]	@ (8002e9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	4a18      	ldr	r2, [pc, #96]	@ (8002e9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002e3c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002e40:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002e42:	4b16      	ldr	r3, [pc, #88]	@ (8002e9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	4a15      	ldr	r2, [pc, #84]	@ (8002e9c <HAL_ADC_ConfigChannel+0x2a8>)
 8002e48:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002e4c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a10      	ldr	r2, [pc, #64]	@ (8002e94 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d111      	bne.n	8002e7c <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002e58:	4b11      	ldr	r3, [pc, #68]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x2ac>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a11      	ldr	r2, [pc, #68]	@ (8002ea4 <HAL_ADC_ConfigChannel+0x2b0>)
 8002e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e62:	0c9a      	lsrs	r2, r3, #18
 8002e64:	4613      	mov	r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4413      	add	r3, r2
 8002e6a:	005b      	lsls	r3, r3, #1
 8002e6c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002e6e:	e002      	b.n	8002e76 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	3b01      	subs	r3, #1
 8002e74:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1f9      	bne.n	8002e70 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3714      	adds	r7, #20
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
 8002e94:	10000012 	.word	0x10000012
 8002e98:	40012000 	.word	0x40012000
 8002e9c:	40012300 	.word	0x40012300
 8002ea0:	20000000 	.word	0x20000000
 8002ea4:	431bde83 	.word	0x431bde83

08002ea8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002eb0:	4b78      	ldr	r3, [pc, #480]	@ (8003094 <ADC_Init+0x1ec>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	4a77      	ldr	r2, [pc, #476]	@ (8003094 <ADC_Init+0x1ec>)
 8002eb6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002eba:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002ebc:	4b75      	ldr	r3, [pc, #468]	@ (8003094 <ADC_Init+0x1ec>)
 8002ebe:	685a      	ldr	r2, [r3, #4]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	4973      	ldr	r1, [pc, #460]	@ (8003094 <ADC_Init+0x1ec>)
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ed8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6859      	ldr	r1, [r3, #4]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	021a      	lsls	r2, r3, #8
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	685a      	ldr	r2, [r3, #4]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002efc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	6859      	ldr	r1, [r3, #4]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689a      	ldr	r2, [r3, #8]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	689a      	ldr	r2, [r3, #8]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f1e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6899      	ldr	r1, [r3, #8]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	68da      	ldr	r2, [r3, #12]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f36:	4a58      	ldr	r2, [pc, #352]	@ (8003098 <ADC_Init+0x1f0>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d022      	beq.n	8002f82 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689a      	ldr	r2, [r3, #8]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f4a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6899      	ldr	r1, [r3, #8]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	689a      	ldr	r2, [r3, #8]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002f6c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	6899      	ldr	r1, [r3, #8]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	609a      	str	r2, [r3, #8]
 8002f80:	e00f      	b.n	8002fa2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	689a      	ldr	r2, [r3, #8]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f90:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	689a      	ldr	r2, [r3, #8]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002fa0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	689a      	ldr	r2, [r3, #8]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 0202 	bic.w	r2, r2, #2
 8002fb0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	6899      	ldr	r1, [r3, #8]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	005a      	lsls	r2, r3, #1
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d01b      	beq.n	8003008 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fde:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	685a      	ldr	r2, [r3, #4]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002fee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6859      	ldr	r1, [r3, #4]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	035a      	lsls	r2, r3, #13
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	430a      	orrs	r2, r1
 8003004:	605a      	str	r2, [r3, #4]
 8003006:	e007      	b.n	8003018 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	685a      	ldr	r2, [r3, #4]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003016:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003026:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	69db      	ldr	r3, [r3, #28]
 8003032:	3b01      	subs	r3, #1
 8003034:	051a      	lsls	r2, r3, #20
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	430a      	orrs	r2, r1
 800303c:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	689a      	ldr	r2, [r3, #8]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800304c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	6899      	ldr	r1, [r3, #8]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800305a:	025a      	lsls	r2, r3, #9
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	430a      	orrs	r2, r1
 8003062:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003072:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	6899      	ldr	r1, [r3, #8]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	029a      	lsls	r2, r3, #10
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	430a      	orrs	r2, r1
 8003086:	609a      	str	r2, [r3, #8]
}
 8003088:	bf00      	nop
 800308a:	370c      	adds	r7, #12
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr
 8003094:	40012300 	.word	0x40012300
 8003098:	0f000001 	.word	0x0f000001

0800309c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f003 0307 	and.w	r3, r3, #7
 80030be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030c0:	4b0b      	ldr	r3, [pc, #44]	@ (80030f0 <__NVIC_SetPriorityGrouping+0x40>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030c6:	68ba      	ldr	r2, [r7, #8]
 80030c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030cc:	4013      	ands	r3, r2
 80030ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80030d8:	4b06      	ldr	r3, [pc, #24]	@ (80030f4 <__NVIC_SetPriorityGrouping+0x44>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030de:	4a04      	ldr	r2, [pc, #16]	@ (80030f0 <__NVIC_SetPriorityGrouping+0x40>)
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	60d3      	str	r3, [r2, #12]
}
 80030e4:	bf00      	nop
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	e000ed00 	.word	0xe000ed00
 80030f4:	05fa0000 	.word	0x05fa0000

080030f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030fc:	4b04      	ldr	r3, [pc, #16]	@ (8003110 <__NVIC_GetPriorityGrouping+0x18>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	0a1b      	lsrs	r3, r3, #8
 8003102:	f003 0307 	and.w	r3, r3, #7
}
 8003106:	4618      	mov	r0, r3
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	e000ed00 	.word	0xe000ed00

08003114 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	4603      	mov	r3, r0
 800311c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800311e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003122:	2b00      	cmp	r3, #0
 8003124:	db0b      	blt.n	800313e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003126:	79fb      	ldrb	r3, [r7, #7]
 8003128:	f003 021f 	and.w	r2, r3, #31
 800312c:	4907      	ldr	r1, [pc, #28]	@ (800314c <__NVIC_EnableIRQ+0x38>)
 800312e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003132:	095b      	lsrs	r3, r3, #5
 8003134:	2001      	movs	r0, #1
 8003136:	fa00 f202 	lsl.w	r2, r0, r2
 800313a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800313e:	bf00      	nop
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	e000e100 	.word	0xe000e100

08003150 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	4603      	mov	r3, r0
 8003158:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800315a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315e:	2b00      	cmp	r3, #0
 8003160:	db12      	blt.n	8003188 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003162:	79fb      	ldrb	r3, [r7, #7]
 8003164:	f003 021f 	and.w	r2, r3, #31
 8003168:	490a      	ldr	r1, [pc, #40]	@ (8003194 <__NVIC_DisableIRQ+0x44>)
 800316a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316e:	095b      	lsrs	r3, r3, #5
 8003170:	2001      	movs	r0, #1
 8003172:	fa00 f202 	lsl.w	r2, r0, r2
 8003176:	3320      	adds	r3, #32
 8003178:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800317c:	f3bf 8f4f 	dsb	sy
}
 8003180:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003182:	f3bf 8f6f 	isb	sy
}
 8003186:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003188:	bf00      	nop
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	e000e100 	.word	0xe000e100

08003198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	6039      	str	r1, [r7, #0]
 80031a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	db0a      	blt.n	80031c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	490c      	ldr	r1, [pc, #48]	@ (80031e4 <__NVIC_SetPriority+0x4c>)
 80031b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b6:	0112      	lsls	r2, r2, #4
 80031b8:	b2d2      	uxtb	r2, r2
 80031ba:	440b      	add	r3, r1
 80031bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031c0:	e00a      	b.n	80031d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	b2da      	uxtb	r2, r3
 80031c6:	4908      	ldr	r1, [pc, #32]	@ (80031e8 <__NVIC_SetPriority+0x50>)
 80031c8:	79fb      	ldrb	r3, [r7, #7]
 80031ca:	f003 030f 	and.w	r3, r3, #15
 80031ce:	3b04      	subs	r3, #4
 80031d0:	0112      	lsls	r2, r2, #4
 80031d2:	b2d2      	uxtb	r2, r2
 80031d4:	440b      	add	r3, r1
 80031d6:	761a      	strb	r2, [r3, #24]
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	e000e100 	.word	0xe000e100
 80031e8:	e000ed00 	.word	0xe000ed00

080031ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b089      	sub	sp, #36	@ 0x24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f003 0307 	and.w	r3, r3, #7
 80031fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	f1c3 0307 	rsb	r3, r3, #7
 8003206:	2b04      	cmp	r3, #4
 8003208:	bf28      	it	cs
 800320a:	2304      	movcs	r3, #4
 800320c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	3304      	adds	r3, #4
 8003212:	2b06      	cmp	r3, #6
 8003214:	d902      	bls.n	800321c <NVIC_EncodePriority+0x30>
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	3b03      	subs	r3, #3
 800321a:	e000      	b.n	800321e <NVIC_EncodePriority+0x32>
 800321c:	2300      	movs	r3, #0
 800321e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003220:	f04f 32ff 	mov.w	r2, #4294967295
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	43da      	mvns	r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	401a      	ands	r2, r3
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003234:	f04f 31ff 	mov.w	r1, #4294967295
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	fa01 f303 	lsl.w	r3, r1, r3
 800323e:	43d9      	mvns	r1, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003244:	4313      	orrs	r3, r2
         );
}
 8003246:	4618      	mov	r0, r3
 8003248:	3724      	adds	r7, #36	@ 0x24
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr

08003252 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	b082      	sub	sp, #8
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f7ff ff28 	bl	80030b0 <__NVIC_SetPriorityGrouping>
}
 8003260:	bf00      	nop
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003268:	b580      	push	{r7, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	607a      	str	r2, [r7, #4]
 8003274:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003276:	2300      	movs	r3, #0
 8003278:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800327a:	f7ff ff3d 	bl	80030f8 <__NVIC_GetPriorityGrouping>
 800327e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	68b9      	ldr	r1, [r7, #8]
 8003284:	6978      	ldr	r0, [r7, #20]
 8003286:	f7ff ffb1 	bl	80031ec <NVIC_EncodePriority>
 800328a:	4602      	mov	r2, r0
 800328c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003290:	4611      	mov	r1, r2
 8003292:	4618      	mov	r0, r3
 8003294:	f7ff ff80 	bl	8003198 <__NVIC_SetPriority>
}
 8003298:	bf00      	nop
 800329a:	3718      	adds	r7, #24
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	4603      	mov	r3, r0
 80032a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f7ff ff30 	bl	8003114 <__NVIC_EnableIRQ>
}
 80032b4:	bf00      	nop
 80032b6:	3708      	adds	r7, #8
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	4603      	mov	r3, r0
 80032c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80032c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ca:	4618      	mov	r0, r3
 80032cc:	f7ff ff40 	bl	8003150 <__NVIC_DisableIRQ>
}
 80032d0:	bf00      	nop
 80032d2:	3708      	adds	r7, #8
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d101      	bne.n	80032ea <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e054      	b.n	8003394 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	7f5b      	ldrb	r3, [r3, #29]
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d105      	bne.n	8003300 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f7fe f8c4 	bl	8001488 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2202      	movs	r2, #2
 8003304:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	791b      	ldrb	r3, [r3, #4]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10c      	bne.n	8003328 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a22      	ldr	r2, [pc, #136]	@ (800339c <HAL_CRC_Init+0xc4>)
 8003314:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f022 0218 	bic.w	r2, r2, #24
 8003324:	609a      	str	r2, [r3, #8]
 8003326:	e00c      	b.n	8003342 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6899      	ldr	r1, [r3, #8]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	461a      	mov	r2, r3
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f94c 	bl	80035d0 <HAL_CRCEx_Polynomial_Set>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e028      	b.n	8003394 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	795b      	ldrb	r3, [r3, #5]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d105      	bne.n	8003356 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f04f 32ff 	mov.w	r2, #4294967295
 8003352:	611a      	str	r2, [r3, #16]
 8003354:	e004      	b.n	8003360 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	6912      	ldr	r2, [r2, #16]
 800335e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	695a      	ldr	r2, [r3, #20]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	430a      	orrs	r2, r1
 8003374:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	699a      	ldr	r2, [r3, #24]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	430a      	orrs	r2, r1
 800338a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003392:	2300      	movs	r3, #0
}
 8003394:	4618      	mov	r0, r3
 8003396:	3708      	adds	r7, #8
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	04c11db7 	.word	0x04c11db7

080033a0 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b086      	sub	sp, #24
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80033ac:	2300      	movs	r3, #0
 80033ae:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2202      	movs	r2, #2
 80033b4:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	689a      	ldr	r2, [r3, #8]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f042 0201 	orr.w	r2, r2, #1
 80033c4:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6a1b      	ldr	r3, [r3, #32]
 80033ca:	2b03      	cmp	r3, #3
 80033cc:	d006      	beq.n	80033dc <HAL_CRC_Calculate+0x3c>
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	d829      	bhi.n	8003426 <HAL_CRC_Calculate+0x86>
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d019      	beq.n	800340a <HAL_CRC_Calculate+0x6a>
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d01e      	beq.n	8003418 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 80033da:	e024      	b.n	8003426 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 80033dc:	2300      	movs	r3, #0
 80033de:	617b      	str	r3, [r7, #20]
 80033e0:	e00a      	b.n	80033f8 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	441a      	add	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6812      	ldr	r2, [r2, #0]
 80033f0:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	3301      	adds	r3, #1
 80033f6:	617b      	str	r3, [r7, #20]
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d3f0      	bcc.n	80033e2 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	613b      	str	r3, [r7, #16]
      break;
 8003408:	e00e      	b.n	8003428 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	68b9      	ldr	r1, [r7, #8]
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	f000 f812 	bl	8003438 <CRC_Handle_8>
 8003414:	6138      	str	r0, [r7, #16]
      break;
 8003416:	e007      	b.n	8003428 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	68b9      	ldr	r1, [r7, #8]
 800341c:	68f8      	ldr	r0, [r7, #12]
 800341e:	f000 f89d 	bl	800355c <CRC_Handle_16>
 8003422:	6138      	str	r0, [r7, #16]
      break;
 8003424:	e000      	b.n	8003428 <HAL_CRC_Calculate+0x88>
      break;
 8003426:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2201      	movs	r2, #1
 800342c:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800342e:	693b      	ldr	r3, [r7, #16]
}
 8003430:	4618      	mov	r0, r3
 8003432:	3718      	adds	r7, #24
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8003438:	b480      	push	{r7}
 800343a:	b089      	sub	sp, #36	@ 0x24
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8003444:	2300      	movs	r3, #0
 8003446:	61fb      	str	r3, [r7, #28]
 8003448:	e023      	b.n	8003492 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	68ba      	ldr	r2, [r7, #8]
 8003450:	4413      	add	r3, r2
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	3301      	adds	r3, #1
 800345c:	68b9      	ldr	r1, [r7, #8]
 800345e:	440b      	add	r3, r1
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003464:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	3302      	adds	r3, #2
 800346c:	68b9      	ldr	r1, [r7, #8]
 800346e:	440b      	add	r3, r1
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8003474:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	3303      	adds	r3, #3
 800347c:	68b9      	ldr	r1, [r7, #8]
 800347e:	440b      	add	r3, r1
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8003488:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800348a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	3301      	adds	r3, #1
 8003490:	61fb      	str	r3, [r7, #28]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	089b      	lsrs	r3, r3, #2
 8003496:	69fa      	ldr	r2, [r7, #28]
 8003498:	429a      	cmp	r2, r3
 800349a:	d3d6      	bcc.n	800344a <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f003 0303 	and.w	r3, r3, #3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d051      	beq.n	800354a <CRC_Handle_8+0x112>
  {
    if ((BufferLength % 4U) == 1U)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f003 0303 	and.w	r3, r3, #3
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d108      	bne.n	80034c2 <CRC_Handle_8+0x8a>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	68ba      	ldr	r2, [r7, #8]
 80034b6:	4413      	add	r3, r2
 80034b8:	68fa      	ldr	r2, [r7, #12]
 80034ba:	6812      	ldr	r2, [r2, #0]
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	7013      	strb	r3, [r2, #0]
 80034c0:	e043      	b.n	800354a <CRC_Handle_8+0x112>
    }
    else if ((BufferLength % 4U) == 2U)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f003 0303 	and.w	r3, r3, #3
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d118      	bne.n	80034fe <CRC_Handle_8+0xc6>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	68ba      	ldr	r2, [r7, #8]
 80034d2:	4413      	add	r3, r2
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	b21b      	sxth	r3, r3
 80034d8:	021b      	lsls	r3, r3, #8
 80034da:	b21a      	sxth	r2, r3
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	3301      	adds	r3, #1
 80034e2:	68b9      	ldr	r1, [r7, #8]
 80034e4:	440b      	add	r3, r1
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	b21b      	sxth	r3, r3
 80034ea:	4313      	orrs	r3, r2
 80034ec:	b21b      	sxth	r3, r3
 80034ee:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	8b7a      	ldrh	r2, [r7, #26]
 80034fa:	801a      	strh	r2, [r3, #0]
 80034fc:	e025      	b.n	800354a <CRC_Handle_8+0x112>
    }
    else if ((BufferLength % 4U) == 3U)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f003 0303 	and.w	r3, r3, #3
 8003504:	2b03      	cmp	r3, #3
 8003506:	d120      	bne.n	800354a <CRC_Handle_8+0x112>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	4413      	add	r3, r2
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	b21b      	sxth	r3, r3
 8003514:	021b      	lsls	r3, r3, #8
 8003516:	b21a      	sxth	r2, r3
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	3301      	adds	r3, #1
 800351e:	68b9      	ldr	r1, [r7, #8]
 8003520:	440b      	add	r3, r1
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	b21b      	sxth	r3, r3
 8003526:	4313      	orrs	r3, r2
 8003528:	b21b      	sxth	r3, r3
 800352a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	8b7a      	ldrh	r2, [r7, #26]
 8003536:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	3302      	adds	r3, #2
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	4413      	add	r3, r2
 8003542:	68fa      	ldr	r2, [r7, #12]
 8003544:	6812      	ldr	r2, [r2, #0]
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	7013      	strb	r3, [r2, #0]
      /* Nothing to do */
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
}
 8003550:	4618      	mov	r0, r3
 8003552:	3724      	adds	r7, #36	@ 0x24
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800355c:	b480      	push	{r7}
 800355e:	b087      	sub	sp, #28
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8003568:	2300      	movs	r3, #0
 800356a:	617b      	str	r3, [r7, #20]
 800356c:	e013      	b.n	8003596 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	68ba      	ldr	r2, [r7, #8]
 8003574:	4413      	add	r3, r2
 8003576:	881b      	ldrh	r3, [r3, #0]
 8003578:	041a      	lsls	r2, r3, #16
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	3302      	adds	r3, #2
 8003580:	68b9      	ldr	r1, [r7, #8]
 8003582:	440b      	add	r3, r1
 8003584:	881b      	ldrh	r3, [r3, #0]
 8003586:	4619      	mov	r1, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	430a      	orrs	r2, r1
 800358e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	3301      	adds	r3, #1
 8003594:	617b      	str	r3, [r7, #20]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	085b      	lsrs	r3, r3, #1
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	429a      	cmp	r2, r3
 800359e:	d3e6      	bcc.n	800356e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f003 0301 	and.w	r3, r3, #1
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d009      	beq.n	80035be <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	4413      	add	r3, r2
 80035b8:	881a      	ldrh	r2, [r3, #0]
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	371c      	adds	r7, #28
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr

080035d0 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b087      	sub	sp, #28
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035dc:	2300      	movs	r3, #0
 80035de:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80035e0:	231f      	movs	r3, #31
 80035e2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d102      	bne.n	80035f4 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	75fb      	strb	r3, [r7, #23]
 80035f2:	e063      	b.n	80036bc <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80035f4:	bf00      	nop
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	1e5a      	subs	r2, r3, #1
 80035fa:	613a      	str	r2, [r7, #16]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d009      	beq.n	8003614 <HAL_CRCEx_Polynomial_Set+0x44>
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	f003 031f 	and.w	r3, r3, #31
 8003606:	68ba      	ldr	r2, [r7, #8]
 8003608:	fa22 f303 	lsr.w	r3, r2, r3
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b00      	cmp	r3, #0
 8003612:	d0f0      	beq.n	80035f6 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2b18      	cmp	r3, #24
 8003618:	d846      	bhi.n	80036a8 <HAL_CRCEx_Polynomial_Set+0xd8>
 800361a:	a201      	add	r2, pc, #4	@ (adr r2, 8003620 <HAL_CRCEx_Polynomial_Set+0x50>)
 800361c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003620:	080036af 	.word	0x080036af
 8003624:	080036a9 	.word	0x080036a9
 8003628:	080036a9 	.word	0x080036a9
 800362c:	080036a9 	.word	0x080036a9
 8003630:	080036a9 	.word	0x080036a9
 8003634:	080036a9 	.word	0x080036a9
 8003638:	080036a9 	.word	0x080036a9
 800363c:	080036a9 	.word	0x080036a9
 8003640:	0800369d 	.word	0x0800369d
 8003644:	080036a9 	.word	0x080036a9
 8003648:	080036a9 	.word	0x080036a9
 800364c:	080036a9 	.word	0x080036a9
 8003650:	080036a9 	.word	0x080036a9
 8003654:	080036a9 	.word	0x080036a9
 8003658:	080036a9 	.word	0x080036a9
 800365c:	080036a9 	.word	0x080036a9
 8003660:	08003691 	.word	0x08003691
 8003664:	080036a9 	.word	0x080036a9
 8003668:	080036a9 	.word	0x080036a9
 800366c:	080036a9 	.word	0x080036a9
 8003670:	080036a9 	.word	0x080036a9
 8003674:	080036a9 	.word	0x080036a9
 8003678:	080036a9 	.word	0x080036a9
 800367c:	080036a9 	.word	0x080036a9
 8003680:	08003685 	.word	0x08003685
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	2b06      	cmp	r3, #6
 8003688:	d913      	bls.n	80036b2 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800368e:	e010      	b.n	80036b2 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	2b07      	cmp	r3, #7
 8003694:	d90f      	bls.n	80036b6 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800369a:	e00c      	b.n	80036b6 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	2b0f      	cmp	r3, #15
 80036a0:	d90b      	bls.n	80036ba <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80036a6:	e008      	b.n	80036ba <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	75fb      	strb	r3, [r7, #23]
        break;
 80036ac:	e006      	b.n	80036bc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80036ae:	bf00      	nop
 80036b0:	e004      	b.n	80036bc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80036b2:	bf00      	nop
 80036b4:	e002      	b.n	80036bc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80036b6:	bf00      	nop
 80036b8:	e000      	b.n	80036bc <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80036ba:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80036bc:	7dfb      	ldrb	r3, [r7, #23]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10d      	bne.n	80036de <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	68ba      	ldr	r2, [r7, #8]
 80036c8:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f023 0118 	bic.w	r1, r3, #24
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	430a      	orrs	r2, r1
 80036dc:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80036de:	7dfb      	ldrb	r3, [r7, #23]
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	371c      	adds	r7, #28
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e014      	b.n	8003728 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	791b      	ldrb	r3, [r3, #4]
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2b00      	cmp	r3, #0
 8003706:	d105      	bne.n	8003714 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f7fd feda 	bl	80014c8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2202      	movs	r2, #2
 8003718:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003726:	2300      	movs	r3, #0
}
 8003728:	4618      	mov	r0, r3
 800372a:	3708      	adds	r7, #8
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d101      	bne.n	8003744 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e046      	b.n	80037d2 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	795b      	ldrb	r3, [r3, #5]
 8003748:	2b01      	cmp	r3, #1
 800374a:	d101      	bne.n	8003750 <HAL_DAC_Start+0x20>
 800374c:	2302      	movs	r3, #2
 800374e:	e040      	b.n	80037d2 <HAL_DAC_Start+0xa2>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2202      	movs	r2, #2
 800375a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	6819      	ldr	r1, [r3, #0]
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	f003 0310 	and.w	r3, r3, #16
 8003768:	2201      	movs	r2, #1
 800376a:	409a      	lsls	r2, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	430a      	orrs	r2, r1
 8003772:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10f      	bne.n	800379a <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8003784:	2b3c      	cmp	r3, #60	@ 0x3c
 8003786:	d11d      	bne.n	80037c4 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	685a      	ldr	r2, [r3, #4]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f042 0201 	orr.w	r2, r2, #1
 8003796:	605a      	str	r2, [r3, #4]
 8003798:	e014      	b.n	80037c4 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	f003 0310 	and.w	r3, r3, #16
 80037aa:	213c      	movs	r1, #60	@ 0x3c
 80037ac:	fa01 f303 	lsl.w	r3, r1, r3
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d107      	bne.n	80037c4 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f042 0202 	orr.w	r2, r2, #2
 80037c2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr

080037de <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80037de:	b580      	push	{r7, lr}
 80037e0:	b084      	sub	sp, #16
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037f4:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d01d      	beq.n	800383c <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d018      	beq.n	800383c <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2204      	movs	r2, #4
 800380e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	f043 0201 	orr.w	r2, r3, #1
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003824:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003834:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 f851 	bl	80038de <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d01d      	beq.n	8003882 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d018      	beq.n	8003882 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2204      	movs	r2, #4
 8003854:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	691b      	ldr	r3, [r3, #16]
 800385a:	f043 0202 	orr.w	r2, r3, #2
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800386a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800387a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f000 f891 	bl	80039a4 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8003882:	bf00      	nop
 8003884:	3710      	adds	r7, #16
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800388a:	b480      	push	{r7}
 800388c:	b087      	sub	sp, #28
 800388e:	af00      	add	r7, sp, #0
 8003890:	60f8      	str	r0, [r7, #12]
 8003892:	60b9      	str	r1, [r7, #8]
 8003894:	607a      	str	r2, [r7, #4]
 8003896:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003898:	2300      	movs	r3, #0
 800389a:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d101      	bne.n	80038a6 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e015      	b.n	80038d2 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d105      	bne.n	80038be <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4413      	add	r3, r2
 80038b8:	3308      	adds	r3, #8
 80038ba:	617b      	str	r3, [r7, #20]
 80038bc:	e004      	b.n	80038c8 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80038be:	697a      	ldr	r2, [r7, #20]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4413      	add	r3, r2
 80038c4:	3314      	adds	r3, #20
 80038c6:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	461a      	mov	r2, r3
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	371c      	adds	r7, #28
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr

080038de <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80038de:	b480      	push	{r7}
 80038e0:	b083      	sub	sp, #12
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80038e6:	bf00      	nop
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr

080038f2 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80038f2:	b480      	push	{r7}
 80038f4:	b089      	sub	sp, #36	@ 0x24
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	60f8      	str	r0, [r7, #12]
 80038fa:	60b9      	str	r1, [r7, #8]
 80038fc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038fe:	2300      	movs	r3, #0
 8003900:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d002      	beq.n	800390e <HAL_DAC_ConfigChannel+0x1c>
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e042      	b.n	8003998 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	795b      	ldrb	r3, [r3, #5]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d101      	bne.n	800391e <HAL_DAC_ConfigChannel+0x2c>
 800391a:	2302      	movs	r3, #2
 800391c:	e03c      	b.n	8003998 <HAL_DAC_ConfigChannel+0xa6>
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2201      	movs	r2, #1
 8003922:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2202      	movs	r2, #2
 8003928:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f003 0310 	and.w	r3, r3, #16
 8003938:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800393c:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8003940:	43db      	mvns	r3, r3
 8003942:	69ba      	ldr	r2, [r7, #24]
 8003944:	4013      	ands	r3, r2
 8003946:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	4313      	orrs	r3, r2
 8003952:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f003 0310 	and.w	r3, r3, #16
 800395a:	697a      	ldr	r2, [r7, #20]
 800395c:	fa02 f303 	lsl.w	r3, r2, r3
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	4313      	orrs	r3, r2
 8003964:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	69ba      	ldr	r2, [r7, #24]
 800396c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	6819      	ldr	r1, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f003 0310 	and.w	r3, r3, #16
 800397a:	22c0      	movs	r2, #192	@ 0xc0
 800397c:	fa02 f303 	lsl.w	r3, r2, r3
 8003980:	43da      	mvns	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	400a      	ands	r2, r1
 8003988:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2201      	movs	r2, #1
 800398e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003996:	7ffb      	ldrb	r3, [r7, #31]
}
 8003998:	4618      	mov	r0, r3
 800399a:	3724      	adds	r7, #36	@ 0x24
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80039ac:	bf00      	nop
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr

080039b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80039c0:	2300      	movs	r3, #0
 80039c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80039c4:	f7fe fe64 	bl	8002690 <HAL_GetTick>
 80039c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d101      	bne.n	80039d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e099      	b.n	8003b08 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2202      	movs	r2, #2
 80039d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f022 0201 	bic.w	r2, r2, #1
 80039f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039f4:	e00f      	b.n	8003a16 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039f6:	f7fe fe4b 	bl	8002690 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	2b05      	cmp	r3, #5
 8003a02:	d908      	bls.n	8003a16 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2220      	movs	r2, #32
 8003a08:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2203      	movs	r2, #3
 8003a0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	e078      	b.n	8003b08 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0301 	and.w	r3, r3, #1
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1e8      	bne.n	80039f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a2c:	697a      	ldr	r2, [r7, #20]
 8003a2e:	4b38      	ldr	r3, [pc, #224]	@ (8003b10 <HAL_DMA_Init+0x158>)
 8003a30:	4013      	ands	r3, r2
 8003a32:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685a      	ldr	r2, [r3, #4]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a42:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	691b      	ldr	r3, [r3, #16]
 8003a48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a1b      	ldr	r3, [r3, #32]
 8003a60:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6c:	2b04      	cmp	r3, #4
 8003a6e:	d107      	bne.n	8003a80 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	697a      	ldr	r2, [r7, #20]
 8003a86:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	f023 0307 	bic.w	r3, r3, #7
 8003a96:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a9c:	697a      	ldr	r2, [r7, #20]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa6:	2b04      	cmp	r3, #4
 8003aa8:	d117      	bne.n	8003ada <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aae:	697a      	ldr	r2, [r7, #20]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d00e      	beq.n	8003ada <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 fb81 	bl	80041c4 <DMA_CheckFifoParam>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d008      	beq.n	8003ada <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2240      	movs	r2, #64	@ 0x40
 8003acc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e016      	b.n	8003b08 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 fb38 	bl	8004158 <DMA_CalcBaseAndBitshift>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003af0:	223f      	movs	r2, #63	@ 0x3f
 8003af2:	409a      	lsls	r2, r3
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2201      	movs	r2, #1
 8003b02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3718      	adds	r7, #24
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	f010803f 	.word	0xf010803f

08003b14 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e050      	b.n	8003bc8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d101      	bne.n	8003b36 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003b32:	2302      	movs	r3, #2
 8003b34:	e048      	b.n	8003bc8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f022 0201 	bic.w	r2, r2, #1
 8003b44:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2200      	movs	r2, #0
 8003b54:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2200      	movs	r2, #0
 8003b64:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2221      	movs	r2, #33	@ 0x21
 8003b74:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 faee 	bl	8004158 <DMA_CalcBaseAndBitshift>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b84:	223f      	movs	r2, #63	@ 0x3f
 8003b86:	409a      	lsls	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b086      	sub	sp, #24
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	60b9      	str	r1, [r7, #8]
 8003bda:	607a      	str	r2, [r7, #4]
 8003bdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bde:	2300      	movs	r3, #0
 8003be0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003be6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d101      	bne.n	8003bf6 <HAL_DMA_Start_IT+0x26>
 8003bf2:	2302      	movs	r3, #2
 8003bf4:	e048      	b.n	8003c88 <HAL_DMA_Start_IT+0xb8>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d137      	bne.n	8003c7a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2202      	movs	r2, #2
 8003c0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	68b9      	ldr	r1, [r7, #8]
 8003c1e:	68f8      	ldr	r0, [r7, #12]
 8003c20:	f000 fa6c 	bl	80040fc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c28:	223f      	movs	r2, #63	@ 0x3f
 8003c2a:	409a      	lsls	r2, r3
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f042 0216 	orr.w	r2, r2, #22
 8003c3e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	695a      	ldr	r2, [r3, #20]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003c4e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d007      	beq.n	8003c68 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f042 0208 	orr.w	r2, r2, #8
 8003c66:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f042 0201 	orr.w	r2, r2, #1
 8003c76:	601a      	str	r2, [r3, #0]
 8003c78:	e005      	b.n	8003c86 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c82:	2302      	movs	r3, #2
 8003c84:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c86:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3718      	adds	r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c9c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c9e:	f7fe fcf7 	bl	8002690 <HAL_GetTick>
 8003ca2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d008      	beq.n	8003cc2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2280      	movs	r2, #128	@ 0x80
 8003cb4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e052      	b.n	8003d68 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f022 0216 	bic.w	r2, r2, #22
 8003cd0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	695a      	ldr	r2, [r3, #20]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ce0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d103      	bne.n	8003cf2 <HAL_DMA_Abort+0x62>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d007      	beq.n	8003d02 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 0208 	bic.w	r2, r2, #8
 8003d00:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 0201 	bic.w	r2, r2, #1
 8003d10:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d12:	e013      	b.n	8003d3c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d14:	f7fe fcbc 	bl	8002690 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b05      	cmp	r3, #5
 8003d20:	d90c      	bls.n	8003d3c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2220      	movs	r2, #32
 8003d26:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2203      	movs	r2, #3
 8003d2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e015      	b.n	8003d68 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0301 	and.w	r3, r3, #1
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1e4      	bne.n	8003d14 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4e:	223f      	movs	r2, #63	@ 0x3f
 8003d50:	409a      	lsls	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d004      	beq.n	8003d8e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2280      	movs	r2, #128	@ 0x80
 8003d88:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e00c      	b.n	8003da8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2205      	movs	r2, #5
 8003d92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f022 0201 	bic.w	r2, r2, #1
 8003da4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b086      	sub	sp, #24
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003dc0:	4b8e      	ldr	r3, [pc, #568]	@ (8003ffc <HAL_DMA_IRQHandler+0x248>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a8e      	ldr	r2, [pc, #568]	@ (8004000 <HAL_DMA_IRQHandler+0x24c>)
 8003dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dca:	0a9b      	lsrs	r3, r3, #10
 8003dcc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dde:	2208      	movs	r2, #8
 8003de0:	409a      	lsls	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	4013      	ands	r3, r2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d01a      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0304 	and.w	r3, r3, #4
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d013      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0204 	bic.w	r2, r2, #4
 8003e06:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e0c:	2208      	movs	r2, #8
 8003e0e:	409a      	lsls	r2, r3
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e18:	f043 0201 	orr.w	r2, r3, #1
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e24:	2201      	movs	r2, #1
 8003e26:	409a      	lsls	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d012      	beq.n	8003e56 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d00b      	beq.n	8003e56 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e42:	2201      	movs	r2, #1
 8003e44:	409a      	lsls	r2, r3
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e4e:	f043 0202 	orr.w	r2, r3, #2
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e5a:	2204      	movs	r2, #4
 8003e5c:	409a      	lsls	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	4013      	ands	r3, r2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d012      	beq.n	8003e8c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00b      	beq.n	8003e8c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e78:	2204      	movs	r2, #4
 8003e7a:	409a      	lsls	r2, r3
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e84:	f043 0204 	orr.w	r2, r3, #4
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e90:	2210      	movs	r2, #16
 8003e92:	409a      	lsls	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	4013      	ands	r3, r2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d043      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0308 	and.w	r3, r3, #8
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d03c      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eae:	2210      	movs	r2, #16
 8003eb0:	409a      	lsls	r2, r3
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d018      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d108      	bne.n	8003ee4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d024      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	4798      	blx	r3
 8003ee2:	e01f      	b.n	8003f24 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d01b      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	4798      	blx	r3
 8003ef4:	e016      	b.n	8003f24 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d107      	bne.n	8003f14 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f022 0208 	bic.w	r2, r2, #8
 8003f12:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d003      	beq.n	8003f24 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f28:	2220      	movs	r2, #32
 8003f2a:	409a      	lsls	r2, r3
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f000 808f 	beq.w	8004054 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0310 	and.w	r3, r3, #16
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f000 8087 	beq.w	8004054 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f4a:	2220      	movs	r2, #32
 8003f4c:	409a      	lsls	r2, r3
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b05      	cmp	r3, #5
 8003f5c:	d136      	bne.n	8003fcc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f022 0216 	bic.w	r2, r2, #22
 8003f6c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	695a      	ldr	r2, [r3, #20]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f7c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d103      	bne.n	8003f8e <HAL_DMA_IRQHandler+0x1da>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d007      	beq.n	8003f9e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f022 0208 	bic.w	r2, r2, #8
 8003f9c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa2:	223f      	movs	r2, #63	@ 0x3f
 8003fa4:	409a      	lsls	r2, r3
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2201      	movs	r2, #1
 8003fae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d07e      	beq.n	80040c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	4798      	blx	r3
        }
        return;
 8003fca:	e079      	b.n	80040c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d01d      	beq.n	8004016 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10d      	bne.n	8004004 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d031      	beq.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	4798      	blx	r3
 8003ff8:	e02c      	b.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
 8003ffa:	bf00      	nop
 8003ffc:	20000000 	.word	0x20000000
 8004000:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004008:	2b00      	cmp	r3, #0
 800400a:	d023      	beq.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	4798      	blx	r3
 8004014:	e01e      	b.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004020:	2b00      	cmp	r3, #0
 8004022:	d10f      	bne.n	8004044 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f022 0210 	bic.w	r2, r2, #16
 8004032:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004048:	2b00      	cmp	r3, #0
 800404a:	d003      	beq.n	8004054 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004058:	2b00      	cmp	r3, #0
 800405a:	d032      	beq.n	80040c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	2b00      	cmp	r3, #0
 8004066:	d022      	beq.n	80040ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2205      	movs	r2, #5
 800406c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0201 	bic.w	r2, r2, #1
 800407e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	3301      	adds	r3, #1
 8004084:	60bb      	str	r3, [r7, #8]
 8004086:	697a      	ldr	r2, [r7, #20]
 8004088:	429a      	cmp	r2, r3
 800408a:	d307      	bcc.n	800409c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f2      	bne.n	8004080 <HAL_DMA_IRQHandler+0x2cc>
 800409a:	e000      	b.n	800409e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800409c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2201      	movs	r2, #1
 80040a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d005      	beq.n	80040c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	4798      	blx	r3
 80040be:	e000      	b.n	80040c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80040c0:	bf00      	nop
    }
  }
}
 80040c2:	3718      	adds	r7, #24
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040d6:	b2db      	uxtb	r3, r3
}
 80040d8:	4618      	mov	r0, r3
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b085      	sub	sp, #20
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	607a      	str	r2, [r7, #4]
 8004108:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004118:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	2b40      	cmp	r3, #64	@ 0x40
 8004128:	d108      	bne.n	800413c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68ba      	ldr	r2, [r7, #8]
 8004138:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800413a:	e007      	b.n	800414c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68ba      	ldr	r2, [r7, #8]
 8004142:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	60da      	str	r2, [r3, #12]
}
 800414c:	bf00      	nop
 800414e:	3714      	adds	r7, #20
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004158:	b480      	push	{r7}
 800415a:	b085      	sub	sp, #20
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	b2db      	uxtb	r3, r3
 8004166:	3b10      	subs	r3, #16
 8004168:	4a13      	ldr	r2, [pc, #76]	@ (80041b8 <DMA_CalcBaseAndBitshift+0x60>)
 800416a:	fba2 2303 	umull	r2, r3, r2, r3
 800416e:	091b      	lsrs	r3, r3, #4
 8004170:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004172:	4a12      	ldr	r2, [pc, #72]	@ (80041bc <DMA_CalcBaseAndBitshift+0x64>)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	4413      	add	r3, r2
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	461a      	mov	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2b03      	cmp	r3, #3
 8004184:	d908      	bls.n	8004198 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	461a      	mov	r2, r3
 800418c:	4b0c      	ldr	r3, [pc, #48]	@ (80041c0 <DMA_CalcBaseAndBitshift+0x68>)
 800418e:	4013      	ands	r3, r2
 8004190:	1d1a      	adds	r2, r3, #4
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	659a      	str	r2, [r3, #88]	@ 0x58
 8004196:	e006      	b.n	80041a6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	461a      	mov	r2, r3
 800419e:	4b08      	ldr	r3, [pc, #32]	@ (80041c0 <DMA_CalcBaseAndBitshift+0x68>)
 80041a0:	4013      	ands	r3, r2
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3714      	adds	r7, #20
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	aaaaaaab 	.word	0xaaaaaaab
 80041bc:	080224ac 	.word	0x080224ac
 80041c0:	fffffc00 	.word	0xfffffc00

080041c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041cc:	2300      	movs	r3, #0
 80041ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d11f      	bne.n	800421e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	2b03      	cmp	r3, #3
 80041e2:	d856      	bhi.n	8004292 <DMA_CheckFifoParam+0xce>
 80041e4:	a201      	add	r2, pc, #4	@ (adr r2, 80041ec <DMA_CheckFifoParam+0x28>)
 80041e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ea:	bf00      	nop
 80041ec:	080041fd 	.word	0x080041fd
 80041f0:	0800420f 	.word	0x0800420f
 80041f4:	080041fd 	.word	0x080041fd
 80041f8:	08004293 	.word	0x08004293
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004200:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d046      	beq.n	8004296 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800420c:	e043      	b.n	8004296 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004212:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004216:	d140      	bne.n	800429a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800421c:	e03d      	b.n	800429a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004226:	d121      	bne.n	800426c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	2b03      	cmp	r3, #3
 800422c:	d837      	bhi.n	800429e <DMA_CheckFifoParam+0xda>
 800422e:	a201      	add	r2, pc, #4	@ (adr r2, 8004234 <DMA_CheckFifoParam+0x70>)
 8004230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004234:	08004245 	.word	0x08004245
 8004238:	0800424b 	.word	0x0800424b
 800423c:	08004245 	.word	0x08004245
 8004240:	0800425d 	.word	0x0800425d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	73fb      	strb	r3, [r7, #15]
      break;
 8004248:	e030      	b.n	80042ac <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800424e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d025      	beq.n	80042a2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800425a:	e022      	b.n	80042a2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004260:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004264:	d11f      	bne.n	80042a6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800426a:	e01c      	b.n	80042a6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	2b02      	cmp	r3, #2
 8004270:	d903      	bls.n	800427a <DMA_CheckFifoParam+0xb6>
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	2b03      	cmp	r3, #3
 8004276:	d003      	beq.n	8004280 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004278:	e018      	b.n	80042ac <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	73fb      	strb	r3, [r7, #15]
      break;
 800427e:	e015      	b.n	80042ac <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004284:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00e      	beq.n	80042aa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	73fb      	strb	r3, [r7, #15]
      break;
 8004290:	e00b      	b.n	80042aa <DMA_CheckFifoParam+0xe6>
      break;
 8004292:	bf00      	nop
 8004294:	e00a      	b.n	80042ac <DMA_CheckFifoParam+0xe8>
      break;
 8004296:	bf00      	nop
 8004298:	e008      	b.n	80042ac <DMA_CheckFifoParam+0xe8>
      break;
 800429a:	bf00      	nop
 800429c:	e006      	b.n	80042ac <DMA_CheckFifoParam+0xe8>
      break;
 800429e:	bf00      	nop
 80042a0:	e004      	b.n	80042ac <DMA_CheckFifoParam+0xe8>
      break;
 80042a2:	bf00      	nop
 80042a4:	e002      	b.n	80042ac <DMA_CheckFifoParam+0xe8>
      break;   
 80042a6:	bf00      	nop
 80042a8:	e000      	b.n	80042ac <DMA_CheckFifoParam+0xe8>
      break;
 80042aa:	bf00      	nop
    }
  } 
  
  return status; 
 80042ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3714      	adds	r7, #20
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
 80042ba:	bf00      	nop

080042bc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d101      	bne.n	80042ce <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e086      	b.n	80043dc <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d106      	bne.n	80042e6 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2220      	movs	r2, #32
 80042dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f00a f901 	bl	800e4e8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042e6:	4b3f      	ldr	r3, [pc, #252]	@ (80043e4 <HAL_ETH_Init+0x128>)
 80042e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ea:	4a3e      	ldr	r2, [pc, #248]	@ (80043e4 <HAL_ETH_Init+0x128>)
 80042ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80042f2:	4b3c      	ldr	r3, [pc, #240]	@ (80043e4 <HAL_ETH_Init+0x128>)
 80042f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042fa:	60bb      	str	r3, [r7, #8]
 80042fc:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80042fe:	4b3a      	ldr	r3, [pc, #232]	@ (80043e8 <HAL_ETH_Init+0x12c>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	4a39      	ldr	r2, [pc, #228]	@ (80043e8 <HAL_ETH_Init+0x12c>)
 8004304:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004308:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800430a:	4b37      	ldr	r3, [pc, #220]	@ (80043e8 <HAL_ETH_Init+0x12c>)
 800430c:	685a      	ldr	r2, [r3, #4]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	4935      	ldr	r1, [pc, #212]	@ (80043e8 <HAL_ETH_Init+0x12c>)
 8004314:	4313      	orrs	r3, r2
 8004316:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004318:	4b33      	ldr	r3, [pc, #204]	@ (80043e8 <HAL_ETH_Init+0x12c>)
 800431a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	6812      	ldr	r2, [r2, #0]
 800432a:	f043 0301 	orr.w	r3, r3, #1
 800432e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004332:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004334:	f7fe f9ac 	bl	8002690 <HAL_GetTick>
 8004338:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800433a:	e011      	b.n	8004360 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800433c:	f7fe f9a8 	bl	8002690 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800434a:	d909      	bls.n	8004360 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2204      	movs	r2, #4
 8004350:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	22e0      	movs	r2, #224	@ 0xe0
 8004358:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e03d      	b.n	80043dc <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1e4      	bne.n	800433c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f000 ff5c 	bl	8005230 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f001 f807 	bl	800538c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f001 f85d 	bl	800543e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	461a      	mov	r2, r3
 800438a:	2100      	movs	r1, #0
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f000 ffc5 	bl	800531c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80043a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	4b0f      	ldr	r3, [pc, #60]	@ (80043ec <HAL_ETH_Init+0x130>)
 80043b0:	430b      	orrs	r3, r1
 80043b2:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80043c6:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2210      	movs	r2, #16
 80043d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3710      	adds	r7, #16
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	40023800 	.word	0x40023800
 80043e8:	40013800 	.word	0x40013800
 80043ec:	00020060 	.word	0x00020060

080043f0 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043fe:	2b10      	cmp	r3, #16
 8004400:	d15f      	bne.n	80044c2 <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2220      	movs	r2, #32
 8004406:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2201      	movs	r2, #1
 800440e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2204      	movs	r2, #4
 8004414:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 f9f6 	bl	8004808 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004424:	2001      	movs	r0, #1
 8004426:	f7fe f93f 	bl	80026a8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68fa      	ldr	r2, [r7, #12]
 8004430:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	6812      	ldr	r2, [r2, #0]
 8004440:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004444:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004448:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	6812      	ldr	r2, [r2, #0]
 8004458:	f043 0302 	orr.w	r3, r3, #2
 800445c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004460:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 fd80 	bl	8004f68 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f042 0208 	orr.w	r2, r2, #8
 8004476:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004480:	2001      	movs	r0, #1
 8004482:	f7fe f911 	bl	80026a8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68fa      	ldr	r2, [r7, #12]
 800448c:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f042 0204 	orr.w	r2, r2, #4
 800449c:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044a6:	69d9      	ldr	r1, [r3, #28]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	4b07      	ldr	r3, [pc, #28]	@ (80044cc <HAL_ETH_Start_IT+0xdc>)
 80044ae:	430b      	orrs	r3, r1
 80044b0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80044b4:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2240      	movs	r2, #64	@ 0x40
 80044ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80044be:	2300      	movs	r3, #0
 80044c0:	e000      	b.n	80044c4 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
  }
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3710      	adds	r7, #16
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	0001a0c1 	.word	0x0001a0c1

080044d0 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b086      	sub	sp, #24
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044de:	2b40      	cmp	r3, #64	@ 0x40
 80044e0:	d16e      	bne.n	80045c0 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2220      	movs	r2, #32
 80044e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80044f2:	69d9      	ldr	r1, [r3, #28]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	4b34      	ldr	r3, [pc, #208]	@ (80045cc <HAL_ETH_Stop_IT+0xfc>)
 80044fa:	400b      	ands	r3, r1
 80044fc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004500:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	6812      	ldr	r2, [r2, #0]
 8004510:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004514:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004518:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	6812      	ldr	r2, [r2, #0]
 8004528:	f023 0302 	bic.w	r3, r3, #2
 800452c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004530:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f022 0204 	bic.w	r2, r2, #4
 8004540:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800454a:	2001      	movs	r0, #1
 800454c:	f7fe f8ac 	bl	80026a8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 fd05 	bl	8004f68 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f022 0208 	bic.w	r2, r2, #8
 800456c:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004576:	2001      	movs	r0, #1
 8004578:	f7fe f896 	bl	80026a8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	693a      	ldr	r2, [r7, #16]
 8004582:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004584:	2300      	movs	r3, #0
 8004586:	617b      	str	r3, [r7, #20]
 8004588:	e00e      	b.n	80045a8 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	697a      	ldr	r2, [r7, #20]
 800458e:	3212      	adds	r2, #18
 8004590:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004594:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	3301      	adds	r3, #1
 80045a6:	617b      	str	r3, [r7, #20]
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	2b03      	cmp	r3, #3
 80045ac:	d9ed      	bls.n	800458a <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2210      	movs	r2, #16
 80045b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 80045bc:	2300      	movs	r3, #0
 80045be:	e000      	b.n	80045c2 <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
  }
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3718      	adds	r7, #24
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	fffe5f3e 	.word	0xfffe5f3e

080045d0 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d109      	bne.n	80045f4 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e6:	f043 0201 	orr.w	r2, r3, #1
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e045      	b.n	8004680 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045fa:	2b40      	cmp	r3, #64	@ 0x40
 80045fc:	d13f      	bne.n	800467e <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8004606:	2201      	movs	r2, #1
 8004608:	6839      	ldr	r1, [r7, #0]
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 ff86 	bl	800551c <ETH_Prepare_Tx_Descriptors>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d009      	beq.n	800462a <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800461c:	f043 0202 	orr.w	r2, r3, #2
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e02a      	b.n	8004680 <HAL_ETH_Transmit_IT+0xb0>
  __ASM volatile ("dsb 0xF":::"memory");
 800462a:	f3bf 8f4f 	dsb	sy
}
 800462e:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004634:	1c5a      	adds	r2, r3, #1
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	629a      	str	r2, [r3, #40]	@ 0x28
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800463e:	2b03      	cmp	r3, #3
 8004640:	d904      	bls.n	800464c <HAL_ETH_Transmit_IT+0x7c>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004646:	1f1a      	subs	r2, r3, #4
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004654:	695b      	ldr	r3, [r3, #20]
 8004656:	f003 0304 	and.w	r3, r3, #4
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00d      	beq.n	800467a <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004666:	461a      	mov	r2, r3
 8004668:	2304      	movs	r3, #4
 800466a:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004674:	461a      	mov	r2, r3
 8004676:	2300      	movs	r3, #0
 8004678:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 800467a:	2300      	movs	r3, #0
 800467c:	e000      	b.n	8004680 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
  }
}
 8004680:	4618      	mov	r0, r3
 8004682:	3708      	adds	r7, #8
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b088      	sub	sp, #32
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8004692:	2300      	movs	r3, #0
 8004694:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004696:	2300      	movs	r3, #0
 8004698:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d109      	bne.n	80046b4 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a6:	f043 0201 	orr.w	r2, r3, #1
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e0a4      	b.n	80047fe <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046ba:	2b40      	cmp	r3, #64	@ 0x40
 80046bc:	d001      	beq.n	80046c2 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	e09d      	b.n	80047fe <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046c6:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	69fa      	ldr	r2, [r7, #28]
 80046cc:	3212      	adds	r2, #18
 80046ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046d2:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046d8:	f1c3 0304 	rsb	r3, r3, #4
 80046dc:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80046de:	e066      	b.n	80047ae <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d007      	beq.n	80046fc <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	69da      	ldr	r2, [r3, #28]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	699a      	ldr	r2, [r3, #24]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004704:	2b00      	cmp	r3, #0
 8004706:	d103      	bne.n	8004710 <HAL_ETH_ReadData+0x88>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800470c:	2b00      	cmp	r3, #0
 800470e:	d03c      	beq.n	800478a <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004718:	2b00      	cmp	r3, #0
 800471a:	d005      	beq.n	8004728 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2200      	movs	r2, #0
 8004720:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	0c1b      	lsrs	r3, r3, #16
 800472e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004732:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8004734:	69bb      	ldr	r3, [r7, #24]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800473c:	2b00      	cmp	r3, #0
 800473e:	d005      	beq.n	800474c <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8004748:	2301      	movs	r3, #1
 800474a:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	689a      	ldr	r2, [r3, #8]
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004764:	461a      	mov	r2, r3
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	b29b      	uxth	r3, r3
 800476a:	f00a f891 	bl	800e890 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004772:	1c5a      	adds	r2, r3, #1
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	441a      	add	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	2200      	movs	r2, #0
 8004788:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	3301      	adds	r3, #1
 800478e:	61fb      	str	r3, [r7, #28]
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	2b03      	cmp	r3, #3
 8004794:	d902      	bls.n	800479c <HAL_ETH_ReadData+0x114>
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	3b04      	subs	r3, #4
 800479a:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	69fa      	ldr	r2, [r7, #28]
 80047a0:	3212      	adds	r2, #18
 80047a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047a6:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	3301      	adds	r3, #1
 80047ac:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	db06      	blt.n	80047c4 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d202      	bcs.n	80047c4 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 80047be:	7cfb      	ldrb	r3, [r7, #19]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d08d      	beq.n	80046e0 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	441a      	add	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d002      	beq.n	80047de <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f000 f815 	bl	8004808 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	69fa      	ldr	r2, [r7, #28]
 80047e2:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 80047e4:	7cfb      	ldrb	r3, [r7, #19]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d108      	bne.n	80047fc <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80047f8:	2300      	movs	r3, #0
 80047fa:	e000      	b.n	80047fe <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3720      	adds	r7, #32
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
	...

08004808 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b088      	sub	sp, #32
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8004810:	2300      	movs	r3, #0
 8004812:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8004814:	2301      	movs	r3, #1
 8004816:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800481c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	69fa      	ldr	r2, [r7, #28]
 8004822:	3212      	adds	r2, #18
 8004824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004828:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800482e:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8004830:	e042      	b.n	80048b8 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d112      	bne.n	8004860 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800483a:	f107 0308 	add.w	r3, r7, #8
 800483e:	4618      	mov	r0, r3
 8004840:	f009 fff6 	bl	800e830 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d102      	bne.n	8004850 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 800484a:	2300      	movs	r3, #0
 800484c:	74fb      	strb	r3, [r7, #19]
 800484e:	e007      	b.n	8004860 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	461a      	mov	r2, r3
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	461a      	mov	r2, r3
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8004860:	7cfb      	ldrb	r3, [r7, #19]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d028      	beq.n	80048b8 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800486a:	2b00      	cmp	r3, #0
 800486c:	d106      	bne.n	800487c <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	695a      	ldr	r2, [r3, #20]
 8004872:	4b26      	ldr	r3, [pc, #152]	@ (800490c <ETH_UpdateDescriptor+0x104>)
 8004874:	4313      	orrs	r3, r2
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	6053      	str	r3, [r2, #4]
 800487a:	e005      	b.n	8004888 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	695b      	ldr	r3, [r3, #20]
 8004880:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	3301      	adds	r3, #1
 8004898:	61fb      	str	r3, [r7, #28]
 800489a:	69fb      	ldr	r3, [r7, #28]
 800489c:	2b03      	cmp	r3, #3
 800489e:	d902      	bls.n	80048a6 <ETH_UpdateDescriptor+0x9e>
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	3b04      	subs	r3, #4
 80048a4:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	69fa      	ldr	r2, [r7, #28]
 80048aa:	3212      	adds	r2, #18
 80048ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048b0:	617b      	str	r3, [r7, #20]
      desccount--;
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	3b01      	subs	r3, #1
 80048b6:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80048b8:	69bb      	ldr	r3, [r7, #24]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d002      	beq.n	80048c4 <ETH_UpdateDescriptor+0xbc>
 80048be:	7cfb      	ldrb	r3, [r7, #19]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1b6      	bne.n	8004832 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048c8:	69ba      	ldr	r2, [r7, #24]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d01a      	beq.n	8004904 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	3303      	adds	r3, #3
 80048d2:	f003 0303 	and.w	r3, r3, #3
 80048d6:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80048d8:	f3bf 8f5f 	dmb	sy
}
 80048dc:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6919      	ldr	r1, [r3, #16]
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	4613      	mov	r3, r2
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	4413      	add	r3, r2
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	18ca      	adds	r2, r1, r3
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80048f6:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	69fa      	ldr	r2, [r7, #28]
 80048fc:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8004904:	bf00      	nop
 8004906:	3720      	adds	r7, #32
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}
 800490c:	80004000 	.word	0x80004000

08004910 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b086      	sub	sp, #24
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	3318      	adds	r3, #24
 800491c:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004922:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004928:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 800492a:	2301      	movs	r3, #1
 800492c:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 800492e:	e047      	b.n	80049c0 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8004930:	2301      	movs	r3, #1
 8004932:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	3b01      	subs	r3, #1
 8004938:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	3304      	adds	r3, #4
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	4413      	add	r3, r2
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10a      	bne.n	8004960 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	3301      	adds	r3, #1
 800494e:	613b      	str	r3, [r7, #16]
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	2b03      	cmp	r3, #3
 8004954:	d902      	bls.n	800495c <HAL_ETH_ReleaseTxPacket+0x4c>
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	3b04      	subs	r3, #4
 800495a:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 800495c:	2300      	movs	r3, #0
 800495e:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8004960:	7bbb      	ldrb	r3, [r7, #14]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d02c      	beq.n	80049c0 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	68d9      	ldr	r1, [r3, #12]
 800496a:	693a      	ldr	r2, [r7, #16]
 800496c:	4613      	mov	r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	4413      	add	r3, r2
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	440b      	add	r3, r1
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2b00      	cmp	r3, #0
 800497a:	db1f      	blt.n	80049bc <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 800497c:	68ba      	ldr	r2, [r7, #8]
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	3304      	adds	r3, #4
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4413      	add	r3, r2
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	4618      	mov	r0, r3
 800498a:	f009 ffc3 	bl	800e914 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	3304      	adds	r3, #4
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	4413      	add	r3, r2
 8004998:	2200      	movs	r2, #0
 800499a:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	3301      	adds	r3, #1
 80049a0:	613b      	str	r3, [r7, #16]
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	2b03      	cmp	r3, #3
 80049a6:	d902      	bls.n	80049ae <HAL_ETH_ReleaseTxPacket+0x9e>
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	3b04      	subs	r3, #4
 80049ac:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	697a      	ldr	r2, [r7, #20]
 80049b2:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	693a      	ldr	r2, [r7, #16]
 80049b8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80049ba:	e001      	b.n	80049c0 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 80049bc:	2300      	movs	r3, #0
 80049be:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d002      	beq.n	80049cc <HAL_ETH_ReleaseTxPacket+0xbc>
 80049c6:	7bfb      	ldrb	r3, [r7, #15]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d1b1      	bne.n	8004930 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3718      	adds	r7, #24
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
	...

080049d8 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b086      	sub	sp, #24
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e6:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049fc:	69db      	ldr	r3, [r3, #28]
 80049fe:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8004a00:	4b4b      	ldr	r3, [pc, #300]	@ (8004b30 <HAL_ETH_IRQHandler+0x158>)
 8004a02:	695b      	ldr	r3, [r3, #20]
 8004a04:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d00e      	beq.n	8004a2e <HAL_ETH_IRQHandler+0x56>
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d009      	beq.n	8004a2e <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a22:	461a      	mov	r2, r3
 8004a24:	4b43      	ldr	r3, [pc, #268]	@ (8004b34 <HAL_ETH_IRQHandler+0x15c>)
 8004a26:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f009 fa9d 	bl	800df68 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	f003 0301 	and.w	r3, r3, #1
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d00f      	beq.n	8004a58 <HAL_ETH_IRQHandler+0x80>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f003 0301 	and.w	r3, r3, #1
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00a      	beq.n	8004a58 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8004a50:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f009 fa98 	bl	800df88 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d042      	beq.n	8004ae8 <HAL_ETH_IRQHandler+0x110>
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d03d      	beq.n	8004ae8 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a72:	f043 0208 	orr.w	r2, r3, #8
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d01a      	beq.n	8004abc <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004a8e:	695a      	ldr	r2, [r3, #20]
 8004a90:	4b29      	ldr	r3, [pc, #164]	@ (8004b38 <HAL_ETH_IRQHandler+0x160>)
 8004a92:	4013      	ands	r3, r2
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004aa2:	69db      	ldr	r3, [r3, #28]
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	6812      	ldr	r2, [r2, #0]
 8004aa8:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8004aac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004ab0:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	22e0      	movs	r2, #224	@ 0xe0
 8004ab6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8004aba:	e012      	b.n	8004ae2 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ac4:	695a      	ldr	r2, [r3, #20]
 8004ac6:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004aca:	4013      	ands	r3, r2
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ada:	461a      	mov	r2, r3
 8004adc:	f248 6380 	movw	r3, #34432	@ 0x8680
 8004ae0:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f009 fa60 	bl	800dfa8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f003 0308 	and.w	r3, r3, #8
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00e      	beq.n	8004b10 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af8:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 f81a 	bl	8004b3c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d006      	beq.n	8004b28 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004b1a:	4b05      	ldr	r3, [pc, #20]	@ (8004b30 <HAL_ETH_IRQHandler+0x158>)
 8004b1c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004b20:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 f814 	bl	8004b50 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8004b28:	bf00      	nop
 8004b2a:	3718      	adds	r7, #24
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	40013c00 	.word	0x40013c00
 8004b34:	00010040 	.word	0x00010040
 8004b38:	007e2000 	.word	0x007e2000

08004b3c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8004b44:	bf00      	nop
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8004b58:	bf00      	nop
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b086      	sub	sp, #24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
 8004b70:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	f003 031c 	and.w	r3, r3, #28
 8004b80:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	02db      	lsls	r3, r3, #11
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	019b      	lsls	r3, r3, #6
 8004b92:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	f023 0302 	bic.w	r3, r3, #2
 8004ba2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	f043 0301 	orr.w	r3, r3, #1
 8004baa:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	697a      	ldr	r2, [r7, #20]
 8004bb2:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8004bb4:	f7fd fd6c 	bl	8002690 <HAL_GetTick>
 8004bb8:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004bba:	e00d      	b.n	8004bd8 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8004bbc:	f7fd fd68 	bl	8002690 <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bca:	d301      	bcc.n	8004bd0 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e010      	b.n	8004bf2 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1ec      	bne.n	8004bbc <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	695b      	ldr	r3, [r3, #20]
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	461a      	mov	r2, r3
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3718      	adds	r7, #24
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b086      	sub	sp, #24
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	60f8      	str	r0, [r7, #12]
 8004c02:	60b9      	str	r1, [r7, #8]
 8004c04:	607a      	str	r2, [r7, #4]
 8004c06:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	f003 031c 	and.w	r3, r3, #28
 8004c16:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	02db      	lsls	r3, r3, #11
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	697a      	ldr	r2, [r7, #20]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	019b      	lsls	r3, r3, #6
 8004c28:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	f043 0302 	orr.w	r3, r3, #2
 8004c38:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	f043 0301 	orr.w	r3, r3, #1
 8004c40:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	b29a      	uxth	r2, r3
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c54:	f7fd fd1c 	bl	8002690 <HAL_GetTick>
 8004c58:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004c5a:	e00d      	b.n	8004c78 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8004c5c:	f7fd fd18 	bl	8002690 <HAL_GetTick>
 8004c60:	4602      	mov	r2, r0
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c6a:	d301      	bcc.n	8004c70 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e009      	b.n	8004c84 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	691b      	ldr	r3, [r3, #16]
 8004c76:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	f003 0301 	and.w	r3, r3, #1
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1ec      	bne.n	8004c5c <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8004c82:	2300      	movs	r3, #0
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3718      	adds	r7, #24
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d101      	bne.n	8004ca0 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e0e6      	b.n	8004e6e <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0310 	and.w	r3, r3, #16
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	bf14      	ite	ne
 8004cae:	2301      	movne	r3, #1
 8004cb0:	2300      	moveq	r3, #0
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	bf0c      	ite	eq
 8004cd8:	2301      	moveq	r3, #1
 8004cda:	2300      	movne	r3, #0
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	461a      	mov	r2, r3
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	bf14      	ite	ne
 8004cf4:	2301      	movne	r3, #1
 8004cf6:	2300      	moveq	r3, #0
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	bf0c      	ite	eq
 8004d0e:	2301      	moveq	r3, #1
 8004d10:	2300      	movne	r3, #0
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	461a      	mov	r2, r3
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	bf14      	ite	ne
 8004d28:	2301      	movne	r3, #1
 8004d2a:	2300      	moveq	r3, #0
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	461a      	mov	r2, r3
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	bf0c      	ite	eq
 8004d5e:	2301      	moveq	r3, #1
 8004d60:	2300      	movne	r3, #0
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	461a      	mov	r2, r3
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	bf0c      	ite	eq
 8004d78:	2301      	moveq	r3, #1
 8004d7a:	2300      	movne	r3, #0
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	461a      	mov	r2, r3
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	bf14      	ite	ne
 8004d92:	2301      	movne	r3, #1
 8004d94:	2300      	moveq	r3, #0
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	461a      	mov	r2, r3
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	bf14      	ite	ne
 8004dba:	2301      	movne	r3, #1
 8004dbc:	2300      	moveq	r3, #0
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	bf14      	ite	ne
 8004dd4:	2301      	movne	r3, #1
 8004dd6:	2300      	moveq	r3, #0
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	461a      	mov	r2, r3
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	699b      	ldr	r3, [r3, #24]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	bf14      	ite	ne
 8004dee:	2301      	movne	r3, #1
 8004df0:	2300      	moveq	r3, #0
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	461a      	mov	r2, r3
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	699b      	ldr	r3, [r3, #24]
 8004e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	bf0c      	ite	eq
 8004e0a:	2301      	moveq	r3, #1
 8004e0c:	2300      	movne	r3, #0
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	461a      	mov	r2, r3
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	699b      	ldr	r3, [r3, #24]
 8004e2c:	0c1b      	lsrs	r3, r3, #16
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	f003 0304 	and.w	r3, r3, #4
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	bf14      	ite	ne
 8004e42:	2301      	movne	r3, #1
 8004e44:	2300      	moveq	r3, #0
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	461a      	mov	r2, r3
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	699b      	ldr	r3, [r3, #24]
 8004e56:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	bf14      	ite	ne
 8004e5e:	2301      	movne	r3, #1
 8004e60:	2300      	moveq	r3, #0
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	370c      	adds	r7, #12
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr

08004e7a <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b082      	sub	sp, #8
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
 8004e82:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d101      	bne.n	8004e8e <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e00b      	b.n	8004ea6 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e94:	2b10      	cmp	r3, #16
 8004e96:	d105      	bne.n	8004ea4 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8004e98:	6839      	ldr	r1, [r7, #0]
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 f88a 	bl	8004fb4 <ETH_SetMACConfig>

    return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	e000      	b.n	8004ea6 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
  }
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3708      	adds	r7, #8
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
	...

08004eb0 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f023 031c 	bic.w	r3, r3, #28
 8004ec6:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004ec8:	f003 fe70 	bl	8008bac <HAL_RCC_GetHCLKFreq>
 8004ecc:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	4a14      	ldr	r2, [pc, #80]	@ (8004f24 <HAL_ETH_SetMDIOClockRange+0x74>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d804      	bhi.n	8004ee0 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f043 0308 	orr.w	r3, r3, #8
 8004edc:	60fb      	str	r3, [r7, #12]
 8004ede:	e019      	b.n	8004f14 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	4a11      	ldr	r2, [pc, #68]	@ (8004f28 <HAL_ETH_SetMDIOClockRange+0x78>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d204      	bcs.n	8004ef2 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f043 030c 	orr.w	r3, r3, #12
 8004eee:	60fb      	str	r3, [r7, #12]
 8004ef0:	e010      	b.n	8004f14 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	4a0d      	ldr	r2, [pc, #52]	@ (8004f2c <HAL_ETH_SetMDIOClockRange+0x7c>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d90c      	bls.n	8004f14 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	4a0c      	ldr	r2, [pc, #48]	@ (8004f30 <HAL_ETH_SetMDIOClockRange+0x80>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d804      	bhi.n	8004f0c <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f043 0304 	orr.w	r3, r3, #4
 8004f08:	60fb      	str	r3, [r7, #12]
 8004f0a:	e003      	b.n	8004f14 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f043 0310 	orr.w	r3, r3, #16
 8004f12:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	611a      	str	r2, [r3, #16]
}
 8004f1c:	bf00      	nop
 8004f1e:	3710      	adds	r7, #16
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	02160ebf 	.word	0x02160ebf
 8004f28:	03938700 	.word	0x03938700
 8004f2c:	05f5e0ff 	.word	0x05f5e0ff
 8004f30:	08f0d17f 	.word	0x08f0d17f

08004f34 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	370c      	adds	r7, #12
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr

08004f4e <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8004f4e:	b480      	push	{r7}
 8004f50:	b083      	sub	sp, #12
 8004f52:	af00      	add	r7, sp, #0
 8004f54:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8004f70:	2300      	movs	r3, #0
 8004f72:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f7c:	699b      	ldr	r3, [r3, #24]
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	6812      	ldr	r2, [r2, #0]
 8004f82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f86:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004f8a:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f94:	699b      	ldr	r3, [r3, #24]
 8004f96:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004f98:	2001      	movs	r0, #1
 8004f9a:	f7fd fb85 	bl	80026a8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004fa8:	6193      	str	r3, [r2, #24]
}
 8004faa:	bf00      	nop
 8004fac:	3710      	adds	r7, #16
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
	...

08004fb4 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b084      	sub	sp, #16
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	4b53      	ldr	r3, [pc, #332]	@ (8005118 <ETH_SetMACConfig+0x164>)
 8004fca:	4013      	ands	r3, r2
 8004fcc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	7b9b      	ldrb	r3, [r3, #14]
 8004fd2:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004fd4:	683a      	ldr	r2, [r7, #0]
 8004fd6:	7c12      	ldrb	r2, [r2, #16]
 8004fd8:	2a00      	cmp	r2, #0
 8004fda:	d102      	bne.n	8004fe2 <ETH_SetMACConfig+0x2e>
 8004fdc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8004fe0:	e000      	b.n	8004fe4 <ETH_SetMACConfig+0x30>
 8004fe2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8004fe4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004fe6:	683a      	ldr	r2, [r7, #0]
 8004fe8:	7c52      	ldrb	r2, [r2, #17]
 8004fea:	2a00      	cmp	r2, #0
 8004fec:	d102      	bne.n	8004ff4 <ETH_SetMACConfig+0x40>
 8004fee:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8004ff2:	e000      	b.n	8004ff6 <ETH_SetMACConfig+0x42>
 8004ff4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004ff6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004ffc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	7fdb      	ldrb	r3, [r3, #31]
 8005002:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8005004:	431a      	orrs	r2, r3
                        macconf->Speed |
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800500a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	7f92      	ldrb	r2, [r2, #30]
 8005010:	2a00      	cmp	r2, #0
 8005012:	d102      	bne.n	800501a <ETH_SetMACConfig+0x66>
 8005014:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005018:	e000      	b.n	800501c <ETH_SetMACConfig+0x68>
 800501a:	2200      	movs	r2, #0
                        macconf->Speed |
 800501c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	7f1b      	ldrb	r3, [r3, #28]
 8005022:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005024:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800502a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	791b      	ldrb	r3, [r3, #4]
 8005030:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8005032:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005034:	683a      	ldr	r2, [r7, #0]
 8005036:	f892 2020 	ldrb.w	r2, [r2, #32]
 800503a:	2a00      	cmp	r2, #0
 800503c:	d102      	bne.n	8005044 <ETH_SetMACConfig+0x90>
 800503e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005042:	e000      	b.n	8005046 <ETH_SetMACConfig+0x92>
 8005044:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005046:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	7bdb      	ldrb	r3, [r3, #15]
 800504c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800504e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005054:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800505c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800505e:	4313      	orrs	r3, r2
 8005060:	68fa      	ldr	r2, [r7, #12]
 8005062:	4313      	orrs	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	68fa      	ldr	r2, [r7, #12]
 800506c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005076:	2001      	movs	r0, #1
 8005078:	f7fd fb16 	bl	80026a8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68fa      	ldr	r2, [r7, #12]
 8005082:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	699b      	ldr	r3, [r3, #24]
 800508a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800508c:	68fa      	ldr	r2, [r7, #12]
 800508e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8005092:	4013      	ands	r3, r2
 8005094:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800509a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800509c:	683a      	ldr	r2, [r7, #0]
 800509e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80050a2:	2a00      	cmp	r2, #0
 80050a4:	d101      	bne.n	80050aa <ETH_SetMACConfig+0xf6>
 80050a6:	2280      	movs	r2, #128	@ 0x80
 80050a8:	e000      	b.n	80050ac <ETH_SetMACConfig+0xf8>
 80050aa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80050ac:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80050b2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80050b4:	683a      	ldr	r2, [r7, #0]
 80050b6:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80050ba:	2a01      	cmp	r2, #1
 80050bc:	d101      	bne.n	80050c2 <ETH_SetMACConfig+0x10e>
 80050be:	2208      	movs	r2, #8
 80050c0:	e000      	b.n	80050c4 <ETH_SetMACConfig+0x110>
 80050c2:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80050c4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80050cc:	2a01      	cmp	r2, #1
 80050ce:	d101      	bne.n	80050d4 <ETH_SetMACConfig+0x120>
 80050d0:	2204      	movs	r2, #4
 80050d2:	e000      	b.n	80050d6 <ETH_SetMACConfig+0x122>
 80050d4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80050d6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80050d8:	683a      	ldr	r2, [r7, #0]
 80050da:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80050de:	2a01      	cmp	r2, #1
 80050e0:	d101      	bne.n	80050e6 <ETH_SetMACConfig+0x132>
 80050e2:	2202      	movs	r2, #2
 80050e4:	e000      	b.n	80050e8 <ETH_SetMACConfig+0x134>
 80050e6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80050e8:	4313      	orrs	r3, r2
 80050ea:	68fa      	ldr	r2, [r7, #12]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68fa      	ldr	r2, [r7, #12]
 80050f6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	699b      	ldr	r3, [r3, #24]
 80050fe:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005100:	2001      	movs	r0, #1
 8005102:	f7fd fad1 	bl	80026a8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	619a      	str	r2, [r3, #24]
}
 800510e:	bf00      	nop
 8005110:	3710      	adds	r7, #16
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	fd20810f 	.word	0xfd20810f

0800511c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	4b3d      	ldr	r3, [pc, #244]	@ (800522c <ETH_SetDMAConfig+0x110>)
 8005136:	4013      	ands	r3, r2
 8005138:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	7b1b      	ldrb	r3, [r3, #12]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d102      	bne.n	8005148 <ETH_SetDMAConfig+0x2c>
 8005142:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005146:	e000      	b.n	800514a <ETH_SetDMAConfig+0x2e>
 8005148:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	7b5b      	ldrb	r3, [r3, #13]
 800514e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005150:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005152:	683a      	ldr	r2, [r7, #0]
 8005154:	7f52      	ldrb	r2, [r2, #29]
 8005156:	2a00      	cmp	r2, #0
 8005158:	d102      	bne.n	8005160 <ETH_SetDMAConfig+0x44>
 800515a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800515e:	e000      	b.n	8005162 <ETH_SetDMAConfig+0x46>
 8005160:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005162:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	7b9b      	ldrb	r3, [r3, #14]
 8005168:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800516a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005170:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	7f1b      	ldrb	r3, [r3, #28]
 8005176:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8005178:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	7f9b      	ldrb	r3, [r3, #30]
 800517e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8005180:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005186:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800518e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005190:	4313      	orrs	r3, r2
 8005192:	68fa      	ldr	r2, [r7, #12]
 8005194:	4313      	orrs	r3, r2
 8005196:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051a0:	461a      	mov	r2, r3
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051ae:	699b      	ldr	r3, [r3, #24]
 80051b0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80051b2:	2001      	movs	r0, #1
 80051b4:	f7fd fa78 	bl	80026a8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051c0:	461a      	mov	r2, r3
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	791b      	ldrb	r3, [r3, #4]
 80051ca:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80051d0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80051d6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80051dc:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80051e4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80051e6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ec:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80051ee:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80051f4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	6812      	ldr	r2, [r2, #0]
 80051fa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051fe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005202:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005210:	2001      	movs	r0, #1
 8005212:	f7fd fa49 	bl	80026a8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800521e:	461a      	mov	r2, r3
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6013      	str	r3, [r2, #0]
}
 8005224:	bf00      	nop
 8005226:	3710      	adds	r7, #16
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}
 800522c:	f8de3f23 	.word	0xf8de3f23

08005230 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b0a6      	sub	sp, #152	@ 0x98
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8005238:	2301      	movs	r3, #1
 800523a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800523e:	2301      	movs	r3, #1
 8005240:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8005244:	2300      	movs	r3, #0
 8005246:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005248:	2300      	movs	r3, #0
 800524a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800524e:	2301      	movs	r3, #1
 8005250:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8005254:	2300      	movs	r3, #0
 8005256:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800525a:	2301      	movs	r3, #1
 800525c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8005260:	2301      	movs	r3, #1
 8005262:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8005266:	2300      	movs	r3, #0
 8005268:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800526c:	2300      	movs	r3, #0
 800526e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005272:	2300      	movs	r3, #0
 8005274:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8005276:	2300      	movs	r3, #0
 8005278:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800527c:	2300      	movs	r3, #0
 800527e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8005280:	2300      	movs	r3, #0
 8005282:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005286:	2300      	movs	r3, #0
 8005288:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800528c:	2300      	movs	r3, #0
 800528e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8005292:	2300      	movs	r3, #0
 8005294:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005298:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800529c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800529e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80052a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80052a4:	2300      	movs	r3, #0
 80052a6:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80052aa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80052ae:	4619      	mov	r1, r3
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f7ff fe7f 	bl	8004fb4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80052b6:	2301      	movs	r3, #1
 80052b8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80052ba:	2301      	movs	r3, #1
 80052bc:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80052be:	2301      	movs	r3, #1
 80052c0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80052c4:	2301      	movs	r3, #1
 80052c6:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80052c8:	2300      	movs	r3, #0
 80052ca:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80052cc:	2300      	movs	r3, #0
 80052ce:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80052d2:	2300      	movs	r3, #0
 80052d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80052d8:	2300      	movs	r3, #0
 80052da:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80052dc:	2301      	movs	r3, #1
 80052de:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80052e2:	2301      	movs	r3, #1
 80052e4:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80052e6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80052ea:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80052ec:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80052f0:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80052f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80052f6:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80052f8:	2301      	movs	r3, #1
 80052fa:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80052fe:	2300      	movs	r3, #0
 8005300:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005302:	2300      	movs	r3, #0
 8005304:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8005306:	f107 0308 	add.w	r3, r7, #8
 800530a:	4619      	mov	r1, r3
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f7ff ff05 	bl	800511c <ETH_SetDMAConfig>
}
 8005312:	bf00      	nop
 8005314:	3798      	adds	r7, #152	@ 0x98
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
	...

0800531c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800531c:	b480      	push	{r7}
 800531e:	b087      	sub	sp, #28
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	3305      	adds	r3, #5
 800532c:	781b      	ldrb	r3, [r3, #0]
 800532e:	021b      	lsls	r3, r3, #8
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	3204      	adds	r2, #4
 8005334:	7812      	ldrb	r2, [r2, #0]
 8005336:	4313      	orrs	r3, r2
 8005338:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	4b11      	ldr	r3, [pc, #68]	@ (8005384 <ETH_MACAddressConfig+0x68>)
 800533e:	4413      	add	r3, r2
 8005340:	461a      	mov	r2, r3
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	3303      	adds	r3, #3
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	061a      	lsls	r2, r3, #24
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	3302      	adds	r3, #2
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	041b      	lsls	r3, r3, #16
 8005356:	431a      	orrs	r2, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	3301      	adds	r3, #1
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	021b      	lsls	r3, r3, #8
 8005360:	4313      	orrs	r3, r2
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	7812      	ldrb	r2, [r2, #0]
 8005366:	4313      	orrs	r3, r2
 8005368:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	4b06      	ldr	r3, [pc, #24]	@ (8005388 <ETH_MACAddressConfig+0x6c>)
 800536e:	4413      	add	r3, r2
 8005370:	461a      	mov	r2, r3
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	6013      	str	r3, [r2, #0]
}
 8005376:	bf00      	nop
 8005378:	371c      	adds	r7, #28
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	40028040 	.word	0x40028040
 8005388:	40028044 	.word	0x40028044

0800538c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800538c:	b480      	push	{r7}
 800538e:	b085      	sub	sp, #20
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005394:	2300      	movs	r3, #0
 8005396:	60fb      	str	r3, [r7, #12]
 8005398:	e03e      	b.n	8005418 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	68d9      	ldr	r1, [r3, #12]
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	4613      	mov	r3, r2
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	4413      	add	r3, r2
 80053a6:	00db      	lsls	r3, r3, #3
 80053a8:	440b      	add	r3, r1
 80053aa:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	2200      	movs	r2, #0
 80053b0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	2200      	movs	r2, #0
 80053b6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	2200      	movs	r2, #0
 80053bc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	2200      	movs	r2, #0
 80053c2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80053c4:	68b9      	ldr	r1, [r7, #8]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	3206      	adds	r2, #6
 80053cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2b02      	cmp	r3, #2
 80053e0:	d80c      	bhi.n	80053fc <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	68d9      	ldr	r1, [r3, #12]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	1c5a      	adds	r2, r3, #1
 80053ea:	4613      	mov	r3, r2
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	4413      	add	r3, r2
 80053f0:	00db      	lsls	r3, r3, #3
 80053f2:	440b      	add	r3, r1
 80053f4:	461a      	mov	r2, r3
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	60da      	str	r2, [r3, #12]
 80053fa:	e004      	b.n	8005406 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	461a      	mov	r2, r3
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	3301      	adds	r3, #1
 8005416:	60fb      	str	r3, [r7, #12]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2b03      	cmp	r3, #3
 800541c:	d9bd      	bls.n	800539a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	68da      	ldr	r2, [r3, #12]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005430:	611a      	str	r2, [r3, #16]
}
 8005432:	bf00      	nop
 8005434:	3714      	adds	r7, #20
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr

0800543e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800543e:	b480      	push	{r7}
 8005440:	b085      	sub	sp, #20
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005446:	2300      	movs	r3, #0
 8005448:	60fb      	str	r3, [r7, #12]
 800544a:	e048      	b.n	80054de <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6919      	ldr	r1, [r3, #16]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	4613      	mov	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	4413      	add	r3, r2
 8005458:	00db      	lsls	r3, r3, #3
 800545a:	440b      	add	r3, r1
 800545c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	2200      	movs	r2, #0
 8005462:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	2200      	movs	r2, #0
 8005468:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	2200      	movs	r2, #0
 800546e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	2200      	movs	r2, #0
 8005474:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	2200      	movs	r2, #0
 800547a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	2200      	movs	r2, #0
 8005480:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005488:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	695b      	ldr	r3, [r3, #20]
 800548e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80054a2:	68b9      	ldr	r1, [r7, #8]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	3212      	adds	r2, #18
 80054aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	d80c      	bhi.n	80054ce <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6919      	ldr	r1, [r3, #16]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	1c5a      	adds	r2, r3, #1
 80054bc:	4613      	mov	r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	4413      	add	r3, r2
 80054c2:	00db      	lsls	r3, r3, #3
 80054c4:	440b      	add	r3, r1
 80054c6:	461a      	mov	r2, r3
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	60da      	str	r2, [r3, #12]
 80054cc:	e004      	b.n	80054d8 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	691b      	ldr	r3, [r3, #16]
 80054d2:	461a      	mov	r2, r3
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	3301      	adds	r3, #1
 80054dc:	60fb      	str	r3, [r7, #12]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2b03      	cmp	r3, #3
 80054e2:	d9b3      	bls.n	800544c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	691a      	ldr	r2, [r3, #16]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800550e:	60da      	str	r2, [r3, #12]
}
 8005510:	bf00      	nop
 8005512:	3714      	adds	r7, #20
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 800551c:	b480      	push	{r7}
 800551e:	b091      	sub	sp, #68	@ 0x44
 8005520:	af00      	add	r7, sp, #0
 8005522:	60f8      	str	r0, [r7, #12]
 8005524:	60b9      	str	r1, [r7, #8]
 8005526:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	3318      	adds	r3, #24
 800552c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800552e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005530:	691b      	ldr	r3, [r3, #16]
 8005532:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8005534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 800553a:	2300      	movs	r3, #0
 800553c:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800553e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005540:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005546:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 800554e:	2300      	movs	r3, #0
 8005550:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800555a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800555e:	d007      	beq.n	8005570 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005560:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005564:	3304      	adds	r3, #4
 8005566:	009b      	lsls	r3, r3, #2
 8005568:	4413      	add	r3, r2
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d001      	beq.n	8005574 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8005570:	2302      	movs	r3, #2
 8005572:	e111      	b.n	8005798 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8005574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005576:	3301      	adds	r3, #1
 8005578:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 800557a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	461a      	mov	r2, r3
 8005580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005582:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005586:	685a      	ldr	r2, [r3, #4]
 8005588:	4b86      	ldr	r3, [pc, #536]	@ (80057a4 <ETH_Prepare_Tx_Descriptors+0x288>)
 800558a:	4013      	ands	r3, r2
 800558c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800558e:	6852      	ldr	r2, [r2, #4]
 8005590:	431a      	orrs	r2, r3
 8005592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005594:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0301 	and.w	r3, r3, #1
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d008      	beq.n	80055b4 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 80055a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	431a      	orrs	r2, r3
 80055b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b2:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0320 	and.w	r3, r3, #32
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d008      	beq.n	80055d2 <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 80055c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	691b      	ldr	r3, [r3, #16]
 80055cc:	431a      	orrs	r2, r3
 80055ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d0:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 0304 	and.w	r3, r3, #4
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d005      	beq.n	80055ea <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 80055de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80055e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e8:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80055ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80055f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055f4:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80055f6:	e082      	b.n	80056fe <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80055f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005602:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d006      	beq.n	8005618 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800560a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005614:	601a      	str	r2, [r3, #0]
 8005616:	e005      	b.n	8005624 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005622:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005626:	3301      	adds	r3, #1
 8005628:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800562a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800562c:	2b03      	cmp	r3, #3
 800562e:	d902      	bls.n	8005636 <ETH_Prepare_Tx_Descriptors+0x11a>
 8005630:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005632:	3b04      	subs	r3, #4
 8005634:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005638:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800563a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800563e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005648:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800564c:	d007      	beq.n	800565e <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800564e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005650:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005652:	3304      	adds	r3, #4
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	4413      	add	r3, r2
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d029      	beq.n	80056b2 <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 800565e:	6a3b      	ldr	r3, [r7, #32]
 8005660:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005664:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005666:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800566a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 800566c:	2300      	movs	r3, #0
 800566e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005670:	e019      	b.n	80056a6 <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8005672:	f3bf 8f5f 	dmb	sy
}
 8005676:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005682:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8005684:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005686:	3301      	adds	r3, #1
 8005688:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800568a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800568c:	2b03      	cmp	r3, #3
 800568e:	d902      	bls.n	8005696 <ETH_Prepare_Tx_Descriptors+0x17a>
 8005690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005692:	3b04      	subs	r3, #4
 8005694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005698:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800569a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800569e:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 80056a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a2:	3301      	adds	r3, #1
 80056a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80056a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80056a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d3e1      	bcc.n	8005672 <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 80056ae:	2302      	movs	r3, #2
 80056b0:	e072      	b.n	8005798 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80056b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80056ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056bc:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 80056be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056c0:	3301      	adds	r3, #1
 80056c2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 80056c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80056ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	461a      	mov	r2, r3
 80056d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d2:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80056d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d6:	685a      	ldr	r2, [r3, #4]
 80056d8:	4b32      	ldr	r3, [pc, #200]	@ (80057a4 <ETH_Prepare_Tx_Descriptors+0x288>)
 80056da:	4013      	ands	r3, r2
 80056dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056de:	6852      	ldr	r2, [r2, #4]
 80056e0:	431a      	orrs	r2, r3
 80056e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e4:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 80056e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e8:	3301      	adds	r3, #1
 80056ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 80056ec:	f3bf 8f5f 	dmb	sy
}
 80056f0:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80056f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80056fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fc:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 80056fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	2b00      	cmp	r3, #0
 8005704:	f47f af78 	bne.w	80055f8 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d006      	beq.n	800571c <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800570e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005718:	601a      	str	r2, [r3, #0]
 800571a:	e005      	b.n	8005728 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800571c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005726:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005732:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8005734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005736:	6a3a      	ldr	r2, [r7, #32]
 8005738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800573c:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 800573e:	f3bf 8f5f 	dmb	sy
}
 8005742:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800574c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800574e:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8005750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005752:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005754:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005758:	3304      	adds	r3, #4
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	440b      	add	r3, r1
 800575e:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8005760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005762:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005764:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005766:	f3ef 8310 	mrs	r3, PRIMASK
 800576a:	613b      	str	r3, [r7, #16]
  return(result);
 800576c:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 800576e:	61fb      	str	r3, [r7, #28]
 8005770:	2301      	movs	r3, #1
 8005772:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	f383 8810 	msr	PRIMASK, r3
}
 800577a:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 800577c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005782:	4413      	add	r3, r2
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005788:	629a      	str	r2, [r3, #40]	@ 0x28
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	f383 8810 	msr	PRIMASK, r3
}
 8005794:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3744      	adds	r7, #68	@ 0x44
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr
 80057a4:	ffffe000 	.word	0xffffe000

080057a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b089      	sub	sp, #36	@ 0x24
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80057b2:	2300      	movs	r3, #0
 80057b4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80057b6:	2300      	movs	r3, #0
 80057b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80057ba:	2300      	movs	r3, #0
 80057bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80057be:	2300      	movs	r3, #0
 80057c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80057c2:	2300      	movs	r3, #0
 80057c4:	61fb      	str	r3, [r7, #28]
 80057c6:	e175      	b.n	8005ab4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80057c8:	2201      	movs	r2, #1
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	fa02 f303 	lsl.w	r3, r2, r3
 80057d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	697a      	ldr	r2, [r7, #20]
 80057d8:	4013      	ands	r3, r2
 80057da:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80057dc:	693a      	ldr	r2, [r7, #16]
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	f040 8164 	bne.w	8005aae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	f003 0303 	and.w	r3, r3, #3
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d005      	beq.n	80057fe <HAL_GPIO_Init+0x56>
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	f003 0303 	and.w	r3, r3, #3
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d130      	bne.n	8005860 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	005b      	lsls	r3, r3, #1
 8005808:	2203      	movs	r2, #3
 800580a:	fa02 f303 	lsl.w	r3, r2, r3
 800580e:	43db      	mvns	r3, r3
 8005810:	69ba      	ldr	r2, [r7, #24]
 8005812:	4013      	ands	r3, r2
 8005814:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	68da      	ldr	r2, [r3, #12]
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	005b      	lsls	r3, r3, #1
 800581e:	fa02 f303 	lsl.w	r3, r2, r3
 8005822:	69ba      	ldr	r2, [r7, #24]
 8005824:	4313      	orrs	r3, r2
 8005826:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	69ba      	ldr	r2, [r7, #24]
 800582c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005834:	2201      	movs	r2, #1
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	fa02 f303 	lsl.w	r3, r2, r3
 800583c:	43db      	mvns	r3, r3
 800583e:	69ba      	ldr	r2, [r7, #24]
 8005840:	4013      	ands	r3, r2
 8005842:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	091b      	lsrs	r3, r3, #4
 800584a:	f003 0201 	and.w	r2, r3, #1
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	fa02 f303 	lsl.w	r3, r2, r3
 8005854:	69ba      	ldr	r2, [r7, #24]
 8005856:	4313      	orrs	r3, r2
 8005858:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	69ba      	ldr	r2, [r7, #24]
 800585e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	f003 0303 	and.w	r3, r3, #3
 8005868:	2b03      	cmp	r3, #3
 800586a:	d017      	beq.n	800589c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	005b      	lsls	r3, r3, #1
 8005876:	2203      	movs	r2, #3
 8005878:	fa02 f303 	lsl.w	r3, r2, r3
 800587c:	43db      	mvns	r3, r3
 800587e:	69ba      	ldr	r2, [r7, #24]
 8005880:	4013      	ands	r3, r2
 8005882:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	689a      	ldr	r2, [r3, #8]
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	005b      	lsls	r3, r3, #1
 800588c:	fa02 f303 	lsl.w	r3, r2, r3
 8005890:	69ba      	ldr	r2, [r7, #24]
 8005892:	4313      	orrs	r3, r2
 8005894:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	69ba      	ldr	r2, [r7, #24]
 800589a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	f003 0303 	and.w	r3, r3, #3
 80058a4:	2b02      	cmp	r3, #2
 80058a6:	d123      	bne.n	80058f0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80058a8:	69fb      	ldr	r3, [r7, #28]
 80058aa:	08da      	lsrs	r2, r3, #3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	3208      	adds	r2, #8
 80058b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	f003 0307 	and.w	r3, r3, #7
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	220f      	movs	r2, #15
 80058c0:	fa02 f303 	lsl.w	r3, r2, r3
 80058c4:	43db      	mvns	r3, r3
 80058c6:	69ba      	ldr	r2, [r7, #24]
 80058c8:	4013      	ands	r3, r2
 80058ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	691a      	ldr	r2, [r3, #16]
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	f003 0307 	and.w	r3, r3, #7
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	fa02 f303 	lsl.w	r3, r2, r3
 80058dc:	69ba      	ldr	r2, [r7, #24]
 80058de:	4313      	orrs	r3, r2
 80058e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80058e2:	69fb      	ldr	r3, [r7, #28]
 80058e4:	08da      	lsrs	r2, r3, #3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	3208      	adds	r2, #8
 80058ea:	69b9      	ldr	r1, [r7, #24]
 80058ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	005b      	lsls	r3, r3, #1
 80058fa:	2203      	movs	r2, #3
 80058fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005900:	43db      	mvns	r3, r3
 8005902:	69ba      	ldr	r2, [r7, #24]
 8005904:	4013      	ands	r3, r2
 8005906:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f003 0203 	and.w	r2, r3, #3
 8005910:	69fb      	ldr	r3, [r7, #28]
 8005912:	005b      	lsls	r3, r3, #1
 8005914:	fa02 f303 	lsl.w	r3, r2, r3
 8005918:	69ba      	ldr	r2, [r7, #24]
 800591a:	4313      	orrs	r3, r2
 800591c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	69ba      	ldr	r2, [r7, #24]
 8005922:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800592c:	2b00      	cmp	r3, #0
 800592e:	f000 80be 	beq.w	8005aae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005932:	4b66      	ldr	r3, [pc, #408]	@ (8005acc <HAL_GPIO_Init+0x324>)
 8005934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005936:	4a65      	ldr	r2, [pc, #404]	@ (8005acc <HAL_GPIO_Init+0x324>)
 8005938:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800593c:	6453      	str	r3, [r2, #68]	@ 0x44
 800593e:	4b63      	ldr	r3, [pc, #396]	@ (8005acc <HAL_GPIO_Init+0x324>)
 8005940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005942:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005946:	60fb      	str	r3, [r7, #12]
 8005948:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800594a:	4a61      	ldr	r2, [pc, #388]	@ (8005ad0 <HAL_GPIO_Init+0x328>)
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	089b      	lsrs	r3, r3, #2
 8005950:	3302      	adds	r3, #2
 8005952:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005956:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	f003 0303 	and.w	r3, r3, #3
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	220f      	movs	r2, #15
 8005962:	fa02 f303 	lsl.w	r3, r2, r3
 8005966:	43db      	mvns	r3, r3
 8005968:	69ba      	ldr	r2, [r7, #24]
 800596a:	4013      	ands	r3, r2
 800596c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	4a58      	ldr	r2, [pc, #352]	@ (8005ad4 <HAL_GPIO_Init+0x32c>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d037      	beq.n	80059e6 <HAL_GPIO_Init+0x23e>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a57      	ldr	r2, [pc, #348]	@ (8005ad8 <HAL_GPIO_Init+0x330>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d031      	beq.n	80059e2 <HAL_GPIO_Init+0x23a>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a56      	ldr	r2, [pc, #344]	@ (8005adc <HAL_GPIO_Init+0x334>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d02b      	beq.n	80059de <HAL_GPIO_Init+0x236>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a55      	ldr	r2, [pc, #340]	@ (8005ae0 <HAL_GPIO_Init+0x338>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d025      	beq.n	80059da <HAL_GPIO_Init+0x232>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a54      	ldr	r2, [pc, #336]	@ (8005ae4 <HAL_GPIO_Init+0x33c>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d01f      	beq.n	80059d6 <HAL_GPIO_Init+0x22e>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a53      	ldr	r2, [pc, #332]	@ (8005ae8 <HAL_GPIO_Init+0x340>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d019      	beq.n	80059d2 <HAL_GPIO_Init+0x22a>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a52      	ldr	r2, [pc, #328]	@ (8005aec <HAL_GPIO_Init+0x344>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d013      	beq.n	80059ce <HAL_GPIO_Init+0x226>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a51      	ldr	r2, [pc, #324]	@ (8005af0 <HAL_GPIO_Init+0x348>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d00d      	beq.n	80059ca <HAL_GPIO_Init+0x222>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a50      	ldr	r2, [pc, #320]	@ (8005af4 <HAL_GPIO_Init+0x34c>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d007      	beq.n	80059c6 <HAL_GPIO_Init+0x21e>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a4f      	ldr	r2, [pc, #316]	@ (8005af8 <HAL_GPIO_Init+0x350>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d101      	bne.n	80059c2 <HAL_GPIO_Init+0x21a>
 80059be:	2309      	movs	r3, #9
 80059c0:	e012      	b.n	80059e8 <HAL_GPIO_Init+0x240>
 80059c2:	230a      	movs	r3, #10
 80059c4:	e010      	b.n	80059e8 <HAL_GPIO_Init+0x240>
 80059c6:	2308      	movs	r3, #8
 80059c8:	e00e      	b.n	80059e8 <HAL_GPIO_Init+0x240>
 80059ca:	2307      	movs	r3, #7
 80059cc:	e00c      	b.n	80059e8 <HAL_GPIO_Init+0x240>
 80059ce:	2306      	movs	r3, #6
 80059d0:	e00a      	b.n	80059e8 <HAL_GPIO_Init+0x240>
 80059d2:	2305      	movs	r3, #5
 80059d4:	e008      	b.n	80059e8 <HAL_GPIO_Init+0x240>
 80059d6:	2304      	movs	r3, #4
 80059d8:	e006      	b.n	80059e8 <HAL_GPIO_Init+0x240>
 80059da:	2303      	movs	r3, #3
 80059dc:	e004      	b.n	80059e8 <HAL_GPIO_Init+0x240>
 80059de:	2302      	movs	r3, #2
 80059e0:	e002      	b.n	80059e8 <HAL_GPIO_Init+0x240>
 80059e2:	2301      	movs	r3, #1
 80059e4:	e000      	b.n	80059e8 <HAL_GPIO_Init+0x240>
 80059e6:	2300      	movs	r3, #0
 80059e8:	69fa      	ldr	r2, [r7, #28]
 80059ea:	f002 0203 	and.w	r2, r2, #3
 80059ee:	0092      	lsls	r2, r2, #2
 80059f0:	4093      	lsls	r3, r2
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80059f8:	4935      	ldr	r1, [pc, #212]	@ (8005ad0 <HAL_GPIO_Init+0x328>)
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	089b      	lsrs	r3, r3, #2
 80059fe:	3302      	adds	r3, #2
 8005a00:	69ba      	ldr	r2, [r7, #24]
 8005a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005a06:	4b3d      	ldr	r3, [pc, #244]	@ (8005afc <HAL_GPIO_Init+0x354>)
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	43db      	mvns	r3, r3
 8005a10:	69ba      	ldr	r2, [r7, #24]
 8005a12:	4013      	ands	r3, r2
 8005a14:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d003      	beq.n	8005a2a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005a22:	69ba      	ldr	r2, [r7, #24]
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005a2a:	4a34      	ldr	r2, [pc, #208]	@ (8005afc <HAL_GPIO_Init+0x354>)
 8005a2c:	69bb      	ldr	r3, [r7, #24]
 8005a2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005a30:	4b32      	ldr	r3, [pc, #200]	@ (8005afc <HAL_GPIO_Init+0x354>)
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	43db      	mvns	r3, r3
 8005a3a:	69ba      	ldr	r2, [r7, #24]
 8005a3c:	4013      	ands	r3, r2
 8005a3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d003      	beq.n	8005a54 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005a4c:	69ba      	ldr	r2, [r7, #24]
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005a54:	4a29      	ldr	r2, [pc, #164]	@ (8005afc <HAL_GPIO_Init+0x354>)
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005a5a:	4b28      	ldr	r3, [pc, #160]	@ (8005afc <HAL_GPIO_Init+0x354>)
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	43db      	mvns	r3, r3
 8005a64:	69ba      	ldr	r2, [r7, #24]
 8005a66:	4013      	ands	r3, r2
 8005a68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d003      	beq.n	8005a7e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005a7e:	4a1f      	ldr	r2, [pc, #124]	@ (8005afc <HAL_GPIO_Init+0x354>)
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a84:	4b1d      	ldr	r3, [pc, #116]	@ (8005afc <HAL_GPIO_Init+0x354>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	43db      	mvns	r3, r3
 8005a8e:	69ba      	ldr	r2, [r7, #24]
 8005a90:	4013      	ands	r3, r2
 8005a92:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d003      	beq.n	8005aa8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005aa0:	69ba      	ldr	r2, [r7, #24]
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005aa8:	4a14      	ldr	r2, [pc, #80]	@ (8005afc <HAL_GPIO_Init+0x354>)
 8005aaa:	69bb      	ldr	r3, [r7, #24]
 8005aac:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	61fb      	str	r3, [r7, #28]
 8005ab4:	69fb      	ldr	r3, [r7, #28]
 8005ab6:	2b0f      	cmp	r3, #15
 8005ab8:	f67f ae86 	bls.w	80057c8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	3724      	adds	r7, #36	@ 0x24
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	40023800 	.word	0x40023800
 8005ad0:	40013800 	.word	0x40013800
 8005ad4:	40020000 	.word	0x40020000
 8005ad8:	40020400 	.word	0x40020400
 8005adc:	40020800 	.word	0x40020800
 8005ae0:	40020c00 	.word	0x40020c00
 8005ae4:	40021000 	.word	0x40021000
 8005ae8:	40021400 	.word	0x40021400
 8005aec:	40021800 	.word	0x40021800
 8005af0:	40021c00 	.word	0x40021c00
 8005af4:	40022000 	.word	0x40022000
 8005af8:	40022400 	.word	0x40022400
 8005afc:	40013c00 	.word	0x40013c00

08005b00 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b087      	sub	sp, #28
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8005b12:	2300      	movs	r3, #0
 8005b14:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005b16:	2300      	movs	r3, #0
 8005b18:	617b      	str	r3, [r7, #20]
 8005b1a:	e0d9      	b.n	8005cd0 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	fa02 f303 	lsl.w	r3, r2, r3
 8005b24:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005b26:	683a      	ldr	r2, [r7, #0]
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	429a      	cmp	r2, r3
 8005b34:	f040 80c9 	bne.w	8005cca <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8005b38:	4a6b      	ldr	r2, [pc, #428]	@ (8005ce8 <HAL_GPIO_DeInit+0x1e8>)
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	089b      	lsrs	r3, r3, #2
 8005b3e:	3302      	adds	r3, #2
 8005b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b44:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	f003 0303 	and.w	r3, r3, #3
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	220f      	movs	r2, #15
 8005b50:	fa02 f303 	lsl.w	r3, r2, r3
 8005b54:	68ba      	ldr	r2, [r7, #8]
 8005b56:	4013      	ands	r3, r2
 8005b58:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a63      	ldr	r2, [pc, #396]	@ (8005cec <HAL_GPIO_DeInit+0x1ec>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d037      	beq.n	8005bd2 <HAL_GPIO_DeInit+0xd2>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a62      	ldr	r2, [pc, #392]	@ (8005cf0 <HAL_GPIO_DeInit+0x1f0>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d031      	beq.n	8005bce <HAL_GPIO_DeInit+0xce>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a61      	ldr	r2, [pc, #388]	@ (8005cf4 <HAL_GPIO_DeInit+0x1f4>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d02b      	beq.n	8005bca <HAL_GPIO_DeInit+0xca>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	4a60      	ldr	r2, [pc, #384]	@ (8005cf8 <HAL_GPIO_DeInit+0x1f8>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d025      	beq.n	8005bc6 <HAL_GPIO_DeInit+0xc6>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a5f      	ldr	r2, [pc, #380]	@ (8005cfc <HAL_GPIO_DeInit+0x1fc>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d01f      	beq.n	8005bc2 <HAL_GPIO_DeInit+0xc2>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a5e      	ldr	r2, [pc, #376]	@ (8005d00 <HAL_GPIO_DeInit+0x200>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d019      	beq.n	8005bbe <HAL_GPIO_DeInit+0xbe>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a5d      	ldr	r2, [pc, #372]	@ (8005d04 <HAL_GPIO_DeInit+0x204>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d013      	beq.n	8005bba <HAL_GPIO_DeInit+0xba>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a5c      	ldr	r2, [pc, #368]	@ (8005d08 <HAL_GPIO_DeInit+0x208>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d00d      	beq.n	8005bb6 <HAL_GPIO_DeInit+0xb6>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a5b      	ldr	r2, [pc, #364]	@ (8005d0c <HAL_GPIO_DeInit+0x20c>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d007      	beq.n	8005bb2 <HAL_GPIO_DeInit+0xb2>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a5a      	ldr	r2, [pc, #360]	@ (8005d10 <HAL_GPIO_DeInit+0x210>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d101      	bne.n	8005bae <HAL_GPIO_DeInit+0xae>
 8005baa:	2309      	movs	r3, #9
 8005bac:	e012      	b.n	8005bd4 <HAL_GPIO_DeInit+0xd4>
 8005bae:	230a      	movs	r3, #10
 8005bb0:	e010      	b.n	8005bd4 <HAL_GPIO_DeInit+0xd4>
 8005bb2:	2308      	movs	r3, #8
 8005bb4:	e00e      	b.n	8005bd4 <HAL_GPIO_DeInit+0xd4>
 8005bb6:	2307      	movs	r3, #7
 8005bb8:	e00c      	b.n	8005bd4 <HAL_GPIO_DeInit+0xd4>
 8005bba:	2306      	movs	r3, #6
 8005bbc:	e00a      	b.n	8005bd4 <HAL_GPIO_DeInit+0xd4>
 8005bbe:	2305      	movs	r3, #5
 8005bc0:	e008      	b.n	8005bd4 <HAL_GPIO_DeInit+0xd4>
 8005bc2:	2304      	movs	r3, #4
 8005bc4:	e006      	b.n	8005bd4 <HAL_GPIO_DeInit+0xd4>
 8005bc6:	2303      	movs	r3, #3
 8005bc8:	e004      	b.n	8005bd4 <HAL_GPIO_DeInit+0xd4>
 8005bca:	2302      	movs	r3, #2
 8005bcc:	e002      	b.n	8005bd4 <HAL_GPIO_DeInit+0xd4>
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e000      	b.n	8005bd4 <HAL_GPIO_DeInit+0xd4>
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	697a      	ldr	r2, [r7, #20]
 8005bd6:	f002 0203 	and.w	r2, r2, #3
 8005bda:	0092      	lsls	r2, r2, #2
 8005bdc:	4093      	lsls	r3, r2
 8005bde:	68ba      	ldr	r2, [r7, #8]
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d132      	bne.n	8005c4a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005be4:	4b4b      	ldr	r3, [pc, #300]	@ (8005d14 <HAL_GPIO_DeInit+0x214>)
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	43db      	mvns	r3, r3
 8005bec:	4949      	ldr	r1, [pc, #292]	@ (8005d14 <HAL_GPIO_DeInit+0x214>)
 8005bee:	4013      	ands	r3, r2
 8005bf0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005bf2:	4b48      	ldr	r3, [pc, #288]	@ (8005d14 <HAL_GPIO_DeInit+0x214>)
 8005bf4:	685a      	ldr	r2, [r3, #4]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	43db      	mvns	r3, r3
 8005bfa:	4946      	ldr	r1, [pc, #280]	@ (8005d14 <HAL_GPIO_DeInit+0x214>)
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005c00:	4b44      	ldr	r3, [pc, #272]	@ (8005d14 <HAL_GPIO_DeInit+0x214>)
 8005c02:	68da      	ldr	r2, [r3, #12]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	43db      	mvns	r3, r3
 8005c08:	4942      	ldr	r1, [pc, #264]	@ (8005d14 <HAL_GPIO_DeInit+0x214>)
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005c0e:	4b41      	ldr	r3, [pc, #260]	@ (8005d14 <HAL_GPIO_DeInit+0x214>)
 8005c10:	689a      	ldr	r2, [r3, #8]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	43db      	mvns	r3, r3
 8005c16:	493f      	ldr	r1, [pc, #252]	@ (8005d14 <HAL_GPIO_DeInit+0x214>)
 8005c18:	4013      	ands	r3, r2
 8005c1a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	f003 0303 	and.w	r3, r3, #3
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	220f      	movs	r2, #15
 8005c26:	fa02 f303 	lsl.w	r3, r2, r3
 8005c2a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8005c2c:	4a2e      	ldr	r2, [pc, #184]	@ (8005ce8 <HAL_GPIO_DeInit+0x1e8>)
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	089b      	lsrs	r3, r3, #2
 8005c32:	3302      	adds	r3, #2
 8005c34:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	43da      	mvns	r2, r3
 8005c3c:	482a      	ldr	r0, [pc, #168]	@ (8005ce8 <HAL_GPIO_DeInit+0x1e8>)
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	089b      	lsrs	r3, r3, #2
 8005c42:	400a      	ands	r2, r1
 8005c44:	3302      	adds	r3, #2
 8005c46:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	005b      	lsls	r3, r3, #1
 8005c52:	2103      	movs	r1, #3
 8005c54:	fa01 f303 	lsl.w	r3, r1, r3
 8005c58:	43db      	mvns	r3, r3
 8005c5a:	401a      	ands	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	08da      	lsrs	r2, r3, #3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	3208      	adds	r2, #8
 8005c68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	f003 0307 	and.w	r3, r3, #7
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	220f      	movs	r2, #15
 8005c76:	fa02 f303 	lsl.w	r3, r2, r3
 8005c7a:	43db      	mvns	r3, r3
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	08d2      	lsrs	r2, r2, #3
 8005c80:	4019      	ands	r1, r3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	3208      	adds	r2, #8
 8005c86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	68da      	ldr	r2, [r3, #12]
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	005b      	lsls	r3, r3, #1
 8005c92:	2103      	movs	r1, #3
 8005c94:	fa01 f303 	lsl.w	r3, r1, r3
 8005c98:	43db      	mvns	r3, r3
 8005c9a:	401a      	ands	r2, r3
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685a      	ldr	r2, [r3, #4]
 8005ca4:	2101      	movs	r1, #1
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8005cac:	43db      	mvns	r3, r3
 8005cae:	401a      	ands	r2, r3
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	689a      	ldr	r2, [r3, #8]
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	005b      	lsls	r3, r3, #1
 8005cbc:	2103      	movs	r1, #3
 8005cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8005cc2:	43db      	mvns	r3, r3
 8005cc4:	401a      	ands	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	3301      	adds	r3, #1
 8005cce:	617b      	str	r3, [r7, #20]
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	2b0f      	cmp	r3, #15
 8005cd4:	f67f af22 	bls.w	8005b1c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005cd8:	bf00      	nop
 8005cda:	bf00      	nop
 8005cdc:	371c      	adds	r7, #28
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop
 8005ce8:	40013800 	.word	0x40013800
 8005cec:	40020000 	.word	0x40020000
 8005cf0:	40020400 	.word	0x40020400
 8005cf4:	40020800 	.word	0x40020800
 8005cf8:	40020c00 	.word	0x40020c00
 8005cfc:	40021000 	.word	0x40021000
 8005d00:	40021400 	.word	0x40021400
 8005d04:	40021800 	.word	0x40021800
 8005d08:	40021c00 	.word	0x40021c00
 8005d0c:	40022000 	.word	0x40022000
 8005d10:	40022400 	.word	0x40022400
 8005d14:	40013c00 	.word	0x40013c00

08005d18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	460b      	mov	r3, r1
 8005d22:	807b      	strh	r3, [r7, #2]
 8005d24:	4613      	mov	r3, r2
 8005d26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005d28:	787b      	ldrb	r3, [r7, #1]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d003      	beq.n	8005d36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005d2e:	887a      	ldrh	r2, [r7, #2]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005d34:	e003      	b.n	8005d3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005d36:	887b      	ldrh	r3, [r7, #2]
 8005d38:	041a      	lsls	r2, r3, #16
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	619a      	str	r2, [r3, #24]
}
 8005d3e:	bf00      	nop
 8005d40:	370c      	adds	r7, #12
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr

08005d4a <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	b085      	sub	sp, #20
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
 8005d52:	460b      	mov	r3, r1
 8005d54:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005d5c:	887a      	ldrh	r2, [r7, #2]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	4013      	ands	r3, r2
 8005d62:	041a      	lsls	r2, r3, #16
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	43d9      	mvns	r1, r3
 8005d68:	887b      	ldrh	r3, [r7, #2]
 8005d6a:	400b      	ands	r3, r1
 8005d6c:	431a      	orrs	r2, r3
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	619a      	str	r2, [r3, #24]
}
 8005d72:	bf00      	nop
 8005d74:	3714      	adds	r7, #20
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
	...

08005d80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b082      	sub	sp, #8
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	4603      	mov	r3, r0
 8005d88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005d8a:	4b08      	ldr	r3, [pc, #32]	@ (8005dac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005d8c:	695a      	ldr	r2, [r3, #20]
 8005d8e:	88fb      	ldrh	r3, [r7, #6]
 8005d90:	4013      	ands	r3, r2
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d006      	beq.n	8005da4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005d96:	4a05      	ldr	r2, [pc, #20]	@ (8005dac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005d98:	88fb      	ldrh	r3, [r7, #6]
 8005d9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005d9c:	88fb      	ldrh	r3, [r7, #6]
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f000 f806 	bl	8005db0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005da4:	bf00      	nop
 8005da6:	3708      	adds	r7, #8
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}
 8005dac:	40013c00 	.word	0x40013c00

08005db0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	4603      	mov	r3, r0
 8005db8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005dba:	bf00      	nop
 8005dbc:	370c      	adds	r7, #12
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr
	...

08005dc8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d101      	bne.n	8005dda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e08b      	b.n	8005ef2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d106      	bne.n	8005df4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7fb fbb2 	bl	8001558 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2224      	movs	r2, #36	@ 0x24
 8005df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f022 0201 	bic.w	r2, r2, #1
 8005e0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	685a      	ldr	r2, [r3, #4]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005e18:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	689a      	ldr	r2, [r3, #8]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005e28:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d107      	bne.n	8005e42 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	689a      	ldr	r2, [r3, #8]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e3e:	609a      	str	r2, [r3, #8]
 8005e40:	e006      	b.n	8005e50 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	689a      	ldr	r2, [r3, #8]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005e4e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d108      	bne.n	8005e6a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685a      	ldr	r2, [r3, #4]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e66:	605a      	str	r2, [r3, #4]
 8005e68:	e007      	b.n	8005e7a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	685a      	ldr	r2, [r3, #4]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005e78:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	6859      	ldr	r1, [r3, #4]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	4b1d      	ldr	r3, [pc, #116]	@ (8005efc <HAL_I2C_Init+0x134>)
 8005e86:	430b      	orrs	r3, r1
 8005e88:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68da      	ldr	r2, [r3, #12]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005e98:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	691a      	ldr	r2, [r3, #16]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	430a      	orrs	r2, r1
 8005eb2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	69d9      	ldr	r1, [r3, #28]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6a1a      	ldr	r2, [r3, #32]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	430a      	orrs	r2, r1
 8005ec2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f042 0201 	orr.w	r2, r2, #1
 8005ed2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2220      	movs	r2, #32
 8005ede:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	02008000 	.word	0x02008000

08005f00 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b082      	sub	sp, #8
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d101      	bne.n	8005f12 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e021      	b.n	8005f56 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2224      	movs	r2, #36	@ 0x24
 8005f16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0201 	bic.w	r2, r2, #1
 8005f28:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f7fb fc40 	bl	80017b0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005f54:	2300      	movs	r3, #0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3708      	adds	r7, #8
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
	...

08005f60 <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b088      	sub	sp, #32
 8005f64:	af02      	add	r7, sp, #8
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	607a      	str	r2, [r7, #4]
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	817b      	strh	r3, [r7, #10]
 8005f70:	4613      	mov	r3, r2
 8005f72:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	2b20      	cmp	r3, #32
 8005f7e:	d153      	bne.n	8006028 <HAL_I2C_Master_Receive_IT+0xc8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	699b      	ldr	r3, [r3, #24]
 8005f86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f8e:	d101      	bne.n	8005f94 <HAL_I2C_Master_Receive_IT+0x34>
    {
      return HAL_BUSY;
 8005f90:	2302      	movs	r3, #2
 8005f92:	e04a      	b.n	800602a <HAL_I2C_Master_Receive_IT+0xca>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d101      	bne.n	8005fa2 <HAL_I2C_Master_Receive_IT+0x42>
 8005f9e:	2302      	movs	r3, #2
 8005fa0:	e043      	b.n	800602a <HAL_I2C_Master_Receive_IT+0xca>
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2222      	movs	r2, #34	@ 0x22
 8005fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2210      	movs	r2, #16
 8005fb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	687a      	ldr	r2, [r7, #4]
 8005fc4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	893a      	ldrh	r2, [r7, #8]
 8005fca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	4a19      	ldr	r2, [pc, #100]	@ (8006034 <HAL_I2C_Master_Receive_IT+0xd4>)
 8005fd0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	4a18      	ldr	r2, [pc, #96]	@ (8006038 <HAL_I2C_Master_Receive_IT+0xd8>)
 8005fd6:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	2bff      	cmp	r3, #255	@ 0xff
 8005fe0:	d906      	bls.n	8005ff0 <HAL_I2C_Master_Receive_IT+0x90>
    {
      hi2c->XferSize = 1U;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005fe8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005fec:	617b      	str	r3, [r7, #20]
 8005fee:	e007      	b.n	8006000 <HAL_I2C_Master_Receive_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ff4:	b29a      	uxth	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005ffa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005ffe:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006004:	b2da      	uxtb	r2, r3
 8006006:	8979      	ldrh	r1, [r7, #10]
 8006008:	4b0c      	ldr	r3, [pc, #48]	@ (800603c <HAL_I2C_Master_Receive_IT+0xdc>)
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	68f8      	ldr	r0, [r7, #12]
 8006010:	f001 fe40 	bl	8007c94 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800601c:	2102      	movs	r1, #2
 800601e:	68f8      	ldr	r0, [r7, #12]
 8006020:	f001 fe6a 	bl	8007cf8 <I2C_Enable_IRQ>

    return HAL_OK;
 8006024:	2300      	movs	r3, #0
 8006026:	e000      	b.n	800602a <HAL_I2C_Master_Receive_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006028:	2302      	movs	r3, #2
  }
}
 800602a:	4618      	mov	r0, r3
 800602c:	3718      	adds	r7, #24
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	ffff0000 	.word	0xffff0000
 8006038:	0800664f 	.word	0x0800664f
 800603c:	80002400 	.word	0x80002400

08006040 <HAL_I2C_Slave_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	60f8      	str	r0, [r7, #12]
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	4613      	mov	r3, r2
 800604c:	80fb      	strh	r3, [r7, #6]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006054:	b2db      	uxtb	r3, r3
 8006056:	2b20      	cmp	r3, #32
 8006058:	d156      	bne.n	8006108 <HAL_I2C_Slave_Transmit_IT+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006060:	2b01      	cmp	r3, #1
 8006062:	d101      	bne.n	8006068 <HAL_I2C_Slave_Transmit_IT+0x28>
 8006064:	2302      	movs	r3, #2
 8006066:	e050      	b.n	800610a <HAL_I2C_Slave_Transmit_IT+0xca>
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2221      	movs	r2, #33	@ 0x21
 8006074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2220      	movs	r2, #32
 800607c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2200      	movs	r2, #0
 8006084:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	685a      	ldr	r2, [r3, #4]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006094:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	68ba      	ldr	r2, [r7, #8]
 800609a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	88fa      	ldrh	r2, [r7, #6]
 80060a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060a6:	b29a      	uxth	r2, r3
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	4a19      	ldr	r2, [pc, #100]	@ (8006114 <HAL_I2C_Slave_Transmit_IT+0xd4>)
 80060b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	4a18      	ldr	r2, [pc, #96]	@ (8006118 <HAL_I2C_Slave_Transmit_IT+0xd8>)
 80060b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Preload TX data if no stretch enable */
    if (hi2c->Init.NoStretchMode == I2C_NOSTRETCH_ENABLE)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	6a1b      	ldr	r3, [r3, #32]
 80060bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060c0:	d117      	bne.n	80060f2 <HAL_I2C_Slave_Transmit_IT+0xb2>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c6:	781a      	ldrb	r2, [r3, #0]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d2:	1c5a      	adds	r2, r3, #1
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060dc:	b29b      	uxth	r3, r3
 80060de:	3b01      	subs	r3, #1
 80060e0:	b29a      	uxth	r2, r3
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060ea:	3b01      	subs	r3, #1
 80060ec:	b29a      	uxth	r2, r3
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 80060fa:	f248 0101 	movw	r1, #32769	@ 0x8001
 80060fe:	68f8      	ldr	r0, [r7, #12]
 8006100:	f001 fdfa 	bl	8007cf8 <I2C_Enable_IRQ>

    return HAL_OK;
 8006104:	2300      	movs	r3, #0
 8006106:	e000      	b.n	800610a <HAL_I2C_Slave_Transmit_IT+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006108:	2302      	movs	r3, #2
  }
}
 800610a:	4618      	mov	r0, r3
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}
 8006112:	bf00      	nop
 8006114:	ffff0000 	.word	0xffff0000
 8006118:	080068d3 	.word	0x080068d3

0800611c <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b08a      	sub	sp, #40	@ 0x28
 8006120:	af02      	add	r7, sp, #8
 8006122:	60f8      	str	r0, [r7, #12]
 8006124:	607a      	str	r2, [r7, #4]
 8006126:	461a      	mov	r2, r3
 8006128:	460b      	mov	r3, r1
 800612a:	817b      	strh	r3, [r7, #10]
 800612c:	4613      	mov	r3, r2
 800612e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8006130:	2300      	movs	r3, #0
 8006132:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800613a:	b2db      	uxtb	r3, r3
 800613c:	2b20      	cmp	r3, #32
 800613e:	f040 80ef 	bne.w	8006320 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	699b      	ldr	r3, [r3, #24]
 8006148:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800614c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006150:	d101      	bne.n	8006156 <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8006152:	2302      	movs	r3, #2
 8006154:	e0e5      	b.n	8006322 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800615c:	2b01      	cmp	r3, #1
 800615e:	d101      	bne.n	8006164 <HAL_I2C_Master_Transmit_DMA+0x48>
 8006160:	2302      	movs	r3, #2
 8006162:	e0de      	b.n	8006322 <HAL_I2C_Master_Transmit_DMA+0x206>
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2221      	movs	r2, #33	@ 0x21
 8006170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2210      	movs	r2, #16
 8006178:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2200      	movs	r2, #0
 8006180:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	687a      	ldr	r2, [r7, #4]
 8006186:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	893a      	ldrh	r2, [r7, #8]
 800618c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	4a66      	ldr	r2, [pc, #408]	@ (800632c <HAL_I2C_Master_Transmit_DMA+0x210>)
 8006192:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	4a66      	ldr	r2, [pc, #408]	@ (8006330 <HAL_I2C_Master_Transmit_DMA+0x214>)
 8006198:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800619e:	b29b      	uxth	r3, r3
 80061a0:	2bff      	cmp	r3, #255	@ 0xff
 80061a2:	d906      	bls.n	80061b2 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	22ff      	movs	r2, #255	@ 0xff
 80061a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80061aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80061ae:	61fb      	str	r3, [r7, #28]
 80061b0:	e007      	b.n	80061c2 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061b6:	b29a      	uxth	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80061bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80061c0:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d01a      	beq.n	8006200 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ce:	781a      	ldrb	r2, [r3, #0]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061da:	1c5a      	adds	r2, r3, #1
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061e4:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	3b01      	subs	r3, #1
 80061ee:	b29a      	uxth	r2, r3
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061f8:	3b01      	subs	r3, #1
 80061fa:	b29a      	uxth	r2, r3
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006204:	2b00      	cmp	r3, #0
 8006206:	d074      	beq.n	80062f2 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800620c:	2b00      	cmp	r3, #0
 800620e:	d022      	beq.n	8006256 <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006214:	4a47      	ldr	r2, [pc, #284]	@ (8006334 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8006216:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800621c:	4a46      	ldr	r2, [pc, #280]	@ (8006338 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 800621e:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006224:	2200      	movs	r2, #0
 8006226:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800622c:	2200      	movs	r2, #0
 800622e:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006238:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006240:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8006246:	f7fd fcc3 	bl	8003bd0 <HAL_DMA_Start_IT>
 800624a:	4603      	mov	r3, r0
 800624c:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800624e:	7dfb      	ldrb	r3, [r7, #23]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d13a      	bne.n	80062ca <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8006254:	e013      	b.n	800627e <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2220      	movs	r2, #32
 800625a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2200      	movs	r2, #0
 8006262:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800626a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e051      	b.n	8006322 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006282:	b2db      	uxtb	r3, r3
 8006284:	3301      	adds	r3, #1
 8006286:	b2da      	uxtb	r2, r3
 8006288:	8979      	ldrh	r1, [r7, #10]
 800628a:	4b2c      	ldr	r3, [pc, #176]	@ (800633c <HAL_I2C_Master_Transmit_DMA+0x220>)
 800628c:	9300      	str	r3, [sp, #0]
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	68f8      	ldr	r0, [r7, #12]
 8006292:	f001 fcff 	bl	8007c94 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800629a:	b29a      	uxth	r2, r3
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062a0:	1ad3      	subs	r3, r2, r3
 80062a2:	b29a      	uxth	r2, r3
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80062b0:	2110      	movs	r1, #16
 80062b2:	68f8      	ldr	r0, [r7, #12]
 80062b4:	f001 fd20 	bl	8007cf8 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80062c6:	601a      	str	r2, [r3, #0]
 80062c8:	e028      	b.n	800631c <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2220      	movs	r2, #32
 80062ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062de:	f043 0210 	orr.w	r2, r3, #16
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2200      	movs	r2, #0
 80062ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e017      	b.n	8006322 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	4a12      	ldr	r2, [pc, #72]	@ (8006340 <HAL_I2C_Master_Transmit_DMA+0x224>)
 80062f6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 80062f8:	69bb      	ldr	r3, [r7, #24]
 80062fa:	b2da      	uxtb	r2, r3
 80062fc:	8979      	ldrh	r1, [r7, #10]
 80062fe:	4b0f      	ldr	r3, [pc, #60]	@ (800633c <HAL_I2C_Master_Transmit_DMA+0x220>)
 8006300:	9300      	str	r3, [sp, #0]
 8006302:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006306:	68f8      	ldr	r0, [r7, #12]
 8006308:	f001 fcc4 	bl	8007c94 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006314:	2101      	movs	r1, #1
 8006316:	68f8      	ldr	r0, [r7, #12]
 8006318:	f001 fcee 	bl	8007cf8 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800631c:	2300      	movs	r3, #0
 800631e:	e000      	b.n	8006322 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8006320:	2302      	movs	r3, #2
  }
}
 8006322:	4618      	mov	r0, r3
 8006324:	3720      	adds	r7, #32
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	ffff0000 	.word	0xffff0000
 8006330:	08006adb 	.word	0x08006adb
 8006334:	08007b07 	.word	0x08007b07
 8006338:	08007be3 	.word	0x08007be3
 800633c:	80002000 	.word	0x80002000
 8006340:	0800664f 	.word	0x0800664f

08006344 <HAL_I2C_Slave_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b086      	sub	sp, #24
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	4613      	mov	r3, r2
 8006350:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006358:	b2db      	uxtb	r3, r3
 800635a:	2b20      	cmp	r3, #32
 800635c:	f040 809b 	bne.w	8006496 <HAL_I2C_Slave_Receive_DMA+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d002      	beq.n	800636c <HAL_I2C_Slave_Receive_DMA+0x28>
 8006366:	88fb      	ldrh	r3, [r7, #6]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d105      	bne.n	8006378 <HAL_I2C_Slave_Receive_DMA+0x34>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006372:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	e08f      	b.n	8006498 <HAL_I2C_Slave_Receive_DMA+0x154>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800637e:	2b01      	cmp	r3, #1
 8006380:	d101      	bne.n	8006386 <HAL_I2C_Slave_Receive_DMA+0x42>
 8006382:	2302      	movs	r3, #2
 8006384:	e088      	b.n	8006498 <HAL_I2C_Slave_Receive_DMA+0x154>
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2201      	movs	r2, #1
 800638a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2222      	movs	r2, #34	@ 0x22
 8006392:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2220      	movs	r2, #32
 800639a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2200      	movs	r2, #0
 80063a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	68ba      	ldr	r2, [r7, #8]
 80063a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	88fa      	ldrh	r2, [r7, #6]
 80063ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063b4:	b29a      	uxth	r2, r3
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	4a38      	ldr	r2, [pc, #224]	@ (80064a0 <HAL_I2C_Slave_Receive_DMA+0x15c>)
 80063be:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_DMA;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	4a38      	ldr	r2, [pc, #224]	@ (80064a4 <HAL_I2C_Slave_Receive_DMA+0x160>)
 80063c4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->hdmarx != NULL)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d020      	beq.n	8006410 <HAL_I2C_Slave_Receive_DMA+0xcc>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063d2:	4a35      	ldr	r2, [pc, #212]	@ (80064a8 <HAL_I2C_Slave_Receive_DMA+0x164>)
 80063d4:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063da:	4a34      	ldr	r2, [pc, #208]	@ (80064ac <HAL_I2C_Slave_Receive_DMA+0x168>)
 80063dc:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063e2:	2200      	movs	r2, #0
 80063e4:	641a      	str	r2, [r3, #64]	@ 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063ea:	2200      	movs	r2, #0
 80063ec:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	3324      	adds	r3, #36	@ 0x24
 80063f8:	4619      	mov	r1, r3
 80063fa:	68ba      	ldr	r2, [r7, #8]
                                       hi2c->XferSize);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8006400:	f7fd fbe6 	bl	8003bd0 <HAL_DMA_Start_IT>
 8006404:	4603      	mov	r3, r0
 8006406:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8006408:	7dfb      	ldrb	r3, [r7, #23]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d12f      	bne.n	800646e <HAL_I2C_Slave_Receive_DMA+0x12a>
 800640e:	e013      	b.n	8006438 <HAL_I2C_Slave_Receive_DMA+0xf4>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2228      	movs	r2, #40	@ 0x28
 8006414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2200      	movs	r2, #0
 800641c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006424:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2200      	movs	r2, #0
 8006430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	e02f      	b.n	8006498 <HAL_I2C_Slave_Receive_DMA+0x154>
    {
      /* Enable Address Acknowledge */
      hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	685a      	ldr	r2, [r3, #4]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006446:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, STOP, NACK, ADDR interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006450:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f001 fc4f 	bl	8007cf8 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006468:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 800646a:	2300      	movs	r3, #0
 800646c:	e014      	b.n	8006498 <HAL_I2C_Slave_Receive_DMA+0x154>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2228      	movs	r2, #40	@ 0x28
 8006472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2200      	movs	r2, #0
 800647a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006482:	f043 0210 	orr.w	r2, r3, #16
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2200      	movs	r2, #0
 800648e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e000      	b.n	8006498 <HAL_I2C_Slave_Receive_DMA+0x154>
  }
  else
  {
    return HAL_BUSY;
 8006496:	2302      	movs	r3, #2
  }
}
 8006498:	4618      	mov	r0, r3
 800649a:	3718      	adds	r7, #24
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	ffff0000 	.word	0xffff0000
 80064a4:	08006f7d 	.word	0x08006f7d
 80064a8:	08007b9d 	.word	0x08007b9d
 80064ac:	08007be3 	.word	0x08007be3

080064b0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d005      	beq.n	80064dc <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064d4:	68ba      	ldr	r2, [r7, #8]
 80064d6:	68f9      	ldr	r1, [r7, #12]
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	4798      	blx	r3
  }
}
 80064dc:	bf00      	nop
 80064de:	3710      	adds	r7, #16
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b086      	sub	sp, #24
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	699b      	ldr	r3, [r3, #24]
 80064f2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	0a1b      	lsrs	r3, r3, #8
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	2b00      	cmp	r3, #0
 8006506:	d010      	beq.n	800652a <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	09db      	lsrs	r3, r3, #7
 800650c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006510:	2b00      	cmp	r3, #0
 8006512:	d00a      	beq.n	800652a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006518:	f043 0201 	orr.w	r2, r3, #1
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006528:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	0a9b      	lsrs	r3, r3, #10
 800652e:	f003 0301 	and.w	r3, r3, #1
 8006532:	2b00      	cmp	r3, #0
 8006534:	d010      	beq.n	8006558 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	09db      	lsrs	r3, r3, #7
 800653a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800653e:	2b00      	cmp	r3, #0
 8006540:	d00a      	beq.n	8006558 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006546:	f043 0208 	orr.w	r2, r3, #8
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006556:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	0a5b      	lsrs	r3, r3, #9
 800655c:	f003 0301 	and.w	r3, r3, #1
 8006560:	2b00      	cmp	r3, #0
 8006562:	d010      	beq.n	8006586 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	09db      	lsrs	r3, r3, #7
 8006568:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800656c:	2b00      	cmp	r3, #0
 800656e:	d00a      	beq.n	8006586 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006574:	f043 0202 	orr.w	r2, r3, #2
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006584:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800658a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f003 030b 	and.w	r3, r3, #11
 8006592:	2b00      	cmp	r3, #0
 8006594:	d003      	beq.n	800659e <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8006596:	68f9      	ldr	r1, [r7, #12]
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f001 f979 	bl	8007890 <I2C_ITError>
  }
}
 800659e:	bf00      	nop
 80065a0:	3718      	adds	r7, #24
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80065a6:	b480      	push	{r7}
 80065a8:	b083      	sub	sp, #12
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80065ae:	bf00      	nop
 80065b0:	370c      	adds	r7, #12
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80065ba:	b480      	push	{r7}
 80065bc:	b083      	sub	sp, #12
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80065c2:	bf00      	nop
 80065c4:	370c      	adds	r7, #12
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr

080065ce <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80065ce:	b480      	push	{r7}
 80065d0:	b083      	sub	sp, #12
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
 80065d6:	460b      	mov	r3, r1
 80065d8:	70fb      	strb	r3, [r7, #3]
 80065da:	4613      	mov	r3, r2
 80065dc:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80065de:	bf00      	nop
 80065e0:	370c      	adds	r7, #12
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr

080065ea <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80065ea:	b480      	push	{r7}
 80065ec:	b083      	sub	sp, #12
 80065ee:	af00      	add	r7, sp, #0
 80065f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80065f2:	bf00      	nop
 80065f4:	370c      	adds	r7, #12
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr

080065fe <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80065fe:	b480      	push	{r7}
 8006600:	b083      	sub	sp, #12
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006606:	bf00      	nop
 8006608:	370c      	adds	r7, #12
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr

08006612 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006612:	b480      	push	{r7}
 8006614:	b083      	sub	sp, #12
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800661a:	bf00      	nop
 800661c:	370c      	adds	r7, #12
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr

08006626 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006626:	b480      	push	{r7}
 8006628:	b083      	sub	sp, #12
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800662e:	bf00      	nop
 8006630:	370c      	adds	r7, #12
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr

0800663a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800663a:	b480      	push	{r7}
 800663c:	b083      	sub	sp, #12
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006642:	bf00      	nop
 8006644:	370c      	adds	r7, #12
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr

0800664e <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800664e:	b580      	push	{r7, lr}
 8006650:	b088      	sub	sp, #32
 8006652:	af02      	add	r7, sp, #8
 8006654:	60f8      	str	r0, [r7, #12]
 8006656:	60b9      	str	r1, [r7, #8]
 8006658:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006664:	2b01      	cmp	r3, #1
 8006666:	d101      	bne.n	800666c <I2C_Master_ISR_IT+0x1e>
 8006668:	2302      	movs	r3, #2
 800666a:	e12e      	b.n	80068ca <I2C_Master_ISR_IT+0x27c>
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	091b      	lsrs	r3, r3, #4
 8006678:	f003 0301 	and.w	r3, r3, #1
 800667c:	2b00      	cmp	r3, #0
 800667e:	d013      	beq.n	80066a8 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	091b      	lsrs	r3, r3, #4
 8006684:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00d      	beq.n	80066a8 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2210      	movs	r2, #16
 8006692:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006698:	f043 0204 	orr.w	r2, r3, #4
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80066a0:	68f8      	ldr	r0, [r7, #12]
 80066a2:	f001 fa0c 	bl	8007abe <I2C_Flush_TXDR>
 80066a6:	e0fb      	b.n	80068a0 <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	089b      	lsrs	r3, r3, #2
 80066ac:	f003 0301 	and.w	r3, r3, #1
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d023      	beq.n	80066fc <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	089b      	lsrs	r3, r3, #2
 80066b8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d01d      	beq.n	80066fc <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	f023 0304 	bic.w	r3, r3, #4
 80066c6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d2:	b2d2      	uxtb	r2, r2
 80066d4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066da:	1c5a      	adds	r2, r3, #1
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066e4:	3b01      	subs	r3, #1
 80066e6:	b29a      	uxth	r2, r3
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	3b01      	subs	r3, #1
 80066f4:	b29a      	uxth	r2, r3
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80066fa:	e0d1      	b.n	80068a0 <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	099b      	lsrs	r3, r3, #6
 8006700:	f003 0301 	and.w	r3, r3, #1
 8006704:	2b00      	cmp	r3, #0
 8006706:	d12a      	bne.n	800675e <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	085b      	lsrs	r3, r3, #1
 800670c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8006710:	2b00      	cmp	r3, #0
 8006712:	d024      	beq.n	800675e <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	085b      	lsrs	r3, r3, #1
 8006718:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800671c:	2b00      	cmp	r3, #0
 800671e:	d01e      	beq.n	800675e <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006724:	b29b      	uxth	r3, r3
 8006726:	2b00      	cmp	r3, #0
 8006728:	f000 80ba 	beq.w	80068a0 <I2C_Master_ISR_IT+0x252>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006730:	781a      	ldrb	r2, [r3, #0]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800673c:	1c5a      	adds	r2, r3, #1
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006746:	3b01      	subs	r3, #1
 8006748:	b29a      	uxth	r2, r3
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006752:	b29b      	uxth	r3, r3
 8006754:	3b01      	subs	r3, #1
 8006756:	b29a      	uxth	r2, r3
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 800675c:	e0a0      	b.n	80068a0 <I2C_Master_ISR_IT+0x252>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	09db      	lsrs	r3, r3, #7
 8006762:	f003 0301 	and.w	r3, r3, #1
 8006766:	2b00      	cmp	r3, #0
 8006768:	d06b      	beq.n	8006842 <I2C_Master_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	099b      	lsrs	r3, r3, #6
 800676e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8006772:	2b00      	cmp	r3, #0
 8006774:	d065      	beq.n	8006842 <I2C_Master_ISR_IT+0x1f4>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800677a:	b29b      	uxth	r3, r3
 800677c:	2b00      	cmp	r3, #0
 800677e:	d04e      	beq.n	800681e <I2C_Master_ISR_IT+0x1d0>
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006784:	2b00      	cmp	r3, #0
 8006786:	d14a      	bne.n	800681e <I2C_Master_ISR_IT+0x1d0>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	b29b      	uxth	r3, r3
 8006790:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006794:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800679a:	b29b      	uxth	r3, r3
 800679c:	2bff      	cmp	r3, #255	@ 0xff
 800679e:	d91c      	bls.n	80067da <I2C_Master_ISR_IT+0x18c>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	699b      	ldr	r3, [r3, #24]
 80067a6:	0c1b      	lsrs	r3, r3, #16
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	f003 0301 	and.w	r3, r3, #1
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d103      	bne.n	80067bc <I2C_Master_ISR_IT+0x16e>
        {
          hi2c->XferSize = 1U;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2201      	movs	r2, #1
 80067b8:	851a      	strh	r2, [r3, #40]	@ 0x28
 80067ba:	e002      	b.n	80067c2 <I2C_Master_ISR_IT+0x174>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	22ff      	movs	r2, #255	@ 0xff
 80067c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067c6:	b2da      	uxtb	r2, r3
 80067c8:	8a79      	ldrh	r1, [r7, #18]
 80067ca:	2300      	movs	r3, #0
 80067cc:	9300      	str	r3, [sp, #0]
 80067ce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80067d2:	68f8      	ldr	r0, [r7, #12]
 80067d4:	f001 fa5e 	bl	8007c94 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80067d8:	e032      	b.n	8006840 <I2C_Master_ISR_IT+0x1f2>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067de:	b29a      	uxth	r2, r3
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80067ec:	d00b      	beq.n	8006806 <I2C_Master_ISR_IT+0x1b8>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067f2:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80067f8:	8a79      	ldrh	r1, [r7, #18]
 80067fa:	2000      	movs	r0, #0
 80067fc:	9000      	str	r0, [sp, #0]
 80067fe:	68f8      	ldr	r0, [r7, #12]
 8006800:	f001 fa48 	bl	8007c94 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006804:	e01c      	b.n	8006840 <I2C_Master_ISR_IT+0x1f2>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800680a:	b2da      	uxtb	r2, r3
 800680c:	8a79      	ldrh	r1, [r7, #18]
 800680e:	2300      	movs	r3, #0
 8006810:	9300      	str	r3, [sp, #0]
 8006812:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	f001 fa3c 	bl	8007c94 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800681c:	e010      	b.n	8006840 <I2C_Master_ISR_IT+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006828:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800682c:	d003      	beq.n	8006836 <I2C_Master_ISR_IT+0x1e8>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f000 fd09 	bl	8007246 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006834:	e034      	b.n	80068a0 <I2C_Master_ISR_IT+0x252>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006836:	2140      	movs	r1, #64	@ 0x40
 8006838:	68f8      	ldr	r0, [r7, #12]
 800683a:	f001 f829 	bl	8007890 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800683e:	e02f      	b.n	80068a0 <I2C_Master_ISR_IT+0x252>
 8006840:	e02e      	b.n	80068a0 <I2C_Master_ISR_IT+0x252>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	099b      	lsrs	r3, r3, #6
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	2b00      	cmp	r3, #0
 800684c:	d028      	beq.n	80068a0 <I2C_Master_ISR_IT+0x252>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	099b      	lsrs	r3, r3, #6
 8006852:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006856:	2b00      	cmp	r3, #0
 8006858:	d022      	beq.n	80068a0 <I2C_Master_ISR_IT+0x252>
  {
    if (hi2c->XferCount == 0U)
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800685e:	b29b      	uxth	r3, r3
 8006860:	2b00      	cmp	r3, #0
 8006862:	d119      	bne.n	8006898 <I2C_Master_ISR_IT+0x24a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800686e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006872:	d015      	beq.n	80068a0 <I2C_Master_ISR_IT+0x252>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006878:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800687c:	d108      	bne.n	8006890 <I2C_Master_ISR_IT+0x242>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	685a      	ldr	r2, [r3, #4]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800688c:	605a      	str	r2, [r3, #4]
 800688e:	e007      	b.n	80068a0 <I2C_Master_ISR_IT+0x252>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8006890:	68f8      	ldr	r0, [r7, #12]
 8006892:	f000 fcd8 	bl	8007246 <I2C_ITMasterSeqCplt>
 8006896:	e003      	b.n	80068a0 <I2C_Master_ISR_IT+0x252>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006898:	2140      	movs	r1, #64	@ 0x40
 800689a:	68f8      	ldr	r0, [r7, #12]
 800689c:	f000 fff8 	bl	8007890 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	095b      	lsrs	r3, r3, #5
 80068a4:	f003 0301 	and.w	r3, r3, #1
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d009      	beq.n	80068c0 <I2C_Master_ISR_IT+0x272>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	095b      	lsrs	r3, r3, #5
 80068b0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d003      	beq.n	80068c0 <I2C_Master_ISR_IT+0x272>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80068b8:	6979      	ldr	r1, [r7, #20]
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f000 fd5e 	bl	800737c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2200      	movs	r2, #0
 80068c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80068c8:	2300      	movs	r3, #0
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3718      	adds	r7, #24
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}

080068d2 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80068d2:	b580      	push	{r7, lr}
 80068d4:	b086      	sub	sp, #24
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	60f8      	str	r0, [r7, #12]
 80068da:	60b9      	str	r1, [r7, #8]
 80068dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d101      	bne.n	80068f6 <I2C_Slave_ISR_IT+0x24>
 80068f2:	2302      	movs	r3, #2
 80068f4:	e0ed      	b.n	8006ad2 <I2C_Slave_ISR_IT+0x200>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2201      	movs	r2, #1
 80068fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	095b      	lsrs	r3, r3, #5
 8006902:	f003 0301 	and.w	r3, r3, #1
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00a      	beq.n	8006920 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	095b      	lsrs	r3, r3, #5
 800690e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006912:	2b00      	cmp	r3, #0
 8006914:	d004      	beq.n	8006920 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006916:	6939      	ldr	r1, [r7, #16]
 8006918:	68f8      	ldr	r0, [r7, #12]
 800691a:	f000 fdf9 	bl	8007510 <I2C_ITSlaveCplt>
 800691e:	e0d3      	b.n	8006ac8 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	091b      	lsrs	r3, r3, #4
 8006924:	f003 0301 	and.w	r3, r3, #1
 8006928:	2b00      	cmp	r3, #0
 800692a:	d04d      	beq.n	80069c8 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	091b      	lsrs	r3, r3, #4
 8006930:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006934:	2b00      	cmp	r3, #0
 8006936:	d047      	beq.n	80069c8 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800693c:	b29b      	uxth	r3, r3
 800693e:	2b00      	cmp	r3, #0
 8006940:	d128      	bne.n	8006994 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006948:	b2db      	uxtb	r3, r3
 800694a:	2b28      	cmp	r3, #40	@ 0x28
 800694c:	d108      	bne.n	8006960 <I2C_Slave_ISR_IT+0x8e>
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006954:	d104      	bne.n	8006960 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006956:	6939      	ldr	r1, [r7, #16]
 8006958:	68f8      	ldr	r0, [r7, #12]
 800695a:	f000 ff43 	bl	80077e4 <I2C_ITListenCplt>
 800695e:	e032      	b.n	80069c6 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006966:	b2db      	uxtb	r3, r3
 8006968:	2b29      	cmp	r3, #41	@ 0x29
 800696a:	d10e      	bne.n	800698a <I2C_Slave_ISR_IT+0xb8>
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006972:	d00a      	beq.n	800698a <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	2210      	movs	r2, #16
 800697a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800697c:	68f8      	ldr	r0, [r7, #12]
 800697e:	f001 f89e 	bl	8007abe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006982:	68f8      	ldr	r0, [r7, #12]
 8006984:	f000 fc9c 	bl	80072c0 <I2C_ITSlaveSeqCplt>
 8006988:	e01d      	b.n	80069c6 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2210      	movs	r2, #16
 8006990:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006992:	e096      	b.n	8006ac2 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	2210      	movs	r2, #16
 800699a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069a0:	f043 0204 	orr.w	r2, r3, #4
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d004      	beq.n	80069b8 <I2C_Slave_ISR_IT+0xe6>
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80069b4:	f040 8085 	bne.w	8006ac2 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069bc:	4619      	mov	r1, r3
 80069be:	68f8      	ldr	r0, [r7, #12]
 80069c0:	f000 ff66 	bl	8007890 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80069c4:	e07d      	b.n	8006ac2 <I2C_Slave_ISR_IT+0x1f0>
 80069c6:	e07c      	b.n	8006ac2 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	089b      	lsrs	r3, r3, #2
 80069cc:	f003 0301 	and.w	r3, r3, #1
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d030      	beq.n	8006a36 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	089b      	lsrs	r3, r3, #2
 80069d8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d02a      	beq.n	8006a36 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d018      	beq.n	8006a1c <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069f4:	b2d2      	uxtb	r2, r2
 80069f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069fc:	1c5a      	adds	r2, r3, #1
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a06:	3b01      	subs	r3, #1
 8006a08:	b29a      	uxth	r2, r3
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	3b01      	subs	r3, #1
 8006a16:	b29a      	uxth	r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d14f      	bne.n	8006ac6 <I2C_Slave_ISR_IT+0x1f4>
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006a2c:	d04b      	beq.n	8006ac6 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006a2e:	68f8      	ldr	r0, [r7, #12]
 8006a30:	f000 fc46 	bl	80072c0 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8006a34:	e047      	b.n	8006ac6 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	08db      	lsrs	r3, r3, #3
 8006a3a:	f003 0301 	and.w	r3, r3, #1
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d00a      	beq.n	8006a58 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	08db      	lsrs	r3, r3, #3
 8006a46:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d004      	beq.n	8006a58 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006a4e:	6939      	ldr	r1, [r7, #16]
 8006a50:	68f8      	ldr	r0, [r7, #12]
 8006a52:	f000 fb74 	bl	800713e <I2C_ITAddrCplt>
 8006a56:	e037      	b.n	8006ac8 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	085b      	lsrs	r3, r3, #1
 8006a5c:	f003 0301 	and.w	r3, r3, #1
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d031      	beq.n	8006ac8 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	085b      	lsrs	r3, r3, #1
 8006a68:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d02b      	beq.n	8006ac8 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d018      	beq.n	8006aac <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a7e:	781a      	ldrb	r2, [r3, #0]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a8a:	1c5a      	adds	r2, r3, #1
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	3b01      	subs	r3, #1
 8006a98:	b29a      	uxth	r2, r3
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	b29a      	uxth	r2, r3
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006aaa:	e00d      	b.n	8006ac8 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ab2:	d002      	beq.n	8006aba <I2C_Slave_ISR_IT+0x1e8>
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d106      	bne.n	8006ac8 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006aba:	68f8      	ldr	r0, [r7, #12]
 8006abc:	f000 fc00 	bl	80072c0 <I2C_ITSlaveSeqCplt>
 8006ac0:	e002      	b.n	8006ac8 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8006ac2:	bf00      	nop
 8006ac4:	e000      	b.n	8006ac8 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8006ac6:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3718      	adds	r7, #24
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}

08006ada <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8006ada:	b580      	push	{r7, lr}
 8006adc:	b088      	sub	sp, #32
 8006ade:	af02      	add	r7, sp, #8
 8006ae0:	60f8      	str	r0, [r7, #12]
 8006ae2:	60b9      	str	r1, [r7, #8]
 8006ae4:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d101      	bne.n	8006af4 <I2C_Master_ISR_DMA+0x1a>
 8006af0:	2302      	movs	r3, #2
 8006af2:	e0f0      	b.n	8006cd6 <I2C_Master_ISR_DMA+0x1fc>
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	091b      	lsrs	r3, r3, #4
 8006b00:	f003 0301 	and.w	r3, r3, #1
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d017      	beq.n	8006b38 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	091b      	lsrs	r3, r3, #4
 8006b0c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d011      	beq.n	8006b38 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2210      	movs	r2, #16
 8006b1a:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b20:	f043 0204 	orr.w	r2, r3, #4
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006b28:	2120      	movs	r1, #32
 8006b2a:	68f8      	ldr	r0, [r7, #12]
 8006b2c:	f001 f8e4 	bl	8007cf8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006b30:	68f8      	ldr	r0, [r7, #12]
 8006b32:	f000 ffc4 	bl	8007abe <I2C_Flush_TXDR>
 8006b36:	e0c9      	b.n	8006ccc <I2C_Master_ISR_DMA+0x1f2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	09db      	lsrs	r3, r3, #7
 8006b3c:	f003 0301 	and.w	r3, r3, #1
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f000 8081 	beq.w	8006c48 <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	099b      	lsrs	r3, r3, #6
 8006b4a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d07a      	beq.n	8006c48 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b60:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d05c      	beq.n	8006c26 <I2C_Master_ISR_DMA+0x14c>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b78:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	2bff      	cmp	r3, #255	@ 0xff
 8006b82:	d914      	bls.n	8006bae <I2C_Master_ISR_DMA+0xd4>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	699b      	ldr	r3, [r3, #24]
 8006b8a:	0c1b      	lsrs	r3, r3, #16
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	f003 0301 	and.w	r3, r3, #1
 8006b92:	b2db      	uxtb	r3, r3
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	d103      	bne.n	8006ba0 <I2C_Master_ISR_DMA+0xc6>
        {
          hi2c->XferSize = 1U;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006b9e:	e002      	b.n	8006ba6 <I2C_Master_ISR_DMA+0xcc>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	22ff      	movs	r2, #255	@ 0xff
 8006ba4:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 8006ba6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006baa:	617b      	str	r3, [r7, #20]
 8006bac:	e010      	b.n	8006bd0 <I2C_Master_ISR_DMA+0xf6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bbc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006bc0:	d003      	beq.n	8006bca <I2C_Master_ISR_DMA+0xf0>
        {
          xfermode = hi2c->XferOptions;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc6:	617b      	str	r3, [r7, #20]
 8006bc8:	e002      	b.n	8006bd0 <I2C_Master_ISR_DMA+0xf6>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8006bca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006bce:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bd4:	b2da      	uxtb	r2, r3
 8006bd6:	8a79      	ldrh	r1, [r7, #18]
 8006bd8:	2300      	movs	r3, #0
 8006bda:	9300      	str	r3, [sp, #0]
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	68f8      	ldr	r0, [r7, #12]
 8006be0:	f001 f858 	bl	8007c94 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006be8:	b29a      	uxth	r2, r3
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bee:	1ad3      	subs	r3, r2, r3
 8006bf0:	b29a      	uxth	r2, r3
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b22      	cmp	r3, #34	@ 0x22
 8006c00:	d108      	bne.n	8006c14 <I2C_Master_ISR_DMA+0x13a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c10:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006c12:	e05b      	b.n	8006ccc <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006c22:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006c24:	e052      	b.n	8006ccc <I2C_Master_ISR_DMA+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006c34:	d003      	beq.n	8006c3e <I2C_Master_ISR_DMA+0x164>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8006c36:	68f8      	ldr	r0, [r7, #12]
 8006c38:	f000 fb05 	bl	8007246 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8006c3c:	e046      	b.n	8006ccc <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006c3e:	2140      	movs	r1, #64	@ 0x40
 8006c40:	68f8      	ldr	r0, [r7, #12]
 8006c42:	f000 fe25 	bl	8007890 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8006c46:	e041      	b.n	8006ccc <I2C_Master_ISR_DMA+0x1f2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	099b      	lsrs	r3, r3, #6
 8006c4c:	f003 0301 	and.w	r3, r3, #1
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d029      	beq.n	8006ca8 <I2C_Master_ISR_DMA+0x1ce>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	099b      	lsrs	r3, r3, #6
 8006c58:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d023      	beq.n	8006ca8 <I2C_Master_ISR_DMA+0x1ce>
  {
    if (hi2c->XferCount == 0U)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d119      	bne.n	8006c9e <I2C_Master_ISR_DMA+0x1c4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006c78:	d027      	beq.n	8006cca <I2C_Master_ISR_DMA+0x1f0>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c7e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006c82:	d108      	bne.n	8006c96 <I2C_Master_ISR_DMA+0x1bc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	685a      	ldr	r2, [r3, #4]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006c92:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8006c94:	e019      	b.n	8006cca <I2C_Master_ISR_DMA+0x1f0>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8006c96:	68f8      	ldr	r0, [r7, #12]
 8006c98:	f000 fad5 	bl	8007246 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8006c9c:	e015      	b.n	8006cca <I2C_Master_ISR_DMA+0x1f0>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006c9e:	2140      	movs	r1, #64	@ 0x40
 8006ca0:	68f8      	ldr	r0, [r7, #12]
 8006ca2:	f000 fdf5 	bl	8007890 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006ca6:	e010      	b.n	8006cca <I2C_Master_ISR_DMA+0x1f0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	095b      	lsrs	r3, r3, #5
 8006cac:	f003 0301 	and.w	r3, r3, #1
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d00b      	beq.n	8006ccc <I2C_Master_ISR_DMA+0x1f2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	095b      	lsrs	r3, r3, #5
 8006cb8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d005      	beq.n	8006ccc <I2C_Master_ISR_DMA+0x1f2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8006cc0:	68b9      	ldr	r1, [r7, #8]
 8006cc2:	68f8      	ldr	r0, [r7, #12]
 8006cc4:	f000 fb5a 	bl	800737c <I2C_ITMasterCplt>
 8006cc8:	e000      	b.n	8006ccc <I2C_Master_ISR_DMA+0x1f2>
    if (hi2c->XferCount == 0U)
 8006cca:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3718      	adds	r7, #24
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}
	...

08006ce0 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b088      	sub	sp, #32
 8006ce4:	af02      	add	r7, sp, #8
 8006ce6:	60f8      	str	r0, [r7, #12]
 8006ce8:	60b9      	str	r1, [r7, #8]
 8006cea:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8006cec:	4b94      	ldr	r3, [pc, #592]	@ (8006f40 <I2C_Mem_ISR_DMA+0x260>)
 8006cee:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d101      	bne.n	8006cfe <I2C_Mem_ISR_DMA+0x1e>
 8006cfa:	2302      	movs	r3, #2
 8006cfc:	e139      	b.n	8006f72 <I2C_Mem_ISR_DMA+0x292>
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2201      	movs	r2, #1
 8006d02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	091b      	lsrs	r3, r3, #4
 8006d0a:	f003 0301 	and.w	r3, r3, #1
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d017      	beq.n	8006d42 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	091b      	lsrs	r3, r3, #4
 8006d16:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d011      	beq.n	8006d42 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	2210      	movs	r2, #16
 8006d24:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d2a:	f043 0204 	orr.w	r2, r3, #4
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006d32:	2120      	movs	r1, #32
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	f000 ffdf 	bl	8007cf8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006d3a:	68f8      	ldr	r0, [r7, #12]
 8006d3c:	f000 febf 	bl	8007abe <I2C_Flush_TXDR>
 8006d40:	e112      	b.n	8006f68 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	085b      	lsrs	r3, r3, #1
 8006d46:	f003 0301 	and.w	r3, r3, #1
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d00f      	beq.n	8006d6e <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	085b      	lsrs	r3, r3, #1
 8006d52:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d009      	beq.n	8006d6e <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	68fa      	ldr	r2, [r7, #12]
 8006d60:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006d62:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f04f 32ff 	mov.w	r2, #4294967295
 8006d6a:	651a      	str	r2, [r3, #80]	@ 0x50
 8006d6c:	e0fc      	b.n	8006f68 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	09db      	lsrs	r3, r3, #7
 8006d72:	f003 0301 	and.w	r3, r3, #1
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d06e      	beq.n	8006e58 <I2C_Mem_ISR_DMA+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	099b      	lsrs	r3, r3, #6
 8006d7e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d068      	beq.n	8006e58 <I2C_Mem_ISR_DMA+0x178>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006d86:	2101      	movs	r1, #1
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	f001 f839 	bl	8007e00 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006d8e:	2110      	movs	r1, #16
 8006d90:	68f8      	ldr	r0, [r7, #12]
 8006d92:	f000 ffb1 	bl	8007cf8 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d056      	beq.n	8006e4e <I2C_Mem_ISR_DMA+0x16e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	2bff      	cmp	r3, #255	@ 0xff
 8006da8:	d91e      	bls.n	8006de8 <I2C_Mem_ISR_DMA+0x108>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	699b      	ldr	r3, [r3, #24]
 8006db0:	0c1b      	lsrs	r3, r3, #16
 8006db2:	b2db      	uxtb	r3, r3
 8006db4:	f003 0301 	and.w	r3, r3, #1
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d103      	bne.n	8006dc6 <I2C_Mem_ISR_DMA+0xe6>
        {
          hi2c->XferSize = 1U;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006dc4:	e002      	b.n	8006dcc <I2C_Mem_ISR_DMA+0xec>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	22ff      	movs	r2, #255	@ 0xff
 8006dca:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dd0:	b299      	uxth	r1, r3
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dd6:	b2da      	uxtb	r2, r3
 8006dd8:	2300      	movs	r3, #0
 8006dda:	9300      	str	r3, [sp, #0]
 8006ddc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006de0:	68f8      	ldr	r0, [r7, #12]
 8006de2:	f000 ff57 	bl	8007c94 <I2C_TransferConfig>
 8006de6:	e011      	b.n	8006e0c <I2C_Mem_ISR_DMA+0x12c>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dec:	b29a      	uxth	r2, r3
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006df6:	b299      	uxth	r1, r3
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dfc:	b2da      	uxtb	r2, r3
 8006dfe:	2300      	movs	r3, #0
 8006e00:	9300      	str	r3, [sp, #0]
 8006e02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006e06:	68f8      	ldr	r0, [r7, #12]
 8006e08:	f000 ff44 	bl	8007c94 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e10:	b29a      	uxth	r2, r3
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e16:	1ad3      	subs	r3, r2, r3
 8006e18:	b29a      	uxth	r2, r3
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	2b22      	cmp	r3, #34	@ 0x22
 8006e28:	d108      	bne.n	8006e3c <I2C_Mem_ISR_DMA+0x15c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006e38:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006e3a:	e095      	b.n	8006f68 <I2C_Mem_ISR_DMA+0x288>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006e4a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006e4c:	e08c      	b.n	8006f68 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006e4e:	2140      	movs	r1, #64	@ 0x40
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f000 fd1d 	bl	8007890 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8006e56:	e087      	b.n	8006f68 <I2C_Mem_ISR_DMA+0x288>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	099b      	lsrs	r3, r3, #6
 8006e5c:	f003 0301 	and.w	r3, r3, #1
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d071      	beq.n	8006f48 <I2C_Mem_ISR_DMA+0x268>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	099b      	lsrs	r3, r3, #6
 8006e68:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d06b      	beq.n	8006f48 <I2C_Mem_ISR_DMA+0x268>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006e70:	2101      	movs	r1, #1
 8006e72:	68f8      	ldr	r0, [r7, #12]
 8006e74:	f000 ffc4 	bl	8007e00 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006e78:	2110      	movs	r1, #16
 8006e7a:	68f8      	ldr	r0, [r7, #12]
 8006e7c:	f000 ff3c 	bl	8007cf8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	2b22      	cmp	r3, #34	@ 0x22
 8006e8a:	d101      	bne.n	8006e90 <I2C_Mem_ISR_DMA+0x1b0>
    {
      direction = I2C_GENERATE_START_READ;
 8006e8c:	4b2d      	ldr	r3, [pc, #180]	@ (8006f44 <I2C_Mem_ISR_DMA+0x264>)
 8006e8e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e94:	b29b      	uxth	r3, r3
 8006e96:	2bff      	cmp	r3, #255	@ 0xff
 8006e98:	d91e      	bls.n	8006ed8 <I2C_Mem_ISR_DMA+0x1f8>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	0c1b      	lsrs	r3, r3, #16
 8006ea2:	b2db      	uxtb	r3, r3
 8006ea4:	f003 0301 	and.w	r3, r3, #1
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d103      	bne.n	8006eb6 <I2C_Mem_ISR_DMA+0x1d6>
      {
        hi2c->XferSize = 1U;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006eb4:	e002      	b.n	8006ebc <I2C_Mem_ISR_DMA+0x1dc>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	22ff      	movs	r2, #255	@ 0xff
 8006eba:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ec0:	b299      	uxth	r1, r3
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ec6:	b2da      	uxtb	r2, r3
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	9300      	str	r3, [sp, #0]
 8006ecc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006ed0:	68f8      	ldr	r0, [r7, #12]
 8006ed2:	f000 fedf 	bl	8007c94 <I2C_TransferConfig>
 8006ed6:	e011      	b.n	8006efc <I2C_Mem_ISR_DMA+0x21c>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006edc:	b29a      	uxth	r2, r3
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ee6:	b299      	uxth	r1, r3
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eec:	b2da      	uxtb	r2, r3
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	9300      	str	r3, [sp, #0]
 8006ef2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f000 fecc 	bl	8007c94 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f00:	b29a      	uxth	r2, r3
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f06:	1ad3      	subs	r3, r2, r3
 8006f08:	b29a      	uxth	r2, r3
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	2b22      	cmp	r3, #34	@ 0x22
 8006f18:	d108      	bne.n	8006f2c <I2C_Mem_ISR_DMA+0x24c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006f28:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f2a:	e01d      	b.n	8006f68 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006f3a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f3c:	e014      	b.n	8006f68 <I2C_Mem_ISR_DMA+0x288>
 8006f3e:	bf00      	nop
 8006f40:	80002000 	.word	0x80002000
 8006f44:	80002400 	.word	0x80002400
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	095b      	lsrs	r3, r3, #5
 8006f4c:	f003 0301 	and.w	r3, r3, #1
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d009      	beq.n	8006f68 <I2C_Mem_ISR_DMA+0x288>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	095b      	lsrs	r3, r3, #5
 8006f58:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d003      	beq.n	8006f68 <I2C_Mem_ISR_DMA+0x288>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8006f60:	68b9      	ldr	r1, [r7, #8]
 8006f62:	68f8      	ldr	r0, [r7, #12]
 8006f64:	f000 fa0a 	bl	800737c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006f70:	2300      	movs	r3, #0
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3718      	adds	r7, #24
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
 8006f7a:	bf00      	nop

08006f7c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b088      	sub	sp, #32
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	60b9      	str	r1, [r7, #8]
 8006f86:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f8c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d101      	bne.n	8006fa0 <I2C_Slave_ISR_DMA+0x24>
 8006f9c:	2302      	movs	r3, #2
 8006f9e:	e0ca      	b.n	8007136 <I2C_Slave_ISR_DMA+0x1ba>
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	095b      	lsrs	r3, r3, #5
 8006fac:	f003 0301 	and.w	r3, r3, #1
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d00a      	beq.n	8006fca <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	095b      	lsrs	r3, r3, #5
 8006fb8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d004      	beq.n	8006fca <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8006fc0:	68b9      	ldr	r1, [r7, #8]
 8006fc2:	68f8      	ldr	r0, [r7, #12]
 8006fc4:	f000 faa4 	bl	8007510 <I2C_ITSlaveCplt>
 8006fc8:	e0b0      	b.n	800712c <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	091b      	lsrs	r3, r3, #4
 8006fce:	f003 0301 	and.w	r3, r3, #1
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f000 809a 	beq.w	800710c <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	091b      	lsrs	r3, r3, #4
 8006fdc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	f000 8093 	beq.w	800710c <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	0b9b      	lsrs	r3, r3, #14
 8006fea:	f003 0301 	and.w	r3, r3, #1
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d105      	bne.n	8006ffe <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	0bdb      	lsrs	r3, r3, #15
 8006ff6:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d07f      	beq.n	80070fe <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007002:	2b00      	cmp	r3, #0
 8007004:	d00d      	beq.n	8007022 <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	0bdb      	lsrs	r3, r3, #15
 800700a:	f003 0301 	and.w	r3, r3, #1
 800700e:	2b00      	cmp	r3, #0
 8007010:	d007      	beq.n	8007022 <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d101      	bne.n	8007022 <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 800701e:	2301      	movs	r3, #1
 8007020:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00d      	beq.n	8007046 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	0b9b      	lsrs	r3, r3, #14
 800702e:	f003 0301 	and.w	r3, r3, #1
 8007032:	2b00      	cmp	r3, #0
 8007034:	d007      	beq.n	8007046 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d101      	bne.n	8007046 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8007042:	2301      	movs	r3, #1
 8007044:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8007046:	69fb      	ldr	r3, [r7, #28]
 8007048:	2b01      	cmp	r3, #1
 800704a:	d128      	bne.n	800709e <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b28      	cmp	r3, #40	@ 0x28
 8007056:	d108      	bne.n	800706a <I2C_Slave_ISR_DMA+0xee>
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800705e:	d104      	bne.n	800706a <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8007060:	68b9      	ldr	r1, [r7, #8]
 8007062:	68f8      	ldr	r0, [r7, #12]
 8007064:	f000 fbbe 	bl	80077e4 <I2C_ITListenCplt>
 8007068:	e048      	b.n	80070fc <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007070:	b2db      	uxtb	r3, r3
 8007072:	2b29      	cmp	r3, #41	@ 0x29
 8007074:	d10e      	bne.n	8007094 <I2C_Slave_ISR_DMA+0x118>
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800707c:	d00a      	beq.n	8007094 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2210      	movs	r2, #16
 8007084:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8007086:	68f8      	ldr	r0, [r7, #12]
 8007088:	f000 fd19 	bl	8007abe <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800708c:	68f8      	ldr	r0, [r7, #12]
 800708e:	f000 f917 	bl	80072c0 <I2C_ITSlaveSeqCplt>
 8007092:	e033      	b.n	80070fc <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2210      	movs	r2, #16
 800709a:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800709c:	e034      	b.n	8007108 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	2210      	movs	r2, #16
 80070a4:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070aa:	f043 0204 	orr.w	r2, r3, #4
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070b8:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80070ba:	69bb      	ldr	r3, [r7, #24]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d003      	beq.n	80070c8 <I2C_Slave_ISR_DMA+0x14c>
 80070c0:	69bb      	ldr	r3, [r7, #24]
 80070c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070c6:	d11f      	bne.n	8007108 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80070c8:	7dfb      	ldrb	r3, [r7, #23]
 80070ca:	2b21      	cmp	r3, #33	@ 0x21
 80070cc:	d002      	beq.n	80070d4 <I2C_Slave_ISR_DMA+0x158>
 80070ce:	7dfb      	ldrb	r3, [r7, #23]
 80070d0:	2b29      	cmp	r3, #41	@ 0x29
 80070d2:	d103      	bne.n	80070dc <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2221      	movs	r2, #33	@ 0x21
 80070d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80070da:	e008      	b.n	80070ee <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80070dc:	7dfb      	ldrb	r3, [r7, #23]
 80070de:	2b22      	cmp	r3, #34	@ 0x22
 80070e0:	d002      	beq.n	80070e8 <I2C_Slave_ISR_DMA+0x16c>
 80070e2:	7dfb      	ldrb	r3, [r7, #23]
 80070e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80070e6:	d102      	bne.n	80070ee <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2222      	movs	r2, #34	@ 0x22
 80070ec:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070f2:	4619      	mov	r1, r3
 80070f4:	68f8      	ldr	r0, [r7, #12]
 80070f6:	f000 fbcb 	bl	8007890 <I2C_ITError>
      if (treatdmanack == 1U)
 80070fa:	e005      	b.n	8007108 <I2C_Slave_ISR_DMA+0x18c>
 80070fc:	e004      	b.n	8007108 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	2210      	movs	r2, #16
 8007104:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007106:	e011      	b.n	800712c <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8007108:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800710a:	e00f      	b.n	800712c <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	08db      	lsrs	r3, r3, #3
 8007110:	f003 0301 	and.w	r3, r3, #1
 8007114:	2b00      	cmp	r3, #0
 8007116:	d009      	beq.n	800712c <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	08db      	lsrs	r3, r3, #3
 800711c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007120:	2b00      	cmp	r3, #0
 8007122:	d003      	beq.n	800712c <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8007124:	68b9      	ldr	r1, [r7, #8]
 8007126:	68f8      	ldr	r0, [r7, #12]
 8007128:	f000 f809 	bl	800713e <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2200      	movs	r2, #0
 8007130:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3720      	adds	r7, #32
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}

0800713e <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800713e:	b580      	push	{r7, lr}
 8007140:	b084      	sub	sp, #16
 8007142:	af00      	add	r7, sp, #0
 8007144:	6078      	str	r0, [r7, #4]
 8007146:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800714e:	b2db      	uxtb	r3, r3
 8007150:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007154:	2b28      	cmp	r3, #40	@ 0x28
 8007156:	d16a      	bne.n	800722e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	699b      	ldr	r3, [r3, #24]
 800715e:	0c1b      	lsrs	r3, r3, #16
 8007160:	b2db      	uxtb	r3, r3
 8007162:	f003 0301 	and.w	r3, r3, #1
 8007166:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	0c1b      	lsrs	r3, r3, #16
 8007170:	b29b      	uxth	r3, r3
 8007172:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007176:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	b29b      	uxth	r3, r3
 8007180:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007184:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	b29b      	uxth	r3, r3
 800718e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007192:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	68db      	ldr	r3, [r3, #12]
 8007198:	2b02      	cmp	r3, #2
 800719a:	d138      	bne.n	800720e <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800719c:	897b      	ldrh	r3, [r7, #10]
 800719e:	09db      	lsrs	r3, r3, #7
 80071a0:	b29a      	uxth	r2, r3
 80071a2:	89bb      	ldrh	r3, [r7, #12]
 80071a4:	4053      	eors	r3, r2
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	f003 0306 	and.w	r3, r3, #6
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d11c      	bne.n	80071ea <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80071b0:	897b      	ldrh	r3, [r7, #10]
 80071b2:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071b8:	1c5a      	adds	r2, r3, #1
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071c2:	2b02      	cmp	r3, #2
 80071c4:	d13b      	bne.n	800723e <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	2208      	movs	r2, #8
 80071d2:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2200      	movs	r2, #0
 80071d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80071dc:	89ba      	ldrh	r2, [r7, #12]
 80071de:	7bfb      	ldrb	r3, [r7, #15]
 80071e0:	4619      	mov	r1, r3
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f7ff f9f3 	bl	80065ce <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80071e8:	e029      	b.n	800723e <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80071ea:	893b      	ldrh	r3, [r7, #8]
 80071ec:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80071ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f000 fe04 	bl	8007e00 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007200:	89ba      	ldrh	r2, [r7, #12]
 8007202:	7bfb      	ldrb	r3, [r7, #15]
 8007204:	4619      	mov	r1, r3
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f7ff f9e1 	bl	80065ce <HAL_I2C_AddrCallback>
}
 800720c:	e017      	b.n	800723e <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800720e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 fdf4 	bl	8007e00 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007220:	89ba      	ldrh	r2, [r7, #12]
 8007222:	7bfb      	ldrb	r3, [r7, #15]
 8007224:	4619      	mov	r1, r3
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f7ff f9d1 	bl	80065ce <HAL_I2C_AddrCallback>
}
 800722c:	e007      	b.n	800723e <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	2208      	movs	r2, #8
 8007234:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800723e:	bf00      	nop
 8007240:	3710      	adds	r7, #16
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}

08007246 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007246:	b580      	push	{r7, lr}
 8007248:	b082      	sub	sp, #8
 800724a:	af00      	add	r7, sp, #0
 800724c:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2200      	movs	r2, #0
 8007252:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b21      	cmp	r3, #33	@ 0x21
 8007260:	d115      	bne.n	800728e <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2220      	movs	r2, #32
 8007266:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2211      	movs	r2, #17
 800726e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2200      	movs	r2, #0
 8007274:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007276:	2101      	movs	r1, #1
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f000 fdc1 	bl	8007e00 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2200      	movs	r2, #0
 8007282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f016 f9fe 	bl	801d688 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800728c:	e014      	b.n	80072b8 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2220      	movs	r2, #32
 8007292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2212      	movs	r2, #18
 800729a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80072a2:	2102      	movs	r1, #2
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 fdab 	bl	8007e00 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f016 fa12 	bl	801d6dc <HAL_I2C_MasterRxCpltCallback>
}
 80072b8:	bf00      	nop
 80072ba:	3708      	adds	r7, #8
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	0b9b      	lsrs	r3, r3, #14
 80072dc:	f003 0301 	and.w	r3, r3, #1
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d008      	beq.n	80072f6 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80072f2:	601a      	str	r2, [r3, #0]
 80072f4:	e00d      	b.n	8007312 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	0bdb      	lsrs	r3, r3, #15
 80072fa:	f003 0301 	and.w	r3, r3, #1
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d007      	beq.n	8007312 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007310:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007318:	b2db      	uxtb	r3, r3
 800731a:	2b29      	cmp	r3, #41	@ 0x29
 800731c:	d112      	bne.n	8007344 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2228      	movs	r2, #40	@ 0x28
 8007322:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2221      	movs	r2, #33	@ 0x21
 800732a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800732c:	2101      	movs	r1, #1
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 fd66 	bl	8007e00 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f7ff f932 	bl	80065a6 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007342:	e017      	b.n	8007374 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800734a:	b2db      	uxtb	r3, r3
 800734c:	2b2a      	cmp	r3, #42	@ 0x2a
 800734e:	d111      	bne.n	8007374 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2228      	movs	r2, #40	@ 0x28
 8007354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2222      	movs	r2, #34	@ 0x22
 800735c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800735e:	2102      	movs	r1, #2
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f000 fd4d 	bl	8007e00 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f7ff f923 	bl	80065ba <HAL_I2C_SlaveRxCpltCallback>
}
 8007374:	bf00      	nop
 8007376:	3710      	adds	r7, #16
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b086      	sub	sp, #24
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2220      	movs	r2, #32
 8007390:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007398:	b2db      	uxtb	r3, r3
 800739a:	2b21      	cmp	r3, #33	@ 0x21
 800739c:	d107      	bne.n	80073ae <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800739e:	2101      	movs	r1, #1
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 fd2d 	bl	8007e00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2211      	movs	r2, #17
 80073aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80073ac:	e00c      	b.n	80073c8 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073b4:	b2db      	uxtb	r3, r3
 80073b6:	2b22      	cmp	r3, #34	@ 0x22
 80073b8:	d106      	bne.n	80073c8 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80073ba:	2102      	movs	r1, #2
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f000 fd1f 	bl	8007e00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2212      	movs	r2, #18
 80073c6:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	6859      	ldr	r1, [r3, #4]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	4b4d      	ldr	r3, [pc, #308]	@ (8007508 <I2C_ITMasterCplt+0x18c>)
 80073d4:	400b      	ands	r3, r1
 80073d6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2200      	movs	r2, #0
 80073dc:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4a4a      	ldr	r2, [pc, #296]	@ (800750c <I2C_ITMasterCplt+0x190>)
 80073e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	091b      	lsrs	r3, r3, #4
 80073e8:	f003 0301 	and.w	r3, r3, #1
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d009      	beq.n	8007404 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	2210      	movs	r2, #16
 80073f6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073fc:	f043 0204 	orr.w	r2, r3, #4
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800740a:	b2db      	uxtb	r3, r3
 800740c:	2b60      	cmp	r3, #96	@ 0x60
 800740e:	d10b      	bne.n	8007428 <I2C_ITMasterCplt+0xac>
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	089b      	lsrs	r3, r3, #2
 8007414:	f003 0301 	and.w	r3, r3, #1
 8007418:	2b00      	cmp	r3, #0
 800741a:	d005      	beq.n	8007428 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007422:	b2db      	uxtb	r3, r3
 8007424:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8007426:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 fb48 	bl	8007abe <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007432:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800743a:	b2db      	uxtb	r3, r3
 800743c:	2b60      	cmp	r3, #96	@ 0x60
 800743e:	d002      	beq.n	8007446 <I2C_ITMasterCplt+0xca>
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d006      	beq.n	8007454 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800744a:	4619      	mov	r1, r3
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 fa1f 	bl	8007890 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007452:	e054      	b.n	80074fe <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800745a:	b2db      	uxtb	r3, r3
 800745c:	2b21      	cmp	r3, #33	@ 0x21
 800745e:	d124      	bne.n	80074aa <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2220      	movs	r2, #32
 8007464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2200      	movs	r2, #0
 800746c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007474:	b2db      	uxtb	r3, r3
 8007476:	2b40      	cmp	r3, #64	@ 0x40
 8007478:	d10b      	bne.n	8007492 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f7ff f8b7 	bl	80065fe <HAL_I2C_MemTxCpltCallback>
}
 8007490:	e035      	b.n	80074fe <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f016 f8f0 	bl	801d688 <HAL_I2C_MasterTxCpltCallback>
}
 80074a8:	e029      	b.n	80074fe <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	2b22      	cmp	r3, #34	@ 0x22
 80074b4:	d123      	bne.n	80074fe <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2220      	movs	r2, #32
 80074ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80074ca:	b2db      	uxtb	r3, r3
 80074cc:	2b40      	cmp	r3, #64	@ 0x40
 80074ce:	d10b      	bne.n	80074e8 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2200      	movs	r2, #0
 80074dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f7ff f896 	bl	8006612 <HAL_I2C_MemRxCpltCallback>
}
 80074e6:	e00a      	b.n	80074fe <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80074f8:	6878      	ldr	r0, [r7, #4]
 80074fa:	f016 f8ef 	bl	801d6dc <HAL_I2C_MasterRxCpltCallback>
}
 80074fe:	bf00      	nop
 8007500:	3718      	adds	r7, #24
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
 8007506:	bf00      	nop
 8007508:	fe00e800 	.word	0xfe00e800
 800750c:	ffff0000 	.word	0xffff0000

08007510 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b086      	sub	sp, #24
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800752a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007532:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	2220      	movs	r2, #32
 800753a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800753c:	7afb      	ldrb	r3, [r7, #11]
 800753e:	2b21      	cmp	r3, #33	@ 0x21
 8007540:	d002      	beq.n	8007548 <I2C_ITSlaveCplt+0x38>
 8007542:	7afb      	ldrb	r3, [r7, #11]
 8007544:	2b29      	cmp	r3, #41	@ 0x29
 8007546:	d108      	bne.n	800755a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8007548:	f248 0101 	movw	r1, #32769	@ 0x8001
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 fc57 	bl	8007e00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2221      	movs	r2, #33	@ 0x21
 8007556:	631a      	str	r2, [r3, #48]	@ 0x30
 8007558:	e019      	b.n	800758e <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800755a:	7afb      	ldrb	r3, [r7, #11]
 800755c:	2b22      	cmp	r3, #34	@ 0x22
 800755e:	d002      	beq.n	8007566 <I2C_ITSlaveCplt+0x56>
 8007560:	7afb      	ldrb	r3, [r7, #11]
 8007562:	2b2a      	cmp	r3, #42	@ 0x2a
 8007564:	d108      	bne.n	8007578 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8007566:	f248 0102 	movw	r1, #32770	@ 0x8002
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f000 fc48 	bl	8007e00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2222      	movs	r2, #34	@ 0x22
 8007574:	631a      	str	r2, [r3, #48]	@ 0x30
 8007576:	e00a      	b.n	800758e <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8007578:	7afb      	ldrb	r3, [r7, #11]
 800757a:	2b28      	cmp	r3, #40	@ 0x28
 800757c:	d107      	bne.n	800758e <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800757e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 fc3c 	bl	8007e00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	685a      	ldr	r2, [r3, #4]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800759c:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	6859      	ldr	r1, [r3, #4]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	4b8c      	ldr	r3, [pc, #560]	@ (80077dc <I2C_ITSlaveCplt+0x2cc>)
 80075aa:	400b      	ands	r3, r1
 80075ac:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 fa85 	bl	8007abe <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	0b9b      	lsrs	r3, r3, #14
 80075b8:	f003 0301 	and.w	r3, r3, #1
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d013      	beq.n	80075e8 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80075ce:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d020      	beq.n	800761a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	b29a      	uxth	r2, r3
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80075e6:	e018      	b.n	800761a <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	0bdb      	lsrs	r3, r3, #15
 80075ec:	f003 0301 	and.w	r3, r3, #1
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d012      	beq.n	800761a <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007602:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007608:	2b00      	cmp	r3, #0
 800760a:	d006      	beq.n	800761a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	b29a      	uxth	r2, r3
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	089b      	lsrs	r3, r3, #2
 800761e:	f003 0301 	and.w	r3, r3, #1
 8007622:	2b00      	cmp	r3, #0
 8007624:	d020      	beq.n	8007668 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	f023 0304 	bic.w	r3, r3, #4
 800762c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007638:	b2d2      	uxtb	r2, r2
 800763a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007640:	1c5a      	adds	r2, r3, #1
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00c      	beq.n	8007668 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007652:	3b01      	subs	r3, #1
 8007654:	b29a      	uxth	r2, r3
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800765e:	b29b      	uxth	r3, r3
 8007660:	3b01      	subs	r3, #1
 8007662:	b29a      	uxth	r2, r3
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800766c:	b29b      	uxth	r3, r3
 800766e:	2b00      	cmp	r3, #0
 8007670:	d005      	beq.n	800767e <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007676:	f043 0204 	orr.w	r2, r3, #4
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	091b      	lsrs	r3, r3, #4
 8007682:	f003 0301 	and.w	r3, r3, #1
 8007686:	2b00      	cmp	r3, #0
 8007688:	d04a      	beq.n	8007720 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	091b      	lsrs	r3, r3, #4
 800768e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007692:	2b00      	cmp	r3, #0
 8007694:	d044      	beq.n	8007720 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800769a:	b29b      	uxth	r3, r3
 800769c:	2b00      	cmp	r3, #0
 800769e:	d128      	bne.n	80076f2 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	2b28      	cmp	r3, #40	@ 0x28
 80076aa:	d108      	bne.n	80076be <I2C_ITSlaveCplt+0x1ae>
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80076b2:	d104      	bne.n	80076be <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80076b4:	6979      	ldr	r1, [r7, #20]
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 f894 	bl	80077e4 <I2C_ITListenCplt>
 80076bc:	e030      	b.n	8007720 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	2b29      	cmp	r3, #41	@ 0x29
 80076c8:	d10e      	bne.n	80076e8 <I2C_ITSlaveCplt+0x1d8>
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80076d0:	d00a      	beq.n	80076e8 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	2210      	movs	r2, #16
 80076d8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 f9ef 	bl	8007abe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f7ff fded 	bl	80072c0 <I2C_ITSlaveSeqCplt>
 80076e6:	e01b      	b.n	8007720 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	2210      	movs	r2, #16
 80076ee:	61da      	str	r2, [r3, #28]
 80076f0:	e016      	b.n	8007720 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	2210      	movs	r2, #16
 80076f8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076fe:	f043 0204 	orr.w	r2, r3, #4
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d003      	beq.n	8007714 <I2C_ITSlaveCplt+0x204>
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007712:	d105      	bne.n	8007720 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007718:	4619      	mov	r1, r3
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 f8b8 	bl	8007890 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2200      	movs	r2, #0
 8007724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007732:	2b00      	cmp	r3, #0
 8007734:	d010      	beq.n	8007758 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800773a:	4619      	mov	r1, r3
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f000 f8a7 	bl	8007890 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007748:	b2db      	uxtb	r3, r3
 800774a:	2b28      	cmp	r3, #40	@ 0x28
 800774c:	d141      	bne.n	80077d2 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800774e:	6979      	ldr	r1, [r7, #20]
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f000 f847 	bl	80077e4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007756:	e03c      	b.n	80077d2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800775c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007760:	d014      	beq.n	800778c <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f7ff fdac 	bl	80072c0 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	4a1d      	ldr	r2, [pc, #116]	@ (80077e0 <I2C_ITSlaveCplt+0x2d0>)
 800776c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2220      	movs	r2, #32
 8007772:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2200      	movs	r2, #0
 8007780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f7fe ff30 	bl	80065ea <HAL_I2C_ListenCpltCallback>
}
 800778a:	e022      	b.n	80077d2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007792:	b2db      	uxtb	r3, r3
 8007794:	2b22      	cmp	r3, #34	@ 0x22
 8007796:	d10e      	bne.n	80077b6 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2220      	movs	r2, #32
 800779c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f7fe ff03 	bl	80065ba <HAL_I2C_SlaveRxCpltCallback>
}
 80077b4:	e00d      	b.n	80077d2 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2220      	movs	r2, #32
 80077ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2200      	movs	r2, #0
 80077c2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f7fe feea 	bl	80065a6 <HAL_I2C_SlaveTxCpltCallback>
}
 80077d2:	bf00      	nop
 80077d4:	3718      	adds	r7, #24
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop
 80077dc:	fe00e800 	.word	0xfe00e800
 80077e0:	ffff0000 	.word	0xffff0000

080077e4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b082      	sub	sp, #8
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a26      	ldr	r2, [pc, #152]	@ (800788c <I2C_ITListenCplt+0xa8>)
 80077f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2200      	movs	r2, #0
 80077f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2220      	movs	r2, #32
 80077fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2200      	movs	r2, #0
 8007806:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2200      	movs	r2, #0
 800780e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	089b      	lsrs	r3, r3, #2
 8007814:	f003 0301 	and.w	r3, r3, #1
 8007818:	2b00      	cmp	r3, #0
 800781a:	d022      	beq.n	8007862 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007826:	b2d2      	uxtb	r2, r2
 8007828:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800782e:	1c5a      	adds	r2, r3, #1
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	625a      	str	r2, [r3, #36]	@ 0x24

    if (hi2c->XferSize > 0U)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007838:	2b00      	cmp	r3, #0
 800783a:	d012      	beq.n	8007862 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007840:	3b01      	subs	r3, #1
 8007842:	b29a      	uxth	r2, r3
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800784c:	b29b      	uxth	r3, r3
 800784e:	3b01      	subs	r3, #1
 8007850:	b29a      	uxth	r2, r3
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800785a:	f043 0204 	orr.w	r2, r3, #4
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007862:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f000 faca 	bl	8007e00 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	2210      	movs	r2, #16
 8007872:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2200      	movs	r2, #0
 8007878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f7fe feb4 	bl	80065ea <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007882:	bf00      	nop
 8007884:	3708      	adds	r7, #8
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}
 800788a:	bf00      	nop
 800788c:	ffff0000 	.word	0xffff0000

08007890 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078a0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2200      	movs	r2, #0
 80078a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4a6d      	ldr	r2, [pc, #436]	@ (8007a64 <I2C_ITError+0x1d4>)
 80078ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2200      	movs	r2, #0
 80078b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	431a      	orrs	r2, r3
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80078c2:	7bfb      	ldrb	r3, [r7, #15]
 80078c4:	2b28      	cmp	r3, #40	@ 0x28
 80078c6:	d005      	beq.n	80078d4 <I2C_ITError+0x44>
 80078c8:	7bfb      	ldrb	r3, [r7, #15]
 80078ca:	2b29      	cmp	r3, #41	@ 0x29
 80078cc:	d002      	beq.n	80078d4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80078ce:	7bfb      	ldrb	r3, [r7, #15]
 80078d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80078d2:	d10b      	bne.n	80078ec <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80078d4:	2103      	movs	r1, #3
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f000 fa92 	bl	8007e00 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2228      	movs	r2, #40	@ 0x28
 80078e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a60      	ldr	r2, [pc, #384]	@ (8007a68 <I2C_ITError+0x1d8>)
 80078e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80078ea:	e030      	b.n	800794e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80078ec:	f248 0103 	movw	r1, #32771	@ 0x8003
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f000 fa85 	bl	8007e00 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f8e1 	bl	8007abe <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007902:	b2db      	uxtb	r3, r3
 8007904:	2b60      	cmp	r3, #96	@ 0x60
 8007906:	d01f      	beq.n	8007948 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2220      	movs	r2, #32
 800790c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	699b      	ldr	r3, [r3, #24]
 8007916:	f003 0320 	and.w	r3, r3, #32
 800791a:	2b20      	cmp	r3, #32
 800791c:	d114      	bne.n	8007948 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	699b      	ldr	r3, [r3, #24]
 8007924:	f003 0310 	and.w	r3, r3, #16
 8007928:	2b10      	cmp	r3, #16
 800792a:	d109      	bne.n	8007940 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2210      	movs	r2, #16
 8007932:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007938:	f043 0204 	orr.w	r2, r3, #4
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	2220      	movs	r2, #32
 8007946:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007952:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007958:	2b00      	cmp	r3, #0
 800795a:	d039      	beq.n	80079d0 <I2C_ITError+0x140>
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	2b11      	cmp	r3, #17
 8007960:	d002      	beq.n	8007968 <I2C_ITError+0xd8>
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	2b21      	cmp	r3, #33	@ 0x21
 8007966:	d133      	bne.n	80079d0 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007972:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007976:	d107      	bne.n	8007988 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	681a      	ldr	r2, [r3, #0]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007986:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800798c:	4618      	mov	r0, r3
 800798e:	f7fc fb9b 	bl	80040c8 <HAL_DMA_GetState>
 8007992:	4603      	mov	r3, r0
 8007994:	2b01      	cmp	r3, #1
 8007996:	d017      	beq.n	80079c8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800799c:	4a33      	ldr	r2, [pc, #204]	@ (8007a6c <I2C_ITError+0x1dc>)
 800799e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ac:	4618      	mov	r0, r3
 80079ae:	f7fc f9df 	bl	8003d70 <HAL_DMA_Abort_IT>
 80079b2:	4603      	mov	r3, r0
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d04d      	beq.n	8007a54 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079be:	687a      	ldr	r2, [r7, #4]
 80079c0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80079c2:	4610      	mov	r0, r2
 80079c4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80079c6:	e045      	b.n	8007a54 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f000 f851 	bl	8007a70 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80079ce:	e041      	b.n	8007a54 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d039      	beq.n	8007a4c <I2C_ITError+0x1bc>
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	2b12      	cmp	r3, #18
 80079dc:	d002      	beq.n	80079e4 <I2C_ITError+0x154>
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	2b22      	cmp	r3, #34	@ 0x22
 80079e2:	d133      	bne.n	8007a4c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80079ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079f2:	d107      	bne.n	8007a04 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	681a      	ldr	r2, [r3, #0]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007a02:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f7fc fb5d 	bl	80040c8 <HAL_DMA_GetState>
 8007a0e:	4603      	mov	r3, r0
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	d017      	beq.n	8007a44 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a18:	4a14      	ldr	r2, [pc, #80]	@ (8007a6c <I2C_ITError+0x1dc>)
 8007a1a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f7fc f9a1 	bl	8003d70 <HAL_DMA_Abort_IT>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d011      	beq.n	8007a58 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a3a:	687a      	ldr	r2, [r7, #4]
 8007a3c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007a3e:	4610      	mov	r0, r2
 8007a40:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007a42:	e009      	b.n	8007a58 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f000 f813 	bl	8007a70 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007a4a:	e005      	b.n	8007a58 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f000 f80f 	bl	8007a70 <I2C_TreatErrorCallback>
  }
}
 8007a52:	e002      	b.n	8007a5a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007a54:	bf00      	nop
 8007a56:	e000      	b.n	8007a5a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007a58:	bf00      	nop
}
 8007a5a:	bf00      	nop
 8007a5c:	3710      	adds	r7, #16
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop
 8007a64:	ffff0000 	.word	0xffff0000
 8007a68:	080068d3 	.word	0x080068d3
 8007a6c:	08007c57 	.word	0x08007c57

08007a70 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b082      	sub	sp, #8
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a7e:	b2db      	uxtb	r3, r3
 8007a80:	2b60      	cmp	r3, #96	@ 0x60
 8007a82:	d10e      	bne.n	8007aa2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2220      	movs	r2, #32
 8007a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f7fe fdcd 	bl	800663a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007aa0:	e009      	b.n	8007ab6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f7fe fdb8 	bl	8006626 <HAL_I2C_ErrorCallback>
}
 8007ab6:	bf00      	nop
 8007ab8:	3708      	adds	r7, #8
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}

08007abe <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007abe:	b480      	push	{r7}
 8007ac0:	b083      	sub	sp, #12
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	699b      	ldr	r3, [r3, #24]
 8007acc:	f003 0302 	and.w	r3, r3, #2
 8007ad0:	2b02      	cmp	r3, #2
 8007ad2:	d103      	bne.n	8007adc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	699b      	ldr	r3, [r3, #24]
 8007ae2:	f003 0301 	and.w	r3, r3, #1
 8007ae6:	2b01      	cmp	r3, #1
 8007ae8:	d007      	beq.n	8007afa <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	699a      	ldr	r2, [r3, #24]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f042 0201 	orr.w	r2, r2, #1
 8007af8:	619a      	str	r2, [r3, #24]
  }
}
 8007afa:	bf00      	nop
 8007afc:	370c      	adds	r7, #12
 8007afe:	46bd      	mov	sp, r7
 8007b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b04:	4770      	bx	lr

08007b06 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007b06:	b580      	push	{r7, lr}
 8007b08:	b084      	sub	sp, #16
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b12:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	681a      	ldr	r2, [r3, #0]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007b22:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d104      	bne.n	8007b38 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007b2e:	2120      	movs	r1, #32
 8007b30:	68f8      	ldr	r0, [r7, #12]
 8007b32:	f000 f8e1 	bl	8007cf8 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8007b36:	e02d      	b.n	8007b94 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b3c:	68fa      	ldr	r2, [r7, #12]
 8007b3e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8007b40:	441a      	add	r2, r3
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	2bff      	cmp	r3, #255	@ 0xff
 8007b4e:	d903      	bls.n	8007b58 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	22ff      	movs	r2, #255	@ 0xff
 8007b54:	851a      	strh	r2, [r3, #40]	@ 0x28
 8007b56:	e004      	b.n	8007b62 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b5c:	b29a      	uxth	r2, r3
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b6a:	4619      	mov	r1, r3
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	3328      	adds	r3, #40	@ 0x28
 8007b72:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8007b78:	f7fc f82a 	bl	8003bd0 <HAL_DMA_Start_IT>
 8007b7c:	4603      	mov	r3, r0
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d004      	beq.n	8007b8c <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8007b82:	2110      	movs	r1, #16
 8007b84:	68f8      	ldr	r0, [r7, #12]
 8007b86:	f7ff fe83 	bl	8007890 <I2C_ITError>
}
 8007b8a:	e003      	b.n	8007b94 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8007b8c:	2140      	movs	r1, #64	@ 0x40
 8007b8e:	68f8      	ldr	r0, [r7, #12]
 8007b90:	f000 f8b2 	bl	8007cf8 <I2C_Enable_IRQ>
}
 8007b94:	bf00      	nop
 8007b96:	3710      	adds	r7, #16
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <I2C_DMASlaveReceiveCplt>:
  * @brief  DMA I2C slave receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b084      	sub	sp, #16
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ba8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bae:	60bb      	str	r3, [r7, #8]

  if ((I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U) && \
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d10e      	bne.n	8007bda <I2C_DMASlaveReceiveCplt+0x3e>
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007bc2:	d00a      	beq.n	8007bda <I2C_DMASlaveReceiveCplt+0x3e>
      (tmpoptions != I2C_NO_OPTION_FRAME))
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007bd2:	601a      	str	r2, [r3, #0]

    /* Call I2C Slave Sequential complete process */
    I2C_ITSlaveSeqCplt(hi2c);
 8007bd4:	68f8      	ldr	r0, [r7, #12]
 8007bd6:	f7ff fb73 	bl	80072c0 <I2C_ITSlaveSeqCplt>
  {
    /* No specific action, Master fully manage the generation of STOP condition */
    /* Mean that this generation can arrive at any time, at the end or during DMA process */
    /* So STOP condition should be manage through Interrupt treatment */
  }
}
 8007bda:	bf00      	nop
 8007bdc:	3710      	adds	r7, #16
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}

08007be2 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b084      	sub	sp, #16
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 8007bea:	2300      	movs	r3, #0
 8007bec:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bf2:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d007      	beq.n	8007c0c <I2C_DMAError+0x2a>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d101      	bne.n	8007c0c <I2C_DMAError+0x2a>
    {
      treatdmaerror = 1U;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d007      	beq.n	8007c24 <I2C_DMAError+0x42>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d101      	bne.n	8007c24 <I2C_DMAError+0x42>
    {
      treatdmaerror = 1U;
 8007c20:	2301      	movs	r3, #1
 8007c22:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f7fc fa5d 	bl	80040e4 <HAL_DMA_GetError>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	2b02      	cmp	r3, #2
 8007c2e:	d00e      	beq.n	8007c4e <I2C_DMAError+0x6c>
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d00b      	beq.n	8007c4e <I2C_DMAError+0x6c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	685a      	ldr	r2, [r3, #4]
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007c44:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8007c46:	2110      	movs	r1, #16
 8007c48:	68b8      	ldr	r0, [r7, #8]
 8007c4a:	f7ff fe21 	bl	8007890 <I2C_ITError>
  }
}
 8007c4e:	bf00      	nop
 8007c50:	3710      	adds	r7, #16
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}

08007c56 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007c56:	b580      	push	{r7, lr}
 8007c58:	b084      	sub	sp, #16
 8007c5a:	af00      	add	r7, sp, #0
 8007c5c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c62:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d003      	beq.n	8007c74 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c70:	2200      	movs	r2, #0
 8007c72:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d003      	beq.n	8007c84 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c80:	2200      	movs	r2, #0
 8007c82:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f7ff fef3 	bl	8007a70 <I2C_TreatErrorCallback>
}
 8007c8a:	bf00      	nop
 8007c8c:	3710      	adds	r7, #16
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
	...

08007c94 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b087      	sub	sp, #28
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	607b      	str	r3, [r7, #4]
 8007c9e:	460b      	mov	r3, r1
 8007ca0:	817b      	strh	r3, [r7, #10]
 8007ca2:	4613      	mov	r3, r2
 8007ca4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007ca6:	897b      	ldrh	r3, [r7, #10]
 8007ca8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007cac:	7a7b      	ldrb	r3, [r7, #9]
 8007cae:	041b      	lsls	r3, r3, #16
 8007cb0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007cb4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007cba:	6a3b      	ldr	r3, [r7, #32]
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007cc2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	685a      	ldr	r2, [r3, #4]
 8007cca:	6a3b      	ldr	r3, [r7, #32]
 8007ccc:	0d5b      	lsrs	r3, r3, #21
 8007cce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007cd2:	4b08      	ldr	r3, [pc, #32]	@ (8007cf4 <I2C_TransferConfig+0x60>)
 8007cd4:	430b      	orrs	r3, r1
 8007cd6:	43db      	mvns	r3, r3
 8007cd8:	ea02 0103 	and.w	r1, r2, r3
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	697a      	ldr	r2, [r7, #20]
 8007ce2:	430a      	orrs	r2, r1
 8007ce4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007ce6:	bf00      	nop
 8007ce8:	371c      	adds	r7, #28
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	03ff63ff 	.word	0x03ff63ff

08007cf8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	460b      	mov	r3, r1
 8007d02:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007d04:	2300      	movs	r3, #0
 8007d06:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d0c:	4a39      	ldr	r2, [pc, #228]	@ (8007df4 <I2C_Enable_IRQ+0xfc>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d032      	beq.n	8007d78 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8007d16:	4a38      	ldr	r2, [pc, #224]	@ (8007df8 <I2C_Enable_IRQ+0x100>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d02d      	beq.n	8007d78 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8007d20:	4a36      	ldr	r2, [pc, #216]	@ (8007dfc <I2C_Enable_IRQ+0x104>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d028      	beq.n	8007d78 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007d26:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	da03      	bge.n	8007d36 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007d34:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007d36:	887b      	ldrh	r3, [r7, #2]
 8007d38:	f003 0301 	and.w	r3, r3, #1
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d003      	beq.n	8007d48 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8007d46:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007d48:	887b      	ldrh	r3, [r7, #2]
 8007d4a:	f003 0302 	and.w	r3, r3, #2
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d003      	beq.n	8007d5a <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007d58:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007d5a:	887b      	ldrh	r3, [r7, #2]
 8007d5c:	2b10      	cmp	r3, #16
 8007d5e:	d103      	bne.n	8007d68 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007d66:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007d68:	887b      	ldrh	r3, [r7, #2]
 8007d6a:	2b20      	cmp	r3, #32
 8007d6c:	d133      	bne.n	8007dd6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f043 0320 	orr.w	r3, r3, #32
 8007d74:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007d76:	e02e      	b.n	8007dd6 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007d78:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	da03      	bge.n	8007d88 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007d86:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007d88:	887b      	ldrh	r3, [r7, #2]
 8007d8a:	f003 0301 	and.w	r3, r3, #1
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d003      	beq.n	8007d9a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8007d98:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007d9a:	887b      	ldrh	r3, [r7, #2]
 8007d9c:	f003 0302 	and.w	r3, r3, #2
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d003      	beq.n	8007dac <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8007daa:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007dac:	887b      	ldrh	r3, [r7, #2]
 8007dae:	2b10      	cmp	r3, #16
 8007db0:	d103      	bne.n	8007dba <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007db8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007dba:	887b      	ldrh	r3, [r7, #2]
 8007dbc:	2b20      	cmp	r3, #32
 8007dbe:	d103      	bne.n	8007dc8 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007dc6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007dc8:	887b      	ldrh	r3, [r7, #2]
 8007dca:	2b40      	cmp	r3, #64	@ 0x40
 8007dcc:	d103      	bne.n	8007dd6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dd4:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	6819      	ldr	r1, [r3, #0]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68fa      	ldr	r2, [r7, #12]
 8007de2:	430a      	orrs	r2, r1
 8007de4:	601a      	str	r2, [r3, #0]
}
 8007de6:	bf00      	nop
 8007de8:	3714      	adds	r7, #20
 8007dea:	46bd      	mov	sp, r7
 8007dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df0:	4770      	bx	lr
 8007df2:	bf00      	nop
 8007df4:	08006adb 	.word	0x08006adb
 8007df8:	08006f7d 	.word	0x08006f7d
 8007dfc:	08006ce1 	.word	0x08006ce1

08007e00 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b085      	sub	sp, #20
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	460b      	mov	r3, r1
 8007e0a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007e10:	887b      	ldrh	r3, [r7, #2]
 8007e12:	f003 0301 	and.w	r3, r3, #1
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d00f      	beq.n	8007e3a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8007e20:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e28:	b2db      	uxtb	r3, r3
 8007e2a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007e2e:	2b28      	cmp	r3, #40	@ 0x28
 8007e30:	d003      	beq.n	8007e3a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007e38:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007e3a:	887b      	ldrh	r3, [r7, #2]
 8007e3c:	f003 0302 	and.w	r3, r3, #2
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d00f      	beq.n	8007e64 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8007e4a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e52:	b2db      	uxtb	r3, r3
 8007e54:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007e58:	2b28      	cmp	r3, #40	@ 0x28
 8007e5a:	d003      	beq.n	8007e64 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8007e62:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007e64:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	da03      	bge.n	8007e74 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8007e72:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007e74:	887b      	ldrh	r3, [r7, #2]
 8007e76:	2b10      	cmp	r3, #16
 8007e78:	d103      	bne.n	8007e82 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8007e80:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007e82:	887b      	ldrh	r3, [r7, #2]
 8007e84:	2b20      	cmp	r3, #32
 8007e86:	d103      	bne.n	8007e90 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f043 0320 	orr.w	r3, r3, #32
 8007e8e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007e90:	887b      	ldrh	r3, [r7, #2]
 8007e92:	2b40      	cmp	r3, #64	@ 0x40
 8007e94:	d103      	bne.n	8007e9e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e9c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	6819      	ldr	r1, [r3, #0]
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	43da      	mvns	r2, r3
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	400a      	ands	r2, r1
 8007eae:	601a      	str	r2, [r3, #0]
}
 8007eb0:	bf00      	nop
 8007eb2:	3714      	adds	r7, #20
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	2b20      	cmp	r3, #32
 8007ed0:	d138      	bne.n	8007f44 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	d101      	bne.n	8007ee0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007edc:	2302      	movs	r3, #2
 8007ede:	e032      	b.n	8007f46 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2224      	movs	r2, #36	@ 0x24
 8007eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f022 0201 	bic.w	r2, r2, #1
 8007efe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007f0e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	6819      	ldr	r1, [r3, #0]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	683a      	ldr	r2, [r7, #0]
 8007f1c:	430a      	orrs	r2, r1
 8007f1e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	681a      	ldr	r2, [r3, #0]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f042 0201 	orr.w	r2, r2, #1
 8007f2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2220      	movs	r2, #32
 8007f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007f40:	2300      	movs	r3, #0
 8007f42:	e000      	b.n	8007f46 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007f44:	2302      	movs	r3, #2
  }
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	370c      	adds	r7, #12
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr

08007f52 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007f52:	b480      	push	{r7}
 8007f54:	b085      	sub	sp, #20
 8007f56:	af00      	add	r7, sp, #0
 8007f58:	6078      	str	r0, [r7, #4]
 8007f5a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f62:	b2db      	uxtb	r3, r3
 8007f64:	2b20      	cmp	r3, #32
 8007f66:	d139      	bne.n	8007fdc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f6e:	2b01      	cmp	r3, #1
 8007f70:	d101      	bne.n	8007f76 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007f72:	2302      	movs	r3, #2
 8007f74:	e033      	b.n	8007fde <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2201      	movs	r2, #1
 8007f7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2224      	movs	r2, #36	@ 0x24
 8007f82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	681a      	ldr	r2, [r3, #0]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f022 0201 	bic.w	r2, r2, #1
 8007f94:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007fa4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	021b      	lsls	r3, r3, #8
 8007faa:	68fa      	ldr	r2, [r7, #12]
 8007fac:	4313      	orrs	r3, r2
 8007fae:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	68fa      	ldr	r2, [r7, #12]
 8007fb6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	681a      	ldr	r2, [r3, #0]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f042 0201 	orr.w	r2, r2, #1
 8007fc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2220      	movs	r2, #32
 8007fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	e000      	b.n	8007fde <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007fdc:	2302      	movs	r3, #2
  }
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3714      	adds	r7, #20
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007fea:	b580      	push	{r7, lr}
 8007fec:	b086      	sub	sp, #24
 8007fee:	af02      	add	r7, sp, #8
 8007ff0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d101      	bne.n	8007ffc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e108      	b.n	800820e <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8008008:	b2db      	uxtb	r3, r3
 800800a:	2b00      	cmp	r3, #0
 800800c:	d106      	bne.n	800801c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f7f9 fef2 	bl	8001e00 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2203      	movs	r2, #3
 8008020:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800802a:	d102      	bne.n	8008032 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2200      	movs	r2, #0
 8008030:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4618      	mov	r0, r3
 8008038:	f005 fb82 	bl	800d740 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6818      	ldr	r0, [r3, #0]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	7c1a      	ldrb	r2, [r3, #16]
 8008044:	f88d 2000 	strb.w	r2, [sp]
 8008048:	3304      	adds	r3, #4
 800804a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800804c:	f005 fb1e 	bl	800d68c <USB_CoreInit>
 8008050:	4603      	mov	r3, r0
 8008052:	2b00      	cmp	r3, #0
 8008054:	d005      	beq.n	8008062 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2202      	movs	r2, #2
 800805a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	e0d5      	b.n	800820e <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	2100      	movs	r1, #0
 8008068:	4618      	mov	r0, r3
 800806a:	f005 fb7a 	bl	800d762 <USB_SetCurrentMode>
 800806e:	4603      	mov	r3, r0
 8008070:	2b00      	cmp	r3, #0
 8008072:	d005      	beq.n	8008080 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2202      	movs	r2, #2
 8008078:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800807c:	2301      	movs	r3, #1
 800807e:	e0c6      	b.n	800820e <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008080:	2300      	movs	r3, #0
 8008082:	73fb      	strb	r3, [r7, #15]
 8008084:	e04a      	b.n	800811c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008086:	7bfa      	ldrb	r2, [r7, #15]
 8008088:	6879      	ldr	r1, [r7, #4]
 800808a:	4613      	mov	r3, r2
 800808c:	00db      	lsls	r3, r3, #3
 800808e:	4413      	add	r3, r2
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	440b      	add	r3, r1
 8008094:	3315      	adds	r3, #21
 8008096:	2201      	movs	r2, #1
 8008098:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800809a:	7bfa      	ldrb	r2, [r7, #15]
 800809c:	6879      	ldr	r1, [r7, #4]
 800809e:	4613      	mov	r3, r2
 80080a0:	00db      	lsls	r3, r3, #3
 80080a2:	4413      	add	r3, r2
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	440b      	add	r3, r1
 80080a8:	3314      	adds	r3, #20
 80080aa:	7bfa      	ldrb	r2, [r7, #15]
 80080ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80080ae:	7bfa      	ldrb	r2, [r7, #15]
 80080b0:	7bfb      	ldrb	r3, [r7, #15]
 80080b2:	b298      	uxth	r0, r3
 80080b4:	6879      	ldr	r1, [r7, #4]
 80080b6:	4613      	mov	r3, r2
 80080b8:	00db      	lsls	r3, r3, #3
 80080ba:	4413      	add	r3, r2
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	440b      	add	r3, r1
 80080c0:	332e      	adds	r3, #46	@ 0x2e
 80080c2:	4602      	mov	r2, r0
 80080c4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80080c6:	7bfa      	ldrb	r2, [r7, #15]
 80080c8:	6879      	ldr	r1, [r7, #4]
 80080ca:	4613      	mov	r3, r2
 80080cc:	00db      	lsls	r3, r3, #3
 80080ce:	4413      	add	r3, r2
 80080d0:	009b      	lsls	r3, r3, #2
 80080d2:	440b      	add	r3, r1
 80080d4:	3318      	adds	r3, #24
 80080d6:	2200      	movs	r2, #0
 80080d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80080da:	7bfa      	ldrb	r2, [r7, #15]
 80080dc:	6879      	ldr	r1, [r7, #4]
 80080de:	4613      	mov	r3, r2
 80080e0:	00db      	lsls	r3, r3, #3
 80080e2:	4413      	add	r3, r2
 80080e4:	009b      	lsls	r3, r3, #2
 80080e6:	440b      	add	r3, r1
 80080e8:	331c      	adds	r3, #28
 80080ea:	2200      	movs	r2, #0
 80080ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80080ee:	7bfa      	ldrb	r2, [r7, #15]
 80080f0:	6879      	ldr	r1, [r7, #4]
 80080f2:	4613      	mov	r3, r2
 80080f4:	00db      	lsls	r3, r3, #3
 80080f6:	4413      	add	r3, r2
 80080f8:	009b      	lsls	r3, r3, #2
 80080fa:	440b      	add	r3, r1
 80080fc:	3320      	adds	r3, #32
 80080fe:	2200      	movs	r2, #0
 8008100:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008102:	7bfa      	ldrb	r2, [r7, #15]
 8008104:	6879      	ldr	r1, [r7, #4]
 8008106:	4613      	mov	r3, r2
 8008108:	00db      	lsls	r3, r3, #3
 800810a:	4413      	add	r3, r2
 800810c:	009b      	lsls	r3, r3, #2
 800810e:	440b      	add	r3, r1
 8008110:	3324      	adds	r3, #36	@ 0x24
 8008112:	2200      	movs	r2, #0
 8008114:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008116:	7bfb      	ldrb	r3, [r7, #15]
 8008118:	3301      	adds	r3, #1
 800811a:	73fb      	strb	r3, [r7, #15]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	791b      	ldrb	r3, [r3, #4]
 8008120:	7bfa      	ldrb	r2, [r7, #15]
 8008122:	429a      	cmp	r2, r3
 8008124:	d3af      	bcc.n	8008086 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008126:	2300      	movs	r3, #0
 8008128:	73fb      	strb	r3, [r7, #15]
 800812a:	e044      	b.n	80081b6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800812c:	7bfa      	ldrb	r2, [r7, #15]
 800812e:	6879      	ldr	r1, [r7, #4]
 8008130:	4613      	mov	r3, r2
 8008132:	00db      	lsls	r3, r3, #3
 8008134:	4413      	add	r3, r2
 8008136:	009b      	lsls	r3, r3, #2
 8008138:	440b      	add	r3, r1
 800813a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800813e:	2200      	movs	r2, #0
 8008140:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008142:	7bfa      	ldrb	r2, [r7, #15]
 8008144:	6879      	ldr	r1, [r7, #4]
 8008146:	4613      	mov	r3, r2
 8008148:	00db      	lsls	r3, r3, #3
 800814a:	4413      	add	r3, r2
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	440b      	add	r3, r1
 8008150:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8008154:	7bfa      	ldrb	r2, [r7, #15]
 8008156:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008158:	7bfa      	ldrb	r2, [r7, #15]
 800815a:	6879      	ldr	r1, [r7, #4]
 800815c:	4613      	mov	r3, r2
 800815e:	00db      	lsls	r3, r3, #3
 8008160:	4413      	add	r3, r2
 8008162:	009b      	lsls	r3, r3, #2
 8008164:	440b      	add	r3, r1
 8008166:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800816a:	2200      	movs	r2, #0
 800816c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800816e:	7bfa      	ldrb	r2, [r7, #15]
 8008170:	6879      	ldr	r1, [r7, #4]
 8008172:	4613      	mov	r3, r2
 8008174:	00db      	lsls	r3, r3, #3
 8008176:	4413      	add	r3, r2
 8008178:	009b      	lsls	r3, r3, #2
 800817a:	440b      	add	r3, r1
 800817c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8008180:	2200      	movs	r2, #0
 8008182:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008184:	7bfa      	ldrb	r2, [r7, #15]
 8008186:	6879      	ldr	r1, [r7, #4]
 8008188:	4613      	mov	r3, r2
 800818a:	00db      	lsls	r3, r3, #3
 800818c:	4413      	add	r3, r2
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	440b      	add	r3, r1
 8008192:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008196:	2200      	movs	r2, #0
 8008198:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800819a:	7bfa      	ldrb	r2, [r7, #15]
 800819c:	6879      	ldr	r1, [r7, #4]
 800819e:	4613      	mov	r3, r2
 80081a0:	00db      	lsls	r3, r3, #3
 80081a2:	4413      	add	r3, r2
 80081a4:	009b      	lsls	r3, r3, #2
 80081a6:	440b      	add	r3, r1
 80081a8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80081ac:	2200      	movs	r2, #0
 80081ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80081b0:	7bfb      	ldrb	r3, [r7, #15]
 80081b2:	3301      	adds	r3, #1
 80081b4:	73fb      	strb	r3, [r7, #15]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	791b      	ldrb	r3, [r3, #4]
 80081ba:	7bfa      	ldrb	r2, [r7, #15]
 80081bc:	429a      	cmp	r2, r3
 80081be:	d3b5      	bcc.n	800812c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6818      	ldr	r0, [r3, #0]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	7c1a      	ldrb	r2, [r3, #16]
 80081c8:	f88d 2000 	strb.w	r2, [sp]
 80081cc:	3304      	adds	r3, #4
 80081ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80081d0:	f005 fb14 	bl	800d7fc <USB_DevInit>
 80081d4:	4603      	mov	r3, r0
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d005      	beq.n	80081e6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2202      	movs	r2, #2
 80081de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80081e2:	2301      	movs	r3, #1
 80081e4:	e013      	b.n	800820e <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2200      	movs	r2, #0
 80081ea:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	7b1b      	ldrb	r3, [r3, #12]
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d102      	bne.n	8008202 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 f80b 	bl	8008218 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4618      	mov	r0, r3
 8008208:	f005 fccf 	bl	800dbaa <USB_DevDisconnect>

  return HAL_OK;
 800820c:	2300      	movs	r3, #0
}
 800820e:	4618      	mov	r0, r3
 8008210:	3710      	adds	r7, #16
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}
	...

08008218 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008218:	b480      	push	{r7}
 800821a:	b085      	sub	sp, #20
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2201      	movs	r2, #1
 800822a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2200      	movs	r2, #0
 8008232:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	699b      	ldr	r3, [r3, #24]
 800823a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008246:	4b05      	ldr	r3, [pc, #20]	@ (800825c <HAL_PCDEx_ActivateLPM+0x44>)
 8008248:	4313      	orrs	r3, r2
 800824a:	68fa      	ldr	r2, [r7, #12]
 800824c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800824e:	2300      	movs	r3, #0
}
 8008250:	4618      	mov	r0, r3
 8008252:	3714      	adds	r7, #20
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr
 800825c:	10000003 	.word	0x10000003

08008260 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008260:	b480      	push	{r7}
 8008262:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008264:	4b05      	ldr	r3, [pc, #20]	@ (800827c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a04      	ldr	r2, [pc, #16]	@ (800827c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800826a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800826e:	6013      	str	r3, [r2, #0]
}
 8008270:	bf00      	nop
 8008272:	46bd      	mov	sp, r7
 8008274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008278:	4770      	bx	lr
 800827a:	bf00      	nop
 800827c:	40007000 	.word	0x40007000

08008280 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b086      	sub	sp, #24
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8008288:	2300      	movs	r3, #0
 800828a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d101      	bne.n	8008296 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8008292:	2301      	movs	r3, #1
 8008294:	e291      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f003 0301 	and.w	r3, r3, #1
 800829e:	2b00      	cmp	r3, #0
 80082a0:	f000 8087 	beq.w	80083b2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80082a4:	4b96      	ldr	r3, [pc, #600]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80082a6:	689b      	ldr	r3, [r3, #8]
 80082a8:	f003 030c 	and.w	r3, r3, #12
 80082ac:	2b04      	cmp	r3, #4
 80082ae:	d00c      	beq.n	80082ca <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80082b0:	4b93      	ldr	r3, [pc, #588]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	f003 030c 	and.w	r3, r3, #12
 80082b8:	2b08      	cmp	r3, #8
 80082ba:	d112      	bne.n	80082e2 <HAL_RCC_OscConfig+0x62>
 80082bc:	4b90      	ldr	r3, [pc, #576]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80082c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80082c8:	d10b      	bne.n	80082e2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082ca:	4b8d      	ldr	r3, [pc, #564]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d06c      	beq.n	80083b0 <HAL_RCC_OscConfig+0x130>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d168      	bne.n	80083b0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	e26b      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	685b      	ldr	r3, [r3, #4]
 80082e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082ea:	d106      	bne.n	80082fa <HAL_RCC_OscConfig+0x7a>
 80082ec:	4b84      	ldr	r3, [pc, #528]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4a83      	ldr	r2, [pc, #524]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80082f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80082f6:	6013      	str	r3, [r2, #0]
 80082f8:	e02e      	b.n	8008358 <HAL_RCC_OscConfig+0xd8>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d10c      	bne.n	800831c <HAL_RCC_OscConfig+0x9c>
 8008302:	4b7f      	ldr	r3, [pc, #508]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a7e      	ldr	r2, [pc, #504]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008308:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800830c:	6013      	str	r3, [r2, #0]
 800830e:	4b7c      	ldr	r3, [pc, #496]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	4a7b      	ldr	r2, [pc, #492]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008314:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008318:	6013      	str	r3, [r2, #0]
 800831a:	e01d      	b.n	8008358 <HAL_RCC_OscConfig+0xd8>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008324:	d10c      	bne.n	8008340 <HAL_RCC_OscConfig+0xc0>
 8008326:	4b76      	ldr	r3, [pc, #472]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a75      	ldr	r2, [pc, #468]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 800832c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008330:	6013      	str	r3, [r2, #0]
 8008332:	4b73      	ldr	r3, [pc, #460]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a72      	ldr	r2, [pc, #456]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008338:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800833c:	6013      	str	r3, [r2, #0]
 800833e:	e00b      	b.n	8008358 <HAL_RCC_OscConfig+0xd8>
 8008340:	4b6f      	ldr	r3, [pc, #444]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a6e      	ldr	r2, [pc, #440]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008346:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800834a:	6013      	str	r3, [r2, #0]
 800834c:	4b6c      	ldr	r3, [pc, #432]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4a6b      	ldr	r2, [pc, #428]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008352:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008356:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d013      	beq.n	8008388 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008360:	f7fa f996 	bl	8002690 <HAL_GetTick>
 8008364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008366:	e008      	b.n	800837a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008368:	f7fa f992 	bl	8002690 <HAL_GetTick>
 800836c:	4602      	mov	r2, r0
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	1ad3      	subs	r3, r2, r3
 8008372:	2b64      	cmp	r3, #100	@ 0x64
 8008374:	d901      	bls.n	800837a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008376:	2303      	movs	r3, #3
 8008378:	e21f      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800837a:	4b61      	ldr	r3, [pc, #388]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008382:	2b00      	cmp	r3, #0
 8008384:	d0f0      	beq.n	8008368 <HAL_RCC_OscConfig+0xe8>
 8008386:	e014      	b.n	80083b2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008388:	f7fa f982 	bl	8002690 <HAL_GetTick>
 800838c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800838e:	e008      	b.n	80083a2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008390:	f7fa f97e 	bl	8002690 <HAL_GetTick>
 8008394:	4602      	mov	r2, r0
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	1ad3      	subs	r3, r2, r3
 800839a:	2b64      	cmp	r3, #100	@ 0x64
 800839c:	d901      	bls.n	80083a2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800839e:	2303      	movs	r3, #3
 80083a0:	e20b      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80083a2:	4b57      	ldr	r3, [pc, #348]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d1f0      	bne.n	8008390 <HAL_RCC_OscConfig+0x110>
 80083ae:	e000      	b.n	80083b2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f003 0302 	and.w	r3, r3, #2
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d069      	beq.n	8008492 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80083be:	4b50      	ldr	r3, [pc, #320]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80083c0:	689b      	ldr	r3, [r3, #8]
 80083c2:	f003 030c 	and.w	r3, r3, #12
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d00b      	beq.n	80083e2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80083ca:	4b4d      	ldr	r3, [pc, #308]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	f003 030c 	and.w	r3, r3, #12
 80083d2:	2b08      	cmp	r3, #8
 80083d4:	d11c      	bne.n	8008410 <HAL_RCC_OscConfig+0x190>
 80083d6:	4b4a      	ldr	r3, [pc, #296]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d116      	bne.n	8008410 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80083e2:	4b47      	ldr	r3, [pc, #284]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f003 0302 	and.w	r3, r3, #2
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d005      	beq.n	80083fa <HAL_RCC_OscConfig+0x17a>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	68db      	ldr	r3, [r3, #12]
 80083f2:	2b01      	cmp	r3, #1
 80083f4:	d001      	beq.n	80083fa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80083f6:	2301      	movs	r3, #1
 80083f8:	e1df      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80083fa:	4b41      	ldr	r3, [pc, #260]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	691b      	ldr	r3, [r3, #16]
 8008406:	00db      	lsls	r3, r3, #3
 8008408:	493d      	ldr	r1, [pc, #244]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 800840a:	4313      	orrs	r3, r2
 800840c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800840e:	e040      	b.n	8008492 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	68db      	ldr	r3, [r3, #12]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d023      	beq.n	8008460 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008418:	4b39      	ldr	r3, [pc, #228]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a38      	ldr	r2, [pc, #224]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 800841e:	f043 0301 	orr.w	r3, r3, #1
 8008422:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008424:	f7fa f934 	bl	8002690 <HAL_GetTick>
 8008428:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800842a:	e008      	b.n	800843e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800842c:	f7fa f930 	bl	8002690 <HAL_GetTick>
 8008430:	4602      	mov	r2, r0
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	1ad3      	subs	r3, r2, r3
 8008436:	2b02      	cmp	r3, #2
 8008438:	d901      	bls.n	800843e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800843a:	2303      	movs	r3, #3
 800843c:	e1bd      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800843e:	4b30      	ldr	r3, [pc, #192]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f003 0302 	and.w	r3, r3, #2
 8008446:	2b00      	cmp	r3, #0
 8008448:	d0f0      	beq.n	800842c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800844a:	4b2d      	ldr	r3, [pc, #180]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	691b      	ldr	r3, [r3, #16]
 8008456:	00db      	lsls	r3, r3, #3
 8008458:	4929      	ldr	r1, [pc, #164]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 800845a:	4313      	orrs	r3, r2
 800845c:	600b      	str	r3, [r1, #0]
 800845e:	e018      	b.n	8008492 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008460:	4b27      	ldr	r3, [pc, #156]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a26      	ldr	r2, [pc, #152]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008466:	f023 0301 	bic.w	r3, r3, #1
 800846a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800846c:	f7fa f910 	bl	8002690 <HAL_GetTick>
 8008470:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008472:	e008      	b.n	8008486 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008474:	f7fa f90c 	bl	8002690 <HAL_GetTick>
 8008478:	4602      	mov	r2, r0
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	1ad3      	subs	r3, r2, r3
 800847e:	2b02      	cmp	r3, #2
 8008480:	d901      	bls.n	8008486 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008482:	2303      	movs	r3, #3
 8008484:	e199      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008486:	4b1e      	ldr	r3, [pc, #120]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f003 0302 	and.w	r3, r3, #2
 800848e:	2b00      	cmp	r3, #0
 8008490:	d1f0      	bne.n	8008474 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f003 0308 	and.w	r3, r3, #8
 800849a:	2b00      	cmp	r3, #0
 800849c:	d038      	beq.n	8008510 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	695b      	ldr	r3, [r3, #20]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d019      	beq.n	80084da <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80084a6:	4b16      	ldr	r3, [pc, #88]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80084a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084aa:	4a15      	ldr	r2, [pc, #84]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80084ac:	f043 0301 	orr.w	r3, r3, #1
 80084b0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084b2:	f7fa f8ed 	bl	8002690 <HAL_GetTick>
 80084b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084b8:	e008      	b.n	80084cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084ba:	f7fa f8e9 	bl	8002690 <HAL_GetTick>
 80084be:	4602      	mov	r2, r0
 80084c0:	693b      	ldr	r3, [r7, #16]
 80084c2:	1ad3      	subs	r3, r2, r3
 80084c4:	2b02      	cmp	r3, #2
 80084c6:	d901      	bls.n	80084cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80084c8:	2303      	movs	r3, #3
 80084ca:	e176      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80084cc:	4b0c      	ldr	r3, [pc, #48]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80084ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084d0:	f003 0302 	and.w	r3, r3, #2
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d0f0      	beq.n	80084ba <HAL_RCC_OscConfig+0x23a>
 80084d8:	e01a      	b.n	8008510 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80084da:	4b09      	ldr	r3, [pc, #36]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80084dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084de:	4a08      	ldr	r2, [pc, #32]	@ (8008500 <HAL_RCC_OscConfig+0x280>)
 80084e0:	f023 0301 	bic.w	r3, r3, #1
 80084e4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084e6:	f7fa f8d3 	bl	8002690 <HAL_GetTick>
 80084ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80084ec:	e00a      	b.n	8008504 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084ee:	f7fa f8cf 	bl	8002690 <HAL_GetTick>
 80084f2:	4602      	mov	r2, r0
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	1ad3      	subs	r3, r2, r3
 80084f8:	2b02      	cmp	r3, #2
 80084fa:	d903      	bls.n	8008504 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80084fc:	2303      	movs	r3, #3
 80084fe:	e15c      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
 8008500:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008504:	4b91      	ldr	r3, [pc, #580]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 8008506:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008508:	f003 0302 	and.w	r3, r3, #2
 800850c:	2b00      	cmp	r3, #0
 800850e:	d1ee      	bne.n	80084ee <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f003 0304 	and.w	r3, r3, #4
 8008518:	2b00      	cmp	r3, #0
 800851a:	f000 80a4 	beq.w	8008666 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800851e:	4b8b      	ldr	r3, [pc, #556]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 8008520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008522:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008526:	2b00      	cmp	r3, #0
 8008528:	d10d      	bne.n	8008546 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800852a:	4b88      	ldr	r3, [pc, #544]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 800852c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800852e:	4a87      	ldr	r2, [pc, #540]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 8008530:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008534:	6413      	str	r3, [r2, #64]	@ 0x40
 8008536:	4b85      	ldr	r3, [pc, #532]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 8008538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800853a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800853e:	60bb      	str	r3, [r7, #8]
 8008540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008542:	2301      	movs	r3, #1
 8008544:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008546:	4b82      	ldr	r3, [pc, #520]	@ (8008750 <HAL_RCC_OscConfig+0x4d0>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800854e:	2b00      	cmp	r3, #0
 8008550:	d118      	bne.n	8008584 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8008552:	4b7f      	ldr	r3, [pc, #508]	@ (8008750 <HAL_RCC_OscConfig+0x4d0>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4a7e      	ldr	r2, [pc, #504]	@ (8008750 <HAL_RCC_OscConfig+0x4d0>)
 8008558:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800855c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800855e:	f7fa f897 	bl	8002690 <HAL_GetTick>
 8008562:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008564:	e008      	b.n	8008578 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008566:	f7fa f893 	bl	8002690 <HAL_GetTick>
 800856a:	4602      	mov	r2, r0
 800856c:	693b      	ldr	r3, [r7, #16]
 800856e:	1ad3      	subs	r3, r2, r3
 8008570:	2b64      	cmp	r3, #100	@ 0x64
 8008572:	d901      	bls.n	8008578 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8008574:	2303      	movs	r3, #3
 8008576:	e120      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008578:	4b75      	ldr	r3, [pc, #468]	@ (8008750 <HAL_RCC_OscConfig+0x4d0>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008580:	2b00      	cmp	r3, #0
 8008582:	d0f0      	beq.n	8008566 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	689b      	ldr	r3, [r3, #8]
 8008588:	2b01      	cmp	r3, #1
 800858a:	d106      	bne.n	800859a <HAL_RCC_OscConfig+0x31a>
 800858c:	4b6f      	ldr	r3, [pc, #444]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 800858e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008590:	4a6e      	ldr	r2, [pc, #440]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 8008592:	f043 0301 	orr.w	r3, r3, #1
 8008596:	6713      	str	r3, [r2, #112]	@ 0x70
 8008598:	e02d      	b.n	80085f6 <HAL_RCC_OscConfig+0x376>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	689b      	ldr	r3, [r3, #8]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d10c      	bne.n	80085bc <HAL_RCC_OscConfig+0x33c>
 80085a2:	4b6a      	ldr	r3, [pc, #424]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80085a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085a6:	4a69      	ldr	r2, [pc, #420]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80085a8:	f023 0301 	bic.w	r3, r3, #1
 80085ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80085ae:	4b67      	ldr	r3, [pc, #412]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80085b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085b2:	4a66      	ldr	r2, [pc, #408]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80085b4:	f023 0304 	bic.w	r3, r3, #4
 80085b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80085ba:	e01c      	b.n	80085f6 <HAL_RCC_OscConfig+0x376>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	689b      	ldr	r3, [r3, #8]
 80085c0:	2b05      	cmp	r3, #5
 80085c2:	d10c      	bne.n	80085de <HAL_RCC_OscConfig+0x35e>
 80085c4:	4b61      	ldr	r3, [pc, #388]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80085c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085c8:	4a60      	ldr	r2, [pc, #384]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80085ca:	f043 0304 	orr.w	r3, r3, #4
 80085ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80085d0:	4b5e      	ldr	r3, [pc, #376]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80085d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085d4:	4a5d      	ldr	r2, [pc, #372]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80085d6:	f043 0301 	orr.w	r3, r3, #1
 80085da:	6713      	str	r3, [r2, #112]	@ 0x70
 80085dc:	e00b      	b.n	80085f6 <HAL_RCC_OscConfig+0x376>
 80085de:	4b5b      	ldr	r3, [pc, #364]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80085e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085e2:	4a5a      	ldr	r2, [pc, #360]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80085e4:	f023 0301 	bic.w	r3, r3, #1
 80085e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80085ea:	4b58      	ldr	r3, [pc, #352]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80085ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085ee:	4a57      	ldr	r2, [pc, #348]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80085f0:	f023 0304 	bic.w	r3, r3, #4
 80085f4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d015      	beq.n	800862a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085fe:	f7fa f847 	bl	8002690 <HAL_GetTick>
 8008602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008604:	e00a      	b.n	800861c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008606:	f7fa f843 	bl	8002690 <HAL_GetTick>
 800860a:	4602      	mov	r2, r0
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	1ad3      	subs	r3, r2, r3
 8008610:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008614:	4293      	cmp	r3, r2
 8008616:	d901      	bls.n	800861c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8008618:	2303      	movs	r3, #3
 800861a:	e0ce      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800861c:	4b4b      	ldr	r3, [pc, #300]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 800861e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008620:	f003 0302 	and.w	r3, r3, #2
 8008624:	2b00      	cmp	r3, #0
 8008626:	d0ee      	beq.n	8008606 <HAL_RCC_OscConfig+0x386>
 8008628:	e014      	b.n	8008654 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800862a:	f7fa f831 	bl	8002690 <HAL_GetTick>
 800862e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008630:	e00a      	b.n	8008648 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008632:	f7fa f82d 	bl	8002690 <HAL_GetTick>
 8008636:	4602      	mov	r2, r0
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	1ad3      	subs	r3, r2, r3
 800863c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008640:	4293      	cmp	r3, r2
 8008642:	d901      	bls.n	8008648 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8008644:	2303      	movs	r3, #3
 8008646:	e0b8      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008648:	4b40      	ldr	r3, [pc, #256]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 800864a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800864c:	f003 0302 	and.w	r3, r3, #2
 8008650:	2b00      	cmp	r3, #0
 8008652:	d1ee      	bne.n	8008632 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008654:	7dfb      	ldrb	r3, [r7, #23]
 8008656:	2b01      	cmp	r3, #1
 8008658:	d105      	bne.n	8008666 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800865a:	4b3c      	ldr	r3, [pc, #240]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 800865c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800865e:	4a3b      	ldr	r2, [pc, #236]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 8008660:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008664:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	699b      	ldr	r3, [r3, #24]
 800866a:	2b00      	cmp	r3, #0
 800866c:	f000 80a4 	beq.w	80087b8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008670:	4b36      	ldr	r3, [pc, #216]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	f003 030c 	and.w	r3, r3, #12
 8008678:	2b08      	cmp	r3, #8
 800867a:	d06b      	beq.n	8008754 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	699b      	ldr	r3, [r3, #24]
 8008680:	2b02      	cmp	r3, #2
 8008682:	d149      	bne.n	8008718 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008684:	4b31      	ldr	r3, [pc, #196]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a30      	ldr	r2, [pc, #192]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 800868a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800868e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008690:	f7f9 fffe 	bl	8002690 <HAL_GetTick>
 8008694:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008696:	e008      	b.n	80086aa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008698:	f7f9 fffa 	bl	8002690 <HAL_GetTick>
 800869c:	4602      	mov	r2, r0
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	1ad3      	subs	r3, r2, r3
 80086a2:	2b02      	cmp	r3, #2
 80086a4:	d901      	bls.n	80086aa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80086a6:	2303      	movs	r3, #3
 80086a8:	e087      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086aa:	4b28      	ldr	r3, [pc, #160]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d1f0      	bne.n	8008698 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	69da      	ldr	r2, [r3, #28]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6a1b      	ldr	r3, [r3, #32]
 80086be:	431a      	orrs	r2, r3
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c4:	019b      	lsls	r3, r3, #6
 80086c6:	431a      	orrs	r2, r3
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086cc:	085b      	lsrs	r3, r3, #1
 80086ce:	3b01      	subs	r3, #1
 80086d0:	041b      	lsls	r3, r3, #16
 80086d2:	431a      	orrs	r2, r3
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086d8:	061b      	lsls	r3, r3, #24
 80086da:	4313      	orrs	r3, r2
 80086dc:	4a1b      	ldr	r2, [pc, #108]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80086de:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80086e2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80086e4:	4b19      	ldr	r3, [pc, #100]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a18      	ldr	r2, [pc, #96]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 80086ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80086ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086f0:	f7f9 ffce 	bl	8002690 <HAL_GetTick>
 80086f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80086f6:	e008      	b.n	800870a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086f8:	f7f9 ffca 	bl	8002690 <HAL_GetTick>
 80086fc:	4602      	mov	r2, r0
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	1ad3      	subs	r3, r2, r3
 8008702:	2b02      	cmp	r3, #2
 8008704:	d901      	bls.n	800870a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8008706:	2303      	movs	r3, #3
 8008708:	e057      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800870a:	4b10      	ldr	r3, [pc, #64]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008712:	2b00      	cmp	r3, #0
 8008714:	d0f0      	beq.n	80086f8 <HAL_RCC_OscConfig+0x478>
 8008716:	e04f      	b.n	80087b8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008718:	4b0c      	ldr	r3, [pc, #48]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a0b      	ldr	r2, [pc, #44]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 800871e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008722:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008724:	f7f9 ffb4 	bl	8002690 <HAL_GetTick>
 8008728:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800872a:	e008      	b.n	800873e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800872c:	f7f9 ffb0 	bl	8002690 <HAL_GetTick>
 8008730:	4602      	mov	r2, r0
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	1ad3      	subs	r3, r2, r3
 8008736:	2b02      	cmp	r3, #2
 8008738:	d901      	bls.n	800873e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800873a:	2303      	movs	r3, #3
 800873c:	e03d      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800873e:	4b03      	ldr	r3, [pc, #12]	@ (800874c <HAL_RCC_OscConfig+0x4cc>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1f0      	bne.n	800872c <HAL_RCC_OscConfig+0x4ac>
 800874a:	e035      	b.n	80087b8 <HAL_RCC_OscConfig+0x538>
 800874c:	40023800 	.word	0x40023800
 8008750:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8008754:	4b1b      	ldr	r3, [pc, #108]	@ (80087c4 <HAL_RCC_OscConfig+0x544>)
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	699b      	ldr	r3, [r3, #24]
 800875e:	2b01      	cmp	r3, #1
 8008760:	d028      	beq.n	80087b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800876c:	429a      	cmp	r2, r3
 800876e:	d121      	bne.n	80087b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800877a:	429a      	cmp	r2, r3
 800877c:	d11a      	bne.n	80087b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800877e:	68fa      	ldr	r2, [r7, #12]
 8008780:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008784:	4013      	ands	r3, r2
 8008786:	687a      	ldr	r2, [r7, #4]
 8008788:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800878a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800878c:	4293      	cmp	r3, r2
 800878e:	d111      	bne.n	80087b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800879a:	085b      	lsrs	r3, r3, #1
 800879c:	3b01      	subs	r3, #1
 800879e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d107      	bne.n	80087b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ae:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d001      	beq.n	80087b8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	e000      	b.n	80087ba <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80087b8:	2300      	movs	r3, #0
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3718      	adds	r7, #24
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}
 80087c2:	bf00      	nop
 80087c4:	40023800 	.word	0x40023800

080087c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b084      	sub	sp, #16
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
 80087d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80087d2:	2300      	movs	r3, #0
 80087d4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d101      	bne.n	80087e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80087dc:	2301      	movs	r3, #1
 80087de:	e0d0      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80087e0:	4b6a      	ldr	r3, [pc, #424]	@ (800898c <HAL_RCC_ClockConfig+0x1c4>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f003 030f 	and.w	r3, r3, #15
 80087e8:	683a      	ldr	r2, [r7, #0]
 80087ea:	429a      	cmp	r2, r3
 80087ec:	d910      	bls.n	8008810 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80087ee:	4b67      	ldr	r3, [pc, #412]	@ (800898c <HAL_RCC_ClockConfig+0x1c4>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f023 020f 	bic.w	r2, r3, #15
 80087f6:	4965      	ldr	r1, [pc, #404]	@ (800898c <HAL_RCC_ClockConfig+0x1c4>)
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	4313      	orrs	r3, r2
 80087fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80087fe:	4b63      	ldr	r3, [pc, #396]	@ (800898c <HAL_RCC_ClockConfig+0x1c4>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f003 030f 	and.w	r3, r3, #15
 8008806:	683a      	ldr	r2, [r7, #0]
 8008808:	429a      	cmp	r2, r3
 800880a:	d001      	beq.n	8008810 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800880c:	2301      	movs	r3, #1
 800880e:	e0b8      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f003 0302 	and.w	r3, r3, #2
 8008818:	2b00      	cmp	r3, #0
 800881a:	d020      	beq.n	800885e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f003 0304 	and.w	r3, r3, #4
 8008824:	2b00      	cmp	r3, #0
 8008826:	d005      	beq.n	8008834 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008828:	4b59      	ldr	r3, [pc, #356]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	4a58      	ldr	r2, [pc, #352]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 800882e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008832:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f003 0308 	and.w	r3, r3, #8
 800883c:	2b00      	cmp	r3, #0
 800883e:	d005      	beq.n	800884c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008840:	4b53      	ldr	r3, [pc, #332]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	4a52      	ldr	r2, [pc, #328]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 8008846:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800884a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800884c:	4b50      	ldr	r3, [pc, #320]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	689b      	ldr	r3, [r3, #8]
 8008858:	494d      	ldr	r1, [pc, #308]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 800885a:	4313      	orrs	r3, r2
 800885c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f003 0301 	and.w	r3, r3, #1
 8008866:	2b00      	cmp	r3, #0
 8008868:	d040      	beq.n	80088ec <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	2b01      	cmp	r3, #1
 8008870:	d107      	bne.n	8008882 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008872:	4b47      	ldr	r3, [pc, #284]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800887a:	2b00      	cmp	r3, #0
 800887c:	d115      	bne.n	80088aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e07f      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	2b02      	cmp	r3, #2
 8008888:	d107      	bne.n	800889a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800888a:	4b41      	ldr	r3, [pc, #260]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008892:	2b00      	cmp	r3, #0
 8008894:	d109      	bne.n	80088aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008896:	2301      	movs	r3, #1
 8008898:	e073      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800889a:	4b3d      	ldr	r3, [pc, #244]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f003 0302 	and.w	r3, r3, #2
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d101      	bne.n	80088aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	e06b      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80088aa:	4b39      	ldr	r3, [pc, #228]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	f023 0203 	bic.w	r2, r3, #3
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	4936      	ldr	r1, [pc, #216]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 80088b8:	4313      	orrs	r3, r2
 80088ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80088bc:	f7f9 fee8 	bl	8002690 <HAL_GetTick>
 80088c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088c2:	e00a      	b.n	80088da <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088c4:	f7f9 fee4 	bl	8002690 <HAL_GetTick>
 80088c8:	4602      	mov	r2, r0
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	1ad3      	subs	r3, r2, r3
 80088ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d901      	bls.n	80088da <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80088d6:	2303      	movs	r3, #3
 80088d8:	e053      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80088da:	4b2d      	ldr	r3, [pc, #180]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 80088dc:	689b      	ldr	r3, [r3, #8]
 80088de:	f003 020c 	and.w	r2, r3, #12
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	685b      	ldr	r3, [r3, #4]
 80088e6:	009b      	lsls	r3, r3, #2
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d1eb      	bne.n	80088c4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80088ec:	4b27      	ldr	r3, [pc, #156]	@ (800898c <HAL_RCC_ClockConfig+0x1c4>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f003 030f 	and.w	r3, r3, #15
 80088f4:	683a      	ldr	r2, [r7, #0]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d210      	bcs.n	800891c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088fa:	4b24      	ldr	r3, [pc, #144]	@ (800898c <HAL_RCC_ClockConfig+0x1c4>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f023 020f 	bic.w	r2, r3, #15
 8008902:	4922      	ldr	r1, [pc, #136]	@ (800898c <HAL_RCC_ClockConfig+0x1c4>)
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	4313      	orrs	r3, r2
 8008908:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800890a:	4b20      	ldr	r3, [pc, #128]	@ (800898c <HAL_RCC_ClockConfig+0x1c4>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f003 030f 	and.w	r3, r3, #15
 8008912:	683a      	ldr	r2, [r7, #0]
 8008914:	429a      	cmp	r2, r3
 8008916:	d001      	beq.n	800891c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008918:	2301      	movs	r3, #1
 800891a:	e032      	b.n	8008982 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f003 0304 	and.w	r3, r3, #4
 8008924:	2b00      	cmp	r3, #0
 8008926:	d008      	beq.n	800893a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008928:	4b19      	ldr	r3, [pc, #100]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	4916      	ldr	r1, [pc, #88]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 8008936:	4313      	orrs	r3, r2
 8008938:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 0308 	and.w	r3, r3, #8
 8008942:	2b00      	cmp	r3, #0
 8008944:	d009      	beq.n	800895a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008946:	4b12      	ldr	r3, [pc, #72]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 8008948:	689b      	ldr	r3, [r3, #8]
 800894a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	691b      	ldr	r3, [r3, #16]
 8008952:	00db      	lsls	r3, r3, #3
 8008954:	490e      	ldr	r1, [pc, #56]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 8008956:	4313      	orrs	r3, r2
 8008958:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800895a:	f000 f821 	bl	80089a0 <HAL_RCC_GetSysClockFreq>
 800895e:	4602      	mov	r2, r0
 8008960:	4b0b      	ldr	r3, [pc, #44]	@ (8008990 <HAL_RCC_ClockConfig+0x1c8>)
 8008962:	689b      	ldr	r3, [r3, #8]
 8008964:	091b      	lsrs	r3, r3, #4
 8008966:	f003 030f 	and.w	r3, r3, #15
 800896a:	490a      	ldr	r1, [pc, #40]	@ (8008994 <HAL_RCC_ClockConfig+0x1cc>)
 800896c:	5ccb      	ldrb	r3, [r1, r3]
 800896e:	fa22 f303 	lsr.w	r3, r2, r3
 8008972:	4a09      	ldr	r2, [pc, #36]	@ (8008998 <HAL_RCC_ClockConfig+0x1d0>)
 8008974:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008976:	4b09      	ldr	r3, [pc, #36]	@ (800899c <HAL_RCC_ClockConfig+0x1d4>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4618      	mov	r0, r3
 800897c:	f7f9 faba 	bl	8001ef4 <HAL_InitTick>

  return HAL_OK;
 8008980:	2300      	movs	r3, #0
}
 8008982:	4618      	mov	r0, r3
 8008984:	3710      	adds	r7, #16
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}
 800898a:	bf00      	nop
 800898c:	40023c00 	.word	0x40023c00
 8008990:	40023800 	.word	0x40023800
 8008994:	08022494 	.word	0x08022494
 8008998:	20000000 	.word	0x20000000
 800899c:	20000004 	.word	0x20000004

080089a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80089a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80089a4:	b094      	sub	sp, #80	@ 0x50
 80089a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80089a8:	2300      	movs	r3, #0
 80089aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80089ac:	2300      	movs	r3, #0
 80089ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80089b0:	2300      	movs	r3, #0
 80089b2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80089b4:	2300      	movs	r3, #0
 80089b6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80089b8:	4b79      	ldr	r3, [pc, #484]	@ (8008ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80089ba:	689b      	ldr	r3, [r3, #8]
 80089bc:	f003 030c 	and.w	r3, r3, #12
 80089c0:	2b08      	cmp	r3, #8
 80089c2:	d00d      	beq.n	80089e0 <HAL_RCC_GetSysClockFreq+0x40>
 80089c4:	2b08      	cmp	r3, #8
 80089c6:	f200 80e1 	bhi.w	8008b8c <HAL_RCC_GetSysClockFreq+0x1ec>
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d002      	beq.n	80089d4 <HAL_RCC_GetSysClockFreq+0x34>
 80089ce:	2b04      	cmp	r3, #4
 80089d0:	d003      	beq.n	80089da <HAL_RCC_GetSysClockFreq+0x3a>
 80089d2:	e0db      	b.n	8008b8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80089d4:	4b73      	ldr	r3, [pc, #460]	@ (8008ba4 <HAL_RCC_GetSysClockFreq+0x204>)
 80089d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80089d8:	e0db      	b.n	8008b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80089da:	4b73      	ldr	r3, [pc, #460]	@ (8008ba8 <HAL_RCC_GetSysClockFreq+0x208>)
 80089dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80089de:	e0d8      	b.n	8008b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80089e0:	4b6f      	ldr	r3, [pc, #444]	@ (8008ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80089e8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80089ea:	4b6d      	ldr	r3, [pc, #436]	@ (8008ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d063      	beq.n	8008abe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80089f6:	4b6a      	ldr	r3, [pc, #424]	@ (8008ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	099b      	lsrs	r3, r3, #6
 80089fc:	2200      	movs	r2, #0
 80089fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a00:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8008a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a08:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a0e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008a12:	4622      	mov	r2, r4
 8008a14:	462b      	mov	r3, r5
 8008a16:	f04f 0000 	mov.w	r0, #0
 8008a1a:	f04f 0100 	mov.w	r1, #0
 8008a1e:	0159      	lsls	r1, r3, #5
 8008a20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008a24:	0150      	lsls	r0, r2, #5
 8008a26:	4602      	mov	r2, r0
 8008a28:	460b      	mov	r3, r1
 8008a2a:	4621      	mov	r1, r4
 8008a2c:	1a51      	subs	r1, r2, r1
 8008a2e:	6139      	str	r1, [r7, #16]
 8008a30:	4629      	mov	r1, r5
 8008a32:	eb63 0301 	sbc.w	r3, r3, r1
 8008a36:	617b      	str	r3, [r7, #20]
 8008a38:	f04f 0200 	mov.w	r2, #0
 8008a3c:	f04f 0300 	mov.w	r3, #0
 8008a40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008a44:	4659      	mov	r1, fp
 8008a46:	018b      	lsls	r3, r1, #6
 8008a48:	4651      	mov	r1, sl
 8008a4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008a4e:	4651      	mov	r1, sl
 8008a50:	018a      	lsls	r2, r1, #6
 8008a52:	4651      	mov	r1, sl
 8008a54:	ebb2 0801 	subs.w	r8, r2, r1
 8008a58:	4659      	mov	r1, fp
 8008a5a:	eb63 0901 	sbc.w	r9, r3, r1
 8008a5e:	f04f 0200 	mov.w	r2, #0
 8008a62:	f04f 0300 	mov.w	r3, #0
 8008a66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008a6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008a6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008a72:	4690      	mov	r8, r2
 8008a74:	4699      	mov	r9, r3
 8008a76:	4623      	mov	r3, r4
 8008a78:	eb18 0303 	adds.w	r3, r8, r3
 8008a7c:	60bb      	str	r3, [r7, #8]
 8008a7e:	462b      	mov	r3, r5
 8008a80:	eb49 0303 	adc.w	r3, r9, r3
 8008a84:	60fb      	str	r3, [r7, #12]
 8008a86:	f04f 0200 	mov.w	r2, #0
 8008a8a:	f04f 0300 	mov.w	r3, #0
 8008a8e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008a92:	4629      	mov	r1, r5
 8008a94:	024b      	lsls	r3, r1, #9
 8008a96:	4621      	mov	r1, r4
 8008a98:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008a9c:	4621      	mov	r1, r4
 8008a9e:	024a      	lsls	r2, r1, #9
 8008aa0:	4610      	mov	r0, r2
 8008aa2:	4619      	mov	r1, r3
 8008aa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008aaa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008aac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008ab0:	f7f7 fbfe 	bl	80002b0 <__aeabi_uldivmod>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	460b      	mov	r3, r1
 8008ab8:	4613      	mov	r3, r2
 8008aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008abc:	e058      	b.n	8008b70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008abe:	4b38      	ldr	r3, [pc, #224]	@ (8008ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	099b      	lsrs	r3, r3, #6
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	4611      	mov	r1, r2
 8008aca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008ace:	623b      	str	r3, [r7, #32]
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ad4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008ad8:	4642      	mov	r2, r8
 8008ada:	464b      	mov	r3, r9
 8008adc:	f04f 0000 	mov.w	r0, #0
 8008ae0:	f04f 0100 	mov.w	r1, #0
 8008ae4:	0159      	lsls	r1, r3, #5
 8008ae6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008aea:	0150      	lsls	r0, r2, #5
 8008aec:	4602      	mov	r2, r0
 8008aee:	460b      	mov	r3, r1
 8008af0:	4641      	mov	r1, r8
 8008af2:	ebb2 0a01 	subs.w	sl, r2, r1
 8008af6:	4649      	mov	r1, r9
 8008af8:	eb63 0b01 	sbc.w	fp, r3, r1
 8008afc:	f04f 0200 	mov.w	r2, #0
 8008b00:	f04f 0300 	mov.w	r3, #0
 8008b04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008b08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008b0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008b10:	ebb2 040a 	subs.w	r4, r2, sl
 8008b14:	eb63 050b 	sbc.w	r5, r3, fp
 8008b18:	f04f 0200 	mov.w	r2, #0
 8008b1c:	f04f 0300 	mov.w	r3, #0
 8008b20:	00eb      	lsls	r3, r5, #3
 8008b22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008b26:	00e2      	lsls	r2, r4, #3
 8008b28:	4614      	mov	r4, r2
 8008b2a:	461d      	mov	r5, r3
 8008b2c:	4643      	mov	r3, r8
 8008b2e:	18e3      	adds	r3, r4, r3
 8008b30:	603b      	str	r3, [r7, #0]
 8008b32:	464b      	mov	r3, r9
 8008b34:	eb45 0303 	adc.w	r3, r5, r3
 8008b38:	607b      	str	r3, [r7, #4]
 8008b3a:	f04f 0200 	mov.w	r2, #0
 8008b3e:	f04f 0300 	mov.w	r3, #0
 8008b42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008b46:	4629      	mov	r1, r5
 8008b48:	028b      	lsls	r3, r1, #10
 8008b4a:	4621      	mov	r1, r4
 8008b4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008b50:	4621      	mov	r1, r4
 8008b52:	028a      	lsls	r2, r1, #10
 8008b54:	4610      	mov	r0, r2
 8008b56:	4619      	mov	r1, r3
 8008b58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	61bb      	str	r3, [r7, #24]
 8008b5e:	61fa      	str	r2, [r7, #28]
 8008b60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008b64:	f7f7 fba4 	bl	80002b0 <__aeabi_uldivmod>
 8008b68:	4602      	mov	r2, r0
 8008b6a:	460b      	mov	r3, r1
 8008b6c:	4613      	mov	r3, r2
 8008b6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008b70:	4b0b      	ldr	r3, [pc, #44]	@ (8008ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008b72:	685b      	ldr	r3, [r3, #4]
 8008b74:	0c1b      	lsrs	r3, r3, #16
 8008b76:	f003 0303 	and.w	r3, r3, #3
 8008b7a:	3301      	adds	r3, #1
 8008b7c:	005b      	lsls	r3, r3, #1
 8008b7e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8008b80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008b82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008b8a:	e002      	b.n	8008b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008b8c:	4b05      	ldr	r3, [pc, #20]	@ (8008ba4 <HAL_RCC_GetSysClockFreq+0x204>)
 8008b8e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008b90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008b92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3750      	adds	r7, #80	@ 0x50
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b9e:	bf00      	nop
 8008ba0:	40023800 	.word	0x40023800
 8008ba4:	00f42400 	.word	0x00f42400
 8008ba8:	007a1200 	.word	0x007a1200

08008bac <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008bac:	b480      	push	{r7}
 8008bae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008bb0:	4b03      	ldr	r3, [pc, #12]	@ (8008bc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbc:	4770      	bx	lr
 8008bbe:	bf00      	nop
 8008bc0:	20000000 	.word	0x20000000

08008bc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008bc8:	f7ff fff0 	bl	8008bac <HAL_RCC_GetHCLKFreq>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	4b05      	ldr	r3, [pc, #20]	@ (8008be4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008bd0:	689b      	ldr	r3, [r3, #8]
 8008bd2:	0a9b      	lsrs	r3, r3, #10
 8008bd4:	f003 0307 	and.w	r3, r3, #7
 8008bd8:	4903      	ldr	r1, [pc, #12]	@ (8008be8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008bda:	5ccb      	ldrb	r3, [r1, r3]
 8008bdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	bd80      	pop	{r7, pc}
 8008be4:	40023800 	.word	0x40023800
 8008be8:	080224a4 	.word	0x080224a4

08008bec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008bf0:	f7ff ffdc 	bl	8008bac <HAL_RCC_GetHCLKFreq>
 8008bf4:	4602      	mov	r2, r0
 8008bf6:	4b05      	ldr	r3, [pc, #20]	@ (8008c0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008bf8:	689b      	ldr	r3, [r3, #8]
 8008bfa:	0b5b      	lsrs	r3, r3, #13
 8008bfc:	f003 0307 	and.w	r3, r3, #7
 8008c00:	4903      	ldr	r1, [pc, #12]	@ (8008c10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008c02:	5ccb      	ldrb	r3, [r1, r3]
 8008c04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	bd80      	pop	{r7, pc}
 8008c0c:	40023800 	.word	0x40023800
 8008c10:	080224a4 	.word	0x080224a4

08008c14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008c14:	b480      	push	{r7}
 8008c16:	b083      	sub	sp, #12
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	220f      	movs	r2, #15
 8008c22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008c24:	4b12      	ldr	r3, [pc, #72]	@ (8008c70 <HAL_RCC_GetClockConfig+0x5c>)
 8008c26:	689b      	ldr	r3, [r3, #8]
 8008c28:	f003 0203 	and.w	r2, r3, #3
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008c30:	4b0f      	ldr	r3, [pc, #60]	@ (8008c70 <HAL_RCC_GetClockConfig+0x5c>)
 8008c32:	689b      	ldr	r3, [r3, #8]
 8008c34:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8008c70 <HAL_RCC_GetClockConfig+0x5c>)
 8008c3e:	689b      	ldr	r3, [r3, #8]
 8008c40:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008c48:	4b09      	ldr	r3, [pc, #36]	@ (8008c70 <HAL_RCC_GetClockConfig+0x5c>)
 8008c4a:	689b      	ldr	r3, [r3, #8]
 8008c4c:	08db      	lsrs	r3, r3, #3
 8008c4e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008c56:	4b07      	ldr	r3, [pc, #28]	@ (8008c74 <HAL_RCC_GetClockConfig+0x60>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f003 020f 	and.w	r2, r3, #15
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	601a      	str	r2, [r3, #0]
}
 8008c62:	bf00      	nop
 8008c64:	370c      	adds	r7, #12
 8008c66:	46bd      	mov	sp, r7
 8008c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6c:	4770      	bx	lr
 8008c6e:	bf00      	nop
 8008c70:	40023800 	.word	0x40023800
 8008c74:	40023c00 	.word	0x40023c00

08008c78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b088      	sub	sp, #32
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008c80:	2300      	movs	r3, #0
 8008c82:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008c84:	2300      	movs	r3, #0
 8008c86:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008c88:	2300      	movs	r3, #0
 8008c8a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008c90:	2300      	movs	r3, #0
 8008c92:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f003 0301 	and.w	r3, r3, #1
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d012      	beq.n	8008cc6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008ca0:	4b69      	ldr	r3, [pc, #420]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ca2:	689b      	ldr	r3, [r3, #8]
 8008ca4:	4a68      	ldr	r2, [pc, #416]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ca6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008caa:	6093      	str	r3, [r2, #8]
 8008cac:	4b66      	ldr	r3, [pc, #408]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008cae:	689a      	ldr	r2, [r3, #8]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cb4:	4964      	ldr	r1, [pc, #400]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d101      	bne.n	8008cc6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d017      	beq.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008cd2:	4b5d      	ldr	r3, [pc, #372]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008cd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008cd8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ce0:	4959      	ldr	r1, [pc, #356]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008cf0:	d101      	bne.n	8008cf6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d101      	bne.n	8008d02 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d017      	beq.n	8008d3e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008d0e:	4b4e      	ldr	r3, [pc, #312]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008d10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d14:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d1c:	494a      	ldr	r1, [pc, #296]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008d2c:	d101      	bne.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008d2e:	2301      	movs	r3, #1
 8008d30:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d101      	bne.n	8008d3e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d001      	beq.n	8008d4e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f003 0320 	and.w	r3, r3, #32
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	f000 808b 	beq.w	8008e72 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008d5c:	4b3a      	ldr	r3, [pc, #232]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d60:	4a39      	ldr	r2, [pc, #228]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008d62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d66:	6413      	str	r3, [r2, #64]	@ 0x40
 8008d68:	4b37      	ldr	r3, [pc, #220]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d70:	60bb      	str	r3, [r7, #8]
 8008d72:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008d74:	4b35      	ldr	r3, [pc, #212]	@ (8008e4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4a34      	ldr	r2, [pc, #208]	@ (8008e4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008d7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d80:	f7f9 fc86 	bl	8002690 <HAL_GetTick>
 8008d84:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008d86:	e008      	b.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d88:	f7f9 fc82 	bl	8002690 <HAL_GetTick>
 8008d8c:	4602      	mov	r2, r0
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	1ad3      	subs	r3, r2, r3
 8008d92:	2b64      	cmp	r3, #100	@ 0x64
 8008d94:	d901      	bls.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008d96:	2303      	movs	r3, #3
 8008d98:	e357      	b.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008d9a:	4b2c      	ldr	r3, [pc, #176]	@ (8008e4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d0f0      	beq.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008da6:	4b28      	ldr	r3, [pc, #160]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008daa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008dae:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d035      	beq.n	8008e22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008dbe:	693a      	ldr	r2, [r7, #16]
 8008dc0:	429a      	cmp	r2, r3
 8008dc2:	d02e      	beq.n	8008e22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008dc4:	4b20      	ldr	r3, [pc, #128]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008dc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008dcc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008dce:	4b1e      	ldr	r3, [pc, #120]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008dd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dd2:	4a1d      	ldr	r2, [pc, #116]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008dd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008dd8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008dda:	4b1b      	ldr	r3, [pc, #108]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dde:	4a1a      	ldr	r2, [pc, #104]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008de0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008de4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008de6:	4a18      	ldr	r2, [pc, #96]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008dec:	4b16      	ldr	r3, [pc, #88]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008dee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008df0:	f003 0301 	and.w	r3, r3, #1
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d114      	bne.n	8008e22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008df8:	f7f9 fc4a 	bl	8002690 <HAL_GetTick>
 8008dfc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008dfe:	e00a      	b.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008e00:	f7f9 fc46 	bl	8002690 <HAL_GetTick>
 8008e04:	4602      	mov	r2, r0
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	1ad3      	subs	r3, r2, r3
 8008e0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d901      	bls.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008e12:	2303      	movs	r3, #3
 8008e14:	e319      	b.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008e16:	4b0c      	ldr	r3, [pc, #48]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e1a:	f003 0302 	and.w	r3, r3, #2
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d0ee      	beq.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e2e:	d111      	bne.n	8008e54 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008e30:	4b05      	ldr	r3, [pc, #20]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e32:	689b      	ldr	r3, [r3, #8]
 8008e34:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008e3c:	4b04      	ldr	r3, [pc, #16]	@ (8008e50 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008e3e:	400b      	ands	r3, r1
 8008e40:	4901      	ldr	r1, [pc, #4]	@ (8008e48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e42:	4313      	orrs	r3, r2
 8008e44:	608b      	str	r3, [r1, #8]
 8008e46:	e00b      	b.n	8008e60 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008e48:	40023800 	.word	0x40023800
 8008e4c:	40007000 	.word	0x40007000
 8008e50:	0ffffcff 	.word	0x0ffffcff
 8008e54:	4baa      	ldr	r3, [pc, #680]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008e56:	689b      	ldr	r3, [r3, #8]
 8008e58:	4aa9      	ldr	r2, [pc, #676]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008e5a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008e5e:	6093      	str	r3, [r2, #8]
 8008e60:	4ba7      	ldr	r3, [pc, #668]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008e62:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008e6c:	49a4      	ldr	r1, [pc, #656]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f003 0310 	and.w	r3, r3, #16
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d010      	beq.n	8008ea0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008e7e:	4ba0      	ldr	r3, [pc, #640]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008e80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e84:	4a9e      	ldr	r2, [pc, #632]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008e86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008e8a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8008e8e:	4b9c      	ldr	r3, [pc, #624]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008e90:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e98:	4999      	ldr	r1, [pc, #612]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d00a      	beq.n	8008ec2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008eac:	4b94      	ldr	r3, [pc, #592]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008eb2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008eba:	4991      	ldr	r1, [pc, #580]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ebc:	4313      	orrs	r3, r2
 8008ebe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d00a      	beq.n	8008ee4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008ece:	4b8c      	ldr	r3, [pc, #560]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ed4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008edc:	4988      	ldr	r1, [pc, #544]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d00a      	beq.n	8008f06 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008ef0:	4b83      	ldr	r3, [pc, #524]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ef6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008efe:	4980      	ldr	r1, [pc, #512]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f00:	4313      	orrs	r3, r2
 8008f02:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d00a      	beq.n	8008f28 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008f12:	4b7b      	ldr	r3, [pc, #492]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f18:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f20:	4977      	ldr	r1, [pc, #476]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f22:	4313      	orrs	r3, r2
 8008f24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d00a      	beq.n	8008f4a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008f34:	4b72      	ldr	r3, [pc, #456]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f3a:	f023 0203 	bic.w	r2, r3, #3
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f42:	496f      	ldr	r1, [pc, #444]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f44:	4313      	orrs	r3, r2
 8008f46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d00a      	beq.n	8008f6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008f56:	4b6a      	ldr	r3, [pc, #424]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f5c:	f023 020c 	bic.w	r2, r3, #12
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f64:	4966      	ldr	r1, [pc, #408]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f66:	4313      	orrs	r3, r2
 8008f68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d00a      	beq.n	8008f8e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008f78:	4b61      	ldr	r3, [pc, #388]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f7e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f86:	495e      	ldr	r1, [pc, #376]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d00a      	beq.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008f9a:	4b59      	ldr	r3, [pc, #356]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fa0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fa8:	4955      	ldr	r1, [pc, #340]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008faa:	4313      	orrs	r3, r2
 8008fac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d00a      	beq.n	8008fd2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008fbc:	4b50      	ldr	r3, [pc, #320]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fc2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fca:	494d      	ldr	r1, [pc, #308]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008fcc:	4313      	orrs	r3, r2
 8008fce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d00a      	beq.n	8008ff4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008fde:	4b48      	ldr	r3, [pc, #288]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fe4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fec:	4944      	ldr	r1, [pc, #272]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d00a      	beq.n	8009016 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8009000:	4b3f      	ldr	r3, [pc, #252]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009006:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800900e:	493c      	ldr	r1, [pc, #240]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009010:	4313      	orrs	r3, r2
 8009012:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800901e:	2b00      	cmp	r3, #0
 8009020:	d00a      	beq.n	8009038 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8009022:	4b37      	ldr	r3, [pc, #220]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009028:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009030:	4933      	ldr	r1, [pc, #204]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009032:	4313      	orrs	r3, r2
 8009034:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009040:	2b00      	cmp	r3, #0
 8009042:	d00a      	beq.n	800905a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009044:	4b2e      	ldr	r3, [pc, #184]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800904a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009052:	492b      	ldr	r1, [pc, #172]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009054:	4313      	orrs	r3, r2
 8009056:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009062:	2b00      	cmp	r3, #0
 8009064:	d011      	beq.n	800908a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009066:	4b26      	ldr	r3, [pc, #152]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009068:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800906c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009074:	4922      	ldr	r1, [pc, #136]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009076:	4313      	orrs	r3, r2
 8009078:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009080:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009084:	d101      	bne.n	800908a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8009086:	2301      	movs	r3, #1
 8009088:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f003 0308 	and.w	r3, r3, #8
 8009092:	2b00      	cmp	r3, #0
 8009094:	d001      	beq.n	800909a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8009096:	2301      	movs	r3, #1
 8009098:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d00a      	beq.n	80090bc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80090a6:	4b16      	ldr	r3, [pc, #88]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090ac:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090b4:	4912      	ldr	r1, [pc, #72]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090b6:	4313      	orrs	r3, r2
 80090b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d00b      	beq.n	80090e0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80090c8:	4b0d      	ldr	r3, [pc, #52]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090ce:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090d8:	4909      	ldr	r1, [pc, #36]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090da:	4313      	orrs	r3, r2
 80090dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80090e0:	69fb      	ldr	r3, [r7, #28]
 80090e2:	2b01      	cmp	r3, #1
 80090e4:	d006      	beq.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	f000 80d9 	beq.w	80092a6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80090f4:	4b02      	ldr	r3, [pc, #8]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a01      	ldr	r2, [pc, #4]	@ (8009100 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80090fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80090fe:	e001      	b.n	8009104 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8009100:	40023800 	.word	0x40023800
 8009104:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009106:	f7f9 fac3 	bl	8002690 <HAL_GetTick>
 800910a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800910c:	e008      	b.n	8009120 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800910e:	f7f9 fabf 	bl	8002690 <HAL_GetTick>
 8009112:	4602      	mov	r2, r0
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	1ad3      	subs	r3, r2, r3
 8009118:	2b64      	cmp	r3, #100	@ 0x64
 800911a:	d901      	bls.n	8009120 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800911c:	2303      	movs	r3, #3
 800911e:	e194      	b.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009120:	4b6c      	ldr	r3, [pc, #432]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1f0      	bne.n	800910e <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f003 0301 	and.w	r3, r3, #1
 8009134:	2b00      	cmp	r3, #0
 8009136:	d021      	beq.n	800917c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800913c:	2b00      	cmp	r3, #0
 800913e:	d11d      	bne.n	800917c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009140:	4b64      	ldr	r3, [pc, #400]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009142:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009146:	0c1b      	lsrs	r3, r3, #16
 8009148:	f003 0303 	and.w	r3, r3, #3
 800914c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800914e:	4b61      	ldr	r3, [pc, #388]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009150:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009154:	0e1b      	lsrs	r3, r3, #24
 8009156:	f003 030f 	and.w	r3, r3, #15
 800915a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	019a      	lsls	r2, r3, #6
 8009162:	693b      	ldr	r3, [r7, #16]
 8009164:	041b      	lsls	r3, r3, #16
 8009166:	431a      	orrs	r2, r3
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	061b      	lsls	r3, r3, #24
 800916c:	431a      	orrs	r2, r3
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	689b      	ldr	r3, [r3, #8]
 8009172:	071b      	lsls	r3, r3, #28
 8009174:	4957      	ldr	r1, [pc, #348]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009176:	4313      	orrs	r3, r2
 8009178:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009184:	2b00      	cmp	r3, #0
 8009186:	d004      	beq.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800918c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009190:	d00a      	beq.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800919a:	2b00      	cmp	r3, #0
 800919c:	d02e      	beq.n	80091fc <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80091a6:	d129      	bne.n	80091fc <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80091a8:	4b4a      	ldr	r3, [pc, #296]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80091aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80091ae:	0c1b      	lsrs	r3, r3, #16
 80091b0:	f003 0303 	and.w	r3, r3, #3
 80091b4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80091b6:	4b47      	ldr	r3, [pc, #284]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80091b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80091bc:	0f1b      	lsrs	r3, r3, #28
 80091be:	f003 0307 	and.w	r3, r3, #7
 80091c2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	019a      	lsls	r2, r3, #6
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	041b      	lsls	r3, r3, #16
 80091ce:	431a      	orrs	r2, r3
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	68db      	ldr	r3, [r3, #12]
 80091d4:	061b      	lsls	r3, r3, #24
 80091d6:	431a      	orrs	r2, r3
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	071b      	lsls	r3, r3, #28
 80091dc:	493d      	ldr	r1, [pc, #244]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80091de:	4313      	orrs	r3, r2
 80091e0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80091e4:	4b3b      	ldr	r3, [pc, #236]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80091e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80091ea:	f023 021f 	bic.w	r2, r3, #31
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091f2:	3b01      	subs	r3, #1
 80091f4:	4937      	ldr	r1, [pc, #220]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80091f6:	4313      	orrs	r3, r2
 80091f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009204:	2b00      	cmp	r3, #0
 8009206:	d01d      	beq.n	8009244 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009208:	4b32      	ldr	r3, [pc, #200]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800920a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800920e:	0e1b      	lsrs	r3, r3, #24
 8009210:	f003 030f 	and.w	r3, r3, #15
 8009214:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009216:	4b2f      	ldr	r3, [pc, #188]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009218:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800921c:	0f1b      	lsrs	r3, r3, #28
 800921e:	f003 0307 	and.w	r3, r3, #7
 8009222:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	019a      	lsls	r2, r3, #6
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	691b      	ldr	r3, [r3, #16]
 800922e:	041b      	lsls	r3, r3, #16
 8009230:	431a      	orrs	r2, r3
 8009232:	693b      	ldr	r3, [r7, #16]
 8009234:	061b      	lsls	r3, r3, #24
 8009236:	431a      	orrs	r2, r3
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	071b      	lsls	r3, r3, #28
 800923c:	4925      	ldr	r1, [pc, #148]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800923e:	4313      	orrs	r3, r2
 8009240:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800924c:	2b00      	cmp	r3, #0
 800924e:	d011      	beq.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	019a      	lsls	r2, r3, #6
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	691b      	ldr	r3, [r3, #16]
 800925a:	041b      	lsls	r3, r3, #16
 800925c:	431a      	orrs	r2, r3
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	68db      	ldr	r3, [r3, #12]
 8009262:	061b      	lsls	r3, r3, #24
 8009264:	431a      	orrs	r2, r3
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	071b      	lsls	r3, r3, #28
 800926c:	4919      	ldr	r1, [pc, #100]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800926e:	4313      	orrs	r3, r2
 8009270:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009274:	4b17      	ldr	r3, [pc, #92]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	4a16      	ldr	r2, [pc, #88]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800927a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800927e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009280:	f7f9 fa06 	bl	8002690 <HAL_GetTick>
 8009284:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009286:	e008      	b.n	800929a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009288:	f7f9 fa02 	bl	8002690 <HAL_GetTick>
 800928c:	4602      	mov	r2, r0
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	1ad3      	subs	r3, r2, r3
 8009292:	2b64      	cmp	r3, #100	@ 0x64
 8009294:	d901      	bls.n	800929a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009296:	2303      	movs	r3, #3
 8009298:	e0d7      	b.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800929a:	4b0e      	ldr	r3, [pc, #56]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d0f0      	beq.n	8009288 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80092a6:	69bb      	ldr	r3, [r7, #24]
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	f040 80cd 	bne.w	8009448 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80092ae:	4b09      	ldr	r3, [pc, #36]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a08      	ldr	r2, [pc, #32]	@ (80092d4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80092ba:	f7f9 f9e9 	bl	8002690 <HAL_GetTick>
 80092be:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80092c0:	e00a      	b.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80092c2:	f7f9 f9e5 	bl	8002690 <HAL_GetTick>
 80092c6:	4602      	mov	r2, r0
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	1ad3      	subs	r3, r2, r3
 80092cc:	2b64      	cmp	r3, #100	@ 0x64
 80092ce:	d903      	bls.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80092d0:	2303      	movs	r3, #3
 80092d2:	e0ba      	b.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80092d4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80092d8:	4b5e      	ldr	r3, [pc, #376]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80092e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092e4:	d0ed      	beq.n	80092c2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d003      	beq.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x682>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d009      	beq.n	800930e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009302:	2b00      	cmp	r3, #0
 8009304:	d02e      	beq.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800930a:	2b00      	cmp	r3, #0
 800930c:	d12a      	bne.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800930e:	4b51      	ldr	r3, [pc, #324]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009314:	0c1b      	lsrs	r3, r3, #16
 8009316:	f003 0303 	and.w	r3, r3, #3
 800931a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800931c:	4b4d      	ldr	r3, [pc, #308]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800931e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009322:	0f1b      	lsrs	r3, r3, #28
 8009324:	f003 0307 	and.w	r3, r3, #7
 8009328:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	695b      	ldr	r3, [r3, #20]
 800932e:	019a      	lsls	r2, r3, #6
 8009330:	693b      	ldr	r3, [r7, #16]
 8009332:	041b      	lsls	r3, r3, #16
 8009334:	431a      	orrs	r2, r3
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	699b      	ldr	r3, [r3, #24]
 800933a:	061b      	lsls	r3, r3, #24
 800933c:	431a      	orrs	r2, r3
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	071b      	lsls	r3, r3, #28
 8009342:	4944      	ldr	r1, [pc, #272]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009344:	4313      	orrs	r3, r2
 8009346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800934a:	4b42      	ldr	r3, [pc, #264]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800934c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009350:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009358:	3b01      	subs	r3, #1
 800935a:	021b      	lsls	r3, r3, #8
 800935c:	493d      	ldr	r1, [pc, #244]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800935e:	4313      	orrs	r3, r2
 8009360:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800936c:	2b00      	cmp	r3, #0
 800936e:	d022      	beq.n	80093b6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009374:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009378:	d11d      	bne.n	80093b6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800937a:	4b36      	ldr	r3, [pc, #216]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800937c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009380:	0e1b      	lsrs	r3, r3, #24
 8009382:	f003 030f 	and.w	r3, r3, #15
 8009386:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009388:	4b32      	ldr	r3, [pc, #200]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800938a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800938e:	0f1b      	lsrs	r3, r3, #28
 8009390:	f003 0307 	and.w	r3, r3, #7
 8009394:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	695b      	ldr	r3, [r3, #20]
 800939a:	019a      	lsls	r2, r3, #6
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6a1b      	ldr	r3, [r3, #32]
 80093a0:	041b      	lsls	r3, r3, #16
 80093a2:	431a      	orrs	r2, r3
 80093a4:	693b      	ldr	r3, [r7, #16]
 80093a6:	061b      	lsls	r3, r3, #24
 80093a8:	431a      	orrs	r2, r3
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	071b      	lsls	r3, r3, #28
 80093ae:	4929      	ldr	r1, [pc, #164]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80093b0:	4313      	orrs	r3, r2
 80093b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f003 0308 	and.w	r3, r3, #8
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d028      	beq.n	8009414 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80093c2:	4b24      	ldr	r3, [pc, #144]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80093c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093c8:	0e1b      	lsrs	r3, r3, #24
 80093ca:	f003 030f 	and.w	r3, r3, #15
 80093ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80093d0:	4b20      	ldr	r3, [pc, #128]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80093d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093d6:	0c1b      	lsrs	r3, r3, #16
 80093d8:	f003 0303 	and.w	r3, r3, #3
 80093dc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	695b      	ldr	r3, [r3, #20]
 80093e2:	019a      	lsls	r2, r3, #6
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	041b      	lsls	r3, r3, #16
 80093e8:	431a      	orrs	r2, r3
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	061b      	lsls	r3, r3, #24
 80093ee:	431a      	orrs	r2, r3
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	69db      	ldr	r3, [r3, #28]
 80093f4:	071b      	lsls	r3, r3, #28
 80093f6:	4917      	ldr	r1, [pc, #92]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80093f8:	4313      	orrs	r3, r2
 80093fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80093fe:	4b15      	ldr	r3, [pc, #84]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009400:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009404:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800940c:	4911      	ldr	r1, [pc, #68]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800940e:	4313      	orrs	r3, r2
 8009410:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009414:	4b0f      	ldr	r3, [pc, #60]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4a0e      	ldr	r2, [pc, #56]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800941a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800941e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009420:	f7f9 f936 	bl	8002690 <HAL_GetTick>
 8009424:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009426:	e008      	b.n	800943a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009428:	f7f9 f932 	bl	8002690 <HAL_GetTick>
 800942c:	4602      	mov	r2, r0
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	1ad3      	subs	r3, r2, r3
 8009432:	2b64      	cmp	r3, #100	@ 0x64
 8009434:	d901      	bls.n	800943a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009436:	2303      	movs	r3, #3
 8009438:	e007      	b.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800943a:	4b06      	ldr	r3, [pc, #24]	@ (8009454 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009442:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009446:	d1ef      	bne.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8009448:	2300      	movs	r3, #0
}
 800944a:	4618      	mov	r0, r3
 800944c:	3720      	adds	r7, #32
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}
 8009452:	bf00      	nop
 8009454:	40023800 	.word	0x40023800

08009458 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b084      	sub	sp, #16
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d101      	bne.n	800946a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009466:	2301      	movs	r3, #1
 8009468:	e0c6      	b.n	80095f8 <HAL_SPI_Init+0x1a0>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800946e:	2b00      	cmp	r3, #0
 8009470:	d108      	bne.n	8009484 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	685b      	ldr	r3, [r3, #4]
 8009476:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800947a:	d009      	beq.n	8009490 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	2200      	movs	r2, #0
 8009480:	61da      	str	r2, [r3, #28]
 8009482:	e005      	b.n	8009490 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2200      	movs	r2, #0
 8009488:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2200      	movs	r2, #0
 800948e:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009496:	b2db      	uxtb	r3, r3
 8009498:	2b00      	cmp	r3, #0
 800949a:	d106      	bne.n	80094aa <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2200      	movs	r2, #0
 80094a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f7f8 f9d7 	bl	8001858 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2202      	movs	r2, #2
 80094ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	681a      	ldr	r2, [r3, #0]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80094c0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	68db      	ldr	r3, [r3, #12]
 80094c6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80094ca:	d902      	bls.n	80094d2 <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80094cc:	2300      	movs	r3, #0
 80094ce:	60fb      	str	r3, [r7, #12]
 80094d0:	e002      	b.n	80094d8 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80094d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80094d6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	68db      	ldr	r3, [r3, #12]
 80094dc:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80094e0:	d007      	beq.n	80094f2 <HAL_SPI_Init+0x9a>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	68db      	ldr	r3, [r3, #12]
 80094e6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80094ea:	d002      	beq.n	80094f2 <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2200      	movs	r2, #0
 80094f0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	689b      	ldr	r3, [r3, #8]
 80094fe:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009502:	431a      	orrs	r2, r3
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	691b      	ldr	r3, [r3, #16]
 8009508:	f003 0302 	and.w	r3, r3, #2
 800950c:	431a      	orrs	r2, r3
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	695b      	ldr	r3, [r3, #20]
 8009512:	f003 0301 	and.w	r3, r3, #1
 8009516:	431a      	orrs	r2, r3
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	699b      	ldr	r3, [r3, #24]
 800951c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009520:	431a      	orrs	r2, r3
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	69db      	ldr	r3, [r3, #28]
 8009526:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800952a:	431a      	orrs	r2, r3
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6a1b      	ldr	r3, [r3, #32]
 8009530:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009534:	ea42 0103 	orr.w	r1, r2, r3
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800953c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	430a      	orrs	r2, r1
 8009546:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800954c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009550:	d11b      	bne.n	800958a <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009556:	2b00      	cmp	r3, #0
 8009558:	d10b      	bne.n	8009572 <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	68db      	ldr	r3, [r3, #12]
 800955e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009562:	d903      	bls.n	800956c <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2202      	movs	r2, #2
 8009568:	631a      	str	r2, [r3, #48]	@ 0x30
 800956a:	e002      	b.n	8009572 <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	631a      	str	r2, [r3, #48]	@ 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009576:	2b02      	cmp	r3, #2
 8009578:	d107      	bne.n	800958a <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	681a      	ldr	r2, [r3, #0]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009588:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	699b      	ldr	r3, [r3, #24]
 800958e:	0c1b      	lsrs	r3, r3, #16
 8009590:	f003 0204 	and.w	r2, r3, #4
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009598:	f003 0310 	and.w	r3, r3, #16
 800959c:	431a      	orrs	r2, r3
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095a2:	f003 0308 	and.w	r3, r3, #8
 80095a6:	431a      	orrs	r2, r3
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	68db      	ldr	r3, [r3, #12]
 80095ac:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80095b0:	ea42 0103 	orr.w	r1, r2, r3
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	430a      	orrs	r2, r1
 80095c0:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80095ca:	d105      	bne.n	80095d8 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	b292      	uxth	r2, r2
 80095d6:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	69da      	ldr	r2, [r3, #28]
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80095e6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2200      	movs	r2, #0
 80095ec:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2201      	movs	r2, #1
 80095f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80095f6:	2300      	movs	r3, #0
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	3710      	adds	r7, #16
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}

08009600 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8009600:	b480      	push	{r7}
 8009602:	b085      	sub	sp, #20
 8009604:	af00      	add	r7, sp, #0
 8009606:	60f8      	str	r0, [r7, #12]
 8009608:	60b9      	str	r1, [r7, #8]
 800960a:	4613      	mov	r3, r2
 800960c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d002      	beq.n	800961a <HAL_SPI_Transmit_IT+0x1a>
 8009614:	88fb      	ldrh	r3, [r7, #6]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d101      	bne.n	800961e <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 800961a:	2301      	movs	r3, #1
 800961c:	e082      	b.n	8009724 <HAL_SPI_Transmit_IT+0x124>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009624:	b2db      	uxtb	r3, r3
 8009626:	2b01      	cmp	r3, #1
 8009628:	d001      	beq.n	800962e <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 800962a:	2302      	movs	r3, #2
 800962c:	e07a      	b.n	8009724 <HAL_SPI_Transmit_IT+0x124>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009634:	2b01      	cmp	r3, #1
 8009636:	d101      	bne.n	800963c <HAL_SPI_Transmit_IT+0x3c>
 8009638:	2302      	movs	r3, #2
 800963a:	e073      	b.n	8009724 <HAL_SPI_Transmit_IT+0x124>
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2201      	movs	r2, #1
 8009640:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2203      	movs	r2, #3
 8009648:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	2200      	movs	r2, #0
 8009650:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	68ba      	ldr	r2, [r7, #8]
 8009656:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	88fa      	ldrh	r2, [r7, #6]
 800965c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	88fa      	ldrh	r2, [r7, #6]
 8009662:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	2200      	movs	r2, #0
 8009668:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2200      	movs	r2, #0
 800966e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	2200      	movs	r2, #0
 8009676:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	2200      	movs	r2, #0
 800967e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	68db      	ldr	r3, [r3, #12]
 8009684:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009688:	d903      	bls.n	8009692 <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	4a28      	ldr	r2, [pc, #160]	@ (8009730 <HAL_SPI_Transmit_IT+0x130>)
 800968e:	651a      	str	r2, [r3, #80]	@ 0x50
 8009690:	e002      	b.n	8009698 <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	4a27      	ldr	r2, [pc, #156]	@ (8009734 <HAL_SPI_Transmit_IT+0x134>)
 8009696:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	689b      	ldr	r3, [r3, #8]
 800969c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096a0:	d10f      	bne.n	80096c2 <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	681a      	ldr	r2, [r3, #0]
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80096b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	681a      	ldr	r2, [r3, #0]
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80096c0:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80096ca:	d10f      	bne.n	80096ec <HAL_SPI_Transmit_IT+0xec>
  {
    SPI_RESET_CRC(hspi);
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	681a      	ldr	r2, [r3, #0]
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80096da:	601a      	str	r2, [r3, #0]
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	681a      	ldr	r2, [r3, #0]
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80096ea:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096f6:	2b40      	cmp	r3, #64	@ 0x40
 80096f8:	d007      	beq.n	800970a <HAL_SPI_Transmit_IT+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	681a      	ldr	r2, [r3, #0]
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009708:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2200      	movs	r2, #0
 800970e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	685a      	ldr	r2, [r3, #4]
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 8009720:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009722:	2300      	movs	r3, #0
}
 8009724:	4618      	mov	r0, r3
 8009726:	3714      	adds	r7, #20
 8009728:	46bd      	mov	sp, r7
 800972a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972e:	4770      	bx	lr
 8009730:	0800a7e1 	.word	0x0800a7e1
 8009734:	0800a781 	.word	0x0800a781

08009738 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b084      	sub	sp, #16
 800973c:	af00      	add	r7, sp, #0
 800973e:	60f8      	str	r0, [r7, #12]
 8009740:	60b9      	str	r1, [r7, #8]
 8009742:	4613      	mov	r3, r2
 8009744:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800974c:	b2db      	uxtb	r3, r3
 800974e:	2b01      	cmp	r3, #1
 8009750:	d001      	beq.n	8009756 <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8009752:	2302      	movs	r3, #2
 8009754:	e0ba      	b.n	80098cc <HAL_SPI_Receive_IT+0x194>
  }

  if ((pData == NULL) || (Size == 0U))
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d002      	beq.n	8009762 <HAL_SPI_Receive_IT+0x2a>
 800975c:	88fb      	ldrh	r3, [r7, #6]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d101      	bne.n	8009766 <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 8009762:	2301      	movs	r3, #1
 8009764:	e0b2      	b.n	80098cc <HAL_SPI_Receive_IT+0x194>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	689b      	ldr	r3, [r3, #8]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d110      	bne.n	8009790 <HAL_SPI_Receive_IT+0x58>
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009776:	d10b      	bne.n	8009790 <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2204      	movs	r2, #4
 800977c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8009780:	88fb      	ldrh	r3, [r7, #6]
 8009782:	68ba      	ldr	r2, [r7, #8]
 8009784:	68b9      	ldr	r1, [r7, #8]
 8009786:	68f8      	ldr	r0, [r7, #12]
 8009788:	f000 f8a8 	bl	80098dc <HAL_SPI_TransmitReceive_IT>
 800978c:	4603      	mov	r3, r0
 800978e:	e09d      	b.n	80098cc <HAL_SPI_Receive_IT+0x194>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009796:	2b01      	cmp	r3, #1
 8009798:	d101      	bne.n	800979e <HAL_SPI_Receive_IT+0x66>
 800979a:	2302      	movs	r3, #2
 800979c:	e096      	b.n	80098cc <HAL_SPI_Receive_IT+0x194>
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2201      	movs	r2, #1
 80097a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	2204      	movs	r2, #4
 80097aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2200      	movs	r2, #0
 80097b2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	68ba      	ldr	r2, [r7, #8]
 80097b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	88fa      	ldrh	r2, [r7, #6]
 80097be:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	88fa      	ldrh	r2, [r7, #6]
 80097c6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2200      	movs	r2, #0
 80097ce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2200      	movs	r2, #0
 80097d4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2200      	movs	r2, #0
 80097da:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2200      	movs	r2, #0
 80097e0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	68db      	ldr	r3, [r3, #12]
 80097e6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80097ea:	d90b      	bls.n	8009804 <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	685a      	ldr	r2, [r3, #4]
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80097fa:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	4a35      	ldr	r2, [pc, #212]	@ (80098d4 <HAL_SPI_Receive_IT+0x19c>)
 8009800:	64da      	str	r2, [r3, #76]	@ 0x4c
 8009802:	e00a      	b.n	800981a <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	685a      	ldr	r2, [r3, #4]
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009812:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	4a30      	ldr	r2, [pc, #192]	@ (80098d8 <HAL_SPI_Receive_IT+0x1a0>)
 8009818:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	689b      	ldr	r3, [r3, #8]
 800981e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009822:	d10f      	bne.n	8009844 <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	681a      	ldr	r2, [r3, #0]
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009832:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	681a      	ldr	r2, [r3, #0]
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009842:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009848:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800984c:	d11f      	bne.n	800988e <HAL_SPI_Receive_IT+0x156>
  {
    hspi->CRCSize = 1U;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2201      	movs	r2, #1
 8009852:	649a      	str	r2, [r3, #72]	@ 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	68db      	ldr	r3, [r3, #12]
 8009858:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800985c:	d806      	bhi.n	800986c <HAL_SPI_Receive_IT+0x134>
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009862:	2b02      	cmp	r3, #2
 8009864:	d102      	bne.n	800986c <HAL_SPI_Receive_IT+0x134>
    {
      hspi->CRCSize = 2U;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	2202      	movs	r2, #2
 800986a:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    SPI_RESET_CRC(hspi);
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	681a      	ldr	r2, [r3, #0]
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800987a:	601a      	str	r2, [r3, #0]
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	681a      	ldr	r2, [r3, #0]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800988a:	601a      	str	r2, [r3, #0]
 800988c:	e002      	b.n	8009894 <HAL_SPI_Receive_IT+0x15c>
  }
  else
  {
    hspi->CRCSize = 0U;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	2200      	movs	r2, #0
 8009892:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800989e:	2b40      	cmp	r3, #64	@ 0x40
 80098a0:	d007      	beq.n	80098b2 <HAL_SPI_Receive_IT+0x17a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	681a      	ldr	r2, [r3, #0]
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80098b0:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2200      	movs	r2, #0
 80098b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	685a      	ldr	r2, [r3, #4]
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80098c8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80098ca:	2300      	movs	r3, #0
}
 80098cc:	4618      	mov	r0, r3
 80098ce:	3710      	adds	r7, #16
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}
 80098d4:	0800a6f9 	.word	0x0800a6f9
 80098d8:	0800a639 	.word	0x0800a639

080098dc <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 80098dc:	b480      	push	{r7}
 80098de:	b087      	sub	sp, #28
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	60f8      	str	r0, [r7, #12]
 80098e4:	60b9      	str	r1, [r7, #8]
 80098e6:	607a      	str	r2, [r7, #4]
 80098e8:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80098f0:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	685b      	ldr	r3, [r3, #4]
 80098f6:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80098f8:	7dfb      	ldrb	r3, [r7, #23]
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	d00c      	beq.n	8009918 <HAL_SPI_TransmitReceive_IT+0x3c>
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009904:	d106      	bne.n	8009914 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	689b      	ldr	r3, [r3, #8]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d102      	bne.n	8009914 <HAL_SPI_TransmitReceive_IT+0x38>
 800990e:	7dfb      	ldrb	r3, [r7, #23]
 8009910:	2b04      	cmp	r3, #4
 8009912:	d001      	beq.n	8009918 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009914:	2302      	movs	r3, #2
 8009916:	e0a5      	b.n	8009a64 <HAL_SPI_TransmitReceive_IT+0x188>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d005      	beq.n	800992a <HAL_SPI_TransmitReceive_IT+0x4e>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d002      	beq.n	800992a <HAL_SPI_TransmitReceive_IT+0x4e>
 8009924:	887b      	ldrh	r3, [r7, #2]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d101      	bne.n	800992e <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 800992a:	2301      	movs	r3, #1
 800992c:	e09a      	b.n	8009a64 <HAL_SPI_TransmitReceive_IT+0x188>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009934:	2b01      	cmp	r3, #1
 8009936:	d101      	bne.n	800993c <HAL_SPI_TransmitReceive_IT+0x60>
 8009938:	2302      	movs	r3, #2
 800993a:	e093      	b.n	8009a64 <HAL_SPI_TransmitReceive_IT+0x188>
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	2201      	movs	r2, #1
 8009940:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800994a:	b2db      	uxtb	r3, r3
 800994c:	2b04      	cmp	r3, #4
 800994e:	d003      	beq.n	8009958 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2205      	movs	r2, #5
 8009954:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2200      	movs	r2, #0
 800995c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	68ba      	ldr	r2, [r7, #8]
 8009962:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	887a      	ldrh	r2, [r7, #2]
 8009968:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	887a      	ldrh	r2, [r7, #2]
 800996e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	687a      	ldr	r2, [r7, #4]
 8009974:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	887a      	ldrh	r2, [r7, #2]
 800997a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	887a      	ldrh	r2, [r7, #2]
 8009982:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	68db      	ldr	r3, [r3, #12]
 800998a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800998e:	d906      	bls.n	800999e <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	4a37      	ldr	r2, [pc, #220]	@ (8009a70 <HAL_SPI_TransmitReceive_IT+0x194>)
 8009994:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	4a36      	ldr	r2, [pc, #216]	@ (8009a74 <HAL_SPI_TransmitReceive_IT+0x198>)
 800999a:	651a      	str	r2, [r3, #80]	@ 0x50
 800999c:	e005      	b.n	80099aa <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	4a35      	ldr	r2, [pc, #212]	@ (8009a78 <HAL_SPI_TransmitReceive_IT+0x19c>)
 80099a2:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	4a35      	ldr	r2, [pc, #212]	@ (8009a7c <HAL_SPI_TransmitReceive_IT+0x1a0>)
 80099a8:	651a      	str	r2, [r3, #80]	@ 0x50
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099b2:	d11f      	bne.n	80099f4 <HAL_SPI_TransmitReceive_IT+0x118>
  {
    hspi->CRCSize = 1U;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2201      	movs	r2, #1
 80099b8:	649a      	str	r2, [r3, #72]	@ 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	68db      	ldr	r3, [r3, #12]
 80099be:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80099c2:	d806      	bhi.n	80099d2 <HAL_SPI_TransmitReceive_IT+0xf6>
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099c8:	2b02      	cmp	r3, #2
 80099ca:	d102      	bne.n	80099d2 <HAL_SPI_TransmitReceive_IT+0xf6>
    {
      hspi->CRCSize = 2U;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	2202      	movs	r2, #2
 80099d0:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    SPI_RESET_CRC(hspi);
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	681a      	ldr	r2, [r3, #0]
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80099e0:	601a      	str	r2, [r3, #0]
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	681a      	ldr	r2, [r3, #0]
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80099f0:	601a      	str	r2, [r3, #0]
 80099f2:	e002      	b.n	80099fa <HAL_SPI_TransmitReceive_IT+0x11e>
  }
  else
  {
    hspi->CRCSize = 0U;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	2200      	movs	r2, #0
 80099f8:	649a      	str	r2, [r3, #72]	@ 0x48
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	68db      	ldr	r3, [r3, #12]
 80099fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009a02:	d802      	bhi.n	8009a0a <HAL_SPI_TransmitReceive_IT+0x12e>
 8009a04:	887b      	ldrh	r3, [r7, #2]
 8009a06:	2b01      	cmp	r3, #1
 8009a08:	d908      	bls.n	8009a1c <HAL_SPI_TransmitReceive_IT+0x140>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	685a      	ldr	r2, [r3, #4]
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009a18:	605a      	str	r2, [r3, #4]
 8009a1a:	e007      	b.n	8009a2c <HAL_SPI_TransmitReceive_IT+0x150>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	685a      	ldr	r2, [r3, #4]
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009a2a:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a36:	2b40      	cmp	r3, #64	@ 0x40
 8009a38:	d007      	beq.n	8009a4a <HAL_SPI_TransmitReceive_IT+0x16e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	681a      	ldr	r2, [r3, #0]
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009a48:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	685a      	ldr	r2, [r3, #4]
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8009a60:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009a62:	2300      	movs	r3, #0
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	371c      	adds	r7, #28
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6e:	4770      	bx	lr
 8009a70:	0800a4c1 	.word	0x0800a4c1
 8009a74:	0800a571 	.word	0x0800a571
 8009a78:	0800a2c9 	.word	0x0800a2c9
 8009a7c:	0800a405 	.word	0x0800a405

08009a80 <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b08a      	sub	sp, #40	@ 0x28
 8009a84:	af02      	add	r7, sp, #8
 8009a86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8009a88:	2300      	movs	r3, #0
 8009a8a:	77fb      	strb	r3, [r7, #31]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8009a8c:	4b88      	ldr	r3, [pc, #544]	@ (8009cb0 <HAL_SPI_Abort+0x230>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a88      	ldr	r2, [pc, #544]	@ (8009cb4 <HAL_SPI_Abort+0x234>)
 8009a92:	fba2 2303 	umull	r2, r3, r2, r3
 8009a96:	0a5b      	lsrs	r3, r3, #9
 8009a98:	2264      	movs	r2, #100	@ 0x64
 8009a9a:	fb02 f303 	mul.w	r3, r2, r3
 8009a9e:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	685a      	ldr	r2, [r3, #4]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f022 0220 	bic.w	r2, r2, #32
 8009ab2:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	685b      	ldr	r3, [r3, #4]
 8009aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009abe:	2b80      	cmp	r3, #128	@ 0x80
 8009ac0:	d117      	bne.n	8009af2 <HAL_SPI_Abort+0x72>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	4a7c      	ldr	r2, [pc, #496]	@ (8009cb8 <HAL_SPI_Abort+0x238>)
 8009ac6:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8009ac8:	69bb      	ldr	r3, [r7, #24]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d106      	bne.n	8009adc <HAL_SPI_Abort+0x5c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ad2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8009ada:	e008      	b.n	8009aee <HAL_SPI_Abort+0x6e>
      }
      count--;
 8009adc:	69bb      	ldr	r3, [r7, #24]
 8009ade:	3b01      	subs	r3, #1
 8009ae0:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009ae8:	b2db      	uxtb	r3, r3
 8009aea:	2b07      	cmp	r3, #7
 8009aec:	d1ec      	bne.n	8009ac8 <HAL_SPI_Abort+0x48>
    /* Reset Timeout Counter */
    count = resetcount;
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009afc:	2b40      	cmp	r3, #64	@ 0x40
 8009afe:	d117      	bne.n	8009b30 <HAL_SPI_Abort+0xb0>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	4a6e      	ldr	r2, [pc, #440]	@ (8009cbc <HAL_SPI_Abort+0x23c>)
 8009b04:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d106      	bne.n	8009b1a <HAL_SPI_Abort+0x9a>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b10:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8009b18:	e008      	b.n	8009b2c <HAL_SPI_Abort+0xac>
      }
      count--;
 8009b1a:	69bb      	ldr	r3, [r7, #24]
 8009b1c:	3b01      	subs	r3, #1
 8009b1e:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009b26:	b2db      	uxtb	r3, r3
 8009b28:	2b07      	cmp	r3, #7
 8009b2a:	d1ec      	bne.n	8009b06 <HAL_SPI_Abort+0x86>
    /* Reset Timeout Counter */
    count = resetcount;
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	685b      	ldr	r3, [r3, #4]
 8009b36:	f003 0302 	and.w	r3, r3, #2
 8009b3a:	2b02      	cmp	r3, #2
 8009b3c:	d141      	bne.n	8009bc2 <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d03d      	beq.n	8009bc2 <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b52:	4618      	mov	r0, r3
 8009b54:	f7fa f89c 	bl	8003c90 <HAL_DMA_Abort>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d002      	beq.n	8009b64 <HAL_SPI_Abort+0xe4>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2240      	movs	r2, #64	@ 0x40
 8009b62:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	685a      	ldr	r2, [r3, #4]
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f022 0202 	bic.w	r2, r2, #2
 8009b72:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8009b74:	f7f8 fd8c 	bl	8002690 <HAL_GetTick>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	2164      	movs	r1, #100	@ 0x64
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 fff8 	bl	800ab74 <SPI_EndRxTxTransaction>
 8009b84:	4603      	mov	r3, r0
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d002      	beq.n	8009b90 <HAL_SPI_Abort+0x110>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2240      	movs	r2, #64	@ 0x40
 8009b8e:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	681a      	ldr	r2, [r3, #0]
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009b9e:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8009ba0:	f7f8 fd76 	bl	8002690 <HAL_GetTick>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	9300      	str	r3, [sp, #0]
 8009ba8:	2364      	movs	r3, #100	@ 0x64
 8009baa:	2200      	movs	r2, #0
 8009bac:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f000 fecd 	bl	800a950 <SPI_WaitFifoStateUntilTimeout>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d002      	beq.n	8009bc2 <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2240      	movs	r2, #64	@ 0x40
 8009bc0:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	685b      	ldr	r3, [r3, #4]
 8009bc8:	f003 0301 	and.w	r3, r3, #1
 8009bcc:	2b01      	cmp	r3, #1
 8009bce:	d143      	bne.n	8009c58 <HAL_SPI_Abort+0x1d8>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d03f      	beq.n	8009c58 <HAL_SPI_Abort+0x1d8>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bdc:	2200      	movs	r2, #0
 8009bde:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009be4:	4618      	mov	r0, r3
 8009be6:	f7fa f853 	bl	8003c90 <HAL_DMA_Abort>
 8009bea:	4603      	mov	r3, r0
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d002      	beq.n	8009bf6 <HAL_SPI_Abort+0x176>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2240      	movs	r2, #64	@ 0x40
 8009bf4:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	681a      	ldr	r2, [r3, #0]
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c04:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8009c06:	f7f8 fd43 	bl	8002690 <HAL_GetTick>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	9300      	str	r3, [sp, #0]
 8009c0e:	2364      	movs	r3, #100	@ 0x64
 8009c10:	2200      	movs	r2, #0
 8009c12:	2180      	movs	r1, #128	@ 0x80
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f000 fe13 	bl	800a840 <SPI_WaitFlagStateUntilTimeout>
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d002      	beq.n	8009c26 <HAL_SPI_Abort+0x1a6>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2240      	movs	r2, #64	@ 0x40
 8009c24:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8009c26:	f7f8 fd33 	bl	8002690 <HAL_GetTick>
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	9300      	str	r3, [sp, #0]
 8009c2e:	2364      	movs	r3, #100	@ 0x64
 8009c30:	2200      	movs	r2, #0
 8009c32:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	f000 fe8a 	bl	800a950 <SPI_WaitFifoStateUntilTimeout>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d002      	beq.n	8009c48 <HAL_SPI_Abort+0x1c8>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2240      	movs	r2, #64	@ 0x40
 8009c46:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	685a      	ldr	r2, [r3, #4]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f022 0201 	bic.w	r2, r2, #1
 8009c56:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2200      	movs	r2, #0
 8009c64:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c6a:	2b40      	cmp	r3, #64	@ 0x40
 8009c6c:	d102      	bne.n	8009c74 <HAL_SPI_Abort+0x1f4>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8009c6e:	2301      	movs	r3, #1
 8009c70:	77fb      	strb	r3, [r7, #31]
 8009c72:	e002      	b.n	8009c7a <HAL_SPI_Abort+0x1fa>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2200      	movs	r2, #0
 8009c78:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	613b      	str	r3, [r7, #16]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	68db      	ldr	r3, [r3, #12]
 8009c84:	613b      	str	r3, [r7, #16]
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	689b      	ldr	r3, [r3, #8]
 8009c8c:	613b      	str	r3, [r7, #16]
 8009c8e:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009c90:	2300      	movs	r3, #0
 8009c92:	60fb      	str	r3, [r7, #12]
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	689b      	ldr	r3, [r3, #8]
 8009c9a:	60fb      	str	r3, [r7, #12]
 8009c9c:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2201      	movs	r2, #1
 8009ca2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return errorcode;
 8009ca6:	7ffb      	ldrb	r3, [r7, #31]
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	3720      	adds	r7, #32
 8009cac:	46bd      	mov	sp, r7
 8009cae:	bd80      	pop	{r7, pc}
 8009cb0:	20000000 	.word	0x20000000
 8009cb4:	057619f1 	.word	0x057619f1
 8009cb8:	0800aecd 	.word	0x0800aecd
 8009cbc:	0800ae0d 	.word	0x0800ae0d

08009cc0 <HAL_SPI_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b088      	sub	sp, #32
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt ;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	77fb      	strb	r3, [r7, #31]
  abortcplt = 1U;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	61bb      	str	r3, [r7, #24]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8009cd0:	4b72      	ldr	r3, [pc, #456]	@ (8009e9c <HAL_SPI_Abort_IT+0x1dc>)
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	4a72      	ldr	r2, [pc, #456]	@ (8009ea0 <HAL_SPI_Abort_IT+0x1e0>)
 8009cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8009cda:	0a5b      	lsrs	r3, r3, #9
 8009cdc:	2264      	movs	r2, #100	@ 0x64
 8009cde:	fb02 f303 	mul.w	r3, r2, r3
 8009ce2:	613b      	str	r3, [r7, #16]
  count = resetcount;
 8009ce4:	693b      	ldr	r3, [r7, #16]
 8009ce6:	617b      	str	r3, [r7, #20]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	685a      	ldr	r2, [r3, #4]
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f022 0220 	bic.w	r2, r2, #32
 8009cf6:	605a      	str	r2, [r3, #4]

  /* Change Rx and Tx Irq Handler to Disable TXEIE, RXNEIE and ERRIE interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	685b      	ldr	r3, [r3, #4]
 8009cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d02:	2b80      	cmp	r3, #128	@ 0x80
 8009d04:	d117      	bne.n	8009d36 <HAL_SPI_Abort_IT+0x76>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	4a66      	ldr	r2, [pc, #408]	@ (8009ea4 <HAL_SPI_Abort_IT+0x1e4>)
 8009d0a:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d106      	bne.n	8009d20 <HAL_SPI_Abort_IT+0x60>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d16:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8009d1e:	e008      	b.n	8009d32 <HAL_SPI_Abort_IT+0x72>
      }
      count--;
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	3b01      	subs	r3, #1
 8009d24:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009d2c:	b2db      	uxtb	r3, r3
 8009d2e:	2b07      	cmp	r3, #7
 8009d30:	d1ec      	bne.n	8009d0c <HAL_SPI_Abort_IT+0x4c>
    /* Reset Timeout Counter */
    count = resetcount;
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	617b      	str	r3, [r7, #20]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	685b      	ldr	r3, [r3, #4]
 8009d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d40:	2b40      	cmp	r3, #64	@ 0x40
 8009d42:	d117      	bne.n	8009d74 <HAL_SPI_Abort_IT+0xb4>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	4a58      	ldr	r2, [pc, #352]	@ (8009ea8 <HAL_SPI_Abort_IT+0x1e8>)
 8009d48:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d106      	bne.n	8009d5e <HAL_SPI_Abort_IT+0x9e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d54:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8009d5c:	e008      	b.n	8009d70 <HAL_SPI_Abort_IT+0xb0>
      }
      count--;
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	3b01      	subs	r3, #1
 8009d62:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009d6a:	b2db      	uxtb	r3, r3
 8009d6c:	2b07      	cmp	r3, #7
 8009d6e:	d1ec      	bne.n	8009d4a <HAL_SPI_Abort_IT+0x8a>
    /* Reset Timeout Counter */
    count = resetcount;
 8009d70:	693b      	ldr	r3, [r7, #16]
 8009d72:	617b      	str	r3, [r7, #20]
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (hspi->hdmatx != NULL)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d00f      	beq.n	8009d9c <HAL_SPI_Abort_IT+0xdc>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	685b      	ldr	r3, [r3, #4]
 8009d82:	f003 0302 	and.w	r3, r3, #2
 8009d86:	2b02      	cmp	r3, #2
 8009d88:	d104      	bne.n	8009d94 <HAL_SPI_Abort_IT+0xd4>
    {
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d8e:	4a47      	ldr	r2, [pc, #284]	@ (8009eac <HAL_SPI_Abort_IT+0x1ec>)
 8009d90:	651a      	str	r2, [r3, #80]	@ 0x50
 8009d92:	e003      	b.n	8009d9c <HAL_SPI_Abort_IT+0xdc>
    }
    else
    {
      hspi->hdmatx->XferAbortCallback = NULL;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d98:	2200      	movs	r2, #0
 8009d9a:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (hspi->hdmarx != NULL)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d00f      	beq.n	8009dc4 <HAL_SPI_Abort_IT+0x104>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	685b      	ldr	r3, [r3, #4]
 8009daa:	f003 0301 	and.w	r3, r3, #1
 8009dae:	2b01      	cmp	r3, #1
 8009db0:	d104      	bne.n	8009dbc <HAL_SPI_Abort_IT+0xfc>
    {
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009db6:	4a3e      	ldr	r2, [pc, #248]	@ (8009eb0 <HAL_SPI_Abort_IT+0x1f0>)
 8009db8:	651a      	str	r2, [r3, #80]	@ 0x50
 8009dba:	e003      	b.n	8009dc4 <HAL_SPI_Abort_IT+0x104>
    }
    else
    {
      hspi->hdmarx->XferAbortCallback = NULL;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	f003 0302 	and.w	r3, r3, #2
 8009dce:	2b02      	cmp	r3, #2
 8009dd0:	d115      	bne.n	8009dfe <HAL_SPI_Abort_IT+0x13e>
  {
    /* Abort the SPI DMA Tx Stream/Channel */
    if (hspi->hdmatx != NULL)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d011      	beq.n	8009dfe <HAL_SPI_Abort_IT+0x13e>
    {
      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dde:	4618      	mov	r0, r3
 8009de0:	f7f9 ffc6 	bl	8003d70 <HAL_DMA_Abort_IT>
 8009de4:	4603      	mov	r3, r0
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d007      	beq.n	8009dfa <HAL_SPI_Abort_IT+0x13a>
      {
        hspi->hdmatx->XferAbortCallback = NULL;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dee:	2200      	movs	r2, #0
 8009df0:	651a      	str	r2, [r3, #80]	@ 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2240      	movs	r2, #64	@ 0x40
 8009df6:	661a      	str	r2, [r3, #96]	@ 0x60
 8009df8:	e001      	b.n	8009dfe <HAL_SPI_Abort_IT+0x13e>
      }
      else
      {
        abortcplt = 0U;
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	61bb      	str	r3, [r7, #24]
      }
    }
  }
  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	685b      	ldr	r3, [r3, #4]
 8009e04:	f003 0301 	and.w	r3, r3, #1
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	d115      	bne.n	8009e38 <HAL_SPI_Abort_IT+0x178>
  {
    /* Abort the SPI DMA Rx Stream/Channel */
    if (hspi->hdmarx != NULL)
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d011      	beq.n	8009e38 <HAL_SPI_Abort_IT+0x178>
    {
      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e18:	4618      	mov	r0, r3
 8009e1a:	f7f9 ffa9 	bl	8003d70 <HAL_DMA_Abort_IT>
 8009e1e:	4603      	mov	r3, r0
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d007      	beq.n	8009e34 <HAL_SPI_Abort_IT+0x174>
      {
        hspi->hdmarx->XferAbortCallback = NULL;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e28:	2200      	movs	r2, #0
 8009e2a:	651a      	str	r2, [r3, #80]	@ 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2240      	movs	r2, #64	@ 0x40
 8009e30:	661a      	str	r2, [r3, #96]	@ 0x60
 8009e32:	e001      	b.n	8009e38 <HAL_SPI_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
 8009e34:	2300      	movs	r3, #0
 8009e36:	61bb      	str	r3, [r7, #24]
      }
    }
  }

  if (abortcplt == 1U)
 8009e38:	69bb      	ldr	r3, [r7, #24]
 8009e3a:	2b01      	cmp	r3, #1
 8009e3c:	d129      	bne.n	8009e92 <HAL_SPI_Abort_IT+0x1d2>
  {
    /* Reset Tx and Rx transfer counters */
    hspi->RxXferCount = 0U;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2200      	movs	r2, #0
 8009e42:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->TxXferCount = 0U;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	87da      	strh	r2, [r3, #62]	@ 0x3e

    /* Check error during Abort procedure */
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e50:	2b40      	cmp	r3, #64	@ 0x40
 8009e52:	d102      	bne.n	8009e5a <HAL_SPI_Abort_IT+0x19a>
    {
      /* return HAL_Error in case of error during Abort procedure */
      errorcode = HAL_ERROR;
 8009e54:	2301      	movs	r3, #1
 8009e56:	77fb      	strb	r3, [r7, #31]
 8009e58:	e002      	b.n	8009e60 <HAL_SPI_Abort_IT+0x1a0>
    }
    else
    {
      /* Reset errorCode */
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear the Error flags in the SR register */
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009e60:	2300      	movs	r3, #0
 8009e62:	60fb      	str	r3, [r7, #12]
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	68db      	ldr	r3, [r3, #12]
 8009e6a:	60fb      	str	r3, [r7, #12]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	689b      	ldr	r3, [r3, #8]
 8009e72:	60fb      	str	r3, [r7, #12]
 8009e74:	68fb      	ldr	r3, [r7, #12]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009e76:	2300      	movs	r3, #0
 8009e78:	60bb      	str	r3, [r7, #8]
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	689b      	ldr	r3, [r3, #8]
 8009e80:	60bb      	str	r3, [r7, #8]
 8009e82:	68bb      	ldr	r3, [r7, #8]

    /* Restore hspi->State to Ready */
    hspi->State = HAL_SPI_STATE_READY;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2201      	movs	r2, #1
 8009e88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->AbortCpltCallback(hspi);
#else
    HAL_SPI_AbortCpltCallback(hspi);
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f000 f91b 	bl	800a0c8 <HAL_SPI_AbortCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  return errorcode;
 8009e92:	7ffb      	ldrb	r3, [r7, #31]
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3720      	adds	r7, #32
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}
 8009e9c:	20000000 	.word	0x20000000
 8009ea0:	057619f1 	.word	0x057619f1
 8009ea4:	0800aecd 	.word	0x0800aecd
 8009ea8:	0800ae0d 	.word	0x0800ae0d
 8009eac:	0800a107 	.word	0x0800a107
 8009eb0:	0800a1e5 	.word	0x0800a1e5

08009eb4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b088      	sub	sp, #32
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	685b      	ldr	r3, [r3, #4]
 8009ec2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009ecc:	69bb      	ldr	r3, [r7, #24]
 8009ece:	099b      	lsrs	r3, r3, #6
 8009ed0:	f003 0301 	and.w	r3, r3, #1
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d10f      	bne.n	8009ef8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009ed8:	69bb      	ldr	r3, [r7, #24]
 8009eda:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d00a      	beq.n	8009ef8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009ee2:	69fb      	ldr	r3, [r7, #28]
 8009ee4:	099b      	lsrs	r3, r3, #6
 8009ee6:	f003 0301 	and.w	r3, r3, #1
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d004      	beq.n	8009ef8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	4798      	blx	r3
    return;
 8009ef6:	e0d7      	b.n	800a0a8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009ef8:	69bb      	ldr	r3, [r7, #24]
 8009efa:	085b      	lsrs	r3, r3, #1
 8009efc:	f003 0301 	and.w	r3, r3, #1
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d00a      	beq.n	8009f1a <HAL_SPI_IRQHandler+0x66>
 8009f04:	69fb      	ldr	r3, [r7, #28]
 8009f06:	09db      	lsrs	r3, r3, #7
 8009f08:	f003 0301 	and.w	r3, r3, #1
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d004      	beq.n	8009f1a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	4798      	blx	r3
    return;
 8009f18:	e0c6      	b.n	800a0a8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009f1a:	69bb      	ldr	r3, [r7, #24]
 8009f1c:	095b      	lsrs	r3, r3, #5
 8009f1e:	f003 0301 	and.w	r3, r3, #1
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d10c      	bne.n	8009f40 <HAL_SPI_IRQHandler+0x8c>
 8009f26:	69bb      	ldr	r3, [r7, #24]
 8009f28:	099b      	lsrs	r3, r3, #6
 8009f2a:	f003 0301 	and.w	r3, r3, #1
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d106      	bne.n	8009f40 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009f32:	69bb      	ldr	r3, [r7, #24]
 8009f34:	0a1b      	lsrs	r3, r3, #8
 8009f36:	f003 0301 	and.w	r3, r3, #1
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	f000 80b4 	beq.w	800a0a8 <HAL_SPI_IRQHandler+0x1f4>
 8009f40:	69fb      	ldr	r3, [r7, #28]
 8009f42:	095b      	lsrs	r3, r3, #5
 8009f44:	f003 0301 	and.w	r3, r3, #1
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	f000 80ad 	beq.w	800a0a8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009f4e:	69bb      	ldr	r3, [r7, #24]
 8009f50:	099b      	lsrs	r3, r3, #6
 8009f52:	f003 0301 	and.w	r3, r3, #1
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d023      	beq.n	8009fa2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009f60:	b2db      	uxtb	r3, r3
 8009f62:	2b03      	cmp	r3, #3
 8009f64:	d011      	beq.n	8009f8a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f6a:	f043 0204 	orr.w	r2, r3, #4
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009f72:	2300      	movs	r3, #0
 8009f74:	617b      	str	r3, [r7, #20]
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	68db      	ldr	r3, [r3, #12]
 8009f7c:	617b      	str	r3, [r7, #20]
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	689b      	ldr	r3, [r3, #8]
 8009f84:	617b      	str	r3, [r7, #20]
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	e00b      	b.n	8009fa2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	613b      	str	r3, [r7, #16]
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	68db      	ldr	r3, [r3, #12]
 8009f94:	613b      	str	r3, [r7, #16]
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	689b      	ldr	r3, [r3, #8]
 8009f9c:	613b      	str	r3, [r7, #16]
 8009f9e:	693b      	ldr	r3, [r7, #16]
        return;
 8009fa0:	e082      	b.n	800a0a8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009fa2:	69bb      	ldr	r3, [r7, #24]
 8009fa4:	095b      	lsrs	r3, r3, #5
 8009fa6:	f003 0301 	and.w	r3, r3, #1
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d014      	beq.n	8009fd8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009fb2:	f043 0201 	orr.w	r2, r3, #1
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009fba:	2300      	movs	r3, #0
 8009fbc:	60fb      	str	r3, [r7, #12]
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	689b      	ldr	r3, [r3, #8]
 8009fc4:	60fb      	str	r3, [r7, #12]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	681a      	ldr	r2, [r3, #0]
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009fd4:	601a      	str	r2, [r3, #0]
 8009fd6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009fd8:	69bb      	ldr	r3, [r7, #24]
 8009fda:	0a1b      	lsrs	r3, r3, #8
 8009fdc:	f003 0301 	and.w	r3, r3, #1
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d00c      	beq.n	8009ffe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009fe8:	f043 0208 	orr.w	r2, r3, #8
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	60bb      	str	r3, [r7, #8]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	689b      	ldr	r3, [r3, #8]
 8009ffa:	60bb      	str	r3, [r7, #8]
 8009ffc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a002:	2b00      	cmp	r3, #0
 800a004:	d04f      	beq.n	800a0a6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	685a      	ldr	r2, [r3, #4]
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a014:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2201      	movs	r2, #1
 800a01a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a01e:	69fb      	ldr	r3, [r7, #28]
 800a020:	f003 0302 	and.w	r3, r3, #2
 800a024:	2b00      	cmp	r3, #0
 800a026:	d104      	bne.n	800a032 <HAL_SPI_IRQHandler+0x17e>
 800a028:	69fb      	ldr	r3, [r7, #28]
 800a02a:	f003 0301 	and.w	r3, r3, #1
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d034      	beq.n	800a09c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	685a      	ldr	r2, [r3, #4]
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	f022 0203 	bic.w	r2, r2, #3
 800a040:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a046:	2b00      	cmp	r3, #0
 800a048:	d011      	beq.n	800a06e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a04e:	4a18      	ldr	r2, [pc, #96]	@ (800a0b0 <HAL_SPI_IRQHandler+0x1fc>)
 800a050:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a056:	4618      	mov	r0, r3
 800a058:	f7f9 fe8a 	bl	8003d70 <HAL_DMA_Abort_IT>
 800a05c:	4603      	mov	r3, r0
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d005      	beq.n	800a06e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a066:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a072:	2b00      	cmp	r3, #0
 800a074:	d016      	beq.n	800a0a4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a07a:	4a0d      	ldr	r2, [pc, #52]	@ (800a0b0 <HAL_SPI_IRQHandler+0x1fc>)
 800a07c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a082:	4618      	mov	r0, r3
 800a084:	f7f9 fe74 	bl	8003d70 <HAL_DMA_Abort_IT>
 800a088:	4603      	mov	r3, r0
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d00a      	beq.n	800a0a4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a092:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800a09a:	e003      	b.n	800a0a4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f000 f809 	bl	800a0b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a0a2:	e000      	b.n	800a0a6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a0a4:	bf00      	nop
    return;
 800a0a6:	bf00      	nop
  }
}
 800a0a8:	3720      	adds	r7, #32
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}
 800a0ae:	bf00      	nop
 800a0b0:	0800a0dd 	.word	0x0800a0dd

0800a0b4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b083      	sub	sp, #12
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a0bc:	bf00      	nop
 800a0be:	370c      	adds	r7, #12
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c6:	4770      	bx	lr

0800a0c8 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	b083      	sub	sp, #12
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 800a0d0:	bf00      	nop
 800a0d2:	370c      	adds	r7, #12
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0da:	4770      	bx	lr

0800a0dc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b084      	sub	sp, #16
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0e8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a0f8:	68f8      	ldr	r0, [r7, #12]
 800a0fa:	f7ff ffdb 	bl	800a0b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a0fe:	bf00      	nop
 800a100:	3710      	adds	r7, #16
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}

0800a106 <SPI_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800a106:	b580      	push	{r7, lr}
 800a108:	b088      	sub	sp, #32
 800a10a:	af02      	add	r7, sp, #8
 800a10c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a112:	617b      	str	r3, [r7, #20]

  hspi->hdmatx->XferAbortCallback = NULL;
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a118:	2200      	movs	r2, #0
 800a11a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a11c:	697b      	ldr	r3, [r7, #20]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	685a      	ldr	r2, [r3, #4]
 800a122:	697b      	ldr	r3, [r7, #20]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f022 0202 	bic.w	r2, r2, #2
 800a12a:	605a      	str	r2, [r3, #4]

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800a12c:	f7f8 fab0 	bl	8002690 <HAL_GetTick>
 800a130:	4603      	mov	r3, r0
 800a132:	461a      	mov	r2, r3
 800a134:	2164      	movs	r1, #100	@ 0x64
 800a136:	6978      	ldr	r0, [r7, #20]
 800a138:	f000 fd1c 	bl	800ab74 <SPI_EndRxTxTransaction>
 800a13c:	4603      	mov	r3, r0
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d002      	beq.n	800a148 <SPI_DMATxAbortCallback+0x42>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	2240      	movs	r2, #64	@ 0x40
 800a146:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	681a      	ldr	r2, [r3, #0]
 800a14e:	697b      	ldr	r3, [r7, #20]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a156:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800a158:	f7f8 fa9a 	bl	8002690 <HAL_GetTick>
 800a15c:	4603      	mov	r3, r0
 800a15e:	9300      	str	r3, [sp, #0]
 800a160:	2364      	movs	r3, #100	@ 0x64
 800a162:	2200      	movs	r2, #0
 800a164:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a168:	6978      	ldr	r0, [r7, #20]
 800a16a:	f000 fbf1 	bl	800a950 <SPI_WaitFifoStateUntilTimeout>
 800a16e:	4603      	mov	r3, r0
 800a170:	2b00      	cmp	r3, #0
 800a172:	d002      	beq.n	800a17a <SPI_DMATxAbortCallback+0x74>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a174:	697b      	ldr	r3, [r7, #20]
 800a176:	2240      	movs	r2, #64	@ 0x40
 800a178:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmarx != NULL)
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d004      	beq.n	800a18c <SPI_DMATxAbortCallback+0x86>
  {
    if (hspi->hdmarx->XferAbortCallback != NULL)
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a186:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d127      	bne.n	800a1dc <SPI_DMATxAbortCallback+0xd6>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 800a18c:	697b      	ldr	r3, [r7, #20]
 800a18e:	2200      	movs	r2, #0
 800a190:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800a194:	697b      	ldr	r3, [r7, #20]
 800a196:	2200      	movs	r2, #0
 800a198:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a19e:	2b40      	cmp	r3, #64	@ 0x40
 800a1a0:	d002      	beq.n	800a1a8 <SPI_DMATxAbortCallback+0xa2>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	613b      	str	r3, [r7, #16]
 800a1ac:	697b      	ldr	r3, [r7, #20]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	68db      	ldr	r3, [r3, #12]
 800a1b2:	613b      	str	r3, [r7, #16]
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	689b      	ldr	r3, [r3, #8]
 800a1ba:	613b      	str	r3, [r7, #16]
 800a1bc:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a1be:	2300      	movs	r3, #0
 800a1c0:	60fb      	str	r3, [r7, #12]
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	689b      	ldr	r3, [r3, #8]
 800a1c8:	60fb      	str	r3, [r7, #12]
 800a1ca:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	2201      	movs	r2, #1
 800a1d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 800a1d4:	6978      	ldr	r0, [r7, #20]
 800a1d6:	f7ff ff77 	bl	800a0c8 <HAL_SPI_AbortCpltCallback>
 800a1da:	e000      	b.n	800a1de <SPI_DMATxAbortCallback+0xd8>
      return;
 800a1dc:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a1de:	3718      	adds	r7, #24
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}

0800a1e4 <SPI_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b088      	sub	sp, #32
 800a1e8:	af02      	add	r7, sp, #8
 800a1ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1f0:	617b      	str	r3, [r7, #20]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	681a      	ldr	r2, [r3, #0]
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a200:	601a      	str	r2, [r3, #0]

  hspi->hdmarx->XferAbortCallback = NULL;
 800a202:	697b      	ldr	r3, [r7, #20]
 800a204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a206:	2200      	movs	r2, #0
 800a208:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Disable Rx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	685a      	ldr	r2, [r3, #4]
 800a210:	697b      	ldr	r3, [r7, #20]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f022 0201 	bic.w	r2, r2, #1
 800a218:	605a      	str	r2, [r3, #4]

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800a21a:	f7f8 fa39 	bl	8002690 <HAL_GetTick>
 800a21e:	4603      	mov	r3, r0
 800a220:	9300      	str	r3, [sp, #0]
 800a222:	2364      	movs	r3, #100	@ 0x64
 800a224:	2200      	movs	r2, #0
 800a226:	2180      	movs	r1, #128	@ 0x80
 800a228:	6978      	ldr	r0, [r7, #20]
 800a22a:	f000 fb09 	bl	800a840 <SPI_WaitFlagStateUntilTimeout>
 800a22e:	4603      	mov	r3, r0
 800a230:	2b00      	cmp	r3, #0
 800a232:	d002      	beq.n	800a23a <SPI_DMARxAbortCallback+0x56>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	2240      	movs	r2, #64	@ 0x40
 800a238:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800a23a:	f7f8 fa29 	bl	8002690 <HAL_GetTick>
 800a23e:	4603      	mov	r3, r0
 800a240:	9300      	str	r3, [sp, #0]
 800a242:	2364      	movs	r3, #100	@ 0x64
 800a244:	2200      	movs	r2, #0
 800a246:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800a24a:	6978      	ldr	r0, [r7, #20]
 800a24c:	f000 fb80 	bl	800a950 <SPI_WaitFifoStateUntilTimeout>
 800a250:	4603      	mov	r3, r0
 800a252:	2b00      	cmp	r3, #0
 800a254:	d002      	beq.n	800a25c <SPI_DMARxAbortCallback+0x78>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800a256:	697b      	ldr	r3, [r7, #20]
 800a258:	2240      	movs	r2, #64	@ 0x40
 800a25a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmatx != NULL)
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a260:	2b00      	cmp	r3, #0
 800a262:	d004      	beq.n	800a26e <SPI_DMARxAbortCallback+0x8a>
  {
    if (hspi->hdmatx->XferAbortCallback != NULL)
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d127      	bne.n	800a2be <SPI_DMARxAbortCallback+0xda>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	2200      	movs	r2, #0
 800a272:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800a276:	697b      	ldr	r3, [r7, #20]
 800a278:	2200      	movs	r2, #0
 800a27a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 800a27c:	697b      	ldr	r3, [r7, #20]
 800a27e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a280:	2b40      	cmp	r3, #64	@ 0x40
 800a282:	d002      	beq.n	800a28a <SPI_DMARxAbortCallback+0xa6>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a284:	697b      	ldr	r3, [r7, #20]
 800a286:	2200      	movs	r2, #0
 800a288:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a28a:	2300      	movs	r3, #0
 800a28c:	613b      	str	r3, [r7, #16]
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	68db      	ldr	r3, [r3, #12]
 800a294:	613b      	str	r3, [r7, #16]
 800a296:	697b      	ldr	r3, [r7, #20]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	689b      	ldr	r3, [r3, #8]
 800a29c:	613b      	str	r3, [r7, #16]
 800a29e:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	60fb      	str	r3, [r7, #12]
 800a2a4:	697b      	ldr	r3, [r7, #20]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	689b      	ldr	r3, [r3, #8]
 800a2aa:	60fb      	str	r3, [r7, #12]
 800a2ac:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 800a2ae:	697b      	ldr	r3, [r7, #20]
 800a2b0:	2201      	movs	r2, #1
 800a2b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 800a2b6:	6978      	ldr	r0, [r7, #20]
 800a2b8:	f7ff ff06 	bl	800a0c8 <HAL_SPI_AbortCpltCallback>
 800a2bc:	e000      	b.n	800a2c0 <SPI_DMARxAbortCallback+0xdc>
      return;
 800a2be:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a2c0:	3718      	adds	r7, #24
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
	...

0800a2c8 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b082      	sub	sp, #8
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a2d6:	b29b      	uxth	r3, r3
 800a2d8:	2b01      	cmp	r3, #1
 800a2da:	d923      	bls.n	800a324 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	68da      	ldr	r2, [r3, #12]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2e6:	b292      	uxth	r2, r2
 800a2e8:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2ee:	1c9a      	adds	r2, r3, #2
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a2fa:	b29b      	uxth	r3, r3
 800a2fc:	3b02      	subs	r3, #2
 800a2fe:	b29a      	uxth	r2, r3
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a30c:	b29b      	uxth	r3, r3
 800a30e:	2b01      	cmp	r3, #1
 800a310:	d11f      	bne.n	800a352 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	685a      	ldr	r2, [r3, #4]
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a320:	605a      	str	r2, [r3, #4]
 800a322:	e016      	b.n	800a352 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f103 020c 	add.w	r2, r3, #12
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a330:	7812      	ldrb	r2, [r2, #0]
 800a332:	b2d2      	uxtb	r2, r2
 800a334:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a33a:	1c5a      	adds	r2, r3, #1
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a346:	b29b      	uxth	r3, r3
 800a348:	3b01      	subs	r3, #1
 800a34a:	b29a      	uxth	r2, r3
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a358:	b29b      	uxth	r3, r3
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d120      	bne.n	800a3a0 <SPI_2linesRxISR_8BIT+0xd8>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a362:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a366:	d10b      	bne.n	800a380 <SPI_2linesRxISR_8BIT+0xb8>
    {
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	685a      	ldr	r2, [r3, #4]
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a376:	605a      	str	r2, [r3, #4]
      hspi->RxISR =  SPI_2linesRxISR_8BITCRC;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	4a0b      	ldr	r2, [pc, #44]	@ (800a3a8 <SPI_2linesRxISR_8BIT+0xe0>)
 800a37c:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 800a37e:	e00f      	b.n	800a3a0 <SPI_2linesRxISR_8BIT+0xd8>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	685a      	ldr	r2, [r3, #4]
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800a38e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a394:	b29b      	uxth	r3, r3
 800a396:	2b00      	cmp	r3, #0
 800a398:	d102      	bne.n	800a3a0 <SPI_2linesRxISR_8BIT+0xd8>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f000 fc54 	bl	800ac48 <SPI_CloseRxTx_ISR>
    }
  }
}
 800a3a0:	3708      	adds	r7, #8
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}
 800a3a6:	bf00      	nop
 800a3a8:	0800a3ad 	.word	0x0800a3ad

0800a3ac <SPI_2linesRxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b084      	sub	sp, #16
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	72fb      	strb	r3, [r7, #11]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	330c      	adds	r3, #12
 800a3be:	60fb      	str	r3, [r7, #12]
  /* Read 8bit CRC to flush Data Register */
  tmpreg8 = *ptmpreg8;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	781b      	ldrb	r3, [r3, #0]
 800a3c4:	b2db      	uxtb	r3, r3
 800a3c6:	72fb      	strb	r3, [r7, #11]
  /* To avoid GCC warning */
  UNUSED(tmpreg8);
 800a3c8:	7afb      	ldrb	r3, [r7, #11]

  hspi->CRCSize--;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3ce:	1e5a      	subs	r2, r3, #1
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Check end of the reception */
  if (hspi->CRCSize == 0U)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d10f      	bne.n	800a3fc <SPI_2linesRxISR_8BITCRC+0x50>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	685a      	ldr	r2, [r3, #4]
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800a3ea:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a3f0:	b29b      	uxth	r3, r3
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d102      	bne.n	800a3fc <SPI_2linesRxISR_8BITCRC+0x50>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 fc26 	bl	800ac48 <SPI_CloseRxTx_ISR>
    }
  }
}
 800a3fc:	bf00      	nop
 800a3fe:	3710      	adds	r7, #16
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}

0800a404 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b082      	sub	sp, #8
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a410:	b29b      	uxth	r3, r3
 800a412:	2b01      	cmp	r3, #1
 800a414:	d912      	bls.n	800a43c <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a41a:	881a      	ldrh	r2, [r3, #0]
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a426:	1c9a      	adds	r2, r3, #2
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a430:	b29b      	uxth	r3, r3
 800a432:	3b02      	subs	r3, #2
 800a434:	b29a      	uxth	r2, r3
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a43a:	e012      	b.n	800a462 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	330c      	adds	r3, #12
 800a446:	7812      	ldrb	r2, [r2, #0]
 800a448:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a44e:	1c5a      	adds	r2, r3, #1
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a458:	b29b      	uxth	r3, r3
 800a45a:	3b01      	subs	r3, #1
 800a45c:	b29a      	uxth	r2, r3
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a466:	b29b      	uxth	r3, r3
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d126      	bne.n	800a4ba <SPI_2linesTxISR_8BIT+0xb6>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a470:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a474:	d110      	bne.n	800a498 <SPI_2linesTxISR_8BIT+0x94>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	681a      	ldr	r2, [r3, #0]
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a484:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	685a      	ldr	r2, [r3, #4]
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a494:	605a      	str	r2, [r3, #4]
      return;
 800a496:	e010      	b.n	800a4ba <SPI_2linesTxISR_8BIT+0xb6>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	685a      	ldr	r2, [r3, #4]
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a4a6:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a4ae:	b29b      	uxth	r3, r3
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d102      	bne.n	800a4ba <SPI_2linesTxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f000 fbc7 	bl	800ac48 <SPI_CloseRxTx_ISR>
    }
  }
}
 800a4ba:	3708      	adds	r7, #8
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	bd80      	pop	{r7, pc}

0800a4c0 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b082      	sub	sp, #8
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	68da      	ldr	r2, [r3, #12]
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4d2:	b292      	uxth	r2, r2
 800a4d4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4da:	1c9a      	adds	r2, r3, #2
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a4e6:	b29b      	uxth	r3, r3
 800a4e8:	3b01      	subs	r3, #1
 800a4ea:	b29a      	uxth	r2, r3
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a4f8:	b29b      	uxth	r3, r3
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d118      	bne.n	800a530 <SPI_2linesRxISR_16BIT+0x70>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a502:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a506:	d103      	bne.n	800a510 <SPI_2linesRxISR_16BIT+0x50>
    {
      hspi->RxISR =  SPI_2linesRxISR_16BITCRC;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	4a0b      	ldr	r2, [pc, #44]	@ (800a538 <SPI_2linesRxISR_16BIT+0x78>)
 800a50c:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 800a50e:	e00f      	b.n	800a530 <SPI_2linesRxISR_16BIT+0x70>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	685a      	ldr	r2, [r3, #4]
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a51e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a524:	b29b      	uxth	r3, r3
 800a526:	2b00      	cmp	r3, #0
 800a528:	d102      	bne.n	800a530 <SPI_2linesRxISR_16BIT+0x70>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f000 fb8c 	bl	800ac48 <SPI_CloseRxTx_ISR>
    }
  }
}
 800a530:	3708      	adds	r7, #8
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}
 800a536:	bf00      	nop
 800a538:	0800a53d 	.word	0x0800a53d

0800a53c <SPI_2linesRxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b084      	sub	sp, #16
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 800a544:	2300      	movs	r3, #0
 800a546:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	68db      	ldr	r3, [r3, #12]
 800a54e:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 800a550:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	685a      	ldr	r2, [r3, #4]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a560:	605a      	str	r2, [r3, #4]

  SPI_CloseRxTx_ISR(hspi);
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f000 fb70 	bl	800ac48 <SPI_CloseRxTx_ISR>
}
 800a568:	bf00      	nop
 800a56a:	3710      	adds	r7, #16
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}

0800a570 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b082      	sub	sp, #8
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a57c:	881a      	ldrh	r2, [r3, #0]
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a588:	1c9a      	adds	r2, r3, #2
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a592:	b29b      	uxth	r3, r3
 800a594:	3b01      	subs	r3, #1
 800a596:	b29a      	uxth	r2, r3
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a5a0:	b29b      	uxth	r3, r3
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d126      	bne.n	800a5f4 <SPI_2linesTxISR_16BIT+0x84>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a5ae:	d110      	bne.n	800a5d2 <SPI_2linesTxISR_16BIT+0x62>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	681a      	ldr	r2, [r3, #0]
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a5be:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	685a      	ldr	r2, [r3, #4]
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a5ce:	605a      	str	r2, [r3, #4]
      return;
 800a5d0:	e010      	b.n	800a5f4 <SPI_2linesTxISR_16BIT+0x84>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	685a      	ldr	r2, [r3, #4]
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a5e0:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a5e8:	b29b      	uxth	r3, r3
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d102      	bne.n	800a5f4 <SPI_2linesTxISR_16BIT+0x84>
    {
      SPI_CloseRxTx_ISR(hspi);
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f000 fb2a 	bl	800ac48 <SPI_CloseRxTx_ISR>
    }
  }
}
 800a5f4:	3708      	adds	r7, #8
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}

0800a5fa <SPI_RxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 800a5fa:	b580      	push	{r7, lr}
 800a5fc:	b084      	sub	sp, #16
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	6078      	str	r0, [r7, #4]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a602:	2300      	movs	r3, #0
 800a604:	72fb      	strb	r3, [r7, #11]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	330c      	adds	r3, #12
 800a60c:	60fb      	str	r3, [r7, #12]
  /* Read 8bit CRC to flush Data Register */
  tmpreg8 = *ptmpreg8;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	b2db      	uxtb	r3, r3
 800a614:	72fb      	strb	r3, [r7, #11]
  /* To avoid GCC warning */
  UNUSED(tmpreg8);
 800a616:	7afb      	ldrb	r3, [r7, #11]

  hspi->CRCSize--;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a61c:	1e5a      	subs	r2, r3, #1
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	649a      	str	r2, [r3, #72]	@ 0x48

  if (hspi->CRCSize == 0U)
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a626:	2b00      	cmp	r3, #0
 800a628:	d102      	bne.n	800a630 <SPI_RxISR_8BITCRC+0x36>
  {
    SPI_CloseRx_ISR(hspi);
 800a62a:	6878      	ldr	r0, [r7, #4]
 800a62c:	f000 fb68 	bl	800ad00 <SPI_CloseRx_ISR>
  }
}
 800a630:	bf00      	nop
 800a632:	3710      	adds	r7, #16
 800a634:	46bd      	mov	sp, r7
 800a636:	bd80      	pop	{r7, pc}

0800a638 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a638:	b580      	push	{r7, lr}
 800a63a:	b082      	sub	sp, #8
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f103 020c 	add.w	r2, r3, #12
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a64c:	7812      	ldrb	r2, [r2, #0]
 800a64e:	b2d2      	uxtb	r2, r2
 800a650:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a656:	1c5a      	adds	r2, r3, #1
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a662:	b29b      	uxth	r3, r3
 800a664:	3b01      	subs	r3, #1
 800a666:	b29a      	uxth	r2, r3
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a674:	b29b      	uxth	r3, r3
 800a676:	2b01      	cmp	r3, #1
 800a678:	d10c      	bne.n	800a694 <SPI_RxISR_8BIT+0x5c>
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a67e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a682:	d107      	bne.n	800a694 <SPI_RxISR_8BIT+0x5c>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	681a      	ldr	r2, [r3, #0]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a692:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a69a:	b29b      	uxth	r3, r3
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d10b      	bne.n	800a6b8 <SPI_RxISR_8BIT+0x80>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a6a8:	d103      	bne.n	800a6b2 <SPI_RxISR_8BIT+0x7a>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	4a04      	ldr	r2, [pc, #16]	@ (800a6c0 <SPI_RxISR_8BIT+0x88>)
 800a6ae:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 800a6b0:	e002      	b.n	800a6b8 <SPI_RxISR_8BIT+0x80>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f000 fb24 	bl	800ad00 <SPI_CloseRx_ISR>
  }
}
 800a6b8:	3708      	adds	r7, #8
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}
 800a6be:	bf00      	nop
 800a6c0:	0800a5fb 	.word	0x0800a5fb

0800a6c4 <SPI_RxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b084      	sub	sp, #16
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	68db      	ldr	r3, [r3, #12]
 800a6d6:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 800a6d8:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	685a      	ldr	r2, [r3, #4]
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800a6e8:	605a      	str	r2, [r3, #4]

  SPI_CloseRx_ISR(hspi);
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	f000 fb08 	bl	800ad00 <SPI_CloseRx_ISR>
}
 800a6f0:	bf00      	nop
 800a6f2:	3710      	adds	r7, #16
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}

0800a6f8 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b082      	sub	sp, #8
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	68da      	ldr	r2, [r3, #12]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a70a:	b292      	uxth	r2, r2
 800a70c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a712:	1c9a      	adds	r2, r3, #2
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a71e:	b29b      	uxth	r3, r3
 800a720:	3b01      	subs	r3, #1
 800a722:	b29a      	uxth	r2, r3
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a730:	b29b      	uxth	r3, r3
 800a732:	2b01      	cmp	r3, #1
 800a734:	d10c      	bne.n	800a750 <SPI_RxISR_16BIT+0x58>
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a73a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a73e:	d107      	bne.n	800a750 <SPI_RxISR_16BIT+0x58>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	681a      	ldr	r2, [r3, #0]
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a74e:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a756:	b29b      	uxth	r3, r3
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d10b      	bne.n	800a774 <SPI_RxISR_16BIT+0x7c>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a760:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a764:	d103      	bne.n	800a76e <SPI_RxISR_16BIT+0x76>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	4a04      	ldr	r2, [pc, #16]	@ (800a77c <SPI_RxISR_16BIT+0x84>)
 800a76a:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 800a76c:	e002      	b.n	800a774 <SPI_RxISR_16BIT+0x7c>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f000 fac6 	bl	800ad00 <SPI_CloseRx_ISR>
  }
}
 800a774:	3708      	adds	r7, #8
 800a776:	46bd      	mov	sp, r7
 800a778:	bd80      	pop	{r7, pc}
 800a77a:	bf00      	nop
 800a77c:	0800a6c5 	.word	0x0800a6c5

0800a780 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b082      	sub	sp, #8
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	330c      	adds	r3, #12
 800a792:	7812      	ldrb	r2, [r2, #0]
 800a794:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a79a:	1c5a      	adds	r2, r3, #1
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a7a4:	b29b      	uxth	r3, r3
 800a7a6:	3b01      	subs	r3, #1
 800a7a8:	b29a      	uxth	r2, r3
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a7b2:	b29b      	uxth	r3, r3
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d10f      	bne.n	800a7d8 <SPI_TxISR_8BIT+0x58>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a7c0:	d107      	bne.n	800a7d2 <SPI_TxISR_8BIT+0x52>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	681a      	ldr	r2, [r3, #0]
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a7d0:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 fada 	bl	800ad8c <SPI_CloseTx_ISR>
  }
}
 800a7d8:	bf00      	nop
 800a7da:	3708      	adds	r7, #8
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	bd80      	pop	{r7, pc}

0800a7e0 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800a7e0:	b580      	push	{r7, lr}
 800a7e2:	b082      	sub	sp, #8
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7ec:	881a      	ldrh	r2, [r3, #0]
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7f8:	1c9a      	adds	r2, r3, #2
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a802:	b29b      	uxth	r3, r3
 800a804:	3b01      	subs	r3, #1
 800a806:	b29a      	uxth	r2, r3
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a810:	b29b      	uxth	r3, r3
 800a812:	2b00      	cmp	r3, #0
 800a814:	d10f      	bne.n	800a836 <SPI_TxISR_16BIT+0x56>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a81a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a81e:	d107      	bne.n	800a830 <SPI_TxISR_16BIT+0x50>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	681a      	ldr	r2, [r3, #0]
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a82e:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800a830:	6878      	ldr	r0, [r7, #4]
 800a832:	f000 faab 	bl	800ad8c <SPI_CloseTx_ISR>
  }
}
 800a836:	bf00      	nop
 800a838:	3708      	adds	r7, #8
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}
	...

0800a840 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b088      	sub	sp, #32
 800a844:	af00      	add	r7, sp, #0
 800a846:	60f8      	str	r0, [r7, #12]
 800a848:	60b9      	str	r1, [r7, #8]
 800a84a:	603b      	str	r3, [r7, #0]
 800a84c:	4613      	mov	r3, r2
 800a84e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a850:	f7f7 ff1e 	bl	8002690 <HAL_GetTick>
 800a854:	4602      	mov	r2, r0
 800a856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a858:	1a9b      	subs	r3, r3, r2
 800a85a:	683a      	ldr	r2, [r7, #0]
 800a85c:	4413      	add	r3, r2
 800a85e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a860:	f7f7 ff16 	bl	8002690 <HAL_GetTick>
 800a864:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a866:	4b39      	ldr	r3, [pc, #228]	@ (800a94c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	015b      	lsls	r3, r3, #5
 800a86c:	0d1b      	lsrs	r3, r3, #20
 800a86e:	69fa      	ldr	r2, [r7, #28]
 800a870:	fb02 f303 	mul.w	r3, r2, r3
 800a874:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a876:	e055      	b.n	800a924 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a87e:	d051      	beq.n	800a924 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a880:	f7f7 ff06 	bl	8002690 <HAL_GetTick>
 800a884:	4602      	mov	r2, r0
 800a886:	69bb      	ldr	r3, [r7, #24]
 800a888:	1ad3      	subs	r3, r2, r3
 800a88a:	69fa      	ldr	r2, [r7, #28]
 800a88c:	429a      	cmp	r2, r3
 800a88e:	d902      	bls.n	800a896 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a890:	69fb      	ldr	r3, [r7, #28]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d13d      	bne.n	800a912 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	685a      	ldr	r2, [r3, #4]
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a8a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	685b      	ldr	r3, [r3, #4]
 800a8aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a8ae:	d111      	bne.n	800a8d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	689b      	ldr	r3, [r3, #8]
 800a8b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a8b8:	d004      	beq.n	800a8c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	689b      	ldr	r3, [r3, #8]
 800a8be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a8c2:	d107      	bne.n	800a8d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	681a      	ldr	r2, [r3, #0]
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a8d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a8dc:	d10f      	bne.n	800a8fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	681a      	ldr	r2, [r3, #0]
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a8ec:	601a      	str	r2, [r3, #0]
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	681a      	ldr	r2, [r3, #0]
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a8fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	2201      	movs	r2, #1
 800a902:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	2200      	movs	r2, #0
 800a90a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a90e:	2303      	movs	r3, #3
 800a910:	e018      	b.n	800a944 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d102      	bne.n	800a91e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800a918:	2300      	movs	r3, #0
 800a91a:	61fb      	str	r3, [r7, #28]
 800a91c:	e002      	b.n	800a924 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800a91e:	697b      	ldr	r3, [r7, #20]
 800a920:	3b01      	subs	r3, #1
 800a922:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	689a      	ldr	r2, [r3, #8]
 800a92a:	68bb      	ldr	r3, [r7, #8]
 800a92c:	4013      	ands	r3, r2
 800a92e:	68ba      	ldr	r2, [r7, #8]
 800a930:	429a      	cmp	r2, r3
 800a932:	bf0c      	ite	eq
 800a934:	2301      	moveq	r3, #1
 800a936:	2300      	movne	r3, #0
 800a938:	b2db      	uxtb	r3, r3
 800a93a:	461a      	mov	r2, r3
 800a93c:	79fb      	ldrb	r3, [r7, #7]
 800a93e:	429a      	cmp	r2, r3
 800a940:	d19a      	bne.n	800a878 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800a942:	2300      	movs	r3, #0
}
 800a944:	4618      	mov	r0, r3
 800a946:	3720      	adds	r7, #32
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	20000000 	.word	0x20000000

0800a950 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b08a      	sub	sp, #40	@ 0x28
 800a954:	af00      	add	r7, sp, #0
 800a956:	60f8      	str	r0, [r7, #12]
 800a958:	60b9      	str	r1, [r7, #8]
 800a95a:	607a      	str	r2, [r7, #4]
 800a95c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a95e:	2300      	movs	r3, #0
 800a960:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a962:	f7f7 fe95 	bl	8002690 <HAL_GetTick>
 800a966:	4602      	mov	r2, r0
 800a968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a96a:	1a9b      	subs	r3, r3, r2
 800a96c:	683a      	ldr	r2, [r7, #0]
 800a96e:	4413      	add	r3, r2
 800a970:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800a972:	f7f7 fe8d 	bl	8002690 <HAL_GetTick>
 800a976:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	330c      	adds	r3, #12
 800a97e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a980:	4b3d      	ldr	r3, [pc, #244]	@ (800aa78 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a982:	681a      	ldr	r2, [r3, #0]
 800a984:	4613      	mov	r3, r2
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	4413      	add	r3, r2
 800a98a:	00da      	lsls	r2, r3, #3
 800a98c:	1ad3      	subs	r3, r2, r3
 800a98e:	0d1b      	lsrs	r3, r3, #20
 800a990:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a992:	fb02 f303 	mul.w	r3, r2, r3
 800a996:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800a998:	e061      	b.n	800aa5e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a9a0:	d107      	bne.n	800a9b2 <SPI_WaitFifoStateUntilTimeout+0x62>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d104      	bne.n	800a9b2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800a9a8:	69fb      	ldr	r3, [r7, #28]
 800a9aa:	781b      	ldrb	r3, [r3, #0]
 800a9ac:	b2db      	uxtb	r3, r3
 800a9ae:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800a9b0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9b8:	d051      	beq.n	800aa5e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a9ba:	f7f7 fe69 	bl	8002690 <HAL_GetTick>
 800a9be:	4602      	mov	r2, r0
 800a9c0:	6a3b      	ldr	r3, [r7, #32]
 800a9c2:	1ad3      	subs	r3, r2, r3
 800a9c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a9c6:	429a      	cmp	r2, r3
 800a9c8:	d902      	bls.n	800a9d0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800a9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d13d      	bne.n	800aa4c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	685a      	ldr	r2, [r3, #4]
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a9de:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	685b      	ldr	r3, [r3, #4]
 800a9e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a9e8:	d111      	bne.n	800aa0e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	689b      	ldr	r3, [r3, #8]
 800a9ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a9f2:	d004      	beq.n	800a9fe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	689b      	ldr	r3, [r3, #8]
 800a9f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a9fc:	d107      	bne.n	800aa0e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	681a      	ldr	r2, [r3, #0]
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aa0c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aa16:	d10f      	bne.n	800aa38 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	681a      	ldr	r2, [r3, #0]
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800aa26:	601a      	str	r2, [r3, #0]
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	681a      	ldr	r2, [r3, #0]
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800aa36:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	2200      	movs	r2, #0
 800aa44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800aa48:	2303      	movs	r3, #3
 800aa4a:	e011      	b.n	800aa70 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800aa4c:	69bb      	ldr	r3, [r7, #24]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d102      	bne.n	800aa58 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800aa52:	2300      	movs	r3, #0
 800aa54:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa56:	e002      	b.n	800aa5e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800aa58:	69bb      	ldr	r3, [r7, #24]
 800aa5a:	3b01      	subs	r3, #1
 800aa5c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	689a      	ldr	r2, [r3, #8]
 800aa64:	68bb      	ldr	r3, [r7, #8]
 800aa66:	4013      	ands	r3, r2
 800aa68:	687a      	ldr	r2, [r7, #4]
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	d195      	bne.n	800a99a <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800aa6e:	2300      	movs	r3, #0
}
 800aa70:	4618      	mov	r0, r3
 800aa72:	3728      	adds	r7, #40	@ 0x28
 800aa74:	46bd      	mov	sp, r7
 800aa76:	bd80      	pop	{r7, pc}
 800aa78:	20000000 	.word	0x20000000

0800aa7c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b088      	sub	sp, #32
 800aa80:	af02      	add	r7, sp, #8
 800aa82:	60f8      	str	r0, [r7, #12]
 800aa84:	60b9      	str	r1, [r7, #8]
 800aa86:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	685b      	ldr	r3, [r3, #4]
 800aa8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aa90:	d111      	bne.n	800aab6 <SPI_EndRxTransaction+0x3a>
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	689b      	ldr	r3, [r3, #8]
 800aa96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa9a:	d004      	beq.n	800aaa6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	689b      	ldr	r3, [r3, #8]
 800aaa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aaa4:	d107      	bne.n	800aab6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	681a      	ldr	r2, [r3, #0]
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aab4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	685b      	ldr	r3, [r3, #4]
 800aaba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800aabe:	d112      	bne.n	800aae6 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	9300      	str	r3, [sp, #0]
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	2200      	movs	r2, #0
 800aac8:	2180      	movs	r1, #128	@ 0x80
 800aaca:	68f8      	ldr	r0, [r7, #12]
 800aacc:	f7ff feb8 	bl	800a840 <SPI_WaitFlagStateUntilTimeout>
 800aad0:	4603      	mov	r3, r0
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d021      	beq.n	800ab1a <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aada:	f043 0220 	orr.w	r2, r3, #32
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800aae2:	2303      	movs	r3, #3
 800aae4:	e03d      	b.n	800ab62 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800aae6:	4b21      	ldr	r3, [pc, #132]	@ (800ab6c <SPI_EndRxTransaction+0xf0>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	4a21      	ldr	r2, [pc, #132]	@ (800ab70 <SPI_EndRxTransaction+0xf4>)
 800aaec:	fba2 2303 	umull	r2, r3, r2, r3
 800aaf0:	0d5b      	lsrs	r3, r3, #21
 800aaf2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800aaf6:	fb02 f303 	mul.w	r3, r2, r3
 800aafa:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800aafc:	697b      	ldr	r3, [r7, #20]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d00a      	beq.n	800ab18 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800ab02:	697b      	ldr	r3, [r7, #20]
 800ab04:	3b01      	subs	r3, #1
 800ab06:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	689b      	ldr	r3, [r3, #8]
 800ab0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab12:	2b80      	cmp	r3, #128	@ 0x80
 800ab14:	d0f2      	beq.n	800aafc <SPI_EndRxTransaction+0x80>
 800ab16:	e000      	b.n	800ab1a <SPI_EndRxTransaction+0x9e>
        break;
 800ab18:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	685b      	ldr	r3, [r3, #4]
 800ab1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ab22:	d11d      	bne.n	800ab60 <SPI_EndRxTransaction+0xe4>
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ab2c:	d004      	beq.n	800ab38 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	689b      	ldr	r3, [r3, #8]
 800ab32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab36:	d113      	bne.n	800ab60 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	9300      	str	r3, [sp, #0]
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	f7ff ff03 	bl	800a950 <SPI_WaitFifoStateUntilTimeout>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d007      	beq.n	800ab60 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab54:	f043 0220 	orr.w	r2, r3, #32
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800ab5c:	2303      	movs	r3, #3
 800ab5e:	e000      	b.n	800ab62 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 800ab60:	2300      	movs	r3, #0
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	3718      	adds	r7, #24
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bd80      	pop	{r7, pc}
 800ab6a:	bf00      	nop
 800ab6c:	20000000 	.word	0x20000000
 800ab70:	165e9f81 	.word	0x165e9f81

0800ab74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b088      	sub	sp, #32
 800ab78:	af02      	add	r7, sp, #8
 800ab7a:	60f8      	str	r0, [r7, #12]
 800ab7c:	60b9      	str	r1, [r7, #8]
 800ab7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	9300      	str	r3, [sp, #0]
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	2200      	movs	r2, #0
 800ab88:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800ab8c:	68f8      	ldr	r0, [r7, #12]
 800ab8e:	f7ff fedf 	bl	800a950 <SPI_WaitFifoStateUntilTimeout>
 800ab92:	4603      	mov	r3, r0
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d007      	beq.n	800aba8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab9c:	f043 0220 	orr.w	r2, r3, #32
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800aba4:	2303      	movs	r3, #3
 800aba6:	e046      	b.n	800ac36 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800aba8:	4b25      	ldr	r3, [pc, #148]	@ (800ac40 <SPI_EndRxTxTransaction+0xcc>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	4a25      	ldr	r2, [pc, #148]	@ (800ac44 <SPI_EndRxTxTransaction+0xd0>)
 800abae:	fba2 2303 	umull	r2, r3, r2, r3
 800abb2:	0d5b      	lsrs	r3, r3, #21
 800abb4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800abb8:	fb02 f303 	mul.w	r3, r2, r3
 800abbc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	685b      	ldr	r3, [r3, #4]
 800abc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800abc6:	d112      	bne.n	800abee <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	9300      	str	r3, [sp, #0]
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	2200      	movs	r2, #0
 800abd0:	2180      	movs	r1, #128	@ 0x80
 800abd2:	68f8      	ldr	r0, [r7, #12]
 800abd4:	f7ff fe34 	bl	800a840 <SPI_WaitFlagStateUntilTimeout>
 800abd8:	4603      	mov	r3, r0
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d016      	beq.n	800ac0c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abe2:	f043 0220 	orr.w	r2, r3, #32
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800abea:	2303      	movs	r3, #3
 800abec:	e023      	b.n	800ac36 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800abee:	697b      	ldr	r3, [r7, #20]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d00a      	beq.n	800ac0a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800abf4:	697b      	ldr	r3, [r7, #20]
 800abf6:	3b01      	subs	r3, #1
 800abf8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	689b      	ldr	r3, [r3, #8]
 800ac00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac04:	2b80      	cmp	r3, #128	@ 0x80
 800ac06:	d0f2      	beq.n	800abee <SPI_EndRxTxTransaction+0x7a>
 800ac08:	e000      	b.n	800ac0c <SPI_EndRxTxTransaction+0x98>
        break;
 800ac0a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	9300      	str	r3, [sp, #0]
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	2200      	movs	r2, #0
 800ac14:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ac18:	68f8      	ldr	r0, [r7, #12]
 800ac1a:	f7ff fe99 	bl	800a950 <SPI_WaitFifoStateUntilTimeout>
 800ac1e:	4603      	mov	r3, r0
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d007      	beq.n	800ac34 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac28:	f043 0220 	orr.w	r2, r3, #32
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ac30:	2303      	movs	r3, #3
 800ac32:	e000      	b.n	800ac36 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800ac34:	2300      	movs	r3, #0
}
 800ac36:	4618      	mov	r0, r3
 800ac38:	3718      	adds	r7, #24
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bd80      	pop	{r7, pc}
 800ac3e:	bf00      	nop
 800ac40:	20000000 	.word	0x20000000
 800ac44:	165e9f81 	.word	0x165e9f81

0800ac48 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b084      	sub	sp, #16
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ac50:	f7f7 fd1e 	bl	8002690 <HAL_GetTick>
 800ac54:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	685a      	ldr	r2, [r3, #4]
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	f022 0220 	bic.w	r2, r2, #32
 800ac64:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ac66:	68fa      	ldr	r2, [r7, #12]
 800ac68:	2164      	movs	r1, #100	@ 0x64
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f7ff ff82 	bl	800ab74 <SPI_EndRxTxTransaction>
 800ac70:	4603      	mov	r3, r0
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d005      	beq.n	800ac82 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac7a:	f043 0220 	orr.w	r2, r3, #32
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	661a      	str	r2, [r3, #96]	@ 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	689b      	ldr	r3, [r3, #8]
 800ac88:	f003 0310 	and.w	r3, r3, #16
 800ac8c:	2b10      	cmp	r3, #16
 800ac8e:	d112      	bne.n	800acb6 <SPI_CloseRxTx_ISR+0x6e>
  {
    hspi->State = HAL_SPI_STATE_READY;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2201      	movs	r2, #1
 800ac94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac9c:	f043 0202 	orr.w	r2, r3, #2
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800acac:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800acae:	6878      	ldr	r0, [r7, #4]
 800acb0:	f7ff fa00 	bl	800a0b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800acb4:	e020      	b.n	800acf8 <SPI_CloseRxTx_ISR+0xb0>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d115      	bne.n	800acea <SPI_CloseRxTx_ISR+0xa2>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800acc4:	b2db      	uxtb	r3, r3
 800acc6:	2b04      	cmp	r3, #4
 800acc8:	d107      	bne.n	800acda <SPI_CloseRxTx_ISR+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	2201      	movs	r2, #1
 800acce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_RxCpltCallback(hspi);
 800acd2:	6878      	ldr	r0, [r7, #4]
 800acd4:	f012 fee8 	bl	801daa8 <HAL_SPI_RxCpltCallback>
}
 800acd8:	e00e      	b.n	800acf8 <SPI_CloseRxTx_ISR+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	2201      	movs	r2, #1
 800acde:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f012 ff26 	bl	801db34 <HAL_SPI_TxRxCpltCallback>
}
 800ace8:	e006      	b.n	800acf8 <SPI_CloseRxTx_ISR+0xb0>
      hspi->State = HAL_SPI_STATE_READY;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2201      	movs	r2, #1
 800acee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f7ff f9de 	bl	800a0b4 <HAL_SPI_ErrorCallback>
}
 800acf8:	bf00      	nop
 800acfa:	3710      	adds	r7, #16
 800acfc:	46bd      	mov	sp, r7
 800acfe:	bd80      	pop	{r7, pc}

0800ad00 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b082      	sub	sp, #8
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	685a      	ldr	r2, [r3, #4]
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800ad16:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800ad18:	f7f7 fcba 	bl	8002690 <HAL_GetTick>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	461a      	mov	r2, r3
 800ad20:	2164      	movs	r1, #100	@ 0x64
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	f7ff feaa 	bl	800aa7c <SPI_EndRxTransaction>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d005      	beq.n	800ad3a <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad32:	f043 0220 	orr.w	r2, r3, #32
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	2201      	movs	r2, #1
 800ad3e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	689b      	ldr	r3, [r3, #8]
 800ad48:	f003 0310 	and.w	r3, r3, #16
 800ad4c:	2b10      	cmp	r3, #16
 800ad4e:	d10e      	bne.n	800ad6e <SPI_CloseRx_ISR+0x6e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad54:	f043 0202 	orr.w	r2, r3, #2
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800ad64:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	f7ff f9a4 	bl	800a0b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800ad6c:	e00a      	b.n	800ad84 <SPI_CloseRx_ISR+0x84>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d103      	bne.n	800ad7e <SPI_CloseRx_ISR+0x7e>
      HAL_SPI_RxCpltCallback(hspi);
 800ad76:	6878      	ldr	r0, [r7, #4]
 800ad78:	f012 fe96 	bl	801daa8 <HAL_SPI_RxCpltCallback>
}
 800ad7c:	e002      	b.n	800ad84 <SPI_CloseRx_ISR+0x84>
      HAL_SPI_ErrorCallback(hspi);
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f7ff f998 	bl	800a0b4 <HAL_SPI_ErrorCallback>
}
 800ad84:	bf00      	nop
 800ad86:	3708      	adds	r7, #8
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}

0800ad8c <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b084      	sub	sp, #16
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ad94:	f7f7 fc7c 	bl	8002690 <HAL_GetTick>
 800ad98:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	685a      	ldr	r2, [r3, #4]
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800ada8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800adaa:	68fa      	ldr	r2, [r7, #12]
 800adac:	2164      	movs	r1, #100	@ 0x64
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f7ff fee0 	bl	800ab74 <SPI_EndRxTxTransaction>
 800adb4:	4603      	mov	r3, r0
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d005      	beq.n	800adc6 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800adbe:	f043 0220 	orr.w	r2, r3, #32
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	689b      	ldr	r3, [r3, #8]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d10a      	bne.n	800ade4 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800adce:	2300      	movs	r3, #0
 800add0:	60bb      	str	r3, [r7, #8]
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	68db      	ldr	r3, [r3, #12]
 800add8:	60bb      	str	r3, [r7, #8]
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	689b      	ldr	r3, [r3, #8]
 800ade0:	60bb      	str	r3, [r7, #8]
 800ade2:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2201      	movs	r2, #1
 800ade8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d003      	beq.n	800adfc <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f7ff f95d 	bl	800a0b4 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800adfa:	e002      	b.n	800ae02 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 800adfc:	6878      	ldr	r0, [r7, #4]
 800adfe:	f012 fe17 	bl	801da30 <HAL_SPI_TxCpltCallback>
}
 800ae02:	bf00      	nop
 800ae04:	3710      	adds	r7, #16
 800ae06:	46bd      	mov	sp, r7
 800ae08:	bd80      	pop	{r7, pc}
	...

0800ae0c <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b086      	sub	sp, #24
 800ae10:	af02      	add	r7, sp, #8
 800ae12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	681a      	ldr	r2, [r3, #0]
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ae22:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800ae24:	4b27      	ldr	r3, [pc, #156]	@ (800aec4 <SPI_AbortRx_ISR+0xb8>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	4a27      	ldr	r2, [pc, #156]	@ (800aec8 <SPI_AbortRx_ISR+0xbc>)
 800ae2a:	fba2 2303 	umull	r2, r3, r2, r3
 800ae2e:	0a5b      	lsrs	r3, r3, #9
 800ae30:	2264      	movs	r2, #100	@ 0x64
 800ae32:	fb02 f303 	mul.w	r3, r2, r3
 800ae36:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	685a      	ldr	r2, [r3, #4]
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ae46:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d106      	bne.n	800ae5c <SPI_AbortRx_ISR+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ae52:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 800ae5a:	e009      	b.n	800ae70 <SPI_AbortRx_ISR+0x64>
    }
    count--;
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	3b01      	subs	r3, #1
 800ae60:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	685b      	ldr	r3, [r3, #4]
 800ae68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae6c:	2b40      	cmp	r3, #64	@ 0x40
 800ae6e:	d0eb      	beq.n	800ae48 <SPI_AbortRx_ISR+0x3c>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800ae70:	f7f7 fc0e 	bl	8002690 <HAL_GetTick>
 800ae74:	4603      	mov	r3, r0
 800ae76:	9300      	str	r3, [sp, #0]
 800ae78:	2364      	movs	r3, #100	@ 0x64
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	2180      	movs	r1, #128	@ 0x80
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	f7ff fcde 	bl	800a840 <SPI_WaitFlagStateUntilTimeout>
 800ae84:	4603      	mov	r3, r0
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d002      	beq.n	800ae90 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	2240      	movs	r2, #64	@ 0x40
 800ae8e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800ae90:	f7f7 fbfe 	bl	8002690 <HAL_GetTick>
 800ae94:	4603      	mov	r3, r0
 800ae96:	9300      	str	r3, [sp, #0]
 800ae98:	2364      	movs	r3, #100	@ 0x64
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800aea0:	6878      	ldr	r0, [r7, #4]
 800aea2:	f7ff fd55 	bl	800a950 <SPI_WaitFifoStateUntilTimeout>
 800aea6:	4603      	mov	r3, r0
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d002      	beq.n	800aeb2 <SPI_AbortRx_ISR+0xa6>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2240      	movs	r2, #64	@ 0x40
 800aeb0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2207      	movs	r2, #7
 800aeb6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800aeba:	bf00      	nop
 800aebc:	3710      	adds	r7, #16
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}
 800aec2:	bf00      	nop
 800aec4:	20000000 	.word	0x20000000
 800aec8:	057619f1 	.word	0x057619f1

0800aecc <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b086      	sub	sp, #24
 800aed0:	af02      	add	r7, sp, #8
 800aed2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800aed4:	4b4c      	ldr	r3, [pc, #304]	@ (800b008 <SPI_AbortTx_ISR+0x13c>)
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4a4c      	ldr	r2, [pc, #304]	@ (800b00c <SPI_AbortTx_ISR+0x140>)
 800aeda:	fba2 2303 	umull	r2, r3, r2, r3
 800aede:	0a5b      	lsrs	r3, r3, #9
 800aee0:	2264      	movs	r2, #100	@ 0x64
 800aee2:	fb02 f303 	mul.w	r3, r2, r3
 800aee6:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	685a      	ldr	r2, [r3, #4]
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800aef6:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d106      	bne.n	800af0c <SPI_AbortTx_ISR+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af02:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 800af0a:	e009      	b.n	800af20 <SPI_AbortTx_ISR+0x54>
    }
    count--;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	3b01      	subs	r3, #1
 800af10:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	685b      	ldr	r3, [r3, #4]
 800af18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af1c:	2b80      	cmp	r3, #128	@ 0x80
 800af1e:	d0eb      	beq.n	800aef8 <SPI_AbortTx_ISR+0x2c>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800af20:	f7f7 fbb6 	bl	8002690 <HAL_GetTick>
 800af24:	4603      	mov	r3, r0
 800af26:	461a      	mov	r2, r3
 800af28:	2164      	movs	r1, #100	@ 0x64
 800af2a:	6878      	ldr	r0, [r7, #4]
 800af2c:	f7ff fe22 	bl	800ab74 <SPI_EndRxTxTransaction>
 800af30:	4603      	mov	r3, r0
 800af32:	2b00      	cmp	r3, #0
 800af34:	d002      	beq.n	800af3c <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	2240      	movs	r2, #64	@ 0x40
 800af3a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800af4a:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800af4c:	f7f7 fba0 	bl	8002690 <HAL_GetTick>
 800af50:	4603      	mov	r3, r0
 800af52:	9300      	str	r3, [sp, #0]
 800af54:	2364      	movs	r3, #100	@ 0x64
 800af56:	2200      	movs	r2, #0
 800af58:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f7ff fcf7 	bl	800a950 <SPI_WaitFifoStateUntilTimeout>
 800af62:	4603      	mov	r3, r0
 800af64:	2b00      	cmp	r3, #0
 800af66:	d002      	beq.n	800af6e <SPI_AbortTx_ISR+0xa2>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	2240      	movs	r2, #64	@ 0x40
 800af6c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	685b      	ldr	r3, [r3, #4]
 800af74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af78:	2b40      	cmp	r3, #64	@ 0x40
 800af7a:	d13c      	bne.n	800aff6 <SPI_AbortTx_ISR+0x12a>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	685a      	ldr	r2, [r3, #4]
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800af8a:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d106      	bne.n	800afa0 <SPI_AbortTx_ISR+0xd4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af96:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800af9e:	e009      	b.n	800afb4 <SPI_AbortTx_ISR+0xe8>
      }
      count--;
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	3b01      	subs	r3, #1
 800afa4:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afb0:	2b40      	cmp	r3, #64	@ 0x40
 800afb2:	d0eb      	beq.n	800af8c <SPI_AbortTx_ISR+0xc0>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800afb4:	f7f7 fb6c 	bl	8002690 <HAL_GetTick>
 800afb8:	4603      	mov	r3, r0
 800afba:	9300      	str	r3, [sp, #0]
 800afbc:	2364      	movs	r3, #100	@ 0x64
 800afbe:	2200      	movs	r2, #0
 800afc0:	2180      	movs	r1, #128	@ 0x80
 800afc2:	6878      	ldr	r0, [r7, #4]
 800afc4:	f7ff fc3c 	bl	800a840 <SPI_WaitFlagStateUntilTimeout>
 800afc8:	4603      	mov	r3, r0
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d002      	beq.n	800afd4 <SPI_AbortTx_ISR+0x108>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2240      	movs	r2, #64	@ 0x40
 800afd2:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 800afd4:	f7f7 fb5c 	bl	8002690 <HAL_GetTick>
 800afd8:	4603      	mov	r3, r0
 800afda:	9300      	str	r3, [sp, #0]
 800afdc:	2364      	movs	r3, #100	@ 0x64
 800afde:	2200      	movs	r2, #0
 800afe0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800afe4:	6878      	ldr	r0, [r7, #4]
 800afe6:	f7ff fcb3 	bl	800a950 <SPI_WaitFifoStateUntilTimeout>
 800afea:	4603      	mov	r3, r0
 800afec:	2b00      	cmp	r3, #0
 800afee:	d002      	beq.n	800aff6 <SPI_AbortTx_ISR+0x12a>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2240      	movs	r2, #64	@ 0x40
 800aff4:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2207      	movs	r2, #7
 800affa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
}
 800affe:	bf00      	nop
 800b000:	3710      	adds	r7, #16
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}
 800b006:	bf00      	nop
 800b008:	20000000 	.word	0x20000000
 800b00c:	057619f1 	.word	0x057619f1

0800b010 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b082      	sub	sp, #8
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d101      	bne.n	800b022 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b01e:	2301      	movs	r3, #1
 800b020:	e049      	b.n	800b0b6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b028:	b2db      	uxtb	r3, r3
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d106      	bne.n	800b03c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2200      	movs	r2, #0
 800b032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f7f6 fd32 	bl	8001aa0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2202      	movs	r2, #2
 800b040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681a      	ldr	r2, [r3, #0]
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	3304      	adds	r3, #4
 800b04c:	4619      	mov	r1, r3
 800b04e:	4610      	mov	r0, r2
 800b050:	f000 fa0e 	bl	800b470 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	2201      	movs	r2, #1
 800b058:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2201      	movs	r2, #1
 800b060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2201      	movs	r2, #1
 800b068:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	2201      	movs	r2, #1
 800b070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2201      	movs	r2, #1
 800b078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2201      	movs	r2, #1
 800b080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2201      	movs	r2, #1
 800b088:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	2201      	movs	r2, #1
 800b090:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2201      	movs	r2, #1
 800b098:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	2201      	movs	r2, #1
 800b0a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2201      	movs	r2, #1
 800b0a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2201      	movs	r2, #1
 800b0b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b0b4:	2300      	movs	r3, #0
}
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	3708      	adds	r7, #8
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	bd80      	pop	{r7, pc}
	...

0800b0c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b0c0:	b480      	push	{r7}
 800b0c2:	b085      	sub	sp, #20
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b0ce:	b2db      	uxtb	r3, r3
 800b0d0:	2b01      	cmp	r3, #1
 800b0d2:	d001      	beq.n	800b0d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	e054      	b.n	800b182 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2202      	movs	r2, #2
 800b0dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	68da      	ldr	r2, [r3, #12]
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	f042 0201 	orr.w	r2, r2, #1
 800b0ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	4a26      	ldr	r2, [pc, #152]	@ (800b190 <HAL_TIM_Base_Start_IT+0xd0>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d022      	beq.n	800b140 <HAL_TIM_Base_Start_IT+0x80>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b102:	d01d      	beq.n	800b140 <HAL_TIM_Base_Start_IT+0x80>
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	4a22      	ldr	r2, [pc, #136]	@ (800b194 <HAL_TIM_Base_Start_IT+0xd4>)
 800b10a:	4293      	cmp	r3, r2
 800b10c:	d018      	beq.n	800b140 <HAL_TIM_Base_Start_IT+0x80>
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	4a21      	ldr	r2, [pc, #132]	@ (800b198 <HAL_TIM_Base_Start_IT+0xd8>)
 800b114:	4293      	cmp	r3, r2
 800b116:	d013      	beq.n	800b140 <HAL_TIM_Base_Start_IT+0x80>
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	4a1f      	ldr	r2, [pc, #124]	@ (800b19c <HAL_TIM_Base_Start_IT+0xdc>)
 800b11e:	4293      	cmp	r3, r2
 800b120:	d00e      	beq.n	800b140 <HAL_TIM_Base_Start_IT+0x80>
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	4a1e      	ldr	r2, [pc, #120]	@ (800b1a0 <HAL_TIM_Base_Start_IT+0xe0>)
 800b128:	4293      	cmp	r3, r2
 800b12a:	d009      	beq.n	800b140 <HAL_TIM_Base_Start_IT+0x80>
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	4a1c      	ldr	r2, [pc, #112]	@ (800b1a4 <HAL_TIM_Base_Start_IT+0xe4>)
 800b132:	4293      	cmp	r3, r2
 800b134:	d004      	beq.n	800b140 <HAL_TIM_Base_Start_IT+0x80>
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	4a1b      	ldr	r2, [pc, #108]	@ (800b1a8 <HAL_TIM_Base_Start_IT+0xe8>)
 800b13c:	4293      	cmp	r3, r2
 800b13e:	d115      	bne.n	800b16c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	689a      	ldr	r2, [r3, #8]
 800b146:	4b19      	ldr	r3, [pc, #100]	@ (800b1ac <HAL_TIM_Base_Start_IT+0xec>)
 800b148:	4013      	ands	r3, r2
 800b14a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	2b06      	cmp	r3, #6
 800b150:	d015      	beq.n	800b17e <HAL_TIM_Base_Start_IT+0xbe>
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b158:	d011      	beq.n	800b17e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	681a      	ldr	r2, [r3, #0]
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f042 0201 	orr.w	r2, r2, #1
 800b168:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b16a:	e008      	b.n	800b17e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	681a      	ldr	r2, [r3, #0]
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f042 0201 	orr.w	r2, r2, #1
 800b17a:	601a      	str	r2, [r3, #0]
 800b17c:	e000      	b.n	800b180 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b17e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b180:	2300      	movs	r3, #0
}
 800b182:	4618      	mov	r0, r3
 800b184:	3714      	adds	r7, #20
 800b186:	46bd      	mov	sp, r7
 800b188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18c:	4770      	bx	lr
 800b18e:	bf00      	nop
 800b190:	40010000 	.word	0x40010000
 800b194:	40000400 	.word	0x40000400
 800b198:	40000800 	.word	0x40000800
 800b19c:	40000c00 	.word	0x40000c00
 800b1a0:	40010400 	.word	0x40010400
 800b1a4:	40014000 	.word	0x40014000
 800b1a8:	40001800 	.word	0x40001800
 800b1ac:	00010007 	.word	0x00010007

0800b1b0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b1b0:	b480      	push	{r7}
 800b1b2:	b083      	sub	sp, #12
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	68da      	ldr	r2, [r3, #12]
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	f022 0201 	bic.w	r2, r2, #1
 800b1c6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	6a1a      	ldr	r2, [r3, #32]
 800b1ce:	4b0f      	ldr	r3, [pc, #60]	@ (800b20c <HAL_TIM_Base_Stop_IT+0x5c>)
 800b1d0:	4013      	ands	r3, r2
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d10f      	bne.n	800b1f6 <HAL_TIM_Base_Stop_IT+0x46>
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	6a1a      	ldr	r2, [r3, #32]
 800b1dc:	f240 4344 	movw	r3, #1092	@ 0x444
 800b1e0:	4013      	ands	r3, r2
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d107      	bne.n	800b1f6 <HAL_TIM_Base_Stop_IT+0x46>
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	681a      	ldr	r2, [r3, #0]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f022 0201 	bic.w	r2, r2, #1
 800b1f4:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2201      	movs	r2, #1
 800b1fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800b1fe:	2300      	movs	r3, #0
}
 800b200:	4618      	mov	r0, r3
 800b202:	370c      	adds	r7, #12
 800b204:	46bd      	mov	sp, r7
 800b206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20a:	4770      	bx	lr
 800b20c:	00111111 	.word	0x00111111

0800b210 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b084      	sub	sp, #16
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	68db      	ldr	r3, [r3, #12]
 800b21e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	691b      	ldr	r3, [r3, #16]
 800b226:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b228:	68bb      	ldr	r3, [r7, #8]
 800b22a:	f003 0302 	and.w	r3, r3, #2
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d020      	beq.n	800b274 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	f003 0302 	and.w	r3, r3, #2
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d01b      	beq.n	800b274 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	f06f 0202 	mvn.w	r2, #2
 800b244:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2201      	movs	r2, #1
 800b24a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	699b      	ldr	r3, [r3, #24]
 800b252:	f003 0303 	and.w	r3, r3, #3
 800b256:	2b00      	cmp	r3, #0
 800b258:	d003      	beq.n	800b262 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b25a:	6878      	ldr	r0, [r7, #4]
 800b25c:	f000 f8e9 	bl	800b432 <HAL_TIM_IC_CaptureCallback>
 800b260:	e005      	b.n	800b26e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b262:	6878      	ldr	r0, [r7, #4]
 800b264:	f000 f8db 	bl	800b41e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f000 f8ec 	bl	800b446 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	2200      	movs	r2, #0
 800b272:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b274:	68bb      	ldr	r3, [r7, #8]
 800b276:	f003 0304 	and.w	r3, r3, #4
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d020      	beq.n	800b2c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	f003 0304 	and.w	r3, r3, #4
 800b284:	2b00      	cmp	r3, #0
 800b286:	d01b      	beq.n	800b2c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	f06f 0204 	mvn.w	r2, #4
 800b290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	2202      	movs	r2, #2
 800b296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	699b      	ldr	r3, [r3, #24]
 800b29e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d003      	beq.n	800b2ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b2a6:	6878      	ldr	r0, [r7, #4]
 800b2a8:	f000 f8c3 	bl	800b432 <HAL_TIM_IC_CaptureCallback>
 800b2ac:	e005      	b.n	800b2ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b2ae:	6878      	ldr	r0, [r7, #4]
 800b2b0:	f000 f8b5 	bl	800b41e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f000 f8c6 	bl	800b446 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2200      	movs	r2, #0
 800b2be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b2c0:	68bb      	ldr	r3, [r7, #8]
 800b2c2:	f003 0308 	and.w	r3, r3, #8
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d020      	beq.n	800b30c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	f003 0308 	and.w	r3, r3, #8
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d01b      	beq.n	800b30c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f06f 0208 	mvn.w	r2, #8
 800b2dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	2204      	movs	r2, #4
 800b2e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	69db      	ldr	r3, [r3, #28]
 800b2ea:	f003 0303 	and.w	r3, r3, #3
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d003      	beq.n	800b2fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	f000 f89d 	bl	800b432 <HAL_TIM_IC_CaptureCallback>
 800b2f8:	e005      	b.n	800b306 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f000 f88f 	bl	800b41e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b300:	6878      	ldr	r0, [r7, #4]
 800b302:	f000 f8a0 	bl	800b446 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2200      	movs	r2, #0
 800b30a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b30c:	68bb      	ldr	r3, [r7, #8]
 800b30e:	f003 0310 	and.w	r3, r3, #16
 800b312:	2b00      	cmp	r3, #0
 800b314:	d020      	beq.n	800b358 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	f003 0310 	and.w	r3, r3, #16
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d01b      	beq.n	800b358 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f06f 0210 	mvn.w	r2, #16
 800b328:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	2208      	movs	r2, #8
 800b32e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	69db      	ldr	r3, [r3, #28]
 800b336:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d003      	beq.n	800b346 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f000 f877 	bl	800b432 <HAL_TIM_IC_CaptureCallback>
 800b344:	e005      	b.n	800b352 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f000 f869 	bl	800b41e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b34c:	6878      	ldr	r0, [r7, #4]
 800b34e:	f000 f87a 	bl	800b446 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	2200      	movs	r2, #0
 800b356:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b358:	68bb      	ldr	r3, [r7, #8]
 800b35a:	f003 0301 	and.w	r3, r3, #1
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d00c      	beq.n	800b37c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	f003 0301 	and.w	r3, r3, #1
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d007      	beq.n	800b37c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f06f 0201 	mvn.w	r2, #1
 800b374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f7f5 ffce 	bl	8001318 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b382:	2b00      	cmp	r3, #0
 800b384:	d104      	bne.n	800b390 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b386:	68bb      	ldr	r3, [r7, #8]
 800b388:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d00c      	beq.n	800b3aa <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b396:	2b00      	cmp	r3, #0
 800b398:	d007      	beq.n	800b3aa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b3a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b3a4:	6878      	ldr	r0, [r7, #4]
 800b3a6:	f000 f9a1 	bl	800b6ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b3aa:	68bb      	ldr	r3, [r7, #8]
 800b3ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d00c      	beq.n	800b3ce <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d007      	beq.n	800b3ce <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b3c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b3c8:	6878      	ldr	r0, [r7, #4]
 800b3ca:	f000 f999 	bl	800b700 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b3ce:	68bb      	ldr	r3, [r7, #8]
 800b3d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d00c      	beq.n	800b3f2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d007      	beq.n	800b3f2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b3ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b3ec:	6878      	ldr	r0, [r7, #4]
 800b3ee:	f000 f834 	bl	800b45a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b3f2:	68bb      	ldr	r3, [r7, #8]
 800b3f4:	f003 0320 	and.w	r3, r3, #32
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d00c      	beq.n	800b416 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	f003 0320 	and.w	r3, r3, #32
 800b402:	2b00      	cmp	r3, #0
 800b404:	d007      	beq.n	800b416 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	f06f 0220 	mvn.w	r2, #32
 800b40e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b410:	6878      	ldr	r0, [r7, #4]
 800b412:	f000 f961 	bl	800b6d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b416:	bf00      	nop
 800b418:	3710      	adds	r7, #16
 800b41a:	46bd      	mov	sp, r7
 800b41c:	bd80      	pop	{r7, pc}

0800b41e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b41e:	b480      	push	{r7}
 800b420:	b083      	sub	sp, #12
 800b422:	af00      	add	r7, sp, #0
 800b424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b426:	bf00      	nop
 800b428:	370c      	adds	r7, #12
 800b42a:	46bd      	mov	sp, r7
 800b42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b430:	4770      	bx	lr

0800b432 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b432:	b480      	push	{r7}
 800b434:	b083      	sub	sp, #12
 800b436:	af00      	add	r7, sp, #0
 800b438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b43a:	bf00      	nop
 800b43c:	370c      	adds	r7, #12
 800b43e:	46bd      	mov	sp, r7
 800b440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b444:	4770      	bx	lr

0800b446 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b446:	b480      	push	{r7}
 800b448:	b083      	sub	sp, #12
 800b44a:	af00      	add	r7, sp, #0
 800b44c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b44e:	bf00      	nop
 800b450:	370c      	adds	r7, #12
 800b452:	46bd      	mov	sp, r7
 800b454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b458:	4770      	bx	lr

0800b45a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b45a:	b480      	push	{r7}
 800b45c:	b083      	sub	sp, #12
 800b45e:	af00      	add	r7, sp, #0
 800b460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b462:	bf00      	nop
 800b464:	370c      	adds	r7, #12
 800b466:	46bd      	mov	sp, r7
 800b468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46c:	4770      	bx	lr
	...

0800b470 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b470:	b480      	push	{r7}
 800b472:	b085      	sub	sp, #20
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
 800b478:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	4a43      	ldr	r2, [pc, #268]	@ (800b590 <TIM_Base_SetConfig+0x120>)
 800b484:	4293      	cmp	r3, r2
 800b486:	d013      	beq.n	800b4b0 <TIM_Base_SetConfig+0x40>
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b48e:	d00f      	beq.n	800b4b0 <TIM_Base_SetConfig+0x40>
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	4a40      	ldr	r2, [pc, #256]	@ (800b594 <TIM_Base_SetConfig+0x124>)
 800b494:	4293      	cmp	r3, r2
 800b496:	d00b      	beq.n	800b4b0 <TIM_Base_SetConfig+0x40>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	4a3f      	ldr	r2, [pc, #252]	@ (800b598 <TIM_Base_SetConfig+0x128>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d007      	beq.n	800b4b0 <TIM_Base_SetConfig+0x40>
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	4a3e      	ldr	r2, [pc, #248]	@ (800b59c <TIM_Base_SetConfig+0x12c>)
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	d003      	beq.n	800b4b0 <TIM_Base_SetConfig+0x40>
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	4a3d      	ldr	r2, [pc, #244]	@ (800b5a0 <TIM_Base_SetConfig+0x130>)
 800b4ac:	4293      	cmp	r3, r2
 800b4ae:	d108      	bne.n	800b4c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b4b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	685b      	ldr	r3, [r3, #4]
 800b4bc:	68fa      	ldr	r2, [r7, #12]
 800b4be:	4313      	orrs	r3, r2
 800b4c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	4a32      	ldr	r2, [pc, #200]	@ (800b590 <TIM_Base_SetConfig+0x120>)
 800b4c6:	4293      	cmp	r3, r2
 800b4c8:	d02b      	beq.n	800b522 <TIM_Base_SetConfig+0xb2>
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b4d0:	d027      	beq.n	800b522 <TIM_Base_SetConfig+0xb2>
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	4a2f      	ldr	r2, [pc, #188]	@ (800b594 <TIM_Base_SetConfig+0x124>)
 800b4d6:	4293      	cmp	r3, r2
 800b4d8:	d023      	beq.n	800b522 <TIM_Base_SetConfig+0xb2>
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	4a2e      	ldr	r2, [pc, #184]	@ (800b598 <TIM_Base_SetConfig+0x128>)
 800b4de:	4293      	cmp	r3, r2
 800b4e0:	d01f      	beq.n	800b522 <TIM_Base_SetConfig+0xb2>
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	4a2d      	ldr	r2, [pc, #180]	@ (800b59c <TIM_Base_SetConfig+0x12c>)
 800b4e6:	4293      	cmp	r3, r2
 800b4e8:	d01b      	beq.n	800b522 <TIM_Base_SetConfig+0xb2>
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	4a2c      	ldr	r2, [pc, #176]	@ (800b5a0 <TIM_Base_SetConfig+0x130>)
 800b4ee:	4293      	cmp	r3, r2
 800b4f0:	d017      	beq.n	800b522 <TIM_Base_SetConfig+0xb2>
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	4a2b      	ldr	r2, [pc, #172]	@ (800b5a4 <TIM_Base_SetConfig+0x134>)
 800b4f6:	4293      	cmp	r3, r2
 800b4f8:	d013      	beq.n	800b522 <TIM_Base_SetConfig+0xb2>
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	4a2a      	ldr	r2, [pc, #168]	@ (800b5a8 <TIM_Base_SetConfig+0x138>)
 800b4fe:	4293      	cmp	r3, r2
 800b500:	d00f      	beq.n	800b522 <TIM_Base_SetConfig+0xb2>
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	4a29      	ldr	r2, [pc, #164]	@ (800b5ac <TIM_Base_SetConfig+0x13c>)
 800b506:	4293      	cmp	r3, r2
 800b508:	d00b      	beq.n	800b522 <TIM_Base_SetConfig+0xb2>
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	4a28      	ldr	r2, [pc, #160]	@ (800b5b0 <TIM_Base_SetConfig+0x140>)
 800b50e:	4293      	cmp	r3, r2
 800b510:	d007      	beq.n	800b522 <TIM_Base_SetConfig+0xb2>
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	4a27      	ldr	r2, [pc, #156]	@ (800b5b4 <TIM_Base_SetConfig+0x144>)
 800b516:	4293      	cmp	r3, r2
 800b518:	d003      	beq.n	800b522 <TIM_Base_SetConfig+0xb2>
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	4a26      	ldr	r2, [pc, #152]	@ (800b5b8 <TIM_Base_SetConfig+0x148>)
 800b51e:	4293      	cmp	r3, r2
 800b520:	d108      	bne.n	800b534 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b528:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	68db      	ldr	r3, [r3, #12]
 800b52e:	68fa      	ldr	r2, [r7, #12]
 800b530:	4313      	orrs	r3, r2
 800b532:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b53a:	683b      	ldr	r3, [r7, #0]
 800b53c:	695b      	ldr	r3, [r3, #20]
 800b53e:	4313      	orrs	r3, r2
 800b540:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	689a      	ldr	r2, [r3, #8]
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b54a:	683b      	ldr	r3, [r7, #0]
 800b54c:	681a      	ldr	r2, [r3, #0]
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	4a0e      	ldr	r2, [pc, #56]	@ (800b590 <TIM_Base_SetConfig+0x120>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d003      	beq.n	800b562 <TIM_Base_SetConfig+0xf2>
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	4a10      	ldr	r2, [pc, #64]	@ (800b5a0 <TIM_Base_SetConfig+0x130>)
 800b55e:	4293      	cmp	r3, r2
 800b560:	d103      	bne.n	800b56a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	691a      	ldr	r2, [r3, #16]
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f043 0204 	orr.w	r2, r3, #4
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	2201      	movs	r2, #1
 800b57a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	68fa      	ldr	r2, [r7, #12]
 800b580:	601a      	str	r2, [r3, #0]
}
 800b582:	bf00      	nop
 800b584:	3714      	adds	r7, #20
 800b586:	46bd      	mov	sp, r7
 800b588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58c:	4770      	bx	lr
 800b58e:	bf00      	nop
 800b590:	40010000 	.word	0x40010000
 800b594:	40000400 	.word	0x40000400
 800b598:	40000800 	.word	0x40000800
 800b59c:	40000c00 	.word	0x40000c00
 800b5a0:	40010400 	.word	0x40010400
 800b5a4:	40014000 	.word	0x40014000
 800b5a8:	40014400 	.word	0x40014400
 800b5ac:	40014800 	.word	0x40014800
 800b5b0:	40001800 	.word	0x40001800
 800b5b4:	40001c00 	.word	0x40001c00
 800b5b8:	40002000 	.word	0x40002000

0800b5bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b085      	sub	sp, #20
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
 800b5c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b5cc:	2b01      	cmp	r3, #1
 800b5ce:	d101      	bne.n	800b5d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b5d0:	2302      	movs	r3, #2
 800b5d2:	e06d      	b.n	800b6b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2201      	movs	r2, #1
 800b5d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2202      	movs	r2, #2
 800b5e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	685b      	ldr	r3, [r3, #4]
 800b5ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	689b      	ldr	r3, [r3, #8]
 800b5f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	4a30      	ldr	r2, [pc, #192]	@ (800b6bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b5fa:	4293      	cmp	r3, r2
 800b5fc:	d004      	beq.n	800b608 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	4a2f      	ldr	r2, [pc, #188]	@ (800b6c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b604:	4293      	cmp	r3, r2
 800b606:	d108      	bne.n	800b61a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b60e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	685b      	ldr	r3, [r3, #4]
 800b614:	68fa      	ldr	r2, [r7, #12]
 800b616:	4313      	orrs	r3, r2
 800b618:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b620:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b622:	683b      	ldr	r3, [r7, #0]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	68fa      	ldr	r2, [r7, #12]
 800b628:	4313      	orrs	r3, r2
 800b62a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	68fa      	ldr	r2, [r7, #12]
 800b632:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	4a20      	ldr	r2, [pc, #128]	@ (800b6bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b63a:	4293      	cmp	r3, r2
 800b63c:	d022      	beq.n	800b684 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b646:	d01d      	beq.n	800b684 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	4a1d      	ldr	r2, [pc, #116]	@ (800b6c4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d018      	beq.n	800b684 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	4a1c      	ldr	r2, [pc, #112]	@ (800b6c8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b658:	4293      	cmp	r3, r2
 800b65a:	d013      	beq.n	800b684 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	4a1a      	ldr	r2, [pc, #104]	@ (800b6cc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b662:	4293      	cmp	r3, r2
 800b664:	d00e      	beq.n	800b684 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	4a15      	ldr	r2, [pc, #84]	@ (800b6c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b66c:	4293      	cmp	r3, r2
 800b66e:	d009      	beq.n	800b684 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	4a16      	ldr	r2, [pc, #88]	@ (800b6d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b676:	4293      	cmp	r3, r2
 800b678:	d004      	beq.n	800b684 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	4a15      	ldr	r2, [pc, #84]	@ (800b6d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b680:	4293      	cmp	r3, r2
 800b682:	d10c      	bne.n	800b69e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b68a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	689b      	ldr	r3, [r3, #8]
 800b690:	68ba      	ldr	r2, [r7, #8]
 800b692:	4313      	orrs	r3, r2
 800b694:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	68ba      	ldr	r2, [r7, #8]
 800b69c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2201      	movs	r2, #1
 800b6a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b6ae:	2300      	movs	r3, #0
}
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	3714      	adds	r7, #20
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ba:	4770      	bx	lr
 800b6bc:	40010000 	.word	0x40010000
 800b6c0:	40010400 	.word	0x40010400
 800b6c4:	40000400 	.word	0x40000400
 800b6c8:	40000800 	.word	0x40000800
 800b6cc:	40000c00 	.word	0x40000c00
 800b6d0:	40014000 	.word	0x40014000
 800b6d4:	40001800 	.word	0x40001800

0800b6d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b6d8:	b480      	push	{r7}
 800b6da:	b083      	sub	sp, #12
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b6e0:	bf00      	nop
 800b6e2:	370c      	adds	r7, #12
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ea:	4770      	bx	lr

0800b6ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b6ec:	b480      	push	{r7}
 800b6ee:	b083      	sub	sp, #12
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b6f4:	bf00      	nop
 800b6f6:	370c      	adds	r7, #12
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fe:	4770      	bx	lr

0800b700 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b700:	b480      	push	{r7}
 800b702:	b083      	sub	sp, #12
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b708:	bf00      	nop
 800b70a:	370c      	adds	r7, #12
 800b70c:	46bd      	mov	sp, r7
 800b70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b712:	4770      	bx	lr

0800b714 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b082      	sub	sp, #8
 800b718:	af00      	add	r7, sp, #0
 800b71a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d101      	bne.n	800b726 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b722:	2301      	movs	r3, #1
 800b724:	e040      	b.n	800b7a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d106      	bne.n	800b73c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	2200      	movs	r2, #0
 800b732:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b736:	6878      	ldr	r0, [r7, #4]
 800b738:	f7f6 f9d8 	bl	8001aec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	2224      	movs	r2, #36	@ 0x24
 800b740:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	681a      	ldr	r2, [r3, #0]
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	f022 0201 	bic.w	r2, r2, #1
 800b750:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b756:	2b00      	cmp	r3, #0
 800b758:	d002      	beq.n	800b760 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f001 f820 	bl	800c7a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b760:	6878      	ldr	r0, [r7, #4]
 800b762:	f000 fdb9 	bl	800c2d8 <UART_SetConfig>
 800b766:	4603      	mov	r3, r0
 800b768:	2b01      	cmp	r3, #1
 800b76a:	d101      	bne.n	800b770 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800b76c:	2301      	movs	r3, #1
 800b76e:	e01b      	b.n	800b7a8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	685a      	ldr	r2, [r3, #4]
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b77e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	689a      	ldr	r2, [r3, #8]
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b78e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	681a      	ldr	r2, [r3, #0]
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	f042 0201 	orr.w	r2, r2, #1
 800b79e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b7a0:	6878      	ldr	r0, [r7, #4]
 800b7a2:	f001 f89f 	bl	800c8e4 <UART_CheckIdleState>
 800b7a6:	4603      	mov	r3, r0
}
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	3708      	adds	r7, #8
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	bd80      	pop	{r7, pc}

0800b7b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b08a      	sub	sp, #40	@ 0x28
 800b7b4:	af02      	add	r7, sp, #8
 800b7b6:	60f8      	str	r0, [r7, #12]
 800b7b8:	60b9      	str	r1, [r7, #8]
 800b7ba:	603b      	str	r3, [r7, #0]
 800b7bc:	4613      	mov	r3, r2
 800b7be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b7c4:	2b20      	cmp	r3, #32
 800b7c6:	d177      	bne.n	800b8b8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d002      	beq.n	800b7d4 <HAL_UART_Transmit+0x24>
 800b7ce:	88fb      	ldrh	r3, [r7, #6]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d101      	bne.n	800b7d8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	e070      	b.n	800b8ba <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	2200      	movs	r2, #0
 800b7dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	2221      	movs	r2, #33	@ 0x21
 800b7e4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b7e6:	f7f6 ff53 	bl	8002690 <HAL_GetTick>
 800b7ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	88fa      	ldrh	r2, [r7, #6]
 800b7f0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	88fa      	ldrh	r2, [r7, #6]
 800b7f8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	689b      	ldr	r3, [r3, #8]
 800b800:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b804:	d108      	bne.n	800b818 <HAL_UART_Transmit+0x68>
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	691b      	ldr	r3, [r3, #16]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d104      	bne.n	800b818 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800b80e:	2300      	movs	r3, #0
 800b810:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	61bb      	str	r3, [r7, #24]
 800b816:	e003      	b.n	800b820 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800b818:	68bb      	ldr	r3, [r7, #8]
 800b81a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b81c:	2300      	movs	r3, #0
 800b81e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b820:	e02f      	b.n	800b882 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	9300      	str	r3, [sp, #0]
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	2200      	movs	r2, #0
 800b82a:	2180      	movs	r1, #128	@ 0x80
 800b82c:	68f8      	ldr	r0, [r7, #12]
 800b82e:	f001 f8b0 	bl	800c992 <UART_WaitOnFlagUntilTimeout>
 800b832:	4603      	mov	r3, r0
 800b834:	2b00      	cmp	r3, #0
 800b836:	d004      	beq.n	800b842 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	2220      	movs	r2, #32
 800b83c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800b83e:	2303      	movs	r3, #3
 800b840:	e03b      	b.n	800b8ba <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800b842:	69fb      	ldr	r3, [r7, #28]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d10b      	bne.n	800b860 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b848:	69bb      	ldr	r3, [r7, #24]
 800b84a:	881b      	ldrh	r3, [r3, #0]
 800b84c:	461a      	mov	r2, r3
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b856:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b858:	69bb      	ldr	r3, [r7, #24]
 800b85a:	3302      	adds	r3, #2
 800b85c:	61bb      	str	r3, [r7, #24]
 800b85e:	e007      	b.n	800b870 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b860:	69fb      	ldr	r3, [r7, #28]
 800b862:	781a      	ldrb	r2, [r3, #0]
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b86a:	69fb      	ldr	r3, [r7, #28]
 800b86c:	3301      	adds	r3, #1
 800b86e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800b876:	b29b      	uxth	r3, r3
 800b878:	3b01      	subs	r3, #1
 800b87a:	b29a      	uxth	r2, r3
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800b888:	b29b      	uxth	r3, r3
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d1c9      	bne.n	800b822 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	9300      	str	r3, [sp, #0]
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	2200      	movs	r2, #0
 800b896:	2140      	movs	r1, #64	@ 0x40
 800b898:	68f8      	ldr	r0, [r7, #12]
 800b89a:	f001 f87a 	bl	800c992 <UART_WaitOnFlagUntilTimeout>
 800b89e:	4603      	mov	r3, r0
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d004      	beq.n	800b8ae <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	2220      	movs	r2, #32
 800b8a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800b8aa:	2303      	movs	r3, #3
 800b8ac:	e005      	b.n	800b8ba <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	2220      	movs	r2, #32
 800b8b2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	e000      	b.n	800b8ba <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800b8b8:	2302      	movs	r3, #2
  }
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3720      	adds	r7, #32
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}
	...

0800b8c4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b8c4:	b480      	push	{r7}
 800b8c6:	b08b      	sub	sp, #44	@ 0x2c
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	60f8      	str	r0, [r7, #12]
 800b8cc:	60b9      	str	r1, [r7, #8]
 800b8ce:	4613      	mov	r3, r2
 800b8d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b8d6:	2b20      	cmp	r3, #32
 800b8d8:	d147      	bne.n	800b96a <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800b8da:	68bb      	ldr	r3, [r7, #8]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d002      	beq.n	800b8e6 <HAL_UART_Transmit_IT+0x22>
 800b8e0:	88fb      	ldrh	r3, [r7, #6]
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d101      	bne.n	800b8ea <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 800b8e6:	2301      	movs	r3, #1
 800b8e8:	e040      	b.n	800b96c <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	68ba      	ldr	r2, [r7, #8]
 800b8ee:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	88fa      	ldrh	r2, [r7, #6]
 800b8f4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	88fa      	ldrh	r2, [r7, #6]
 800b8fc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	2200      	movs	r2, #0
 800b904:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	2200      	movs	r2, #0
 800b90a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	2221      	movs	r2, #33	@ 0x21
 800b912:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	689b      	ldr	r3, [r3, #8]
 800b918:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b91c:	d107      	bne.n	800b92e <HAL_UART_Transmit_IT+0x6a>
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	691b      	ldr	r3, [r3, #16]
 800b922:	2b00      	cmp	r3, #0
 800b924:	d103      	bne.n	800b92e <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	4a13      	ldr	r2, [pc, #76]	@ (800b978 <HAL_UART_Transmit_IT+0xb4>)
 800b92a:	66da      	str	r2, [r3, #108]	@ 0x6c
 800b92c:	e002      	b.n	800b934 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	4a12      	ldr	r2, [pc, #72]	@ (800b97c <HAL_UART_Transmit_IT+0xb8>)
 800b932:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b93a:	697b      	ldr	r3, [r7, #20]
 800b93c:	e853 3f00 	ldrex	r3, [r3]
 800b940:	613b      	str	r3, [r7, #16]
   return(result);
 800b942:	693b      	ldr	r3, [r7, #16]
 800b944:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b948:	627b      	str	r3, [r7, #36]	@ 0x24
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	461a      	mov	r2, r3
 800b950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b952:	623b      	str	r3, [r7, #32]
 800b954:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b956:	69f9      	ldr	r1, [r7, #28]
 800b958:	6a3a      	ldr	r2, [r7, #32]
 800b95a:	e841 2300 	strex	r3, r2, [r1]
 800b95e:	61bb      	str	r3, [r7, #24]
   return(result);
 800b960:	69bb      	ldr	r3, [r7, #24]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d1e6      	bne.n	800b934 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 800b966:	2300      	movs	r3, #0
 800b968:	e000      	b.n	800b96c <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800b96a:	2302      	movs	r3, #2
  }
}
 800b96c:	4618      	mov	r0, r3
 800b96e:	372c      	adds	r7, #44	@ 0x2c
 800b970:	46bd      	mov	sp, r7
 800b972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b976:	4770      	bx	lr
 800b978:	0800d227 	.word	0x0800d227
 800b97c:	0800d171 	.word	0x0800d171

0800b980 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b08a      	sub	sp, #40	@ 0x28
 800b984:	af00      	add	r7, sp, #0
 800b986:	60f8      	str	r0, [r7, #12]
 800b988:	60b9      	str	r1, [r7, #8]
 800b98a:	4613      	mov	r3, r2
 800b98c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b994:	2b20      	cmp	r3, #32
 800b996:	d132      	bne.n	800b9fe <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d002      	beq.n	800b9a4 <HAL_UART_Receive_IT+0x24>
 800b99e:	88fb      	ldrh	r3, [r7, #6]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d101      	bne.n	800b9a8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	e02b      	b.n	800ba00 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	685b      	ldr	r3, [r3, #4]
 800b9b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d018      	beq.n	800b9ee <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9c2:	697b      	ldr	r3, [r7, #20]
 800b9c4:	e853 3f00 	ldrex	r3, [r3]
 800b9c8:	613b      	str	r3, [r7, #16]
   return(result);
 800b9ca:	693b      	ldr	r3, [r7, #16]
 800b9cc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b9d0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	461a      	mov	r2, r3
 800b9d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9da:	623b      	str	r3, [r7, #32]
 800b9dc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9de:	69f9      	ldr	r1, [r7, #28]
 800b9e0:	6a3a      	ldr	r2, [r7, #32]
 800b9e2:	e841 2300 	strex	r3, r2, [r1]
 800b9e6:	61bb      	str	r3, [r7, #24]
   return(result);
 800b9e8:	69bb      	ldr	r3, [r7, #24]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d1e6      	bne.n	800b9bc <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b9ee:	88fb      	ldrh	r3, [r7, #6]
 800b9f0:	461a      	mov	r2, r3
 800b9f2:	68b9      	ldr	r1, [r7, #8]
 800b9f4:	68f8      	ldr	r0, [r7, #12]
 800b9f6:	f001 f839 	bl	800ca6c <UART_Start_Receive_IT>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	e000      	b.n	800ba00 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800b9fe:	2302      	movs	r3, #2
  }
}
 800ba00:	4618      	mov	r0, r3
 800ba02:	3728      	adds	r7, #40	@ 0x28
 800ba04:	46bd      	mov	sp, r7
 800ba06:	bd80      	pop	{r7, pc}

0800ba08 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b08a      	sub	sp, #40	@ 0x28
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	60f8      	str	r0, [r7, #12]
 800ba10:	60b9      	str	r1, [r7, #8]
 800ba12:	4613      	mov	r3, r2
 800ba14:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ba1a:	2b20      	cmp	r3, #32
 800ba1c:	d165      	bne.n	800baea <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800ba1e:	68bb      	ldr	r3, [r7, #8]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d002      	beq.n	800ba2a <HAL_UART_Transmit_DMA+0x22>
 800ba24:	88fb      	ldrh	r3, [r7, #6]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d101      	bne.n	800ba2e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	e05e      	b.n	800baec <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	68ba      	ldr	r2, [r7, #8]
 800ba32:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	88fa      	ldrh	r2, [r7, #6]
 800ba38:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	88fa      	ldrh	r2, [r7, #6]
 800ba40:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	2200      	movs	r2, #0
 800ba48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	2221      	movs	r2, #33	@ 0x21
 800ba50:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d027      	beq.n	800baaa <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba5e:	4a25      	ldr	r2, [pc, #148]	@ (800baf4 <HAL_UART_Transmit_DMA+0xec>)
 800ba60:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba66:	4a24      	ldr	r2, [pc, #144]	@ (800baf8 <HAL_UART_Transmit_DMA+0xf0>)
 800ba68:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba6e:	4a23      	ldr	r2, [pc, #140]	@ (800bafc <HAL_UART_Transmit_DMA+0xf4>)
 800ba70:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba76:	2200      	movs	r2, #0
 800ba78:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba82:	4619      	mov	r1, r3
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	3328      	adds	r3, #40	@ 0x28
 800ba8a:	461a      	mov	r2, r3
 800ba8c:	88fb      	ldrh	r3, [r7, #6]
 800ba8e:	f7f8 f89f 	bl	8003bd0 <HAL_DMA_Start_IT>
 800ba92:	4603      	mov	r3, r0
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d008      	beq.n	800baaa <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	2210      	movs	r2, #16
 800ba9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	2220      	movs	r2, #32
 800baa4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800baa6:	2301      	movs	r3, #1
 800baa8:	e020      	b.n	800baec <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	2240      	movs	r2, #64	@ 0x40
 800bab0:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	3308      	adds	r3, #8
 800bab8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baba:	697b      	ldr	r3, [r7, #20]
 800babc:	e853 3f00 	ldrex	r3, [r3]
 800bac0:	613b      	str	r3, [r7, #16]
   return(result);
 800bac2:	693b      	ldr	r3, [r7, #16]
 800bac4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bac8:	627b      	str	r3, [r7, #36]	@ 0x24
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	3308      	adds	r3, #8
 800bad0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bad2:	623a      	str	r2, [r7, #32]
 800bad4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bad6:	69f9      	ldr	r1, [r7, #28]
 800bad8:	6a3a      	ldr	r2, [r7, #32]
 800bada:	e841 2300 	strex	r3, r2, [r1]
 800bade:	61bb      	str	r3, [r7, #24]
   return(result);
 800bae0:	69bb      	ldr	r3, [r7, #24]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d1e5      	bne.n	800bab2 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800bae6:	2300      	movs	r3, #0
 800bae8:	e000      	b.n	800baec <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800baea:	2302      	movs	r3, #2
  }
}
 800baec:	4618      	mov	r0, r3
 800baee:	3728      	adds	r7, #40	@ 0x28
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}
 800baf4:	0800ce4d 	.word	0x0800ce4d
 800baf8:	0800cee3 	.word	0x0800cee3
 800bafc:	0800d0cf 	.word	0x0800d0cf

0800bb00 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b08a      	sub	sp, #40	@ 0x28
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	60f8      	str	r0, [r7, #12]
 800bb08:	60b9      	str	r1, [r7, #8]
 800bb0a:	4613      	mov	r3, r2
 800bb0c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb14:	2b20      	cmp	r3, #32
 800bb16:	d132      	bne.n	800bb7e <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb18:	68bb      	ldr	r3, [r7, #8]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d002      	beq.n	800bb24 <HAL_UART_Receive_DMA+0x24>
 800bb1e:	88fb      	ldrh	r3, [r7, #6]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d101      	bne.n	800bb28 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800bb24:	2301      	movs	r3, #1
 800bb26:	e02b      	b.n	800bb80 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	685b      	ldr	r3, [r3, #4]
 800bb34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d018      	beq.n	800bb6e <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb42:	697b      	ldr	r3, [r7, #20]
 800bb44:	e853 3f00 	ldrex	r3, [r3]
 800bb48:	613b      	str	r3, [r7, #16]
   return(result);
 800bb4a:	693b      	ldr	r3, [r7, #16]
 800bb4c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bb50:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	461a      	mov	r2, r3
 800bb58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb5a:	623b      	str	r3, [r7, #32]
 800bb5c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb5e:	69f9      	ldr	r1, [r7, #28]
 800bb60:	6a3a      	ldr	r2, [r7, #32]
 800bb62:	e841 2300 	strex	r3, r2, [r1]
 800bb66:	61bb      	str	r3, [r7, #24]
   return(result);
 800bb68:	69bb      	ldr	r3, [r7, #24]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d1e6      	bne.n	800bb3c <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800bb6e:	88fb      	ldrh	r3, [r7, #6]
 800bb70:	461a      	mov	r2, r3
 800bb72:	68b9      	ldr	r1, [r7, #8]
 800bb74:	68f8      	ldr	r0, [r7, #12]
 800bb76:	f001 f83f 	bl	800cbf8 <UART_Start_Receive_DMA>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	e000      	b.n	800bb80 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800bb7e:	2302      	movs	r3, #2
  }
}
 800bb80:	4618      	mov	r0, r3
 800bb82:	3728      	adds	r7, #40	@ 0x28
 800bb84:	46bd      	mov	sp, r7
 800bb86:	bd80      	pop	{r7, pc}

0800bb88 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b090      	sub	sp, #64	@ 0x40
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bb94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb9c:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	689b      	ldr	r3, [r3, #8]
 800bba4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bba8:	2b80      	cmp	r3, #128	@ 0x80
 800bbaa:	d139      	bne.n	800bc20 <HAL_UART_DMAStop+0x98>
 800bbac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbae:	2b21      	cmp	r3, #33	@ 0x21
 800bbb0:	d136      	bne.n	800bc20 <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	3308      	adds	r3, #8
 800bbb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbba:	6a3b      	ldr	r3, [r7, #32]
 800bbbc:	e853 3f00 	ldrex	r3, [r3]
 800bbc0:	61fb      	str	r3, [r7, #28]
   return(result);
 800bbc2:	69fb      	ldr	r3, [r7, #28]
 800bbc4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bbc8:	637b      	str	r3, [r7, #52]	@ 0x34
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	3308      	adds	r3, #8
 800bbd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bbd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bbd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bbd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bbda:	e841 2300 	strex	r3, r2, [r1]
 800bbde:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bbe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d1e5      	bne.n	800bbb2 <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d015      	beq.n	800bc1a <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	f7f8 f84c 	bl	8003c90 <HAL_DMA_Abort>
 800bbf8:	4603      	mov	r3, r0
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d00d      	beq.n	800bc1a <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc02:	4618      	mov	r0, r3
 800bc04:	f7f8 fa6e 	bl	80040e4 <HAL_DMA_GetError>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	2b20      	cmp	r3, #32
 800bc0c:	d105      	bne.n	800bc1a <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2210      	movs	r2, #16
 800bc12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bc16:	2303      	movs	r3, #3
 800bc18:	e044      	b.n	800bca4 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800bc1a:	6878      	ldr	r0, [r7, #4]
 800bc1c:	f001 f88c 	bl	800cd38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	689b      	ldr	r3, [r3, #8]
 800bc26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc2a:	2b40      	cmp	r3, #64	@ 0x40
 800bc2c:	d139      	bne.n	800bca2 <HAL_UART_DMAStop+0x11a>
 800bc2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc30:	2b22      	cmp	r3, #34	@ 0x22
 800bc32:	d136      	bne.n	800bca2 <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	3308      	adds	r3, #8
 800bc3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	e853 3f00 	ldrex	r3, [r3]
 800bc42:	60bb      	str	r3, [r7, #8]
   return(result);
 800bc44:	68bb      	ldr	r3, [r7, #8]
 800bc46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc4a:	633b      	str	r3, [r7, #48]	@ 0x30
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	3308      	adds	r3, #8
 800bc52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc54:	61ba      	str	r2, [r7, #24]
 800bc56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc58:	6979      	ldr	r1, [r7, #20]
 800bc5a:	69ba      	ldr	r2, [r7, #24]
 800bc5c:	e841 2300 	strex	r3, r2, [r1]
 800bc60:	613b      	str	r3, [r7, #16]
   return(result);
 800bc62:	693b      	ldr	r3, [r7, #16]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d1e5      	bne.n	800bc34 <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d015      	beq.n	800bc9c <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc74:	4618      	mov	r0, r3
 800bc76:	f7f8 f80b 	bl	8003c90 <HAL_DMA_Abort>
 800bc7a:	4603      	mov	r3, r0
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d00d      	beq.n	800bc9c <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc84:	4618      	mov	r0, r3
 800bc86:	f7f8 fa2d 	bl	80040e4 <HAL_DMA_GetError>
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	2b20      	cmp	r3, #32
 800bc8e:	d105      	bne.n	800bc9c <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2210      	movs	r2, #16
 800bc94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bc98:	2303      	movs	r3, #3
 800bc9a:	e003      	b.n	800bca4 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f001 f871 	bl	800cd84 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800bca2:	2300      	movs	r3, #0
}
 800bca4:	4618      	mov	r0, r3
 800bca6:	3740      	adds	r7, #64	@ 0x40
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	bd80      	pop	{r7, pc}

0800bcac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b0ba      	sub	sp, #232	@ 0xe8
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	69db      	ldr	r3, [r3, #28]
 800bcba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	689b      	ldr	r3, [r3, #8]
 800bcce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800bcd2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800bcd6:	f640 030f 	movw	r3, #2063	@ 0x80f
 800bcda:	4013      	ands	r3, r2
 800bcdc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800bce0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d115      	bne.n	800bd14 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800bce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bcec:	f003 0320 	and.w	r3, r3, #32
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d00f      	beq.n	800bd14 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800bcf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bcf8:	f003 0320 	and.w	r3, r3, #32
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d009      	beq.n	800bd14 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	f000 82b1 	beq.w	800c26c <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	4798      	blx	r3
      }
      return;
 800bd12:	e2ab      	b.n	800c26c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800bd14:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	f000 8117 	beq.w	800bf4c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800bd1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bd22:	f003 0301 	and.w	r3, r3, #1
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d106      	bne.n	800bd38 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800bd2a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800bd2e:	4b85      	ldr	r3, [pc, #532]	@ (800bf44 <HAL_UART_IRQHandler+0x298>)
 800bd30:	4013      	ands	r3, r2
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	f000 810a 	beq.w	800bf4c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bd38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bd3c:	f003 0301 	and.w	r3, r3, #1
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d011      	beq.n	800bd68 <HAL_UART_IRQHandler+0xbc>
 800bd44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bd48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d00b      	beq.n	800bd68 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	2201      	movs	r2, #1
 800bd56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd5e:	f043 0201 	orr.w	r2, r3, #1
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bd68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bd6c:	f003 0302 	and.w	r3, r3, #2
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d011      	beq.n	800bd98 <HAL_UART_IRQHandler+0xec>
 800bd74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bd78:	f003 0301 	and.w	r3, r3, #1
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d00b      	beq.n	800bd98 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	2202      	movs	r2, #2
 800bd86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd8e:	f043 0204 	orr.w	r2, r3, #4
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bd98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bd9c:	f003 0304 	and.w	r3, r3, #4
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d011      	beq.n	800bdc8 <HAL_UART_IRQHandler+0x11c>
 800bda4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bda8:	f003 0301 	and.w	r3, r3, #1
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d00b      	beq.n	800bdc8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	2204      	movs	r2, #4
 800bdb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bdbe:	f043 0202 	orr.w	r2, r3, #2
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bdc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bdcc:	f003 0308 	and.w	r3, r3, #8
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d017      	beq.n	800be04 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800bdd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bdd8:	f003 0320 	and.w	r3, r3, #32
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d105      	bne.n	800bdec <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800bde0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bde4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d00b      	beq.n	800be04 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	2208      	movs	r2, #8
 800bdf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bdfa:	f043 0208 	orr.w	r2, r3, #8
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800be04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d012      	beq.n	800be36 <HAL_UART_IRQHandler+0x18a>
 800be10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be14:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d00c      	beq.n	800be36 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800be24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be2c:	f043 0220 	orr.w	r2, r3, #32
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	f000 8217 	beq.w	800c270 <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800be42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be46:	f003 0320 	and.w	r3, r3, #32
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d00d      	beq.n	800be6a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800be4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be52:	f003 0320 	and.w	r3, r3, #32
 800be56:	2b00      	cmp	r3, #0
 800be58:	d007      	beq.n	800be6a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d003      	beq.n	800be6a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800be66:	6878      	ldr	r0, [r7, #4]
 800be68:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be70:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	689b      	ldr	r3, [r3, #8]
 800be7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be7e:	2b40      	cmp	r3, #64	@ 0x40
 800be80:	d005      	beq.n	800be8e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800be82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800be86:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d04f      	beq.n	800bf2e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	f000 ff78 	bl	800cd84 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	689b      	ldr	r3, [r3, #8]
 800be9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be9e:	2b40      	cmp	r3, #64	@ 0x40
 800bea0:	d141      	bne.n	800bf26 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	3308      	adds	r3, #8
 800bea8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800beac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800beb0:	e853 3f00 	ldrex	r3, [r3]
 800beb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800beb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bebc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bec0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	3308      	adds	r3, #8
 800beca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800bece:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800bed2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bed6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800beda:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800bede:	e841 2300 	strex	r3, r2, [r1]
 800bee2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800bee6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800beea:	2b00      	cmp	r3, #0
 800beec:	d1d9      	bne.n	800bea2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d013      	beq.n	800bf1e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800befa:	4a13      	ldr	r2, [pc, #76]	@ (800bf48 <HAL_UART_IRQHandler+0x29c>)
 800befc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf02:	4618      	mov	r0, r3
 800bf04:	f7f7 ff34 	bl	8003d70 <HAL_DMA_Abort_IT>
 800bf08:	4603      	mov	r3, r0
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d017      	beq.n	800bf3e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bf14:	687a      	ldr	r2, [r7, #4]
 800bf16:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800bf18:	4610      	mov	r0, r2
 800bf1a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf1c:	e00f      	b.n	800bf3e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bf1e:	6878      	ldr	r0, [r7, #4]
 800bf20:	f000 f9c4 	bl	800c2ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf24:	e00b      	b.n	800bf3e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bf26:	6878      	ldr	r0, [r7, #4]
 800bf28:	f000 f9c0 	bl	800c2ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf2c:	e007      	b.n	800bf3e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bf2e:	6878      	ldr	r0, [r7, #4]
 800bf30:	f000 f9bc 	bl	800c2ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2200      	movs	r2, #0
 800bf38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800bf3c:	e198      	b.n	800c270 <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf3e:	bf00      	nop
    return;
 800bf40:	e196      	b.n	800c270 <HAL_UART_IRQHandler+0x5c4>
 800bf42:	bf00      	nop
 800bf44:	04000120 	.word	0x04000120
 800bf48:	0800d14d 	.word	0x0800d14d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	f040 8166 	bne.w	800c222 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bf56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf5a:	f003 0310 	and.w	r3, r3, #16
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	f000 815f 	beq.w	800c222 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bf64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf68:	f003 0310 	and.w	r3, r3, #16
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	f000 8158 	beq.w	800c222 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	2210      	movs	r2, #16
 800bf78:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	689b      	ldr	r3, [r3, #8]
 800bf80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf84:	2b40      	cmp	r3, #64	@ 0x40
 800bf86:	f040 80d0 	bne.w	800c12a <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	685b      	ldr	r3, [r3, #4]
 800bf92:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bf96:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	f000 80ab 	beq.w	800c0f6 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bfa6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bfaa:	429a      	cmp	r2, r3
 800bfac:	f080 80a3 	bcs.w	800c0f6 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bfb6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bfbe:	69db      	ldr	r3, [r3, #28]
 800bfc0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bfc4:	f000 8086 	beq.w	800c0d4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bfd4:	e853 3f00 	ldrex	r3, [r3]
 800bfd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800bfdc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bfe0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bfe4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	461a      	mov	r2, r3
 800bfee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800bff2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bff6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bffa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bffe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c002:	e841 2300 	strex	r3, r2, [r1]
 800c006:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c00a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d1da      	bne.n	800bfc8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	3308      	adds	r3, #8
 800c018:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c01a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c01c:	e853 3f00 	ldrex	r3, [r3]
 800c020:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c022:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c024:	f023 0301 	bic.w	r3, r3, #1
 800c028:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	3308      	adds	r3, #8
 800c032:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c036:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c03a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c03c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c03e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c042:	e841 2300 	strex	r3, r2, [r1]
 800c046:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c048:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d1e1      	bne.n	800c012 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	3308      	adds	r3, #8
 800c054:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c056:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c058:	e853 3f00 	ldrex	r3, [r3]
 800c05c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c05e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c060:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c064:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	3308      	adds	r3, #8
 800c06e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c072:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c074:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c076:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c078:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c07a:	e841 2300 	strex	r3, r2, [r1]
 800c07e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c080:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c082:	2b00      	cmp	r3, #0
 800c084:	d1e3      	bne.n	800c04e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	2220      	movs	r2, #32
 800c08a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	2200      	movs	r2, #0
 800c092:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c09a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c09c:	e853 3f00 	ldrex	r3, [r3]
 800c0a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c0a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c0a4:	f023 0310 	bic.w	r3, r3, #16
 800c0a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	461a      	mov	r2, r3
 800c0b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c0b8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c0bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c0be:	e841 2300 	strex	r3, r2, [r1]
 800c0c2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c0c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d1e4      	bne.n	800c094 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f7f7 fdde 	bl	8003c90 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	2202      	movs	r2, #2
 800c0d8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c0e6:	b29b      	uxth	r3, r3
 800c0e8:	1ad3      	subs	r3, r2, r3
 800c0ea:	b29b      	uxth	r3, r3
 800c0ec:	4619      	mov	r1, r3
 800c0ee:	6878      	ldr	r0, [r7, #4]
 800c0f0:	f000 f8e6 	bl	800c2c0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c0f4:	e0be      	b.n	800c274 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c0fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c100:	429a      	cmp	r2, r3
 800c102:	f040 80b7 	bne.w	800c274 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c10a:	69db      	ldr	r3, [r3, #28]
 800c10c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c110:	f040 80b0 	bne.w	800c274 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	2202      	movs	r2, #2
 800c118:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c120:	4619      	mov	r1, r3
 800c122:	6878      	ldr	r0, [r7, #4]
 800c124:	f000 f8cc 	bl	800c2c0 <HAL_UARTEx_RxEventCallback>
      return;
 800c128:	e0a4      	b.n	800c274 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c136:	b29b      	uxth	r3, r3
 800c138:	1ad3      	subs	r3, r2, r3
 800c13a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800c144:	b29b      	uxth	r3, r3
 800c146:	2b00      	cmp	r3, #0
 800c148:	f000 8096 	beq.w	800c278 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 800c14c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c150:	2b00      	cmp	r3, #0
 800c152:	f000 8091 	beq.w	800c278 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c15c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c15e:	e853 3f00 	ldrex	r3, [r3]
 800c162:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c166:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c16a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	461a      	mov	r2, r3
 800c174:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c178:	647b      	str	r3, [r7, #68]	@ 0x44
 800c17a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c17c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c17e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c180:	e841 2300 	strex	r3, r2, [r1]
 800c184:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c186:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d1e4      	bne.n	800c156 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	3308      	adds	r3, #8
 800c192:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c196:	e853 3f00 	ldrex	r3, [r3]
 800c19a:	623b      	str	r3, [r7, #32]
   return(result);
 800c19c:	6a3b      	ldr	r3, [r7, #32]
 800c19e:	f023 0301 	bic.w	r3, r3, #1
 800c1a2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	3308      	adds	r3, #8
 800c1ac:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c1b0:	633a      	str	r2, [r7, #48]	@ 0x30
 800c1b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c1b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1b8:	e841 2300 	strex	r3, r2, [r1]
 800c1bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c1be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d1e3      	bne.n	800c18c <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	2220      	movs	r2, #32
 800c1c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1de:	693b      	ldr	r3, [r7, #16]
 800c1e0:	e853 3f00 	ldrex	r3, [r3]
 800c1e4:	60fb      	str	r3, [r7, #12]
   return(result);
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	f023 0310 	bic.w	r3, r3, #16
 800c1ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	461a      	mov	r2, r3
 800c1f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c1fa:	61fb      	str	r3, [r7, #28]
 800c1fc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1fe:	69b9      	ldr	r1, [r7, #24]
 800c200:	69fa      	ldr	r2, [r7, #28]
 800c202:	e841 2300 	strex	r3, r2, [r1]
 800c206:	617b      	str	r3, [r7, #20]
   return(result);
 800c208:	697b      	ldr	r3, [r7, #20]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d1e4      	bne.n	800c1d8 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2202      	movs	r2, #2
 800c212:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c214:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c218:	4619      	mov	r1, r3
 800c21a:	6878      	ldr	r0, [r7, #4]
 800c21c:	f000 f850 	bl	800c2c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c220:	e02a      	b.n	800c278 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800c222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d00e      	beq.n	800c24c <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800c22e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c236:	2b00      	cmp	r3, #0
 800c238:	d008      	beq.n	800c24c <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d01c      	beq.n	800c27c <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c246:	6878      	ldr	r0, [r7, #4]
 800c248:	4798      	blx	r3
    }
    return;
 800c24a:	e017      	b.n	800c27c <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c24c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c254:	2b00      	cmp	r3, #0
 800c256:	d012      	beq.n	800c27e <HAL_UART_IRQHandler+0x5d2>
 800c258:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c25c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c260:	2b00      	cmp	r3, #0
 800c262:	d00c      	beq.n	800c27e <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 800c264:	6878      	ldr	r0, [r7, #4]
 800c266:	f001 f83e 	bl	800d2e6 <UART_EndTransmit_IT>
    return;
 800c26a:	e008      	b.n	800c27e <HAL_UART_IRQHandler+0x5d2>
      return;
 800c26c:	bf00      	nop
 800c26e:	e006      	b.n	800c27e <HAL_UART_IRQHandler+0x5d2>
    return;
 800c270:	bf00      	nop
 800c272:	e004      	b.n	800c27e <HAL_UART_IRQHandler+0x5d2>
      return;
 800c274:	bf00      	nop
 800c276:	e002      	b.n	800c27e <HAL_UART_IRQHandler+0x5d2>
      return;
 800c278:	bf00      	nop
 800c27a:	e000      	b.n	800c27e <HAL_UART_IRQHandler+0x5d2>
    return;
 800c27c:	bf00      	nop
  }

}
 800c27e:	37e8      	adds	r7, #232	@ 0xe8
 800c280:	46bd      	mov	sp, r7
 800c282:	bd80      	pop	{r7, pc}

0800c284 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c284:	b480      	push	{r7}
 800c286:	b083      	sub	sp, #12
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c28c:	bf00      	nop
 800c28e:	370c      	adds	r7, #12
 800c290:	46bd      	mov	sp, r7
 800c292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c296:	4770      	bx	lr

0800c298 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c298:	b480      	push	{r7}
 800c29a:	b083      	sub	sp, #12
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c2a0:	bf00      	nop
 800c2a2:	370c      	adds	r7, #12
 800c2a4:	46bd      	mov	sp, r7
 800c2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2aa:	4770      	bx	lr

0800c2ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c2ac:	b480      	push	{r7}
 800c2ae:	b083      	sub	sp, #12
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c2b4:	bf00      	nop
 800c2b6:	370c      	adds	r7, #12
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2be:	4770      	bx	lr

0800c2c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c2c0:	b480      	push	{r7}
 800c2c2:	b083      	sub	sp, #12
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
 800c2c8:	460b      	mov	r3, r1
 800c2ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c2cc:	bf00      	nop
 800c2ce:	370c      	adds	r7, #12
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d6:	4770      	bx	lr

0800c2d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	b088      	sub	sp, #32
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	689a      	ldr	r2, [r3, #8]
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	691b      	ldr	r3, [r3, #16]
 800c2ec:	431a      	orrs	r2, r3
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	695b      	ldr	r3, [r3, #20]
 800c2f2:	431a      	orrs	r2, r3
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	69db      	ldr	r3, [r3, #28]
 800c2f8:	4313      	orrs	r3, r2
 800c2fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	681a      	ldr	r2, [r3, #0]
 800c302:	4ba6      	ldr	r3, [pc, #664]	@ (800c59c <UART_SetConfig+0x2c4>)
 800c304:	4013      	ands	r3, r2
 800c306:	687a      	ldr	r2, [r7, #4]
 800c308:	6812      	ldr	r2, [r2, #0]
 800c30a:	6979      	ldr	r1, [r7, #20]
 800c30c:	430b      	orrs	r3, r1
 800c30e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	685b      	ldr	r3, [r3, #4]
 800c316:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	68da      	ldr	r2, [r3, #12]
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	430a      	orrs	r2, r1
 800c324:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	699b      	ldr	r3, [r3, #24]
 800c32a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	6a1b      	ldr	r3, [r3, #32]
 800c330:	697a      	ldr	r2, [r7, #20]
 800c332:	4313      	orrs	r3, r2
 800c334:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	689b      	ldr	r3, [r3, #8]
 800c33c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	697a      	ldr	r2, [r7, #20]
 800c346:	430a      	orrs	r2, r1
 800c348:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	4a94      	ldr	r2, [pc, #592]	@ (800c5a0 <UART_SetConfig+0x2c8>)
 800c350:	4293      	cmp	r3, r2
 800c352:	d120      	bne.n	800c396 <UART_SetConfig+0xbe>
 800c354:	4b93      	ldr	r3, [pc, #588]	@ (800c5a4 <UART_SetConfig+0x2cc>)
 800c356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c35a:	f003 0303 	and.w	r3, r3, #3
 800c35e:	2b03      	cmp	r3, #3
 800c360:	d816      	bhi.n	800c390 <UART_SetConfig+0xb8>
 800c362:	a201      	add	r2, pc, #4	@ (adr r2, 800c368 <UART_SetConfig+0x90>)
 800c364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c368:	0800c379 	.word	0x0800c379
 800c36c:	0800c385 	.word	0x0800c385
 800c370:	0800c37f 	.word	0x0800c37f
 800c374:	0800c38b 	.word	0x0800c38b
 800c378:	2301      	movs	r3, #1
 800c37a:	77fb      	strb	r3, [r7, #31]
 800c37c:	e150      	b.n	800c620 <UART_SetConfig+0x348>
 800c37e:	2302      	movs	r3, #2
 800c380:	77fb      	strb	r3, [r7, #31]
 800c382:	e14d      	b.n	800c620 <UART_SetConfig+0x348>
 800c384:	2304      	movs	r3, #4
 800c386:	77fb      	strb	r3, [r7, #31]
 800c388:	e14a      	b.n	800c620 <UART_SetConfig+0x348>
 800c38a:	2308      	movs	r3, #8
 800c38c:	77fb      	strb	r3, [r7, #31]
 800c38e:	e147      	b.n	800c620 <UART_SetConfig+0x348>
 800c390:	2310      	movs	r3, #16
 800c392:	77fb      	strb	r3, [r7, #31]
 800c394:	e144      	b.n	800c620 <UART_SetConfig+0x348>
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	4a83      	ldr	r2, [pc, #524]	@ (800c5a8 <UART_SetConfig+0x2d0>)
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d132      	bne.n	800c406 <UART_SetConfig+0x12e>
 800c3a0:	4b80      	ldr	r3, [pc, #512]	@ (800c5a4 <UART_SetConfig+0x2cc>)
 800c3a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c3a6:	f003 030c 	and.w	r3, r3, #12
 800c3aa:	2b0c      	cmp	r3, #12
 800c3ac:	d828      	bhi.n	800c400 <UART_SetConfig+0x128>
 800c3ae:	a201      	add	r2, pc, #4	@ (adr r2, 800c3b4 <UART_SetConfig+0xdc>)
 800c3b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3b4:	0800c3e9 	.word	0x0800c3e9
 800c3b8:	0800c401 	.word	0x0800c401
 800c3bc:	0800c401 	.word	0x0800c401
 800c3c0:	0800c401 	.word	0x0800c401
 800c3c4:	0800c3f5 	.word	0x0800c3f5
 800c3c8:	0800c401 	.word	0x0800c401
 800c3cc:	0800c401 	.word	0x0800c401
 800c3d0:	0800c401 	.word	0x0800c401
 800c3d4:	0800c3ef 	.word	0x0800c3ef
 800c3d8:	0800c401 	.word	0x0800c401
 800c3dc:	0800c401 	.word	0x0800c401
 800c3e0:	0800c401 	.word	0x0800c401
 800c3e4:	0800c3fb 	.word	0x0800c3fb
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	77fb      	strb	r3, [r7, #31]
 800c3ec:	e118      	b.n	800c620 <UART_SetConfig+0x348>
 800c3ee:	2302      	movs	r3, #2
 800c3f0:	77fb      	strb	r3, [r7, #31]
 800c3f2:	e115      	b.n	800c620 <UART_SetConfig+0x348>
 800c3f4:	2304      	movs	r3, #4
 800c3f6:	77fb      	strb	r3, [r7, #31]
 800c3f8:	e112      	b.n	800c620 <UART_SetConfig+0x348>
 800c3fa:	2308      	movs	r3, #8
 800c3fc:	77fb      	strb	r3, [r7, #31]
 800c3fe:	e10f      	b.n	800c620 <UART_SetConfig+0x348>
 800c400:	2310      	movs	r3, #16
 800c402:	77fb      	strb	r3, [r7, #31]
 800c404:	e10c      	b.n	800c620 <UART_SetConfig+0x348>
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	4a68      	ldr	r2, [pc, #416]	@ (800c5ac <UART_SetConfig+0x2d4>)
 800c40c:	4293      	cmp	r3, r2
 800c40e:	d120      	bne.n	800c452 <UART_SetConfig+0x17a>
 800c410:	4b64      	ldr	r3, [pc, #400]	@ (800c5a4 <UART_SetConfig+0x2cc>)
 800c412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c416:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c41a:	2b30      	cmp	r3, #48	@ 0x30
 800c41c:	d013      	beq.n	800c446 <UART_SetConfig+0x16e>
 800c41e:	2b30      	cmp	r3, #48	@ 0x30
 800c420:	d814      	bhi.n	800c44c <UART_SetConfig+0x174>
 800c422:	2b20      	cmp	r3, #32
 800c424:	d009      	beq.n	800c43a <UART_SetConfig+0x162>
 800c426:	2b20      	cmp	r3, #32
 800c428:	d810      	bhi.n	800c44c <UART_SetConfig+0x174>
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d002      	beq.n	800c434 <UART_SetConfig+0x15c>
 800c42e:	2b10      	cmp	r3, #16
 800c430:	d006      	beq.n	800c440 <UART_SetConfig+0x168>
 800c432:	e00b      	b.n	800c44c <UART_SetConfig+0x174>
 800c434:	2300      	movs	r3, #0
 800c436:	77fb      	strb	r3, [r7, #31]
 800c438:	e0f2      	b.n	800c620 <UART_SetConfig+0x348>
 800c43a:	2302      	movs	r3, #2
 800c43c:	77fb      	strb	r3, [r7, #31]
 800c43e:	e0ef      	b.n	800c620 <UART_SetConfig+0x348>
 800c440:	2304      	movs	r3, #4
 800c442:	77fb      	strb	r3, [r7, #31]
 800c444:	e0ec      	b.n	800c620 <UART_SetConfig+0x348>
 800c446:	2308      	movs	r3, #8
 800c448:	77fb      	strb	r3, [r7, #31]
 800c44a:	e0e9      	b.n	800c620 <UART_SetConfig+0x348>
 800c44c:	2310      	movs	r3, #16
 800c44e:	77fb      	strb	r3, [r7, #31]
 800c450:	e0e6      	b.n	800c620 <UART_SetConfig+0x348>
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	4a56      	ldr	r2, [pc, #344]	@ (800c5b0 <UART_SetConfig+0x2d8>)
 800c458:	4293      	cmp	r3, r2
 800c45a:	d120      	bne.n	800c49e <UART_SetConfig+0x1c6>
 800c45c:	4b51      	ldr	r3, [pc, #324]	@ (800c5a4 <UART_SetConfig+0x2cc>)
 800c45e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c462:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c466:	2bc0      	cmp	r3, #192	@ 0xc0
 800c468:	d013      	beq.n	800c492 <UART_SetConfig+0x1ba>
 800c46a:	2bc0      	cmp	r3, #192	@ 0xc0
 800c46c:	d814      	bhi.n	800c498 <UART_SetConfig+0x1c0>
 800c46e:	2b80      	cmp	r3, #128	@ 0x80
 800c470:	d009      	beq.n	800c486 <UART_SetConfig+0x1ae>
 800c472:	2b80      	cmp	r3, #128	@ 0x80
 800c474:	d810      	bhi.n	800c498 <UART_SetConfig+0x1c0>
 800c476:	2b00      	cmp	r3, #0
 800c478:	d002      	beq.n	800c480 <UART_SetConfig+0x1a8>
 800c47a:	2b40      	cmp	r3, #64	@ 0x40
 800c47c:	d006      	beq.n	800c48c <UART_SetConfig+0x1b4>
 800c47e:	e00b      	b.n	800c498 <UART_SetConfig+0x1c0>
 800c480:	2300      	movs	r3, #0
 800c482:	77fb      	strb	r3, [r7, #31]
 800c484:	e0cc      	b.n	800c620 <UART_SetConfig+0x348>
 800c486:	2302      	movs	r3, #2
 800c488:	77fb      	strb	r3, [r7, #31]
 800c48a:	e0c9      	b.n	800c620 <UART_SetConfig+0x348>
 800c48c:	2304      	movs	r3, #4
 800c48e:	77fb      	strb	r3, [r7, #31]
 800c490:	e0c6      	b.n	800c620 <UART_SetConfig+0x348>
 800c492:	2308      	movs	r3, #8
 800c494:	77fb      	strb	r3, [r7, #31]
 800c496:	e0c3      	b.n	800c620 <UART_SetConfig+0x348>
 800c498:	2310      	movs	r3, #16
 800c49a:	77fb      	strb	r3, [r7, #31]
 800c49c:	e0c0      	b.n	800c620 <UART_SetConfig+0x348>
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	4a44      	ldr	r2, [pc, #272]	@ (800c5b4 <UART_SetConfig+0x2dc>)
 800c4a4:	4293      	cmp	r3, r2
 800c4a6:	d125      	bne.n	800c4f4 <UART_SetConfig+0x21c>
 800c4a8:	4b3e      	ldr	r3, [pc, #248]	@ (800c5a4 <UART_SetConfig+0x2cc>)
 800c4aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c4b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c4b6:	d017      	beq.n	800c4e8 <UART_SetConfig+0x210>
 800c4b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c4bc:	d817      	bhi.n	800c4ee <UART_SetConfig+0x216>
 800c4be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c4c2:	d00b      	beq.n	800c4dc <UART_SetConfig+0x204>
 800c4c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c4c8:	d811      	bhi.n	800c4ee <UART_SetConfig+0x216>
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d003      	beq.n	800c4d6 <UART_SetConfig+0x1fe>
 800c4ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c4d2:	d006      	beq.n	800c4e2 <UART_SetConfig+0x20a>
 800c4d4:	e00b      	b.n	800c4ee <UART_SetConfig+0x216>
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	77fb      	strb	r3, [r7, #31]
 800c4da:	e0a1      	b.n	800c620 <UART_SetConfig+0x348>
 800c4dc:	2302      	movs	r3, #2
 800c4de:	77fb      	strb	r3, [r7, #31]
 800c4e0:	e09e      	b.n	800c620 <UART_SetConfig+0x348>
 800c4e2:	2304      	movs	r3, #4
 800c4e4:	77fb      	strb	r3, [r7, #31]
 800c4e6:	e09b      	b.n	800c620 <UART_SetConfig+0x348>
 800c4e8:	2308      	movs	r3, #8
 800c4ea:	77fb      	strb	r3, [r7, #31]
 800c4ec:	e098      	b.n	800c620 <UART_SetConfig+0x348>
 800c4ee:	2310      	movs	r3, #16
 800c4f0:	77fb      	strb	r3, [r7, #31]
 800c4f2:	e095      	b.n	800c620 <UART_SetConfig+0x348>
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	4a2f      	ldr	r2, [pc, #188]	@ (800c5b8 <UART_SetConfig+0x2e0>)
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	d125      	bne.n	800c54a <UART_SetConfig+0x272>
 800c4fe:	4b29      	ldr	r3, [pc, #164]	@ (800c5a4 <UART_SetConfig+0x2cc>)
 800c500:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c504:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c508:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c50c:	d017      	beq.n	800c53e <UART_SetConfig+0x266>
 800c50e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c512:	d817      	bhi.n	800c544 <UART_SetConfig+0x26c>
 800c514:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c518:	d00b      	beq.n	800c532 <UART_SetConfig+0x25a>
 800c51a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c51e:	d811      	bhi.n	800c544 <UART_SetConfig+0x26c>
 800c520:	2b00      	cmp	r3, #0
 800c522:	d003      	beq.n	800c52c <UART_SetConfig+0x254>
 800c524:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c528:	d006      	beq.n	800c538 <UART_SetConfig+0x260>
 800c52a:	e00b      	b.n	800c544 <UART_SetConfig+0x26c>
 800c52c:	2301      	movs	r3, #1
 800c52e:	77fb      	strb	r3, [r7, #31]
 800c530:	e076      	b.n	800c620 <UART_SetConfig+0x348>
 800c532:	2302      	movs	r3, #2
 800c534:	77fb      	strb	r3, [r7, #31]
 800c536:	e073      	b.n	800c620 <UART_SetConfig+0x348>
 800c538:	2304      	movs	r3, #4
 800c53a:	77fb      	strb	r3, [r7, #31]
 800c53c:	e070      	b.n	800c620 <UART_SetConfig+0x348>
 800c53e:	2308      	movs	r3, #8
 800c540:	77fb      	strb	r3, [r7, #31]
 800c542:	e06d      	b.n	800c620 <UART_SetConfig+0x348>
 800c544:	2310      	movs	r3, #16
 800c546:	77fb      	strb	r3, [r7, #31]
 800c548:	e06a      	b.n	800c620 <UART_SetConfig+0x348>
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	4a1b      	ldr	r2, [pc, #108]	@ (800c5bc <UART_SetConfig+0x2e4>)
 800c550:	4293      	cmp	r3, r2
 800c552:	d138      	bne.n	800c5c6 <UART_SetConfig+0x2ee>
 800c554:	4b13      	ldr	r3, [pc, #76]	@ (800c5a4 <UART_SetConfig+0x2cc>)
 800c556:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c55a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800c55e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c562:	d017      	beq.n	800c594 <UART_SetConfig+0x2bc>
 800c564:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c568:	d82a      	bhi.n	800c5c0 <UART_SetConfig+0x2e8>
 800c56a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c56e:	d00b      	beq.n	800c588 <UART_SetConfig+0x2b0>
 800c570:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c574:	d824      	bhi.n	800c5c0 <UART_SetConfig+0x2e8>
 800c576:	2b00      	cmp	r3, #0
 800c578:	d003      	beq.n	800c582 <UART_SetConfig+0x2aa>
 800c57a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c57e:	d006      	beq.n	800c58e <UART_SetConfig+0x2b6>
 800c580:	e01e      	b.n	800c5c0 <UART_SetConfig+0x2e8>
 800c582:	2300      	movs	r3, #0
 800c584:	77fb      	strb	r3, [r7, #31]
 800c586:	e04b      	b.n	800c620 <UART_SetConfig+0x348>
 800c588:	2302      	movs	r3, #2
 800c58a:	77fb      	strb	r3, [r7, #31]
 800c58c:	e048      	b.n	800c620 <UART_SetConfig+0x348>
 800c58e:	2304      	movs	r3, #4
 800c590:	77fb      	strb	r3, [r7, #31]
 800c592:	e045      	b.n	800c620 <UART_SetConfig+0x348>
 800c594:	2308      	movs	r3, #8
 800c596:	77fb      	strb	r3, [r7, #31]
 800c598:	e042      	b.n	800c620 <UART_SetConfig+0x348>
 800c59a:	bf00      	nop
 800c59c:	efff69f3 	.word	0xefff69f3
 800c5a0:	40011000 	.word	0x40011000
 800c5a4:	40023800 	.word	0x40023800
 800c5a8:	40004400 	.word	0x40004400
 800c5ac:	40004800 	.word	0x40004800
 800c5b0:	40004c00 	.word	0x40004c00
 800c5b4:	40005000 	.word	0x40005000
 800c5b8:	40011400 	.word	0x40011400
 800c5bc:	40007800 	.word	0x40007800
 800c5c0:	2310      	movs	r3, #16
 800c5c2:	77fb      	strb	r3, [r7, #31]
 800c5c4:	e02c      	b.n	800c620 <UART_SetConfig+0x348>
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	4a72      	ldr	r2, [pc, #456]	@ (800c794 <UART_SetConfig+0x4bc>)
 800c5cc:	4293      	cmp	r3, r2
 800c5ce:	d125      	bne.n	800c61c <UART_SetConfig+0x344>
 800c5d0:	4b71      	ldr	r3, [pc, #452]	@ (800c798 <UART_SetConfig+0x4c0>)
 800c5d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5d6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800c5da:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c5de:	d017      	beq.n	800c610 <UART_SetConfig+0x338>
 800c5e0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800c5e4:	d817      	bhi.n	800c616 <UART_SetConfig+0x33e>
 800c5e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c5ea:	d00b      	beq.n	800c604 <UART_SetConfig+0x32c>
 800c5ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c5f0:	d811      	bhi.n	800c616 <UART_SetConfig+0x33e>
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d003      	beq.n	800c5fe <UART_SetConfig+0x326>
 800c5f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c5fa:	d006      	beq.n	800c60a <UART_SetConfig+0x332>
 800c5fc:	e00b      	b.n	800c616 <UART_SetConfig+0x33e>
 800c5fe:	2300      	movs	r3, #0
 800c600:	77fb      	strb	r3, [r7, #31]
 800c602:	e00d      	b.n	800c620 <UART_SetConfig+0x348>
 800c604:	2302      	movs	r3, #2
 800c606:	77fb      	strb	r3, [r7, #31]
 800c608:	e00a      	b.n	800c620 <UART_SetConfig+0x348>
 800c60a:	2304      	movs	r3, #4
 800c60c:	77fb      	strb	r3, [r7, #31]
 800c60e:	e007      	b.n	800c620 <UART_SetConfig+0x348>
 800c610:	2308      	movs	r3, #8
 800c612:	77fb      	strb	r3, [r7, #31]
 800c614:	e004      	b.n	800c620 <UART_SetConfig+0x348>
 800c616:	2310      	movs	r3, #16
 800c618:	77fb      	strb	r3, [r7, #31]
 800c61a:	e001      	b.n	800c620 <UART_SetConfig+0x348>
 800c61c:	2310      	movs	r3, #16
 800c61e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	69db      	ldr	r3, [r3, #28]
 800c624:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c628:	d15b      	bne.n	800c6e2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800c62a:	7ffb      	ldrb	r3, [r7, #31]
 800c62c:	2b08      	cmp	r3, #8
 800c62e:	d828      	bhi.n	800c682 <UART_SetConfig+0x3aa>
 800c630:	a201      	add	r2, pc, #4	@ (adr r2, 800c638 <UART_SetConfig+0x360>)
 800c632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c636:	bf00      	nop
 800c638:	0800c65d 	.word	0x0800c65d
 800c63c:	0800c665 	.word	0x0800c665
 800c640:	0800c66d 	.word	0x0800c66d
 800c644:	0800c683 	.word	0x0800c683
 800c648:	0800c673 	.word	0x0800c673
 800c64c:	0800c683 	.word	0x0800c683
 800c650:	0800c683 	.word	0x0800c683
 800c654:	0800c683 	.word	0x0800c683
 800c658:	0800c67b 	.word	0x0800c67b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c65c:	f7fc fab2 	bl	8008bc4 <HAL_RCC_GetPCLK1Freq>
 800c660:	61b8      	str	r0, [r7, #24]
        break;
 800c662:	e013      	b.n	800c68c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c664:	f7fc fac2 	bl	8008bec <HAL_RCC_GetPCLK2Freq>
 800c668:	61b8      	str	r0, [r7, #24]
        break;
 800c66a:	e00f      	b.n	800c68c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c66c:	4b4b      	ldr	r3, [pc, #300]	@ (800c79c <UART_SetConfig+0x4c4>)
 800c66e:	61bb      	str	r3, [r7, #24]
        break;
 800c670:	e00c      	b.n	800c68c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c672:	f7fc f995 	bl	80089a0 <HAL_RCC_GetSysClockFreq>
 800c676:	61b8      	str	r0, [r7, #24]
        break;
 800c678:	e008      	b.n	800c68c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c67a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c67e:	61bb      	str	r3, [r7, #24]
        break;
 800c680:	e004      	b.n	800c68c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800c682:	2300      	movs	r3, #0
 800c684:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c686:	2301      	movs	r3, #1
 800c688:	77bb      	strb	r3, [r7, #30]
        break;
 800c68a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c68c:	69bb      	ldr	r3, [r7, #24]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d074      	beq.n	800c77c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c692:	69bb      	ldr	r3, [r7, #24]
 800c694:	005a      	lsls	r2, r3, #1
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	685b      	ldr	r3, [r3, #4]
 800c69a:	085b      	lsrs	r3, r3, #1
 800c69c:	441a      	add	r2, r3
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	685b      	ldr	r3, [r3, #4]
 800c6a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c6a6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c6a8:	693b      	ldr	r3, [r7, #16]
 800c6aa:	2b0f      	cmp	r3, #15
 800c6ac:	d916      	bls.n	800c6dc <UART_SetConfig+0x404>
 800c6ae:	693b      	ldr	r3, [r7, #16]
 800c6b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c6b4:	d212      	bcs.n	800c6dc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c6b6:	693b      	ldr	r3, [r7, #16]
 800c6b8:	b29b      	uxth	r3, r3
 800c6ba:	f023 030f 	bic.w	r3, r3, #15
 800c6be:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c6c0:	693b      	ldr	r3, [r7, #16]
 800c6c2:	085b      	lsrs	r3, r3, #1
 800c6c4:	b29b      	uxth	r3, r3
 800c6c6:	f003 0307 	and.w	r3, r3, #7
 800c6ca:	b29a      	uxth	r2, r3
 800c6cc:	89fb      	ldrh	r3, [r7, #14]
 800c6ce:	4313      	orrs	r3, r2
 800c6d0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	89fa      	ldrh	r2, [r7, #14]
 800c6d8:	60da      	str	r2, [r3, #12]
 800c6da:	e04f      	b.n	800c77c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800c6dc:	2301      	movs	r3, #1
 800c6de:	77bb      	strb	r3, [r7, #30]
 800c6e0:	e04c      	b.n	800c77c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c6e2:	7ffb      	ldrb	r3, [r7, #31]
 800c6e4:	2b08      	cmp	r3, #8
 800c6e6:	d828      	bhi.n	800c73a <UART_SetConfig+0x462>
 800c6e8:	a201      	add	r2, pc, #4	@ (adr r2, 800c6f0 <UART_SetConfig+0x418>)
 800c6ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6ee:	bf00      	nop
 800c6f0:	0800c715 	.word	0x0800c715
 800c6f4:	0800c71d 	.word	0x0800c71d
 800c6f8:	0800c725 	.word	0x0800c725
 800c6fc:	0800c73b 	.word	0x0800c73b
 800c700:	0800c72b 	.word	0x0800c72b
 800c704:	0800c73b 	.word	0x0800c73b
 800c708:	0800c73b 	.word	0x0800c73b
 800c70c:	0800c73b 	.word	0x0800c73b
 800c710:	0800c733 	.word	0x0800c733
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c714:	f7fc fa56 	bl	8008bc4 <HAL_RCC_GetPCLK1Freq>
 800c718:	61b8      	str	r0, [r7, #24]
        break;
 800c71a:	e013      	b.n	800c744 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c71c:	f7fc fa66 	bl	8008bec <HAL_RCC_GetPCLK2Freq>
 800c720:	61b8      	str	r0, [r7, #24]
        break;
 800c722:	e00f      	b.n	800c744 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c724:	4b1d      	ldr	r3, [pc, #116]	@ (800c79c <UART_SetConfig+0x4c4>)
 800c726:	61bb      	str	r3, [r7, #24]
        break;
 800c728:	e00c      	b.n	800c744 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c72a:	f7fc f939 	bl	80089a0 <HAL_RCC_GetSysClockFreq>
 800c72e:	61b8      	str	r0, [r7, #24]
        break;
 800c730:	e008      	b.n	800c744 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c732:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c736:	61bb      	str	r3, [r7, #24]
        break;
 800c738:	e004      	b.n	800c744 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800c73a:	2300      	movs	r3, #0
 800c73c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800c73e:	2301      	movs	r3, #1
 800c740:	77bb      	strb	r3, [r7, #30]
        break;
 800c742:	bf00      	nop
    }

    if (pclk != 0U)
 800c744:	69bb      	ldr	r3, [r7, #24]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d018      	beq.n	800c77c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	685b      	ldr	r3, [r3, #4]
 800c74e:	085a      	lsrs	r2, r3, #1
 800c750:	69bb      	ldr	r3, [r7, #24]
 800c752:	441a      	add	r2, r3
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	685b      	ldr	r3, [r3, #4]
 800c758:	fbb2 f3f3 	udiv	r3, r2, r3
 800c75c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c75e:	693b      	ldr	r3, [r7, #16]
 800c760:	2b0f      	cmp	r3, #15
 800c762:	d909      	bls.n	800c778 <UART_SetConfig+0x4a0>
 800c764:	693b      	ldr	r3, [r7, #16]
 800c766:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c76a:	d205      	bcs.n	800c778 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c76c:	693b      	ldr	r3, [r7, #16]
 800c76e:	b29a      	uxth	r2, r3
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	60da      	str	r2, [r3, #12]
 800c776:	e001      	b.n	800c77c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800c778:	2301      	movs	r3, #1
 800c77a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	2200      	movs	r2, #0
 800c780:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	2200      	movs	r2, #0
 800c786:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800c788:	7fbb      	ldrb	r3, [r7, #30]
}
 800c78a:	4618      	mov	r0, r3
 800c78c:	3720      	adds	r7, #32
 800c78e:	46bd      	mov	sp, r7
 800c790:	bd80      	pop	{r7, pc}
 800c792:	bf00      	nop
 800c794:	40007c00 	.word	0x40007c00
 800c798:	40023800 	.word	0x40023800
 800c79c:	00f42400 	.word	0x00f42400

0800c7a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c7a0:	b480      	push	{r7}
 800c7a2:	b083      	sub	sp, #12
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7ac:	f003 0308 	and.w	r3, r3, #8
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d00a      	beq.n	800c7ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	685b      	ldr	r3, [r3, #4]
 800c7ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	430a      	orrs	r2, r1
 800c7c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7ce:	f003 0301 	and.w	r3, r3, #1
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d00a      	beq.n	800c7ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	685b      	ldr	r3, [r3, #4]
 800c7dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	430a      	orrs	r2, r1
 800c7ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7f0:	f003 0302 	and.w	r3, r3, #2
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d00a      	beq.n	800c80e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	685b      	ldr	r3, [r3, #4]
 800c7fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	430a      	orrs	r2, r1
 800c80c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c812:	f003 0304 	and.w	r3, r3, #4
 800c816:	2b00      	cmp	r3, #0
 800c818:	d00a      	beq.n	800c830 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	685b      	ldr	r3, [r3, #4]
 800c820:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	430a      	orrs	r2, r1
 800c82e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c834:	f003 0310 	and.w	r3, r3, #16
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d00a      	beq.n	800c852 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	689b      	ldr	r3, [r3, #8]
 800c842:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	430a      	orrs	r2, r1
 800c850:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c856:	f003 0320 	and.w	r3, r3, #32
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d00a      	beq.n	800c874 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	689b      	ldr	r3, [r3, #8]
 800c864:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	430a      	orrs	r2, r1
 800c872:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c878:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d01a      	beq.n	800c8b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	685b      	ldr	r3, [r3, #4]
 800c886:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	430a      	orrs	r2, r1
 800c894:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c89a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c89e:	d10a      	bne.n	800c8b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	685b      	ldr	r3, [r3, #4]
 800c8a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	430a      	orrs	r2, r1
 800c8b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d00a      	beq.n	800c8d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	685b      	ldr	r3, [r3, #4]
 800c8c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	430a      	orrs	r2, r1
 800c8d6:	605a      	str	r2, [r3, #4]
  }
}
 800c8d8:	bf00      	nop
 800c8da:	370c      	adds	r7, #12
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e2:	4770      	bx	lr

0800c8e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c8e4:	b580      	push	{r7, lr}
 800c8e6:	b08c      	sub	sp, #48	@ 0x30
 800c8e8:	af02      	add	r7, sp, #8
 800c8ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c8f4:	f7f5 fecc 	bl	8002690 <HAL_GetTick>
 800c8f8:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	f003 0308 	and.w	r3, r3, #8
 800c904:	2b08      	cmp	r3, #8
 800c906:	d12e      	bne.n	800c966 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c908:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c90c:	9300      	str	r3, [sp, #0]
 800c90e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c910:	2200      	movs	r2, #0
 800c912:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c916:	6878      	ldr	r0, [r7, #4]
 800c918:	f000 f83b 	bl	800c992 <UART_WaitOnFlagUntilTimeout>
 800c91c:	4603      	mov	r3, r0
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d021      	beq.n	800c966 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c928:	693b      	ldr	r3, [r7, #16]
 800c92a:	e853 3f00 	ldrex	r3, [r3]
 800c92e:	60fb      	str	r3, [r7, #12]
   return(result);
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c936:	623b      	str	r3, [r7, #32]
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	461a      	mov	r2, r3
 800c93e:	6a3b      	ldr	r3, [r7, #32]
 800c940:	61fb      	str	r3, [r7, #28]
 800c942:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c944:	69b9      	ldr	r1, [r7, #24]
 800c946:	69fa      	ldr	r2, [r7, #28]
 800c948:	e841 2300 	strex	r3, r2, [r1]
 800c94c:	617b      	str	r3, [r7, #20]
   return(result);
 800c94e:	697b      	ldr	r3, [r7, #20]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d1e6      	bne.n	800c922 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2220      	movs	r2, #32
 800c958:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	2200      	movs	r2, #0
 800c95e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c962:	2303      	movs	r3, #3
 800c964:	e011      	b.n	800c98a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2220      	movs	r2, #32
 800c96a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2220      	movs	r2, #32
 800c970:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2200      	movs	r2, #0
 800c978:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	2200      	movs	r2, #0
 800c97e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	2200      	movs	r2, #0
 800c984:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800c988:	2300      	movs	r3, #0
}
 800c98a:	4618      	mov	r0, r3
 800c98c:	3728      	adds	r7, #40	@ 0x28
 800c98e:	46bd      	mov	sp, r7
 800c990:	bd80      	pop	{r7, pc}

0800c992 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c992:	b580      	push	{r7, lr}
 800c994:	b084      	sub	sp, #16
 800c996:	af00      	add	r7, sp, #0
 800c998:	60f8      	str	r0, [r7, #12]
 800c99a:	60b9      	str	r1, [r7, #8]
 800c99c:	603b      	str	r3, [r7, #0]
 800c99e:	4613      	mov	r3, r2
 800c9a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c9a2:	e04f      	b.n	800ca44 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c9a4:	69bb      	ldr	r3, [r7, #24]
 800c9a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9aa:	d04b      	beq.n	800ca44 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c9ac:	f7f5 fe70 	bl	8002690 <HAL_GetTick>
 800c9b0:	4602      	mov	r2, r0
 800c9b2:	683b      	ldr	r3, [r7, #0]
 800c9b4:	1ad3      	subs	r3, r2, r3
 800c9b6:	69ba      	ldr	r2, [r7, #24]
 800c9b8:	429a      	cmp	r2, r3
 800c9ba:	d302      	bcc.n	800c9c2 <UART_WaitOnFlagUntilTimeout+0x30>
 800c9bc:	69bb      	ldr	r3, [r7, #24]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d101      	bne.n	800c9c6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c9c2:	2303      	movs	r3, #3
 800c9c4:	e04e      	b.n	800ca64 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	f003 0304 	and.w	r3, r3, #4
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d037      	beq.n	800ca44 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c9d4:	68bb      	ldr	r3, [r7, #8]
 800c9d6:	2b80      	cmp	r3, #128	@ 0x80
 800c9d8:	d034      	beq.n	800ca44 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c9da:	68bb      	ldr	r3, [r7, #8]
 800c9dc:	2b40      	cmp	r3, #64	@ 0x40
 800c9de:	d031      	beq.n	800ca44 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	69db      	ldr	r3, [r3, #28]
 800c9e6:	f003 0308 	and.w	r3, r3, #8
 800c9ea:	2b08      	cmp	r3, #8
 800c9ec:	d110      	bne.n	800ca10 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	2208      	movs	r2, #8
 800c9f4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c9f6:	68f8      	ldr	r0, [r7, #12]
 800c9f8:	f000 f9c4 	bl	800cd84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	2208      	movs	r2, #8
 800ca00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	2200      	movs	r2, #0
 800ca08:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	e029      	b.n	800ca64 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	69db      	ldr	r3, [r3, #28]
 800ca16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ca1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ca1e:	d111      	bne.n	800ca44 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ca28:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ca2a:	68f8      	ldr	r0, [r7, #12]
 800ca2c:	f000 f9aa 	bl	800cd84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	2220      	movs	r2, #32
 800ca34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800ca40:	2303      	movs	r3, #3
 800ca42:	e00f      	b.n	800ca64 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	69da      	ldr	r2, [r3, #28]
 800ca4a:	68bb      	ldr	r3, [r7, #8]
 800ca4c:	4013      	ands	r3, r2
 800ca4e:	68ba      	ldr	r2, [r7, #8]
 800ca50:	429a      	cmp	r2, r3
 800ca52:	bf0c      	ite	eq
 800ca54:	2301      	moveq	r3, #1
 800ca56:	2300      	movne	r3, #0
 800ca58:	b2db      	uxtb	r3, r3
 800ca5a:	461a      	mov	r2, r3
 800ca5c:	79fb      	ldrb	r3, [r7, #7]
 800ca5e:	429a      	cmp	r2, r3
 800ca60:	d0a0      	beq.n	800c9a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ca62:	2300      	movs	r3, #0
}
 800ca64:	4618      	mov	r0, r3
 800ca66:	3710      	adds	r7, #16
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	bd80      	pop	{r7, pc}

0800ca6c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ca6c:	b480      	push	{r7}
 800ca6e:	b097      	sub	sp, #92	@ 0x5c
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	60f8      	str	r0, [r7, #12]
 800ca74:	60b9      	str	r1, [r7, #8]
 800ca76:	4613      	mov	r3, r2
 800ca78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	68ba      	ldr	r2, [r7, #8]
 800ca7e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	88fa      	ldrh	r2, [r7, #6]
 800ca84:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	88fa      	ldrh	r2, [r7, #6]
 800ca8c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	2200      	movs	r2, #0
 800ca94:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	689b      	ldr	r3, [r3, #8]
 800ca9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca9e:	d10e      	bne.n	800cabe <UART_Start_Receive_IT+0x52>
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	691b      	ldr	r3, [r3, #16]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d105      	bne.n	800cab4 <UART_Start_Receive_IT+0x48>
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800caae:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800cab2:	e02d      	b.n	800cb10 <UART_Start_Receive_IT+0xa4>
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	22ff      	movs	r2, #255	@ 0xff
 800cab8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800cabc:	e028      	b.n	800cb10 <UART_Start_Receive_IT+0xa4>
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	689b      	ldr	r3, [r3, #8]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d10d      	bne.n	800cae2 <UART_Start_Receive_IT+0x76>
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	691b      	ldr	r3, [r3, #16]
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d104      	bne.n	800cad8 <UART_Start_Receive_IT+0x6c>
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	22ff      	movs	r2, #255	@ 0xff
 800cad2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800cad6:	e01b      	b.n	800cb10 <UART_Start_Receive_IT+0xa4>
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	227f      	movs	r2, #127	@ 0x7f
 800cadc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800cae0:	e016      	b.n	800cb10 <UART_Start_Receive_IT+0xa4>
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	689b      	ldr	r3, [r3, #8]
 800cae6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800caea:	d10d      	bne.n	800cb08 <UART_Start_Receive_IT+0x9c>
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	691b      	ldr	r3, [r3, #16]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d104      	bne.n	800cafe <UART_Start_Receive_IT+0x92>
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	227f      	movs	r2, #127	@ 0x7f
 800caf8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800cafc:	e008      	b.n	800cb10 <UART_Start_Receive_IT+0xa4>
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	223f      	movs	r2, #63	@ 0x3f
 800cb02:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800cb06:	e003      	b.n	800cb10 <UART_Start_Receive_IT+0xa4>
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	2200      	movs	r2, #0
 800cb14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	2222      	movs	r2, #34	@ 0x22
 800cb1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	3308      	adds	r3, #8
 800cb26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb2a:	e853 3f00 	ldrex	r3, [r3]
 800cb2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cb30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb32:	f043 0301 	orr.w	r3, r3, #1
 800cb36:	657b      	str	r3, [r7, #84]	@ 0x54
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	3308      	adds	r3, #8
 800cb3e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cb40:	64ba      	str	r2, [r7, #72]	@ 0x48
 800cb42:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb44:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cb46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cb48:	e841 2300 	strex	r3, r2, [r1]
 800cb4c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800cb4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d1e5      	bne.n	800cb20 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	689b      	ldr	r3, [r3, #8]
 800cb58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cb5c:	d107      	bne.n	800cb6e <UART_Start_Receive_IT+0x102>
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	691b      	ldr	r3, [r3, #16]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d103      	bne.n	800cb6e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	4a21      	ldr	r2, [pc, #132]	@ (800cbf0 <UART_Start_Receive_IT+0x184>)
 800cb6a:	669a      	str	r2, [r3, #104]	@ 0x68
 800cb6c:	e002      	b.n	800cb74 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	4a20      	ldr	r2, [pc, #128]	@ (800cbf4 <UART_Start_Receive_IT+0x188>)
 800cb72:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	691b      	ldr	r3, [r3, #16]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d019      	beq.n	800cbb0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb84:	e853 3f00 	ldrex	r3, [r3]
 800cb88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cb8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb8c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800cb90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	461a      	mov	r2, r3
 800cb98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb9a:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb9c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb9e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cba0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cba2:	e841 2300 	strex	r3, r2, [r1]
 800cba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800cba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d1e6      	bne.n	800cb7c <UART_Start_Receive_IT+0x110>
 800cbae:	e018      	b.n	800cbe2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbb6:	697b      	ldr	r3, [r7, #20]
 800cbb8:	e853 3f00 	ldrex	r3, [r3]
 800cbbc:	613b      	str	r3, [r7, #16]
   return(result);
 800cbbe:	693b      	ldr	r3, [r7, #16]
 800cbc0:	f043 0320 	orr.w	r3, r3, #32
 800cbc4:	653b      	str	r3, [r7, #80]	@ 0x50
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	461a      	mov	r2, r3
 800cbcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbce:	623b      	str	r3, [r7, #32]
 800cbd0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbd2:	69f9      	ldr	r1, [r7, #28]
 800cbd4:	6a3a      	ldr	r2, [r7, #32]
 800cbd6:	e841 2300 	strex	r3, r2, [r1]
 800cbda:	61bb      	str	r3, [r7, #24]
   return(result);
 800cbdc:	69bb      	ldr	r3, [r7, #24]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d1e6      	bne.n	800cbb0 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800cbe2:	2300      	movs	r3, #0
}
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	375c      	adds	r7, #92	@ 0x5c
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbee:	4770      	bx	lr
 800cbf0:	0800d4e3 	.word	0x0800d4e3
 800cbf4:	0800d33b 	.word	0x0800d33b

0800cbf8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b096      	sub	sp, #88	@ 0x58
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	60f8      	str	r0, [r7, #12]
 800cc00:	60b9      	str	r1, [r7, #8]
 800cc02:	4613      	mov	r3, r2
 800cc04:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	68ba      	ldr	r2, [r7, #8]
 800cc0a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	88fa      	ldrh	r2, [r7, #6]
 800cc10:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	2200      	movs	r2, #0
 800cc18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	2222      	movs	r2, #34	@ 0x22
 800cc20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d028      	beq.n	800cc7e <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc30:	4a3e      	ldr	r2, [pc, #248]	@ (800cd2c <UART_Start_Receive_DMA+0x134>)
 800cc32:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc38:	4a3d      	ldr	r2, [pc, #244]	@ (800cd30 <UART_Start_Receive_DMA+0x138>)
 800cc3a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc40:	4a3c      	ldr	r2, [pc, #240]	@ (800cd34 <UART_Start_Receive_DMA+0x13c>)
 800cc42:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc48:	2200      	movs	r2, #0
 800cc4a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	3324      	adds	r3, #36	@ 0x24
 800cc56:	4619      	mov	r1, r3
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc5c:	461a      	mov	r2, r3
 800cc5e:	88fb      	ldrh	r3, [r7, #6]
 800cc60:	f7f6 ffb6 	bl	8003bd0 <HAL_DMA_Start_IT>
 800cc64:	4603      	mov	r3, r0
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d009      	beq.n	800cc7e <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	2210      	movs	r2, #16
 800cc6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	2220      	movs	r2, #32
 800cc76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800cc7a:	2301      	movs	r3, #1
 800cc7c:	e051      	b.n	800cd22 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	691b      	ldr	r3, [r3, #16]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d018      	beq.n	800ccb8 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc8e:	e853 3f00 	ldrex	r3, [r3]
 800cc92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cc94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cc9a:	657b      	str	r3, [r7, #84]	@ 0x54
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	461a      	mov	r2, r3
 800cca2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cca4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cca6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cca8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ccaa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ccac:	e841 2300 	strex	r3, r2, [r1]
 800ccb0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ccb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d1e6      	bne.n	800cc86 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	3308      	adds	r3, #8
 800ccbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccc2:	e853 3f00 	ldrex	r3, [r3]
 800ccc6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ccc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccca:	f043 0301 	orr.w	r3, r3, #1
 800ccce:	653b      	str	r3, [r7, #80]	@ 0x50
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	3308      	adds	r3, #8
 800ccd6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ccd8:	637a      	str	r2, [r7, #52]	@ 0x34
 800ccda:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccdc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ccde:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cce0:	e841 2300 	strex	r3, r2, [r1]
 800cce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800cce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d1e5      	bne.n	800ccb8 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	3308      	adds	r3, #8
 800ccf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccf4:	697b      	ldr	r3, [r7, #20]
 800ccf6:	e853 3f00 	ldrex	r3, [r3]
 800ccfa:	613b      	str	r3, [r7, #16]
   return(result);
 800ccfc:	693b      	ldr	r3, [r7, #16]
 800ccfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cd02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	3308      	adds	r3, #8
 800cd0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cd0c:	623a      	str	r2, [r7, #32]
 800cd0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd10:	69f9      	ldr	r1, [r7, #28]
 800cd12:	6a3a      	ldr	r2, [r7, #32]
 800cd14:	e841 2300 	strex	r3, r2, [r1]
 800cd18:	61bb      	str	r3, [r7, #24]
   return(result);
 800cd1a:	69bb      	ldr	r3, [r7, #24]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d1e5      	bne.n	800ccec <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800cd20:	2300      	movs	r3, #0
}
 800cd22:	4618      	mov	r0, r3
 800cd24:	3758      	adds	r7, #88	@ 0x58
 800cd26:	46bd      	mov	sp, r7
 800cd28:	bd80      	pop	{r7, pc}
 800cd2a:	bf00      	nop
 800cd2c:	0800ceff 	.word	0x0800ceff
 800cd30:	0800d05d 	.word	0x0800d05d
 800cd34:	0800d0cf 	.word	0x0800d0cf

0800cd38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800cd38:	b480      	push	{r7}
 800cd3a:	b089      	sub	sp, #36	@ 0x24
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	e853 3f00 	ldrex	r3, [r3]
 800cd4c:	60bb      	str	r3, [r7, #8]
   return(result);
 800cd4e:	68bb      	ldr	r3, [r7, #8]
 800cd50:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800cd54:	61fb      	str	r3, [r7, #28]
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	461a      	mov	r2, r3
 800cd5c:	69fb      	ldr	r3, [r7, #28]
 800cd5e:	61bb      	str	r3, [r7, #24]
 800cd60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd62:	6979      	ldr	r1, [r7, #20]
 800cd64:	69ba      	ldr	r2, [r7, #24]
 800cd66:	e841 2300 	strex	r3, r2, [r1]
 800cd6a:	613b      	str	r3, [r7, #16]
   return(result);
 800cd6c:	693b      	ldr	r3, [r7, #16]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d1e6      	bne.n	800cd40 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	2220      	movs	r2, #32
 800cd76:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800cd78:	bf00      	nop
 800cd7a:	3724      	adds	r7, #36	@ 0x24
 800cd7c:	46bd      	mov	sp, r7
 800cd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd82:	4770      	bx	lr

0800cd84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cd84:	b480      	push	{r7}
 800cd86:	b095      	sub	sp, #84	@ 0x54
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd94:	e853 3f00 	ldrex	r3, [r3]
 800cd98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cd9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cda0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	461a      	mov	r2, r3
 800cda8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cdaa:	643b      	str	r3, [r7, #64]	@ 0x40
 800cdac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cdb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cdb2:	e841 2300 	strex	r3, r2, [r1]
 800cdb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cdb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d1e6      	bne.n	800cd8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	3308      	adds	r3, #8
 800cdc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdc6:	6a3b      	ldr	r3, [r7, #32]
 800cdc8:	e853 3f00 	ldrex	r3, [r3]
 800cdcc:	61fb      	str	r3, [r7, #28]
   return(result);
 800cdce:	69fb      	ldr	r3, [r7, #28]
 800cdd0:	f023 0301 	bic.w	r3, r3, #1
 800cdd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	3308      	adds	r3, #8
 800cddc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cdde:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cde0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cde2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cde4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cde6:	e841 2300 	strex	r3, r2, [r1]
 800cdea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cdec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d1e5      	bne.n	800cdbe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cdf6:	2b01      	cmp	r3, #1
 800cdf8:	d118      	bne.n	800ce2c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	e853 3f00 	ldrex	r3, [r3]
 800ce06:	60bb      	str	r3, [r7, #8]
   return(result);
 800ce08:	68bb      	ldr	r3, [r7, #8]
 800ce0a:	f023 0310 	bic.w	r3, r3, #16
 800ce0e:	647b      	str	r3, [r7, #68]	@ 0x44
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	461a      	mov	r2, r3
 800ce16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ce18:	61bb      	str	r3, [r7, #24]
 800ce1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce1c:	6979      	ldr	r1, [r7, #20]
 800ce1e:	69ba      	ldr	r2, [r7, #24]
 800ce20:	e841 2300 	strex	r3, r2, [r1]
 800ce24:	613b      	str	r3, [r7, #16]
   return(result);
 800ce26:	693b      	ldr	r3, [r7, #16]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d1e6      	bne.n	800cdfa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	2220      	movs	r2, #32
 800ce30:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	2200      	movs	r2, #0
 800ce38:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	2200      	movs	r2, #0
 800ce3e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800ce40:	bf00      	nop
 800ce42:	3754      	adds	r7, #84	@ 0x54
 800ce44:	46bd      	mov	sp, r7
 800ce46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4a:	4770      	bx	lr

0800ce4c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b090      	sub	sp, #64	@ 0x40
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce58:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	69db      	ldr	r3, [r3, #28]
 800ce5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce62:	d037      	beq.n	800ced4 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800ce64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce66:	2200      	movs	r2, #0
 800ce68:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ce6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	3308      	adds	r3, #8
 800ce72:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce76:	e853 3f00 	ldrex	r3, [r3]
 800ce7a:	623b      	str	r3, [r7, #32]
   return(result);
 800ce7c:	6a3b      	ldr	r3, [r7, #32]
 800ce7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ce82:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ce84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	3308      	adds	r3, #8
 800ce8a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ce8c:	633a      	str	r2, [r7, #48]	@ 0x30
 800ce8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce90:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ce92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce94:	e841 2300 	strex	r3, r2, [r1]
 800ce98:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ce9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d1e5      	bne.n	800ce6c <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cea0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cea6:	693b      	ldr	r3, [r7, #16]
 800cea8:	e853 3f00 	ldrex	r3, [r3]
 800ceac:	60fb      	str	r3, [r7, #12]
   return(result);
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ceb4:	637b      	str	r3, [r7, #52]	@ 0x34
 800ceb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	461a      	mov	r2, r3
 800cebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cebe:	61fb      	str	r3, [r7, #28]
 800cec0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cec2:	69b9      	ldr	r1, [r7, #24]
 800cec4:	69fa      	ldr	r2, [r7, #28]
 800cec6:	e841 2300 	strex	r3, r2, [r1]
 800ceca:	617b      	str	r3, [r7, #20]
   return(result);
 800cecc:	697b      	ldr	r3, [r7, #20]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d1e6      	bne.n	800cea0 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ced2:	e002      	b.n	800ceda <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800ced4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800ced6:	f011 f84f 	bl	801df78 <HAL_UART_TxCpltCallback>
}
 800ceda:	bf00      	nop
 800cedc:	3740      	adds	r7, #64	@ 0x40
 800cede:	46bd      	mov	sp, r7
 800cee0:	bd80      	pop	{r7, pc}

0800cee2 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cee2:	b580      	push	{r7, lr}
 800cee4:	b084      	sub	sp, #16
 800cee6:	af00      	add	r7, sp, #0
 800cee8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ceee:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800cef0:	68f8      	ldr	r0, [r7, #12]
 800cef2:	f7ff f9c7 	bl	800c284 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cef6:	bf00      	nop
 800cef8:	3710      	adds	r7, #16
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bd80      	pop	{r7, pc}

0800cefe <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cefe:	b580      	push	{r7, lr}
 800cf00:	b09c      	sub	sp, #112	@ 0x70
 800cf02:	af00      	add	r7, sp, #0
 800cf04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf0a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	69db      	ldr	r3, [r3, #28]
 800cf10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cf14:	d071      	beq.n	800cffa <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800cf16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf18:	2200      	movs	r2, #0
 800cf1a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cf1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf26:	e853 3f00 	ldrex	r3, [r3]
 800cf2a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cf2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf2e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cf32:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cf34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	461a      	mov	r2, r3
 800cf3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cf3c:	657b      	str	r3, [r7, #84]	@ 0x54
 800cf3e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf40:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cf42:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cf44:	e841 2300 	strex	r3, r2, [r1]
 800cf48:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cf4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d1e6      	bne.n	800cf1e <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	3308      	adds	r3, #8
 800cf56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf5a:	e853 3f00 	ldrex	r3, [r3]
 800cf5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cf60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf62:	f023 0301 	bic.w	r3, r3, #1
 800cf66:	667b      	str	r3, [r7, #100]	@ 0x64
 800cf68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	3308      	adds	r3, #8
 800cf6e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cf70:	643a      	str	r2, [r7, #64]	@ 0x40
 800cf72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cf76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cf78:	e841 2300 	strex	r3, r2, [r1]
 800cf7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cf7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d1e5      	bne.n	800cf50 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cf84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	3308      	adds	r3, #8
 800cf8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf8c:	6a3b      	ldr	r3, [r7, #32]
 800cf8e:	e853 3f00 	ldrex	r3, [r3]
 800cf92:	61fb      	str	r3, [r7, #28]
   return(result);
 800cf94:	69fb      	ldr	r3, [r7, #28]
 800cf96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf9a:	663b      	str	r3, [r7, #96]	@ 0x60
 800cf9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	3308      	adds	r3, #8
 800cfa2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cfa4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cfa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfa8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cfaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cfac:	e841 2300 	strex	r3, r2, [r1]
 800cfb0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cfb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d1e5      	bne.n	800cf84 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800cfb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cfba:	2220      	movs	r2, #32
 800cfbc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cfc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cfc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cfc4:	2b01      	cmp	r3, #1
 800cfc6:	d118      	bne.n	800cffa <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cfc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	e853 3f00 	ldrex	r3, [r3]
 800cfd4:	60bb      	str	r3, [r7, #8]
   return(result);
 800cfd6:	68bb      	ldr	r3, [r7, #8]
 800cfd8:	f023 0310 	bic.w	r3, r3, #16
 800cfdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cfde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	461a      	mov	r2, r3
 800cfe4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfe6:	61bb      	str	r3, [r7, #24]
 800cfe8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfea:	6979      	ldr	r1, [r7, #20]
 800cfec:	69ba      	ldr	r2, [r7, #24]
 800cfee:	e841 2300 	strex	r3, r2, [r1]
 800cff2:	613b      	str	r3, [r7, #16]
   return(result);
 800cff4:	693b      	ldr	r3, [r7, #16]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d1e6      	bne.n	800cfc8 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cffa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cffc:	2200      	movs	r2, #0
 800cffe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d000:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d002:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d004:	2b01      	cmp	r3, #1
 800d006:	d122      	bne.n	800d04e <UART_DMAReceiveCplt+0x150>
  {
    huart->RxXferCount = 0;
 800d008:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d00a:	2200      	movs	r2, #0
 800d00c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	685b      	ldr	r3, [r3, #4]
 800d016:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 800d01a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d01c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d020:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800d024:	429a      	cmp	r2, r3
 800d026:	d204      	bcs.n	800d032 <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800d028:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d02a:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800d02e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d032:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d034:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800d038:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d03a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d03e:	b29b      	uxth	r3, r3
 800d040:	1ad3      	subs	r3, r2, r3
 800d042:	b29b      	uxth	r3, r3
 800d044:	4619      	mov	r1, r3
 800d046:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d048:	f7ff f93a 	bl	800c2c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d04c:	e002      	b.n	800d054 <UART_DMAReceiveCplt+0x156>
    HAL_UART_RxCpltCallback(huart);
 800d04e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800d050:	f010 ffb2 	bl	801dfb8 <HAL_UART_RxCpltCallback>
}
 800d054:	bf00      	nop
 800d056:	3770      	adds	r7, #112	@ 0x70
 800d058:	46bd      	mov	sp, r7
 800d05a:	bd80      	pop	{r7, pc}

0800d05c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b084      	sub	sp, #16
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d068:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	2201      	movs	r2, #1
 800d06e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d074:	2b01      	cmp	r3, #1
 800d076:	d123      	bne.n	800d0c0 <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d07e:	085b      	lsrs	r3, r3, #1
 800d080:	b29a      	uxth	r2, r3
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	685b      	ldr	r3, [r3, #4]
 800d08e:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d096:	897a      	ldrh	r2, [r7, #10]
 800d098:	429a      	cmp	r2, r3
 800d09a:	d803      	bhi.n	800d0a4 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	897a      	ldrh	r2, [r7, #10]
 800d0a0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d0b0:	b29b      	uxth	r3, r3
 800d0b2:	1ad3      	subs	r3, r2, r3
 800d0b4:	b29b      	uxth	r3, r3
 800d0b6:	4619      	mov	r1, r3
 800d0b8:	68f8      	ldr	r0, [r7, #12]
 800d0ba:	f7ff f901 	bl	800c2c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d0be:	e002      	b.n	800d0c6 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 800d0c0:	68f8      	ldr	r0, [r7, #12]
 800d0c2:	f7ff f8e9 	bl	800c298 <HAL_UART_RxHalfCpltCallback>
}
 800d0c6:	bf00      	nop
 800d0c8:	3710      	adds	r7, #16
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	bd80      	pop	{r7, pc}

0800d0ce <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d0ce:	b580      	push	{r7, lr}
 800d0d0:	b086      	sub	sp, #24
 800d0d2:	af00      	add	r7, sp, #0
 800d0d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0da:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d0dc:	697b      	ldr	r3, [r7, #20]
 800d0de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d0e0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d0e2:	697b      	ldr	r3, [r7, #20]
 800d0e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d0e8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d0ea:	697b      	ldr	r3, [r7, #20]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	689b      	ldr	r3, [r3, #8]
 800d0f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d0f4:	2b80      	cmp	r3, #128	@ 0x80
 800d0f6:	d109      	bne.n	800d10c <UART_DMAError+0x3e>
 800d0f8:	693b      	ldr	r3, [r7, #16]
 800d0fa:	2b21      	cmp	r3, #33	@ 0x21
 800d0fc:	d106      	bne.n	800d10c <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d0fe:	697b      	ldr	r3, [r7, #20]
 800d100:	2200      	movs	r2, #0
 800d102:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800d106:	6978      	ldr	r0, [r7, #20]
 800d108:	f7ff fe16 	bl	800cd38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d10c:	697b      	ldr	r3, [r7, #20]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	689b      	ldr	r3, [r3, #8]
 800d112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d116:	2b40      	cmp	r3, #64	@ 0x40
 800d118:	d109      	bne.n	800d12e <UART_DMAError+0x60>
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	2b22      	cmp	r3, #34	@ 0x22
 800d11e:	d106      	bne.n	800d12e <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d120:	697b      	ldr	r3, [r7, #20]
 800d122:	2200      	movs	r2, #0
 800d124:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800d128:	6978      	ldr	r0, [r7, #20]
 800d12a:	f7ff fe2b 	bl	800cd84 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d12e:	697b      	ldr	r3, [r7, #20]
 800d130:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d134:	f043 0210 	orr.w	r2, r3, #16
 800d138:	697b      	ldr	r3, [r7, #20]
 800d13a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d13e:	6978      	ldr	r0, [r7, #20]
 800d140:	f7ff f8b4 	bl	800c2ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d144:	bf00      	nop
 800d146:	3718      	adds	r7, #24
 800d148:	46bd      	mov	sp, r7
 800d14a:	bd80      	pop	{r7, pc}

0800d14c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	b084      	sub	sp, #16
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d158:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	2200      	movs	r2, #0
 800d15e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d162:	68f8      	ldr	r0, [r7, #12]
 800d164:	f7ff f8a2 	bl	800c2ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d168:	bf00      	nop
 800d16a:	3710      	adds	r7, #16
 800d16c:	46bd      	mov	sp, r7
 800d16e:	bd80      	pop	{r7, pc}

0800d170 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d170:	b480      	push	{r7}
 800d172:	b08f      	sub	sp, #60	@ 0x3c
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d17c:	2b21      	cmp	r3, #33	@ 0x21
 800d17e:	d14c      	bne.n	800d21a <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800d186:	b29b      	uxth	r3, r3
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d132      	bne.n	800d1f2 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d192:	6a3b      	ldr	r3, [r7, #32]
 800d194:	e853 3f00 	ldrex	r3, [r3]
 800d198:	61fb      	str	r3, [r7, #28]
   return(result);
 800d19a:	69fb      	ldr	r3, [r7, #28]
 800d19c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d1a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	461a      	mov	r2, r3
 800d1a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d1ac:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d1b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d1b2:	e841 2300 	strex	r3, r2, [r1]
 800d1b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d1b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d1e6      	bne.n	800d18c <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	e853 3f00 	ldrex	r3, [r3]
 800d1ca:	60bb      	str	r3, [r7, #8]
   return(result);
 800d1cc:	68bb      	ldr	r3, [r7, #8]
 800d1ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1d2:	633b      	str	r3, [r7, #48]	@ 0x30
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	461a      	mov	r2, r3
 800d1da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1dc:	61bb      	str	r3, [r7, #24]
 800d1de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1e0:	6979      	ldr	r1, [r7, #20]
 800d1e2:	69ba      	ldr	r2, [r7, #24]
 800d1e4:	e841 2300 	strex	r3, r2, [r1]
 800d1e8:	613b      	str	r3, [r7, #16]
   return(result);
 800d1ea:	693b      	ldr	r3, [r7, #16]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d1e6      	bne.n	800d1be <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800d1f0:	e013      	b.n	800d21a <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d1f6:	781a      	ldrb	r2, [r3, #0]
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d202:	1c5a      	adds	r2, r3, #1
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800d20e:	b29b      	uxth	r3, r3
 800d210:	3b01      	subs	r3, #1
 800d212:	b29a      	uxth	r2, r3
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 800d21a:	bf00      	nop
 800d21c:	373c      	adds	r7, #60	@ 0x3c
 800d21e:	46bd      	mov	sp, r7
 800d220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d224:	4770      	bx	lr

0800d226 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d226:	b480      	push	{r7}
 800d228:	b091      	sub	sp, #68	@ 0x44
 800d22a:	af00      	add	r7, sp, #0
 800d22c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d232:	2b21      	cmp	r3, #33	@ 0x21
 800d234:	d151      	bne.n	800d2da <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800d23c:	b29b      	uxth	r3, r3
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d132      	bne.n	800d2a8 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d24a:	e853 3f00 	ldrex	r3, [r3]
 800d24e:	623b      	str	r3, [r7, #32]
   return(result);
 800d250:	6a3b      	ldr	r3, [r7, #32]
 800d252:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d256:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	461a      	mov	r2, r3
 800d25e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d260:	633b      	str	r3, [r7, #48]	@ 0x30
 800d262:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d264:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d266:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d268:	e841 2300 	strex	r3, r2, [r1]
 800d26c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d26e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d270:	2b00      	cmp	r3, #0
 800d272:	d1e6      	bne.n	800d242 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d27a:	693b      	ldr	r3, [r7, #16]
 800d27c:	e853 3f00 	ldrex	r3, [r3]
 800d280:	60fb      	str	r3, [r7, #12]
   return(result);
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d288:	637b      	str	r3, [r7, #52]	@ 0x34
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	461a      	mov	r2, r3
 800d290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d292:	61fb      	str	r3, [r7, #28]
 800d294:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d296:	69b9      	ldr	r1, [r7, #24]
 800d298:	69fa      	ldr	r2, [r7, #28]
 800d29a:	e841 2300 	strex	r3, r2, [r1]
 800d29e:	617b      	str	r3, [r7, #20]
   return(result);
 800d2a0:	697b      	ldr	r3, [r7, #20]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d1e6      	bne.n	800d274 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800d2a6:	e018      	b.n	800d2da <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d2ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800d2ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2b0:	881b      	ldrh	r3, [r3, #0]
 800d2b2:	461a      	mov	r2, r3
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d2bc:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d2c2:	1c9a      	adds	r2, r3, #2
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800d2ce:	b29b      	uxth	r3, r3
 800d2d0:	3b01      	subs	r3, #1
 800d2d2:	b29a      	uxth	r2, r3
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 800d2da:	bf00      	nop
 800d2dc:	3744      	adds	r7, #68	@ 0x44
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e4:	4770      	bx	lr

0800d2e6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d2e6:	b580      	push	{r7, lr}
 800d2e8:	b088      	sub	sp, #32
 800d2ea:	af00      	add	r7, sp, #0
 800d2ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	e853 3f00 	ldrex	r3, [r3]
 800d2fa:	60bb      	str	r3, [r7, #8]
   return(result);
 800d2fc:	68bb      	ldr	r3, [r7, #8]
 800d2fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d302:	61fb      	str	r3, [r7, #28]
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	461a      	mov	r2, r3
 800d30a:	69fb      	ldr	r3, [r7, #28]
 800d30c:	61bb      	str	r3, [r7, #24]
 800d30e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d310:	6979      	ldr	r1, [r7, #20]
 800d312:	69ba      	ldr	r2, [r7, #24]
 800d314:	e841 2300 	strex	r3, r2, [r1]
 800d318:	613b      	str	r3, [r7, #16]
   return(result);
 800d31a:	693b      	ldr	r3, [r7, #16]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d1e6      	bne.n	800d2ee <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2220      	movs	r2, #32
 800d324:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	2200      	movs	r2, #0
 800d32a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d32c:	6878      	ldr	r0, [r7, #4]
 800d32e:	f010 fe23 	bl	801df78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d332:	bf00      	nop
 800d334:	3720      	adds	r7, #32
 800d336:	46bd      	mov	sp, r7
 800d338:	bd80      	pop	{r7, pc}

0800d33a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d33a:	b580      	push	{r7, lr}
 800d33c:	b09c      	sub	sp, #112	@ 0x70
 800d33e:	af00      	add	r7, sp, #0
 800d340:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d348:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d352:	2b22      	cmp	r3, #34	@ 0x22
 800d354:	f040 80b9 	bne.w	800d4ca <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d35e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d362:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d366:	b2d9      	uxtb	r1, r3
 800d368:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d36c:	b2da      	uxtb	r2, r3
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d372:	400a      	ands	r2, r1
 800d374:	b2d2      	uxtb	r2, r2
 800d376:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d37c:	1c5a      	adds	r2, r3, #1
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d388:	b29b      	uxth	r3, r3
 800d38a:	3b01      	subs	r3, #1
 800d38c:	b29a      	uxth	r2, r3
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d39a:	b29b      	uxth	r3, r3
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	f040 809c 	bne.w	800d4da <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d3aa:	e853 3f00 	ldrex	r3, [r3]
 800d3ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d3b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d3b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d3b6:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	461a      	mov	r2, r3
 800d3be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d3c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d3c2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d3c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d3c8:	e841 2300 	strex	r3, r2, [r1]
 800d3cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d3ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d1e6      	bne.n	800d3a2 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	3308      	adds	r3, #8
 800d3da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3de:	e853 3f00 	ldrex	r3, [r3]
 800d3e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d3e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3e6:	f023 0301 	bic.w	r3, r3, #1
 800d3ea:	667b      	str	r3, [r7, #100]	@ 0x64
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	3308      	adds	r3, #8
 800d3f2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d3f4:	647a      	str	r2, [r7, #68]	@ 0x44
 800d3f6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d3fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d3fc:	e841 2300 	strex	r3, r2, [r1]
 800d400:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d402:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d404:	2b00      	cmp	r3, #0
 800d406:	d1e5      	bne.n	800d3d4 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	2220      	movs	r2, #32
 800d40c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	2200      	movs	r2, #0
 800d414:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	2200      	movs	r2, #0
 800d41a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	685b      	ldr	r3, [r3, #4]
 800d422:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d426:	2b00      	cmp	r3, #0
 800d428:	d018      	beq.n	800d45c <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d432:	e853 3f00 	ldrex	r3, [r3]
 800d436:	623b      	str	r3, [r7, #32]
   return(result);
 800d438:	6a3b      	ldr	r3, [r7, #32]
 800d43a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d43e:	663b      	str	r3, [r7, #96]	@ 0x60
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	461a      	mov	r2, r3
 800d446:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d448:	633b      	str	r3, [r7, #48]	@ 0x30
 800d44a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d44c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d44e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d450:	e841 2300 	strex	r3, r2, [r1]
 800d454:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d1e6      	bne.n	800d42a <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d460:	2b01      	cmp	r3, #1
 800d462:	d12e      	bne.n	800d4c2 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2200      	movs	r2, #0
 800d468:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d470:	693b      	ldr	r3, [r7, #16]
 800d472:	e853 3f00 	ldrex	r3, [r3]
 800d476:	60fb      	str	r3, [r7, #12]
   return(result);
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	f023 0310 	bic.w	r3, r3, #16
 800d47e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	461a      	mov	r2, r3
 800d486:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d488:	61fb      	str	r3, [r7, #28]
 800d48a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d48c:	69b9      	ldr	r1, [r7, #24]
 800d48e:	69fa      	ldr	r2, [r7, #28]
 800d490:	e841 2300 	strex	r3, r2, [r1]
 800d494:	617b      	str	r3, [r7, #20]
   return(result);
 800d496:	697b      	ldr	r3, [r7, #20]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d1e6      	bne.n	800d46a <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	69db      	ldr	r3, [r3, #28]
 800d4a2:	f003 0310 	and.w	r3, r3, #16
 800d4a6:	2b10      	cmp	r3, #16
 800d4a8:	d103      	bne.n	800d4b2 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	2210      	movs	r2, #16
 800d4b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d4b8:	4619      	mov	r1, r3
 800d4ba:	6878      	ldr	r0, [r7, #4]
 800d4bc:	f7fe ff00 	bl	800c2c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d4c0:	e00b      	b.n	800d4da <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800d4c2:	6878      	ldr	r0, [r7, #4]
 800d4c4:	f010 fd78 	bl	801dfb8 <HAL_UART_RxCpltCallback>
}
 800d4c8:	e007      	b.n	800d4da <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	699a      	ldr	r2, [r3, #24]
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	f042 0208 	orr.w	r2, r2, #8
 800d4d8:	619a      	str	r2, [r3, #24]
}
 800d4da:	bf00      	nop
 800d4dc:	3770      	adds	r7, #112	@ 0x70
 800d4de:	46bd      	mov	sp, r7
 800d4e0:	bd80      	pop	{r7, pc}

0800d4e2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d4e2:	b580      	push	{r7, lr}
 800d4e4:	b09c      	sub	sp, #112	@ 0x70
 800d4e6:	af00      	add	r7, sp, #0
 800d4e8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d4f0:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d4fa:	2b22      	cmp	r3, #34	@ 0x22
 800d4fc:	f040 80b9 	bne.w	800d672 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d506:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d50e:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800d510:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800d514:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d518:	4013      	ands	r3, r2
 800d51a:	b29a      	uxth	r2, r3
 800d51c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d51e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d524:	1c9a      	adds	r2, r3, #2
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d530:	b29b      	uxth	r3, r3
 800d532:	3b01      	subs	r3, #1
 800d534:	b29a      	uxth	r2, r3
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800d542:	b29b      	uxth	r3, r3
 800d544:	2b00      	cmp	r3, #0
 800d546:	f040 809c 	bne.w	800d682 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d550:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d552:	e853 3f00 	ldrex	r3, [r3]
 800d556:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d558:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d55a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d55e:	667b      	str	r3, [r7, #100]	@ 0x64
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	461a      	mov	r2, r3
 800d566:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d568:	657b      	str	r3, [r7, #84]	@ 0x54
 800d56a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d56c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d56e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d570:	e841 2300 	strex	r3, r2, [r1]
 800d574:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d576:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d1e6      	bne.n	800d54a <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	3308      	adds	r3, #8
 800d582:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d586:	e853 3f00 	ldrex	r3, [r3]
 800d58a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d58c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d58e:	f023 0301 	bic.w	r3, r3, #1
 800d592:	663b      	str	r3, [r7, #96]	@ 0x60
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	3308      	adds	r3, #8
 800d59a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d59c:	643a      	str	r2, [r7, #64]	@ 0x40
 800d59e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d5a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d5a4:	e841 2300 	strex	r3, r2, [r1]
 800d5a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d5aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d1e5      	bne.n	800d57c <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	2220      	movs	r2, #32
 800d5b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	2200      	movs	r2, #0
 800d5bc:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	2200      	movs	r2, #0
 800d5c2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	685b      	ldr	r3, [r3, #4]
 800d5ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d018      	beq.n	800d604 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5d8:	6a3b      	ldr	r3, [r7, #32]
 800d5da:	e853 3f00 	ldrex	r3, [r3]
 800d5de:	61fb      	str	r3, [r7, #28]
   return(result);
 800d5e0:	69fb      	ldr	r3, [r7, #28]
 800d5e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d5e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	461a      	mov	r2, r3
 800d5ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d5f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d5f2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d5f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d5f8:	e841 2300 	strex	r3, r2, [r1]
 800d5fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d600:	2b00      	cmp	r3, #0
 800d602:	d1e6      	bne.n	800d5d2 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d608:	2b01      	cmp	r3, #1
 800d60a:	d12e      	bne.n	800d66a <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2200      	movs	r2, #0
 800d610:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	e853 3f00 	ldrex	r3, [r3]
 800d61e:	60bb      	str	r3, [r7, #8]
   return(result);
 800d620:	68bb      	ldr	r3, [r7, #8]
 800d622:	f023 0310 	bic.w	r3, r3, #16
 800d626:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	461a      	mov	r2, r3
 800d62e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d630:	61bb      	str	r3, [r7, #24]
 800d632:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d634:	6979      	ldr	r1, [r7, #20]
 800d636:	69ba      	ldr	r2, [r7, #24]
 800d638:	e841 2300 	strex	r3, r2, [r1]
 800d63c:	613b      	str	r3, [r7, #16]
   return(result);
 800d63e:	693b      	ldr	r3, [r7, #16]
 800d640:	2b00      	cmp	r3, #0
 800d642:	d1e6      	bne.n	800d612 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	69db      	ldr	r3, [r3, #28]
 800d64a:	f003 0310 	and.w	r3, r3, #16
 800d64e:	2b10      	cmp	r3, #16
 800d650:	d103      	bne.n	800d65a <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	2210      	movs	r2, #16
 800d658:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800d660:	4619      	mov	r1, r3
 800d662:	6878      	ldr	r0, [r7, #4]
 800d664:	f7fe fe2c 	bl	800c2c0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d668:	e00b      	b.n	800d682 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800d66a:	6878      	ldr	r0, [r7, #4]
 800d66c:	f010 fca4 	bl	801dfb8 <HAL_UART_RxCpltCallback>
}
 800d670:	e007      	b.n	800d682 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	699a      	ldr	r2, [r3, #24]
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	f042 0208 	orr.w	r2, r2, #8
 800d680:	619a      	str	r2, [r3, #24]
}
 800d682:	bf00      	nop
 800d684:	3770      	adds	r7, #112	@ 0x70
 800d686:	46bd      	mov	sp, r7
 800d688:	bd80      	pop	{r7, pc}
	...

0800d68c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d68c:	b084      	sub	sp, #16
 800d68e:	b580      	push	{r7, lr}
 800d690:	b084      	sub	sp, #16
 800d692:	af00      	add	r7, sp, #0
 800d694:	6078      	str	r0, [r7, #4]
 800d696:	f107 001c 	add.w	r0, r7, #28
 800d69a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d69e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800d6a2:	2b01      	cmp	r3, #1
 800d6a4:	d121      	bne.n	800d6ea <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6aa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	68da      	ldr	r2, [r3, #12]
 800d6b6:	4b21      	ldr	r3, [pc, #132]	@ (800d73c <USB_CoreInit+0xb0>)
 800d6b8:	4013      	ands	r3, r2
 800d6ba:	687a      	ldr	r2, [r7, #4]
 800d6bc:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	68db      	ldr	r3, [r3, #12]
 800d6c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800d6ca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d6ce:	2b01      	cmp	r3, #1
 800d6d0:	d105      	bne.n	800d6de <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	68db      	ldr	r3, [r3, #12]
 800d6d6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d6de:	6878      	ldr	r0, [r7, #4]
 800d6e0:	f000 fa92 	bl	800dc08 <USB_CoreReset>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	73fb      	strb	r3, [r7, #15]
 800d6e8:	e010      	b.n	800d70c <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	68db      	ldr	r3, [r3, #12]
 800d6ee:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d6f6:	6878      	ldr	r0, [r7, #4]
 800d6f8:	f000 fa86 	bl	800dc08 <USB_CoreReset>
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d704:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800d70c:	7fbb      	ldrb	r3, [r7, #30]
 800d70e:	2b01      	cmp	r3, #1
 800d710:	d10b      	bne.n	800d72a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	689b      	ldr	r3, [r3, #8]
 800d716:	f043 0206 	orr.w	r2, r3, #6
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	689b      	ldr	r3, [r3, #8]
 800d722:	f043 0220 	orr.w	r2, r3, #32
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800d72a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d72c:	4618      	mov	r0, r3
 800d72e:	3710      	adds	r7, #16
 800d730:	46bd      	mov	sp, r7
 800d732:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d736:	b004      	add	sp, #16
 800d738:	4770      	bx	lr
 800d73a:	bf00      	nop
 800d73c:	ffbdffbf 	.word	0xffbdffbf

0800d740 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800d740:	b480      	push	{r7}
 800d742:	b083      	sub	sp, #12
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	689b      	ldr	r3, [r3, #8]
 800d74c:	f023 0201 	bic.w	r2, r3, #1
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800d754:	2300      	movs	r3, #0
}
 800d756:	4618      	mov	r0, r3
 800d758:	370c      	adds	r7, #12
 800d75a:	46bd      	mov	sp, r7
 800d75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d760:	4770      	bx	lr

0800d762 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800d762:	b580      	push	{r7, lr}
 800d764:	b084      	sub	sp, #16
 800d766:	af00      	add	r7, sp, #0
 800d768:	6078      	str	r0, [r7, #4]
 800d76a:	460b      	mov	r3, r1
 800d76c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800d76e:	2300      	movs	r3, #0
 800d770:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	68db      	ldr	r3, [r3, #12]
 800d776:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800d77e:	78fb      	ldrb	r3, [r7, #3]
 800d780:	2b01      	cmp	r3, #1
 800d782:	d115      	bne.n	800d7b0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	68db      	ldr	r3, [r3, #12]
 800d788:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800d790:	200a      	movs	r0, #10
 800d792:	f7f4 ff89 	bl	80026a8 <HAL_Delay>
      ms += 10U;
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	330a      	adds	r3, #10
 800d79a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800d79c:	6878      	ldr	r0, [r7, #4]
 800d79e:	f000 fa25 	bl	800dbec <USB_GetMode>
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	2b01      	cmp	r3, #1
 800d7a6:	d01e      	beq.n	800d7e6 <USB_SetCurrentMode+0x84>
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	2bc7      	cmp	r3, #199	@ 0xc7
 800d7ac:	d9f0      	bls.n	800d790 <USB_SetCurrentMode+0x2e>
 800d7ae:	e01a      	b.n	800d7e6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800d7b0:	78fb      	ldrb	r3, [r7, #3]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d115      	bne.n	800d7e2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	68db      	ldr	r3, [r3, #12]
 800d7ba:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800d7c2:	200a      	movs	r0, #10
 800d7c4:	f7f4 ff70 	bl	80026a8 <HAL_Delay>
      ms += 10U;
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	330a      	adds	r3, #10
 800d7cc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f000 fa0c 	bl	800dbec <USB_GetMode>
 800d7d4:	4603      	mov	r3, r0
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d005      	beq.n	800d7e6 <USB_SetCurrentMode+0x84>
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	2bc7      	cmp	r3, #199	@ 0xc7
 800d7de:	d9f0      	bls.n	800d7c2 <USB_SetCurrentMode+0x60>
 800d7e0:	e001      	b.n	800d7e6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800d7e2:	2301      	movs	r3, #1
 800d7e4:	e005      	b.n	800d7f2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	2bc8      	cmp	r3, #200	@ 0xc8
 800d7ea:	d101      	bne.n	800d7f0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800d7ec:	2301      	movs	r3, #1
 800d7ee:	e000      	b.n	800d7f2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800d7f0:	2300      	movs	r3, #0
}
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	3710      	adds	r7, #16
 800d7f6:	46bd      	mov	sp, r7
 800d7f8:	bd80      	pop	{r7, pc}
	...

0800d7fc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d7fc:	b084      	sub	sp, #16
 800d7fe:	b580      	push	{r7, lr}
 800d800:	b086      	sub	sp, #24
 800d802:	af00      	add	r7, sp, #0
 800d804:	6078      	str	r0, [r7, #4]
 800d806:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800d80a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800d80e:	2300      	movs	r3, #0
 800d810:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800d816:	2300      	movs	r3, #0
 800d818:	613b      	str	r3, [r7, #16]
 800d81a:	e009      	b.n	800d830 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800d81c:	687a      	ldr	r2, [r7, #4]
 800d81e:	693b      	ldr	r3, [r7, #16]
 800d820:	3340      	adds	r3, #64	@ 0x40
 800d822:	009b      	lsls	r3, r3, #2
 800d824:	4413      	add	r3, r2
 800d826:	2200      	movs	r2, #0
 800d828:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800d82a:	693b      	ldr	r3, [r7, #16]
 800d82c:	3301      	adds	r3, #1
 800d82e:	613b      	str	r3, [r7, #16]
 800d830:	693b      	ldr	r3, [r7, #16]
 800d832:	2b0e      	cmp	r3, #14
 800d834:	d9f2      	bls.n	800d81c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800d836:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d11c      	bne.n	800d878 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d844:	685b      	ldr	r3, [r3, #4]
 800d846:	68fa      	ldr	r2, [r7, #12]
 800d848:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d84c:	f043 0302 	orr.w	r3, r3, #2
 800d850:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d856:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	601a      	str	r2, [r3, #0]
 800d876:	e005      	b.n	800d884 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d87c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d88a:	461a      	mov	r2, r3
 800d88c:	2300      	movs	r3, #0
 800d88e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d890:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800d894:	2b01      	cmp	r3, #1
 800d896:	d10d      	bne.n	800d8b4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800d898:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d104      	bne.n	800d8aa <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800d8a0:	2100      	movs	r1, #0
 800d8a2:	6878      	ldr	r0, [r7, #4]
 800d8a4:	f000 f968 	bl	800db78 <USB_SetDevSpeed>
 800d8a8:	e008      	b.n	800d8bc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800d8aa:	2101      	movs	r1, #1
 800d8ac:	6878      	ldr	r0, [r7, #4]
 800d8ae:	f000 f963 	bl	800db78 <USB_SetDevSpeed>
 800d8b2:	e003      	b.n	800d8bc <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800d8b4:	2103      	movs	r1, #3
 800d8b6:	6878      	ldr	r0, [r7, #4]
 800d8b8:	f000 f95e 	bl	800db78 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800d8bc:	2110      	movs	r1, #16
 800d8be:	6878      	ldr	r0, [r7, #4]
 800d8c0:	f000 f8fa 	bl	800dab8 <USB_FlushTxFifo>
 800d8c4:	4603      	mov	r3, r0
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d001      	beq.n	800d8ce <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800d8ca:	2301      	movs	r3, #1
 800d8cc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800d8ce:	6878      	ldr	r0, [r7, #4]
 800d8d0:	f000 f924 	bl	800db1c <USB_FlushRxFifo>
 800d8d4:	4603      	mov	r3, r0
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d001      	beq.n	800d8de <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800d8da:	2301      	movs	r3, #1
 800d8dc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d8e4:	461a      	mov	r2, r3
 800d8e6:	2300      	movs	r3, #0
 800d8e8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d8f0:	461a      	mov	r2, r3
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d8fc:	461a      	mov	r2, r3
 800d8fe:	2300      	movs	r3, #0
 800d900:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d902:	2300      	movs	r3, #0
 800d904:	613b      	str	r3, [r7, #16]
 800d906:	e043      	b.n	800d990 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d908:	693b      	ldr	r3, [r7, #16]
 800d90a:	015a      	lsls	r2, r3, #5
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	4413      	add	r3, r2
 800d910:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d91a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d91e:	d118      	bne.n	800d952 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800d920:	693b      	ldr	r3, [r7, #16]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d10a      	bne.n	800d93c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d926:	693b      	ldr	r3, [r7, #16]
 800d928:	015a      	lsls	r2, r3, #5
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	4413      	add	r3, r2
 800d92e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d932:	461a      	mov	r2, r3
 800d934:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d938:	6013      	str	r3, [r2, #0]
 800d93a:	e013      	b.n	800d964 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d93c:	693b      	ldr	r3, [r7, #16]
 800d93e:	015a      	lsls	r2, r3, #5
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	4413      	add	r3, r2
 800d944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d948:	461a      	mov	r2, r3
 800d94a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d94e:	6013      	str	r3, [r2, #0]
 800d950:	e008      	b.n	800d964 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800d952:	693b      	ldr	r3, [r7, #16]
 800d954:	015a      	lsls	r2, r3, #5
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	4413      	add	r3, r2
 800d95a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d95e:	461a      	mov	r2, r3
 800d960:	2300      	movs	r3, #0
 800d962:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800d964:	693b      	ldr	r3, [r7, #16]
 800d966:	015a      	lsls	r2, r3, #5
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	4413      	add	r3, r2
 800d96c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d970:	461a      	mov	r2, r3
 800d972:	2300      	movs	r3, #0
 800d974:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d976:	693b      	ldr	r3, [r7, #16]
 800d978:	015a      	lsls	r2, r3, #5
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	4413      	add	r3, r2
 800d97e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d982:	461a      	mov	r2, r3
 800d984:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d988:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d98a:	693b      	ldr	r3, [r7, #16]
 800d98c:	3301      	adds	r3, #1
 800d98e:	613b      	str	r3, [r7, #16]
 800d990:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d994:	461a      	mov	r2, r3
 800d996:	693b      	ldr	r3, [r7, #16]
 800d998:	4293      	cmp	r3, r2
 800d99a:	d3b5      	bcc.n	800d908 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d99c:	2300      	movs	r3, #0
 800d99e:	613b      	str	r3, [r7, #16]
 800d9a0:	e043      	b.n	800da2a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d9a2:	693b      	ldr	r3, [r7, #16]
 800d9a4:	015a      	lsls	r2, r3, #5
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	4413      	add	r3, r2
 800d9aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d9b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d9b8:	d118      	bne.n	800d9ec <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800d9ba:	693b      	ldr	r3, [r7, #16]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d10a      	bne.n	800d9d6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d9c0:	693b      	ldr	r3, [r7, #16]
 800d9c2:	015a      	lsls	r2, r3, #5
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	4413      	add	r3, r2
 800d9c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9cc:	461a      	mov	r2, r3
 800d9ce:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d9d2:	6013      	str	r3, [r2, #0]
 800d9d4:	e013      	b.n	800d9fe <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d9d6:	693b      	ldr	r3, [r7, #16]
 800d9d8:	015a      	lsls	r2, r3, #5
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	4413      	add	r3, r2
 800d9de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9e2:	461a      	mov	r2, r3
 800d9e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d9e8:	6013      	str	r3, [r2, #0]
 800d9ea:	e008      	b.n	800d9fe <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d9ec:	693b      	ldr	r3, [r7, #16]
 800d9ee:	015a      	lsls	r2, r3, #5
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	4413      	add	r3, r2
 800d9f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9f8:	461a      	mov	r2, r3
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d9fe:	693b      	ldr	r3, [r7, #16]
 800da00:	015a      	lsls	r2, r3, #5
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	4413      	add	r3, r2
 800da06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da0a:	461a      	mov	r2, r3
 800da0c:	2300      	movs	r3, #0
 800da0e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800da10:	693b      	ldr	r3, [r7, #16]
 800da12:	015a      	lsls	r2, r3, #5
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	4413      	add	r3, r2
 800da18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da1c:	461a      	mov	r2, r3
 800da1e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800da22:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800da24:	693b      	ldr	r3, [r7, #16]
 800da26:	3301      	adds	r3, #1
 800da28:	613b      	str	r3, [r7, #16]
 800da2a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800da2e:	461a      	mov	r2, r3
 800da30:	693b      	ldr	r3, [r7, #16]
 800da32:	4293      	cmp	r3, r2
 800da34:	d3b5      	bcc.n	800d9a2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800da3c:	691b      	ldr	r3, [r3, #16]
 800da3e:	68fa      	ldr	r2, [r7, #12]
 800da40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800da44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800da48:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	2200      	movs	r2, #0
 800da4e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800da56:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800da58:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d105      	bne.n	800da6c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	699b      	ldr	r3, [r3, #24]
 800da64:	f043 0210 	orr.w	r2, r3, #16
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	699a      	ldr	r2, [r3, #24]
 800da70:	4b0f      	ldr	r3, [pc, #60]	@ (800dab0 <USB_DevInit+0x2b4>)
 800da72:	4313      	orrs	r3, r2
 800da74:	687a      	ldr	r2, [r7, #4]
 800da76:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800da78:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d005      	beq.n	800da8c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	699b      	ldr	r3, [r3, #24]
 800da84:	f043 0208 	orr.w	r2, r3, #8
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800da8c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800da90:	2b01      	cmp	r3, #1
 800da92:	d105      	bne.n	800daa0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	699a      	ldr	r2, [r3, #24]
 800da98:	4b06      	ldr	r3, [pc, #24]	@ (800dab4 <USB_DevInit+0x2b8>)
 800da9a:	4313      	orrs	r3, r2
 800da9c:	687a      	ldr	r2, [r7, #4]
 800da9e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800daa0:	7dfb      	ldrb	r3, [r7, #23]
}
 800daa2:	4618      	mov	r0, r3
 800daa4:	3718      	adds	r7, #24
 800daa6:	46bd      	mov	sp, r7
 800daa8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800daac:	b004      	add	sp, #16
 800daae:	4770      	bx	lr
 800dab0:	803c3800 	.word	0x803c3800
 800dab4:	40000004 	.word	0x40000004

0800dab8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800dab8:	b480      	push	{r7}
 800daba:	b085      	sub	sp, #20
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	6078      	str	r0, [r7, #4]
 800dac0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800dac2:	2300      	movs	r3, #0
 800dac4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	3301      	adds	r3, #1
 800daca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dad2:	d901      	bls.n	800dad8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800dad4:	2303      	movs	r3, #3
 800dad6:	e01b      	b.n	800db10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	691b      	ldr	r3, [r3, #16]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	daf2      	bge.n	800dac6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800dae0:	2300      	movs	r3, #0
 800dae2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800dae4:	683b      	ldr	r3, [r7, #0]
 800dae6:	019b      	lsls	r3, r3, #6
 800dae8:	f043 0220 	orr.w	r2, r3, #32
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	3301      	adds	r3, #1
 800daf4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dafc:	d901      	bls.n	800db02 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800dafe:	2303      	movs	r3, #3
 800db00:	e006      	b.n	800db10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	691b      	ldr	r3, [r3, #16]
 800db06:	f003 0320 	and.w	r3, r3, #32
 800db0a:	2b20      	cmp	r3, #32
 800db0c:	d0f0      	beq.n	800daf0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800db0e:	2300      	movs	r3, #0
}
 800db10:	4618      	mov	r0, r3
 800db12:	3714      	adds	r7, #20
 800db14:	46bd      	mov	sp, r7
 800db16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db1a:	4770      	bx	lr

0800db1c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800db1c:	b480      	push	{r7}
 800db1e:	b085      	sub	sp, #20
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800db24:	2300      	movs	r3, #0
 800db26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	3301      	adds	r3, #1
 800db2c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800db34:	d901      	bls.n	800db3a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800db36:	2303      	movs	r3, #3
 800db38:	e018      	b.n	800db6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	691b      	ldr	r3, [r3, #16]
 800db3e:	2b00      	cmp	r3, #0
 800db40:	daf2      	bge.n	800db28 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800db42:	2300      	movs	r3, #0
 800db44:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	2210      	movs	r2, #16
 800db4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	3301      	adds	r3, #1
 800db50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800db58:	d901      	bls.n	800db5e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800db5a:	2303      	movs	r3, #3
 800db5c:	e006      	b.n	800db6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	691b      	ldr	r3, [r3, #16]
 800db62:	f003 0310 	and.w	r3, r3, #16
 800db66:	2b10      	cmp	r3, #16
 800db68:	d0f0      	beq.n	800db4c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800db6a:	2300      	movs	r3, #0
}
 800db6c:	4618      	mov	r0, r3
 800db6e:	3714      	adds	r7, #20
 800db70:	46bd      	mov	sp, r7
 800db72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db76:	4770      	bx	lr

0800db78 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800db78:	b480      	push	{r7}
 800db7a:	b085      	sub	sp, #20
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
 800db80:	460b      	mov	r3, r1
 800db82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800db8e:	681a      	ldr	r2, [r3, #0]
 800db90:	78fb      	ldrb	r3, [r7, #3]
 800db92:	68f9      	ldr	r1, [r7, #12]
 800db94:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800db98:	4313      	orrs	r3, r2
 800db9a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800db9c:	2300      	movs	r3, #0
}
 800db9e:	4618      	mov	r0, r3
 800dba0:	3714      	adds	r7, #20
 800dba2:	46bd      	mov	sp, r7
 800dba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba8:	4770      	bx	lr

0800dbaa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800dbaa:	b480      	push	{r7}
 800dbac:	b085      	sub	sp, #20
 800dbae:	af00      	add	r7, sp, #0
 800dbb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	68fa      	ldr	r2, [r7, #12]
 800dbc0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800dbc4:	f023 0303 	bic.w	r3, r3, #3
 800dbc8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dbd0:	685b      	ldr	r3, [r3, #4]
 800dbd2:	68fa      	ldr	r2, [r7, #12]
 800dbd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dbd8:	f043 0302 	orr.w	r3, r3, #2
 800dbdc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800dbde:	2300      	movs	r3, #0
}
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	3714      	adds	r7, #20
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbea:	4770      	bx	lr

0800dbec <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800dbec:	b480      	push	{r7}
 800dbee:	b083      	sub	sp, #12
 800dbf0:	af00      	add	r7, sp, #0
 800dbf2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	695b      	ldr	r3, [r3, #20]
 800dbf8:	f003 0301 	and.w	r3, r3, #1
}
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	370c      	adds	r7, #12
 800dc00:	46bd      	mov	sp, r7
 800dc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc06:	4770      	bx	lr

0800dc08 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800dc08:	b480      	push	{r7}
 800dc0a:	b085      	sub	sp, #20
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800dc10:	2300      	movs	r3, #0
 800dc12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	3301      	adds	r3, #1
 800dc18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dc20:	d901      	bls.n	800dc26 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800dc22:	2303      	movs	r3, #3
 800dc24:	e022      	b.n	800dc6c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	691b      	ldr	r3, [r3, #16]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	daf2      	bge.n	800dc14 <USB_CoreReset+0xc>

  count = 10U;
 800dc2e:	230a      	movs	r3, #10
 800dc30:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800dc32:	e002      	b.n	800dc3a <USB_CoreReset+0x32>
  {
    count--;
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	3b01      	subs	r3, #1
 800dc38:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d1f9      	bne.n	800dc34 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	691b      	ldr	r3, [r3, #16]
 800dc44:	f043 0201 	orr.w	r2, r3, #1
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	3301      	adds	r3, #1
 800dc50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800dc58:	d901      	bls.n	800dc5e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800dc5a:	2303      	movs	r3, #3
 800dc5c:	e006      	b.n	800dc6c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	691b      	ldr	r3, [r3, #16]
 800dc62:	f003 0301 	and.w	r3, r3, #1
 800dc66:	2b01      	cmp	r3, #1
 800dc68:	d0f0      	beq.n	800dc4c <USB_CoreReset+0x44>

  return HAL_OK;
 800dc6a:	2300      	movs	r3, #0
}
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	3714      	adds	r7, #20
 800dc70:	46bd      	mov	sp, r7
 800dc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc76:	4770      	bx	lr

0800dc78 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800dc78:	b580      	push	{r7, lr}
 800dc7a:	b084      	sub	sp, #16
 800dc7c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800dc7e:	4b92      	ldr	r3, [pc, #584]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dc80:	22c0      	movs	r2, #192	@ 0xc0
 800dc82:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800dc84:	4b90      	ldr	r3, [pc, #576]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dc86:	22a8      	movs	r2, #168	@ 0xa8
 800dc88:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800dc8a:	4b8f      	ldr	r3, [pc, #572]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dc8c:	2201      	movs	r2, #1
 800dc8e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 168;
 800dc90:	4b8d      	ldr	r3, [pc, #564]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dc92:	22a8      	movs	r2, #168	@ 0xa8
 800dc94:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800dc96:	4b8d      	ldr	r3, [pc, #564]	@ (800decc <MX_LWIP_Init+0x254>)
 800dc98:	22ff      	movs	r2, #255	@ 0xff
 800dc9a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800dc9c:	4b8b      	ldr	r3, [pc, #556]	@ (800decc <MX_LWIP_Init+0x254>)
 800dc9e:	22ff      	movs	r2, #255	@ 0xff
 800dca0:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800dca2:	4b8a      	ldr	r3, [pc, #552]	@ (800decc <MX_LWIP_Init+0x254>)
 800dca4:	22ff      	movs	r2, #255	@ 0xff
 800dca6:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800dca8:	4b88      	ldr	r3, [pc, #544]	@ (800decc <MX_LWIP_Init+0x254>)
 800dcaa:	2200      	movs	r2, #0
 800dcac:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 800dcae:	4b88      	ldr	r3, [pc, #544]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 800dcb4:	4b86      	ldr	r3, [pc, #536]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800dcb6:	2200      	movs	r2, #0
 800dcb8:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800dcba:	4b85      	ldr	r3, [pc, #532]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800dcbc:	2200      	movs	r2, #0
 800dcbe:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 800dcc0:	4b83      	ldr	r3, [pc, #524]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800dcc6:	2100      	movs	r1, #0
 800dcc8:	2000      	movs	r0, #0
 800dcca:	f005 f867 	bl	8012d9c <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800dcce:	4b7e      	ldr	r3, [pc, #504]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dcd0:	781b      	ldrb	r3, [r3, #0]
 800dcd2:	061a      	lsls	r2, r3, #24
 800dcd4:	4b7c      	ldr	r3, [pc, #496]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dcd6:	785b      	ldrb	r3, [r3, #1]
 800dcd8:	041b      	lsls	r3, r3, #16
 800dcda:	431a      	orrs	r2, r3
 800dcdc:	4b7a      	ldr	r3, [pc, #488]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dcde:	789b      	ldrb	r3, [r3, #2]
 800dce0:	021b      	lsls	r3, r3, #8
 800dce2:	4313      	orrs	r3, r2
 800dce4:	4a78      	ldr	r2, [pc, #480]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dce6:	78d2      	ldrb	r2, [r2, #3]
 800dce8:	4313      	orrs	r3, r2
 800dcea:	061a      	lsls	r2, r3, #24
 800dcec:	4b76      	ldr	r3, [pc, #472]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dcee:	781b      	ldrb	r3, [r3, #0]
 800dcf0:	0619      	lsls	r1, r3, #24
 800dcf2:	4b75      	ldr	r3, [pc, #468]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dcf4:	785b      	ldrb	r3, [r3, #1]
 800dcf6:	041b      	lsls	r3, r3, #16
 800dcf8:	4319      	orrs	r1, r3
 800dcfa:	4b73      	ldr	r3, [pc, #460]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dcfc:	789b      	ldrb	r3, [r3, #2]
 800dcfe:	021b      	lsls	r3, r3, #8
 800dd00:	430b      	orrs	r3, r1
 800dd02:	4971      	ldr	r1, [pc, #452]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dd04:	78c9      	ldrb	r1, [r1, #3]
 800dd06:	430b      	orrs	r3, r1
 800dd08:	021b      	lsls	r3, r3, #8
 800dd0a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800dd0e:	431a      	orrs	r2, r3
 800dd10:	4b6d      	ldr	r3, [pc, #436]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dd12:	781b      	ldrb	r3, [r3, #0]
 800dd14:	0619      	lsls	r1, r3, #24
 800dd16:	4b6c      	ldr	r3, [pc, #432]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dd18:	785b      	ldrb	r3, [r3, #1]
 800dd1a:	041b      	lsls	r3, r3, #16
 800dd1c:	4319      	orrs	r1, r3
 800dd1e:	4b6a      	ldr	r3, [pc, #424]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dd20:	789b      	ldrb	r3, [r3, #2]
 800dd22:	021b      	lsls	r3, r3, #8
 800dd24:	430b      	orrs	r3, r1
 800dd26:	4968      	ldr	r1, [pc, #416]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dd28:	78c9      	ldrb	r1, [r1, #3]
 800dd2a:	430b      	orrs	r3, r1
 800dd2c:	0a1b      	lsrs	r3, r3, #8
 800dd2e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800dd32:	431a      	orrs	r2, r3
 800dd34:	4b64      	ldr	r3, [pc, #400]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dd36:	781b      	ldrb	r3, [r3, #0]
 800dd38:	0619      	lsls	r1, r3, #24
 800dd3a:	4b63      	ldr	r3, [pc, #396]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dd3c:	785b      	ldrb	r3, [r3, #1]
 800dd3e:	041b      	lsls	r3, r3, #16
 800dd40:	4319      	orrs	r1, r3
 800dd42:	4b61      	ldr	r3, [pc, #388]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dd44:	789b      	ldrb	r3, [r3, #2]
 800dd46:	021b      	lsls	r3, r3, #8
 800dd48:	430b      	orrs	r3, r1
 800dd4a:	495f      	ldr	r1, [pc, #380]	@ (800dec8 <MX_LWIP_Init+0x250>)
 800dd4c:	78c9      	ldrb	r1, [r1, #3]
 800dd4e:	430b      	orrs	r3, r1
 800dd50:	0e1b      	lsrs	r3, r3, #24
 800dd52:	4313      	orrs	r3, r2
 800dd54:	4a5f      	ldr	r2, [pc, #380]	@ (800ded4 <MX_LWIP_Init+0x25c>)
 800dd56:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800dd58:	4b5c      	ldr	r3, [pc, #368]	@ (800decc <MX_LWIP_Init+0x254>)
 800dd5a:	781b      	ldrb	r3, [r3, #0]
 800dd5c:	061a      	lsls	r2, r3, #24
 800dd5e:	4b5b      	ldr	r3, [pc, #364]	@ (800decc <MX_LWIP_Init+0x254>)
 800dd60:	785b      	ldrb	r3, [r3, #1]
 800dd62:	041b      	lsls	r3, r3, #16
 800dd64:	431a      	orrs	r2, r3
 800dd66:	4b59      	ldr	r3, [pc, #356]	@ (800decc <MX_LWIP_Init+0x254>)
 800dd68:	789b      	ldrb	r3, [r3, #2]
 800dd6a:	021b      	lsls	r3, r3, #8
 800dd6c:	4313      	orrs	r3, r2
 800dd6e:	4a57      	ldr	r2, [pc, #348]	@ (800decc <MX_LWIP_Init+0x254>)
 800dd70:	78d2      	ldrb	r2, [r2, #3]
 800dd72:	4313      	orrs	r3, r2
 800dd74:	061a      	lsls	r2, r3, #24
 800dd76:	4b55      	ldr	r3, [pc, #340]	@ (800decc <MX_LWIP_Init+0x254>)
 800dd78:	781b      	ldrb	r3, [r3, #0]
 800dd7a:	0619      	lsls	r1, r3, #24
 800dd7c:	4b53      	ldr	r3, [pc, #332]	@ (800decc <MX_LWIP_Init+0x254>)
 800dd7e:	785b      	ldrb	r3, [r3, #1]
 800dd80:	041b      	lsls	r3, r3, #16
 800dd82:	4319      	orrs	r1, r3
 800dd84:	4b51      	ldr	r3, [pc, #324]	@ (800decc <MX_LWIP_Init+0x254>)
 800dd86:	789b      	ldrb	r3, [r3, #2]
 800dd88:	021b      	lsls	r3, r3, #8
 800dd8a:	430b      	orrs	r3, r1
 800dd8c:	494f      	ldr	r1, [pc, #316]	@ (800decc <MX_LWIP_Init+0x254>)
 800dd8e:	78c9      	ldrb	r1, [r1, #3]
 800dd90:	430b      	orrs	r3, r1
 800dd92:	021b      	lsls	r3, r3, #8
 800dd94:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800dd98:	431a      	orrs	r2, r3
 800dd9a:	4b4c      	ldr	r3, [pc, #304]	@ (800decc <MX_LWIP_Init+0x254>)
 800dd9c:	781b      	ldrb	r3, [r3, #0]
 800dd9e:	0619      	lsls	r1, r3, #24
 800dda0:	4b4a      	ldr	r3, [pc, #296]	@ (800decc <MX_LWIP_Init+0x254>)
 800dda2:	785b      	ldrb	r3, [r3, #1]
 800dda4:	041b      	lsls	r3, r3, #16
 800dda6:	4319      	orrs	r1, r3
 800dda8:	4b48      	ldr	r3, [pc, #288]	@ (800decc <MX_LWIP_Init+0x254>)
 800ddaa:	789b      	ldrb	r3, [r3, #2]
 800ddac:	021b      	lsls	r3, r3, #8
 800ddae:	430b      	orrs	r3, r1
 800ddb0:	4946      	ldr	r1, [pc, #280]	@ (800decc <MX_LWIP_Init+0x254>)
 800ddb2:	78c9      	ldrb	r1, [r1, #3]
 800ddb4:	430b      	orrs	r3, r1
 800ddb6:	0a1b      	lsrs	r3, r3, #8
 800ddb8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800ddbc:	431a      	orrs	r2, r3
 800ddbe:	4b43      	ldr	r3, [pc, #268]	@ (800decc <MX_LWIP_Init+0x254>)
 800ddc0:	781b      	ldrb	r3, [r3, #0]
 800ddc2:	0619      	lsls	r1, r3, #24
 800ddc4:	4b41      	ldr	r3, [pc, #260]	@ (800decc <MX_LWIP_Init+0x254>)
 800ddc6:	785b      	ldrb	r3, [r3, #1]
 800ddc8:	041b      	lsls	r3, r3, #16
 800ddca:	4319      	orrs	r1, r3
 800ddcc:	4b3f      	ldr	r3, [pc, #252]	@ (800decc <MX_LWIP_Init+0x254>)
 800ddce:	789b      	ldrb	r3, [r3, #2]
 800ddd0:	021b      	lsls	r3, r3, #8
 800ddd2:	430b      	orrs	r3, r1
 800ddd4:	493d      	ldr	r1, [pc, #244]	@ (800decc <MX_LWIP_Init+0x254>)
 800ddd6:	78c9      	ldrb	r1, [r1, #3]
 800ddd8:	430b      	orrs	r3, r1
 800ddda:	0e1b      	lsrs	r3, r3, #24
 800dddc:	4313      	orrs	r3, r2
 800ddde:	4a3e      	ldr	r2, [pc, #248]	@ (800ded8 <MX_LWIP_Init+0x260>)
 800dde0:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800dde2:	4b3b      	ldr	r3, [pc, #236]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800dde4:	781b      	ldrb	r3, [r3, #0]
 800dde6:	061a      	lsls	r2, r3, #24
 800dde8:	4b39      	ldr	r3, [pc, #228]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800ddea:	785b      	ldrb	r3, [r3, #1]
 800ddec:	041b      	lsls	r3, r3, #16
 800ddee:	431a      	orrs	r2, r3
 800ddf0:	4b37      	ldr	r3, [pc, #220]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800ddf2:	789b      	ldrb	r3, [r3, #2]
 800ddf4:	021b      	lsls	r3, r3, #8
 800ddf6:	4313      	orrs	r3, r2
 800ddf8:	4a35      	ldr	r2, [pc, #212]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800ddfa:	78d2      	ldrb	r2, [r2, #3]
 800ddfc:	4313      	orrs	r3, r2
 800ddfe:	061a      	lsls	r2, r3, #24
 800de00:	4b33      	ldr	r3, [pc, #204]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800de02:	781b      	ldrb	r3, [r3, #0]
 800de04:	0619      	lsls	r1, r3, #24
 800de06:	4b32      	ldr	r3, [pc, #200]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800de08:	785b      	ldrb	r3, [r3, #1]
 800de0a:	041b      	lsls	r3, r3, #16
 800de0c:	4319      	orrs	r1, r3
 800de0e:	4b30      	ldr	r3, [pc, #192]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800de10:	789b      	ldrb	r3, [r3, #2]
 800de12:	021b      	lsls	r3, r3, #8
 800de14:	430b      	orrs	r3, r1
 800de16:	492e      	ldr	r1, [pc, #184]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800de18:	78c9      	ldrb	r1, [r1, #3]
 800de1a:	430b      	orrs	r3, r1
 800de1c:	021b      	lsls	r3, r3, #8
 800de1e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800de22:	431a      	orrs	r2, r3
 800de24:	4b2a      	ldr	r3, [pc, #168]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800de26:	781b      	ldrb	r3, [r3, #0]
 800de28:	0619      	lsls	r1, r3, #24
 800de2a:	4b29      	ldr	r3, [pc, #164]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800de2c:	785b      	ldrb	r3, [r3, #1]
 800de2e:	041b      	lsls	r3, r3, #16
 800de30:	4319      	orrs	r1, r3
 800de32:	4b27      	ldr	r3, [pc, #156]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800de34:	789b      	ldrb	r3, [r3, #2]
 800de36:	021b      	lsls	r3, r3, #8
 800de38:	430b      	orrs	r3, r1
 800de3a:	4925      	ldr	r1, [pc, #148]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800de3c:	78c9      	ldrb	r1, [r1, #3]
 800de3e:	430b      	orrs	r3, r1
 800de40:	0a1b      	lsrs	r3, r3, #8
 800de42:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800de46:	431a      	orrs	r2, r3
 800de48:	4b21      	ldr	r3, [pc, #132]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800de4a:	781b      	ldrb	r3, [r3, #0]
 800de4c:	0619      	lsls	r1, r3, #24
 800de4e:	4b20      	ldr	r3, [pc, #128]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800de50:	785b      	ldrb	r3, [r3, #1]
 800de52:	041b      	lsls	r3, r3, #16
 800de54:	4319      	orrs	r1, r3
 800de56:	4b1e      	ldr	r3, [pc, #120]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800de58:	789b      	ldrb	r3, [r3, #2]
 800de5a:	021b      	lsls	r3, r3, #8
 800de5c:	430b      	orrs	r3, r1
 800de5e:	491c      	ldr	r1, [pc, #112]	@ (800ded0 <MX_LWIP_Init+0x258>)
 800de60:	78c9      	ldrb	r1, [r1, #3]
 800de62:	430b      	orrs	r3, r1
 800de64:	0e1b      	lsrs	r3, r3, #24
 800de66:	4313      	orrs	r3, r2
 800de68:	4a1c      	ldr	r2, [pc, #112]	@ (800dedc <MX_LWIP_Init+0x264>)
 800de6a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800de6c:	4b1c      	ldr	r3, [pc, #112]	@ (800dee0 <MX_LWIP_Init+0x268>)
 800de6e:	9302      	str	r3, [sp, #8]
 800de70:	4b1c      	ldr	r3, [pc, #112]	@ (800dee4 <MX_LWIP_Init+0x26c>)
 800de72:	9301      	str	r3, [sp, #4]
 800de74:	2300      	movs	r3, #0
 800de76:	9300      	str	r3, [sp, #0]
 800de78:	4b18      	ldr	r3, [pc, #96]	@ (800dedc <MX_LWIP_Init+0x264>)
 800de7a:	4a17      	ldr	r2, [pc, #92]	@ (800ded8 <MX_LWIP_Init+0x260>)
 800de7c:	4915      	ldr	r1, [pc, #84]	@ (800ded4 <MX_LWIP_Init+0x25c>)
 800de7e:	481a      	ldr	r0, [pc, #104]	@ (800dee8 <MX_LWIP_Init+0x270>)
 800de80:	f005 fd52 	bl	8013928 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800de84:	4818      	ldr	r0, [pc, #96]	@ (800dee8 <MX_LWIP_Init+0x270>)
 800de86:	f005 ff01 	bl	8013c8c <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800de8a:	4817      	ldr	r0, [pc, #92]	@ (800dee8 <MX_LWIP_Init+0x270>)
 800de8c:	f005 ff0e 	bl	8013cac <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800de90:	4916      	ldr	r1, [pc, #88]	@ (800deec <MX_LWIP_Init+0x274>)
 800de92:	4815      	ldr	r0, [pc, #84]	@ (800dee8 <MX_LWIP_Init+0x270>)
 800de94:	f006 f80c 	bl	8013eb0 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800de98:	2224      	movs	r2, #36	@ 0x24
 800de9a:	2100      	movs	r1, #0
 800de9c:	4814      	ldr	r0, [pc, #80]	@ (800def0 <MX_LWIP_Init+0x278>)
 800de9e:	f010 fb1f 	bl	801e4e0 <memset>
  attributes.name = "EthLink";
 800dea2:	4b13      	ldr	r3, [pc, #76]	@ (800def0 <MX_LWIP_Init+0x278>)
 800dea4:	4a13      	ldr	r2, [pc, #76]	@ (800def4 <MX_LWIP_Init+0x27c>)
 800dea6:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800dea8:	4b11      	ldr	r3, [pc, #68]	@ (800def0 <MX_LWIP_Init+0x278>)
 800deaa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800deae:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800deb0:	4b0f      	ldr	r3, [pc, #60]	@ (800def0 <MX_LWIP_Init+0x278>)
 800deb2:	2210      	movs	r2, #16
 800deb4:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800deb6:	4a0e      	ldr	r2, [pc, #56]	@ (800def0 <MX_LWIP_Init+0x278>)
 800deb8:	490b      	ldr	r1, [pc, #44]	@ (800dee8 <MX_LWIP_Init+0x270>)
 800deba:	480f      	ldr	r0, [pc, #60]	@ (800def8 <MX_LWIP_Init+0x280>)
 800debc:	f000 fdce 	bl	800ea5c <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */
  // printf("IP: %s\n\r", ipaddr_ntoa(&gnetif.ip_addr));
/* USER CODE END 3 */
}
 800dec0:	bf00      	nop
 800dec2:	46bd      	mov	sp, r7
 800dec4:	bd80      	pop	{r7, pc}
 800dec6:	bf00      	nop
 800dec8:	20000db4 	.word	0x20000db4
 800decc:	20000db8 	.word	0x20000db8
 800ded0:	20000dbc 	.word	0x20000dbc
 800ded4:	20000da8 	.word	0x20000da8
 800ded8:	20000dac 	.word	0x20000dac
 800dedc:	20000db0 	.word	0x20000db0
 800dee0:	08012cd9 	.word	0x08012cd9
 800dee4:	0800e43d 	.word	0x0800e43d
 800dee8:	20000d74 	.word	0x20000d74
 800deec:	0800defd 	.word	0x0800defd
 800def0:	20000dc0 	.word	0x20000dc0
 800def4:	0801f390 	.word	0x0801f390
 800def8:	0800e715 	.word	0x0800e715

0800defc <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800defc:	b480      	push	{r7}
 800defe:	b083      	sub	sp, #12
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800df04:	bf00      	nop
 800df06:	370c      	adds	r7, #12
 800df08:	46bd      	mov	sp, r7
 800df0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0e:	4770      	bx	lr

0800df10 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 800df10:	b480      	push	{r7}
 800df12:	b087      	sub	sp, #28
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
 800df18:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 800df1a:	683b      	ldr	r3, [r7, #0]
 800df1c:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800df22:	2320      	movs	r3, #32
 800df24:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800df26:	f3bf 8f4f 	dsb	sy
}
 800df2a:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 800df2c:	e00b      	b.n	800df46 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 800df2e:	4a0d      	ldr	r2, [pc, #52]	@ (800df64 <SCB_InvalidateDCache_by_Addr+0x54>)
 800df30:	693b      	ldr	r3, [r7, #16]
 800df32:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	693a      	ldr	r2, [r7, #16]
 800df3a:	4413      	add	r3, r2
 800df3c:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800df3e:	697a      	ldr	r2, [r7, #20]
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	1ad3      	subs	r3, r2, r3
 800df44:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800df46:	697b      	ldr	r3, [r7, #20]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	dcf0      	bgt.n	800df2e <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 800df4c:	f3bf 8f4f 	dsb	sy
}
 800df50:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800df52:	f3bf 8f6f 	isb	sy
}
 800df56:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 800df58:	bf00      	nop
 800df5a:	371c      	adds	r7, #28
 800df5c:	46bd      	mov	sp, r7
 800df5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df62:	4770      	bx	lr
 800df64:	e000ed00 	.word	0xe000ed00

0800df68 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800df68:	b580      	push	{r7, lr}
 800df6a:	b082      	sub	sp, #8
 800df6c:	af00      	add	r7, sp, #0
 800df6e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800df70:	4b04      	ldr	r3, [pc, #16]	@ (800df84 <HAL_ETH_RxCpltCallback+0x1c>)
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	4618      	mov	r0, r3
 800df76:	f001 f88f 	bl	800f098 <osSemaphoreRelease>
}
 800df7a:	bf00      	nop
 800df7c:	3708      	adds	r7, #8
 800df7e:	46bd      	mov	sp, r7
 800df80:	bd80      	pop	{r7, pc}
 800df82:	bf00      	nop
 800df84:	2000a0f0 	.word	0x2000a0f0

0800df88 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800df88:	b580      	push	{r7, lr}
 800df8a:	b082      	sub	sp, #8
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800df90:	4b04      	ldr	r3, [pc, #16]	@ (800dfa4 <HAL_ETH_TxCpltCallback+0x1c>)
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	4618      	mov	r0, r3
 800df96:	f001 f87f 	bl	800f098 <osSemaphoreRelease>
}
 800df9a:	bf00      	nop
 800df9c:	3708      	adds	r7, #8
 800df9e:	46bd      	mov	sp, r7
 800dfa0:	bd80      	pop	{r7, pc}
 800dfa2:	bf00      	nop
 800dfa4:	2000a0f4 	.word	0x2000a0f4

0800dfa8 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b082      	sub	sp, #8
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800dfb0:	6878      	ldr	r0, [r7, #4]
 800dfb2:	f7f6 ffcc 	bl	8004f4e <HAL_ETH_GetDMAError>
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dfbc:	2b80      	cmp	r3, #128	@ 0x80
 800dfbe:	d104      	bne.n	800dfca <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800dfc0:	4b04      	ldr	r3, [pc, #16]	@ (800dfd4 <HAL_ETH_ErrorCallback+0x2c>)
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	f001 f867 	bl	800f098 <osSemaphoreRelease>
  }
}
 800dfca:	bf00      	nop
 800dfcc:	3708      	adds	r7, #8
 800dfce:	46bd      	mov	sp, r7
 800dfd0:	bd80      	pop	{r7, pc}
 800dfd2:	bf00      	nop
 800dfd4:	2000a0f0 	.word	0x2000a0f0

0800dfd8 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b0aa      	sub	sp, #168	@ 0xa8
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 800dfec:	2300      	movs	r3, #0
 800dfee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 800dff2:	f107 0310 	add.w	r3, r7, #16
 800dff6:	2264      	movs	r2, #100	@ 0x64
 800dff8:	2100      	movs	r1, #0
 800dffa:	4618      	mov	r0, r3
 800dffc:	f010 fa70 	bl	801e4e0 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800e000:	4b89      	ldr	r3, [pc, #548]	@ (800e228 <low_level_init+0x250>)
 800e002:	4a8a      	ldr	r2, [pc, #552]	@ (800e22c <low_level_init+0x254>)
 800e004:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800e006:	2300      	movs	r3, #0
 800e008:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800e00a:	2380      	movs	r3, #128	@ 0x80
 800e00c:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800e00e:	23e1      	movs	r3, #225	@ 0xe1
 800e010:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800e012:	2300      	movs	r3, #0
 800e014:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800e016:	2300      	movs	r3, #0
 800e018:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800e01a:	2300      	movs	r3, #0
 800e01c:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800e01e:	4a82      	ldr	r2, [pc, #520]	@ (800e228 <low_level_init+0x250>)
 800e020:	f107 0308 	add.w	r3, r7, #8
 800e024:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800e026:	4b80      	ldr	r3, [pc, #512]	@ (800e228 <low_level_init+0x250>)
 800e028:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800e02c:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800e02e:	4b7e      	ldr	r3, [pc, #504]	@ (800e228 <low_level_init+0x250>)
 800e030:	4a7f      	ldr	r2, [pc, #508]	@ (800e230 <low_level_init+0x258>)
 800e032:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800e034:	4b7c      	ldr	r3, [pc, #496]	@ (800e228 <low_level_init+0x250>)
 800e036:	4a7f      	ldr	r2, [pc, #508]	@ (800e234 <low_level_init+0x25c>)
 800e038:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800e03a:	4b7b      	ldr	r3, [pc, #492]	@ (800e228 <low_level_init+0x250>)
 800e03c:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800e040:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800e042:	4879      	ldr	r0, [pc, #484]	@ (800e228 <low_level_init+0x250>)
 800e044:	f7f6 f93a 	bl	80042bc <HAL_ETH_Init>
 800e048:	4603      	mov	r3, r0
 800e04a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800e04e:	2238      	movs	r2, #56	@ 0x38
 800e050:	2100      	movs	r1, #0
 800e052:	4879      	ldr	r0, [pc, #484]	@ (800e238 <low_level_init+0x260>)
 800e054:	f010 fa44 	bl	801e4e0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800e058:	4b77      	ldr	r3, [pc, #476]	@ (800e238 <low_level_init+0x260>)
 800e05a:	2221      	movs	r2, #33	@ 0x21
 800e05c:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800e05e:	4b76      	ldr	r3, [pc, #472]	@ (800e238 <low_level_init+0x260>)
 800e060:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800e064:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800e066:	4b74      	ldr	r3, [pc, #464]	@ (800e238 <low_level_init+0x260>)
 800e068:	2200      	movs	r2, #0
 800e06a:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800e06c:	4873      	ldr	r0, [pc, #460]	@ (800e23c <low_level_init+0x264>)
 800e06e:	f005 fb15 	bl	801369c <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	2206      	movs	r2, #6
 800e076:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800e07a:	4b6b      	ldr	r3, [pc, #428]	@ (800e228 <low_level_init+0x250>)
 800e07c:	685b      	ldr	r3, [r3, #4]
 800e07e:	781a      	ldrb	r2, [r3, #0]
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800e086:	4b68      	ldr	r3, [pc, #416]	@ (800e228 <low_level_init+0x250>)
 800e088:	685b      	ldr	r3, [r3, #4]
 800e08a:	785a      	ldrb	r2, [r3, #1]
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800e092:	4b65      	ldr	r3, [pc, #404]	@ (800e228 <low_level_init+0x250>)
 800e094:	685b      	ldr	r3, [r3, #4]
 800e096:	789a      	ldrb	r2, [r3, #2]
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800e09e:	4b62      	ldr	r3, [pc, #392]	@ (800e228 <low_level_init+0x250>)
 800e0a0:	685b      	ldr	r3, [r3, #4]
 800e0a2:	78da      	ldrb	r2, [r3, #3]
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800e0aa:	4b5f      	ldr	r3, [pc, #380]	@ (800e228 <low_level_init+0x250>)
 800e0ac:	685b      	ldr	r3, [r3, #4]
 800e0ae:	791a      	ldrb	r2, [r3, #4]
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800e0b6:	4b5c      	ldr	r3, [pc, #368]	@ (800e228 <low_level_init+0x250>)
 800e0b8:	685b      	ldr	r3, [r3, #4]
 800e0ba:	795a      	ldrb	r2, [r3, #5]
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800e0c8:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e0d0:	f043 030a 	orr.w	r3, r3, #10
 800e0d4:	b2da      	uxtb	r2, r3
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800e0dc:	2200      	movs	r2, #0
 800e0de:	2100      	movs	r1, #0
 800e0e0:	2001      	movs	r0, #1
 800e0e2:	f000 fed7 	bl	800ee94 <osSemaphoreNew>
 800e0e6:	4603      	mov	r3, r0
 800e0e8:	4a55      	ldr	r2, [pc, #340]	@ (800e240 <low_level_init+0x268>)
 800e0ea:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	2100      	movs	r1, #0
 800e0f0:	2001      	movs	r0, #1
 800e0f2:	f000 fecf 	bl	800ee94 <osSemaphoreNew>
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	4a52      	ldr	r2, [pc, #328]	@ (800e244 <low_level_init+0x26c>)
 800e0fa:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800e0fc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800e100:	2224      	movs	r2, #36	@ 0x24
 800e102:	2100      	movs	r1, #0
 800e104:	4618      	mov	r0, r3
 800e106:	f010 f9eb 	bl	801e4e0 <memset>
  attributes.name = "EthIf";
 800e10a:	4b4f      	ldr	r3, [pc, #316]	@ (800e248 <low_level_init+0x270>)
 800e10c:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800e10e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e112:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 800e116:	2330      	movs	r3, #48	@ 0x30
 800e118:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 800e11c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800e120:	461a      	mov	r2, r3
 800e122:	6879      	ldr	r1, [r7, #4]
 800e124:	4849      	ldr	r0, [pc, #292]	@ (800e24c <low_level_init+0x274>)
 800e126:	f000 fc99 	bl	800ea5c <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800e12a:	4949      	ldr	r1, [pc, #292]	@ (800e250 <low_level_init+0x278>)
 800e12c:	4849      	ldr	r0, [pc, #292]	@ (800e254 <low_level_init+0x27c>)
 800e12e:	f7f4 f988 	bl	8002442 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800e132:	4848      	ldr	r0, [pc, #288]	@ (800e254 <low_level_init+0x27c>)
 800e134:	f7f4 f9b7 	bl	80024a6 <LAN8742_Init>
 800e138:	4603      	mov	r3, r0
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d006      	beq.n	800e14c <low_level_init+0x174>
  {
    netif_set_link_down(netif);
 800e13e:	6878      	ldr	r0, [r7, #4]
 800e140:	f005 fe86 	bl	8013e50 <netif_set_link_down>
    netif_set_down(netif);
 800e144:	6878      	ldr	r0, [r7, #4]
 800e146:	f005 fe1d 	bl	8013d84 <netif_set_down>
 800e14a:	e06a      	b.n	800e222 <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800e14c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800e150:	2b00      	cmp	r3, #0
 800e152:	d164      	bne.n	800e21e <low_level_init+0x246>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800e154:	483f      	ldr	r0, [pc, #252]	@ (800e254 <low_level_init+0x27c>)
 800e156:	f7f4 f9f3 	bl	8002540 <LAN8742_GetLinkState>
 800e15a:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800e15e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e162:	2b01      	cmp	r3, #1
 800e164:	dc06      	bgt.n	800e174 <low_level_init+0x19c>
    {
      netif_set_link_down(netif);
 800e166:	6878      	ldr	r0, [r7, #4]
 800e168:	f005 fe72 	bl	8013e50 <netif_set_link_down>
      netif_set_down(netif);
 800e16c:	6878      	ldr	r0, [r7, #4]
 800e16e:	f005 fe09 	bl	8013d84 <netif_set_down>
 800e172:	e056      	b.n	800e222 <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 800e174:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e178:	3b02      	subs	r3, #2
 800e17a:	2b03      	cmp	r3, #3
 800e17c:	d82a      	bhi.n	800e1d4 <low_level_init+0x1fc>
 800e17e:	a201      	add	r2, pc, #4	@ (adr r2, 800e184 <low_level_init+0x1ac>)
 800e180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e184:	0800e195 	.word	0x0800e195
 800e188:	0800e1a7 	.word	0x0800e1a7
 800e18c:	0800e1b7 	.word	0x0800e1b7
 800e190:	0800e1c7 	.word	0x0800e1c7
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800e194:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e198:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800e19c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e1a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e1a4:	e01f      	b.n	800e1e6 <low_level_init+0x20e>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800e1ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e1b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e1b4:	e017      	b.n	800e1e6 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800e1b6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e1ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800e1be:	2300      	movs	r3, #0
 800e1c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e1c4:	e00f      	b.n	800e1e6 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800e1c6:	2300      	movs	r3, #0
 800e1c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e1d2:	e008      	b.n	800e1e6 <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800e1d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e1d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800e1dc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e1e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800e1e4:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800e1e6:	f107 0310 	add.w	r3, r7, #16
 800e1ea:	4619      	mov	r1, r3
 800e1ec:	480e      	ldr	r0, [pc, #56]	@ (800e228 <low_level_init+0x250>)
 800e1ee:	f7f6 fd4d 	bl	8004c8c <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800e1f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e1f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 800e1f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e1fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800e1fe:	f107 0310 	add.w	r3, r7, #16
 800e202:	4619      	mov	r1, r3
 800e204:	4808      	ldr	r0, [pc, #32]	@ (800e228 <low_level_init+0x250>)
 800e206:	f7f6 fe38 	bl	8004e7a <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800e20a:	4807      	ldr	r0, [pc, #28]	@ (800e228 <low_level_init+0x250>)
 800e20c:	f7f6 f8f0 	bl	80043f0 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800e210:	6878      	ldr	r0, [r7, #4]
 800e212:	f005 fd4b 	bl	8013cac <netif_set_up>
    netif_set_link_up(netif);
 800e216:	6878      	ldr	r0, [r7, #4]
 800e218:	f005 fde6 	bl	8013de8 <netif_set_link_up>
 800e21c:	e001      	b.n	800e222 <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 800e21e:	f7f3 f8ad 	bl	800137c <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

}
 800e222:	37a8      	adds	r7, #168	@ 0xa8
 800e224:	46bd      	mov	sp, r7
 800e226:	bd80      	pop	{r7, pc}
 800e228:	2000a0f8 	.word	0x2000a0f8
 800e22c:	40028000 	.word	0x40028000
 800e230:	2000012c 	.word	0x2000012c
 800e234:	2000008c 	.word	0x2000008c
 800e238:	2000a1a8 	.word	0x2000a1a8
 800e23c:	080224b4 	.word	0x080224b4
 800e240:	2000a0f0 	.word	0x2000a0f0
 800e244:	2000a0f4 	.word	0x2000a0f4
 800e248:	0801f398 	.word	0x0801f398
 800e24c:	0800e3e9 	.word	0x0800e3e9
 800e250:	2000000c 	.word	0x2000000c
 800e254:	2000a1e0 	.word	0x2000a1e0

0800e258 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800e258:	b580      	push	{r7, lr}
 800e25a:	b092      	sub	sp, #72	@ 0x48
 800e25c:	af00      	add	r7, sp, #0
 800e25e:	6078      	str	r0, [r7, #4]
 800e260:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800e262:	2300      	movs	r3, #0
 800e264:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800e266:	2300      	movs	r3, #0
 800e268:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800e26a:	2300      	movs	r3, #0
 800e26c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800e270:	f107 030c 	add.w	r3, r7, #12
 800e274:	2230      	movs	r2, #48	@ 0x30
 800e276:	2100      	movs	r1, #0
 800e278:	4618      	mov	r0, r3
 800e27a:	f010 f931 	bl	801e4e0 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800e27e:	f107 030c 	add.w	r3, r7, #12
 800e282:	2230      	movs	r2, #48	@ 0x30
 800e284:	2100      	movs	r1, #0
 800e286:	4618      	mov	r0, r3
 800e288:	f010 f92a 	bl	801e4e0 <memset>

  for(q = p; q != NULL; q = q->next)
 800e28c:	683b      	ldr	r3, [r7, #0]
 800e28e:	643b      	str	r3, [r7, #64]	@ 0x40
 800e290:	e045      	b.n	800e31e <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800e292:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e294:	2b03      	cmp	r3, #3
 800e296:	d902      	bls.n	800e29e <low_level_output+0x46>
      return ERR_IF;
 800e298:	f06f 030b 	mvn.w	r3, #11
 800e29c:	e07f      	b.n	800e39e <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800e29e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2a0:	6859      	ldr	r1, [r3, #4]
 800e2a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e2a4:	4613      	mov	r3, r2
 800e2a6:	005b      	lsls	r3, r3, #1
 800e2a8:	4413      	add	r3, r2
 800e2aa:	009b      	lsls	r3, r3, #2
 800e2ac:	3348      	adds	r3, #72	@ 0x48
 800e2ae:	443b      	add	r3, r7
 800e2b0:	3b3c      	subs	r3, #60	@ 0x3c
 800e2b2:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800e2b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2b6:	895b      	ldrh	r3, [r3, #10]
 800e2b8:	4619      	mov	r1, r3
 800e2ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e2bc:	4613      	mov	r3, r2
 800e2be:	005b      	lsls	r3, r3, #1
 800e2c0:	4413      	add	r3, r2
 800e2c2:	009b      	lsls	r3, r3, #2
 800e2c4:	3348      	adds	r3, #72	@ 0x48
 800e2c6:	443b      	add	r3, r7
 800e2c8:	3b38      	subs	r3, #56	@ 0x38
 800e2ca:	6019      	str	r1, [r3, #0]

    if(i>0)
 800e2cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d011      	beq.n	800e2f6 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800e2d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e2d4:	1e5a      	subs	r2, r3, #1
 800e2d6:	f107 000c 	add.w	r0, r7, #12
 800e2da:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e2dc:	460b      	mov	r3, r1
 800e2de:	005b      	lsls	r3, r3, #1
 800e2e0:	440b      	add	r3, r1
 800e2e2:	009b      	lsls	r3, r3, #2
 800e2e4:	18c1      	adds	r1, r0, r3
 800e2e6:	4613      	mov	r3, r2
 800e2e8:	005b      	lsls	r3, r3, #1
 800e2ea:	4413      	add	r3, r2
 800e2ec:	009b      	lsls	r3, r3, #2
 800e2ee:	3348      	adds	r3, #72	@ 0x48
 800e2f0:	443b      	add	r3, r7
 800e2f2:	3b34      	subs	r3, #52	@ 0x34
 800e2f4:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800e2f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d109      	bne.n	800e312 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800e2fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e300:	4613      	mov	r3, r2
 800e302:	005b      	lsls	r3, r3, #1
 800e304:	4413      	add	r3, r2
 800e306:	009b      	lsls	r3, r3, #2
 800e308:	3348      	adds	r3, #72	@ 0x48
 800e30a:	443b      	add	r3, r7
 800e30c:	3b34      	subs	r3, #52	@ 0x34
 800e30e:	2200      	movs	r2, #0
 800e310:	601a      	str	r2, [r3, #0]
    }

    i++;
 800e312:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e314:	3301      	adds	r3, #1
 800e316:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800e318:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	643b      	str	r3, [r7, #64]	@ 0x40
 800e31e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e320:	2b00      	cmp	r3, #0
 800e322:	d1b6      	bne.n	800e292 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800e324:	683b      	ldr	r3, [r7, #0]
 800e326:	891b      	ldrh	r3, [r3, #8]
 800e328:	461a      	mov	r2, r3
 800e32a:	4b1f      	ldr	r3, [pc, #124]	@ (800e3a8 <low_level_output+0x150>)
 800e32c:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800e32e:	4a1e      	ldr	r2, [pc, #120]	@ (800e3a8 <low_level_output+0x150>)
 800e330:	f107 030c 	add.w	r3, r7, #12
 800e334:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800e336:	4a1c      	ldr	r2, [pc, #112]	@ (800e3a8 <low_level_output+0x150>)
 800e338:	683b      	ldr	r3, [r7, #0]
 800e33a:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800e33c:	6838      	ldr	r0, [r7, #0]
 800e33e:	f006 fa0b 	bl	8014758 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800e342:	4919      	ldr	r1, [pc, #100]	@ (800e3a8 <low_level_output+0x150>)
 800e344:	4819      	ldr	r0, [pc, #100]	@ (800e3ac <low_level_output+0x154>)
 800e346:	f7f6 f943 	bl	80045d0 <HAL_ETH_Transmit_IT>
 800e34a:	4603      	mov	r3, r0
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d103      	bne.n	800e358 <low_level_output+0x100>
    {
      errval = ERR_OK;
 800e350:	2300      	movs	r3, #0
 800e352:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e356:	e01b      	b.n	800e390 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800e358:	4814      	ldr	r0, [pc, #80]	@ (800e3ac <low_level_output+0x154>)
 800e35a:	f7f6 fdeb 	bl	8004f34 <HAL_ETH_GetError>
 800e35e:	4603      	mov	r3, r0
 800e360:	f003 0302 	and.w	r3, r3, #2
 800e364:	2b00      	cmp	r3, #0
 800e366:	d00d      	beq.n	800e384 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800e368:	4b11      	ldr	r3, [pc, #68]	@ (800e3b0 <low_level_output+0x158>)
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800e370:	4618      	mov	r0, r3
 800e372:	f000 fe2b 	bl	800efcc <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 800e376:	480d      	ldr	r0, [pc, #52]	@ (800e3ac <low_level_output+0x154>)
 800e378:	f7f6 faca 	bl	8004910 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800e37c:	23fe      	movs	r3, #254	@ 0xfe
 800e37e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e382:	e005      	b.n	800e390 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800e384:	6838      	ldr	r0, [r7, #0]
 800e386:	f006 f941 	bl	801460c <pbuf_free>
        errval =  ERR_IF;
 800e38a:	23f4      	movs	r3, #244	@ 0xf4
 800e38c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800e390:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e394:	f113 0f02 	cmn.w	r3, #2
 800e398:	d0d3      	beq.n	800e342 <low_level_output+0xea>

  return errval;
 800e39a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800e39e:	4618      	mov	r0, r3
 800e3a0:	3748      	adds	r7, #72	@ 0x48
 800e3a2:	46bd      	mov	sp, r7
 800e3a4:	bd80      	pop	{r7, pc}
 800e3a6:	bf00      	nop
 800e3a8:	2000a1a8 	.word	0x2000a1a8
 800e3ac:	2000a0f8 	.word	0x2000a0f8
 800e3b0:	2000a0f4 	.word	0x2000a0f4

0800e3b4 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800e3b4:	b580      	push	{r7, lr}
 800e3b6:	b084      	sub	sp, #16
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800e3bc:	2300      	movs	r3, #0
 800e3be:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800e3c0:	4b07      	ldr	r3, [pc, #28]	@ (800e3e0 <low_level_input+0x2c>)
 800e3c2:	781b      	ldrb	r3, [r3, #0]
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d105      	bne.n	800e3d4 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800e3c8:	f107 030c 	add.w	r3, r7, #12
 800e3cc:	4619      	mov	r1, r3
 800e3ce:	4805      	ldr	r0, [pc, #20]	@ (800e3e4 <low_level_input+0x30>)
 800e3d0:	f7f6 f95a 	bl	8004688 <HAL_ETH_ReadData>
  }

  return p;
 800e3d4:	68fb      	ldr	r3, [r7, #12]
}
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	3710      	adds	r7, #16
 800e3da:	46bd      	mov	sp, r7
 800e3dc:	bd80      	pop	{r7, pc}
 800e3de:	bf00      	nop
 800e3e0:	2000a0ec 	.word	0x2000a0ec
 800e3e4:	2000a0f8 	.word	0x2000a0f8

0800e3e8 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b084      	sub	sp, #16
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800e3f0:	2300      	movs	r3, #0
 800e3f2:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800e3f8:	4b0f      	ldr	r3, [pc, #60]	@ (800e438 <ethernetif_input+0x50>)
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	f04f 31ff 	mov.w	r1, #4294967295
 800e400:	4618      	mov	r0, r3
 800e402:	f000 fde3 	bl	800efcc <osSemaphoreAcquire>
 800e406:	4603      	mov	r3, r0
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d1f5      	bne.n	800e3f8 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800e40c:	68b8      	ldr	r0, [r7, #8]
 800e40e:	f7ff ffd1 	bl	800e3b4 <low_level_input>
 800e412:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d00a      	beq.n	800e430 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800e41a:	68bb      	ldr	r3, [r7, #8]
 800e41c:	691b      	ldr	r3, [r3, #16]
 800e41e:	68b9      	ldr	r1, [r7, #8]
 800e420:	68f8      	ldr	r0, [r7, #12]
 800e422:	4798      	blx	r3
 800e424:	4603      	mov	r3, r0
 800e426:	2b00      	cmp	r3, #0
 800e428:	d002      	beq.n	800e430 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800e42a:	68f8      	ldr	r0, [r7, #12]
 800e42c:	f006 f8ee 	bl	801460c <pbuf_free>
          }
        }
      } while(p!=NULL);
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d1ea      	bne.n	800e40c <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800e436:	e7df      	b.n	800e3f8 <ethernetif_input+0x10>
 800e438:	2000a0f0 	.word	0x2000a0f0

0800e43c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b082      	sub	sp, #8
 800e440:	af00      	add	r7, sp, #0
 800e442:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	2b00      	cmp	r3, #0
 800e448:	d106      	bne.n	800e458 <ethernetif_init+0x1c>
 800e44a:	4b0e      	ldr	r3, [pc, #56]	@ (800e484 <ethernetif_init+0x48>)
 800e44c:	f240 220d 	movw	r2, #525	@ 0x20d
 800e450:	490d      	ldr	r1, [pc, #52]	@ (800e488 <ethernetif_init+0x4c>)
 800e452:	480e      	ldr	r0, [pc, #56]	@ (800e48c <ethernetif_init+0x50>)
 800e454:	f00f feec 	bl	801e230 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	2273      	movs	r2, #115	@ 0x73
 800e45c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	2274      	movs	r2, #116	@ 0x74
 800e464:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	4a09      	ldr	r2, [pc, #36]	@ (800e490 <ethernetif_init+0x54>)
 800e46c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	4a08      	ldr	r2, [pc, #32]	@ (800e494 <ethernetif_init+0x58>)
 800e472:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800e474:	6878      	ldr	r0, [r7, #4]
 800e476:	f7ff fdaf 	bl	800dfd8 <low_level_init>

  return ERR_OK;
 800e47a:	2300      	movs	r3, #0
}
 800e47c:	4618      	mov	r0, r3
 800e47e:	3708      	adds	r7, #8
 800e480:	46bd      	mov	sp, r7
 800e482:	bd80      	pop	{r7, pc}
 800e484:	0801f3a0 	.word	0x0801f3a0
 800e488:	0801f3bc 	.word	0x0801f3bc
 800e48c:	0801f3cc 	.word	0x0801f3cc
 800e490:	0801b26d 	.word	0x0801b26d
 800e494:	0800e259 	.word	0x0800e259

0800e498 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800e498:	b580      	push	{r7, lr}
 800e49a:	b084      	sub	sp, #16
 800e49c:	af00      	add	r7, sp, #0
 800e49e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800e4a4:	68f9      	ldr	r1, [r7, #12]
 800e4a6:	4809      	ldr	r0, [pc, #36]	@ (800e4cc <pbuf_free_custom+0x34>)
 800e4a8:	f005 f9e8 	bl	801387c <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800e4ac:	4b08      	ldr	r3, [pc, #32]	@ (800e4d0 <pbuf_free_custom+0x38>)
 800e4ae:	781b      	ldrb	r3, [r3, #0]
 800e4b0:	2b01      	cmp	r3, #1
 800e4b2:	d107      	bne.n	800e4c4 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800e4b4:	4b06      	ldr	r3, [pc, #24]	@ (800e4d0 <pbuf_free_custom+0x38>)
 800e4b6:	2200      	movs	r2, #0
 800e4b8:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800e4ba:	4b06      	ldr	r3, [pc, #24]	@ (800e4d4 <pbuf_free_custom+0x3c>)
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	4618      	mov	r0, r3
 800e4c0:	f000 fdea 	bl	800f098 <osSemaphoreRelease>
  }
}
 800e4c4:	bf00      	nop
 800e4c6:	3710      	adds	r7, #16
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	bd80      	pop	{r7, pc}
 800e4cc:	080224b4 	.word	0x080224b4
 800e4d0:	2000a0ec 	.word	0x2000a0ec
 800e4d4:	2000a0f0 	.word	0x2000a0f0

0800e4d8 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800e4d8:	b580      	push	{r7, lr}
 800e4da:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800e4dc:	f7f4 f8d8 	bl	8002690 <HAL_GetTick>
 800e4e0:	4603      	mov	r3, r0
}
 800e4e2:	4618      	mov	r0, r3
 800e4e4:	bd80      	pop	{r7, pc}
	...

0800e4e8 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800e4e8:	b580      	push	{r7, lr}
 800e4ea:	b08e      	sub	sp, #56	@ 0x38
 800e4ec:	af00      	add	r7, sp, #0
 800e4ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e4f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e4f4:	2200      	movs	r2, #0
 800e4f6:	601a      	str	r2, [r3, #0]
 800e4f8:	605a      	str	r2, [r3, #4]
 800e4fa:	609a      	str	r2, [r3, #8]
 800e4fc:	60da      	str	r2, [r3, #12]
 800e4fe:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	4a56      	ldr	r2, [pc, #344]	@ (800e660 <HAL_ETH_MspInit+0x178>)
 800e506:	4293      	cmp	r3, r2
 800e508:	f040 80a6 	bne.w	800e658 <HAL_ETH_MspInit+0x170>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800e50c:	4b55      	ldr	r3, [pc, #340]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e50e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e510:	4a54      	ldr	r2, [pc, #336]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e512:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800e516:	6313      	str	r3, [r2, #48]	@ 0x30
 800e518:	4b52      	ldr	r3, [pc, #328]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e51a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e51c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e520:	623b      	str	r3, [r7, #32]
 800e522:	6a3b      	ldr	r3, [r7, #32]
 800e524:	4b4f      	ldr	r3, [pc, #316]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e528:	4a4e      	ldr	r2, [pc, #312]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e52a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e52e:	6313      	str	r3, [r2, #48]	@ 0x30
 800e530:	4b4c      	ldr	r3, [pc, #304]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e534:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e538:	61fb      	str	r3, [r7, #28]
 800e53a:	69fb      	ldr	r3, [r7, #28]
 800e53c:	4b49      	ldr	r3, [pc, #292]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e53e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e540:	4a48      	ldr	r2, [pc, #288]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e542:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800e546:	6313      	str	r3, [r2, #48]	@ 0x30
 800e548:	4b46      	ldr	r3, [pc, #280]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e54a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e54c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e550:	61bb      	str	r3, [r7, #24]
 800e552:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e554:	4b43      	ldr	r3, [pc, #268]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e558:	4a42      	ldr	r2, [pc, #264]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e55a:	f043 0304 	orr.w	r3, r3, #4
 800e55e:	6313      	str	r3, [r2, #48]	@ 0x30
 800e560:	4b40      	ldr	r3, [pc, #256]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e564:	f003 0304 	and.w	r3, r3, #4
 800e568:	617b      	str	r3, [r7, #20]
 800e56a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e56c:	4b3d      	ldr	r3, [pc, #244]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e56e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e570:	4a3c      	ldr	r2, [pc, #240]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e572:	f043 0301 	orr.w	r3, r3, #1
 800e576:	6313      	str	r3, [r2, #48]	@ 0x30
 800e578:	4b3a      	ldr	r3, [pc, #232]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e57a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e57c:	f003 0301 	and.w	r3, r3, #1
 800e580:	613b      	str	r3, [r7, #16]
 800e582:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e584:	4b37      	ldr	r3, [pc, #220]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e588:	4a36      	ldr	r2, [pc, #216]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e58a:	f043 0302 	orr.w	r3, r3, #2
 800e58e:	6313      	str	r3, [r2, #48]	@ 0x30
 800e590:	4b34      	ldr	r3, [pc, #208]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e594:	f003 0302 	and.w	r3, r3, #2
 800e598:	60fb      	str	r3, [r7, #12]
 800e59a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800e59c:	4b31      	ldr	r3, [pc, #196]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e59e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5a0:	4a30      	ldr	r2, [pc, #192]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e5a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5a6:	6313      	str	r3, [r2, #48]	@ 0x30
 800e5a8:	4b2e      	ldr	r3, [pc, #184]	@ (800e664 <HAL_ETH_MspInit+0x17c>)
 800e5aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5b0:	60bb      	str	r3, [r7, #8]
 800e5b2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800e5b4:	2332      	movs	r3, #50	@ 0x32
 800e5b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e5b8:	2302      	movs	r3, #2
 800e5ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5bc:	2300      	movs	r3, #0
 800e5be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e5c0:	2303      	movs	r3, #3
 800e5c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800e5c4:	230b      	movs	r3, #11
 800e5c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e5c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e5cc:	4619      	mov	r1, r3
 800e5ce:	4826      	ldr	r0, [pc, #152]	@ (800e668 <HAL_ETH_MspInit+0x180>)
 800e5d0:	f7f7 f8ea 	bl	80057a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800e5d4:	2386      	movs	r3, #134	@ 0x86
 800e5d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e5d8:	2302      	movs	r3, #2
 800e5da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5dc:	2300      	movs	r3, #0
 800e5de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e5e0:	2303      	movs	r3, #3
 800e5e2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800e5e4:	230b      	movs	r3, #11
 800e5e6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e5e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e5ec:	4619      	mov	r1, r3
 800e5ee:	481f      	ldr	r0, [pc, #124]	@ (800e66c <HAL_ETH_MspInit+0x184>)
 800e5f0:	f7f7 f8da 	bl	80057a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800e5f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e5f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e5fa:	2302      	movs	r3, #2
 800e5fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5fe:	2300      	movs	r3, #0
 800e600:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e602:	2303      	movs	r3, #3
 800e604:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800e606:	230b      	movs	r3, #11
 800e608:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800e60a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e60e:	4619      	mov	r1, r3
 800e610:	4817      	ldr	r0, [pc, #92]	@ (800e670 <HAL_ETH_MspInit+0x188>)
 800e612:	f7f7 f8c9 	bl	80057a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800e616:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800e61a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e61c:	2302      	movs	r3, #2
 800e61e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e620:	2300      	movs	r3, #0
 800e622:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e624:	2303      	movs	r3, #3
 800e626:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800e628:	230b      	movs	r3, #11
 800e62a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800e62c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e630:	4619      	mov	r1, r3
 800e632:	4810      	ldr	r0, [pc, #64]	@ (800e674 <HAL_ETH_MspInit+0x18c>)
 800e634:	f7f7 f8b8 	bl	80057a8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800e638:	2200      	movs	r2, #0
 800e63a:	2105      	movs	r1, #5
 800e63c:	203d      	movs	r0, #61	@ 0x3d
 800e63e:	f7f4 fe13 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800e642:	203d      	movs	r0, #61	@ 0x3d
 800e644:	f7f4 fe2c 	bl	80032a0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 5, 0);
 800e648:	2200      	movs	r2, #0
 800e64a:	2105      	movs	r1, #5
 800e64c:	203e      	movs	r0, #62	@ 0x3e
 800e64e:	f7f4 fe0b 	bl	8003268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800e652:	203e      	movs	r0, #62	@ 0x3e
 800e654:	f7f4 fe24 	bl	80032a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800e658:	bf00      	nop
 800e65a:	3738      	adds	r7, #56	@ 0x38
 800e65c:	46bd      	mov	sp, r7
 800e65e:	bd80      	pop	{r7, pc}
 800e660:	40028000 	.word	0x40028000
 800e664:	40023800 	.word	0x40023800
 800e668:	40020800 	.word	0x40020800
 800e66c:	40020000 	.word	0x40020000
 800e670:	40020400 	.word	0x40020400
 800e674:	40021800 	.word	0x40021800

0800e678 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800e678:	b580      	push	{r7, lr}
 800e67a:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800e67c:	4802      	ldr	r0, [pc, #8]	@ (800e688 <ETH_PHY_IO_Init+0x10>)
 800e67e:	f7f6 fc17 	bl	8004eb0 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800e682:	2300      	movs	r3, #0
}
 800e684:	4618      	mov	r0, r3
 800e686:	bd80      	pop	{r7, pc}
 800e688:	2000a0f8 	.word	0x2000a0f8

0800e68c <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800e68c:	b480      	push	{r7}
 800e68e:	af00      	add	r7, sp, #0
  return 0;
 800e690:	2300      	movs	r3, #0
}
 800e692:	4618      	mov	r0, r3
 800e694:	46bd      	mov	sp, r7
 800e696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e69a:	4770      	bx	lr

0800e69c <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b084      	sub	sp, #16
 800e6a0:	af00      	add	r7, sp, #0
 800e6a2:	60f8      	str	r0, [r7, #12]
 800e6a4:	60b9      	str	r1, [r7, #8]
 800e6a6:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	68ba      	ldr	r2, [r7, #8]
 800e6ac:	68f9      	ldr	r1, [r7, #12]
 800e6ae:	4807      	ldr	r0, [pc, #28]	@ (800e6cc <ETH_PHY_IO_ReadReg+0x30>)
 800e6b0:	f7f6 fa58 	bl	8004b64 <HAL_ETH_ReadPHYRegister>
 800e6b4:	4603      	mov	r3, r0
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d002      	beq.n	800e6c0 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800e6ba:	f04f 33ff 	mov.w	r3, #4294967295
 800e6be:	e000      	b.n	800e6c2 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800e6c0:	2300      	movs	r3, #0
}
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	3710      	adds	r7, #16
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	bd80      	pop	{r7, pc}
 800e6ca:	bf00      	nop
 800e6cc:	2000a0f8 	.word	0x2000a0f8

0800e6d0 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	b084      	sub	sp, #16
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	60f8      	str	r0, [r7, #12]
 800e6d8:	60b9      	str	r1, [r7, #8]
 800e6da:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	68ba      	ldr	r2, [r7, #8]
 800e6e0:	68f9      	ldr	r1, [r7, #12]
 800e6e2:	4807      	ldr	r0, [pc, #28]	@ (800e700 <ETH_PHY_IO_WriteReg+0x30>)
 800e6e4:	f7f6 fa89 	bl	8004bfa <HAL_ETH_WritePHYRegister>
 800e6e8:	4603      	mov	r3, r0
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d002      	beq.n	800e6f4 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800e6ee:	f04f 33ff 	mov.w	r3, #4294967295
 800e6f2:	e000      	b.n	800e6f6 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800e6f4:	2300      	movs	r3, #0
}
 800e6f6:	4618      	mov	r0, r3
 800e6f8:	3710      	adds	r7, #16
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	bd80      	pop	{r7, pc}
 800e6fe:	bf00      	nop
 800e700:	2000a0f8 	.word	0x2000a0f8

0800e704 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800e704:	b580      	push	{r7, lr}
 800e706:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800e708:	f7f3 ffc2 	bl	8002690 <HAL_GetTick>
 800e70c:	4603      	mov	r3, r0
}
 800e70e:	4618      	mov	r0, r3
 800e710:	bd80      	pop	{r7, pc}
	...

0800e714 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b0a0      	sub	sp, #128	@ 0x80
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800e71c:	f107 0308 	add.w	r3, r7, #8
 800e720:	2264      	movs	r2, #100	@ 0x64
 800e722:	2100      	movs	r1, #0
 800e724:	4618      	mov	r0, r3
 800e726:	f00f fedb 	bl	801e4e0 <memset>
  int32_t PHYLinkState = 0;
 800e72a:	2300      	movs	r3, #0
 800e72c:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800e72e:	2300      	movs	r3, #0
 800e730:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e732:	2300      	movs	r3, #0
 800e734:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e736:	2300      	movs	r3, #0
 800e738:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800e73e:	483a      	ldr	r0, [pc, #232]	@ (800e828 <ethernet_link_thread+0x114>)
 800e740:	f7f3 fefe 	bl	8002540 <LAN8742_GetLinkState>
 800e744:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800e746:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e748:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e74c:	089b      	lsrs	r3, r3, #2
 800e74e:	f003 0301 	and.w	r3, r3, #1
 800e752:	b2db      	uxtb	r3, r3
 800e754:	2b00      	cmp	r3, #0
 800e756:	d00c      	beq.n	800e772 <ethernet_link_thread+0x5e>
 800e758:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e75a:	2b01      	cmp	r3, #1
 800e75c:	dc09      	bgt.n	800e772 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800e75e:	4833      	ldr	r0, [pc, #204]	@ (800e82c <ethernet_link_thread+0x118>)
 800e760:	f7f5 feb6 	bl	80044d0 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800e764:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e766:	f005 fb0d 	bl	8013d84 <netif_set_down>
    netif_set_link_down(netif);
 800e76a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e76c:	f005 fb70 	bl	8013e50 <netif_set_link_down>
 800e770:	e055      	b.n	800e81e <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800e772:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e774:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e778:	f003 0304 	and.w	r3, r3, #4
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d14e      	bne.n	800e81e <ethernet_link_thread+0x10a>
 800e780:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e782:	2b01      	cmp	r3, #1
 800e784:	dd4b      	ble.n	800e81e <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800e786:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e788:	3b02      	subs	r3, #2
 800e78a:	2b03      	cmp	r3, #3
 800e78c:	d82a      	bhi.n	800e7e4 <ethernet_link_thread+0xd0>
 800e78e:	a201      	add	r2, pc, #4	@ (adr r2, 800e794 <ethernet_link_thread+0x80>)
 800e790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e794:	0800e7a5 	.word	0x0800e7a5
 800e798:	0800e7b7 	.word	0x0800e7b7
 800e79c:	0800e7c7 	.word	0x0800e7c7
 800e7a0:	0800e7d7 	.word	0x0800e7d7
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800e7a4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e7a8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800e7aa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e7ae:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800e7b0:	2301      	movs	r3, #1
 800e7b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800e7b4:	e017      	b.n	800e7e6 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800e7ba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e7be:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800e7c0:	2301      	movs	r3, #1
 800e7c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800e7c4:	e00f      	b.n	800e7e6 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800e7c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e7ca:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800e7d0:	2301      	movs	r3, #1
 800e7d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800e7d4:	e007      	b.n	800e7e6 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800e7da:	2300      	movs	r3, #0
 800e7dc:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800e7de:	2301      	movs	r3, #1
 800e7e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800e7e2:	e000      	b.n	800e7e6 <ethernet_link_thread+0xd2>
    default:
      break;
 800e7e4:	bf00      	nop
    }

    if(linkchanged)
 800e7e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d018      	beq.n	800e81e <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800e7ec:	f107 0308 	add.w	r3, r7, #8
 800e7f0:	4619      	mov	r1, r3
 800e7f2:	480e      	ldr	r0, [pc, #56]	@ (800e82c <ethernet_link_thread+0x118>)
 800e7f4:	f7f6 fa4a 	bl	8004c8c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800e7f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e7fa:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800e7fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e7fe:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800e800:	f107 0308 	add.w	r3, r7, #8
 800e804:	4619      	mov	r1, r3
 800e806:	4809      	ldr	r0, [pc, #36]	@ (800e82c <ethernet_link_thread+0x118>)
 800e808:	f7f6 fb37 	bl	8004e7a <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800e80c:	4807      	ldr	r0, [pc, #28]	@ (800e82c <ethernet_link_thread+0x118>)
 800e80e:	f7f5 fdef 	bl	80043f0 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800e812:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e814:	f005 fa4a 	bl	8013cac <netif_set_up>
      netif_set_link_up(netif);
 800e818:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e81a:	f005 fae5 	bl	8013de8 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800e81e:	2064      	movs	r0, #100	@ 0x64
 800e820:	f000 f9c2 	bl	800eba8 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800e824:	e78b      	b.n	800e73e <ethernet_link_thread+0x2a>
 800e826:	bf00      	nop
 800e828:	2000a1e0 	.word	0x2000a1e0
 800e82c:	2000a0f8 	.word	0x2000a0f8

0800e830 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800e830:	b580      	push	{r7, lr}
 800e832:	b086      	sub	sp, #24
 800e834:	af02      	add	r7, sp, #8
 800e836:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800e838:	4812      	ldr	r0, [pc, #72]	@ (800e884 <HAL_ETH_RxAllocateCallback+0x54>)
 800e83a:	f004 ffab 	bl	8013794 <memp_malloc_pool>
 800e83e:	60f8      	str	r0, [r7, #12]
  if (p)
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	2b00      	cmp	r3, #0
 800e844:	d014      	beq.n	800e870 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	f103 0220 	add.w	r2, r3, #32
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	4a0d      	ldr	r2, [pc, #52]	@ (800e888 <HAL_ETH_RxAllocateCallback+0x58>)
 800e854:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800e85e:	9201      	str	r2, [sp, #4]
 800e860:	9300      	str	r3, [sp, #0]
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	2241      	movs	r2, #65	@ 0x41
 800e866:	2100      	movs	r1, #0
 800e868:	2000      	movs	r0, #0
 800e86a:	f005 fd15 	bl	8014298 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800e86e:	e005      	b.n	800e87c <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800e870:	4b06      	ldr	r3, [pc, #24]	@ (800e88c <HAL_ETH_RxAllocateCallback+0x5c>)
 800e872:	2201      	movs	r2, #1
 800e874:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	2200      	movs	r2, #0
 800e87a:	601a      	str	r2, [r3, #0]
}
 800e87c:	bf00      	nop
 800e87e:	3710      	adds	r7, #16
 800e880:	46bd      	mov	sp, r7
 800e882:	bd80      	pop	{r7, pc}
 800e884:	080224b4 	.word	0x080224b4
 800e888:	0800e499 	.word	0x0800e499
 800e88c:	2000a0ec 	.word	0x2000a0ec

0800e890 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800e890:	b580      	push	{r7, lr}
 800e892:	b088      	sub	sp, #32
 800e894:	af00      	add	r7, sp, #0
 800e896:	60f8      	str	r0, [r7, #12]
 800e898:	60b9      	str	r1, [r7, #8]
 800e89a:	607a      	str	r2, [r7, #4]
 800e89c:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800e8a2:	68bb      	ldr	r3, [r7, #8]
 800e8a4:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800e8a6:	2300      	movs	r3, #0
 800e8a8:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	3b20      	subs	r3, #32
 800e8ae:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800e8b0:	69fb      	ldr	r3, [r7, #28]
 800e8b2:	2200      	movs	r2, #0
 800e8b4:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800e8b6:	69fb      	ldr	r3, [r7, #28]
 800e8b8:	2200      	movs	r2, #0
 800e8ba:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800e8bc:	69fb      	ldr	r3, [r7, #28]
 800e8be:	887a      	ldrh	r2, [r7, #2]
 800e8c0:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800e8c2:	69bb      	ldr	r3, [r7, #24]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d103      	bne.n	800e8d2 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800e8ca:	69bb      	ldr	r3, [r7, #24]
 800e8cc:	69fa      	ldr	r2, [r7, #28]
 800e8ce:	601a      	str	r2, [r3, #0]
 800e8d0:	e003      	b.n	800e8da <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800e8d2:	697b      	ldr	r3, [r7, #20]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	69fa      	ldr	r2, [r7, #28]
 800e8d8:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800e8da:	697b      	ldr	r3, [r7, #20]
 800e8dc:	69fa      	ldr	r2, [r7, #28]
 800e8de:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800e8e0:	69bb      	ldr	r3, [r7, #24]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	61fb      	str	r3, [r7, #28]
 800e8e6:	e009      	b.n	800e8fc <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800e8e8:	69fb      	ldr	r3, [r7, #28]
 800e8ea:	891a      	ldrh	r2, [r3, #8]
 800e8ec:	887b      	ldrh	r3, [r7, #2]
 800e8ee:	4413      	add	r3, r2
 800e8f0:	b29a      	uxth	r2, r3
 800e8f2:	69fb      	ldr	r3, [r7, #28]
 800e8f4:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800e8f6:	69fb      	ldr	r3, [r7, #28]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	61fb      	str	r3, [r7, #28]
 800e8fc:	69fb      	ldr	r3, [r7, #28]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d1f2      	bne.n	800e8e8 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800e902:	887b      	ldrh	r3, [r7, #2]
 800e904:	4619      	mov	r1, r3
 800e906:	6878      	ldr	r0, [r7, #4]
 800e908:	f7ff fb02 	bl	800df10 <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800e90c:	bf00      	nop
 800e90e:	3720      	adds	r7, #32
 800e910:	46bd      	mov	sp, r7
 800e912:	bd80      	pop	{r7, pc}

0800e914 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800e914:	b580      	push	{r7, lr}
 800e916:	b082      	sub	sp, #8
 800e918:	af00      	add	r7, sp, #0
 800e91a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800e91c:	6878      	ldr	r0, [r7, #4]
 800e91e:	f005 fe75 	bl	801460c <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800e922:	bf00      	nop
 800e924:	3708      	adds	r7, #8
 800e926:	46bd      	mov	sp, r7
 800e928:	bd80      	pop	{r7, pc}

0800e92a <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800e92a:	b480      	push	{r7}
 800e92c:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800e92e:	bf00      	nop
 800e930:	46bd      	mov	sp, r7
 800e932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e936:	4770      	bx	lr

0800e938 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800e938:	b480      	push	{r7}
 800e93a:	b085      	sub	sp, #20
 800e93c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e93e:	f3ef 8305 	mrs	r3, IPSR
 800e942:	60bb      	str	r3, [r7, #8]
  return(result);
 800e944:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e946:	2b00      	cmp	r3, #0
 800e948:	d10f      	bne.n	800e96a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e94a:	f3ef 8310 	mrs	r3, PRIMASK
 800e94e:	607b      	str	r3, [r7, #4]
  return(result);
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	2b00      	cmp	r3, #0
 800e954:	d105      	bne.n	800e962 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e956:	f3ef 8311 	mrs	r3, BASEPRI
 800e95a:	603b      	str	r3, [r7, #0]
  return(result);
 800e95c:	683b      	ldr	r3, [r7, #0]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d007      	beq.n	800e972 <osKernelInitialize+0x3a>
 800e962:	4b0e      	ldr	r3, [pc, #56]	@ (800e99c <osKernelInitialize+0x64>)
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	2b02      	cmp	r3, #2
 800e968:	d103      	bne.n	800e972 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800e96a:	f06f 0305 	mvn.w	r3, #5
 800e96e:	60fb      	str	r3, [r7, #12]
 800e970:	e00c      	b.n	800e98c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800e972:	4b0a      	ldr	r3, [pc, #40]	@ (800e99c <osKernelInitialize+0x64>)
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	2b00      	cmp	r3, #0
 800e978:	d105      	bne.n	800e986 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800e97a:	4b08      	ldr	r3, [pc, #32]	@ (800e99c <osKernelInitialize+0x64>)
 800e97c:	2201      	movs	r2, #1
 800e97e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800e980:	2300      	movs	r3, #0
 800e982:	60fb      	str	r3, [r7, #12]
 800e984:	e002      	b.n	800e98c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800e986:	f04f 33ff 	mov.w	r3, #4294967295
 800e98a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800e98c:	68fb      	ldr	r3, [r7, #12]
}
 800e98e:	4618      	mov	r0, r3
 800e990:	3714      	adds	r7, #20
 800e992:	46bd      	mov	sp, r7
 800e994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e998:	4770      	bx	lr
 800e99a:	bf00      	nop
 800e99c:	2000a200 	.word	0x2000a200

0800e9a0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800e9a0:	b580      	push	{r7, lr}
 800e9a2:	b084      	sub	sp, #16
 800e9a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e9a6:	f3ef 8305 	mrs	r3, IPSR
 800e9aa:	60bb      	str	r3, [r7, #8]
  return(result);
 800e9ac:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d10f      	bne.n	800e9d2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e9b2:	f3ef 8310 	mrs	r3, PRIMASK
 800e9b6:	607b      	str	r3, [r7, #4]
  return(result);
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d105      	bne.n	800e9ca <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800e9be:	f3ef 8311 	mrs	r3, BASEPRI
 800e9c2:	603b      	str	r3, [r7, #0]
  return(result);
 800e9c4:	683b      	ldr	r3, [r7, #0]
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d007      	beq.n	800e9da <osKernelStart+0x3a>
 800e9ca:	4b0f      	ldr	r3, [pc, #60]	@ (800ea08 <osKernelStart+0x68>)
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	2b02      	cmp	r3, #2
 800e9d0:	d103      	bne.n	800e9da <osKernelStart+0x3a>
    stat = osErrorISR;
 800e9d2:	f06f 0305 	mvn.w	r3, #5
 800e9d6:	60fb      	str	r3, [r7, #12]
 800e9d8:	e010      	b.n	800e9fc <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800e9da:	4b0b      	ldr	r3, [pc, #44]	@ (800ea08 <osKernelStart+0x68>)
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	2b01      	cmp	r3, #1
 800e9e0:	d109      	bne.n	800e9f6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800e9e2:	f7ff ffa2 	bl	800e92a <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800e9e6:	4b08      	ldr	r3, [pc, #32]	@ (800ea08 <osKernelStart+0x68>)
 800e9e8:	2202      	movs	r2, #2
 800e9ea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800e9ec:	f002 f92e 	bl	8010c4c <vTaskStartScheduler>
      stat = osOK;
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	60fb      	str	r3, [r7, #12]
 800e9f4:	e002      	b.n	800e9fc <osKernelStart+0x5c>
    } else {
      stat = osError;
 800e9f6:	f04f 33ff 	mov.w	r3, #4294967295
 800e9fa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800e9fc:	68fb      	ldr	r3, [r7, #12]
}
 800e9fe:	4618      	mov	r0, r3
 800ea00:	3710      	adds	r7, #16
 800ea02:	46bd      	mov	sp, r7
 800ea04:	bd80      	pop	{r7, pc}
 800ea06:	bf00      	nop
 800ea08:	2000a200 	.word	0x2000a200

0800ea0c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800ea0c:	b580      	push	{r7, lr}
 800ea0e:	b084      	sub	sp, #16
 800ea10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ea12:	f3ef 8305 	mrs	r3, IPSR
 800ea16:	60bb      	str	r3, [r7, #8]
  return(result);
 800ea18:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d10f      	bne.n	800ea3e <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ea1e:	f3ef 8310 	mrs	r3, PRIMASK
 800ea22:	607b      	str	r3, [r7, #4]
  return(result);
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d105      	bne.n	800ea36 <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ea2a:	f3ef 8311 	mrs	r3, BASEPRI
 800ea2e:	603b      	str	r3, [r7, #0]
  return(result);
 800ea30:	683b      	ldr	r3, [r7, #0]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d007      	beq.n	800ea46 <osKernelGetTickCount+0x3a>
 800ea36:	4b08      	ldr	r3, [pc, #32]	@ (800ea58 <osKernelGetTickCount+0x4c>)
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	2b02      	cmp	r3, #2
 800ea3c:	d103      	bne.n	800ea46 <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 800ea3e:	f002 fa37 	bl	8010eb0 <xTaskGetTickCountFromISR>
 800ea42:	60f8      	str	r0, [r7, #12]
 800ea44:	e002      	b.n	800ea4c <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 800ea46:	f002 fa23 	bl	8010e90 <xTaskGetTickCount>
 800ea4a:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 800ea4c:	68fb      	ldr	r3, [r7, #12]
}
 800ea4e:	4618      	mov	r0, r3
 800ea50:	3710      	adds	r7, #16
 800ea52:	46bd      	mov	sp, r7
 800ea54:	bd80      	pop	{r7, pc}
 800ea56:	bf00      	nop
 800ea58:	2000a200 	.word	0x2000a200

0800ea5c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ea5c:	b580      	push	{r7, lr}
 800ea5e:	b090      	sub	sp, #64	@ 0x40
 800ea60:	af04      	add	r7, sp, #16
 800ea62:	60f8      	str	r0, [r7, #12]
 800ea64:	60b9      	str	r1, [r7, #8]
 800ea66:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ea68:	2300      	movs	r3, #0
 800ea6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ea6c:	f3ef 8305 	mrs	r3, IPSR
 800ea70:	61fb      	str	r3, [r7, #28]
  return(result);
 800ea72:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	f040 8090 	bne.w	800eb9a <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ea7a:	f3ef 8310 	mrs	r3, PRIMASK
 800ea7e:	61bb      	str	r3, [r7, #24]
  return(result);
 800ea80:	69bb      	ldr	r3, [r7, #24]
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d105      	bne.n	800ea92 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ea86:	f3ef 8311 	mrs	r3, BASEPRI
 800ea8a:	617b      	str	r3, [r7, #20]
  return(result);
 800ea8c:	697b      	ldr	r3, [r7, #20]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d003      	beq.n	800ea9a <osThreadNew+0x3e>
 800ea92:	4b44      	ldr	r3, [pc, #272]	@ (800eba4 <osThreadNew+0x148>)
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	2b02      	cmp	r3, #2
 800ea98:	d07f      	beq.n	800eb9a <osThreadNew+0x13e>
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d07c      	beq.n	800eb9a <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 800eaa0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800eaa4:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800eaa6:	2318      	movs	r3, #24
 800eaa8:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 800eaaa:	2300      	movs	r3, #0
 800eaac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 800eaae:	f04f 33ff 	mov.w	r3, #4294967295
 800eab2:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d045      	beq.n	800eb46 <osThreadNew+0xea>
      if (attr->name != NULL) {
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d002      	beq.n	800eac8 <osThreadNew+0x6c>
        name = attr->name;
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	699b      	ldr	r3, [r3, #24]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d002      	beq.n	800ead6 <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	699b      	ldr	r3, [r3, #24]
 800ead4:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ead6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d008      	beq.n	800eaee <osThreadNew+0x92>
 800eadc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eade:	2b38      	cmp	r3, #56	@ 0x38
 800eae0:	d805      	bhi.n	800eaee <osThreadNew+0x92>
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	685b      	ldr	r3, [r3, #4]
 800eae6:	f003 0301 	and.w	r3, r3, #1
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d001      	beq.n	800eaf2 <osThreadNew+0x96>
        return (NULL);
 800eaee:	2300      	movs	r3, #0
 800eaf0:	e054      	b.n	800eb9c <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	695b      	ldr	r3, [r3, #20]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d003      	beq.n	800eb02 <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	695b      	ldr	r3, [r3, #20]
 800eafe:	089b      	lsrs	r3, r3, #2
 800eb00:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	689b      	ldr	r3, [r3, #8]
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d00e      	beq.n	800eb28 <osThreadNew+0xcc>
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	68db      	ldr	r3, [r3, #12]
 800eb0e:	2ba7      	cmp	r3, #167	@ 0xa7
 800eb10:	d90a      	bls.n	800eb28 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d006      	beq.n	800eb28 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	695b      	ldr	r3, [r3, #20]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d002      	beq.n	800eb28 <osThreadNew+0xcc>
        mem = 1;
 800eb22:	2301      	movs	r3, #1
 800eb24:	623b      	str	r3, [r7, #32]
 800eb26:	e010      	b.n	800eb4a <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	689b      	ldr	r3, [r3, #8]
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d10c      	bne.n	800eb4a <osThreadNew+0xee>
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	68db      	ldr	r3, [r3, #12]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d108      	bne.n	800eb4a <osThreadNew+0xee>
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	691b      	ldr	r3, [r3, #16]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d104      	bne.n	800eb4a <osThreadNew+0xee>
          mem = 0;
 800eb40:	2300      	movs	r3, #0
 800eb42:	623b      	str	r3, [r7, #32]
 800eb44:	e001      	b.n	800eb4a <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 800eb46:	2300      	movs	r3, #0
 800eb48:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800eb4a:	6a3b      	ldr	r3, [r7, #32]
 800eb4c:	2b01      	cmp	r3, #1
 800eb4e:	d110      	bne.n	800eb72 <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800eb54:	687a      	ldr	r2, [r7, #4]
 800eb56:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800eb58:	9202      	str	r2, [sp, #8]
 800eb5a:	9301      	str	r3, [sp, #4]
 800eb5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb5e:	9300      	str	r3, [sp, #0]
 800eb60:	68bb      	ldr	r3, [r7, #8]
 800eb62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eb64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eb66:	68f8      	ldr	r0, [r7, #12]
 800eb68:	f001 fe72 	bl	8010850 <xTaskCreateStatic>
 800eb6c:	4603      	mov	r3, r0
 800eb6e:	613b      	str	r3, [r7, #16]
 800eb70:	e013      	b.n	800eb9a <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 800eb72:	6a3b      	ldr	r3, [r7, #32]
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d110      	bne.n	800eb9a <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800eb78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb7a:	b29a      	uxth	r2, r3
 800eb7c:	f107 0310 	add.w	r3, r7, #16
 800eb80:	9301      	str	r3, [sp, #4]
 800eb82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb84:	9300      	str	r3, [sp, #0]
 800eb86:	68bb      	ldr	r3, [r7, #8]
 800eb88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800eb8a:	68f8      	ldr	r0, [r7, #12]
 800eb8c:	f001 fec6 	bl	801091c <xTaskCreate>
 800eb90:	4603      	mov	r3, r0
 800eb92:	2b01      	cmp	r3, #1
 800eb94:	d001      	beq.n	800eb9a <osThreadNew+0x13e>
          hTask = NULL;
 800eb96:	2300      	movs	r3, #0
 800eb98:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800eb9a:	693b      	ldr	r3, [r7, #16]
}
 800eb9c:	4618      	mov	r0, r3
 800eb9e:	3730      	adds	r7, #48	@ 0x30
 800eba0:	46bd      	mov	sp, r7
 800eba2:	bd80      	pop	{r7, pc}
 800eba4:	2000a200 	.word	0x2000a200

0800eba8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800eba8:	b580      	push	{r7, lr}
 800ebaa:	b086      	sub	sp, #24
 800ebac:	af00      	add	r7, sp, #0
 800ebae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ebb0:	f3ef 8305 	mrs	r3, IPSR
 800ebb4:	613b      	str	r3, [r7, #16]
  return(result);
 800ebb6:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d10f      	bne.n	800ebdc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ebbc:	f3ef 8310 	mrs	r3, PRIMASK
 800ebc0:	60fb      	str	r3, [r7, #12]
  return(result);
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d105      	bne.n	800ebd4 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ebc8:	f3ef 8311 	mrs	r3, BASEPRI
 800ebcc:	60bb      	str	r3, [r7, #8]
  return(result);
 800ebce:	68bb      	ldr	r3, [r7, #8]
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d007      	beq.n	800ebe4 <osDelay+0x3c>
 800ebd4:	4b0a      	ldr	r3, [pc, #40]	@ (800ec00 <osDelay+0x58>)
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	2b02      	cmp	r3, #2
 800ebda:	d103      	bne.n	800ebe4 <osDelay+0x3c>
    stat = osErrorISR;
 800ebdc:	f06f 0305 	mvn.w	r3, #5
 800ebe0:	617b      	str	r3, [r7, #20]
 800ebe2:	e007      	b.n	800ebf4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d002      	beq.n	800ebf4 <osDelay+0x4c>
      vTaskDelay(ticks);
 800ebee:	6878      	ldr	r0, [r7, #4]
 800ebf0:	f001 fff4 	bl	8010bdc <vTaskDelay>
    }
  }

  return (stat);
 800ebf4:	697b      	ldr	r3, [r7, #20]
}
 800ebf6:	4618      	mov	r0, r3
 800ebf8:	3718      	adds	r7, #24
 800ebfa:	46bd      	mov	sp, r7
 800ebfc:	bd80      	pop	{r7, pc}
 800ebfe:	bf00      	nop
 800ec00:	2000a200 	.word	0x2000a200

0800ec04 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800ec04:	b580      	push	{r7, lr}
 800ec06:	b08a      	sub	sp, #40	@ 0x28
 800ec08:	af00      	add	r7, sp, #0
 800ec0a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ec10:	f3ef 8305 	mrs	r3, IPSR
 800ec14:	613b      	str	r3, [r7, #16]
  return(result);
 800ec16:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	f040 8085 	bne.w	800ed28 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ec1e:	f3ef 8310 	mrs	r3, PRIMASK
 800ec22:	60fb      	str	r3, [r7, #12]
  return(result);
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d105      	bne.n	800ec36 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ec2a:	f3ef 8311 	mrs	r3, BASEPRI
 800ec2e:	60bb      	str	r3, [r7, #8]
  return(result);
 800ec30:	68bb      	ldr	r3, [r7, #8]
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d003      	beq.n	800ec3e <osMutexNew+0x3a>
 800ec36:	4b3f      	ldr	r3, [pc, #252]	@ (800ed34 <osMutexNew+0x130>)
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	2b02      	cmp	r3, #2
 800ec3c:	d074      	beq.n	800ed28 <osMutexNew+0x124>
    if (attr != NULL) {
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d003      	beq.n	800ec4c <osMutexNew+0x48>
      type = attr->attr_bits;
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	685b      	ldr	r3, [r3, #4]
 800ec48:	623b      	str	r3, [r7, #32]
 800ec4a:	e001      	b.n	800ec50 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800ec50:	6a3b      	ldr	r3, [r7, #32]
 800ec52:	f003 0301 	and.w	r3, r3, #1
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d002      	beq.n	800ec60 <osMutexNew+0x5c>
      rmtx = 1U;
 800ec5a:	2301      	movs	r3, #1
 800ec5c:	61fb      	str	r3, [r7, #28]
 800ec5e:	e001      	b.n	800ec64 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800ec60:	2300      	movs	r3, #0
 800ec62:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800ec64:	6a3b      	ldr	r3, [r7, #32]
 800ec66:	f003 0308 	and.w	r3, r3, #8
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d15c      	bne.n	800ed28 <osMutexNew+0x124>
      mem = -1;
 800ec6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ec72:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d015      	beq.n	800eca6 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	689b      	ldr	r3, [r3, #8]
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d006      	beq.n	800ec90 <osMutexNew+0x8c>
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	68db      	ldr	r3, [r3, #12]
 800ec86:	2b4f      	cmp	r3, #79	@ 0x4f
 800ec88:	d902      	bls.n	800ec90 <osMutexNew+0x8c>
          mem = 1;
 800ec8a:	2301      	movs	r3, #1
 800ec8c:	61bb      	str	r3, [r7, #24]
 800ec8e:	e00c      	b.n	800ecaa <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	689b      	ldr	r3, [r3, #8]
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d108      	bne.n	800ecaa <osMutexNew+0xa6>
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	68db      	ldr	r3, [r3, #12]
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d104      	bne.n	800ecaa <osMutexNew+0xa6>
            mem = 0;
 800eca0:	2300      	movs	r3, #0
 800eca2:	61bb      	str	r3, [r7, #24]
 800eca4:	e001      	b.n	800ecaa <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800eca6:	2300      	movs	r3, #0
 800eca8:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800ecaa:	69bb      	ldr	r3, [r7, #24]
 800ecac:	2b01      	cmp	r3, #1
 800ecae:	d112      	bne.n	800ecd6 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800ecb0:	69fb      	ldr	r3, [r7, #28]
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d007      	beq.n	800ecc6 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	689b      	ldr	r3, [r3, #8]
 800ecba:	4619      	mov	r1, r3
 800ecbc:	2004      	movs	r0, #4
 800ecbe:	f000 fe22 	bl	800f906 <xQueueCreateMutexStatic>
 800ecc2:	6278      	str	r0, [r7, #36]	@ 0x24
 800ecc4:	e016      	b.n	800ecf4 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	689b      	ldr	r3, [r3, #8]
 800ecca:	4619      	mov	r1, r3
 800eccc:	2001      	movs	r0, #1
 800ecce:	f000 fe1a 	bl	800f906 <xQueueCreateMutexStatic>
 800ecd2:	6278      	str	r0, [r7, #36]	@ 0x24
 800ecd4:	e00e      	b.n	800ecf4 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800ecd6:	69bb      	ldr	r3, [r7, #24]
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d10b      	bne.n	800ecf4 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800ecdc:	69fb      	ldr	r3, [r7, #28]
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d004      	beq.n	800ecec <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800ece2:	2004      	movs	r0, #4
 800ece4:	f000 fdf7 	bl	800f8d6 <xQueueCreateMutex>
 800ece8:	6278      	str	r0, [r7, #36]	@ 0x24
 800ecea:	e003      	b.n	800ecf4 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800ecec:	2001      	movs	r0, #1
 800ecee:	f000 fdf2 	bl	800f8d6 <xQueueCreateMutex>
 800ecf2:	6278      	str	r0, [r7, #36]	@ 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800ecf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d00c      	beq.n	800ed14 <osMutexNew+0x110>
        if (attr != NULL) {
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d003      	beq.n	800ed08 <osMutexNew+0x104>
          name = attr->name;
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	617b      	str	r3, [r7, #20]
 800ed06:	e001      	b.n	800ed0c <osMutexNew+0x108>
        } else {
          name = NULL;
 800ed08:	2300      	movs	r3, #0
 800ed0a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800ed0c:	6979      	ldr	r1, [r7, #20]
 800ed0e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ed10:	f001 fd16 	bl	8010740 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800ed14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d006      	beq.n	800ed28 <osMutexNew+0x124>
 800ed1a:	69fb      	ldr	r3, [r7, #28]
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d003      	beq.n	800ed28 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800ed20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed22:	f043 0301 	orr.w	r3, r3, #1
 800ed26:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800ed28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	3728      	adds	r7, #40	@ 0x28
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	bd80      	pop	{r7, pc}
 800ed32:	bf00      	nop
 800ed34:	2000a200 	.word	0x2000a200

0800ed38 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800ed38:	b580      	push	{r7, lr}
 800ed3a:	b088      	sub	sp, #32
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	6078      	str	r0, [r7, #4]
 800ed40:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	f023 0301 	bic.w	r3, r3, #1
 800ed48:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	f003 0301 	and.w	r3, r3, #1
 800ed50:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800ed52:	2300      	movs	r3, #0
 800ed54:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed56:	f3ef 8305 	mrs	r3, IPSR
 800ed5a:	613b      	str	r3, [r7, #16]
  return(result);
 800ed5c:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d10f      	bne.n	800ed82 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ed62:	f3ef 8310 	mrs	r3, PRIMASK
 800ed66:	60fb      	str	r3, [r7, #12]
  return(result);
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d105      	bne.n	800ed7a <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ed6e:	f3ef 8311 	mrs	r3, BASEPRI
 800ed72:	60bb      	str	r3, [r7, #8]
  return(result);
 800ed74:	68bb      	ldr	r3, [r7, #8]
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d007      	beq.n	800ed8a <osMutexAcquire+0x52>
 800ed7a:	4b1d      	ldr	r3, [pc, #116]	@ (800edf0 <osMutexAcquire+0xb8>)
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	2b02      	cmp	r3, #2
 800ed80:	d103      	bne.n	800ed8a <osMutexAcquire+0x52>
    stat = osErrorISR;
 800ed82:	f06f 0305 	mvn.w	r3, #5
 800ed86:	61fb      	str	r3, [r7, #28]
 800ed88:	e02c      	b.n	800ede4 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800ed8a:	69bb      	ldr	r3, [r7, #24]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d103      	bne.n	800ed98 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 800ed90:	f06f 0303 	mvn.w	r3, #3
 800ed94:	61fb      	str	r3, [r7, #28]
 800ed96:	e025      	b.n	800ede4 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 800ed98:	697b      	ldr	r3, [r7, #20]
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d011      	beq.n	800edc2 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800ed9e:	6839      	ldr	r1, [r7, #0]
 800eda0:	69b8      	ldr	r0, [r7, #24]
 800eda2:	f000 fe02 	bl	800f9aa <xQueueTakeMutexRecursive>
 800eda6:	4603      	mov	r3, r0
 800eda8:	2b01      	cmp	r3, #1
 800edaa:	d01b      	beq.n	800ede4 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800edac:	683b      	ldr	r3, [r7, #0]
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d003      	beq.n	800edba <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 800edb2:	f06f 0301 	mvn.w	r3, #1
 800edb6:	61fb      	str	r3, [r7, #28]
 800edb8:	e014      	b.n	800ede4 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800edba:	f06f 0302 	mvn.w	r3, #2
 800edbe:	61fb      	str	r3, [r7, #28]
 800edc0:	e010      	b.n	800ede4 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800edc2:	6839      	ldr	r1, [r7, #0]
 800edc4:	69b8      	ldr	r0, [r7, #24]
 800edc6:	f001 f9cd 	bl	8010164 <xQueueSemaphoreTake>
 800edca:	4603      	mov	r3, r0
 800edcc:	2b01      	cmp	r3, #1
 800edce:	d009      	beq.n	800ede4 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d003      	beq.n	800edde <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 800edd6:	f06f 0301 	mvn.w	r3, #1
 800edda:	61fb      	str	r3, [r7, #28]
 800eddc:	e002      	b.n	800ede4 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800edde:	f06f 0302 	mvn.w	r3, #2
 800ede2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ede4:	69fb      	ldr	r3, [r7, #28]
}
 800ede6:	4618      	mov	r0, r3
 800ede8:	3720      	adds	r7, #32
 800edea:	46bd      	mov	sp, r7
 800edec:	bd80      	pop	{r7, pc}
 800edee:	bf00      	nop
 800edf0:	2000a200 	.word	0x2000a200

0800edf4 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b088      	sub	sp, #32
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	f023 0301 	bic.w	r3, r3, #1
 800ee02:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	f003 0301 	and.w	r3, r3, #1
 800ee0a:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee10:	f3ef 8305 	mrs	r3, IPSR
 800ee14:	613b      	str	r3, [r7, #16]
  return(result);
 800ee16:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d10f      	bne.n	800ee3c <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ee1c:	f3ef 8310 	mrs	r3, PRIMASK
 800ee20:	60fb      	str	r3, [r7, #12]
  return(result);
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d105      	bne.n	800ee34 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ee28:	f3ef 8311 	mrs	r3, BASEPRI
 800ee2c:	60bb      	str	r3, [r7, #8]
  return(result);
 800ee2e:	68bb      	ldr	r3, [r7, #8]
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d007      	beq.n	800ee44 <osMutexRelease+0x50>
 800ee34:	4b16      	ldr	r3, [pc, #88]	@ (800ee90 <osMutexRelease+0x9c>)
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	2b02      	cmp	r3, #2
 800ee3a:	d103      	bne.n	800ee44 <osMutexRelease+0x50>
    stat = osErrorISR;
 800ee3c:	f06f 0305 	mvn.w	r3, #5
 800ee40:	61fb      	str	r3, [r7, #28]
 800ee42:	e01f      	b.n	800ee84 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 800ee44:	69bb      	ldr	r3, [r7, #24]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d103      	bne.n	800ee52 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800ee4a:	f06f 0303 	mvn.w	r3, #3
 800ee4e:	61fb      	str	r3, [r7, #28]
 800ee50:	e018      	b.n	800ee84 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 800ee52:	697b      	ldr	r3, [r7, #20]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d009      	beq.n	800ee6c <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800ee58:	69b8      	ldr	r0, [r7, #24]
 800ee5a:	f000 fd6f 	bl	800f93c <xQueueGiveMutexRecursive>
 800ee5e:	4603      	mov	r3, r0
 800ee60:	2b01      	cmp	r3, #1
 800ee62:	d00f      	beq.n	800ee84 <osMutexRelease+0x90>
        stat = osErrorResource;
 800ee64:	f06f 0302 	mvn.w	r3, #2
 800ee68:	61fb      	str	r3, [r7, #28]
 800ee6a:	e00b      	b.n	800ee84 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	2200      	movs	r2, #0
 800ee70:	2100      	movs	r1, #0
 800ee72:	69b8      	ldr	r0, [r7, #24]
 800ee74:	f000 fe48 	bl	800fb08 <xQueueGenericSend>
 800ee78:	4603      	mov	r3, r0
 800ee7a:	2b01      	cmp	r3, #1
 800ee7c:	d002      	beq.n	800ee84 <osMutexRelease+0x90>
        stat = osErrorResource;
 800ee7e:	f06f 0302 	mvn.w	r3, #2
 800ee82:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 800ee84:	69fb      	ldr	r3, [r7, #28]
}
 800ee86:	4618      	mov	r0, r3
 800ee88:	3720      	adds	r7, #32
 800ee8a:	46bd      	mov	sp, r7
 800ee8c:	bd80      	pop	{r7, pc}
 800ee8e:	bf00      	nop
 800ee90:	2000a200 	.word	0x2000a200

0800ee94 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800ee94:	b580      	push	{r7, lr}
 800ee96:	b08c      	sub	sp, #48	@ 0x30
 800ee98:	af02      	add	r7, sp, #8
 800ee9a:	60f8      	str	r0, [r7, #12]
 800ee9c:	60b9      	str	r1, [r7, #8]
 800ee9e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800eea0:	2300      	movs	r3, #0
 800eea2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eea4:	f3ef 8305 	mrs	r3, IPSR
 800eea8:	61bb      	str	r3, [r7, #24]
  return(result);
 800eeaa:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	f040 8086 	bne.w	800efbe <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eeb2:	f3ef 8310 	mrs	r3, PRIMASK
 800eeb6:	617b      	str	r3, [r7, #20]
  return(result);
 800eeb8:	697b      	ldr	r3, [r7, #20]
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d105      	bne.n	800eeca <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800eebe:	f3ef 8311 	mrs	r3, BASEPRI
 800eec2:	613b      	str	r3, [r7, #16]
  return(result);
 800eec4:	693b      	ldr	r3, [r7, #16]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d003      	beq.n	800eed2 <osSemaphoreNew+0x3e>
 800eeca:	4b3f      	ldr	r3, [pc, #252]	@ (800efc8 <osSemaphoreNew+0x134>)
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	2b02      	cmp	r3, #2
 800eed0:	d075      	beq.n	800efbe <osSemaphoreNew+0x12a>
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d072      	beq.n	800efbe <osSemaphoreNew+0x12a>
 800eed8:	68ba      	ldr	r2, [r7, #8]
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	429a      	cmp	r2, r3
 800eede:	d86e      	bhi.n	800efbe <osSemaphoreNew+0x12a>
    mem = -1;
 800eee0:	f04f 33ff 	mov.w	r3, #4294967295
 800eee4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d015      	beq.n	800ef18 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	689b      	ldr	r3, [r3, #8]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d006      	beq.n	800ef02 <osSemaphoreNew+0x6e>
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	68db      	ldr	r3, [r3, #12]
 800eef8:	2b4f      	cmp	r3, #79	@ 0x4f
 800eefa:	d902      	bls.n	800ef02 <osSemaphoreNew+0x6e>
        mem = 1;
 800eefc:	2301      	movs	r3, #1
 800eefe:	623b      	str	r3, [r7, #32]
 800ef00:	e00c      	b.n	800ef1c <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	689b      	ldr	r3, [r3, #8]
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d108      	bne.n	800ef1c <osSemaphoreNew+0x88>
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	68db      	ldr	r3, [r3, #12]
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d104      	bne.n	800ef1c <osSemaphoreNew+0x88>
          mem = 0;
 800ef12:	2300      	movs	r3, #0
 800ef14:	623b      	str	r3, [r7, #32]
 800ef16:	e001      	b.n	800ef1c <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 800ef18:	2300      	movs	r3, #0
 800ef1a:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800ef1c:	6a3b      	ldr	r3, [r7, #32]
 800ef1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef22:	d04c      	beq.n	800efbe <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	2b01      	cmp	r3, #1
 800ef28:	d128      	bne.n	800ef7c <osSemaphoreNew+0xe8>
        if (mem == 1) {
 800ef2a:	6a3b      	ldr	r3, [r7, #32]
 800ef2c:	2b01      	cmp	r3, #1
 800ef2e:	d10a      	bne.n	800ef46 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	689b      	ldr	r3, [r3, #8]
 800ef34:	2203      	movs	r2, #3
 800ef36:	9200      	str	r2, [sp, #0]
 800ef38:	2200      	movs	r2, #0
 800ef3a:	2100      	movs	r1, #0
 800ef3c:	2001      	movs	r0, #1
 800ef3e:	f000 fbc3 	bl	800f6c8 <xQueueGenericCreateStatic>
 800ef42:	6278      	str	r0, [r7, #36]	@ 0x24
 800ef44:	e005      	b.n	800ef52 <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800ef46:	2203      	movs	r2, #3
 800ef48:	2100      	movs	r1, #0
 800ef4a:	2001      	movs	r0, #1
 800ef4c:	f000 fc43 	bl	800f7d6 <xQueueGenericCreate>
 800ef50:	6278      	str	r0, [r7, #36]	@ 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800ef52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d022      	beq.n	800ef9e <osSemaphoreNew+0x10a>
 800ef58:	68bb      	ldr	r3, [r7, #8]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d01f      	beq.n	800ef9e <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ef5e:	2300      	movs	r3, #0
 800ef60:	2200      	movs	r2, #0
 800ef62:	2100      	movs	r1, #0
 800ef64:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ef66:	f000 fdcf 	bl	800fb08 <xQueueGenericSend>
 800ef6a:	4603      	mov	r3, r0
 800ef6c:	2b01      	cmp	r3, #1
 800ef6e:	d016      	beq.n	800ef9e <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 800ef70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ef72:	f001 fa97 	bl	80104a4 <vQueueDelete>
            hSemaphore = NULL;
 800ef76:	2300      	movs	r3, #0
 800ef78:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef7a:	e010      	b.n	800ef9e <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 800ef7c:	6a3b      	ldr	r3, [r7, #32]
 800ef7e:	2b01      	cmp	r3, #1
 800ef80:	d108      	bne.n	800ef94 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	689b      	ldr	r3, [r3, #8]
 800ef86:	461a      	mov	r2, r3
 800ef88:	68b9      	ldr	r1, [r7, #8]
 800ef8a:	68f8      	ldr	r0, [r7, #12]
 800ef8c:	f000 fd46 	bl	800fa1c <xQueueCreateCountingSemaphoreStatic>
 800ef90:	6278      	str	r0, [r7, #36]	@ 0x24
 800ef92:	e004      	b.n	800ef9e <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800ef94:	68b9      	ldr	r1, [r7, #8]
 800ef96:	68f8      	ldr	r0, [r7, #12]
 800ef98:	f000 fd7d 	bl	800fa96 <xQueueCreateCountingSemaphore>
 800ef9c:	6278      	str	r0, [r7, #36]	@ 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800ef9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	d00c      	beq.n	800efbe <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	d003      	beq.n	800efb2 <osSemaphoreNew+0x11e>
          name = attr->name;
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	61fb      	str	r3, [r7, #28]
 800efb0:	e001      	b.n	800efb6 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 800efb2:	2300      	movs	r3, #0
 800efb4:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800efb6:	69f9      	ldr	r1, [r7, #28]
 800efb8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800efba:	f001 fbc1 	bl	8010740 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800efbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800efc0:	4618      	mov	r0, r3
 800efc2:	3728      	adds	r7, #40	@ 0x28
 800efc4:	46bd      	mov	sp, r7
 800efc6:	bd80      	pop	{r7, pc}
 800efc8:	2000a200 	.word	0x2000a200

0800efcc <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800efcc:	b580      	push	{r7, lr}
 800efce:	b088      	sub	sp, #32
 800efd0:	af00      	add	r7, sp, #0
 800efd2:	6078      	str	r0, [r7, #4]
 800efd4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800efda:	2300      	movs	r3, #0
 800efdc:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800efde:	69bb      	ldr	r3, [r7, #24]
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d103      	bne.n	800efec <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800efe4:	f06f 0303 	mvn.w	r3, #3
 800efe8:	61fb      	str	r3, [r7, #28]
 800efea:	e04b      	b.n	800f084 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800efec:	f3ef 8305 	mrs	r3, IPSR
 800eff0:	617b      	str	r3, [r7, #20]
  return(result);
 800eff2:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d10f      	bne.n	800f018 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eff8:	f3ef 8310 	mrs	r3, PRIMASK
 800effc:	613b      	str	r3, [r7, #16]
  return(result);
 800effe:	693b      	ldr	r3, [r7, #16]
 800f000:	2b00      	cmp	r3, #0
 800f002:	d105      	bne.n	800f010 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f004:	f3ef 8311 	mrs	r3, BASEPRI
 800f008:	60fb      	str	r3, [r7, #12]
  return(result);
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d026      	beq.n	800f05e <osSemaphoreAcquire+0x92>
 800f010:	4b1f      	ldr	r3, [pc, #124]	@ (800f090 <osSemaphoreAcquire+0xc4>)
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	2b02      	cmp	r3, #2
 800f016:	d122      	bne.n	800f05e <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800f018:	683b      	ldr	r3, [r7, #0]
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d003      	beq.n	800f026 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800f01e:	f06f 0303 	mvn.w	r3, #3
 800f022:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800f024:	e02d      	b.n	800f082 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800f026:	2300      	movs	r3, #0
 800f028:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800f02a:	f107 0308 	add.w	r3, r7, #8
 800f02e:	461a      	mov	r2, r3
 800f030:	2100      	movs	r1, #0
 800f032:	69b8      	ldr	r0, [r7, #24]
 800f034:	f001 f9ae 	bl	8010394 <xQueueReceiveFromISR>
 800f038:	4603      	mov	r3, r0
 800f03a:	2b01      	cmp	r3, #1
 800f03c:	d003      	beq.n	800f046 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800f03e:	f06f 0302 	mvn.w	r3, #2
 800f042:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800f044:	e01d      	b.n	800f082 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800f046:	68bb      	ldr	r3, [r7, #8]
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d01a      	beq.n	800f082 <osSemaphoreAcquire+0xb6>
 800f04c:	4b11      	ldr	r3, [pc, #68]	@ (800f094 <osSemaphoreAcquire+0xc8>)
 800f04e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f052:	601a      	str	r2, [r3, #0]
 800f054:	f3bf 8f4f 	dsb	sy
 800f058:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800f05c:	e011      	b.n	800f082 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800f05e:	6839      	ldr	r1, [r7, #0]
 800f060:	69b8      	ldr	r0, [r7, #24]
 800f062:	f001 f87f 	bl	8010164 <xQueueSemaphoreTake>
 800f066:	4603      	mov	r3, r0
 800f068:	2b01      	cmp	r3, #1
 800f06a:	d00b      	beq.n	800f084 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800f06c:	683b      	ldr	r3, [r7, #0]
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d003      	beq.n	800f07a <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800f072:	f06f 0301 	mvn.w	r3, #1
 800f076:	61fb      	str	r3, [r7, #28]
 800f078:	e004      	b.n	800f084 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800f07a:	f06f 0302 	mvn.w	r3, #2
 800f07e:	61fb      	str	r3, [r7, #28]
 800f080:	e000      	b.n	800f084 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800f082:	bf00      	nop
      }
    }
  }

  return (stat);
 800f084:	69fb      	ldr	r3, [r7, #28]
}
 800f086:	4618      	mov	r0, r3
 800f088:	3720      	adds	r7, #32
 800f08a:	46bd      	mov	sp, r7
 800f08c:	bd80      	pop	{r7, pc}
 800f08e:	bf00      	nop
 800f090:	2000a200 	.word	0x2000a200
 800f094:	e000ed04 	.word	0xe000ed04

0800f098 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800f098:	b580      	push	{r7, lr}
 800f09a:	b088      	sub	sp, #32
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f0a4:	2300      	movs	r3, #0
 800f0a6:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800f0a8:	69bb      	ldr	r3, [r7, #24]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d103      	bne.n	800f0b6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800f0ae:	f06f 0303 	mvn.w	r3, #3
 800f0b2:	61fb      	str	r3, [r7, #28]
 800f0b4:	e03e      	b.n	800f134 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f0b6:	f3ef 8305 	mrs	r3, IPSR
 800f0ba:	617b      	str	r3, [r7, #20]
  return(result);
 800f0bc:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d10f      	bne.n	800f0e2 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f0c2:	f3ef 8310 	mrs	r3, PRIMASK
 800f0c6:	613b      	str	r3, [r7, #16]
  return(result);
 800f0c8:	693b      	ldr	r3, [r7, #16]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d105      	bne.n	800f0da <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f0ce:	f3ef 8311 	mrs	r3, BASEPRI
 800f0d2:	60fb      	str	r3, [r7, #12]
  return(result);
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d01e      	beq.n	800f118 <osSemaphoreRelease+0x80>
 800f0da:	4b19      	ldr	r3, [pc, #100]	@ (800f140 <osSemaphoreRelease+0xa8>)
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	2b02      	cmp	r3, #2
 800f0e0:	d11a      	bne.n	800f118 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f0e6:	f107 0308 	add.w	r3, r7, #8
 800f0ea:	4619      	mov	r1, r3
 800f0ec:	69b8      	ldr	r0, [r7, #24]
 800f0ee:	f000 feb8 	bl	800fe62 <xQueueGiveFromISR>
 800f0f2:	4603      	mov	r3, r0
 800f0f4:	2b01      	cmp	r3, #1
 800f0f6:	d003      	beq.n	800f100 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 800f0f8:	f06f 0302 	mvn.w	r3, #2
 800f0fc:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f0fe:	e018      	b.n	800f132 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 800f100:	68bb      	ldr	r3, [r7, #8]
 800f102:	2b00      	cmp	r3, #0
 800f104:	d015      	beq.n	800f132 <osSemaphoreRelease+0x9a>
 800f106:	4b0f      	ldr	r3, [pc, #60]	@ (800f144 <osSemaphoreRelease+0xac>)
 800f108:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f10c:	601a      	str	r2, [r3, #0]
 800f10e:	f3bf 8f4f 	dsb	sy
 800f112:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f116:	e00c      	b.n	800f132 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f118:	2300      	movs	r3, #0
 800f11a:	2200      	movs	r2, #0
 800f11c:	2100      	movs	r1, #0
 800f11e:	69b8      	ldr	r0, [r7, #24]
 800f120:	f000 fcf2 	bl	800fb08 <xQueueGenericSend>
 800f124:	4603      	mov	r3, r0
 800f126:	2b01      	cmp	r3, #1
 800f128:	d004      	beq.n	800f134 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800f12a:	f06f 0302 	mvn.w	r3, #2
 800f12e:	61fb      	str	r3, [r7, #28]
 800f130:	e000      	b.n	800f134 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f132:	bf00      	nop
    }
  }

  return (stat);
 800f134:	69fb      	ldr	r3, [r7, #28]
}
 800f136:	4618      	mov	r0, r3
 800f138:	3720      	adds	r7, #32
 800f13a:	46bd      	mov	sp, r7
 800f13c:	bd80      	pop	{r7, pc}
 800f13e:	bf00      	nop
 800f140:	2000a200 	.word	0x2000a200
 800f144:	e000ed04 	.word	0xe000ed04

0800f148 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800f148:	b580      	push	{r7, lr}
 800f14a:	b08c      	sub	sp, #48	@ 0x30
 800f14c:	af02      	add	r7, sp, #8
 800f14e:	60f8      	str	r0, [r7, #12]
 800f150:	60b9      	str	r1, [r7, #8]
 800f152:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800f154:	2300      	movs	r3, #0
 800f156:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f158:	f3ef 8305 	mrs	r3, IPSR
 800f15c:	61bb      	str	r3, [r7, #24]
  return(result);
 800f15e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800f160:	2b00      	cmp	r3, #0
 800f162:	d16f      	bne.n	800f244 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f164:	f3ef 8310 	mrs	r3, PRIMASK
 800f168:	617b      	str	r3, [r7, #20]
  return(result);
 800f16a:	697b      	ldr	r3, [r7, #20]
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d105      	bne.n	800f17c <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f170:	f3ef 8311 	mrs	r3, BASEPRI
 800f174:	613b      	str	r3, [r7, #16]
  return(result);
 800f176:	693b      	ldr	r3, [r7, #16]
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d003      	beq.n	800f184 <osMessageQueueNew+0x3c>
 800f17c:	4b34      	ldr	r3, [pc, #208]	@ (800f250 <osMessageQueueNew+0x108>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	2b02      	cmp	r3, #2
 800f182:	d05f      	beq.n	800f244 <osMessageQueueNew+0xfc>
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	2b00      	cmp	r3, #0
 800f188:	d05c      	beq.n	800f244 <osMessageQueueNew+0xfc>
 800f18a:	68bb      	ldr	r3, [r7, #8]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d059      	beq.n	800f244 <osMessageQueueNew+0xfc>
    mem = -1;
 800f190:	f04f 33ff 	mov.w	r3, #4294967295
 800f194:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d029      	beq.n	800f1f0 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	689b      	ldr	r3, [r3, #8]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d012      	beq.n	800f1ca <osMessageQueueNew+0x82>
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	68db      	ldr	r3, [r3, #12]
 800f1a8:	2b4f      	cmp	r3, #79	@ 0x4f
 800f1aa:	d90e      	bls.n	800f1ca <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	d00a      	beq.n	800f1ca <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	695a      	ldr	r2, [r3, #20]
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	68b9      	ldr	r1, [r7, #8]
 800f1bc:	fb01 f303 	mul.w	r3, r1, r3
 800f1c0:	429a      	cmp	r2, r3
 800f1c2:	d302      	bcc.n	800f1ca <osMessageQueueNew+0x82>
        mem = 1;
 800f1c4:	2301      	movs	r3, #1
 800f1c6:	623b      	str	r3, [r7, #32]
 800f1c8:	e014      	b.n	800f1f4 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	689b      	ldr	r3, [r3, #8]
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d110      	bne.n	800f1f4 <osMessageQueueNew+0xac>
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	68db      	ldr	r3, [r3, #12]
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d10c      	bne.n	800f1f4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d108      	bne.n	800f1f4 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	695b      	ldr	r3, [r3, #20]
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d104      	bne.n	800f1f4 <osMessageQueueNew+0xac>
          mem = 0;
 800f1ea:	2300      	movs	r3, #0
 800f1ec:	623b      	str	r3, [r7, #32]
 800f1ee:	e001      	b.n	800f1f4 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 800f1f0:	2300      	movs	r3, #0
 800f1f2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800f1f4:	6a3b      	ldr	r3, [r7, #32]
 800f1f6:	2b01      	cmp	r3, #1
 800f1f8:	d10b      	bne.n	800f212 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	691a      	ldr	r2, [r3, #16]
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	689b      	ldr	r3, [r3, #8]
 800f202:	2100      	movs	r1, #0
 800f204:	9100      	str	r1, [sp, #0]
 800f206:	68b9      	ldr	r1, [r7, #8]
 800f208:	68f8      	ldr	r0, [r7, #12]
 800f20a:	f000 fa5d 	bl	800f6c8 <xQueueGenericCreateStatic>
 800f20e:	6278      	str	r0, [r7, #36]	@ 0x24
 800f210:	e008      	b.n	800f224 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 800f212:	6a3b      	ldr	r3, [r7, #32]
 800f214:	2b00      	cmp	r3, #0
 800f216:	d105      	bne.n	800f224 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 800f218:	2200      	movs	r2, #0
 800f21a:	68b9      	ldr	r1, [r7, #8]
 800f21c:	68f8      	ldr	r0, [r7, #12]
 800f21e:	f000 fada 	bl	800f7d6 <xQueueGenericCreate>
 800f222:	6278      	str	r0, [r7, #36]	@ 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800f224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f226:	2b00      	cmp	r3, #0
 800f228:	d00c      	beq.n	800f244 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d003      	beq.n	800f238 <osMessageQueueNew+0xf0>
        name = attr->name;
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	61fb      	str	r3, [r7, #28]
 800f236:	e001      	b.n	800f23c <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 800f238:	2300      	movs	r3, #0
 800f23a:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 800f23c:	69f9      	ldr	r1, [r7, #28]
 800f23e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f240:	f001 fa7e 	bl	8010740 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800f244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f246:	4618      	mov	r0, r3
 800f248:	3728      	adds	r7, #40	@ 0x28
 800f24a:	46bd      	mov	sp, r7
 800f24c:	bd80      	pop	{r7, pc}
 800f24e:	bf00      	nop
 800f250:	2000a200 	.word	0x2000a200

0800f254 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800f254:	b580      	push	{r7, lr}
 800f256:	b08a      	sub	sp, #40	@ 0x28
 800f258:	af00      	add	r7, sp, #0
 800f25a:	60f8      	str	r0, [r7, #12]
 800f25c:	60b9      	str	r1, [r7, #8]
 800f25e:	603b      	str	r3, [r7, #0]
 800f260:	4613      	mov	r3, r2
 800f262:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f264:	68fb      	ldr	r3, [r7, #12]
 800f266:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f268:	2300      	movs	r3, #0
 800f26a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f26c:	f3ef 8305 	mrs	r3, IPSR
 800f270:	61fb      	str	r3, [r7, #28]
  return(result);
 800f272:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800f274:	2b00      	cmp	r3, #0
 800f276:	d10f      	bne.n	800f298 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f278:	f3ef 8310 	mrs	r3, PRIMASK
 800f27c:	61bb      	str	r3, [r7, #24]
  return(result);
 800f27e:	69bb      	ldr	r3, [r7, #24]
 800f280:	2b00      	cmp	r3, #0
 800f282:	d105      	bne.n	800f290 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f284:	f3ef 8311 	mrs	r3, BASEPRI
 800f288:	617b      	str	r3, [r7, #20]
  return(result);
 800f28a:	697b      	ldr	r3, [r7, #20]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d02c      	beq.n	800f2ea <osMessageQueuePut+0x96>
 800f290:	4b28      	ldr	r3, [pc, #160]	@ (800f334 <osMessageQueuePut+0xe0>)
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	2b02      	cmp	r3, #2
 800f296:	d128      	bne.n	800f2ea <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f298:	6a3b      	ldr	r3, [r7, #32]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d005      	beq.n	800f2aa <osMessageQueuePut+0x56>
 800f29e:	68bb      	ldr	r3, [r7, #8]
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d002      	beq.n	800f2aa <osMessageQueuePut+0x56>
 800f2a4:	683b      	ldr	r3, [r7, #0]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d003      	beq.n	800f2b2 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 800f2aa:	f06f 0303 	mvn.w	r3, #3
 800f2ae:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f2b0:	e039      	b.n	800f326 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800f2b2:	2300      	movs	r3, #0
 800f2b4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800f2b6:	f107 0210 	add.w	r2, r7, #16
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	68b9      	ldr	r1, [r7, #8]
 800f2be:	6a38      	ldr	r0, [r7, #32]
 800f2c0:	f000 fd2c 	bl	800fd1c <xQueueGenericSendFromISR>
 800f2c4:	4603      	mov	r3, r0
 800f2c6:	2b01      	cmp	r3, #1
 800f2c8:	d003      	beq.n	800f2d2 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 800f2ca:	f06f 0302 	mvn.w	r3, #2
 800f2ce:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f2d0:	e029      	b.n	800f326 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 800f2d2:	693b      	ldr	r3, [r7, #16]
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d026      	beq.n	800f326 <osMessageQueuePut+0xd2>
 800f2d8:	4b17      	ldr	r3, [pc, #92]	@ (800f338 <osMessageQueuePut+0xe4>)
 800f2da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f2de:	601a      	str	r2, [r3, #0]
 800f2e0:	f3bf 8f4f 	dsb	sy
 800f2e4:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f2e8:	e01d      	b.n	800f326 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f2ea:	6a3b      	ldr	r3, [r7, #32]
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d002      	beq.n	800f2f6 <osMessageQueuePut+0xa2>
 800f2f0:	68bb      	ldr	r3, [r7, #8]
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d103      	bne.n	800f2fe <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800f2f6:	f06f 0303 	mvn.w	r3, #3
 800f2fa:	627b      	str	r3, [r7, #36]	@ 0x24
 800f2fc:	e014      	b.n	800f328 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f2fe:	2300      	movs	r3, #0
 800f300:	683a      	ldr	r2, [r7, #0]
 800f302:	68b9      	ldr	r1, [r7, #8]
 800f304:	6a38      	ldr	r0, [r7, #32]
 800f306:	f000 fbff 	bl	800fb08 <xQueueGenericSend>
 800f30a:	4603      	mov	r3, r0
 800f30c:	2b01      	cmp	r3, #1
 800f30e:	d00b      	beq.n	800f328 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 800f310:	683b      	ldr	r3, [r7, #0]
 800f312:	2b00      	cmp	r3, #0
 800f314:	d003      	beq.n	800f31e <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800f316:	f06f 0301 	mvn.w	r3, #1
 800f31a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f31c:	e004      	b.n	800f328 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 800f31e:	f06f 0302 	mvn.w	r3, #2
 800f322:	627b      	str	r3, [r7, #36]	@ 0x24
 800f324:	e000      	b.n	800f328 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f326:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800f328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f32a:	4618      	mov	r0, r3
 800f32c:	3728      	adds	r7, #40	@ 0x28
 800f32e:	46bd      	mov	sp, r7
 800f330:	bd80      	pop	{r7, pc}
 800f332:	bf00      	nop
 800f334:	2000a200 	.word	0x2000a200
 800f338:	e000ed04 	.word	0xe000ed04

0800f33c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800f33c:	b580      	push	{r7, lr}
 800f33e:	b08a      	sub	sp, #40	@ 0x28
 800f340:	af00      	add	r7, sp, #0
 800f342:	60f8      	str	r0, [r7, #12]
 800f344:	60b9      	str	r1, [r7, #8]
 800f346:	607a      	str	r2, [r7, #4]
 800f348:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f34e:	2300      	movs	r3, #0
 800f350:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f352:	f3ef 8305 	mrs	r3, IPSR
 800f356:	61fb      	str	r3, [r7, #28]
  return(result);
 800f358:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d10f      	bne.n	800f37e <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f35e:	f3ef 8310 	mrs	r3, PRIMASK
 800f362:	61bb      	str	r3, [r7, #24]
  return(result);
 800f364:	69bb      	ldr	r3, [r7, #24]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d105      	bne.n	800f376 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800f36a:	f3ef 8311 	mrs	r3, BASEPRI
 800f36e:	617b      	str	r3, [r7, #20]
  return(result);
 800f370:	697b      	ldr	r3, [r7, #20]
 800f372:	2b00      	cmp	r3, #0
 800f374:	d02c      	beq.n	800f3d0 <osMessageQueueGet+0x94>
 800f376:	4b28      	ldr	r3, [pc, #160]	@ (800f418 <osMessageQueueGet+0xdc>)
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	2b02      	cmp	r3, #2
 800f37c:	d128      	bne.n	800f3d0 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f37e:	6a3b      	ldr	r3, [r7, #32]
 800f380:	2b00      	cmp	r3, #0
 800f382:	d005      	beq.n	800f390 <osMessageQueueGet+0x54>
 800f384:	68bb      	ldr	r3, [r7, #8]
 800f386:	2b00      	cmp	r3, #0
 800f388:	d002      	beq.n	800f390 <osMessageQueueGet+0x54>
 800f38a:	683b      	ldr	r3, [r7, #0]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d003      	beq.n	800f398 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 800f390:	f06f 0303 	mvn.w	r3, #3
 800f394:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f396:	e038      	b.n	800f40a <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 800f398:	2300      	movs	r3, #0
 800f39a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800f39c:	f107 0310 	add.w	r3, r7, #16
 800f3a0:	461a      	mov	r2, r3
 800f3a2:	68b9      	ldr	r1, [r7, #8]
 800f3a4:	6a38      	ldr	r0, [r7, #32]
 800f3a6:	f000 fff5 	bl	8010394 <xQueueReceiveFromISR>
 800f3aa:	4603      	mov	r3, r0
 800f3ac:	2b01      	cmp	r3, #1
 800f3ae:	d003      	beq.n	800f3b8 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 800f3b0:	f06f 0302 	mvn.w	r3, #2
 800f3b4:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f3b6:	e028      	b.n	800f40a <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 800f3b8:	693b      	ldr	r3, [r7, #16]
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d025      	beq.n	800f40a <osMessageQueueGet+0xce>
 800f3be:	4b17      	ldr	r3, [pc, #92]	@ (800f41c <osMessageQueueGet+0xe0>)
 800f3c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f3c4:	601a      	str	r2, [r3, #0]
 800f3c6:	f3bf 8f4f 	dsb	sy
 800f3ca:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f3ce:	e01c      	b.n	800f40a <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f3d0:	6a3b      	ldr	r3, [r7, #32]
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d002      	beq.n	800f3dc <osMessageQueueGet+0xa0>
 800f3d6:	68bb      	ldr	r3, [r7, #8]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d103      	bne.n	800f3e4 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 800f3dc:	f06f 0303 	mvn.w	r3, #3
 800f3e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800f3e2:	e013      	b.n	800f40c <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f3e4:	683a      	ldr	r2, [r7, #0]
 800f3e6:	68b9      	ldr	r1, [r7, #8]
 800f3e8:	6a38      	ldr	r0, [r7, #32]
 800f3ea:	f000 fdd3 	bl	800ff94 <xQueueReceive>
 800f3ee:	4603      	mov	r3, r0
 800f3f0:	2b01      	cmp	r3, #1
 800f3f2:	d00b      	beq.n	800f40c <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800f3f4:	683b      	ldr	r3, [r7, #0]
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d003      	beq.n	800f402 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800f3fa:	f06f 0301 	mvn.w	r3, #1
 800f3fe:	627b      	str	r3, [r7, #36]	@ 0x24
 800f400:	e004      	b.n	800f40c <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800f402:	f06f 0302 	mvn.w	r3, #2
 800f406:	627b      	str	r3, [r7, #36]	@ 0x24
 800f408:	e000      	b.n	800f40c <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f40a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800f40c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f40e:	4618      	mov	r0, r3
 800f410:	3728      	adds	r7, #40	@ 0x28
 800f412:	46bd      	mov	sp, r7
 800f414:	bd80      	pop	{r7, pc}
 800f416:	bf00      	nop
 800f418:	2000a200 	.word	0x2000a200
 800f41c:	e000ed04 	.word	0xe000ed04

0800f420 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f420:	b480      	push	{r7}
 800f422:	b085      	sub	sp, #20
 800f424:	af00      	add	r7, sp, #0
 800f426:	60f8      	str	r0, [r7, #12]
 800f428:	60b9      	str	r1, [r7, #8]
 800f42a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	4a07      	ldr	r2, [pc, #28]	@ (800f44c <vApplicationGetIdleTaskMemory+0x2c>)
 800f430:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f432:	68bb      	ldr	r3, [r7, #8]
 800f434:	4a06      	ldr	r2, [pc, #24]	@ (800f450 <vApplicationGetIdleTaskMemory+0x30>)
 800f436:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f43e:	601a      	str	r2, [r3, #0]
}
 800f440:	bf00      	nop
 800f442:	3714      	adds	r7, #20
 800f444:	46bd      	mov	sp, r7
 800f446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f44a:	4770      	bx	lr
 800f44c:	2000a204 	.word	0x2000a204
 800f450:	2000a2ac 	.word	0x2000a2ac

0800f454 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f454:	b480      	push	{r7}
 800f456:	b085      	sub	sp, #20
 800f458:	af00      	add	r7, sp, #0
 800f45a:	60f8      	str	r0, [r7, #12]
 800f45c:	60b9      	str	r1, [r7, #8]
 800f45e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	4a07      	ldr	r2, [pc, #28]	@ (800f480 <vApplicationGetTimerTaskMemory+0x2c>)
 800f464:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f466:	68bb      	ldr	r3, [r7, #8]
 800f468:	4a06      	ldr	r2, [pc, #24]	@ (800f484 <vApplicationGetTimerTaskMemory+0x30>)
 800f46a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f472:	601a      	str	r2, [r3, #0]
}
 800f474:	bf00      	nop
 800f476:	3714      	adds	r7, #20
 800f478:	46bd      	mov	sp, r7
 800f47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f47e:	4770      	bx	lr
 800f480:	2000a6ac 	.word	0x2000a6ac
 800f484:	2000a754 	.word	0x2000a754

0800f488 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f488:	b480      	push	{r7}
 800f48a:	b083      	sub	sp, #12
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	f103 0208 	add.w	r2, r3, #8
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	f04f 32ff 	mov.w	r2, #4294967295
 800f4a0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	f103 0208 	add.w	r2, r3, #8
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	f103 0208 	add.w	r2, r3, #8
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	2200      	movs	r2, #0
 800f4ba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f4bc:	bf00      	nop
 800f4be:	370c      	adds	r7, #12
 800f4c0:	46bd      	mov	sp, r7
 800f4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4c6:	4770      	bx	lr

0800f4c8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f4c8:	b480      	push	{r7}
 800f4ca:	b083      	sub	sp, #12
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	2200      	movs	r2, #0
 800f4d4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f4d6:	bf00      	nop
 800f4d8:	370c      	adds	r7, #12
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4e0:	4770      	bx	lr

0800f4e2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f4e2:	b480      	push	{r7}
 800f4e4:	b085      	sub	sp, #20
 800f4e6:	af00      	add	r7, sp, #0
 800f4e8:	6078      	str	r0, [r7, #4]
 800f4ea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	685b      	ldr	r3, [r3, #4]
 800f4f0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f4f2:	683b      	ldr	r3, [r7, #0]
 800f4f4:	68fa      	ldr	r2, [r7, #12]
 800f4f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	689a      	ldr	r2, [r3, #8]
 800f4fc:	683b      	ldr	r3, [r7, #0]
 800f4fe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f500:	68fb      	ldr	r3, [r7, #12]
 800f502:	689b      	ldr	r3, [r3, #8]
 800f504:	683a      	ldr	r2, [r7, #0]
 800f506:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	683a      	ldr	r2, [r7, #0]
 800f50c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f50e:	683b      	ldr	r3, [r7, #0]
 800f510:	687a      	ldr	r2, [r7, #4]
 800f512:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	1c5a      	adds	r2, r3, #1
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	601a      	str	r2, [r3, #0]
}
 800f51e:	bf00      	nop
 800f520:	3714      	adds	r7, #20
 800f522:	46bd      	mov	sp, r7
 800f524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f528:	4770      	bx	lr

0800f52a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f52a:	b480      	push	{r7}
 800f52c:	b085      	sub	sp, #20
 800f52e:	af00      	add	r7, sp, #0
 800f530:	6078      	str	r0, [r7, #4]
 800f532:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f534:	683b      	ldr	r3, [r7, #0]
 800f536:	681b      	ldr	r3, [r3, #0]
 800f538:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f53a:	68bb      	ldr	r3, [r7, #8]
 800f53c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f540:	d103      	bne.n	800f54a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	691b      	ldr	r3, [r3, #16]
 800f546:	60fb      	str	r3, [r7, #12]
 800f548:	e00c      	b.n	800f564 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	3308      	adds	r3, #8
 800f54e:	60fb      	str	r3, [r7, #12]
 800f550:	e002      	b.n	800f558 <vListInsert+0x2e>
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	685b      	ldr	r3, [r3, #4]
 800f556:	60fb      	str	r3, [r7, #12]
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	685b      	ldr	r3, [r3, #4]
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	68ba      	ldr	r2, [r7, #8]
 800f560:	429a      	cmp	r2, r3
 800f562:	d2f6      	bcs.n	800f552 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	685a      	ldr	r2, [r3, #4]
 800f568:	683b      	ldr	r3, [r7, #0]
 800f56a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f56c:	683b      	ldr	r3, [r7, #0]
 800f56e:	685b      	ldr	r3, [r3, #4]
 800f570:	683a      	ldr	r2, [r7, #0]
 800f572:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f574:	683b      	ldr	r3, [r7, #0]
 800f576:	68fa      	ldr	r2, [r7, #12]
 800f578:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	683a      	ldr	r2, [r7, #0]
 800f57e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f580:	683b      	ldr	r3, [r7, #0]
 800f582:	687a      	ldr	r2, [r7, #4]
 800f584:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	1c5a      	adds	r2, r3, #1
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	601a      	str	r2, [r3, #0]
}
 800f590:	bf00      	nop
 800f592:	3714      	adds	r7, #20
 800f594:	46bd      	mov	sp, r7
 800f596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f59a:	4770      	bx	lr

0800f59c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f59c:	b480      	push	{r7}
 800f59e:	b085      	sub	sp, #20
 800f5a0:	af00      	add	r7, sp, #0
 800f5a2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	691b      	ldr	r3, [r3, #16]
 800f5a8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	685b      	ldr	r3, [r3, #4]
 800f5ae:	687a      	ldr	r2, [r7, #4]
 800f5b0:	6892      	ldr	r2, [r2, #8]
 800f5b2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	689b      	ldr	r3, [r3, #8]
 800f5b8:	687a      	ldr	r2, [r7, #4]
 800f5ba:	6852      	ldr	r2, [r2, #4]
 800f5bc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	685b      	ldr	r3, [r3, #4]
 800f5c2:	687a      	ldr	r2, [r7, #4]
 800f5c4:	429a      	cmp	r2, r3
 800f5c6:	d103      	bne.n	800f5d0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	689a      	ldr	r2, [r3, #8]
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	2200      	movs	r2, #0
 800f5d4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	1e5a      	subs	r2, r3, #1
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	681b      	ldr	r3, [r3, #0]
}
 800f5e4:	4618      	mov	r0, r3
 800f5e6:	3714      	adds	r7, #20
 800f5e8:	46bd      	mov	sp, r7
 800f5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ee:	4770      	bx	lr

0800f5f0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f5f0:	b580      	push	{r7, lr}
 800f5f2:	b084      	sub	sp, #16
 800f5f4:	af00      	add	r7, sp, #0
 800f5f6:	6078      	str	r0, [r7, #4]
 800f5f8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	2b00      	cmp	r3, #0
 800f602:	d10d      	bne.n	800f620 <xQueueGenericReset+0x30>
	__asm volatile
 800f604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f608:	b672      	cpsid	i
 800f60a:	f383 8811 	msr	BASEPRI, r3
 800f60e:	f3bf 8f6f 	isb	sy
 800f612:	f3bf 8f4f 	dsb	sy
 800f616:	b662      	cpsie	i
 800f618:	60bb      	str	r3, [r7, #8]
}
 800f61a:	bf00      	nop
 800f61c:	bf00      	nop
 800f61e:	e7fd      	b.n	800f61c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800f620:	f002 ff4c 	bl	80124bc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f624:	68fb      	ldr	r3, [r7, #12]
 800f626:	681a      	ldr	r2, [r3, #0]
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f62c:	68f9      	ldr	r1, [r7, #12]
 800f62e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f630:	fb01 f303 	mul.w	r3, r1, r3
 800f634:	441a      	add	r2, r3
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	2200      	movs	r2, #0
 800f63e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f640:	68fb      	ldr	r3, [r7, #12]
 800f642:	681a      	ldr	r2, [r3, #0]
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	681a      	ldr	r2, [r3, #0]
 800f64c:	68fb      	ldr	r3, [r7, #12]
 800f64e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f650:	3b01      	subs	r3, #1
 800f652:	68f9      	ldr	r1, [r7, #12]
 800f654:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f656:	fb01 f303 	mul.w	r3, r1, r3
 800f65a:	441a      	add	r2, r3
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	22ff      	movs	r2, #255	@ 0xff
 800f664:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	22ff      	movs	r2, #255	@ 0xff
 800f66c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f670:	683b      	ldr	r3, [r7, #0]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d114      	bne.n	800f6a0 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	691b      	ldr	r3, [r3, #16]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d01a      	beq.n	800f6b4 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	3310      	adds	r3, #16
 800f682:	4618      	mov	r0, r3
 800f684:	f001 fdc4 	bl	8011210 <xTaskRemoveFromEventList>
 800f688:	4603      	mov	r3, r0
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d012      	beq.n	800f6b4 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f68e:	4b0d      	ldr	r3, [pc, #52]	@ (800f6c4 <xQueueGenericReset+0xd4>)
 800f690:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f694:	601a      	str	r2, [r3, #0]
 800f696:	f3bf 8f4f 	dsb	sy
 800f69a:	f3bf 8f6f 	isb	sy
 800f69e:	e009      	b.n	800f6b4 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	3310      	adds	r3, #16
 800f6a4:	4618      	mov	r0, r3
 800f6a6:	f7ff feef 	bl	800f488 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	3324      	adds	r3, #36	@ 0x24
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f7ff feea 	bl	800f488 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f6b4:	f002 ff38 	bl	8012528 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f6b8:	2301      	movs	r3, #1
}
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	3710      	adds	r7, #16
 800f6be:	46bd      	mov	sp, r7
 800f6c0:	bd80      	pop	{r7, pc}
 800f6c2:	bf00      	nop
 800f6c4:	e000ed04 	.word	0xe000ed04

0800f6c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f6c8:	b580      	push	{r7, lr}
 800f6ca:	b08e      	sub	sp, #56	@ 0x38
 800f6cc:	af02      	add	r7, sp, #8
 800f6ce:	60f8      	str	r0, [r7, #12]
 800f6d0:	60b9      	str	r1, [r7, #8]
 800f6d2:	607a      	str	r2, [r7, #4]
 800f6d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d10d      	bne.n	800f6f8 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800f6dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6e0:	b672      	cpsid	i
 800f6e2:	f383 8811 	msr	BASEPRI, r3
 800f6e6:	f3bf 8f6f 	isb	sy
 800f6ea:	f3bf 8f4f 	dsb	sy
 800f6ee:	b662      	cpsie	i
 800f6f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f6f2:	bf00      	nop
 800f6f4:	bf00      	nop
 800f6f6:	e7fd      	b.n	800f6f4 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f6f8:	683b      	ldr	r3, [r7, #0]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d10d      	bne.n	800f71a <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800f6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f702:	b672      	cpsid	i
 800f704:	f383 8811 	msr	BASEPRI, r3
 800f708:	f3bf 8f6f 	isb	sy
 800f70c:	f3bf 8f4f 	dsb	sy
 800f710:	b662      	cpsie	i
 800f712:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f714:	bf00      	nop
 800f716:	bf00      	nop
 800f718:	e7fd      	b.n	800f716 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d002      	beq.n	800f726 <xQueueGenericCreateStatic+0x5e>
 800f720:	68bb      	ldr	r3, [r7, #8]
 800f722:	2b00      	cmp	r3, #0
 800f724:	d001      	beq.n	800f72a <xQueueGenericCreateStatic+0x62>
 800f726:	2301      	movs	r3, #1
 800f728:	e000      	b.n	800f72c <xQueueGenericCreateStatic+0x64>
 800f72a:	2300      	movs	r3, #0
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d10d      	bne.n	800f74c <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800f730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f734:	b672      	cpsid	i
 800f736:	f383 8811 	msr	BASEPRI, r3
 800f73a:	f3bf 8f6f 	isb	sy
 800f73e:	f3bf 8f4f 	dsb	sy
 800f742:	b662      	cpsie	i
 800f744:	623b      	str	r3, [r7, #32]
}
 800f746:	bf00      	nop
 800f748:	bf00      	nop
 800f74a:	e7fd      	b.n	800f748 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d102      	bne.n	800f758 <xQueueGenericCreateStatic+0x90>
 800f752:	68bb      	ldr	r3, [r7, #8]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d101      	bne.n	800f75c <xQueueGenericCreateStatic+0x94>
 800f758:	2301      	movs	r3, #1
 800f75a:	e000      	b.n	800f75e <xQueueGenericCreateStatic+0x96>
 800f75c:	2300      	movs	r3, #0
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d10d      	bne.n	800f77e <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800f762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f766:	b672      	cpsid	i
 800f768:	f383 8811 	msr	BASEPRI, r3
 800f76c:	f3bf 8f6f 	isb	sy
 800f770:	f3bf 8f4f 	dsb	sy
 800f774:	b662      	cpsie	i
 800f776:	61fb      	str	r3, [r7, #28]
}
 800f778:	bf00      	nop
 800f77a:	bf00      	nop
 800f77c:	e7fd      	b.n	800f77a <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f77e:	2350      	movs	r3, #80	@ 0x50
 800f780:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f782:	697b      	ldr	r3, [r7, #20]
 800f784:	2b50      	cmp	r3, #80	@ 0x50
 800f786:	d00d      	beq.n	800f7a4 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800f788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f78c:	b672      	cpsid	i
 800f78e:	f383 8811 	msr	BASEPRI, r3
 800f792:	f3bf 8f6f 	isb	sy
 800f796:	f3bf 8f4f 	dsb	sy
 800f79a:	b662      	cpsie	i
 800f79c:	61bb      	str	r3, [r7, #24]
}
 800f79e:	bf00      	nop
 800f7a0:	bf00      	nop
 800f7a2:	e7fd      	b.n	800f7a0 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f7a4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f7a6:	683b      	ldr	r3, [r7, #0]
 800f7a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f7aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d00d      	beq.n	800f7cc <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f7b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7b2:	2201      	movs	r2, #1
 800f7b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f7b8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f7bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7be:	9300      	str	r3, [sp, #0]
 800f7c0:	4613      	mov	r3, r2
 800f7c2:	687a      	ldr	r2, [r7, #4]
 800f7c4:	68b9      	ldr	r1, [r7, #8]
 800f7c6:	68f8      	ldr	r0, [r7, #12]
 800f7c8:	f000 f848 	bl	800f85c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f7cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f7ce:	4618      	mov	r0, r3
 800f7d0:	3730      	adds	r7, #48	@ 0x30
 800f7d2:	46bd      	mov	sp, r7
 800f7d4:	bd80      	pop	{r7, pc}

0800f7d6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f7d6:	b580      	push	{r7, lr}
 800f7d8:	b08a      	sub	sp, #40	@ 0x28
 800f7da:	af02      	add	r7, sp, #8
 800f7dc:	60f8      	str	r0, [r7, #12]
 800f7de:	60b9      	str	r1, [r7, #8]
 800f7e0:	4613      	mov	r3, r2
 800f7e2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f7e4:	68fb      	ldr	r3, [r7, #12]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d10d      	bne.n	800f806 <xQueueGenericCreate+0x30>
	__asm volatile
 800f7ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7ee:	b672      	cpsid	i
 800f7f0:	f383 8811 	msr	BASEPRI, r3
 800f7f4:	f3bf 8f6f 	isb	sy
 800f7f8:	f3bf 8f4f 	dsb	sy
 800f7fc:	b662      	cpsie	i
 800f7fe:	613b      	str	r3, [r7, #16]
}
 800f800:	bf00      	nop
 800f802:	bf00      	nop
 800f804:	e7fd      	b.n	800f802 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800f806:	68bb      	ldr	r3, [r7, #8]
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d102      	bne.n	800f812 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800f80c:	2300      	movs	r3, #0
 800f80e:	61fb      	str	r3, [r7, #28]
 800f810:	e004      	b.n	800f81c <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	68ba      	ldr	r2, [r7, #8]
 800f816:	fb02 f303 	mul.w	r3, r2, r3
 800f81a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f81c:	69fb      	ldr	r3, [r7, #28]
 800f81e:	3350      	adds	r3, #80	@ 0x50
 800f820:	4618      	mov	r0, r3
 800f822:	f002 ff79 	bl	8012718 <pvPortMalloc>
 800f826:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f828:	69bb      	ldr	r3, [r7, #24]
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d011      	beq.n	800f852 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f82e:	69bb      	ldr	r3, [r7, #24]
 800f830:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f832:	697b      	ldr	r3, [r7, #20]
 800f834:	3350      	adds	r3, #80	@ 0x50
 800f836:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f838:	69bb      	ldr	r3, [r7, #24]
 800f83a:	2200      	movs	r2, #0
 800f83c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f840:	79fa      	ldrb	r2, [r7, #7]
 800f842:	69bb      	ldr	r3, [r7, #24]
 800f844:	9300      	str	r3, [sp, #0]
 800f846:	4613      	mov	r3, r2
 800f848:	697a      	ldr	r2, [r7, #20]
 800f84a:	68b9      	ldr	r1, [r7, #8]
 800f84c:	68f8      	ldr	r0, [r7, #12]
 800f84e:	f000 f805 	bl	800f85c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f852:	69bb      	ldr	r3, [r7, #24]
	}
 800f854:	4618      	mov	r0, r3
 800f856:	3720      	adds	r7, #32
 800f858:	46bd      	mov	sp, r7
 800f85a:	bd80      	pop	{r7, pc}

0800f85c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f85c:	b580      	push	{r7, lr}
 800f85e:	b084      	sub	sp, #16
 800f860:	af00      	add	r7, sp, #0
 800f862:	60f8      	str	r0, [r7, #12]
 800f864:	60b9      	str	r1, [r7, #8]
 800f866:	607a      	str	r2, [r7, #4]
 800f868:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f86a:	68bb      	ldr	r3, [r7, #8]
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d103      	bne.n	800f878 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f870:	69bb      	ldr	r3, [r7, #24]
 800f872:	69ba      	ldr	r2, [r7, #24]
 800f874:	601a      	str	r2, [r3, #0]
 800f876:	e002      	b.n	800f87e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f878:	69bb      	ldr	r3, [r7, #24]
 800f87a:	687a      	ldr	r2, [r7, #4]
 800f87c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f87e:	69bb      	ldr	r3, [r7, #24]
 800f880:	68fa      	ldr	r2, [r7, #12]
 800f882:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f884:	69bb      	ldr	r3, [r7, #24]
 800f886:	68ba      	ldr	r2, [r7, #8]
 800f888:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f88a:	2101      	movs	r1, #1
 800f88c:	69b8      	ldr	r0, [r7, #24]
 800f88e:	f7ff feaf 	bl	800f5f0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f892:	69bb      	ldr	r3, [r7, #24]
 800f894:	78fa      	ldrb	r2, [r7, #3]
 800f896:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f89a:	bf00      	nop
 800f89c:	3710      	adds	r7, #16
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	bd80      	pop	{r7, pc}

0800f8a2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800f8a2:	b580      	push	{r7, lr}
 800f8a4:	b082      	sub	sp, #8
 800f8a6:	af00      	add	r7, sp, #0
 800f8a8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d00e      	beq.n	800f8ce <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	2200      	movs	r2, #0
 800f8b4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	2200      	movs	r2, #0
 800f8ba:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	2200      	movs	r2, #0
 800f8c0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800f8c2:	2300      	movs	r3, #0
 800f8c4:	2200      	movs	r2, #0
 800f8c6:	2100      	movs	r1, #0
 800f8c8:	6878      	ldr	r0, [r7, #4]
 800f8ca:	f000 f91d 	bl	800fb08 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800f8ce:	bf00      	nop
 800f8d0:	3708      	adds	r7, #8
 800f8d2:	46bd      	mov	sp, r7
 800f8d4:	bd80      	pop	{r7, pc}

0800f8d6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800f8d6:	b580      	push	{r7, lr}
 800f8d8:	b086      	sub	sp, #24
 800f8da:	af00      	add	r7, sp, #0
 800f8dc:	4603      	mov	r3, r0
 800f8de:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f8e0:	2301      	movs	r3, #1
 800f8e2:	617b      	str	r3, [r7, #20]
 800f8e4:	2300      	movs	r3, #0
 800f8e6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800f8e8:	79fb      	ldrb	r3, [r7, #7]
 800f8ea:	461a      	mov	r2, r3
 800f8ec:	6939      	ldr	r1, [r7, #16]
 800f8ee:	6978      	ldr	r0, [r7, #20]
 800f8f0:	f7ff ff71 	bl	800f7d6 <xQueueGenericCreate>
 800f8f4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f8f6:	68f8      	ldr	r0, [r7, #12]
 800f8f8:	f7ff ffd3 	bl	800f8a2 <prvInitialiseMutex>

		return xNewQueue;
 800f8fc:	68fb      	ldr	r3, [r7, #12]
	}
 800f8fe:	4618      	mov	r0, r3
 800f900:	3718      	adds	r7, #24
 800f902:	46bd      	mov	sp, r7
 800f904:	bd80      	pop	{r7, pc}

0800f906 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800f906:	b580      	push	{r7, lr}
 800f908:	b088      	sub	sp, #32
 800f90a:	af02      	add	r7, sp, #8
 800f90c:	4603      	mov	r3, r0
 800f90e:	6039      	str	r1, [r7, #0]
 800f910:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f912:	2301      	movs	r3, #1
 800f914:	617b      	str	r3, [r7, #20]
 800f916:	2300      	movs	r3, #0
 800f918:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800f91a:	79fb      	ldrb	r3, [r7, #7]
 800f91c:	9300      	str	r3, [sp, #0]
 800f91e:	683b      	ldr	r3, [r7, #0]
 800f920:	2200      	movs	r2, #0
 800f922:	6939      	ldr	r1, [r7, #16]
 800f924:	6978      	ldr	r0, [r7, #20]
 800f926:	f7ff fecf 	bl	800f6c8 <xQueueGenericCreateStatic>
 800f92a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f92c:	68f8      	ldr	r0, [r7, #12]
 800f92e:	f7ff ffb8 	bl	800f8a2 <prvInitialiseMutex>

		return xNewQueue;
 800f932:	68fb      	ldr	r3, [r7, #12]
	}
 800f934:	4618      	mov	r0, r3
 800f936:	3718      	adds	r7, #24
 800f938:	46bd      	mov	sp, r7
 800f93a:	bd80      	pop	{r7, pc}

0800f93c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800f93c:	b590      	push	{r4, r7, lr}
 800f93e:	b087      	sub	sp, #28
 800f940:	af00      	add	r7, sp, #0
 800f942:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800f948:	693b      	ldr	r3, [r7, #16]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d10d      	bne.n	800f96a <xQueueGiveMutexRecursive+0x2e>
	__asm volatile
 800f94e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f952:	b672      	cpsid	i
 800f954:	f383 8811 	msr	BASEPRI, r3
 800f958:	f3bf 8f6f 	isb	sy
 800f95c:	f3bf 8f4f 	dsb	sy
 800f960:	b662      	cpsie	i
 800f962:	60fb      	str	r3, [r7, #12]
}
 800f964:	bf00      	nop
 800f966:	bf00      	nop
 800f968:	e7fd      	b.n	800f966 <xQueueGiveMutexRecursive+0x2a>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800f96a:	693b      	ldr	r3, [r7, #16]
 800f96c:	689c      	ldr	r4, [r3, #8]
 800f96e:	f001 fe1d 	bl	80115ac <xTaskGetCurrentTaskHandle>
 800f972:	4603      	mov	r3, r0
 800f974:	429c      	cmp	r4, r3
 800f976:	d111      	bne.n	800f99c <xQueueGiveMutexRecursive+0x60>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800f978:	693b      	ldr	r3, [r7, #16]
 800f97a:	68db      	ldr	r3, [r3, #12]
 800f97c:	1e5a      	subs	r2, r3, #1
 800f97e:	693b      	ldr	r3, [r7, #16]
 800f980:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800f982:	693b      	ldr	r3, [r7, #16]
 800f984:	68db      	ldr	r3, [r3, #12]
 800f986:	2b00      	cmp	r3, #0
 800f988:	d105      	bne.n	800f996 <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800f98a:	2300      	movs	r3, #0
 800f98c:	2200      	movs	r2, #0
 800f98e:	2100      	movs	r1, #0
 800f990:	6938      	ldr	r0, [r7, #16]
 800f992:	f000 f8b9 	bl	800fb08 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800f996:	2301      	movs	r3, #1
 800f998:	617b      	str	r3, [r7, #20]
 800f99a:	e001      	b.n	800f9a0 <xQueueGiveMutexRecursive+0x64>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800f99c:	2300      	movs	r3, #0
 800f99e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800f9a0:	697b      	ldr	r3, [r7, #20]
	}
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	371c      	adds	r7, #28
 800f9a6:	46bd      	mov	sp, r7
 800f9a8:	bd90      	pop	{r4, r7, pc}

0800f9aa <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800f9aa:	b590      	push	{r4, r7, lr}
 800f9ac:	b087      	sub	sp, #28
 800f9ae:	af00      	add	r7, sp, #0
 800f9b0:	6078      	str	r0, [r7, #4]
 800f9b2:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800f9b8:	693b      	ldr	r3, [r7, #16]
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d10d      	bne.n	800f9da <xQueueTakeMutexRecursive+0x30>
	__asm volatile
 800f9be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9c2:	b672      	cpsid	i
 800f9c4:	f383 8811 	msr	BASEPRI, r3
 800f9c8:	f3bf 8f6f 	isb	sy
 800f9cc:	f3bf 8f4f 	dsb	sy
 800f9d0:	b662      	cpsie	i
 800f9d2:	60fb      	str	r3, [r7, #12]
}
 800f9d4:	bf00      	nop
 800f9d6:	bf00      	nop
 800f9d8:	e7fd      	b.n	800f9d6 <xQueueTakeMutexRecursive+0x2c>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800f9da:	693b      	ldr	r3, [r7, #16]
 800f9dc:	689c      	ldr	r4, [r3, #8]
 800f9de:	f001 fde5 	bl	80115ac <xTaskGetCurrentTaskHandle>
 800f9e2:	4603      	mov	r3, r0
 800f9e4:	429c      	cmp	r4, r3
 800f9e6:	d107      	bne.n	800f9f8 <xQueueTakeMutexRecursive+0x4e>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800f9e8:	693b      	ldr	r3, [r7, #16]
 800f9ea:	68db      	ldr	r3, [r3, #12]
 800f9ec:	1c5a      	adds	r2, r3, #1
 800f9ee:	693b      	ldr	r3, [r7, #16]
 800f9f0:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800f9f2:	2301      	movs	r3, #1
 800f9f4:	617b      	str	r3, [r7, #20]
 800f9f6:	e00c      	b.n	800fa12 <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800f9f8:	6839      	ldr	r1, [r7, #0]
 800f9fa:	6938      	ldr	r0, [r7, #16]
 800f9fc:	f000 fbb2 	bl	8010164 <xQueueSemaphoreTake>
 800fa00:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800fa02:	697b      	ldr	r3, [r7, #20]
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d004      	beq.n	800fa12 <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800fa08:	693b      	ldr	r3, [r7, #16]
 800fa0a:	68db      	ldr	r3, [r3, #12]
 800fa0c:	1c5a      	adds	r2, r3, #1
 800fa0e:	693b      	ldr	r3, [r7, #16]
 800fa10:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800fa12:	697b      	ldr	r3, [r7, #20]
	}
 800fa14:	4618      	mov	r0, r3
 800fa16:	371c      	adds	r7, #28
 800fa18:	46bd      	mov	sp, r7
 800fa1a:	bd90      	pop	{r4, r7, pc}

0800fa1c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800fa1c:	b580      	push	{r7, lr}
 800fa1e:	b08a      	sub	sp, #40	@ 0x28
 800fa20:	af02      	add	r7, sp, #8
 800fa22:	60f8      	str	r0, [r7, #12]
 800fa24:	60b9      	str	r1, [r7, #8]
 800fa26:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d10d      	bne.n	800fa4a <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 800fa2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa32:	b672      	cpsid	i
 800fa34:	f383 8811 	msr	BASEPRI, r3
 800fa38:	f3bf 8f6f 	isb	sy
 800fa3c:	f3bf 8f4f 	dsb	sy
 800fa40:	b662      	cpsie	i
 800fa42:	61bb      	str	r3, [r7, #24]
}
 800fa44:	bf00      	nop
 800fa46:	bf00      	nop
 800fa48:	e7fd      	b.n	800fa46 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 800fa4a:	68ba      	ldr	r2, [r7, #8]
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	429a      	cmp	r2, r3
 800fa50:	d90d      	bls.n	800fa6e <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 800fa52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa56:	b672      	cpsid	i
 800fa58:	f383 8811 	msr	BASEPRI, r3
 800fa5c:	f3bf 8f6f 	isb	sy
 800fa60:	f3bf 8f4f 	dsb	sy
 800fa64:	b662      	cpsie	i
 800fa66:	617b      	str	r3, [r7, #20]
}
 800fa68:	bf00      	nop
 800fa6a:	bf00      	nop
 800fa6c:	e7fd      	b.n	800fa6a <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800fa6e:	2302      	movs	r3, #2
 800fa70:	9300      	str	r3, [sp, #0]
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	2200      	movs	r2, #0
 800fa76:	2100      	movs	r1, #0
 800fa78:	68f8      	ldr	r0, [r7, #12]
 800fa7a:	f7ff fe25 	bl	800f6c8 <xQueueGenericCreateStatic>
 800fa7e:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800fa80:	69fb      	ldr	r3, [r7, #28]
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d002      	beq.n	800fa8c <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800fa86:	69fb      	ldr	r3, [r7, #28]
 800fa88:	68ba      	ldr	r2, [r7, #8]
 800fa8a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800fa8c:	69fb      	ldr	r3, [r7, #28]
	}
 800fa8e:	4618      	mov	r0, r3
 800fa90:	3720      	adds	r7, #32
 800fa92:	46bd      	mov	sp, r7
 800fa94:	bd80      	pop	{r7, pc}

0800fa96 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800fa96:	b580      	push	{r7, lr}
 800fa98:	b086      	sub	sp, #24
 800fa9a:	af00      	add	r7, sp, #0
 800fa9c:	6078      	str	r0, [r7, #4]
 800fa9e:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d10d      	bne.n	800fac2 <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 800faa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800faaa:	b672      	cpsid	i
 800faac:	f383 8811 	msr	BASEPRI, r3
 800fab0:	f3bf 8f6f 	isb	sy
 800fab4:	f3bf 8f4f 	dsb	sy
 800fab8:	b662      	cpsie	i
 800faba:	613b      	str	r3, [r7, #16]
}
 800fabc:	bf00      	nop
 800fabe:	bf00      	nop
 800fac0:	e7fd      	b.n	800fabe <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 800fac2:	683a      	ldr	r2, [r7, #0]
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	429a      	cmp	r2, r3
 800fac8:	d90d      	bls.n	800fae6 <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 800faca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800face:	b672      	cpsid	i
 800fad0:	f383 8811 	msr	BASEPRI, r3
 800fad4:	f3bf 8f6f 	isb	sy
 800fad8:	f3bf 8f4f 	dsb	sy
 800fadc:	b662      	cpsie	i
 800fade:	60fb      	str	r3, [r7, #12]
}
 800fae0:	bf00      	nop
 800fae2:	bf00      	nop
 800fae4:	e7fd      	b.n	800fae2 <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800fae6:	2202      	movs	r2, #2
 800fae8:	2100      	movs	r1, #0
 800faea:	6878      	ldr	r0, [r7, #4]
 800faec:	f7ff fe73 	bl	800f7d6 <xQueueGenericCreate>
 800faf0:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800faf2:	697b      	ldr	r3, [r7, #20]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d002      	beq.n	800fafe <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800faf8:	697b      	ldr	r3, [r7, #20]
 800fafa:	683a      	ldr	r2, [r7, #0]
 800fafc:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800fafe:	697b      	ldr	r3, [r7, #20]
	}
 800fb00:	4618      	mov	r0, r3
 800fb02:	3718      	adds	r7, #24
 800fb04:	46bd      	mov	sp, r7
 800fb06:	bd80      	pop	{r7, pc}

0800fb08 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b08e      	sub	sp, #56	@ 0x38
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	60f8      	str	r0, [r7, #12]
 800fb10:	60b9      	str	r1, [r7, #8]
 800fb12:	607a      	str	r2, [r7, #4]
 800fb14:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fb16:	2300      	movs	r3, #0
 800fb18:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fb1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d10d      	bne.n	800fb40 <xQueueGenericSend+0x38>
	__asm volatile
 800fb24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb28:	b672      	cpsid	i
 800fb2a:	f383 8811 	msr	BASEPRI, r3
 800fb2e:	f3bf 8f6f 	isb	sy
 800fb32:	f3bf 8f4f 	dsb	sy
 800fb36:	b662      	cpsie	i
 800fb38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fb3a:	bf00      	nop
 800fb3c:	bf00      	nop
 800fb3e:	e7fd      	b.n	800fb3c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fb40:	68bb      	ldr	r3, [r7, #8]
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d103      	bne.n	800fb4e <xQueueGenericSend+0x46>
 800fb46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d101      	bne.n	800fb52 <xQueueGenericSend+0x4a>
 800fb4e:	2301      	movs	r3, #1
 800fb50:	e000      	b.n	800fb54 <xQueueGenericSend+0x4c>
 800fb52:	2300      	movs	r3, #0
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d10d      	bne.n	800fb74 <xQueueGenericSend+0x6c>
	__asm volatile
 800fb58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb5c:	b672      	cpsid	i
 800fb5e:	f383 8811 	msr	BASEPRI, r3
 800fb62:	f3bf 8f6f 	isb	sy
 800fb66:	f3bf 8f4f 	dsb	sy
 800fb6a:	b662      	cpsie	i
 800fb6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fb6e:	bf00      	nop
 800fb70:	bf00      	nop
 800fb72:	e7fd      	b.n	800fb70 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fb74:	683b      	ldr	r3, [r7, #0]
 800fb76:	2b02      	cmp	r3, #2
 800fb78:	d103      	bne.n	800fb82 <xQueueGenericSend+0x7a>
 800fb7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb7e:	2b01      	cmp	r3, #1
 800fb80:	d101      	bne.n	800fb86 <xQueueGenericSend+0x7e>
 800fb82:	2301      	movs	r3, #1
 800fb84:	e000      	b.n	800fb88 <xQueueGenericSend+0x80>
 800fb86:	2300      	movs	r3, #0
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d10d      	bne.n	800fba8 <xQueueGenericSend+0xa0>
	__asm volatile
 800fb8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb90:	b672      	cpsid	i
 800fb92:	f383 8811 	msr	BASEPRI, r3
 800fb96:	f3bf 8f6f 	isb	sy
 800fb9a:	f3bf 8f4f 	dsb	sy
 800fb9e:	b662      	cpsie	i
 800fba0:	623b      	str	r3, [r7, #32]
}
 800fba2:	bf00      	nop
 800fba4:	bf00      	nop
 800fba6:	e7fd      	b.n	800fba4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fba8:	f001 fd10 	bl	80115cc <xTaskGetSchedulerState>
 800fbac:	4603      	mov	r3, r0
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d102      	bne.n	800fbb8 <xQueueGenericSend+0xb0>
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d101      	bne.n	800fbbc <xQueueGenericSend+0xb4>
 800fbb8:	2301      	movs	r3, #1
 800fbba:	e000      	b.n	800fbbe <xQueueGenericSend+0xb6>
 800fbbc:	2300      	movs	r3, #0
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d10d      	bne.n	800fbde <xQueueGenericSend+0xd6>
	__asm volatile
 800fbc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbc6:	b672      	cpsid	i
 800fbc8:	f383 8811 	msr	BASEPRI, r3
 800fbcc:	f3bf 8f6f 	isb	sy
 800fbd0:	f3bf 8f4f 	dsb	sy
 800fbd4:	b662      	cpsie	i
 800fbd6:	61fb      	str	r3, [r7, #28]
}
 800fbd8:	bf00      	nop
 800fbda:	bf00      	nop
 800fbdc:	e7fd      	b.n	800fbda <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fbde:	f002 fc6d 	bl	80124bc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fbe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbe4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fbe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fbea:	429a      	cmp	r2, r3
 800fbec:	d302      	bcc.n	800fbf4 <xQueueGenericSend+0xec>
 800fbee:	683b      	ldr	r3, [r7, #0]
 800fbf0:	2b02      	cmp	r3, #2
 800fbf2:	d129      	bne.n	800fc48 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fbf4:	683a      	ldr	r2, [r7, #0]
 800fbf6:	68b9      	ldr	r1, [r7, #8]
 800fbf8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fbfa:	f000 fc91 	bl	8010520 <prvCopyDataToQueue>
 800fbfe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fc00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d010      	beq.n	800fc2a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fc08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc0a:	3324      	adds	r3, #36	@ 0x24
 800fc0c:	4618      	mov	r0, r3
 800fc0e:	f001 faff 	bl	8011210 <xTaskRemoveFromEventList>
 800fc12:	4603      	mov	r3, r0
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d013      	beq.n	800fc40 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800fc18:	4b3f      	ldr	r3, [pc, #252]	@ (800fd18 <xQueueGenericSend+0x210>)
 800fc1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc1e:	601a      	str	r2, [r3, #0]
 800fc20:	f3bf 8f4f 	dsb	sy
 800fc24:	f3bf 8f6f 	isb	sy
 800fc28:	e00a      	b.n	800fc40 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800fc2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d007      	beq.n	800fc40 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800fc30:	4b39      	ldr	r3, [pc, #228]	@ (800fd18 <xQueueGenericSend+0x210>)
 800fc32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc36:	601a      	str	r2, [r3, #0]
 800fc38:	f3bf 8f4f 	dsb	sy
 800fc3c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800fc40:	f002 fc72 	bl	8012528 <vPortExitCritical>
				return pdPASS;
 800fc44:	2301      	movs	r3, #1
 800fc46:	e063      	b.n	800fd10 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d103      	bne.n	800fc56 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fc4e:	f002 fc6b 	bl	8012528 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800fc52:	2300      	movs	r3, #0
 800fc54:	e05c      	b.n	800fd10 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fc56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d106      	bne.n	800fc6a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fc5c:	f107 0314 	add.w	r3, r7, #20
 800fc60:	4618      	mov	r0, r3
 800fc62:	f001 fb3b 	bl	80112dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fc66:	2301      	movs	r3, #1
 800fc68:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fc6a:	f002 fc5d 	bl	8012528 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fc6e:	f001 f861 	bl	8010d34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fc72:	f002 fc23 	bl	80124bc <vPortEnterCritical>
 800fc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fc7c:	b25b      	sxtb	r3, r3
 800fc7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc82:	d103      	bne.n	800fc8c <xQueueGenericSend+0x184>
 800fc84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc86:	2200      	movs	r2, #0
 800fc88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fc8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fc92:	b25b      	sxtb	r3, r3
 800fc94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc98:	d103      	bne.n	800fca2 <xQueueGenericSend+0x19a>
 800fc9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc9c:	2200      	movs	r2, #0
 800fc9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fca2:	f002 fc41 	bl	8012528 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fca6:	1d3a      	adds	r2, r7, #4
 800fca8:	f107 0314 	add.w	r3, r7, #20
 800fcac:	4611      	mov	r1, r2
 800fcae:	4618      	mov	r0, r3
 800fcb0:	f001 fb2a 	bl	8011308 <xTaskCheckForTimeOut>
 800fcb4:	4603      	mov	r3, r0
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d124      	bne.n	800fd04 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800fcba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fcbc:	f000 fd28 	bl	8010710 <prvIsQueueFull>
 800fcc0:	4603      	mov	r3, r0
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d018      	beq.n	800fcf8 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800fcc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcc8:	3310      	adds	r3, #16
 800fcca:	687a      	ldr	r2, [r7, #4]
 800fccc:	4611      	mov	r1, r2
 800fcce:	4618      	mov	r0, r3
 800fcd0:	f001 fa48 	bl	8011164 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800fcd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fcd6:	f000 fcb3 	bl	8010640 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800fcda:	f001 f839 	bl	8010d50 <xTaskResumeAll>
 800fcde:	4603      	mov	r3, r0
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	f47f af7c 	bne.w	800fbde <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800fce6:	4b0c      	ldr	r3, [pc, #48]	@ (800fd18 <xQueueGenericSend+0x210>)
 800fce8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fcec:	601a      	str	r2, [r3, #0]
 800fcee:	f3bf 8f4f 	dsb	sy
 800fcf2:	f3bf 8f6f 	isb	sy
 800fcf6:	e772      	b.n	800fbde <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800fcf8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fcfa:	f000 fca1 	bl	8010640 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fcfe:	f001 f827 	bl	8010d50 <xTaskResumeAll>
 800fd02:	e76c      	b.n	800fbde <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800fd04:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fd06:	f000 fc9b 	bl	8010640 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fd0a:	f001 f821 	bl	8010d50 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800fd0e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800fd10:	4618      	mov	r0, r3
 800fd12:	3738      	adds	r7, #56	@ 0x38
 800fd14:	46bd      	mov	sp, r7
 800fd16:	bd80      	pop	{r7, pc}
 800fd18:	e000ed04 	.word	0xe000ed04

0800fd1c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b08e      	sub	sp, #56	@ 0x38
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	60f8      	str	r0, [r7, #12]
 800fd24:	60b9      	str	r1, [r7, #8]
 800fd26:	607a      	str	r2, [r7, #4]
 800fd28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fd2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d10d      	bne.n	800fd50 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800fd34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd38:	b672      	cpsid	i
 800fd3a:	f383 8811 	msr	BASEPRI, r3
 800fd3e:	f3bf 8f6f 	isb	sy
 800fd42:	f3bf 8f4f 	dsb	sy
 800fd46:	b662      	cpsie	i
 800fd48:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fd4a:	bf00      	nop
 800fd4c:	bf00      	nop
 800fd4e:	e7fd      	b.n	800fd4c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fd50:	68bb      	ldr	r3, [r7, #8]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d103      	bne.n	800fd5e <xQueueGenericSendFromISR+0x42>
 800fd56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d101      	bne.n	800fd62 <xQueueGenericSendFromISR+0x46>
 800fd5e:	2301      	movs	r3, #1
 800fd60:	e000      	b.n	800fd64 <xQueueGenericSendFromISR+0x48>
 800fd62:	2300      	movs	r3, #0
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d10d      	bne.n	800fd84 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800fd68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd6c:	b672      	cpsid	i
 800fd6e:	f383 8811 	msr	BASEPRI, r3
 800fd72:	f3bf 8f6f 	isb	sy
 800fd76:	f3bf 8f4f 	dsb	sy
 800fd7a:	b662      	cpsie	i
 800fd7c:	623b      	str	r3, [r7, #32]
}
 800fd7e:	bf00      	nop
 800fd80:	bf00      	nop
 800fd82:	e7fd      	b.n	800fd80 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fd84:	683b      	ldr	r3, [r7, #0]
 800fd86:	2b02      	cmp	r3, #2
 800fd88:	d103      	bne.n	800fd92 <xQueueGenericSendFromISR+0x76>
 800fd8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd8e:	2b01      	cmp	r3, #1
 800fd90:	d101      	bne.n	800fd96 <xQueueGenericSendFromISR+0x7a>
 800fd92:	2301      	movs	r3, #1
 800fd94:	e000      	b.n	800fd98 <xQueueGenericSendFromISR+0x7c>
 800fd96:	2300      	movs	r3, #0
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d10d      	bne.n	800fdb8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800fd9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fda0:	b672      	cpsid	i
 800fda2:	f383 8811 	msr	BASEPRI, r3
 800fda6:	f3bf 8f6f 	isb	sy
 800fdaa:	f3bf 8f4f 	dsb	sy
 800fdae:	b662      	cpsie	i
 800fdb0:	61fb      	str	r3, [r7, #28]
}
 800fdb2:	bf00      	nop
 800fdb4:	bf00      	nop
 800fdb6:	e7fd      	b.n	800fdb4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fdb8:	f002 fc68 	bl	801268c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800fdbc:	f3ef 8211 	mrs	r2, BASEPRI
 800fdc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdc4:	b672      	cpsid	i
 800fdc6:	f383 8811 	msr	BASEPRI, r3
 800fdca:	f3bf 8f6f 	isb	sy
 800fdce:	f3bf 8f4f 	dsb	sy
 800fdd2:	b662      	cpsie	i
 800fdd4:	61ba      	str	r2, [r7, #24]
 800fdd6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800fdd8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fdda:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdde:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fde0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fde2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fde4:	429a      	cmp	r2, r3
 800fde6:	d302      	bcc.n	800fdee <xQueueGenericSendFromISR+0xd2>
 800fde8:	683b      	ldr	r3, [r7, #0]
 800fdea:	2b02      	cmp	r3, #2
 800fdec:	d12c      	bne.n	800fe48 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fdee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdf0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fdf4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fdf8:	683a      	ldr	r2, [r7, #0]
 800fdfa:	68b9      	ldr	r1, [r7, #8]
 800fdfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fdfe:	f000 fb8f 	bl	8010520 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fe02:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800fe06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe0a:	d112      	bne.n	800fe32 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fe0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d016      	beq.n	800fe42 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fe14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe16:	3324      	adds	r3, #36	@ 0x24
 800fe18:	4618      	mov	r0, r3
 800fe1a:	f001 f9f9 	bl	8011210 <xTaskRemoveFromEventList>
 800fe1e:	4603      	mov	r3, r0
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d00e      	beq.n	800fe42 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d00b      	beq.n	800fe42 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	2201      	movs	r2, #1
 800fe2e:	601a      	str	r2, [r3, #0]
 800fe30:	e007      	b.n	800fe42 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fe32:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fe36:	3301      	adds	r3, #1
 800fe38:	b2db      	uxtb	r3, r3
 800fe3a:	b25a      	sxtb	r2, r3
 800fe3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800fe42:	2301      	movs	r3, #1
 800fe44:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800fe46:	e001      	b.n	800fe4c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fe48:	2300      	movs	r3, #0
 800fe4a:	637b      	str	r3, [r7, #52]	@ 0x34
 800fe4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe4e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800fe50:	693b      	ldr	r3, [r7, #16]
 800fe52:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800fe56:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fe58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800fe5a:	4618      	mov	r0, r3
 800fe5c:	3738      	adds	r7, #56	@ 0x38
 800fe5e:	46bd      	mov	sp, r7
 800fe60:	bd80      	pop	{r7, pc}

0800fe62 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fe62:	b580      	push	{r7, lr}
 800fe64:	b08e      	sub	sp, #56	@ 0x38
 800fe66:	af00      	add	r7, sp, #0
 800fe68:	6078      	str	r0, [r7, #4]
 800fe6a:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800fe70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d10d      	bne.n	800fe92 <xQueueGiveFromISR+0x30>
	__asm volatile
 800fe76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe7a:	b672      	cpsid	i
 800fe7c:	f383 8811 	msr	BASEPRI, r3
 800fe80:	f3bf 8f6f 	isb	sy
 800fe84:	f3bf 8f4f 	dsb	sy
 800fe88:	b662      	cpsie	i
 800fe8a:	623b      	str	r3, [r7, #32]
}
 800fe8c:	bf00      	nop
 800fe8e:	bf00      	nop
 800fe90:	e7fd      	b.n	800fe8e <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fe92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d00d      	beq.n	800feb6 <xQueueGiveFromISR+0x54>
	__asm volatile
 800fe9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe9e:	b672      	cpsid	i
 800fea0:	f383 8811 	msr	BASEPRI, r3
 800fea4:	f3bf 8f6f 	isb	sy
 800fea8:	f3bf 8f4f 	dsb	sy
 800feac:	b662      	cpsie	i
 800feae:	61fb      	str	r3, [r7, #28]
}
 800feb0:	bf00      	nop
 800feb2:	bf00      	nop
 800feb4:	e7fd      	b.n	800feb2 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800feb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	2b00      	cmp	r3, #0
 800febc:	d103      	bne.n	800fec6 <xQueueGiveFromISR+0x64>
 800febe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fec0:	689b      	ldr	r3, [r3, #8]
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d101      	bne.n	800feca <xQueueGiveFromISR+0x68>
 800fec6:	2301      	movs	r3, #1
 800fec8:	e000      	b.n	800fecc <xQueueGiveFromISR+0x6a>
 800feca:	2300      	movs	r3, #0
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d10d      	bne.n	800feec <xQueueGiveFromISR+0x8a>
	__asm volatile
 800fed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fed4:	b672      	cpsid	i
 800fed6:	f383 8811 	msr	BASEPRI, r3
 800feda:	f3bf 8f6f 	isb	sy
 800fede:	f3bf 8f4f 	dsb	sy
 800fee2:	b662      	cpsie	i
 800fee4:	61bb      	str	r3, [r7, #24]
}
 800fee6:	bf00      	nop
 800fee8:	bf00      	nop
 800feea:	e7fd      	b.n	800fee8 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800feec:	f002 fbce 	bl	801268c <vPortValidateInterruptPriority>
	__asm volatile
 800fef0:	f3ef 8211 	mrs	r2, BASEPRI
 800fef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fef8:	b672      	cpsid	i
 800fefa:	f383 8811 	msr	BASEPRI, r3
 800fefe:	f3bf 8f6f 	isb	sy
 800ff02:	f3bf 8f4f 	dsb	sy
 800ff06:	b662      	cpsie	i
 800ff08:	617a      	str	r2, [r7, #20]
 800ff0a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800ff0c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ff0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ff10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff14:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ff16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ff1c:	429a      	cmp	r2, r3
 800ff1e:	d22b      	bcs.n	800ff78 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ff20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ff26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ff2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff2c:	1c5a      	adds	r2, r3, #1
 800ff2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff30:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ff32:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ff36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff3a:	d112      	bne.n	800ff62 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ff3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d016      	beq.n	800ff72 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ff44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff46:	3324      	adds	r3, #36	@ 0x24
 800ff48:	4618      	mov	r0, r3
 800ff4a:	f001 f961 	bl	8011210 <xTaskRemoveFromEventList>
 800ff4e:	4603      	mov	r3, r0
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d00e      	beq.n	800ff72 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ff54:	683b      	ldr	r3, [r7, #0]
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d00b      	beq.n	800ff72 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ff5a:	683b      	ldr	r3, [r7, #0]
 800ff5c:	2201      	movs	r2, #1
 800ff5e:	601a      	str	r2, [r3, #0]
 800ff60:	e007      	b.n	800ff72 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ff62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ff66:	3301      	adds	r3, #1
 800ff68:	b2db      	uxtb	r3, r3
 800ff6a:	b25a      	sxtb	r2, r3
 800ff6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ff72:	2301      	movs	r3, #1
 800ff74:	637b      	str	r3, [r7, #52]	@ 0x34
 800ff76:	e001      	b.n	800ff7c <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ff78:	2300      	movs	r3, #0
 800ff7a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ff7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff7e:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	f383 8811 	msr	BASEPRI, r3
}
 800ff86:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ff88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ff8a:	4618      	mov	r0, r3
 800ff8c:	3738      	adds	r7, #56	@ 0x38
 800ff8e:	46bd      	mov	sp, r7
 800ff90:	bd80      	pop	{r7, pc}
	...

0800ff94 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ff94:	b580      	push	{r7, lr}
 800ff96:	b08c      	sub	sp, #48	@ 0x30
 800ff98:	af00      	add	r7, sp, #0
 800ff9a:	60f8      	str	r0, [r7, #12]
 800ff9c:	60b9      	str	r1, [r7, #8]
 800ff9e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ffa0:	2300      	movs	r3, #0
 800ffa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ffa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d10d      	bne.n	800ffca <xQueueReceive+0x36>
	__asm volatile
 800ffae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffb2:	b672      	cpsid	i
 800ffb4:	f383 8811 	msr	BASEPRI, r3
 800ffb8:	f3bf 8f6f 	isb	sy
 800ffbc:	f3bf 8f4f 	dsb	sy
 800ffc0:	b662      	cpsie	i
 800ffc2:	623b      	str	r3, [r7, #32]
}
 800ffc4:	bf00      	nop
 800ffc6:	bf00      	nop
 800ffc8:	e7fd      	b.n	800ffc6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ffca:	68bb      	ldr	r3, [r7, #8]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d103      	bne.n	800ffd8 <xQueueReceive+0x44>
 800ffd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d101      	bne.n	800ffdc <xQueueReceive+0x48>
 800ffd8:	2301      	movs	r3, #1
 800ffda:	e000      	b.n	800ffde <xQueueReceive+0x4a>
 800ffdc:	2300      	movs	r3, #0
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d10d      	bne.n	800fffe <xQueueReceive+0x6a>
	__asm volatile
 800ffe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffe6:	b672      	cpsid	i
 800ffe8:	f383 8811 	msr	BASEPRI, r3
 800ffec:	f3bf 8f6f 	isb	sy
 800fff0:	f3bf 8f4f 	dsb	sy
 800fff4:	b662      	cpsie	i
 800fff6:	61fb      	str	r3, [r7, #28]
}
 800fff8:	bf00      	nop
 800fffa:	bf00      	nop
 800fffc:	e7fd      	b.n	800fffa <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fffe:	f001 fae5 	bl	80115cc <xTaskGetSchedulerState>
 8010002:	4603      	mov	r3, r0
 8010004:	2b00      	cmp	r3, #0
 8010006:	d102      	bne.n	801000e <xQueueReceive+0x7a>
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	2b00      	cmp	r3, #0
 801000c:	d101      	bne.n	8010012 <xQueueReceive+0x7e>
 801000e:	2301      	movs	r3, #1
 8010010:	e000      	b.n	8010014 <xQueueReceive+0x80>
 8010012:	2300      	movs	r3, #0
 8010014:	2b00      	cmp	r3, #0
 8010016:	d10d      	bne.n	8010034 <xQueueReceive+0xa0>
	__asm volatile
 8010018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801001c:	b672      	cpsid	i
 801001e:	f383 8811 	msr	BASEPRI, r3
 8010022:	f3bf 8f6f 	isb	sy
 8010026:	f3bf 8f4f 	dsb	sy
 801002a:	b662      	cpsie	i
 801002c:	61bb      	str	r3, [r7, #24]
}
 801002e:	bf00      	nop
 8010030:	bf00      	nop
 8010032:	e7fd      	b.n	8010030 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010034:	f002 fa42 	bl	80124bc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801003a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801003c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801003e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010040:	2b00      	cmp	r3, #0
 8010042:	d01f      	beq.n	8010084 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010044:	68b9      	ldr	r1, [r7, #8]
 8010046:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010048:	f000 fad4 	bl	80105f4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801004c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801004e:	1e5a      	subs	r2, r3, #1
 8010050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010052:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010056:	691b      	ldr	r3, [r3, #16]
 8010058:	2b00      	cmp	r3, #0
 801005a:	d00f      	beq.n	801007c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801005c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801005e:	3310      	adds	r3, #16
 8010060:	4618      	mov	r0, r3
 8010062:	f001 f8d5 	bl	8011210 <xTaskRemoveFromEventList>
 8010066:	4603      	mov	r3, r0
 8010068:	2b00      	cmp	r3, #0
 801006a:	d007      	beq.n	801007c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801006c:	4b3c      	ldr	r3, [pc, #240]	@ (8010160 <xQueueReceive+0x1cc>)
 801006e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010072:	601a      	str	r2, [r3, #0]
 8010074:	f3bf 8f4f 	dsb	sy
 8010078:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801007c:	f002 fa54 	bl	8012528 <vPortExitCritical>
				return pdPASS;
 8010080:	2301      	movs	r3, #1
 8010082:	e069      	b.n	8010158 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	2b00      	cmp	r3, #0
 8010088:	d103      	bne.n	8010092 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801008a:	f002 fa4d 	bl	8012528 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801008e:	2300      	movs	r3, #0
 8010090:	e062      	b.n	8010158 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010094:	2b00      	cmp	r3, #0
 8010096:	d106      	bne.n	80100a6 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010098:	f107 0310 	add.w	r3, r7, #16
 801009c:	4618      	mov	r0, r3
 801009e:	f001 f91d 	bl	80112dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80100a2:	2301      	movs	r3, #1
 80100a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80100a6:	f002 fa3f 	bl	8012528 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80100aa:	f000 fe43 	bl	8010d34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80100ae:	f002 fa05 	bl	80124bc <vPortEnterCritical>
 80100b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80100b8:	b25b      	sxtb	r3, r3
 80100ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100be:	d103      	bne.n	80100c8 <xQueueReceive+0x134>
 80100c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100c2:	2200      	movs	r2, #0
 80100c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80100c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80100ce:	b25b      	sxtb	r3, r3
 80100d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100d4:	d103      	bne.n	80100de <xQueueReceive+0x14a>
 80100d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100d8:	2200      	movs	r2, #0
 80100da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80100de:	f002 fa23 	bl	8012528 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80100e2:	1d3a      	adds	r2, r7, #4
 80100e4:	f107 0310 	add.w	r3, r7, #16
 80100e8:	4611      	mov	r1, r2
 80100ea:	4618      	mov	r0, r3
 80100ec:	f001 f90c 	bl	8011308 <xTaskCheckForTimeOut>
 80100f0:	4603      	mov	r3, r0
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d123      	bne.n	801013e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80100f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80100f8:	f000 faf4 	bl	80106e4 <prvIsQueueEmpty>
 80100fc:	4603      	mov	r3, r0
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d017      	beq.n	8010132 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010102:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010104:	3324      	adds	r3, #36	@ 0x24
 8010106:	687a      	ldr	r2, [r7, #4]
 8010108:	4611      	mov	r1, r2
 801010a:	4618      	mov	r0, r3
 801010c:	f001 f82a 	bl	8011164 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010110:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010112:	f000 fa95 	bl	8010640 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010116:	f000 fe1b 	bl	8010d50 <xTaskResumeAll>
 801011a:	4603      	mov	r3, r0
 801011c:	2b00      	cmp	r3, #0
 801011e:	d189      	bne.n	8010034 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8010120:	4b0f      	ldr	r3, [pc, #60]	@ (8010160 <xQueueReceive+0x1cc>)
 8010122:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010126:	601a      	str	r2, [r3, #0]
 8010128:	f3bf 8f4f 	dsb	sy
 801012c:	f3bf 8f6f 	isb	sy
 8010130:	e780      	b.n	8010034 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010132:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010134:	f000 fa84 	bl	8010640 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010138:	f000 fe0a 	bl	8010d50 <xTaskResumeAll>
 801013c:	e77a      	b.n	8010034 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801013e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010140:	f000 fa7e 	bl	8010640 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010144:	f000 fe04 	bl	8010d50 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010148:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801014a:	f000 facb 	bl	80106e4 <prvIsQueueEmpty>
 801014e:	4603      	mov	r3, r0
 8010150:	2b00      	cmp	r3, #0
 8010152:	f43f af6f 	beq.w	8010034 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010156:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010158:	4618      	mov	r0, r3
 801015a:	3730      	adds	r7, #48	@ 0x30
 801015c:	46bd      	mov	sp, r7
 801015e:	bd80      	pop	{r7, pc}
 8010160:	e000ed04 	.word	0xe000ed04

08010164 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010164:	b580      	push	{r7, lr}
 8010166:	b08e      	sub	sp, #56	@ 0x38
 8010168:	af00      	add	r7, sp, #0
 801016a:	6078      	str	r0, [r7, #4]
 801016c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801016e:	2300      	movs	r3, #0
 8010170:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010176:	2300      	movs	r3, #0
 8010178:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801017a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801017c:	2b00      	cmp	r3, #0
 801017e:	d10d      	bne.n	801019c <xQueueSemaphoreTake+0x38>
	__asm volatile
 8010180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010184:	b672      	cpsid	i
 8010186:	f383 8811 	msr	BASEPRI, r3
 801018a:	f3bf 8f6f 	isb	sy
 801018e:	f3bf 8f4f 	dsb	sy
 8010192:	b662      	cpsie	i
 8010194:	623b      	str	r3, [r7, #32]
}
 8010196:	bf00      	nop
 8010198:	bf00      	nop
 801019a:	e7fd      	b.n	8010198 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801019c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801019e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d00d      	beq.n	80101c0 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 80101a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101a8:	b672      	cpsid	i
 80101aa:	f383 8811 	msr	BASEPRI, r3
 80101ae:	f3bf 8f6f 	isb	sy
 80101b2:	f3bf 8f4f 	dsb	sy
 80101b6:	b662      	cpsie	i
 80101b8:	61fb      	str	r3, [r7, #28]
}
 80101ba:	bf00      	nop
 80101bc:	bf00      	nop
 80101be:	e7fd      	b.n	80101bc <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80101c0:	f001 fa04 	bl	80115cc <xTaskGetSchedulerState>
 80101c4:	4603      	mov	r3, r0
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d102      	bne.n	80101d0 <xQueueSemaphoreTake+0x6c>
 80101ca:	683b      	ldr	r3, [r7, #0]
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d101      	bne.n	80101d4 <xQueueSemaphoreTake+0x70>
 80101d0:	2301      	movs	r3, #1
 80101d2:	e000      	b.n	80101d6 <xQueueSemaphoreTake+0x72>
 80101d4:	2300      	movs	r3, #0
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d10d      	bne.n	80101f6 <xQueueSemaphoreTake+0x92>
	__asm volatile
 80101da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101de:	b672      	cpsid	i
 80101e0:	f383 8811 	msr	BASEPRI, r3
 80101e4:	f3bf 8f6f 	isb	sy
 80101e8:	f3bf 8f4f 	dsb	sy
 80101ec:	b662      	cpsie	i
 80101ee:	61bb      	str	r3, [r7, #24]
}
 80101f0:	bf00      	nop
 80101f2:	bf00      	nop
 80101f4:	e7fd      	b.n	80101f2 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80101f6:	f002 f961 	bl	80124bc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80101fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80101fe:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010202:	2b00      	cmp	r3, #0
 8010204:	d024      	beq.n	8010250 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010208:	1e5a      	subs	r2, r3, #1
 801020a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801020c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801020e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	2b00      	cmp	r3, #0
 8010214:	d104      	bne.n	8010220 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010216:	f001 fb5b 	bl	80118d0 <pvTaskIncrementMutexHeldCount>
 801021a:	4602      	mov	r2, r0
 801021c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801021e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010222:	691b      	ldr	r3, [r3, #16]
 8010224:	2b00      	cmp	r3, #0
 8010226:	d00f      	beq.n	8010248 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801022a:	3310      	adds	r3, #16
 801022c:	4618      	mov	r0, r3
 801022e:	f000 ffef 	bl	8011210 <xTaskRemoveFromEventList>
 8010232:	4603      	mov	r3, r0
 8010234:	2b00      	cmp	r3, #0
 8010236:	d007      	beq.n	8010248 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010238:	4b55      	ldr	r3, [pc, #340]	@ (8010390 <xQueueSemaphoreTake+0x22c>)
 801023a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801023e:	601a      	str	r2, [r3, #0]
 8010240:	f3bf 8f4f 	dsb	sy
 8010244:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010248:	f002 f96e 	bl	8012528 <vPortExitCritical>
				return pdPASS;
 801024c:	2301      	movs	r3, #1
 801024e:	e09a      	b.n	8010386 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010250:	683b      	ldr	r3, [r7, #0]
 8010252:	2b00      	cmp	r3, #0
 8010254:	d114      	bne.n	8010280 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010258:	2b00      	cmp	r3, #0
 801025a:	d00d      	beq.n	8010278 <xQueueSemaphoreTake+0x114>
	__asm volatile
 801025c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010260:	b672      	cpsid	i
 8010262:	f383 8811 	msr	BASEPRI, r3
 8010266:	f3bf 8f6f 	isb	sy
 801026a:	f3bf 8f4f 	dsb	sy
 801026e:	b662      	cpsie	i
 8010270:	617b      	str	r3, [r7, #20]
}
 8010272:	bf00      	nop
 8010274:	bf00      	nop
 8010276:	e7fd      	b.n	8010274 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010278:	f002 f956 	bl	8012528 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801027c:	2300      	movs	r3, #0
 801027e:	e082      	b.n	8010386 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010282:	2b00      	cmp	r3, #0
 8010284:	d106      	bne.n	8010294 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010286:	f107 030c 	add.w	r3, r7, #12
 801028a:	4618      	mov	r0, r3
 801028c:	f001 f826 	bl	80112dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010290:	2301      	movs	r3, #1
 8010292:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010294:	f002 f948 	bl	8012528 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010298:	f000 fd4c 	bl	8010d34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801029c:	f002 f90e 	bl	80124bc <vPortEnterCritical>
 80102a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80102a6:	b25b      	sxtb	r3, r3
 80102a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102ac:	d103      	bne.n	80102b6 <xQueueSemaphoreTake+0x152>
 80102ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102b0:	2200      	movs	r2, #0
 80102b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80102b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80102bc:	b25b      	sxtb	r3, r3
 80102be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102c2:	d103      	bne.n	80102cc <xQueueSemaphoreTake+0x168>
 80102c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102c6:	2200      	movs	r2, #0
 80102c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80102cc:	f002 f92c 	bl	8012528 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80102d0:	463a      	mov	r2, r7
 80102d2:	f107 030c 	add.w	r3, r7, #12
 80102d6:	4611      	mov	r1, r2
 80102d8:	4618      	mov	r0, r3
 80102da:	f001 f815 	bl	8011308 <xTaskCheckForTimeOut>
 80102de:	4603      	mov	r3, r0
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d132      	bne.n	801034a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80102e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80102e6:	f000 f9fd 	bl	80106e4 <prvIsQueueEmpty>
 80102ea:	4603      	mov	r3, r0
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d026      	beq.n	801033e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80102f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d109      	bne.n	801030c <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 80102f8:	f002 f8e0 	bl	80124bc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80102fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102fe:	689b      	ldr	r3, [r3, #8]
 8010300:	4618      	mov	r0, r3
 8010302:	f001 f981 	bl	8011608 <xTaskPriorityInherit>
 8010306:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8010308:	f002 f90e 	bl	8012528 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801030c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801030e:	3324      	adds	r3, #36	@ 0x24
 8010310:	683a      	ldr	r2, [r7, #0]
 8010312:	4611      	mov	r1, r2
 8010314:	4618      	mov	r0, r3
 8010316:	f000 ff25 	bl	8011164 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801031a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801031c:	f000 f990 	bl	8010640 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010320:	f000 fd16 	bl	8010d50 <xTaskResumeAll>
 8010324:	4603      	mov	r3, r0
 8010326:	2b00      	cmp	r3, #0
 8010328:	f47f af65 	bne.w	80101f6 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 801032c:	4b18      	ldr	r3, [pc, #96]	@ (8010390 <xQueueSemaphoreTake+0x22c>)
 801032e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010332:	601a      	str	r2, [r3, #0]
 8010334:	f3bf 8f4f 	dsb	sy
 8010338:	f3bf 8f6f 	isb	sy
 801033c:	e75b      	b.n	80101f6 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801033e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010340:	f000 f97e 	bl	8010640 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010344:	f000 fd04 	bl	8010d50 <xTaskResumeAll>
 8010348:	e755      	b.n	80101f6 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801034a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801034c:	f000 f978 	bl	8010640 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010350:	f000 fcfe 	bl	8010d50 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010354:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010356:	f000 f9c5 	bl	80106e4 <prvIsQueueEmpty>
 801035a:	4603      	mov	r3, r0
 801035c:	2b00      	cmp	r3, #0
 801035e:	f43f af4a 	beq.w	80101f6 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8010362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010364:	2b00      	cmp	r3, #0
 8010366:	d00d      	beq.n	8010384 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8010368:	f002 f8a8 	bl	80124bc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 801036c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801036e:	f000 f8bf 	bl	80104f0 <prvGetDisinheritPriorityAfterTimeout>
 8010372:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010376:	689b      	ldr	r3, [r3, #8]
 8010378:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801037a:	4618      	mov	r0, r3
 801037c:	f001 fa20 	bl	80117c0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010380:	f002 f8d2 	bl	8012528 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010384:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010386:	4618      	mov	r0, r3
 8010388:	3738      	adds	r7, #56	@ 0x38
 801038a:	46bd      	mov	sp, r7
 801038c:	bd80      	pop	{r7, pc}
 801038e:	bf00      	nop
 8010390:	e000ed04 	.word	0xe000ed04

08010394 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010394:	b580      	push	{r7, lr}
 8010396:	b08e      	sub	sp, #56	@ 0x38
 8010398:	af00      	add	r7, sp, #0
 801039a:	60f8      	str	r0, [r7, #12]
 801039c:	60b9      	str	r1, [r7, #8]
 801039e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80103a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d10d      	bne.n	80103c6 <xQueueReceiveFromISR+0x32>
	__asm volatile
 80103aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103ae:	b672      	cpsid	i
 80103b0:	f383 8811 	msr	BASEPRI, r3
 80103b4:	f3bf 8f6f 	isb	sy
 80103b8:	f3bf 8f4f 	dsb	sy
 80103bc:	b662      	cpsie	i
 80103be:	623b      	str	r3, [r7, #32]
}
 80103c0:	bf00      	nop
 80103c2:	bf00      	nop
 80103c4:	e7fd      	b.n	80103c2 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80103c6:	68bb      	ldr	r3, [r7, #8]
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d103      	bne.n	80103d4 <xQueueReceiveFromISR+0x40>
 80103cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d101      	bne.n	80103d8 <xQueueReceiveFromISR+0x44>
 80103d4:	2301      	movs	r3, #1
 80103d6:	e000      	b.n	80103da <xQueueReceiveFromISR+0x46>
 80103d8:	2300      	movs	r3, #0
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d10d      	bne.n	80103fa <xQueueReceiveFromISR+0x66>
	__asm volatile
 80103de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103e2:	b672      	cpsid	i
 80103e4:	f383 8811 	msr	BASEPRI, r3
 80103e8:	f3bf 8f6f 	isb	sy
 80103ec:	f3bf 8f4f 	dsb	sy
 80103f0:	b662      	cpsie	i
 80103f2:	61fb      	str	r3, [r7, #28]
}
 80103f4:	bf00      	nop
 80103f6:	bf00      	nop
 80103f8:	e7fd      	b.n	80103f6 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80103fa:	f002 f947 	bl	801268c <vPortValidateInterruptPriority>
	__asm volatile
 80103fe:	f3ef 8211 	mrs	r2, BASEPRI
 8010402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010406:	b672      	cpsid	i
 8010408:	f383 8811 	msr	BASEPRI, r3
 801040c:	f3bf 8f6f 	isb	sy
 8010410:	f3bf 8f4f 	dsb	sy
 8010414:	b662      	cpsie	i
 8010416:	61ba      	str	r2, [r7, #24]
 8010418:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801041a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801041c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801041e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010422:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010426:	2b00      	cmp	r3, #0
 8010428:	d02f      	beq.n	801048a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801042a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801042c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010430:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010434:	68b9      	ldr	r1, [r7, #8]
 8010436:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010438:	f000 f8dc 	bl	80105f4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801043c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801043e:	1e5a      	subs	r2, r3, #1
 8010440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010442:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010444:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010448:	f1b3 3fff 	cmp.w	r3, #4294967295
 801044c:	d112      	bne.n	8010474 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801044e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010450:	691b      	ldr	r3, [r3, #16]
 8010452:	2b00      	cmp	r3, #0
 8010454:	d016      	beq.n	8010484 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010458:	3310      	adds	r3, #16
 801045a:	4618      	mov	r0, r3
 801045c:	f000 fed8 	bl	8011210 <xTaskRemoveFromEventList>
 8010460:	4603      	mov	r3, r0
 8010462:	2b00      	cmp	r3, #0
 8010464:	d00e      	beq.n	8010484 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	2b00      	cmp	r3, #0
 801046a:	d00b      	beq.n	8010484 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	2201      	movs	r2, #1
 8010470:	601a      	str	r2, [r3, #0]
 8010472:	e007      	b.n	8010484 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010474:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010478:	3301      	adds	r3, #1
 801047a:	b2db      	uxtb	r3, r3
 801047c:	b25a      	sxtb	r2, r3
 801047e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010480:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8010484:	2301      	movs	r3, #1
 8010486:	637b      	str	r3, [r7, #52]	@ 0x34
 8010488:	e001      	b.n	801048e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 801048a:	2300      	movs	r3, #0
 801048c:	637b      	str	r3, [r7, #52]	@ 0x34
 801048e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010490:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010492:	693b      	ldr	r3, [r7, #16]
 8010494:	f383 8811 	msr	BASEPRI, r3
}
 8010498:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801049a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801049c:	4618      	mov	r0, r3
 801049e:	3738      	adds	r7, #56	@ 0x38
 80104a0:	46bd      	mov	sp, r7
 80104a2:	bd80      	pop	{r7, pc}

080104a4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80104a4:	b580      	push	{r7, lr}
 80104a6:	b084      	sub	sp, #16
 80104a8:	af00      	add	r7, sp, #0
 80104aa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d10d      	bne.n	80104d2 <vQueueDelete+0x2e>
	__asm volatile
 80104b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104ba:	b672      	cpsid	i
 80104bc:	f383 8811 	msr	BASEPRI, r3
 80104c0:	f3bf 8f6f 	isb	sy
 80104c4:	f3bf 8f4f 	dsb	sy
 80104c8:	b662      	cpsie	i
 80104ca:	60bb      	str	r3, [r7, #8]
}
 80104cc:	bf00      	nop
 80104ce:	bf00      	nop
 80104d0:	e7fd      	b.n	80104ce <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80104d2:	68f8      	ldr	r0, [r7, #12]
 80104d4:	f000 f95e 	bl	8010794 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80104d8:	68fb      	ldr	r3, [r7, #12]
 80104da:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d102      	bne.n	80104e8 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 80104e2:	68f8      	ldr	r0, [r7, #12]
 80104e4:	f002 f9e6 	bl	80128b4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80104e8:	bf00      	nop
 80104ea:	3710      	adds	r7, #16
 80104ec:	46bd      	mov	sp, r7
 80104ee:	bd80      	pop	{r7, pc}

080104f0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80104f0:	b480      	push	{r7}
 80104f2:	b085      	sub	sp, #20
 80104f4:	af00      	add	r7, sp, #0
 80104f6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	d006      	beq.n	801050e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010504:	681b      	ldr	r3, [r3, #0]
 8010506:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 801050a:	60fb      	str	r3, [r7, #12]
 801050c:	e001      	b.n	8010512 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801050e:	2300      	movs	r3, #0
 8010510:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010512:	68fb      	ldr	r3, [r7, #12]
	}
 8010514:	4618      	mov	r0, r3
 8010516:	3714      	adds	r7, #20
 8010518:	46bd      	mov	sp, r7
 801051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801051e:	4770      	bx	lr

08010520 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010520:	b580      	push	{r7, lr}
 8010522:	b086      	sub	sp, #24
 8010524:	af00      	add	r7, sp, #0
 8010526:	60f8      	str	r0, [r7, #12]
 8010528:	60b9      	str	r1, [r7, #8]
 801052a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801052c:	2300      	movs	r3, #0
 801052e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010534:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801053a:	2b00      	cmp	r3, #0
 801053c:	d10d      	bne.n	801055a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	2b00      	cmp	r3, #0
 8010544:	d14d      	bne.n	80105e2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	689b      	ldr	r3, [r3, #8]
 801054a:	4618      	mov	r0, r3
 801054c:	f001 f8c4 	bl	80116d8 <xTaskPriorityDisinherit>
 8010550:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	2200      	movs	r2, #0
 8010556:	609a      	str	r2, [r3, #8]
 8010558:	e043      	b.n	80105e2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	2b00      	cmp	r3, #0
 801055e:	d119      	bne.n	8010594 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010560:	68fb      	ldr	r3, [r7, #12]
 8010562:	6858      	ldr	r0, [r3, #4]
 8010564:	68fb      	ldr	r3, [r7, #12]
 8010566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010568:	461a      	mov	r2, r3
 801056a:	68b9      	ldr	r1, [r7, #8]
 801056c:	f00e f88b 	bl	801e686 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	685a      	ldr	r2, [r3, #4]
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010578:	441a      	add	r2, r3
 801057a:	68fb      	ldr	r3, [r7, #12]
 801057c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801057e:	68fb      	ldr	r3, [r7, #12]
 8010580:	685a      	ldr	r2, [r3, #4]
 8010582:	68fb      	ldr	r3, [r7, #12]
 8010584:	689b      	ldr	r3, [r3, #8]
 8010586:	429a      	cmp	r2, r3
 8010588:	d32b      	bcc.n	80105e2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801058a:	68fb      	ldr	r3, [r7, #12]
 801058c:	681a      	ldr	r2, [r3, #0]
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	605a      	str	r2, [r3, #4]
 8010592:	e026      	b.n	80105e2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010594:	68fb      	ldr	r3, [r7, #12]
 8010596:	68d8      	ldr	r0, [r3, #12]
 8010598:	68fb      	ldr	r3, [r7, #12]
 801059a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801059c:	461a      	mov	r2, r3
 801059e:	68b9      	ldr	r1, [r7, #8]
 80105a0:	f00e f871 	bl	801e686 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80105a4:	68fb      	ldr	r3, [r7, #12]
 80105a6:	68da      	ldr	r2, [r3, #12]
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80105ac:	425b      	negs	r3, r3
 80105ae:	441a      	add	r2, r3
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80105b4:	68fb      	ldr	r3, [r7, #12]
 80105b6:	68da      	ldr	r2, [r3, #12]
 80105b8:	68fb      	ldr	r3, [r7, #12]
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	429a      	cmp	r2, r3
 80105be:	d207      	bcs.n	80105d0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80105c0:	68fb      	ldr	r3, [r7, #12]
 80105c2:	689a      	ldr	r2, [r3, #8]
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80105c8:	425b      	negs	r3, r3
 80105ca:	441a      	add	r2, r3
 80105cc:	68fb      	ldr	r3, [r7, #12]
 80105ce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	2b02      	cmp	r3, #2
 80105d4:	d105      	bne.n	80105e2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80105d6:	693b      	ldr	r3, [r7, #16]
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d002      	beq.n	80105e2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80105dc:	693b      	ldr	r3, [r7, #16]
 80105de:	3b01      	subs	r3, #1
 80105e0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80105e2:	693b      	ldr	r3, [r7, #16]
 80105e4:	1c5a      	adds	r2, r3, #1
 80105e6:	68fb      	ldr	r3, [r7, #12]
 80105e8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80105ea:	697b      	ldr	r3, [r7, #20]
}
 80105ec:	4618      	mov	r0, r3
 80105ee:	3718      	adds	r7, #24
 80105f0:	46bd      	mov	sp, r7
 80105f2:	bd80      	pop	{r7, pc}

080105f4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80105f4:	b580      	push	{r7, lr}
 80105f6:	b082      	sub	sp, #8
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	6078      	str	r0, [r7, #4]
 80105fc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010602:	2b00      	cmp	r3, #0
 8010604:	d018      	beq.n	8010638 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	68da      	ldr	r2, [r3, #12]
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801060e:	441a      	add	r2, r3
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	68da      	ldr	r2, [r3, #12]
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	689b      	ldr	r3, [r3, #8]
 801061c:	429a      	cmp	r2, r3
 801061e:	d303      	bcc.n	8010628 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	681a      	ldr	r2, [r3, #0]
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	68d9      	ldr	r1, [r3, #12]
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010630:	461a      	mov	r2, r3
 8010632:	6838      	ldr	r0, [r7, #0]
 8010634:	f00e f827 	bl	801e686 <memcpy>
	}
}
 8010638:	bf00      	nop
 801063a:	3708      	adds	r7, #8
 801063c:	46bd      	mov	sp, r7
 801063e:	bd80      	pop	{r7, pc}

08010640 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010640:	b580      	push	{r7, lr}
 8010642:	b084      	sub	sp, #16
 8010644:	af00      	add	r7, sp, #0
 8010646:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010648:	f001 ff38 	bl	80124bc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010652:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010654:	e011      	b.n	801067a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801065a:	2b00      	cmp	r3, #0
 801065c:	d012      	beq.n	8010684 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	3324      	adds	r3, #36	@ 0x24
 8010662:	4618      	mov	r0, r3
 8010664:	f000 fdd4 	bl	8011210 <xTaskRemoveFromEventList>
 8010668:	4603      	mov	r3, r0
 801066a:	2b00      	cmp	r3, #0
 801066c:	d001      	beq.n	8010672 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801066e:	f000 feb3 	bl	80113d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010672:	7bfb      	ldrb	r3, [r7, #15]
 8010674:	3b01      	subs	r3, #1
 8010676:	b2db      	uxtb	r3, r3
 8010678:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801067a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801067e:	2b00      	cmp	r3, #0
 8010680:	dce9      	bgt.n	8010656 <prvUnlockQueue+0x16>
 8010682:	e000      	b.n	8010686 <prvUnlockQueue+0x46>
					break;
 8010684:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	22ff      	movs	r2, #255	@ 0xff
 801068a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801068e:	f001 ff4b 	bl	8012528 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010692:	f001 ff13 	bl	80124bc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801069c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801069e:	e011      	b.n	80106c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	691b      	ldr	r3, [r3, #16]
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d012      	beq.n	80106ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	3310      	adds	r3, #16
 80106ac:	4618      	mov	r0, r3
 80106ae:	f000 fdaf 	bl	8011210 <xTaskRemoveFromEventList>
 80106b2:	4603      	mov	r3, r0
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d001      	beq.n	80106bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80106b8:	f000 fe8e 	bl	80113d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80106bc:	7bbb      	ldrb	r3, [r7, #14]
 80106be:	3b01      	subs	r3, #1
 80106c0:	b2db      	uxtb	r3, r3
 80106c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80106c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	dce9      	bgt.n	80106a0 <prvUnlockQueue+0x60>
 80106cc:	e000      	b.n	80106d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80106ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	22ff      	movs	r2, #255	@ 0xff
 80106d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80106d8:	f001 ff26 	bl	8012528 <vPortExitCritical>
}
 80106dc:	bf00      	nop
 80106de:	3710      	adds	r7, #16
 80106e0:	46bd      	mov	sp, r7
 80106e2:	bd80      	pop	{r7, pc}

080106e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80106e4:	b580      	push	{r7, lr}
 80106e6:	b084      	sub	sp, #16
 80106e8:	af00      	add	r7, sp, #0
 80106ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80106ec:	f001 fee6 	bl	80124bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d102      	bne.n	80106fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80106f8:	2301      	movs	r3, #1
 80106fa:	60fb      	str	r3, [r7, #12]
 80106fc:	e001      	b.n	8010702 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80106fe:	2300      	movs	r3, #0
 8010700:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010702:	f001 ff11 	bl	8012528 <vPortExitCritical>

	return xReturn;
 8010706:	68fb      	ldr	r3, [r7, #12]
}
 8010708:	4618      	mov	r0, r3
 801070a:	3710      	adds	r7, #16
 801070c:	46bd      	mov	sp, r7
 801070e:	bd80      	pop	{r7, pc}

08010710 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010710:	b580      	push	{r7, lr}
 8010712:	b084      	sub	sp, #16
 8010714:	af00      	add	r7, sp, #0
 8010716:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010718:	f001 fed0 	bl	80124bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010724:	429a      	cmp	r2, r3
 8010726:	d102      	bne.n	801072e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010728:	2301      	movs	r3, #1
 801072a:	60fb      	str	r3, [r7, #12]
 801072c:	e001      	b.n	8010732 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801072e:	2300      	movs	r3, #0
 8010730:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010732:	f001 fef9 	bl	8012528 <vPortExitCritical>

	return xReturn;
 8010736:	68fb      	ldr	r3, [r7, #12]
}
 8010738:	4618      	mov	r0, r3
 801073a:	3710      	adds	r7, #16
 801073c:	46bd      	mov	sp, r7
 801073e:	bd80      	pop	{r7, pc}

08010740 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010740:	b480      	push	{r7}
 8010742:	b085      	sub	sp, #20
 8010744:	af00      	add	r7, sp, #0
 8010746:	6078      	str	r0, [r7, #4]
 8010748:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801074a:	2300      	movs	r3, #0
 801074c:	60fb      	str	r3, [r7, #12]
 801074e:	e014      	b.n	801077a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010750:	4a0f      	ldr	r2, [pc, #60]	@ (8010790 <vQueueAddToRegistry+0x50>)
 8010752:	68fb      	ldr	r3, [r7, #12]
 8010754:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010758:	2b00      	cmp	r3, #0
 801075a:	d10b      	bne.n	8010774 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 801075c:	490c      	ldr	r1, [pc, #48]	@ (8010790 <vQueueAddToRegistry+0x50>)
 801075e:	68fb      	ldr	r3, [r7, #12]
 8010760:	683a      	ldr	r2, [r7, #0]
 8010762:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010766:	4a0a      	ldr	r2, [pc, #40]	@ (8010790 <vQueueAddToRegistry+0x50>)
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	00db      	lsls	r3, r3, #3
 801076c:	4413      	add	r3, r2
 801076e:	687a      	ldr	r2, [r7, #4]
 8010770:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010772:	e006      	b.n	8010782 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	3301      	adds	r3, #1
 8010778:	60fb      	str	r3, [r7, #12]
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	2b07      	cmp	r3, #7
 801077e:	d9e7      	bls.n	8010750 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010780:	bf00      	nop
 8010782:	bf00      	nop
 8010784:	3714      	adds	r7, #20
 8010786:	46bd      	mov	sp, r7
 8010788:	f85d 7b04 	ldr.w	r7, [sp], #4
 801078c:	4770      	bx	lr
 801078e:	bf00      	nop
 8010790:	2000af54 	.word	0x2000af54

08010794 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8010794:	b480      	push	{r7}
 8010796:	b085      	sub	sp, #20
 8010798:	af00      	add	r7, sp, #0
 801079a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801079c:	2300      	movs	r3, #0
 801079e:	60fb      	str	r3, [r7, #12]
 80107a0:	e016      	b.n	80107d0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80107a2:	4a10      	ldr	r2, [pc, #64]	@ (80107e4 <vQueueUnregisterQueue+0x50>)
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	00db      	lsls	r3, r3, #3
 80107a8:	4413      	add	r3, r2
 80107aa:	685b      	ldr	r3, [r3, #4]
 80107ac:	687a      	ldr	r2, [r7, #4]
 80107ae:	429a      	cmp	r2, r3
 80107b0:	d10b      	bne.n	80107ca <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80107b2:	4a0c      	ldr	r2, [pc, #48]	@ (80107e4 <vQueueUnregisterQueue+0x50>)
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	2100      	movs	r1, #0
 80107b8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80107bc:	4a09      	ldr	r2, [pc, #36]	@ (80107e4 <vQueueUnregisterQueue+0x50>)
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	00db      	lsls	r3, r3, #3
 80107c2:	4413      	add	r3, r2
 80107c4:	2200      	movs	r2, #0
 80107c6:	605a      	str	r2, [r3, #4]
				break;
 80107c8:	e006      	b.n	80107d8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	3301      	adds	r3, #1
 80107ce:	60fb      	str	r3, [r7, #12]
 80107d0:	68fb      	ldr	r3, [r7, #12]
 80107d2:	2b07      	cmp	r3, #7
 80107d4:	d9e5      	bls.n	80107a2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80107d6:	bf00      	nop
 80107d8:	bf00      	nop
 80107da:	3714      	adds	r7, #20
 80107dc:	46bd      	mov	sp, r7
 80107de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e2:	4770      	bx	lr
 80107e4:	2000af54 	.word	0x2000af54

080107e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b086      	sub	sp, #24
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	60f8      	str	r0, [r7, #12]
 80107f0:	60b9      	str	r1, [r7, #8]
 80107f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80107f4:	68fb      	ldr	r3, [r7, #12]
 80107f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80107f8:	f001 fe60 	bl	80124bc <vPortEnterCritical>
 80107fc:	697b      	ldr	r3, [r7, #20]
 80107fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010802:	b25b      	sxtb	r3, r3
 8010804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010808:	d103      	bne.n	8010812 <vQueueWaitForMessageRestricted+0x2a>
 801080a:	697b      	ldr	r3, [r7, #20]
 801080c:	2200      	movs	r2, #0
 801080e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010812:	697b      	ldr	r3, [r7, #20]
 8010814:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010818:	b25b      	sxtb	r3, r3
 801081a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801081e:	d103      	bne.n	8010828 <vQueueWaitForMessageRestricted+0x40>
 8010820:	697b      	ldr	r3, [r7, #20]
 8010822:	2200      	movs	r2, #0
 8010824:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010828:	f001 fe7e 	bl	8012528 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801082c:	697b      	ldr	r3, [r7, #20]
 801082e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010830:	2b00      	cmp	r3, #0
 8010832:	d106      	bne.n	8010842 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010834:	697b      	ldr	r3, [r7, #20]
 8010836:	3324      	adds	r3, #36	@ 0x24
 8010838:	687a      	ldr	r2, [r7, #4]
 801083a:	68b9      	ldr	r1, [r7, #8]
 801083c:	4618      	mov	r0, r3
 801083e:	f000 fcb9 	bl	80111b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010842:	6978      	ldr	r0, [r7, #20]
 8010844:	f7ff fefc 	bl	8010640 <prvUnlockQueue>
	}
 8010848:	bf00      	nop
 801084a:	3718      	adds	r7, #24
 801084c:	46bd      	mov	sp, r7
 801084e:	bd80      	pop	{r7, pc}

08010850 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010850:	b580      	push	{r7, lr}
 8010852:	b08e      	sub	sp, #56	@ 0x38
 8010854:	af04      	add	r7, sp, #16
 8010856:	60f8      	str	r0, [r7, #12]
 8010858:	60b9      	str	r1, [r7, #8]
 801085a:	607a      	str	r2, [r7, #4]
 801085c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801085e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010860:	2b00      	cmp	r3, #0
 8010862:	d10d      	bne.n	8010880 <xTaskCreateStatic+0x30>
	__asm volatile
 8010864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010868:	b672      	cpsid	i
 801086a:	f383 8811 	msr	BASEPRI, r3
 801086e:	f3bf 8f6f 	isb	sy
 8010872:	f3bf 8f4f 	dsb	sy
 8010876:	b662      	cpsie	i
 8010878:	623b      	str	r3, [r7, #32]
}
 801087a:	bf00      	nop
 801087c:	bf00      	nop
 801087e:	e7fd      	b.n	801087c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8010880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010882:	2b00      	cmp	r3, #0
 8010884:	d10d      	bne.n	80108a2 <xTaskCreateStatic+0x52>
	__asm volatile
 8010886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801088a:	b672      	cpsid	i
 801088c:	f383 8811 	msr	BASEPRI, r3
 8010890:	f3bf 8f6f 	isb	sy
 8010894:	f3bf 8f4f 	dsb	sy
 8010898:	b662      	cpsie	i
 801089a:	61fb      	str	r3, [r7, #28]
}
 801089c:	bf00      	nop
 801089e:	bf00      	nop
 80108a0:	e7fd      	b.n	801089e <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80108a2:	23a8      	movs	r3, #168	@ 0xa8
 80108a4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80108a6:	693b      	ldr	r3, [r7, #16]
 80108a8:	2ba8      	cmp	r3, #168	@ 0xa8
 80108aa:	d00d      	beq.n	80108c8 <xTaskCreateStatic+0x78>
	__asm volatile
 80108ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108b0:	b672      	cpsid	i
 80108b2:	f383 8811 	msr	BASEPRI, r3
 80108b6:	f3bf 8f6f 	isb	sy
 80108ba:	f3bf 8f4f 	dsb	sy
 80108be:	b662      	cpsie	i
 80108c0:	61bb      	str	r3, [r7, #24]
}
 80108c2:	bf00      	nop
 80108c4:	bf00      	nop
 80108c6:	e7fd      	b.n	80108c4 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80108c8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80108ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d01e      	beq.n	801090e <xTaskCreateStatic+0xbe>
 80108d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d01b      	beq.n	801090e <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80108d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108d8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80108da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80108dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80108de:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80108e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80108e2:	2202      	movs	r2, #2
 80108e4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80108e8:	2300      	movs	r3, #0
 80108ea:	9303      	str	r3, [sp, #12]
 80108ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80108ee:	9302      	str	r3, [sp, #8]
 80108f0:	f107 0314 	add.w	r3, r7, #20
 80108f4:	9301      	str	r3, [sp, #4]
 80108f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108f8:	9300      	str	r3, [sp, #0]
 80108fa:	683b      	ldr	r3, [r7, #0]
 80108fc:	687a      	ldr	r2, [r7, #4]
 80108fe:	68b9      	ldr	r1, [r7, #8]
 8010900:	68f8      	ldr	r0, [r7, #12]
 8010902:	f000 f851 	bl	80109a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010906:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010908:	f000 f8f8 	bl	8010afc <prvAddNewTaskToReadyList>
 801090c:	e001      	b.n	8010912 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 801090e:	2300      	movs	r3, #0
 8010910:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010912:	697b      	ldr	r3, [r7, #20]
	}
 8010914:	4618      	mov	r0, r3
 8010916:	3728      	adds	r7, #40	@ 0x28
 8010918:	46bd      	mov	sp, r7
 801091a:	bd80      	pop	{r7, pc}

0801091c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801091c:	b580      	push	{r7, lr}
 801091e:	b08c      	sub	sp, #48	@ 0x30
 8010920:	af04      	add	r7, sp, #16
 8010922:	60f8      	str	r0, [r7, #12]
 8010924:	60b9      	str	r1, [r7, #8]
 8010926:	603b      	str	r3, [r7, #0]
 8010928:	4613      	mov	r3, r2
 801092a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801092c:	88fb      	ldrh	r3, [r7, #6]
 801092e:	009b      	lsls	r3, r3, #2
 8010930:	4618      	mov	r0, r3
 8010932:	f001 fef1 	bl	8012718 <pvPortMalloc>
 8010936:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010938:	697b      	ldr	r3, [r7, #20]
 801093a:	2b00      	cmp	r3, #0
 801093c:	d00e      	beq.n	801095c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801093e:	20a8      	movs	r0, #168	@ 0xa8
 8010940:	f001 feea 	bl	8012718 <pvPortMalloc>
 8010944:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010946:	69fb      	ldr	r3, [r7, #28]
 8010948:	2b00      	cmp	r3, #0
 801094a:	d003      	beq.n	8010954 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801094c:	69fb      	ldr	r3, [r7, #28]
 801094e:	697a      	ldr	r2, [r7, #20]
 8010950:	631a      	str	r2, [r3, #48]	@ 0x30
 8010952:	e005      	b.n	8010960 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010954:	6978      	ldr	r0, [r7, #20]
 8010956:	f001 ffad 	bl	80128b4 <vPortFree>
 801095a:	e001      	b.n	8010960 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801095c:	2300      	movs	r3, #0
 801095e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010960:	69fb      	ldr	r3, [r7, #28]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d017      	beq.n	8010996 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010966:	69fb      	ldr	r3, [r7, #28]
 8010968:	2200      	movs	r2, #0
 801096a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801096e:	88fa      	ldrh	r2, [r7, #6]
 8010970:	2300      	movs	r3, #0
 8010972:	9303      	str	r3, [sp, #12]
 8010974:	69fb      	ldr	r3, [r7, #28]
 8010976:	9302      	str	r3, [sp, #8]
 8010978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801097a:	9301      	str	r3, [sp, #4]
 801097c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801097e:	9300      	str	r3, [sp, #0]
 8010980:	683b      	ldr	r3, [r7, #0]
 8010982:	68b9      	ldr	r1, [r7, #8]
 8010984:	68f8      	ldr	r0, [r7, #12]
 8010986:	f000 f80f 	bl	80109a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801098a:	69f8      	ldr	r0, [r7, #28]
 801098c:	f000 f8b6 	bl	8010afc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010990:	2301      	movs	r3, #1
 8010992:	61bb      	str	r3, [r7, #24]
 8010994:	e002      	b.n	801099c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010996:	f04f 33ff 	mov.w	r3, #4294967295
 801099a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801099c:	69bb      	ldr	r3, [r7, #24]
	}
 801099e:	4618      	mov	r0, r3
 80109a0:	3720      	adds	r7, #32
 80109a2:	46bd      	mov	sp, r7
 80109a4:	bd80      	pop	{r7, pc}
	...

080109a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80109a8:	b580      	push	{r7, lr}
 80109aa:	b088      	sub	sp, #32
 80109ac:	af00      	add	r7, sp, #0
 80109ae:	60f8      	str	r0, [r7, #12]
 80109b0:	60b9      	str	r1, [r7, #8]
 80109b2:	607a      	str	r2, [r7, #4]
 80109b4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80109b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109b8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	009b      	lsls	r3, r3, #2
 80109be:	461a      	mov	r2, r3
 80109c0:	21a5      	movs	r1, #165	@ 0xa5
 80109c2:	f00d fd8d 	bl	801e4e0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80109c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80109ca:	6879      	ldr	r1, [r7, #4]
 80109cc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80109d0:	440b      	add	r3, r1
 80109d2:	009b      	lsls	r3, r3, #2
 80109d4:	4413      	add	r3, r2
 80109d6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80109d8:	69bb      	ldr	r3, [r7, #24]
 80109da:	f023 0307 	bic.w	r3, r3, #7
 80109de:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80109e0:	69bb      	ldr	r3, [r7, #24]
 80109e2:	f003 0307 	and.w	r3, r3, #7
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d00d      	beq.n	8010a06 <prvInitialiseNewTask+0x5e>
	__asm volatile
 80109ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109ee:	b672      	cpsid	i
 80109f0:	f383 8811 	msr	BASEPRI, r3
 80109f4:	f3bf 8f6f 	isb	sy
 80109f8:	f3bf 8f4f 	dsb	sy
 80109fc:	b662      	cpsie	i
 80109fe:	617b      	str	r3, [r7, #20]
}
 8010a00:	bf00      	nop
 8010a02:	bf00      	nop
 8010a04:	e7fd      	b.n	8010a02 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010a06:	68bb      	ldr	r3, [r7, #8]
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d01f      	beq.n	8010a4c <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010a0c:	2300      	movs	r3, #0
 8010a0e:	61fb      	str	r3, [r7, #28]
 8010a10:	e012      	b.n	8010a38 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010a12:	68ba      	ldr	r2, [r7, #8]
 8010a14:	69fb      	ldr	r3, [r7, #28]
 8010a16:	4413      	add	r3, r2
 8010a18:	7819      	ldrb	r1, [r3, #0]
 8010a1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a1c:	69fb      	ldr	r3, [r7, #28]
 8010a1e:	4413      	add	r3, r2
 8010a20:	3334      	adds	r3, #52	@ 0x34
 8010a22:	460a      	mov	r2, r1
 8010a24:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010a26:	68ba      	ldr	r2, [r7, #8]
 8010a28:	69fb      	ldr	r3, [r7, #28]
 8010a2a:	4413      	add	r3, r2
 8010a2c:	781b      	ldrb	r3, [r3, #0]
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d006      	beq.n	8010a40 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010a32:	69fb      	ldr	r3, [r7, #28]
 8010a34:	3301      	adds	r3, #1
 8010a36:	61fb      	str	r3, [r7, #28]
 8010a38:	69fb      	ldr	r3, [r7, #28]
 8010a3a:	2b0f      	cmp	r3, #15
 8010a3c:	d9e9      	bls.n	8010a12 <prvInitialiseNewTask+0x6a>
 8010a3e:	e000      	b.n	8010a42 <prvInitialiseNewTask+0x9a>
			{
				break;
 8010a40:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a44:	2200      	movs	r2, #0
 8010a46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010a4a:	e003      	b.n	8010a54 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a4e:	2200      	movs	r2, #0
 8010a50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a56:	2b37      	cmp	r3, #55	@ 0x37
 8010a58:	d901      	bls.n	8010a5e <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010a5a:	2337      	movs	r3, #55	@ 0x37
 8010a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010a62:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010a68:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8010a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a6c:	2200      	movs	r2, #0
 8010a6e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a72:	3304      	adds	r3, #4
 8010a74:	4618      	mov	r0, r3
 8010a76:	f7fe fd27 	bl	800f4c8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a7c:	3318      	adds	r3, #24
 8010a7e:	4618      	mov	r0, r3
 8010a80:	f7fe fd22 	bl	800f4c8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a88:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a8c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a92:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a98:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a9c:	2200      	movs	r2, #0
 8010a9e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010aa4:	2200      	movs	r2, #0
 8010aa6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010aac:	3354      	adds	r3, #84	@ 0x54
 8010aae:	224c      	movs	r2, #76	@ 0x4c
 8010ab0:	2100      	movs	r1, #0
 8010ab2:	4618      	mov	r0, r3
 8010ab4:	f00d fd14 	bl	801e4e0 <memset>
 8010ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010aba:	4a0d      	ldr	r2, [pc, #52]	@ (8010af0 <prvInitialiseNewTask+0x148>)
 8010abc:	659a      	str	r2, [r3, #88]	@ 0x58
 8010abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ac0:	4a0c      	ldr	r2, [pc, #48]	@ (8010af4 <prvInitialiseNewTask+0x14c>)
 8010ac2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8010ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ac6:	4a0c      	ldr	r2, [pc, #48]	@ (8010af8 <prvInitialiseNewTask+0x150>)
 8010ac8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010aca:	683a      	ldr	r2, [r7, #0]
 8010acc:	68f9      	ldr	r1, [r7, #12]
 8010ace:	69b8      	ldr	r0, [r7, #24]
 8010ad0:	f001 fbe2 	bl	8012298 <pxPortInitialiseStack>
 8010ad4:	4602      	mov	r2, r0
 8010ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ad8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	d002      	beq.n	8010ae6 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ae2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ae4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010ae6:	bf00      	nop
 8010ae8:	3720      	adds	r7, #32
 8010aea:	46bd      	mov	sp, r7
 8010aec:	bd80      	pop	{r7, pc}
 8010aee:	bf00      	nop
 8010af0:	20027b50 	.word	0x20027b50
 8010af4:	20027bb8 	.word	0x20027bb8
 8010af8:	20027c20 	.word	0x20027c20

08010afc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010afc:	b580      	push	{r7, lr}
 8010afe:	b082      	sub	sp, #8
 8010b00:	af00      	add	r7, sp, #0
 8010b02:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010b04:	f001 fcda 	bl	80124bc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010b08:	4b2d      	ldr	r3, [pc, #180]	@ (8010bc0 <prvAddNewTaskToReadyList+0xc4>)
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	3301      	adds	r3, #1
 8010b0e:	4a2c      	ldr	r2, [pc, #176]	@ (8010bc0 <prvAddNewTaskToReadyList+0xc4>)
 8010b10:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010b12:	4b2c      	ldr	r3, [pc, #176]	@ (8010bc4 <prvAddNewTaskToReadyList+0xc8>)
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d109      	bne.n	8010b2e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010b1a:	4a2a      	ldr	r2, [pc, #168]	@ (8010bc4 <prvAddNewTaskToReadyList+0xc8>)
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010b20:	4b27      	ldr	r3, [pc, #156]	@ (8010bc0 <prvAddNewTaskToReadyList+0xc4>)
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	2b01      	cmp	r3, #1
 8010b26:	d110      	bne.n	8010b4a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010b28:	f000 fc7a 	bl	8011420 <prvInitialiseTaskLists>
 8010b2c:	e00d      	b.n	8010b4a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010b2e:	4b26      	ldr	r3, [pc, #152]	@ (8010bc8 <prvAddNewTaskToReadyList+0xcc>)
 8010b30:	681b      	ldr	r3, [r3, #0]
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d109      	bne.n	8010b4a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010b36:	4b23      	ldr	r3, [pc, #140]	@ (8010bc4 <prvAddNewTaskToReadyList+0xc8>)
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b40:	429a      	cmp	r2, r3
 8010b42:	d802      	bhi.n	8010b4a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010b44:	4a1f      	ldr	r2, [pc, #124]	@ (8010bc4 <prvAddNewTaskToReadyList+0xc8>)
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010b4a:	4b20      	ldr	r3, [pc, #128]	@ (8010bcc <prvAddNewTaskToReadyList+0xd0>)
 8010b4c:	681b      	ldr	r3, [r3, #0]
 8010b4e:	3301      	adds	r3, #1
 8010b50:	4a1e      	ldr	r2, [pc, #120]	@ (8010bcc <prvAddNewTaskToReadyList+0xd0>)
 8010b52:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010b54:	4b1d      	ldr	r3, [pc, #116]	@ (8010bcc <prvAddNewTaskToReadyList+0xd0>)
 8010b56:	681a      	ldr	r2, [r3, #0]
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b60:	4b1b      	ldr	r3, [pc, #108]	@ (8010bd0 <prvAddNewTaskToReadyList+0xd4>)
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	429a      	cmp	r2, r3
 8010b66:	d903      	bls.n	8010b70 <prvAddNewTaskToReadyList+0x74>
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b6c:	4a18      	ldr	r2, [pc, #96]	@ (8010bd0 <prvAddNewTaskToReadyList+0xd4>)
 8010b6e:	6013      	str	r3, [r2, #0]
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b74:	4613      	mov	r3, r2
 8010b76:	009b      	lsls	r3, r3, #2
 8010b78:	4413      	add	r3, r2
 8010b7a:	009b      	lsls	r3, r3, #2
 8010b7c:	4a15      	ldr	r2, [pc, #84]	@ (8010bd4 <prvAddNewTaskToReadyList+0xd8>)
 8010b7e:	441a      	add	r2, r3
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	3304      	adds	r3, #4
 8010b84:	4619      	mov	r1, r3
 8010b86:	4610      	mov	r0, r2
 8010b88:	f7fe fcab 	bl	800f4e2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010b8c:	f001 fccc 	bl	8012528 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010b90:	4b0d      	ldr	r3, [pc, #52]	@ (8010bc8 <prvAddNewTaskToReadyList+0xcc>)
 8010b92:	681b      	ldr	r3, [r3, #0]
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	d00e      	beq.n	8010bb6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010b98:	4b0a      	ldr	r3, [pc, #40]	@ (8010bc4 <prvAddNewTaskToReadyList+0xc8>)
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ba2:	429a      	cmp	r2, r3
 8010ba4:	d207      	bcs.n	8010bb6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8010bd8 <prvAddNewTaskToReadyList+0xdc>)
 8010ba8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010bac:	601a      	str	r2, [r3, #0]
 8010bae:	f3bf 8f4f 	dsb	sy
 8010bb2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010bb6:	bf00      	nop
 8010bb8:	3708      	adds	r7, #8
 8010bba:	46bd      	mov	sp, r7
 8010bbc:	bd80      	pop	{r7, pc}
 8010bbe:	bf00      	nop
 8010bc0:	2000b468 	.word	0x2000b468
 8010bc4:	2000af94 	.word	0x2000af94
 8010bc8:	2000b474 	.word	0x2000b474
 8010bcc:	2000b484 	.word	0x2000b484
 8010bd0:	2000b470 	.word	0x2000b470
 8010bd4:	2000af98 	.word	0x2000af98
 8010bd8:	e000ed04 	.word	0xe000ed04

08010bdc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010bdc:	b580      	push	{r7, lr}
 8010bde:	b084      	sub	sp, #16
 8010be0:	af00      	add	r7, sp, #0
 8010be2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010be4:	2300      	movs	r3, #0
 8010be6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	d01a      	beq.n	8010c24 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010bee:	4b15      	ldr	r3, [pc, #84]	@ (8010c44 <vTaskDelay+0x68>)
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	2b00      	cmp	r3, #0
 8010bf4:	d00d      	beq.n	8010c12 <vTaskDelay+0x36>
	__asm volatile
 8010bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bfa:	b672      	cpsid	i
 8010bfc:	f383 8811 	msr	BASEPRI, r3
 8010c00:	f3bf 8f6f 	isb	sy
 8010c04:	f3bf 8f4f 	dsb	sy
 8010c08:	b662      	cpsie	i
 8010c0a:	60bb      	str	r3, [r7, #8]
}
 8010c0c:	bf00      	nop
 8010c0e:	bf00      	nop
 8010c10:	e7fd      	b.n	8010c0e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8010c12:	f000 f88f 	bl	8010d34 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010c16:	2100      	movs	r1, #0
 8010c18:	6878      	ldr	r0, [r7, #4]
 8010c1a:	f000 ff81 	bl	8011b20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010c1e:	f000 f897 	bl	8010d50 <xTaskResumeAll>
 8010c22:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d107      	bne.n	8010c3a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8010c2a:	4b07      	ldr	r3, [pc, #28]	@ (8010c48 <vTaskDelay+0x6c>)
 8010c2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c30:	601a      	str	r2, [r3, #0]
 8010c32:	f3bf 8f4f 	dsb	sy
 8010c36:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010c3a:	bf00      	nop
 8010c3c:	3710      	adds	r7, #16
 8010c3e:	46bd      	mov	sp, r7
 8010c40:	bd80      	pop	{r7, pc}
 8010c42:	bf00      	nop
 8010c44:	2000b490 	.word	0x2000b490
 8010c48:	e000ed04 	.word	0xe000ed04

08010c4c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010c4c:	b580      	push	{r7, lr}
 8010c4e:	b08a      	sub	sp, #40	@ 0x28
 8010c50:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010c52:	2300      	movs	r3, #0
 8010c54:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010c56:	2300      	movs	r3, #0
 8010c58:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010c5a:	463a      	mov	r2, r7
 8010c5c:	1d39      	adds	r1, r7, #4
 8010c5e:	f107 0308 	add.w	r3, r7, #8
 8010c62:	4618      	mov	r0, r3
 8010c64:	f7fe fbdc 	bl	800f420 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010c68:	6839      	ldr	r1, [r7, #0]
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	68ba      	ldr	r2, [r7, #8]
 8010c6e:	9202      	str	r2, [sp, #8]
 8010c70:	9301      	str	r3, [sp, #4]
 8010c72:	2300      	movs	r3, #0
 8010c74:	9300      	str	r3, [sp, #0]
 8010c76:	2300      	movs	r3, #0
 8010c78:	460a      	mov	r2, r1
 8010c7a:	4926      	ldr	r1, [pc, #152]	@ (8010d14 <vTaskStartScheduler+0xc8>)
 8010c7c:	4826      	ldr	r0, [pc, #152]	@ (8010d18 <vTaskStartScheduler+0xcc>)
 8010c7e:	f7ff fde7 	bl	8010850 <xTaskCreateStatic>
 8010c82:	4603      	mov	r3, r0
 8010c84:	4a25      	ldr	r2, [pc, #148]	@ (8010d1c <vTaskStartScheduler+0xd0>)
 8010c86:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010c88:	4b24      	ldr	r3, [pc, #144]	@ (8010d1c <vTaskStartScheduler+0xd0>)
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d002      	beq.n	8010c96 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010c90:	2301      	movs	r3, #1
 8010c92:	617b      	str	r3, [r7, #20]
 8010c94:	e001      	b.n	8010c9a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010c96:	2300      	movs	r3, #0
 8010c98:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010c9a:	697b      	ldr	r3, [r7, #20]
 8010c9c:	2b01      	cmp	r3, #1
 8010c9e:	d102      	bne.n	8010ca6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8010ca0:	f000 ff92 	bl	8011bc8 <xTimerCreateTimerTask>
 8010ca4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010ca6:	697b      	ldr	r3, [r7, #20]
 8010ca8:	2b01      	cmp	r3, #1
 8010caa:	d11d      	bne.n	8010ce8 <vTaskStartScheduler+0x9c>
	__asm volatile
 8010cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cb0:	b672      	cpsid	i
 8010cb2:	f383 8811 	msr	BASEPRI, r3
 8010cb6:	f3bf 8f6f 	isb	sy
 8010cba:	f3bf 8f4f 	dsb	sy
 8010cbe:	b662      	cpsie	i
 8010cc0:	613b      	str	r3, [r7, #16]
}
 8010cc2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010cc4:	4b16      	ldr	r3, [pc, #88]	@ (8010d20 <vTaskStartScheduler+0xd4>)
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	3354      	adds	r3, #84	@ 0x54
 8010cca:	4a16      	ldr	r2, [pc, #88]	@ (8010d24 <vTaskStartScheduler+0xd8>)
 8010ccc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010cce:	4b16      	ldr	r3, [pc, #88]	@ (8010d28 <vTaskStartScheduler+0xdc>)
 8010cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8010cd4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010cd6:	4b15      	ldr	r3, [pc, #84]	@ (8010d2c <vTaskStartScheduler+0xe0>)
 8010cd8:	2201      	movs	r2, #1
 8010cda:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010cdc:	4b14      	ldr	r3, [pc, #80]	@ (8010d30 <vTaskStartScheduler+0xe4>)
 8010cde:	2200      	movs	r2, #0
 8010ce0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010ce2:	f001 fb6d 	bl	80123c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010ce6:	e011      	b.n	8010d0c <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010ce8:	697b      	ldr	r3, [r7, #20]
 8010cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010cee:	d10d      	bne.n	8010d0c <vTaskStartScheduler+0xc0>
	__asm volatile
 8010cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cf4:	b672      	cpsid	i
 8010cf6:	f383 8811 	msr	BASEPRI, r3
 8010cfa:	f3bf 8f6f 	isb	sy
 8010cfe:	f3bf 8f4f 	dsb	sy
 8010d02:	b662      	cpsie	i
 8010d04:	60fb      	str	r3, [r7, #12]
}
 8010d06:	bf00      	nop
 8010d08:	bf00      	nop
 8010d0a:	e7fd      	b.n	8010d08 <vTaskStartScheduler+0xbc>
}
 8010d0c:	bf00      	nop
 8010d0e:	3718      	adds	r7, #24
 8010d10:	46bd      	mov	sp, r7
 8010d12:	bd80      	pop	{r7, pc}
 8010d14:	0801f3f4 	.word	0x0801f3f4
 8010d18:	080113f1 	.word	0x080113f1
 8010d1c:	2000b48c 	.word	0x2000b48c
 8010d20:	2000af94 	.word	0x2000af94
 8010d24:	2000003c 	.word	0x2000003c
 8010d28:	2000b488 	.word	0x2000b488
 8010d2c:	2000b474 	.word	0x2000b474
 8010d30:	2000b46c 	.word	0x2000b46c

08010d34 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010d34:	b480      	push	{r7}
 8010d36:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8010d38:	4b04      	ldr	r3, [pc, #16]	@ (8010d4c <vTaskSuspendAll+0x18>)
 8010d3a:	681b      	ldr	r3, [r3, #0]
 8010d3c:	3301      	adds	r3, #1
 8010d3e:	4a03      	ldr	r2, [pc, #12]	@ (8010d4c <vTaskSuspendAll+0x18>)
 8010d40:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8010d42:	bf00      	nop
 8010d44:	46bd      	mov	sp, r7
 8010d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d4a:	4770      	bx	lr
 8010d4c:	2000b490 	.word	0x2000b490

08010d50 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010d50:	b580      	push	{r7, lr}
 8010d52:	b084      	sub	sp, #16
 8010d54:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010d56:	2300      	movs	r3, #0
 8010d58:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010d5a:	2300      	movs	r3, #0
 8010d5c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010d5e:	4b43      	ldr	r3, [pc, #268]	@ (8010e6c <xTaskResumeAll+0x11c>)
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	d10d      	bne.n	8010d82 <xTaskResumeAll+0x32>
	__asm volatile
 8010d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d6a:	b672      	cpsid	i
 8010d6c:	f383 8811 	msr	BASEPRI, r3
 8010d70:	f3bf 8f6f 	isb	sy
 8010d74:	f3bf 8f4f 	dsb	sy
 8010d78:	b662      	cpsie	i
 8010d7a:	603b      	str	r3, [r7, #0]
}
 8010d7c:	bf00      	nop
 8010d7e:	bf00      	nop
 8010d80:	e7fd      	b.n	8010d7e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010d82:	f001 fb9b 	bl	80124bc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010d86:	4b39      	ldr	r3, [pc, #228]	@ (8010e6c <xTaskResumeAll+0x11c>)
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	3b01      	subs	r3, #1
 8010d8c:	4a37      	ldr	r2, [pc, #220]	@ (8010e6c <xTaskResumeAll+0x11c>)
 8010d8e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010d90:	4b36      	ldr	r3, [pc, #216]	@ (8010e6c <xTaskResumeAll+0x11c>)
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d162      	bne.n	8010e5e <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010d98:	4b35      	ldr	r3, [pc, #212]	@ (8010e70 <xTaskResumeAll+0x120>)
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d05e      	beq.n	8010e5e <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010da0:	e02f      	b.n	8010e02 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010da2:	4b34      	ldr	r3, [pc, #208]	@ (8010e74 <xTaskResumeAll+0x124>)
 8010da4:	68db      	ldr	r3, [r3, #12]
 8010da6:	68db      	ldr	r3, [r3, #12]
 8010da8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010daa:	68fb      	ldr	r3, [r7, #12]
 8010dac:	3318      	adds	r3, #24
 8010dae:	4618      	mov	r0, r3
 8010db0:	f7fe fbf4 	bl	800f59c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	3304      	adds	r3, #4
 8010db8:	4618      	mov	r0, r3
 8010dba:	f7fe fbef 	bl	800f59c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010dbe:	68fb      	ldr	r3, [r7, #12]
 8010dc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8010e78 <xTaskResumeAll+0x128>)
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	429a      	cmp	r2, r3
 8010dc8:	d903      	bls.n	8010dd2 <xTaskResumeAll+0x82>
 8010dca:	68fb      	ldr	r3, [r7, #12]
 8010dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010dce:	4a2a      	ldr	r2, [pc, #168]	@ (8010e78 <xTaskResumeAll+0x128>)
 8010dd0:	6013      	str	r3, [r2, #0]
 8010dd2:	68fb      	ldr	r3, [r7, #12]
 8010dd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010dd6:	4613      	mov	r3, r2
 8010dd8:	009b      	lsls	r3, r3, #2
 8010dda:	4413      	add	r3, r2
 8010ddc:	009b      	lsls	r3, r3, #2
 8010dde:	4a27      	ldr	r2, [pc, #156]	@ (8010e7c <xTaskResumeAll+0x12c>)
 8010de0:	441a      	add	r2, r3
 8010de2:	68fb      	ldr	r3, [r7, #12]
 8010de4:	3304      	adds	r3, #4
 8010de6:	4619      	mov	r1, r3
 8010de8:	4610      	mov	r0, r2
 8010dea:	f7fe fb7a 	bl	800f4e2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010dee:	68fb      	ldr	r3, [r7, #12]
 8010df0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010df2:	4b23      	ldr	r3, [pc, #140]	@ (8010e80 <xTaskResumeAll+0x130>)
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010df8:	429a      	cmp	r2, r3
 8010dfa:	d302      	bcc.n	8010e02 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8010dfc:	4b21      	ldr	r3, [pc, #132]	@ (8010e84 <xTaskResumeAll+0x134>)
 8010dfe:	2201      	movs	r2, #1
 8010e00:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010e02:	4b1c      	ldr	r3, [pc, #112]	@ (8010e74 <xTaskResumeAll+0x124>)
 8010e04:	681b      	ldr	r3, [r3, #0]
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d1cb      	bne.n	8010da2 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010e0a:	68fb      	ldr	r3, [r7, #12]
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d001      	beq.n	8010e14 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010e10:	f000 fbac 	bl	801156c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8010e14:	4b1c      	ldr	r3, [pc, #112]	@ (8010e88 <xTaskResumeAll+0x138>)
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d010      	beq.n	8010e42 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010e20:	f000 f858 	bl	8010ed4 <xTaskIncrementTick>
 8010e24:	4603      	mov	r3, r0
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d002      	beq.n	8010e30 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8010e2a:	4b16      	ldr	r3, [pc, #88]	@ (8010e84 <xTaskResumeAll+0x134>)
 8010e2c:	2201      	movs	r2, #1
 8010e2e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	3b01      	subs	r3, #1
 8010e34:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d1f1      	bne.n	8010e20 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8010e3c:	4b12      	ldr	r3, [pc, #72]	@ (8010e88 <xTaskResumeAll+0x138>)
 8010e3e:	2200      	movs	r2, #0
 8010e40:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010e42:	4b10      	ldr	r3, [pc, #64]	@ (8010e84 <xTaskResumeAll+0x134>)
 8010e44:	681b      	ldr	r3, [r3, #0]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d009      	beq.n	8010e5e <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010e4a:	2301      	movs	r3, #1
 8010e4c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010e4e:	4b0f      	ldr	r3, [pc, #60]	@ (8010e8c <xTaskResumeAll+0x13c>)
 8010e50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010e54:	601a      	str	r2, [r3, #0]
 8010e56:	f3bf 8f4f 	dsb	sy
 8010e5a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010e5e:	f001 fb63 	bl	8012528 <vPortExitCritical>

	return xAlreadyYielded;
 8010e62:	68bb      	ldr	r3, [r7, #8]
}
 8010e64:	4618      	mov	r0, r3
 8010e66:	3710      	adds	r7, #16
 8010e68:	46bd      	mov	sp, r7
 8010e6a:	bd80      	pop	{r7, pc}
 8010e6c:	2000b490 	.word	0x2000b490
 8010e70:	2000b468 	.word	0x2000b468
 8010e74:	2000b428 	.word	0x2000b428
 8010e78:	2000b470 	.word	0x2000b470
 8010e7c:	2000af98 	.word	0x2000af98
 8010e80:	2000af94 	.word	0x2000af94
 8010e84:	2000b47c 	.word	0x2000b47c
 8010e88:	2000b478 	.word	0x2000b478
 8010e8c:	e000ed04 	.word	0xe000ed04

08010e90 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010e90:	b480      	push	{r7}
 8010e92:	b083      	sub	sp, #12
 8010e94:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010e96:	4b05      	ldr	r3, [pc, #20]	@ (8010eac <xTaskGetTickCount+0x1c>)
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010e9c:	687b      	ldr	r3, [r7, #4]
}
 8010e9e:	4618      	mov	r0, r3
 8010ea0:	370c      	adds	r7, #12
 8010ea2:	46bd      	mov	sp, r7
 8010ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ea8:	4770      	bx	lr
 8010eaa:	bf00      	nop
 8010eac:	2000b46c 	.word	0x2000b46c

08010eb0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8010eb0:	b580      	push	{r7, lr}
 8010eb2:	b082      	sub	sp, #8
 8010eb4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010eb6:	f001 fbe9 	bl	801268c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8010eba:	2300      	movs	r3, #0
 8010ebc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8010ebe:	4b04      	ldr	r3, [pc, #16]	@ (8010ed0 <xTaskGetTickCountFromISR+0x20>)
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010ec4:	683b      	ldr	r3, [r7, #0]
}
 8010ec6:	4618      	mov	r0, r3
 8010ec8:	3708      	adds	r7, #8
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}
 8010ece:	bf00      	nop
 8010ed0:	2000b46c 	.word	0x2000b46c

08010ed4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010ed4:	b580      	push	{r7, lr}
 8010ed6:	b086      	sub	sp, #24
 8010ed8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010eda:	2300      	movs	r3, #0
 8010edc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010ede:	4b50      	ldr	r3, [pc, #320]	@ (8011020 <xTaskIncrementTick+0x14c>)
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	f040 808c 	bne.w	8011000 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010ee8:	4b4e      	ldr	r3, [pc, #312]	@ (8011024 <xTaskIncrementTick+0x150>)
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	3301      	adds	r3, #1
 8010eee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010ef0:	4a4c      	ldr	r2, [pc, #304]	@ (8011024 <xTaskIncrementTick+0x150>)
 8010ef2:	693b      	ldr	r3, [r7, #16]
 8010ef4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010ef6:	693b      	ldr	r3, [r7, #16]
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	d123      	bne.n	8010f44 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8010efc:	4b4a      	ldr	r3, [pc, #296]	@ (8011028 <xTaskIncrementTick+0x154>)
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d00d      	beq.n	8010f22 <xTaskIncrementTick+0x4e>
	__asm volatile
 8010f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f0a:	b672      	cpsid	i
 8010f0c:	f383 8811 	msr	BASEPRI, r3
 8010f10:	f3bf 8f6f 	isb	sy
 8010f14:	f3bf 8f4f 	dsb	sy
 8010f18:	b662      	cpsie	i
 8010f1a:	603b      	str	r3, [r7, #0]
}
 8010f1c:	bf00      	nop
 8010f1e:	bf00      	nop
 8010f20:	e7fd      	b.n	8010f1e <xTaskIncrementTick+0x4a>
 8010f22:	4b41      	ldr	r3, [pc, #260]	@ (8011028 <xTaskIncrementTick+0x154>)
 8010f24:	681b      	ldr	r3, [r3, #0]
 8010f26:	60fb      	str	r3, [r7, #12]
 8010f28:	4b40      	ldr	r3, [pc, #256]	@ (801102c <xTaskIncrementTick+0x158>)
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	4a3e      	ldr	r2, [pc, #248]	@ (8011028 <xTaskIncrementTick+0x154>)
 8010f2e:	6013      	str	r3, [r2, #0]
 8010f30:	4a3e      	ldr	r2, [pc, #248]	@ (801102c <xTaskIncrementTick+0x158>)
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	6013      	str	r3, [r2, #0]
 8010f36:	4b3e      	ldr	r3, [pc, #248]	@ (8011030 <xTaskIncrementTick+0x15c>)
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	3301      	adds	r3, #1
 8010f3c:	4a3c      	ldr	r2, [pc, #240]	@ (8011030 <xTaskIncrementTick+0x15c>)
 8010f3e:	6013      	str	r3, [r2, #0]
 8010f40:	f000 fb14 	bl	801156c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010f44:	4b3b      	ldr	r3, [pc, #236]	@ (8011034 <xTaskIncrementTick+0x160>)
 8010f46:	681b      	ldr	r3, [r3, #0]
 8010f48:	693a      	ldr	r2, [r7, #16]
 8010f4a:	429a      	cmp	r2, r3
 8010f4c:	d349      	bcc.n	8010fe2 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010f4e:	4b36      	ldr	r3, [pc, #216]	@ (8011028 <xTaskIncrementTick+0x154>)
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	d104      	bne.n	8010f62 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010f58:	4b36      	ldr	r3, [pc, #216]	@ (8011034 <xTaskIncrementTick+0x160>)
 8010f5a:	f04f 32ff 	mov.w	r2, #4294967295
 8010f5e:	601a      	str	r2, [r3, #0]
					break;
 8010f60:	e03f      	b.n	8010fe2 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f62:	4b31      	ldr	r3, [pc, #196]	@ (8011028 <xTaskIncrementTick+0x154>)
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	68db      	ldr	r3, [r3, #12]
 8010f68:	68db      	ldr	r3, [r3, #12]
 8010f6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010f6c:	68bb      	ldr	r3, [r7, #8]
 8010f6e:	685b      	ldr	r3, [r3, #4]
 8010f70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010f72:	693a      	ldr	r2, [r7, #16]
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	429a      	cmp	r2, r3
 8010f78:	d203      	bcs.n	8010f82 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010f7a:	4a2e      	ldr	r2, [pc, #184]	@ (8011034 <xTaskIncrementTick+0x160>)
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010f80:	e02f      	b.n	8010fe2 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010f82:	68bb      	ldr	r3, [r7, #8]
 8010f84:	3304      	adds	r3, #4
 8010f86:	4618      	mov	r0, r3
 8010f88:	f7fe fb08 	bl	800f59c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010f8c:	68bb      	ldr	r3, [r7, #8]
 8010f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d004      	beq.n	8010f9e <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010f94:	68bb      	ldr	r3, [r7, #8]
 8010f96:	3318      	adds	r3, #24
 8010f98:	4618      	mov	r0, r3
 8010f9a:	f7fe faff 	bl	800f59c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010f9e:	68bb      	ldr	r3, [r7, #8]
 8010fa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fa2:	4b25      	ldr	r3, [pc, #148]	@ (8011038 <xTaskIncrementTick+0x164>)
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	429a      	cmp	r2, r3
 8010fa8:	d903      	bls.n	8010fb2 <xTaskIncrementTick+0xde>
 8010faa:	68bb      	ldr	r3, [r7, #8]
 8010fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fae:	4a22      	ldr	r2, [pc, #136]	@ (8011038 <xTaskIncrementTick+0x164>)
 8010fb0:	6013      	str	r3, [r2, #0]
 8010fb2:	68bb      	ldr	r3, [r7, #8]
 8010fb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fb6:	4613      	mov	r3, r2
 8010fb8:	009b      	lsls	r3, r3, #2
 8010fba:	4413      	add	r3, r2
 8010fbc:	009b      	lsls	r3, r3, #2
 8010fbe:	4a1f      	ldr	r2, [pc, #124]	@ (801103c <xTaskIncrementTick+0x168>)
 8010fc0:	441a      	add	r2, r3
 8010fc2:	68bb      	ldr	r3, [r7, #8]
 8010fc4:	3304      	adds	r3, #4
 8010fc6:	4619      	mov	r1, r3
 8010fc8:	4610      	mov	r0, r2
 8010fca:	f7fe fa8a 	bl	800f4e2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010fce:	68bb      	ldr	r3, [r7, #8]
 8010fd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8011040 <xTaskIncrementTick+0x16c>)
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fd8:	429a      	cmp	r2, r3
 8010fda:	d3b8      	bcc.n	8010f4e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8010fdc:	2301      	movs	r3, #1
 8010fde:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010fe0:	e7b5      	b.n	8010f4e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010fe2:	4b17      	ldr	r3, [pc, #92]	@ (8011040 <xTaskIncrementTick+0x16c>)
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fe8:	4914      	ldr	r1, [pc, #80]	@ (801103c <xTaskIncrementTick+0x168>)
 8010fea:	4613      	mov	r3, r2
 8010fec:	009b      	lsls	r3, r3, #2
 8010fee:	4413      	add	r3, r2
 8010ff0:	009b      	lsls	r3, r3, #2
 8010ff2:	440b      	add	r3, r1
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	2b01      	cmp	r3, #1
 8010ff8:	d907      	bls.n	801100a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8010ffa:	2301      	movs	r3, #1
 8010ffc:	617b      	str	r3, [r7, #20]
 8010ffe:	e004      	b.n	801100a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8011000:	4b10      	ldr	r3, [pc, #64]	@ (8011044 <xTaskIncrementTick+0x170>)
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	3301      	adds	r3, #1
 8011006:	4a0f      	ldr	r2, [pc, #60]	@ (8011044 <xTaskIncrementTick+0x170>)
 8011008:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801100a:	4b0f      	ldr	r3, [pc, #60]	@ (8011048 <xTaskIncrementTick+0x174>)
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	2b00      	cmp	r3, #0
 8011010:	d001      	beq.n	8011016 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8011012:	2301      	movs	r3, #1
 8011014:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8011016:	697b      	ldr	r3, [r7, #20]
}
 8011018:	4618      	mov	r0, r3
 801101a:	3718      	adds	r7, #24
 801101c:	46bd      	mov	sp, r7
 801101e:	bd80      	pop	{r7, pc}
 8011020:	2000b490 	.word	0x2000b490
 8011024:	2000b46c 	.word	0x2000b46c
 8011028:	2000b420 	.word	0x2000b420
 801102c:	2000b424 	.word	0x2000b424
 8011030:	2000b480 	.word	0x2000b480
 8011034:	2000b488 	.word	0x2000b488
 8011038:	2000b470 	.word	0x2000b470
 801103c:	2000af98 	.word	0x2000af98
 8011040:	2000af94 	.word	0x2000af94
 8011044:	2000b478 	.word	0x2000b478
 8011048:	2000b47c 	.word	0x2000b47c

0801104c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801104c:	b580      	push	{r7, lr}
 801104e:	b086      	sub	sp, #24
 8011050:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011052:	4b3e      	ldr	r3, [pc, #248]	@ (801114c <vTaskSwitchContext+0x100>)
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	2b00      	cmp	r3, #0
 8011058:	d003      	beq.n	8011062 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801105a:	4b3d      	ldr	r3, [pc, #244]	@ (8011150 <vTaskSwitchContext+0x104>)
 801105c:	2201      	movs	r2, #1
 801105e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011060:	e070      	b.n	8011144 <vTaskSwitchContext+0xf8>
		xYieldPending = pdFALSE;
 8011062:	4b3b      	ldr	r3, [pc, #236]	@ (8011150 <vTaskSwitchContext+0x104>)
 8011064:	2200      	movs	r2, #0
 8011066:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8011068:	4b3a      	ldr	r3, [pc, #232]	@ (8011154 <vTaskSwitchContext+0x108>)
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801106e:	613b      	str	r3, [r7, #16]
 8011070:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8011074:	60fb      	str	r3, [r7, #12]
 8011076:	693b      	ldr	r3, [r7, #16]
 8011078:	681b      	ldr	r3, [r3, #0]
 801107a:	68fa      	ldr	r2, [r7, #12]
 801107c:	429a      	cmp	r2, r3
 801107e:	d111      	bne.n	80110a4 <vTaskSwitchContext+0x58>
 8011080:	693b      	ldr	r3, [r7, #16]
 8011082:	3304      	adds	r3, #4
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	68fa      	ldr	r2, [r7, #12]
 8011088:	429a      	cmp	r2, r3
 801108a:	d10b      	bne.n	80110a4 <vTaskSwitchContext+0x58>
 801108c:	693b      	ldr	r3, [r7, #16]
 801108e:	3308      	adds	r3, #8
 8011090:	681b      	ldr	r3, [r3, #0]
 8011092:	68fa      	ldr	r2, [r7, #12]
 8011094:	429a      	cmp	r2, r3
 8011096:	d105      	bne.n	80110a4 <vTaskSwitchContext+0x58>
 8011098:	693b      	ldr	r3, [r7, #16]
 801109a:	330c      	adds	r3, #12
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	68fa      	ldr	r2, [r7, #12]
 80110a0:	429a      	cmp	r2, r3
 80110a2:	d008      	beq.n	80110b6 <vTaskSwitchContext+0x6a>
 80110a4:	4b2b      	ldr	r3, [pc, #172]	@ (8011154 <vTaskSwitchContext+0x108>)
 80110a6:	681a      	ldr	r2, [r3, #0]
 80110a8:	4b2a      	ldr	r3, [pc, #168]	@ (8011154 <vTaskSwitchContext+0x108>)
 80110aa:	681b      	ldr	r3, [r3, #0]
 80110ac:	3334      	adds	r3, #52	@ 0x34
 80110ae:	4619      	mov	r1, r3
 80110b0:	4610      	mov	r0, r2
 80110b2:	f7ef ff65 	bl	8000f80 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80110b6:	4b28      	ldr	r3, [pc, #160]	@ (8011158 <vTaskSwitchContext+0x10c>)
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	617b      	str	r3, [r7, #20]
 80110bc:	e013      	b.n	80110e6 <vTaskSwitchContext+0x9a>
 80110be:	697b      	ldr	r3, [r7, #20]
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d10d      	bne.n	80110e0 <vTaskSwitchContext+0x94>
	__asm volatile
 80110c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110c8:	b672      	cpsid	i
 80110ca:	f383 8811 	msr	BASEPRI, r3
 80110ce:	f3bf 8f6f 	isb	sy
 80110d2:	f3bf 8f4f 	dsb	sy
 80110d6:	b662      	cpsie	i
 80110d8:	607b      	str	r3, [r7, #4]
}
 80110da:	bf00      	nop
 80110dc:	bf00      	nop
 80110de:	e7fd      	b.n	80110dc <vTaskSwitchContext+0x90>
 80110e0:	697b      	ldr	r3, [r7, #20]
 80110e2:	3b01      	subs	r3, #1
 80110e4:	617b      	str	r3, [r7, #20]
 80110e6:	491d      	ldr	r1, [pc, #116]	@ (801115c <vTaskSwitchContext+0x110>)
 80110e8:	697a      	ldr	r2, [r7, #20]
 80110ea:	4613      	mov	r3, r2
 80110ec:	009b      	lsls	r3, r3, #2
 80110ee:	4413      	add	r3, r2
 80110f0:	009b      	lsls	r3, r3, #2
 80110f2:	440b      	add	r3, r1
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d0e1      	beq.n	80110be <vTaskSwitchContext+0x72>
 80110fa:	697a      	ldr	r2, [r7, #20]
 80110fc:	4613      	mov	r3, r2
 80110fe:	009b      	lsls	r3, r3, #2
 8011100:	4413      	add	r3, r2
 8011102:	009b      	lsls	r3, r3, #2
 8011104:	4a15      	ldr	r2, [pc, #84]	@ (801115c <vTaskSwitchContext+0x110>)
 8011106:	4413      	add	r3, r2
 8011108:	60bb      	str	r3, [r7, #8]
 801110a:	68bb      	ldr	r3, [r7, #8]
 801110c:	685b      	ldr	r3, [r3, #4]
 801110e:	685a      	ldr	r2, [r3, #4]
 8011110:	68bb      	ldr	r3, [r7, #8]
 8011112:	605a      	str	r2, [r3, #4]
 8011114:	68bb      	ldr	r3, [r7, #8]
 8011116:	685a      	ldr	r2, [r3, #4]
 8011118:	68bb      	ldr	r3, [r7, #8]
 801111a:	3308      	adds	r3, #8
 801111c:	429a      	cmp	r2, r3
 801111e:	d104      	bne.n	801112a <vTaskSwitchContext+0xde>
 8011120:	68bb      	ldr	r3, [r7, #8]
 8011122:	685b      	ldr	r3, [r3, #4]
 8011124:	685a      	ldr	r2, [r3, #4]
 8011126:	68bb      	ldr	r3, [r7, #8]
 8011128:	605a      	str	r2, [r3, #4]
 801112a:	68bb      	ldr	r3, [r7, #8]
 801112c:	685b      	ldr	r3, [r3, #4]
 801112e:	68db      	ldr	r3, [r3, #12]
 8011130:	4a08      	ldr	r2, [pc, #32]	@ (8011154 <vTaskSwitchContext+0x108>)
 8011132:	6013      	str	r3, [r2, #0]
 8011134:	4a08      	ldr	r2, [pc, #32]	@ (8011158 <vTaskSwitchContext+0x10c>)
 8011136:	697b      	ldr	r3, [r7, #20]
 8011138:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801113a:	4b06      	ldr	r3, [pc, #24]	@ (8011154 <vTaskSwitchContext+0x108>)
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	3354      	adds	r3, #84	@ 0x54
 8011140:	4a07      	ldr	r2, [pc, #28]	@ (8011160 <vTaskSwitchContext+0x114>)
 8011142:	6013      	str	r3, [r2, #0]
}
 8011144:	bf00      	nop
 8011146:	3718      	adds	r7, #24
 8011148:	46bd      	mov	sp, r7
 801114a:	bd80      	pop	{r7, pc}
 801114c:	2000b490 	.word	0x2000b490
 8011150:	2000b47c 	.word	0x2000b47c
 8011154:	2000af94 	.word	0x2000af94
 8011158:	2000b470 	.word	0x2000b470
 801115c:	2000af98 	.word	0x2000af98
 8011160:	2000003c 	.word	0x2000003c

08011164 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011164:	b580      	push	{r7, lr}
 8011166:	b084      	sub	sp, #16
 8011168:	af00      	add	r7, sp, #0
 801116a:	6078      	str	r0, [r7, #4]
 801116c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	2b00      	cmp	r3, #0
 8011172:	d10d      	bne.n	8011190 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8011174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011178:	b672      	cpsid	i
 801117a:	f383 8811 	msr	BASEPRI, r3
 801117e:	f3bf 8f6f 	isb	sy
 8011182:	f3bf 8f4f 	dsb	sy
 8011186:	b662      	cpsie	i
 8011188:	60fb      	str	r3, [r7, #12]
}
 801118a:	bf00      	nop
 801118c:	bf00      	nop
 801118e:	e7fd      	b.n	801118c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011190:	4b07      	ldr	r3, [pc, #28]	@ (80111b0 <vTaskPlaceOnEventList+0x4c>)
 8011192:	681b      	ldr	r3, [r3, #0]
 8011194:	3318      	adds	r3, #24
 8011196:	4619      	mov	r1, r3
 8011198:	6878      	ldr	r0, [r7, #4]
 801119a:	f7fe f9c6 	bl	800f52a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801119e:	2101      	movs	r1, #1
 80111a0:	6838      	ldr	r0, [r7, #0]
 80111a2:	f000 fcbd 	bl	8011b20 <prvAddCurrentTaskToDelayedList>
}
 80111a6:	bf00      	nop
 80111a8:	3710      	adds	r7, #16
 80111aa:	46bd      	mov	sp, r7
 80111ac:	bd80      	pop	{r7, pc}
 80111ae:	bf00      	nop
 80111b0:	2000af94 	.word	0x2000af94

080111b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80111b4:	b580      	push	{r7, lr}
 80111b6:	b086      	sub	sp, #24
 80111b8:	af00      	add	r7, sp, #0
 80111ba:	60f8      	str	r0, [r7, #12]
 80111bc:	60b9      	str	r1, [r7, #8]
 80111be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80111c0:	68fb      	ldr	r3, [r7, #12]
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d10d      	bne.n	80111e2 <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 80111c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111ca:	b672      	cpsid	i
 80111cc:	f383 8811 	msr	BASEPRI, r3
 80111d0:	f3bf 8f6f 	isb	sy
 80111d4:	f3bf 8f4f 	dsb	sy
 80111d8:	b662      	cpsie	i
 80111da:	617b      	str	r3, [r7, #20]
}
 80111dc:	bf00      	nop
 80111de:	bf00      	nop
 80111e0:	e7fd      	b.n	80111de <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80111e2:	4b0a      	ldr	r3, [pc, #40]	@ (801120c <vTaskPlaceOnEventListRestricted+0x58>)
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	3318      	adds	r3, #24
 80111e8:	4619      	mov	r1, r3
 80111ea:	68f8      	ldr	r0, [r7, #12]
 80111ec:	f7fe f979 	bl	800f4e2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d002      	beq.n	80111fc <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 80111f6:	f04f 33ff 	mov.w	r3, #4294967295
 80111fa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80111fc:	6879      	ldr	r1, [r7, #4]
 80111fe:	68b8      	ldr	r0, [r7, #8]
 8011200:	f000 fc8e 	bl	8011b20 <prvAddCurrentTaskToDelayedList>
	}
 8011204:	bf00      	nop
 8011206:	3718      	adds	r7, #24
 8011208:	46bd      	mov	sp, r7
 801120a:	bd80      	pop	{r7, pc}
 801120c:	2000af94 	.word	0x2000af94

08011210 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011210:	b580      	push	{r7, lr}
 8011212:	b086      	sub	sp, #24
 8011214:	af00      	add	r7, sp, #0
 8011216:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	68db      	ldr	r3, [r3, #12]
 801121c:	68db      	ldr	r3, [r3, #12]
 801121e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011220:	693b      	ldr	r3, [r7, #16]
 8011222:	2b00      	cmp	r3, #0
 8011224:	d10d      	bne.n	8011242 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8011226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801122a:	b672      	cpsid	i
 801122c:	f383 8811 	msr	BASEPRI, r3
 8011230:	f3bf 8f6f 	isb	sy
 8011234:	f3bf 8f4f 	dsb	sy
 8011238:	b662      	cpsie	i
 801123a:	60fb      	str	r3, [r7, #12]
}
 801123c:	bf00      	nop
 801123e:	bf00      	nop
 8011240:	e7fd      	b.n	801123e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011242:	693b      	ldr	r3, [r7, #16]
 8011244:	3318      	adds	r3, #24
 8011246:	4618      	mov	r0, r3
 8011248:	f7fe f9a8 	bl	800f59c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801124c:	4b1d      	ldr	r3, [pc, #116]	@ (80112c4 <xTaskRemoveFromEventList+0xb4>)
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	2b00      	cmp	r3, #0
 8011252:	d11d      	bne.n	8011290 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011254:	693b      	ldr	r3, [r7, #16]
 8011256:	3304      	adds	r3, #4
 8011258:	4618      	mov	r0, r3
 801125a:	f7fe f99f 	bl	800f59c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801125e:	693b      	ldr	r3, [r7, #16]
 8011260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011262:	4b19      	ldr	r3, [pc, #100]	@ (80112c8 <xTaskRemoveFromEventList+0xb8>)
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	429a      	cmp	r2, r3
 8011268:	d903      	bls.n	8011272 <xTaskRemoveFromEventList+0x62>
 801126a:	693b      	ldr	r3, [r7, #16]
 801126c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801126e:	4a16      	ldr	r2, [pc, #88]	@ (80112c8 <xTaskRemoveFromEventList+0xb8>)
 8011270:	6013      	str	r3, [r2, #0]
 8011272:	693b      	ldr	r3, [r7, #16]
 8011274:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011276:	4613      	mov	r3, r2
 8011278:	009b      	lsls	r3, r3, #2
 801127a:	4413      	add	r3, r2
 801127c:	009b      	lsls	r3, r3, #2
 801127e:	4a13      	ldr	r2, [pc, #76]	@ (80112cc <xTaskRemoveFromEventList+0xbc>)
 8011280:	441a      	add	r2, r3
 8011282:	693b      	ldr	r3, [r7, #16]
 8011284:	3304      	adds	r3, #4
 8011286:	4619      	mov	r1, r3
 8011288:	4610      	mov	r0, r2
 801128a:	f7fe f92a 	bl	800f4e2 <vListInsertEnd>
 801128e:	e005      	b.n	801129c <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011290:	693b      	ldr	r3, [r7, #16]
 8011292:	3318      	adds	r3, #24
 8011294:	4619      	mov	r1, r3
 8011296:	480e      	ldr	r0, [pc, #56]	@ (80112d0 <xTaskRemoveFromEventList+0xc0>)
 8011298:	f7fe f923 	bl	800f4e2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801129c:	693b      	ldr	r3, [r7, #16]
 801129e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112a0:	4b0c      	ldr	r3, [pc, #48]	@ (80112d4 <xTaskRemoveFromEventList+0xc4>)
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112a6:	429a      	cmp	r2, r3
 80112a8:	d905      	bls.n	80112b6 <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80112aa:	2301      	movs	r3, #1
 80112ac:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80112ae:	4b0a      	ldr	r3, [pc, #40]	@ (80112d8 <xTaskRemoveFromEventList+0xc8>)
 80112b0:	2201      	movs	r2, #1
 80112b2:	601a      	str	r2, [r3, #0]
 80112b4:	e001      	b.n	80112ba <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 80112b6:	2300      	movs	r3, #0
 80112b8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80112ba:	697b      	ldr	r3, [r7, #20]
}
 80112bc:	4618      	mov	r0, r3
 80112be:	3718      	adds	r7, #24
 80112c0:	46bd      	mov	sp, r7
 80112c2:	bd80      	pop	{r7, pc}
 80112c4:	2000b490 	.word	0x2000b490
 80112c8:	2000b470 	.word	0x2000b470
 80112cc:	2000af98 	.word	0x2000af98
 80112d0:	2000b428 	.word	0x2000b428
 80112d4:	2000af94 	.word	0x2000af94
 80112d8:	2000b47c 	.word	0x2000b47c

080112dc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80112dc:	b480      	push	{r7}
 80112de:	b083      	sub	sp, #12
 80112e0:	af00      	add	r7, sp, #0
 80112e2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80112e4:	4b06      	ldr	r3, [pc, #24]	@ (8011300 <vTaskInternalSetTimeOutState+0x24>)
 80112e6:	681a      	ldr	r2, [r3, #0]
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80112ec:	4b05      	ldr	r3, [pc, #20]	@ (8011304 <vTaskInternalSetTimeOutState+0x28>)
 80112ee:	681a      	ldr	r2, [r3, #0]
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	605a      	str	r2, [r3, #4]
}
 80112f4:	bf00      	nop
 80112f6:	370c      	adds	r7, #12
 80112f8:	46bd      	mov	sp, r7
 80112fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112fe:	4770      	bx	lr
 8011300:	2000b480 	.word	0x2000b480
 8011304:	2000b46c 	.word	0x2000b46c

08011308 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011308:	b580      	push	{r7, lr}
 801130a:	b088      	sub	sp, #32
 801130c:	af00      	add	r7, sp, #0
 801130e:	6078      	str	r0, [r7, #4]
 8011310:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	2b00      	cmp	r3, #0
 8011316:	d10d      	bne.n	8011334 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8011318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801131c:	b672      	cpsid	i
 801131e:	f383 8811 	msr	BASEPRI, r3
 8011322:	f3bf 8f6f 	isb	sy
 8011326:	f3bf 8f4f 	dsb	sy
 801132a:	b662      	cpsie	i
 801132c:	613b      	str	r3, [r7, #16]
}
 801132e:	bf00      	nop
 8011330:	bf00      	nop
 8011332:	e7fd      	b.n	8011330 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8011334:	683b      	ldr	r3, [r7, #0]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d10d      	bne.n	8011356 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 801133a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801133e:	b672      	cpsid	i
 8011340:	f383 8811 	msr	BASEPRI, r3
 8011344:	f3bf 8f6f 	isb	sy
 8011348:	f3bf 8f4f 	dsb	sy
 801134c:	b662      	cpsie	i
 801134e:	60fb      	str	r3, [r7, #12]
}
 8011350:	bf00      	nop
 8011352:	bf00      	nop
 8011354:	e7fd      	b.n	8011352 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8011356:	f001 f8b1 	bl	80124bc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801135a:	4b1d      	ldr	r3, [pc, #116]	@ (80113d0 <xTaskCheckForTimeOut+0xc8>)
 801135c:	681b      	ldr	r3, [r3, #0]
 801135e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	685b      	ldr	r3, [r3, #4]
 8011364:	69ba      	ldr	r2, [r7, #24]
 8011366:	1ad3      	subs	r3, r2, r3
 8011368:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801136a:	683b      	ldr	r3, [r7, #0]
 801136c:	681b      	ldr	r3, [r3, #0]
 801136e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011372:	d102      	bne.n	801137a <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011374:	2300      	movs	r3, #0
 8011376:	61fb      	str	r3, [r7, #28]
 8011378:	e023      	b.n	80113c2 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	681a      	ldr	r2, [r3, #0]
 801137e:	4b15      	ldr	r3, [pc, #84]	@ (80113d4 <xTaskCheckForTimeOut+0xcc>)
 8011380:	681b      	ldr	r3, [r3, #0]
 8011382:	429a      	cmp	r2, r3
 8011384:	d007      	beq.n	8011396 <xTaskCheckForTimeOut+0x8e>
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	685b      	ldr	r3, [r3, #4]
 801138a:	69ba      	ldr	r2, [r7, #24]
 801138c:	429a      	cmp	r2, r3
 801138e:	d302      	bcc.n	8011396 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011390:	2301      	movs	r3, #1
 8011392:	61fb      	str	r3, [r7, #28]
 8011394:	e015      	b.n	80113c2 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011396:	683b      	ldr	r3, [r7, #0]
 8011398:	681b      	ldr	r3, [r3, #0]
 801139a:	697a      	ldr	r2, [r7, #20]
 801139c:	429a      	cmp	r2, r3
 801139e:	d20b      	bcs.n	80113b8 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80113a0:	683b      	ldr	r3, [r7, #0]
 80113a2:	681a      	ldr	r2, [r3, #0]
 80113a4:	697b      	ldr	r3, [r7, #20]
 80113a6:	1ad2      	subs	r2, r2, r3
 80113a8:	683b      	ldr	r3, [r7, #0]
 80113aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80113ac:	6878      	ldr	r0, [r7, #4]
 80113ae:	f7ff ff95 	bl	80112dc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80113b2:	2300      	movs	r3, #0
 80113b4:	61fb      	str	r3, [r7, #28]
 80113b6:	e004      	b.n	80113c2 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 80113b8:	683b      	ldr	r3, [r7, #0]
 80113ba:	2200      	movs	r2, #0
 80113bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80113be:	2301      	movs	r3, #1
 80113c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80113c2:	f001 f8b1 	bl	8012528 <vPortExitCritical>

	return xReturn;
 80113c6:	69fb      	ldr	r3, [r7, #28]
}
 80113c8:	4618      	mov	r0, r3
 80113ca:	3720      	adds	r7, #32
 80113cc:	46bd      	mov	sp, r7
 80113ce:	bd80      	pop	{r7, pc}
 80113d0:	2000b46c 	.word	0x2000b46c
 80113d4:	2000b480 	.word	0x2000b480

080113d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80113d8:	b480      	push	{r7}
 80113da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80113dc:	4b03      	ldr	r3, [pc, #12]	@ (80113ec <vTaskMissedYield+0x14>)
 80113de:	2201      	movs	r2, #1
 80113e0:	601a      	str	r2, [r3, #0]
}
 80113e2:	bf00      	nop
 80113e4:	46bd      	mov	sp, r7
 80113e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ea:	4770      	bx	lr
 80113ec:	2000b47c 	.word	0x2000b47c

080113f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b082      	sub	sp, #8
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80113f8:	f000 f852 	bl	80114a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80113fc:	4b06      	ldr	r3, [pc, #24]	@ (8011418 <prvIdleTask+0x28>)
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	2b01      	cmp	r3, #1
 8011402:	d9f9      	bls.n	80113f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011404:	4b05      	ldr	r3, [pc, #20]	@ (801141c <prvIdleTask+0x2c>)
 8011406:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801140a:	601a      	str	r2, [r3, #0]
 801140c:	f3bf 8f4f 	dsb	sy
 8011410:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011414:	e7f0      	b.n	80113f8 <prvIdleTask+0x8>
 8011416:	bf00      	nop
 8011418:	2000af98 	.word	0x2000af98
 801141c:	e000ed04 	.word	0xe000ed04

08011420 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011420:	b580      	push	{r7, lr}
 8011422:	b082      	sub	sp, #8
 8011424:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011426:	2300      	movs	r3, #0
 8011428:	607b      	str	r3, [r7, #4]
 801142a:	e00c      	b.n	8011446 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801142c:	687a      	ldr	r2, [r7, #4]
 801142e:	4613      	mov	r3, r2
 8011430:	009b      	lsls	r3, r3, #2
 8011432:	4413      	add	r3, r2
 8011434:	009b      	lsls	r3, r3, #2
 8011436:	4a12      	ldr	r2, [pc, #72]	@ (8011480 <prvInitialiseTaskLists+0x60>)
 8011438:	4413      	add	r3, r2
 801143a:	4618      	mov	r0, r3
 801143c:	f7fe f824 	bl	800f488 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	3301      	adds	r3, #1
 8011444:	607b      	str	r3, [r7, #4]
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	2b37      	cmp	r3, #55	@ 0x37
 801144a:	d9ef      	bls.n	801142c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801144c:	480d      	ldr	r0, [pc, #52]	@ (8011484 <prvInitialiseTaskLists+0x64>)
 801144e:	f7fe f81b 	bl	800f488 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011452:	480d      	ldr	r0, [pc, #52]	@ (8011488 <prvInitialiseTaskLists+0x68>)
 8011454:	f7fe f818 	bl	800f488 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011458:	480c      	ldr	r0, [pc, #48]	@ (801148c <prvInitialiseTaskLists+0x6c>)
 801145a:	f7fe f815 	bl	800f488 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801145e:	480c      	ldr	r0, [pc, #48]	@ (8011490 <prvInitialiseTaskLists+0x70>)
 8011460:	f7fe f812 	bl	800f488 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011464:	480b      	ldr	r0, [pc, #44]	@ (8011494 <prvInitialiseTaskLists+0x74>)
 8011466:	f7fe f80f 	bl	800f488 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801146a:	4b0b      	ldr	r3, [pc, #44]	@ (8011498 <prvInitialiseTaskLists+0x78>)
 801146c:	4a05      	ldr	r2, [pc, #20]	@ (8011484 <prvInitialiseTaskLists+0x64>)
 801146e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011470:	4b0a      	ldr	r3, [pc, #40]	@ (801149c <prvInitialiseTaskLists+0x7c>)
 8011472:	4a05      	ldr	r2, [pc, #20]	@ (8011488 <prvInitialiseTaskLists+0x68>)
 8011474:	601a      	str	r2, [r3, #0]
}
 8011476:	bf00      	nop
 8011478:	3708      	adds	r7, #8
 801147a:	46bd      	mov	sp, r7
 801147c:	bd80      	pop	{r7, pc}
 801147e:	bf00      	nop
 8011480:	2000af98 	.word	0x2000af98
 8011484:	2000b3f8 	.word	0x2000b3f8
 8011488:	2000b40c 	.word	0x2000b40c
 801148c:	2000b428 	.word	0x2000b428
 8011490:	2000b43c 	.word	0x2000b43c
 8011494:	2000b454 	.word	0x2000b454
 8011498:	2000b420 	.word	0x2000b420
 801149c:	2000b424 	.word	0x2000b424

080114a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	b082      	sub	sp, #8
 80114a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80114a6:	e019      	b.n	80114dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80114a8:	f001 f808 	bl	80124bc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80114ac:	4b10      	ldr	r3, [pc, #64]	@ (80114f0 <prvCheckTasksWaitingTermination+0x50>)
 80114ae:	68db      	ldr	r3, [r3, #12]
 80114b0:	68db      	ldr	r3, [r3, #12]
 80114b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	3304      	adds	r3, #4
 80114b8:	4618      	mov	r0, r3
 80114ba:	f7fe f86f 	bl	800f59c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80114be:	4b0d      	ldr	r3, [pc, #52]	@ (80114f4 <prvCheckTasksWaitingTermination+0x54>)
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	3b01      	subs	r3, #1
 80114c4:	4a0b      	ldr	r2, [pc, #44]	@ (80114f4 <prvCheckTasksWaitingTermination+0x54>)
 80114c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80114c8:	4b0b      	ldr	r3, [pc, #44]	@ (80114f8 <prvCheckTasksWaitingTermination+0x58>)
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	3b01      	subs	r3, #1
 80114ce:	4a0a      	ldr	r2, [pc, #40]	@ (80114f8 <prvCheckTasksWaitingTermination+0x58>)
 80114d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80114d2:	f001 f829 	bl	8012528 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80114d6:	6878      	ldr	r0, [r7, #4]
 80114d8:	f000 f810 	bl	80114fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80114dc:	4b06      	ldr	r3, [pc, #24]	@ (80114f8 <prvCheckTasksWaitingTermination+0x58>)
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d1e1      	bne.n	80114a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80114e4:	bf00      	nop
 80114e6:	bf00      	nop
 80114e8:	3708      	adds	r7, #8
 80114ea:	46bd      	mov	sp, r7
 80114ec:	bd80      	pop	{r7, pc}
 80114ee:	bf00      	nop
 80114f0:	2000b43c 	.word	0x2000b43c
 80114f4:	2000b468 	.word	0x2000b468
 80114f8:	2000b450 	.word	0x2000b450

080114fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b084      	sub	sp, #16
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	3354      	adds	r3, #84	@ 0x54
 8011508:	4618      	mov	r0, r3
 801150a:	f00d f801 	bl	801e510 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8011514:	2b00      	cmp	r3, #0
 8011516:	d108      	bne.n	801152a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801151c:	4618      	mov	r0, r3
 801151e:	f001 f9c9 	bl	80128b4 <vPortFree>
				vPortFree( pxTCB );
 8011522:	6878      	ldr	r0, [r7, #4]
 8011524:	f001 f9c6 	bl	80128b4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011528:	e01b      	b.n	8011562 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8011530:	2b01      	cmp	r3, #1
 8011532:	d103      	bne.n	801153c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8011534:	6878      	ldr	r0, [r7, #4]
 8011536:	f001 f9bd 	bl	80128b4 <vPortFree>
	}
 801153a:	e012      	b.n	8011562 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8011542:	2b02      	cmp	r3, #2
 8011544:	d00d      	beq.n	8011562 <prvDeleteTCB+0x66>
	__asm volatile
 8011546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801154a:	b672      	cpsid	i
 801154c:	f383 8811 	msr	BASEPRI, r3
 8011550:	f3bf 8f6f 	isb	sy
 8011554:	f3bf 8f4f 	dsb	sy
 8011558:	b662      	cpsie	i
 801155a:	60fb      	str	r3, [r7, #12]
}
 801155c:	bf00      	nop
 801155e:	bf00      	nop
 8011560:	e7fd      	b.n	801155e <prvDeleteTCB+0x62>
	}
 8011562:	bf00      	nop
 8011564:	3710      	adds	r7, #16
 8011566:	46bd      	mov	sp, r7
 8011568:	bd80      	pop	{r7, pc}
	...

0801156c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801156c:	b480      	push	{r7}
 801156e:	b083      	sub	sp, #12
 8011570:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011572:	4b0c      	ldr	r3, [pc, #48]	@ (80115a4 <prvResetNextTaskUnblockTime+0x38>)
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	681b      	ldr	r3, [r3, #0]
 8011578:	2b00      	cmp	r3, #0
 801157a:	d104      	bne.n	8011586 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801157c:	4b0a      	ldr	r3, [pc, #40]	@ (80115a8 <prvResetNextTaskUnblockTime+0x3c>)
 801157e:	f04f 32ff 	mov.w	r2, #4294967295
 8011582:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011584:	e008      	b.n	8011598 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011586:	4b07      	ldr	r3, [pc, #28]	@ (80115a4 <prvResetNextTaskUnblockTime+0x38>)
 8011588:	681b      	ldr	r3, [r3, #0]
 801158a:	68db      	ldr	r3, [r3, #12]
 801158c:	68db      	ldr	r3, [r3, #12]
 801158e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	685b      	ldr	r3, [r3, #4]
 8011594:	4a04      	ldr	r2, [pc, #16]	@ (80115a8 <prvResetNextTaskUnblockTime+0x3c>)
 8011596:	6013      	str	r3, [r2, #0]
}
 8011598:	bf00      	nop
 801159a:	370c      	adds	r7, #12
 801159c:	46bd      	mov	sp, r7
 801159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115a2:	4770      	bx	lr
 80115a4:	2000b420 	.word	0x2000b420
 80115a8:	2000b488 	.word	0x2000b488

080115ac <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80115ac:	b480      	push	{r7}
 80115ae:	b083      	sub	sp, #12
 80115b0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80115b2:	4b05      	ldr	r3, [pc, #20]	@ (80115c8 <xTaskGetCurrentTaskHandle+0x1c>)
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	607b      	str	r3, [r7, #4]

		return xReturn;
 80115b8:	687b      	ldr	r3, [r7, #4]
	}
 80115ba:	4618      	mov	r0, r3
 80115bc:	370c      	adds	r7, #12
 80115be:	46bd      	mov	sp, r7
 80115c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c4:	4770      	bx	lr
 80115c6:	bf00      	nop
 80115c8:	2000af94 	.word	0x2000af94

080115cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80115cc:	b480      	push	{r7}
 80115ce:	b083      	sub	sp, #12
 80115d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80115d2:	4b0b      	ldr	r3, [pc, #44]	@ (8011600 <xTaskGetSchedulerState+0x34>)
 80115d4:	681b      	ldr	r3, [r3, #0]
 80115d6:	2b00      	cmp	r3, #0
 80115d8:	d102      	bne.n	80115e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80115da:	2301      	movs	r3, #1
 80115dc:	607b      	str	r3, [r7, #4]
 80115de:	e008      	b.n	80115f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80115e0:	4b08      	ldr	r3, [pc, #32]	@ (8011604 <xTaskGetSchedulerState+0x38>)
 80115e2:	681b      	ldr	r3, [r3, #0]
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d102      	bne.n	80115ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80115e8:	2302      	movs	r3, #2
 80115ea:	607b      	str	r3, [r7, #4]
 80115ec:	e001      	b.n	80115f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80115ee:	2300      	movs	r3, #0
 80115f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80115f2:	687b      	ldr	r3, [r7, #4]
	}
 80115f4:	4618      	mov	r0, r3
 80115f6:	370c      	adds	r7, #12
 80115f8:	46bd      	mov	sp, r7
 80115fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115fe:	4770      	bx	lr
 8011600:	2000b474 	.word	0x2000b474
 8011604:	2000b490 	.word	0x2000b490

08011608 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011608:	b580      	push	{r7, lr}
 801160a:	b084      	sub	sp, #16
 801160c:	af00      	add	r7, sp, #0
 801160e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011614:	2300      	movs	r3, #0
 8011616:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	2b00      	cmp	r3, #0
 801161c:	d051      	beq.n	80116c2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801161e:	68bb      	ldr	r3, [r7, #8]
 8011620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011622:	4b2a      	ldr	r3, [pc, #168]	@ (80116cc <xTaskPriorityInherit+0xc4>)
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011628:	429a      	cmp	r2, r3
 801162a:	d241      	bcs.n	80116b0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801162c:	68bb      	ldr	r3, [r7, #8]
 801162e:	699b      	ldr	r3, [r3, #24]
 8011630:	2b00      	cmp	r3, #0
 8011632:	db06      	blt.n	8011642 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011634:	4b25      	ldr	r3, [pc, #148]	@ (80116cc <xTaskPriorityInherit+0xc4>)
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801163a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801163e:	68bb      	ldr	r3, [r7, #8]
 8011640:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8011642:	68bb      	ldr	r3, [r7, #8]
 8011644:	6959      	ldr	r1, [r3, #20]
 8011646:	68bb      	ldr	r3, [r7, #8]
 8011648:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801164a:	4613      	mov	r3, r2
 801164c:	009b      	lsls	r3, r3, #2
 801164e:	4413      	add	r3, r2
 8011650:	009b      	lsls	r3, r3, #2
 8011652:	4a1f      	ldr	r2, [pc, #124]	@ (80116d0 <xTaskPriorityInherit+0xc8>)
 8011654:	4413      	add	r3, r2
 8011656:	4299      	cmp	r1, r3
 8011658:	d122      	bne.n	80116a0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801165a:	68bb      	ldr	r3, [r7, #8]
 801165c:	3304      	adds	r3, #4
 801165e:	4618      	mov	r0, r3
 8011660:	f7fd ff9c 	bl	800f59c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011664:	4b19      	ldr	r3, [pc, #100]	@ (80116cc <xTaskPriorityInherit+0xc4>)
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801166a:	68bb      	ldr	r3, [r7, #8]
 801166c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801166e:	68bb      	ldr	r3, [r7, #8]
 8011670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011672:	4b18      	ldr	r3, [pc, #96]	@ (80116d4 <xTaskPriorityInherit+0xcc>)
 8011674:	681b      	ldr	r3, [r3, #0]
 8011676:	429a      	cmp	r2, r3
 8011678:	d903      	bls.n	8011682 <xTaskPriorityInherit+0x7a>
 801167a:	68bb      	ldr	r3, [r7, #8]
 801167c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801167e:	4a15      	ldr	r2, [pc, #84]	@ (80116d4 <xTaskPriorityInherit+0xcc>)
 8011680:	6013      	str	r3, [r2, #0]
 8011682:	68bb      	ldr	r3, [r7, #8]
 8011684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011686:	4613      	mov	r3, r2
 8011688:	009b      	lsls	r3, r3, #2
 801168a:	4413      	add	r3, r2
 801168c:	009b      	lsls	r3, r3, #2
 801168e:	4a10      	ldr	r2, [pc, #64]	@ (80116d0 <xTaskPriorityInherit+0xc8>)
 8011690:	441a      	add	r2, r3
 8011692:	68bb      	ldr	r3, [r7, #8]
 8011694:	3304      	adds	r3, #4
 8011696:	4619      	mov	r1, r3
 8011698:	4610      	mov	r0, r2
 801169a:	f7fd ff22 	bl	800f4e2 <vListInsertEnd>
 801169e:	e004      	b.n	80116aa <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80116a0:	4b0a      	ldr	r3, [pc, #40]	@ (80116cc <xTaskPriorityInherit+0xc4>)
 80116a2:	681b      	ldr	r3, [r3, #0]
 80116a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80116a6:	68bb      	ldr	r3, [r7, #8]
 80116a8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80116aa:	2301      	movs	r3, #1
 80116ac:	60fb      	str	r3, [r7, #12]
 80116ae:	e008      	b.n	80116c2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80116b0:	68bb      	ldr	r3, [r7, #8]
 80116b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80116b4:	4b05      	ldr	r3, [pc, #20]	@ (80116cc <xTaskPriorityInherit+0xc4>)
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80116ba:	429a      	cmp	r2, r3
 80116bc:	d201      	bcs.n	80116c2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80116be:	2301      	movs	r3, #1
 80116c0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80116c2:	68fb      	ldr	r3, [r7, #12]
	}
 80116c4:	4618      	mov	r0, r3
 80116c6:	3710      	adds	r7, #16
 80116c8:	46bd      	mov	sp, r7
 80116ca:	bd80      	pop	{r7, pc}
 80116cc:	2000af94 	.word	0x2000af94
 80116d0:	2000af98 	.word	0x2000af98
 80116d4:	2000b470 	.word	0x2000b470

080116d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80116d8:	b580      	push	{r7, lr}
 80116da:	b086      	sub	sp, #24
 80116dc:	af00      	add	r7, sp, #0
 80116de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80116e4:	2300      	movs	r3, #0
 80116e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	2b00      	cmp	r3, #0
 80116ec:	d05c      	beq.n	80117a8 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80116ee:	4b31      	ldr	r3, [pc, #196]	@ (80117b4 <xTaskPriorityDisinherit+0xdc>)
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	693a      	ldr	r2, [r7, #16]
 80116f4:	429a      	cmp	r2, r3
 80116f6:	d00d      	beq.n	8011714 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 80116f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116fc:	b672      	cpsid	i
 80116fe:	f383 8811 	msr	BASEPRI, r3
 8011702:	f3bf 8f6f 	isb	sy
 8011706:	f3bf 8f4f 	dsb	sy
 801170a:	b662      	cpsie	i
 801170c:	60fb      	str	r3, [r7, #12]
}
 801170e:	bf00      	nop
 8011710:	bf00      	nop
 8011712:	e7fd      	b.n	8011710 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8011714:	693b      	ldr	r3, [r7, #16]
 8011716:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011718:	2b00      	cmp	r3, #0
 801171a:	d10d      	bne.n	8011738 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 801171c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011720:	b672      	cpsid	i
 8011722:	f383 8811 	msr	BASEPRI, r3
 8011726:	f3bf 8f6f 	isb	sy
 801172a:	f3bf 8f4f 	dsb	sy
 801172e:	b662      	cpsie	i
 8011730:	60bb      	str	r3, [r7, #8]
}
 8011732:	bf00      	nop
 8011734:	bf00      	nop
 8011736:	e7fd      	b.n	8011734 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8011738:	693b      	ldr	r3, [r7, #16]
 801173a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801173c:	1e5a      	subs	r2, r3, #1
 801173e:	693b      	ldr	r3, [r7, #16]
 8011740:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011742:	693b      	ldr	r3, [r7, #16]
 8011744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011746:	693b      	ldr	r3, [r7, #16]
 8011748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801174a:	429a      	cmp	r2, r3
 801174c:	d02c      	beq.n	80117a8 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801174e:	693b      	ldr	r3, [r7, #16]
 8011750:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011752:	2b00      	cmp	r3, #0
 8011754:	d128      	bne.n	80117a8 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011756:	693b      	ldr	r3, [r7, #16]
 8011758:	3304      	adds	r3, #4
 801175a:	4618      	mov	r0, r3
 801175c:	f7fd ff1e 	bl	800f59c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011760:	693b      	ldr	r3, [r7, #16]
 8011762:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011764:	693b      	ldr	r3, [r7, #16]
 8011766:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011768:	693b      	ldr	r3, [r7, #16]
 801176a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801176c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011770:	693b      	ldr	r3, [r7, #16]
 8011772:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011774:	693b      	ldr	r3, [r7, #16]
 8011776:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011778:	4b0f      	ldr	r3, [pc, #60]	@ (80117b8 <xTaskPriorityDisinherit+0xe0>)
 801177a:	681b      	ldr	r3, [r3, #0]
 801177c:	429a      	cmp	r2, r3
 801177e:	d903      	bls.n	8011788 <xTaskPriorityDisinherit+0xb0>
 8011780:	693b      	ldr	r3, [r7, #16]
 8011782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011784:	4a0c      	ldr	r2, [pc, #48]	@ (80117b8 <xTaskPriorityDisinherit+0xe0>)
 8011786:	6013      	str	r3, [r2, #0]
 8011788:	693b      	ldr	r3, [r7, #16]
 801178a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801178c:	4613      	mov	r3, r2
 801178e:	009b      	lsls	r3, r3, #2
 8011790:	4413      	add	r3, r2
 8011792:	009b      	lsls	r3, r3, #2
 8011794:	4a09      	ldr	r2, [pc, #36]	@ (80117bc <xTaskPriorityDisinherit+0xe4>)
 8011796:	441a      	add	r2, r3
 8011798:	693b      	ldr	r3, [r7, #16]
 801179a:	3304      	adds	r3, #4
 801179c:	4619      	mov	r1, r3
 801179e:	4610      	mov	r0, r2
 80117a0:	f7fd fe9f 	bl	800f4e2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80117a4:	2301      	movs	r3, #1
 80117a6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80117a8:	697b      	ldr	r3, [r7, #20]
	}
 80117aa:	4618      	mov	r0, r3
 80117ac:	3718      	adds	r7, #24
 80117ae:	46bd      	mov	sp, r7
 80117b0:	bd80      	pop	{r7, pc}
 80117b2:	bf00      	nop
 80117b4:	2000af94 	.word	0x2000af94
 80117b8:	2000b470 	.word	0x2000b470
 80117bc:	2000af98 	.word	0x2000af98

080117c0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80117c0:	b580      	push	{r7, lr}
 80117c2:	b088      	sub	sp, #32
 80117c4:	af00      	add	r7, sp, #0
 80117c6:	6078      	str	r0, [r7, #4]
 80117c8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80117ce:	2301      	movs	r3, #1
 80117d0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d070      	beq.n	80118ba <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80117d8:	69bb      	ldr	r3, [r7, #24]
 80117da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d10d      	bne.n	80117fc <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 80117e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117e4:	b672      	cpsid	i
 80117e6:	f383 8811 	msr	BASEPRI, r3
 80117ea:	f3bf 8f6f 	isb	sy
 80117ee:	f3bf 8f4f 	dsb	sy
 80117f2:	b662      	cpsie	i
 80117f4:	60fb      	str	r3, [r7, #12]
}
 80117f6:	bf00      	nop
 80117f8:	bf00      	nop
 80117fa:	e7fd      	b.n	80117f8 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80117fc:	69bb      	ldr	r3, [r7, #24]
 80117fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011800:	683a      	ldr	r2, [r7, #0]
 8011802:	429a      	cmp	r2, r3
 8011804:	d902      	bls.n	801180c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011806:	683b      	ldr	r3, [r7, #0]
 8011808:	61fb      	str	r3, [r7, #28]
 801180a:	e002      	b.n	8011812 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801180c:	69bb      	ldr	r3, [r7, #24]
 801180e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011810:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011812:	69bb      	ldr	r3, [r7, #24]
 8011814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011816:	69fa      	ldr	r2, [r7, #28]
 8011818:	429a      	cmp	r2, r3
 801181a:	d04e      	beq.n	80118ba <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801181c:	69bb      	ldr	r3, [r7, #24]
 801181e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011820:	697a      	ldr	r2, [r7, #20]
 8011822:	429a      	cmp	r2, r3
 8011824:	d149      	bne.n	80118ba <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8011826:	4b27      	ldr	r3, [pc, #156]	@ (80118c4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	69ba      	ldr	r2, [r7, #24]
 801182c:	429a      	cmp	r2, r3
 801182e:	d10d      	bne.n	801184c <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 8011830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011834:	b672      	cpsid	i
 8011836:	f383 8811 	msr	BASEPRI, r3
 801183a:	f3bf 8f6f 	isb	sy
 801183e:	f3bf 8f4f 	dsb	sy
 8011842:	b662      	cpsie	i
 8011844:	60bb      	str	r3, [r7, #8]
}
 8011846:	bf00      	nop
 8011848:	bf00      	nop
 801184a:	e7fd      	b.n	8011848 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801184c:	69bb      	ldr	r3, [r7, #24]
 801184e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011850:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8011852:	69bb      	ldr	r3, [r7, #24]
 8011854:	69fa      	ldr	r2, [r7, #28]
 8011856:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011858:	69bb      	ldr	r3, [r7, #24]
 801185a:	699b      	ldr	r3, [r3, #24]
 801185c:	2b00      	cmp	r3, #0
 801185e:	db04      	blt.n	801186a <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011860:	69fb      	ldr	r3, [r7, #28]
 8011862:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011866:	69bb      	ldr	r3, [r7, #24]
 8011868:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801186a:	69bb      	ldr	r3, [r7, #24]
 801186c:	6959      	ldr	r1, [r3, #20]
 801186e:	693a      	ldr	r2, [r7, #16]
 8011870:	4613      	mov	r3, r2
 8011872:	009b      	lsls	r3, r3, #2
 8011874:	4413      	add	r3, r2
 8011876:	009b      	lsls	r3, r3, #2
 8011878:	4a13      	ldr	r2, [pc, #76]	@ (80118c8 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 801187a:	4413      	add	r3, r2
 801187c:	4299      	cmp	r1, r3
 801187e:	d11c      	bne.n	80118ba <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011880:	69bb      	ldr	r3, [r7, #24]
 8011882:	3304      	adds	r3, #4
 8011884:	4618      	mov	r0, r3
 8011886:	f7fd fe89 	bl	800f59c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801188a:	69bb      	ldr	r3, [r7, #24]
 801188c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801188e:	4b0f      	ldr	r3, [pc, #60]	@ (80118cc <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8011890:	681b      	ldr	r3, [r3, #0]
 8011892:	429a      	cmp	r2, r3
 8011894:	d903      	bls.n	801189e <vTaskPriorityDisinheritAfterTimeout+0xde>
 8011896:	69bb      	ldr	r3, [r7, #24]
 8011898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801189a:	4a0c      	ldr	r2, [pc, #48]	@ (80118cc <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 801189c:	6013      	str	r3, [r2, #0]
 801189e:	69bb      	ldr	r3, [r7, #24]
 80118a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80118a2:	4613      	mov	r3, r2
 80118a4:	009b      	lsls	r3, r3, #2
 80118a6:	4413      	add	r3, r2
 80118a8:	009b      	lsls	r3, r3, #2
 80118aa:	4a07      	ldr	r2, [pc, #28]	@ (80118c8 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80118ac:	441a      	add	r2, r3
 80118ae:	69bb      	ldr	r3, [r7, #24]
 80118b0:	3304      	adds	r3, #4
 80118b2:	4619      	mov	r1, r3
 80118b4:	4610      	mov	r0, r2
 80118b6:	f7fd fe14 	bl	800f4e2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80118ba:	bf00      	nop
 80118bc:	3720      	adds	r7, #32
 80118be:	46bd      	mov	sp, r7
 80118c0:	bd80      	pop	{r7, pc}
 80118c2:	bf00      	nop
 80118c4:	2000af94 	.word	0x2000af94
 80118c8:	2000af98 	.word	0x2000af98
 80118cc:	2000b470 	.word	0x2000b470

080118d0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80118d0:	b480      	push	{r7}
 80118d2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80118d4:	4b07      	ldr	r3, [pc, #28]	@ (80118f4 <pvTaskIncrementMutexHeldCount+0x24>)
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d004      	beq.n	80118e6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80118dc:	4b05      	ldr	r3, [pc, #20]	@ (80118f4 <pvTaskIncrementMutexHeldCount+0x24>)
 80118de:	681b      	ldr	r3, [r3, #0]
 80118e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80118e2:	3201      	adds	r2, #1
 80118e4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80118e6:	4b03      	ldr	r3, [pc, #12]	@ (80118f4 <pvTaskIncrementMutexHeldCount+0x24>)
 80118e8:	681b      	ldr	r3, [r3, #0]
	}
 80118ea:	4618      	mov	r0, r3
 80118ec:	46bd      	mov	sp, r7
 80118ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118f2:	4770      	bx	lr
 80118f4:	2000af94 	.word	0x2000af94

080118f8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80118f8:	b580      	push	{r7, lr}
 80118fa:	b084      	sub	sp, #16
 80118fc:	af00      	add	r7, sp, #0
 80118fe:	6078      	str	r0, [r7, #4]
 8011900:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8011902:	f000 fddb 	bl	80124bc <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8011906:	4b20      	ldr	r3, [pc, #128]	@ (8011988 <ulTaskNotifyTake+0x90>)
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801190e:	2b00      	cmp	r3, #0
 8011910:	d113      	bne.n	801193a <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8011912:	4b1d      	ldr	r3, [pc, #116]	@ (8011988 <ulTaskNotifyTake+0x90>)
 8011914:	681b      	ldr	r3, [r3, #0]
 8011916:	2201      	movs	r2, #1
 8011918:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 801191c:	683b      	ldr	r3, [r7, #0]
 801191e:	2b00      	cmp	r3, #0
 8011920:	d00b      	beq.n	801193a <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011922:	2101      	movs	r1, #1
 8011924:	6838      	ldr	r0, [r7, #0]
 8011926:	f000 f8fb 	bl	8011b20 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801192a:	4b18      	ldr	r3, [pc, #96]	@ (801198c <ulTaskNotifyTake+0x94>)
 801192c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011930:	601a      	str	r2, [r3, #0]
 8011932:	f3bf 8f4f 	dsb	sy
 8011936:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801193a:	f000 fdf5 	bl	8012528 <vPortExitCritical>

		taskENTER_CRITICAL();
 801193e:	f000 fdbd 	bl	80124bc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8011942:	4b11      	ldr	r3, [pc, #68]	@ (8011988 <ulTaskNotifyTake+0x90>)
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801194a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 801194c:	68fb      	ldr	r3, [r7, #12]
 801194e:	2b00      	cmp	r3, #0
 8011950:	d00e      	beq.n	8011970 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	2b00      	cmp	r3, #0
 8011956:	d005      	beq.n	8011964 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8011958:	4b0b      	ldr	r3, [pc, #44]	@ (8011988 <ulTaskNotifyTake+0x90>)
 801195a:	681b      	ldr	r3, [r3, #0]
 801195c:	2200      	movs	r2, #0
 801195e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8011962:	e005      	b.n	8011970 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8011964:	4b08      	ldr	r3, [pc, #32]	@ (8011988 <ulTaskNotifyTake+0x90>)
 8011966:	681b      	ldr	r3, [r3, #0]
 8011968:	68fa      	ldr	r2, [r7, #12]
 801196a:	3a01      	subs	r2, #1
 801196c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011970:	4b05      	ldr	r3, [pc, #20]	@ (8011988 <ulTaskNotifyTake+0x90>)
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	2200      	movs	r2, #0
 8011976:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 801197a:	f000 fdd5 	bl	8012528 <vPortExitCritical>

		return ulReturn;
 801197e:	68fb      	ldr	r3, [r7, #12]
	}
 8011980:	4618      	mov	r0, r3
 8011982:	3710      	adds	r7, #16
 8011984:	46bd      	mov	sp, r7
 8011986:	bd80      	pop	{r7, pc}
 8011988:	2000af94 	.word	0x2000af94
 801198c:	e000ed04 	.word	0xe000ed04

08011990 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8011990:	b580      	push	{r7, lr}
 8011992:	b08a      	sub	sp, #40	@ 0x28
 8011994:	af00      	add	r7, sp, #0
 8011996:	60f8      	str	r0, [r7, #12]
 8011998:	60b9      	str	r1, [r7, #8]
 801199a:	603b      	str	r3, [r7, #0]
 801199c:	4613      	mov	r3, r2
 801199e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80119a0:	2301      	movs	r3, #1
 80119a2:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d10d      	bne.n	80119c6 <xTaskGenericNotify+0x36>
	__asm volatile
 80119aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119ae:	b672      	cpsid	i
 80119b0:	f383 8811 	msr	BASEPRI, r3
 80119b4:	f3bf 8f6f 	isb	sy
 80119b8:	f3bf 8f4f 	dsb	sy
 80119bc:	b662      	cpsie	i
 80119be:	61bb      	str	r3, [r7, #24]
}
 80119c0:	bf00      	nop
 80119c2:	bf00      	nop
 80119c4:	e7fd      	b.n	80119c2 <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 80119c6:	68fb      	ldr	r3, [r7, #12]
 80119c8:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80119ca:	f000 fd77 	bl	80124bc <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80119ce:	683b      	ldr	r3, [r7, #0]
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d004      	beq.n	80119de <xTaskGenericNotify+0x4e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80119d4:	6a3b      	ldr	r3, [r7, #32]
 80119d6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80119da:	683b      	ldr	r3, [r7, #0]
 80119dc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80119de:	6a3b      	ldr	r3, [r7, #32]
 80119e0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80119e4:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80119e6:	6a3b      	ldr	r3, [r7, #32]
 80119e8:	2202      	movs	r2, #2
 80119ea:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80119ee:	79fb      	ldrb	r3, [r7, #7]
 80119f0:	2b04      	cmp	r3, #4
 80119f2:	d82e      	bhi.n	8011a52 <xTaskGenericNotify+0xc2>
 80119f4:	a201      	add	r2, pc, #4	@ (adr r2, 80119fc <xTaskGenericNotify+0x6c>)
 80119f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80119fa:	bf00      	nop
 80119fc:	08011a7b 	.word	0x08011a7b
 8011a00:	08011a11 	.word	0x08011a11
 8011a04:	08011a23 	.word	0x08011a23
 8011a08:	08011a33 	.word	0x08011a33
 8011a0c:	08011a3d 	.word	0x08011a3d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8011a10:	6a3b      	ldr	r3, [r7, #32]
 8011a12:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8011a16:	68bb      	ldr	r3, [r7, #8]
 8011a18:	431a      	orrs	r2, r3
 8011a1a:	6a3b      	ldr	r3, [r7, #32]
 8011a1c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011a20:	e02e      	b.n	8011a80 <xTaskGenericNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8011a22:	6a3b      	ldr	r3, [r7, #32]
 8011a24:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011a28:	1c5a      	adds	r2, r3, #1
 8011a2a:	6a3b      	ldr	r3, [r7, #32]
 8011a2c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011a30:	e026      	b.n	8011a80 <xTaskGenericNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8011a32:	6a3b      	ldr	r3, [r7, #32]
 8011a34:	68ba      	ldr	r2, [r7, #8]
 8011a36:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011a3a:	e021      	b.n	8011a80 <xTaskGenericNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8011a3c:	7ffb      	ldrb	r3, [r7, #31]
 8011a3e:	2b02      	cmp	r3, #2
 8011a40:	d004      	beq.n	8011a4c <xTaskGenericNotify+0xbc>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8011a42:	6a3b      	ldr	r3, [r7, #32]
 8011a44:	68ba      	ldr	r2, [r7, #8]
 8011a46:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8011a4a:	e019      	b.n	8011a80 <xTaskGenericNotify+0xf0>
						xReturn = pdFAIL;
 8011a4c:	2300      	movs	r3, #0
 8011a4e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8011a50:	e016      	b.n	8011a80 <xTaskGenericNotify+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8011a52:	6a3b      	ldr	r3, [r7, #32]
 8011a54:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a5c:	d00f      	beq.n	8011a7e <xTaskGenericNotify+0xee>
	__asm volatile
 8011a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a62:	b672      	cpsid	i
 8011a64:	f383 8811 	msr	BASEPRI, r3
 8011a68:	f3bf 8f6f 	isb	sy
 8011a6c:	f3bf 8f4f 	dsb	sy
 8011a70:	b662      	cpsie	i
 8011a72:	617b      	str	r3, [r7, #20]
}
 8011a74:	bf00      	nop
 8011a76:	bf00      	nop
 8011a78:	e7fd      	b.n	8011a76 <xTaskGenericNotify+0xe6>
					break;
 8011a7a:	bf00      	nop
 8011a7c:	e000      	b.n	8011a80 <xTaskGenericNotify+0xf0>

					break;
 8011a7e:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011a80:	7ffb      	ldrb	r3, [r7, #31]
 8011a82:	2b01      	cmp	r3, #1
 8011a84:	d13d      	bne.n	8011b02 <xTaskGenericNotify+0x172>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011a86:	6a3b      	ldr	r3, [r7, #32]
 8011a88:	3304      	adds	r3, #4
 8011a8a:	4618      	mov	r0, r3
 8011a8c:	f7fd fd86 	bl	800f59c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8011a90:	6a3b      	ldr	r3, [r7, #32]
 8011a92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a94:	4b1e      	ldr	r3, [pc, #120]	@ (8011b10 <xTaskGenericNotify+0x180>)
 8011a96:	681b      	ldr	r3, [r3, #0]
 8011a98:	429a      	cmp	r2, r3
 8011a9a:	d903      	bls.n	8011aa4 <xTaskGenericNotify+0x114>
 8011a9c:	6a3b      	ldr	r3, [r7, #32]
 8011a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011aa0:	4a1b      	ldr	r2, [pc, #108]	@ (8011b10 <xTaskGenericNotify+0x180>)
 8011aa2:	6013      	str	r3, [r2, #0]
 8011aa4:	6a3b      	ldr	r3, [r7, #32]
 8011aa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011aa8:	4613      	mov	r3, r2
 8011aaa:	009b      	lsls	r3, r3, #2
 8011aac:	4413      	add	r3, r2
 8011aae:	009b      	lsls	r3, r3, #2
 8011ab0:	4a18      	ldr	r2, [pc, #96]	@ (8011b14 <xTaskGenericNotify+0x184>)
 8011ab2:	441a      	add	r2, r3
 8011ab4:	6a3b      	ldr	r3, [r7, #32]
 8011ab6:	3304      	adds	r3, #4
 8011ab8:	4619      	mov	r1, r3
 8011aba:	4610      	mov	r0, r2
 8011abc:	f7fd fd11 	bl	800f4e2 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011ac0:	6a3b      	ldr	r3, [r7, #32]
 8011ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	d00d      	beq.n	8011ae4 <xTaskGenericNotify+0x154>
	__asm volatile
 8011ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011acc:	b672      	cpsid	i
 8011ace:	f383 8811 	msr	BASEPRI, r3
 8011ad2:	f3bf 8f6f 	isb	sy
 8011ad6:	f3bf 8f4f 	dsb	sy
 8011ada:	b662      	cpsie	i
 8011adc:	613b      	str	r3, [r7, #16]
}
 8011ade:	bf00      	nop
 8011ae0:	bf00      	nop
 8011ae2:	e7fd      	b.n	8011ae0 <xTaskGenericNotify+0x150>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011ae4:	6a3b      	ldr	r3, [r7, #32]
 8011ae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8011b18 <xTaskGenericNotify+0x188>)
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011aee:	429a      	cmp	r2, r3
 8011af0:	d907      	bls.n	8011b02 <xTaskGenericNotify+0x172>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8011af2:	4b0a      	ldr	r3, [pc, #40]	@ (8011b1c <xTaskGenericNotify+0x18c>)
 8011af4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011af8:	601a      	str	r2, [r3, #0]
 8011afa:	f3bf 8f4f 	dsb	sy
 8011afe:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011b02:	f000 fd11 	bl	8012528 <vPortExitCritical>

		return xReturn;
 8011b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8011b08:	4618      	mov	r0, r3
 8011b0a:	3728      	adds	r7, #40	@ 0x28
 8011b0c:	46bd      	mov	sp, r7
 8011b0e:	bd80      	pop	{r7, pc}
 8011b10:	2000b470 	.word	0x2000b470
 8011b14:	2000af98 	.word	0x2000af98
 8011b18:	2000af94 	.word	0x2000af94
 8011b1c:	e000ed04 	.word	0xe000ed04

08011b20 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011b20:	b580      	push	{r7, lr}
 8011b22:	b084      	sub	sp, #16
 8011b24:	af00      	add	r7, sp, #0
 8011b26:	6078      	str	r0, [r7, #4]
 8011b28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011b2a:	4b21      	ldr	r3, [pc, #132]	@ (8011bb0 <prvAddCurrentTaskToDelayedList+0x90>)
 8011b2c:	681b      	ldr	r3, [r3, #0]
 8011b2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011b30:	4b20      	ldr	r3, [pc, #128]	@ (8011bb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	3304      	adds	r3, #4
 8011b36:	4618      	mov	r0, r3
 8011b38:	f7fd fd30 	bl	800f59c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b42:	d10a      	bne.n	8011b5a <prvAddCurrentTaskToDelayedList+0x3a>
 8011b44:	683b      	ldr	r3, [r7, #0]
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d007      	beq.n	8011b5a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011b4a:	4b1a      	ldr	r3, [pc, #104]	@ (8011bb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b4c:	681b      	ldr	r3, [r3, #0]
 8011b4e:	3304      	adds	r3, #4
 8011b50:	4619      	mov	r1, r3
 8011b52:	4819      	ldr	r0, [pc, #100]	@ (8011bb8 <prvAddCurrentTaskToDelayedList+0x98>)
 8011b54:	f7fd fcc5 	bl	800f4e2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011b58:	e026      	b.n	8011ba8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011b5a:	68fa      	ldr	r2, [r7, #12]
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	4413      	add	r3, r2
 8011b60:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011b62:	4b14      	ldr	r3, [pc, #80]	@ (8011bb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	68ba      	ldr	r2, [r7, #8]
 8011b68:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011b6a:	68ba      	ldr	r2, [r7, #8]
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	429a      	cmp	r2, r3
 8011b70:	d209      	bcs.n	8011b86 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011b72:	4b12      	ldr	r3, [pc, #72]	@ (8011bbc <prvAddCurrentTaskToDelayedList+0x9c>)
 8011b74:	681a      	ldr	r2, [r3, #0]
 8011b76:	4b0f      	ldr	r3, [pc, #60]	@ (8011bb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	3304      	adds	r3, #4
 8011b7c:	4619      	mov	r1, r3
 8011b7e:	4610      	mov	r0, r2
 8011b80:	f7fd fcd3 	bl	800f52a <vListInsert>
}
 8011b84:	e010      	b.n	8011ba8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011b86:	4b0e      	ldr	r3, [pc, #56]	@ (8011bc0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011b88:	681a      	ldr	r2, [r3, #0]
 8011b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8011bb4 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	3304      	adds	r3, #4
 8011b90:	4619      	mov	r1, r3
 8011b92:	4610      	mov	r0, r2
 8011b94:	f7fd fcc9 	bl	800f52a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011b98:	4b0a      	ldr	r3, [pc, #40]	@ (8011bc4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011b9a:	681b      	ldr	r3, [r3, #0]
 8011b9c:	68ba      	ldr	r2, [r7, #8]
 8011b9e:	429a      	cmp	r2, r3
 8011ba0:	d202      	bcs.n	8011ba8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011ba2:	4a08      	ldr	r2, [pc, #32]	@ (8011bc4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011ba4:	68bb      	ldr	r3, [r7, #8]
 8011ba6:	6013      	str	r3, [r2, #0]
}
 8011ba8:	bf00      	nop
 8011baa:	3710      	adds	r7, #16
 8011bac:	46bd      	mov	sp, r7
 8011bae:	bd80      	pop	{r7, pc}
 8011bb0:	2000b46c 	.word	0x2000b46c
 8011bb4:	2000af94 	.word	0x2000af94
 8011bb8:	2000b454 	.word	0x2000b454
 8011bbc:	2000b424 	.word	0x2000b424
 8011bc0:	2000b420 	.word	0x2000b420
 8011bc4:	2000b488 	.word	0x2000b488

08011bc8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011bc8:	b580      	push	{r7, lr}
 8011bca:	b08a      	sub	sp, #40	@ 0x28
 8011bcc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011bce:	2300      	movs	r3, #0
 8011bd0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011bd2:	f000 fb21 	bl	8012218 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8011c50 <xTimerCreateTimerTask+0x88>)
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d021      	beq.n	8011c22 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011bde:	2300      	movs	r3, #0
 8011be0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011be2:	2300      	movs	r3, #0
 8011be4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011be6:	1d3a      	adds	r2, r7, #4
 8011be8:	f107 0108 	add.w	r1, r7, #8
 8011bec:	f107 030c 	add.w	r3, r7, #12
 8011bf0:	4618      	mov	r0, r3
 8011bf2:	f7fd fc2f 	bl	800f454 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011bf6:	6879      	ldr	r1, [r7, #4]
 8011bf8:	68bb      	ldr	r3, [r7, #8]
 8011bfa:	68fa      	ldr	r2, [r7, #12]
 8011bfc:	9202      	str	r2, [sp, #8]
 8011bfe:	9301      	str	r3, [sp, #4]
 8011c00:	2302      	movs	r3, #2
 8011c02:	9300      	str	r3, [sp, #0]
 8011c04:	2300      	movs	r3, #0
 8011c06:	460a      	mov	r2, r1
 8011c08:	4912      	ldr	r1, [pc, #72]	@ (8011c54 <xTimerCreateTimerTask+0x8c>)
 8011c0a:	4813      	ldr	r0, [pc, #76]	@ (8011c58 <xTimerCreateTimerTask+0x90>)
 8011c0c:	f7fe fe20 	bl	8010850 <xTaskCreateStatic>
 8011c10:	4603      	mov	r3, r0
 8011c12:	4a12      	ldr	r2, [pc, #72]	@ (8011c5c <xTimerCreateTimerTask+0x94>)
 8011c14:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011c16:	4b11      	ldr	r3, [pc, #68]	@ (8011c5c <xTimerCreateTimerTask+0x94>)
 8011c18:	681b      	ldr	r3, [r3, #0]
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d001      	beq.n	8011c22 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011c1e:	2301      	movs	r3, #1
 8011c20:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8011c22:	697b      	ldr	r3, [r7, #20]
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	d10d      	bne.n	8011c44 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8011c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c2c:	b672      	cpsid	i
 8011c2e:	f383 8811 	msr	BASEPRI, r3
 8011c32:	f3bf 8f6f 	isb	sy
 8011c36:	f3bf 8f4f 	dsb	sy
 8011c3a:	b662      	cpsie	i
 8011c3c:	613b      	str	r3, [r7, #16]
}
 8011c3e:	bf00      	nop
 8011c40:	bf00      	nop
 8011c42:	e7fd      	b.n	8011c40 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8011c44:	697b      	ldr	r3, [r7, #20]
}
 8011c46:	4618      	mov	r0, r3
 8011c48:	3718      	adds	r7, #24
 8011c4a:	46bd      	mov	sp, r7
 8011c4c:	bd80      	pop	{r7, pc}
 8011c4e:	bf00      	nop
 8011c50:	2000b4c4 	.word	0x2000b4c4
 8011c54:	0801f3fc 	.word	0x0801f3fc
 8011c58:	08011da1 	.word	0x08011da1
 8011c5c:	2000b4c8 	.word	0x2000b4c8

08011c60 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011c60:	b580      	push	{r7, lr}
 8011c62:	b08a      	sub	sp, #40	@ 0x28
 8011c64:	af00      	add	r7, sp, #0
 8011c66:	60f8      	str	r0, [r7, #12]
 8011c68:	60b9      	str	r1, [r7, #8]
 8011c6a:	607a      	str	r2, [r7, #4]
 8011c6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011c6e:	2300      	movs	r3, #0
 8011c70:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8011c72:	68fb      	ldr	r3, [r7, #12]
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d10d      	bne.n	8011c94 <xTimerGenericCommand+0x34>
	__asm volatile
 8011c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c7c:	b672      	cpsid	i
 8011c7e:	f383 8811 	msr	BASEPRI, r3
 8011c82:	f3bf 8f6f 	isb	sy
 8011c86:	f3bf 8f4f 	dsb	sy
 8011c8a:	b662      	cpsie	i
 8011c8c:	623b      	str	r3, [r7, #32]
}
 8011c8e:	bf00      	nop
 8011c90:	bf00      	nop
 8011c92:	e7fd      	b.n	8011c90 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011c94:	4b19      	ldr	r3, [pc, #100]	@ (8011cfc <xTimerGenericCommand+0x9c>)
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	d02a      	beq.n	8011cf2 <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011c9c:	68bb      	ldr	r3, [r7, #8]
 8011c9e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011ca4:	68fb      	ldr	r3, [r7, #12]
 8011ca6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011ca8:	68bb      	ldr	r3, [r7, #8]
 8011caa:	2b05      	cmp	r3, #5
 8011cac:	dc18      	bgt.n	8011ce0 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011cae:	f7ff fc8d 	bl	80115cc <xTaskGetSchedulerState>
 8011cb2:	4603      	mov	r3, r0
 8011cb4:	2b02      	cmp	r3, #2
 8011cb6:	d109      	bne.n	8011ccc <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011cb8:	4b10      	ldr	r3, [pc, #64]	@ (8011cfc <xTimerGenericCommand+0x9c>)
 8011cba:	6818      	ldr	r0, [r3, #0]
 8011cbc:	f107 0110 	add.w	r1, r7, #16
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011cc4:	f7fd ff20 	bl	800fb08 <xQueueGenericSend>
 8011cc8:	6278      	str	r0, [r7, #36]	@ 0x24
 8011cca:	e012      	b.n	8011cf2 <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8011cfc <xTimerGenericCommand+0x9c>)
 8011cce:	6818      	ldr	r0, [r3, #0]
 8011cd0:	f107 0110 	add.w	r1, r7, #16
 8011cd4:	2300      	movs	r3, #0
 8011cd6:	2200      	movs	r2, #0
 8011cd8:	f7fd ff16 	bl	800fb08 <xQueueGenericSend>
 8011cdc:	6278      	str	r0, [r7, #36]	@ 0x24
 8011cde:	e008      	b.n	8011cf2 <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011ce0:	4b06      	ldr	r3, [pc, #24]	@ (8011cfc <xTimerGenericCommand+0x9c>)
 8011ce2:	6818      	ldr	r0, [r3, #0]
 8011ce4:	f107 0110 	add.w	r1, r7, #16
 8011ce8:	2300      	movs	r3, #0
 8011cea:	683a      	ldr	r2, [r7, #0]
 8011cec:	f7fe f816 	bl	800fd1c <xQueueGenericSendFromISR>
 8011cf0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011cf4:	4618      	mov	r0, r3
 8011cf6:	3728      	adds	r7, #40	@ 0x28
 8011cf8:	46bd      	mov	sp, r7
 8011cfa:	bd80      	pop	{r7, pc}
 8011cfc:	2000b4c4 	.word	0x2000b4c4

08011d00 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011d00:	b580      	push	{r7, lr}
 8011d02:	b088      	sub	sp, #32
 8011d04:	af02      	add	r7, sp, #8
 8011d06:	6078      	str	r0, [r7, #4]
 8011d08:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011d0a:	4b24      	ldr	r3, [pc, #144]	@ (8011d9c <prvProcessExpiredTimer+0x9c>)
 8011d0c:	681b      	ldr	r3, [r3, #0]
 8011d0e:	68db      	ldr	r3, [r3, #12]
 8011d10:	68db      	ldr	r3, [r3, #12]
 8011d12:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011d14:	697b      	ldr	r3, [r7, #20]
 8011d16:	3304      	adds	r3, #4
 8011d18:	4618      	mov	r0, r3
 8011d1a:	f7fd fc3f 	bl	800f59c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011d1e:	697b      	ldr	r3, [r7, #20]
 8011d20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011d24:	f003 0304 	and.w	r3, r3, #4
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d025      	beq.n	8011d78 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011d2c:	697b      	ldr	r3, [r7, #20]
 8011d2e:	699a      	ldr	r2, [r3, #24]
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	18d1      	adds	r1, r2, r3
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	683a      	ldr	r2, [r7, #0]
 8011d38:	6978      	ldr	r0, [r7, #20]
 8011d3a:	f000 f8d7 	bl	8011eec <prvInsertTimerInActiveList>
 8011d3e:	4603      	mov	r3, r0
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d022      	beq.n	8011d8a <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011d44:	2300      	movs	r3, #0
 8011d46:	9300      	str	r3, [sp, #0]
 8011d48:	2300      	movs	r3, #0
 8011d4a:	687a      	ldr	r2, [r7, #4]
 8011d4c:	2100      	movs	r1, #0
 8011d4e:	6978      	ldr	r0, [r7, #20]
 8011d50:	f7ff ff86 	bl	8011c60 <xTimerGenericCommand>
 8011d54:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8011d56:	693b      	ldr	r3, [r7, #16]
 8011d58:	2b00      	cmp	r3, #0
 8011d5a:	d116      	bne.n	8011d8a <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8011d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d60:	b672      	cpsid	i
 8011d62:	f383 8811 	msr	BASEPRI, r3
 8011d66:	f3bf 8f6f 	isb	sy
 8011d6a:	f3bf 8f4f 	dsb	sy
 8011d6e:	b662      	cpsie	i
 8011d70:	60fb      	str	r3, [r7, #12]
}
 8011d72:	bf00      	nop
 8011d74:	bf00      	nop
 8011d76:	e7fd      	b.n	8011d74 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011d78:	697b      	ldr	r3, [r7, #20]
 8011d7a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011d7e:	f023 0301 	bic.w	r3, r3, #1
 8011d82:	b2da      	uxtb	r2, r3
 8011d84:	697b      	ldr	r3, [r7, #20]
 8011d86:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011d8a:	697b      	ldr	r3, [r7, #20]
 8011d8c:	6a1b      	ldr	r3, [r3, #32]
 8011d8e:	6978      	ldr	r0, [r7, #20]
 8011d90:	4798      	blx	r3
}
 8011d92:	bf00      	nop
 8011d94:	3718      	adds	r7, #24
 8011d96:	46bd      	mov	sp, r7
 8011d98:	bd80      	pop	{r7, pc}
 8011d9a:	bf00      	nop
 8011d9c:	2000b4bc 	.word	0x2000b4bc

08011da0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8011da0:	b580      	push	{r7, lr}
 8011da2:	b084      	sub	sp, #16
 8011da4:	af00      	add	r7, sp, #0
 8011da6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011da8:	f107 0308 	add.w	r3, r7, #8
 8011dac:	4618      	mov	r0, r3
 8011dae:	f000 f859 	bl	8011e64 <prvGetNextExpireTime>
 8011db2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8011db4:	68bb      	ldr	r3, [r7, #8]
 8011db6:	4619      	mov	r1, r3
 8011db8:	68f8      	ldr	r0, [r7, #12]
 8011dba:	f000 f805 	bl	8011dc8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8011dbe:	f000 f8d7 	bl	8011f70 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011dc2:	bf00      	nop
 8011dc4:	e7f0      	b.n	8011da8 <prvTimerTask+0x8>
	...

08011dc8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011dc8:	b580      	push	{r7, lr}
 8011dca:	b084      	sub	sp, #16
 8011dcc:	af00      	add	r7, sp, #0
 8011dce:	6078      	str	r0, [r7, #4]
 8011dd0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8011dd2:	f7fe ffaf 	bl	8010d34 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011dd6:	f107 0308 	add.w	r3, r7, #8
 8011dda:	4618      	mov	r0, r3
 8011ddc:	f000 f866 	bl	8011eac <prvSampleTimeNow>
 8011de0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011de2:	68bb      	ldr	r3, [r7, #8]
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d130      	bne.n	8011e4a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011de8:	683b      	ldr	r3, [r7, #0]
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d10a      	bne.n	8011e04 <prvProcessTimerOrBlockTask+0x3c>
 8011dee:	687a      	ldr	r2, [r7, #4]
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	429a      	cmp	r2, r3
 8011df4:	d806      	bhi.n	8011e04 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8011df6:	f7fe ffab 	bl	8010d50 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011dfa:	68f9      	ldr	r1, [r7, #12]
 8011dfc:	6878      	ldr	r0, [r7, #4]
 8011dfe:	f7ff ff7f 	bl	8011d00 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8011e02:	e024      	b.n	8011e4e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8011e04:	683b      	ldr	r3, [r7, #0]
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	d008      	beq.n	8011e1c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011e0a:	4b13      	ldr	r3, [pc, #76]	@ (8011e58 <prvProcessTimerOrBlockTask+0x90>)
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d101      	bne.n	8011e18 <prvProcessTimerOrBlockTask+0x50>
 8011e14:	2301      	movs	r3, #1
 8011e16:	e000      	b.n	8011e1a <prvProcessTimerOrBlockTask+0x52>
 8011e18:	2300      	movs	r3, #0
 8011e1a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011e1c:	4b0f      	ldr	r3, [pc, #60]	@ (8011e5c <prvProcessTimerOrBlockTask+0x94>)
 8011e1e:	6818      	ldr	r0, [r3, #0]
 8011e20:	687a      	ldr	r2, [r7, #4]
 8011e22:	68fb      	ldr	r3, [r7, #12]
 8011e24:	1ad3      	subs	r3, r2, r3
 8011e26:	683a      	ldr	r2, [r7, #0]
 8011e28:	4619      	mov	r1, r3
 8011e2a:	f7fe fcdd 	bl	80107e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8011e2e:	f7fe ff8f 	bl	8010d50 <xTaskResumeAll>
 8011e32:	4603      	mov	r3, r0
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d10a      	bne.n	8011e4e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011e38:	4b09      	ldr	r3, [pc, #36]	@ (8011e60 <prvProcessTimerOrBlockTask+0x98>)
 8011e3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e3e:	601a      	str	r2, [r3, #0]
 8011e40:	f3bf 8f4f 	dsb	sy
 8011e44:	f3bf 8f6f 	isb	sy
}
 8011e48:	e001      	b.n	8011e4e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8011e4a:	f7fe ff81 	bl	8010d50 <xTaskResumeAll>
}
 8011e4e:	bf00      	nop
 8011e50:	3710      	adds	r7, #16
 8011e52:	46bd      	mov	sp, r7
 8011e54:	bd80      	pop	{r7, pc}
 8011e56:	bf00      	nop
 8011e58:	2000b4c0 	.word	0x2000b4c0
 8011e5c:	2000b4c4 	.word	0x2000b4c4
 8011e60:	e000ed04 	.word	0xe000ed04

08011e64 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8011e64:	b480      	push	{r7}
 8011e66:	b085      	sub	sp, #20
 8011e68:	af00      	add	r7, sp, #0
 8011e6a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8011ea8 <prvGetNextExpireTime+0x44>)
 8011e6e:	681b      	ldr	r3, [r3, #0]
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d101      	bne.n	8011e7a <prvGetNextExpireTime+0x16>
 8011e76:	2201      	movs	r2, #1
 8011e78:	e000      	b.n	8011e7c <prvGetNextExpireTime+0x18>
 8011e7a:	2200      	movs	r2, #0
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	681b      	ldr	r3, [r3, #0]
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d105      	bne.n	8011e94 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011e88:	4b07      	ldr	r3, [pc, #28]	@ (8011ea8 <prvGetNextExpireTime+0x44>)
 8011e8a:	681b      	ldr	r3, [r3, #0]
 8011e8c:	68db      	ldr	r3, [r3, #12]
 8011e8e:	681b      	ldr	r3, [r3, #0]
 8011e90:	60fb      	str	r3, [r7, #12]
 8011e92:	e001      	b.n	8011e98 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8011e94:	2300      	movs	r3, #0
 8011e96:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011e98:	68fb      	ldr	r3, [r7, #12]
}
 8011e9a:	4618      	mov	r0, r3
 8011e9c:	3714      	adds	r7, #20
 8011e9e:	46bd      	mov	sp, r7
 8011ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea4:	4770      	bx	lr
 8011ea6:	bf00      	nop
 8011ea8:	2000b4bc 	.word	0x2000b4bc

08011eac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011eac:	b580      	push	{r7, lr}
 8011eae:	b084      	sub	sp, #16
 8011eb0:	af00      	add	r7, sp, #0
 8011eb2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8011eb4:	f7fe ffec 	bl	8010e90 <xTaskGetTickCount>
 8011eb8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8011eba:	4b0b      	ldr	r3, [pc, #44]	@ (8011ee8 <prvSampleTimeNow+0x3c>)
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	68fa      	ldr	r2, [r7, #12]
 8011ec0:	429a      	cmp	r2, r3
 8011ec2:	d205      	bcs.n	8011ed0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8011ec4:	f000 f940 	bl	8012148 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	2201      	movs	r2, #1
 8011ecc:	601a      	str	r2, [r3, #0]
 8011ece:	e002      	b.n	8011ed6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	2200      	movs	r2, #0
 8011ed4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8011ed6:	4a04      	ldr	r2, [pc, #16]	@ (8011ee8 <prvSampleTimeNow+0x3c>)
 8011ed8:	68fb      	ldr	r3, [r7, #12]
 8011eda:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011edc:	68fb      	ldr	r3, [r7, #12]
}
 8011ede:	4618      	mov	r0, r3
 8011ee0:	3710      	adds	r7, #16
 8011ee2:	46bd      	mov	sp, r7
 8011ee4:	bd80      	pop	{r7, pc}
 8011ee6:	bf00      	nop
 8011ee8:	2000b4cc 	.word	0x2000b4cc

08011eec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011eec:	b580      	push	{r7, lr}
 8011eee:	b086      	sub	sp, #24
 8011ef0:	af00      	add	r7, sp, #0
 8011ef2:	60f8      	str	r0, [r7, #12]
 8011ef4:	60b9      	str	r1, [r7, #8]
 8011ef6:	607a      	str	r2, [r7, #4]
 8011ef8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011efa:	2300      	movs	r3, #0
 8011efc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011efe:	68fb      	ldr	r3, [r7, #12]
 8011f00:	68ba      	ldr	r2, [r7, #8]
 8011f02:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011f04:	68fb      	ldr	r3, [r7, #12]
 8011f06:	68fa      	ldr	r2, [r7, #12]
 8011f08:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8011f0a:	68ba      	ldr	r2, [r7, #8]
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	429a      	cmp	r2, r3
 8011f10:	d812      	bhi.n	8011f38 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011f12:	687a      	ldr	r2, [r7, #4]
 8011f14:	683b      	ldr	r3, [r7, #0]
 8011f16:	1ad2      	subs	r2, r2, r3
 8011f18:	68fb      	ldr	r3, [r7, #12]
 8011f1a:	699b      	ldr	r3, [r3, #24]
 8011f1c:	429a      	cmp	r2, r3
 8011f1e:	d302      	bcc.n	8011f26 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011f20:	2301      	movs	r3, #1
 8011f22:	617b      	str	r3, [r7, #20]
 8011f24:	e01b      	b.n	8011f5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011f26:	4b10      	ldr	r3, [pc, #64]	@ (8011f68 <prvInsertTimerInActiveList+0x7c>)
 8011f28:	681a      	ldr	r2, [r3, #0]
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	3304      	adds	r3, #4
 8011f2e:	4619      	mov	r1, r3
 8011f30:	4610      	mov	r0, r2
 8011f32:	f7fd fafa 	bl	800f52a <vListInsert>
 8011f36:	e012      	b.n	8011f5e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011f38:	687a      	ldr	r2, [r7, #4]
 8011f3a:	683b      	ldr	r3, [r7, #0]
 8011f3c:	429a      	cmp	r2, r3
 8011f3e:	d206      	bcs.n	8011f4e <prvInsertTimerInActiveList+0x62>
 8011f40:	68ba      	ldr	r2, [r7, #8]
 8011f42:	683b      	ldr	r3, [r7, #0]
 8011f44:	429a      	cmp	r2, r3
 8011f46:	d302      	bcc.n	8011f4e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011f48:	2301      	movs	r3, #1
 8011f4a:	617b      	str	r3, [r7, #20]
 8011f4c:	e007      	b.n	8011f5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011f4e:	4b07      	ldr	r3, [pc, #28]	@ (8011f6c <prvInsertTimerInActiveList+0x80>)
 8011f50:	681a      	ldr	r2, [r3, #0]
 8011f52:	68fb      	ldr	r3, [r7, #12]
 8011f54:	3304      	adds	r3, #4
 8011f56:	4619      	mov	r1, r3
 8011f58:	4610      	mov	r0, r2
 8011f5a:	f7fd fae6 	bl	800f52a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8011f5e:	697b      	ldr	r3, [r7, #20]
}
 8011f60:	4618      	mov	r0, r3
 8011f62:	3718      	adds	r7, #24
 8011f64:	46bd      	mov	sp, r7
 8011f66:	bd80      	pop	{r7, pc}
 8011f68:	2000b4c0 	.word	0x2000b4c0
 8011f6c:	2000b4bc 	.word	0x2000b4bc

08011f70 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011f70:	b580      	push	{r7, lr}
 8011f72:	b08e      	sub	sp, #56	@ 0x38
 8011f74:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011f76:	e0d4      	b.n	8012122 <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	da1b      	bge.n	8011fb6 <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011f7e:	1d3b      	adds	r3, r7, #4
 8011f80:	3304      	adds	r3, #4
 8011f82:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8011f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d10d      	bne.n	8011fa6 <prvProcessReceivedCommands+0x36>
	__asm volatile
 8011f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f8e:	b672      	cpsid	i
 8011f90:	f383 8811 	msr	BASEPRI, r3
 8011f94:	f3bf 8f6f 	isb	sy
 8011f98:	f3bf 8f4f 	dsb	sy
 8011f9c:	b662      	cpsie	i
 8011f9e:	61fb      	str	r3, [r7, #28]
}
 8011fa0:	bf00      	nop
 8011fa2:	bf00      	nop
 8011fa4:	e7fd      	b.n	8011fa2 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fa8:	681b      	ldr	r3, [r3, #0]
 8011faa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011fac:	6850      	ldr	r0, [r2, #4]
 8011fae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011fb0:	6892      	ldr	r2, [r2, #8]
 8011fb2:	4611      	mov	r1, r2
 8011fb4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	f2c0 80b2 	blt.w	8012122 <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8011fbe:	68fb      	ldr	r3, [r7, #12]
 8011fc0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011fc4:	695b      	ldr	r3, [r3, #20]
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d004      	beq.n	8011fd4 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011fcc:	3304      	adds	r3, #4
 8011fce:	4618      	mov	r0, r3
 8011fd0:	f7fd fae4 	bl	800f59c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011fd4:	463b      	mov	r3, r7
 8011fd6:	4618      	mov	r0, r3
 8011fd8:	f7ff ff68 	bl	8011eac <prvSampleTimeNow>
 8011fdc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	2b09      	cmp	r3, #9
 8011fe2:	f200 809b 	bhi.w	801211c <prvProcessReceivedCommands+0x1ac>
 8011fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8011fec <prvProcessReceivedCommands+0x7c>)
 8011fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fec:	08012015 	.word	0x08012015
 8011ff0:	08012015 	.word	0x08012015
 8011ff4:	08012015 	.word	0x08012015
 8011ff8:	0801208f 	.word	0x0801208f
 8011ffc:	080120a3 	.word	0x080120a3
 8012000:	080120f3 	.word	0x080120f3
 8012004:	08012015 	.word	0x08012015
 8012008:	08012015 	.word	0x08012015
 801200c:	0801208f 	.word	0x0801208f
 8012010:	080120a3 	.word	0x080120a3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012016:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801201a:	f043 0301 	orr.w	r3, r3, #1
 801201e:	b2da      	uxtb	r2, r3
 8012020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012022:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012026:	68ba      	ldr	r2, [r7, #8]
 8012028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801202a:	699b      	ldr	r3, [r3, #24]
 801202c:	18d1      	adds	r1, r2, r3
 801202e:	68bb      	ldr	r3, [r7, #8]
 8012030:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012032:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012034:	f7ff ff5a 	bl	8011eec <prvInsertTimerInActiveList>
 8012038:	4603      	mov	r3, r0
 801203a:	2b00      	cmp	r3, #0
 801203c:	d070      	beq.n	8012120 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801203e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012040:	6a1b      	ldr	r3, [r3, #32]
 8012042:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012044:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012048:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801204c:	f003 0304 	and.w	r3, r3, #4
 8012050:	2b00      	cmp	r3, #0
 8012052:	d065      	beq.n	8012120 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012054:	68ba      	ldr	r2, [r7, #8]
 8012056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012058:	699b      	ldr	r3, [r3, #24]
 801205a:	441a      	add	r2, r3
 801205c:	2300      	movs	r3, #0
 801205e:	9300      	str	r3, [sp, #0]
 8012060:	2300      	movs	r3, #0
 8012062:	2100      	movs	r1, #0
 8012064:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012066:	f7ff fdfb 	bl	8011c60 <xTimerGenericCommand>
 801206a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 801206c:	6a3b      	ldr	r3, [r7, #32]
 801206e:	2b00      	cmp	r3, #0
 8012070:	d156      	bne.n	8012120 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 8012072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012076:	b672      	cpsid	i
 8012078:	f383 8811 	msr	BASEPRI, r3
 801207c:	f3bf 8f6f 	isb	sy
 8012080:	f3bf 8f4f 	dsb	sy
 8012084:	b662      	cpsie	i
 8012086:	61bb      	str	r3, [r7, #24]
}
 8012088:	bf00      	nop
 801208a:	bf00      	nop
 801208c:	e7fd      	b.n	801208a <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801208e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012090:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012094:	f023 0301 	bic.w	r3, r3, #1
 8012098:	b2da      	uxtb	r2, r3
 801209a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801209c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80120a0:	e03f      	b.n	8012122 <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80120a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80120a8:	f043 0301 	orr.w	r3, r3, #1
 80120ac:	b2da      	uxtb	r2, r3
 80120ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120b0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80120b4:	68ba      	ldr	r2, [r7, #8]
 80120b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120b8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80120ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120bc:	699b      	ldr	r3, [r3, #24]
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d10d      	bne.n	80120de <prvProcessReceivedCommands+0x16e>
	__asm volatile
 80120c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120c6:	b672      	cpsid	i
 80120c8:	f383 8811 	msr	BASEPRI, r3
 80120cc:	f3bf 8f6f 	isb	sy
 80120d0:	f3bf 8f4f 	dsb	sy
 80120d4:	b662      	cpsie	i
 80120d6:	617b      	str	r3, [r7, #20]
}
 80120d8:	bf00      	nop
 80120da:	bf00      	nop
 80120dc:	e7fd      	b.n	80120da <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80120de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120e0:	699a      	ldr	r2, [r3, #24]
 80120e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120e4:	18d1      	adds	r1, r2, r3
 80120e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80120ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80120ec:	f7ff fefe 	bl	8011eec <prvInsertTimerInActiveList>
					break;
 80120f0:	e017      	b.n	8012122 <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80120f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80120f8:	f003 0302 	and.w	r3, r3, #2
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d103      	bne.n	8012108 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8012100:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012102:	f000 fbd7 	bl	80128b4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012106:	e00c      	b.n	8012122 <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801210a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801210e:	f023 0301 	bic.w	r3, r3, #1
 8012112:	b2da      	uxtb	r2, r3
 8012114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012116:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801211a:	e002      	b.n	8012122 <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 801211c:	bf00      	nop
 801211e:	e000      	b.n	8012122 <prvProcessReceivedCommands+0x1b2>
					break;
 8012120:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012122:	4b08      	ldr	r3, [pc, #32]	@ (8012144 <prvProcessReceivedCommands+0x1d4>)
 8012124:	681b      	ldr	r3, [r3, #0]
 8012126:	1d39      	adds	r1, r7, #4
 8012128:	2200      	movs	r2, #0
 801212a:	4618      	mov	r0, r3
 801212c:	f7fd ff32 	bl	800ff94 <xQueueReceive>
 8012130:	4603      	mov	r3, r0
 8012132:	2b00      	cmp	r3, #0
 8012134:	f47f af20 	bne.w	8011f78 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8012138:	bf00      	nop
 801213a:	bf00      	nop
 801213c:	3730      	adds	r7, #48	@ 0x30
 801213e:	46bd      	mov	sp, r7
 8012140:	bd80      	pop	{r7, pc}
 8012142:	bf00      	nop
 8012144:	2000b4c4 	.word	0x2000b4c4

08012148 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012148:	b580      	push	{r7, lr}
 801214a:	b088      	sub	sp, #32
 801214c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801214e:	e04b      	b.n	80121e8 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012150:	4b2f      	ldr	r3, [pc, #188]	@ (8012210 <prvSwitchTimerLists+0xc8>)
 8012152:	681b      	ldr	r3, [r3, #0]
 8012154:	68db      	ldr	r3, [r3, #12]
 8012156:	681b      	ldr	r3, [r3, #0]
 8012158:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801215a:	4b2d      	ldr	r3, [pc, #180]	@ (8012210 <prvSwitchTimerLists+0xc8>)
 801215c:	681b      	ldr	r3, [r3, #0]
 801215e:	68db      	ldr	r3, [r3, #12]
 8012160:	68db      	ldr	r3, [r3, #12]
 8012162:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012164:	68fb      	ldr	r3, [r7, #12]
 8012166:	3304      	adds	r3, #4
 8012168:	4618      	mov	r0, r3
 801216a:	f7fd fa17 	bl	800f59c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801216e:	68fb      	ldr	r3, [r7, #12]
 8012170:	6a1b      	ldr	r3, [r3, #32]
 8012172:	68f8      	ldr	r0, [r7, #12]
 8012174:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012176:	68fb      	ldr	r3, [r7, #12]
 8012178:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801217c:	f003 0304 	and.w	r3, r3, #4
 8012180:	2b00      	cmp	r3, #0
 8012182:	d031      	beq.n	80121e8 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012184:	68fb      	ldr	r3, [r7, #12]
 8012186:	699b      	ldr	r3, [r3, #24]
 8012188:	693a      	ldr	r2, [r7, #16]
 801218a:	4413      	add	r3, r2
 801218c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801218e:	68ba      	ldr	r2, [r7, #8]
 8012190:	693b      	ldr	r3, [r7, #16]
 8012192:	429a      	cmp	r2, r3
 8012194:	d90e      	bls.n	80121b4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012196:	68fb      	ldr	r3, [r7, #12]
 8012198:	68ba      	ldr	r2, [r7, #8]
 801219a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801219c:	68fb      	ldr	r3, [r7, #12]
 801219e:	68fa      	ldr	r2, [r7, #12]
 80121a0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80121a2:	4b1b      	ldr	r3, [pc, #108]	@ (8012210 <prvSwitchTimerLists+0xc8>)
 80121a4:	681a      	ldr	r2, [r3, #0]
 80121a6:	68fb      	ldr	r3, [r7, #12]
 80121a8:	3304      	adds	r3, #4
 80121aa:	4619      	mov	r1, r3
 80121ac:	4610      	mov	r0, r2
 80121ae:	f7fd f9bc 	bl	800f52a <vListInsert>
 80121b2:	e019      	b.n	80121e8 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80121b4:	2300      	movs	r3, #0
 80121b6:	9300      	str	r3, [sp, #0]
 80121b8:	2300      	movs	r3, #0
 80121ba:	693a      	ldr	r2, [r7, #16]
 80121bc:	2100      	movs	r1, #0
 80121be:	68f8      	ldr	r0, [r7, #12]
 80121c0:	f7ff fd4e 	bl	8011c60 <xTimerGenericCommand>
 80121c4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	d10d      	bne.n	80121e8 <prvSwitchTimerLists+0xa0>
	__asm volatile
 80121cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80121d0:	b672      	cpsid	i
 80121d2:	f383 8811 	msr	BASEPRI, r3
 80121d6:	f3bf 8f6f 	isb	sy
 80121da:	f3bf 8f4f 	dsb	sy
 80121de:	b662      	cpsie	i
 80121e0:	603b      	str	r3, [r7, #0]
}
 80121e2:	bf00      	nop
 80121e4:	bf00      	nop
 80121e6:	e7fd      	b.n	80121e4 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80121e8:	4b09      	ldr	r3, [pc, #36]	@ (8012210 <prvSwitchTimerLists+0xc8>)
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	681b      	ldr	r3, [r3, #0]
 80121ee:	2b00      	cmp	r3, #0
 80121f0:	d1ae      	bne.n	8012150 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80121f2:	4b07      	ldr	r3, [pc, #28]	@ (8012210 <prvSwitchTimerLists+0xc8>)
 80121f4:	681b      	ldr	r3, [r3, #0]
 80121f6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80121f8:	4b06      	ldr	r3, [pc, #24]	@ (8012214 <prvSwitchTimerLists+0xcc>)
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	4a04      	ldr	r2, [pc, #16]	@ (8012210 <prvSwitchTimerLists+0xc8>)
 80121fe:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012200:	4a04      	ldr	r2, [pc, #16]	@ (8012214 <prvSwitchTimerLists+0xcc>)
 8012202:	697b      	ldr	r3, [r7, #20]
 8012204:	6013      	str	r3, [r2, #0]
}
 8012206:	bf00      	nop
 8012208:	3718      	adds	r7, #24
 801220a:	46bd      	mov	sp, r7
 801220c:	bd80      	pop	{r7, pc}
 801220e:	bf00      	nop
 8012210:	2000b4bc 	.word	0x2000b4bc
 8012214:	2000b4c0 	.word	0x2000b4c0

08012218 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012218:	b580      	push	{r7, lr}
 801221a:	b082      	sub	sp, #8
 801221c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801221e:	f000 f94d 	bl	80124bc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012222:	4b15      	ldr	r3, [pc, #84]	@ (8012278 <prvCheckForValidListAndQueue+0x60>)
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d120      	bne.n	801226c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801222a:	4814      	ldr	r0, [pc, #80]	@ (801227c <prvCheckForValidListAndQueue+0x64>)
 801222c:	f7fd f92c 	bl	800f488 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012230:	4813      	ldr	r0, [pc, #76]	@ (8012280 <prvCheckForValidListAndQueue+0x68>)
 8012232:	f7fd f929 	bl	800f488 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012236:	4b13      	ldr	r3, [pc, #76]	@ (8012284 <prvCheckForValidListAndQueue+0x6c>)
 8012238:	4a10      	ldr	r2, [pc, #64]	@ (801227c <prvCheckForValidListAndQueue+0x64>)
 801223a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801223c:	4b12      	ldr	r3, [pc, #72]	@ (8012288 <prvCheckForValidListAndQueue+0x70>)
 801223e:	4a10      	ldr	r2, [pc, #64]	@ (8012280 <prvCheckForValidListAndQueue+0x68>)
 8012240:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012242:	2300      	movs	r3, #0
 8012244:	9300      	str	r3, [sp, #0]
 8012246:	4b11      	ldr	r3, [pc, #68]	@ (801228c <prvCheckForValidListAndQueue+0x74>)
 8012248:	4a11      	ldr	r2, [pc, #68]	@ (8012290 <prvCheckForValidListAndQueue+0x78>)
 801224a:	2110      	movs	r1, #16
 801224c:	200a      	movs	r0, #10
 801224e:	f7fd fa3b 	bl	800f6c8 <xQueueGenericCreateStatic>
 8012252:	4603      	mov	r3, r0
 8012254:	4a08      	ldr	r2, [pc, #32]	@ (8012278 <prvCheckForValidListAndQueue+0x60>)
 8012256:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012258:	4b07      	ldr	r3, [pc, #28]	@ (8012278 <prvCheckForValidListAndQueue+0x60>)
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	2b00      	cmp	r3, #0
 801225e:	d005      	beq.n	801226c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012260:	4b05      	ldr	r3, [pc, #20]	@ (8012278 <prvCheckForValidListAndQueue+0x60>)
 8012262:	681b      	ldr	r3, [r3, #0]
 8012264:	490b      	ldr	r1, [pc, #44]	@ (8012294 <prvCheckForValidListAndQueue+0x7c>)
 8012266:	4618      	mov	r0, r3
 8012268:	f7fe fa6a 	bl	8010740 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801226c:	f000 f95c 	bl	8012528 <vPortExitCritical>
}
 8012270:	bf00      	nop
 8012272:	46bd      	mov	sp, r7
 8012274:	bd80      	pop	{r7, pc}
 8012276:	bf00      	nop
 8012278:	2000b4c4 	.word	0x2000b4c4
 801227c:	2000b494 	.word	0x2000b494
 8012280:	2000b4a8 	.word	0x2000b4a8
 8012284:	2000b4bc 	.word	0x2000b4bc
 8012288:	2000b4c0 	.word	0x2000b4c0
 801228c:	2000b570 	.word	0x2000b570
 8012290:	2000b4d0 	.word	0x2000b4d0
 8012294:	0801f404 	.word	0x0801f404

08012298 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012298:	b480      	push	{r7}
 801229a:	b085      	sub	sp, #20
 801229c:	af00      	add	r7, sp, #0
 801229e:	60f8      	str	r0, [r7, #12]
 80122a0:	60b9      	str	r1, [r7, #8]
 80122a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	3b04      	subs	r3, #4
 80122a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80122b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80122b2:	68fb      	ldr	r3, [r7, #12]
 80122b4:	3b04      	subs	r3, #4
 80122b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80122b8:	68bb      	ldr	r3, [r7, #8]
 80122ba:	f023 0201 	bic.w	r2, r3, #1
 80122be:	68fb      	ldr	r3, [r7, #12]
 80122c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80122c2:	68fb      	ldr	r3, [r7, #12]
 80122c4:	3b04      	subs	r3, #4
 80122c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80122c8:	4a0c      	ldr	r2, [pc, #48]	@ (80122fc <pxPortInitialiseStack+0x64>)
 80122ca:	68fb      	ldr	r3, [r7, #12]
 80122cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80122ce:	68fb      	ldr	r3, [r7, #12]
 80122d0:	3b14      	subs	r3, #20
 80122d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80122d4:	687a      	ldr	r2, [r7, #4]
 80122d6:	68fb      	ldr	r3, [r7, #12]
 80122d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80122da:	68fb      	ldr	r3, [r7, #12]
 80122dc:	3b04      	subs	r3, #4
 80122de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80122e0:	68fb      	ldr	r3, [r7, #12]
 80122e2:	f06f 0202 	mvn.w	r2, #2
 80122e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80122e8:	68fb      	ldr	r3, [r7, #12]
 80122ea:	3b20      	subs	r3, #32
 80122ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80122ee:	68fb      	ldr	r3, [r7, #12]
}
 80122f0:	4618      	mov	r0, r3
 80122f2:	3714      	adds	r7, #20
 80122f4:	46bd      	mov	sp, r7
 80122f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122fa:	4770      	bx	lr
 80122fc:	08012301 	.word	0x08012301

08012300 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012300:	b480      	push	{r7}
 8012302:	b085      	sub	sp, #20
 8012304:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8012306:	2300      	movs	r3, #0
 8012308:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801230a:	4b15      	ldr	r3, [pc, #84]	@ (8012360 <prvTaskExitError+0x60>)
 801230c:	681b      	ldr	r3, [r3, #0]
 801230e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012312:	d00d      	beq.n	8012330 <prvTaskExitError+0x30>
	__asm volatile
 8012314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012318:	b672      	cpsid	i
 801231a:	f383 8811 	msr	BASEPRI, r3
 801231e:	f3bf 8f6f 	isb	sy
 8012322:	f3bf 8f4f 	dsb	sy
 8012326:	b662      	cpsie	i
 8012328:	60fb      	str	r3, [r7, #12]
}
 801232a:	bf00      	nop
 801232c:	bf00      	nop
 801232e:	e7fd      	b.n	801232c <prvTaskExitError+0x2c>
	__asm volatile
 8012330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012334:	b672      	cpsid	i
 8012336:	f383 8811 	msr	BASEPRI, r3
 801233a:	f3bf 8f6f 	isb	sy
 801233e:	f3bf 8f4f 	dsb	sy
 8012342:	b662      	cpsie	i
 8012344:	60bb      	str	r3, [r7, #8]
}
 8012346:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012348:	bf00      	nop
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	2b00      	cmp	r3, #0
 801234e:	d0fc      	beq.n	801234a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8012350:	bf00      	nop
 8012352:	bf00      	nop
 8012354:	3714      	adds	r7, #20
 8012356:	46bd      	mov	sp, r7
 8012358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801235c:	4770      	bx	lr
 801235e:	bf00      	nop
 8012360:	20000020 	.word	0x20000020
	...

08012370 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012370:	4b07      	ldr	r3, [pc, #28]	@ (8012390 <pxCurrentTCBConst2>)
 8012372:	6819      	ldr	r1, [r3, #0]
 8012374:	6808      	ldr	r0, [r1, #0]
 8012376:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801237a:	f380 8809 	msr	PSP, r0
 801237e:	f3bf 8f6f 	isb	sy
 8012382:	f04f 0000 	mov.w	r0, #0
 8012386:	f380 8811 	msr	BASEPRI, r0
 801238a:	4770      	bx	lr
 801238c:	f3af 8000 	nop.w

08012390 <pxCurrentTCBConst2>:
 8012390:	2000af94 	.word	0x2000af94
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012394:	bf00      	nop
 8012396:	bf00      	nop

08012398 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012398:	4808      	ldr	r0, [pc, #32]	@ (80123bc <prvPortStartFirstTask+0x24>)
 801239a:	6800      	ldr	r0, [r0, #0]
 801239c:	6800      	ldr	r0, [r0, #0]
 801239e:	f380 8808 	msr	MSP, r0
 80123a2:	f04f 0000 	mov.w	r0, #0
 80123a6:	f380 8814 	msr	CONTROL, r0
 80123aa:	b662      	cpsie	i
 80123ac:	b661      	cpsie	f
 80123ae:	f3bf 8f4f 	dsb	sy
 80123b2:	f3bf 8f6f 	isb	sy
 80123b6:	df00      	svc	0
 80123b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80123ba:	bf00      	nop
 80123bc:	e000ed08 	.word	0xe000ed08

080123c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80123c0:	b580      	push	{r7, lr}
 80123c2:	b084      	sub	sp, #16
 80123c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80123c6:	4b37      	ldr	r3, [pc, #220]	@ (80124a4 <xPortStartScheduler+0xe4>)
 80123c8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80123ca:	68fb      	ldr	r3, [r7, #12]
 80123cc:	781b      	ldrb	r3, [r3, #0]
 80123ce:	b2db      	uxtb	r3, r3
 80123d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80123d2:	68fb      	ldr	r3, [r7, #12]
 80123d4:	22ff      	movs	r2, #255	@ 0xff
 80123d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80123d8:	68fb      	ldr	r3, [r7, #12]
 80123da:	781b      	ldrb	r3, [r3, #0]
 80123dc:	b2db      	uxtb	r3, r3
 80123de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80123e0:	78fb      	ldrb	r3, [r7, #3]
 80123e2:	b2db      	uxtb	r3, r3
 80123e4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80123e8:	b2da      	uxtb	r2, r3
 80123ea:	4b2f      	ldr	r3, [pc, #188]	@ (80124a8 <xPortStartScheduler+0xe8>)
 80123ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80123ee:	4b2f      	ldr	r3, [pc, #188]	@ (80124ac <xPortStartScheduler+0xec>)
 80123f0:	2207      	movs	r2, #7
 80123f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80123f4:	e009      	b.n	801240a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80123f6:	4b2d      	ldr	r3, [pc, #180]	@ (80124ac <xPortStartScheduler+0xec>)
 80123f8:	681b      	ldr	r3, [r3, #0]
 80123fa:	3b01      	subs	r3, #1
 80123fc:	4a2b      	ldr	r2, [pc, #172]	@ (80124ac <xPortStartScheduler+0xec>)
 80123fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012400:	78fb      	ldrb	r3, [r7, #3]
 8012402:	b2db      	uxtb	r3, r3
 8012404:	005b      	lsls	r3, r3, #1
 8012406:	b2db      	uxtb	r3, r3
 8012408:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801240a:	78fb      	ldrb	r3, [r7, #3]
 801240c:	b2db      	uxtb	r3, r3
 801240e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012412:	2b80      	cmp	r3, #128	@ 0x80
 8012414:	d0ef      	beq.n	80123f6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012416:	4b25      	ldr	r3, [pc, #148]	@ (80124ac <xPortStartScheduler+0xec>)
 8012418:	681b      	ldr	r3, [r3, #0]
 801241a:	f1c3 0307 	rsb	r3, r3, #7
 801241e:	2b04      	cmp	r3, #4
 8012420:	d00d      	beq.n	801243e <xPortStartScheduler+0x7e>
	__asm volatile
 8012422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012426:	b672      	cpsid	i
 8012428:	f383 8811 	msr	BASEPRI, r3
 801242c:	f3bf 8f6f 	isb	sy
 8012430:	f3bf 8f4f 	dsb	sy
 8012434:	b662      	cpsie	i
 8012436:	60bb      	str	r3, [r7, #8]
}
 8012438:	bf00      	nop
 801243a:	bf00      	nop
 801243c:	e7fd      	b.n	801243a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801243e:	4b1b      	ldr	r3, [pc, #108]	@ (80124ac <xPortStartScheduler+0xec>)
 8012440:	681b      	ldr	r3, [r3, #0]
 8012442:	021b      	lsls	r3, r3, #8
 8012444:	4a19      	ldr	r2, [pc, #100]	@ (80124ac <xPortStartScheduler+0xec>)
 8012446:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012448:	4b18      	ldr	r3, [pc, #96]	@ (80124ac <xPortStartScheduler+0xec>)
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8012450:	4a16      	ldr	r2, [pc, #88]	@ (80124ac <xPortStartScheduler+0xec>)
 8012452:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	b2da      	uxtb	r2, r3
 8012458:	68fb      	ldr	r3, [r7, #12]
 801245a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801245c:	4b14      	ldr	r3, [pc, #80]	@ (80124b0 <xPortStartScheduler+0xf0>)
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	4a13      	ldr	r2, [pc, #76]	@ (80124b0 <xPortStartScheduler+0xf0>)
 8012462:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8012466:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012468:	4b11      	ldr	r3, [pc, #68]	@ (80124b0 <xPortStartScheduler+0xf0>)
 801246a:	681b      	ldr	r3, [r3, #0]
 801246c:	4a10      	ldr	r2, [pc, #64]	@ (80124b0 <xPortStartScheduler+0xf0>)
 801246e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8012472:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8012474:	f000 f8dc 	bl	8012630 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8012478:	4b0e      	ldr	r3, [pc, #56]	@ (80124b4 <xPortStartScheduler+0xf4>)
 801247a:	2200      	movs	r2, #0
 801247c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801247e:	f000 f8fb 	bl	8012678 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8012482:	4b0d      	ldr	r3, [pc, #52]	@ (80124b8 <xPortStartScheduler+0xf8>)
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	4a0c      	ldr	r2, [pc, #48]	@ (80124b8 <xPortStartScheduler+0xf8>)
 8012488:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801248c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801248e:	f7ff ff83 	bl	8012398 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8012492:	f7fe fddb 	bl	801104c <vTaskSwitchContext>
	prvTaskExitError();
 8012496:	f7ff ff33 	bl	8012300 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801249a:	2300      	movs	r3, #0
}
 801249c:	4618      	mov	r0, r3
 801249e:	3710      	adds	r7, #16
 80124a0:	46bd      	mov	sp, r7
 80124a2:	bd80      	pop	{r7, pc}
 80124a4:	e000e400 	.word	0xe000e400
 80124a8:	2000b5c0 	.word	0x2000b5c0
 80124ac:	2000b5c4 	.word	0x2000b5c4
 80124b0:	e000ed20 	.word	0xe000ed20
 80124b4:	20000020 	.word	0x20000020
 80124b8:	e000ef34 	.word	0xe000ef34

080124bc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80124bc:	b480      	push	{r7}
 80124be:	b083      	sub	sp, #12
 80124c0:	af00      	add	r7, sp, #0
	__asm volatile
 80124c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124c6:	b672      	cpsid	i
 80124c8:	f383 8811 	msr	BASEPRI, r3
 80124cc:	f3bf 8f6f 	isb	sy
 80124d0:	f3bf 8f4f 	dsb	sy
 80124d4:	b662      	cpsie	i
 80124d6:	607b      	str	r3, [r7, #4]
}
 80124d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80124da:	4b11      	ldr	r3, [pc, #68]	@ (8012520 <vPortEnterCritical+0x64>)
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	3301      	adds	r3, #1
 80124e0:	4a0f      	ldr	r2, [pc, #60]	@ (8012520 <vPortEnterCritical+0x64>)
 80124e2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80124e4:	4b0e      	ldr	r3, [pc, #56]	@ (8012520 <vPortEnterCritical+0x64>)
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	2b01      	cmp	r3, #1
 80124ea:	d112      	bne.n	8012512 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80124ec:	4b0d      	ldr	r3, [pc, #52]	@ (8012524 <vPortEnterCritical+0x68>)
 80124ee:	681b      	ldr	r3, [r3, #0]
 80124f0:	b2db      	uxtb	r3, r3
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d00d      	beq.n	8012512 <vPortEnterCritical+0x56>
	__asm volatile
 80124f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124fa:	b672      	cpsid	i
 80124fc:	f383 8811 	msr	BASEPRI, r3
 8012500:	f3bf 8f6f 	isb	sy
 8012504:	f3bf 8f4f 	dsb	sy
 8012508:	b662      	cpsie	i
 801250a:	603b      	str	r3, [r7, #0]
}
 801250c:	bf00      	nop
 801250e:	bf00      	nop
 8012510:	e7fd      	b.n	801250e <vPortEnterCritical+0x52>
	}
}
 8012512:	bf00      	nop
 8012514:	370c      	adds	r7, #12
 8012516:	46bd      	mov	sp, r7
 8012518:	f85d 7b04 	ldr.w	r7, [sp], #4
 801251c:	4770      	bx	lr
 801251e:	bf00      	nop
 8012520:	20000020 	.word	0x20000020
 8012524:	e000ed04 	.word	0xe000ed04

08012528 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8012528:	b480      	push	{r7}
 801252a:	b083      	sub	sp, #12
 801252c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801252e:	4b13      	ldr	r3, [pc, #76]	@ (801257c <vPortExitCritical+0x54>)
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	2b00      	cmp	r3, #0
 8012534:	d10d      	bne.n	8012552 <vPortExitCritical+0x2a>
	__asm volatile
 8012536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801253a:	b672      	cpsid	i
 801253c:	f383 8811 	msr	BASEPRI, r3
 8012540:	f3bf 8f6f 	isb	sy
 8012544:	f3bf 8f4f 	dsb	sy
 8012548:	b662      	cpsie	i
 801254a:	607b      	str	r3, [r7, #4]
}
 801254c:	bf00      	nop
 801254e:	bf00      	nop
 8012550:	e7fd      	b.n	801254e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8012552:	4b0a      	ldr	r3, [pc, #40]	@ (801257c <vPortExitCritical+0x54>)
 8012554:	681b      	ldr	r3, [r3, #0]
 8012556:	3b01      	subs	r3, #1
 8012558:	4a08      	ldr	r2, [pc, #32]	@ (801257c <vPortExitCritical+0x54>)
 801255a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801255c:	4b07      	ldr	r3, [pc, #28]	@ (801257c <vPortExitCritical+0x54>)
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	2b00      	cmp	r3, #0
 8012562:	d105      	bne.n	8012570 <vPortExitCritical+0x48>
 8012564:	2300      	movs	r3, #0
 8012566:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012568:	683b      	ldr	r3, [r7, #0]
 801256a:	f383 8811 	msr	BASEPRI, r3
}
 801256e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8012570:	bf00      	nop
 8012572:	370c      	adds	r7, #12
 8012574:	46bd      	mov	sp, r7
 8012576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801257a:	4770      	bx	lr
 801257c:	20000020 	.word	0x20000020

08012580 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012580:	f3ef 8009 	mrs	r0, PSP
 8012584:	f3bf 8f6f 	isb	sy
 8012588:	4b15      	ldr	r3, [pc, #84]	@ (80125e0 <pxCurrentTCBConst>)
 801258a:	681a      	ldr	r2, [r3, #0]
 801258c:	f01e 0f10 	tst.w	lr, #16
 8012590:	bf08      	it	eq
 8012592:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012596:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801259a:	6010      	str	r0, [r2, #0]
 801259c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80125a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80125a4:	b672      	cpsid	i
 80125a6:	f380 8811 	msr	BASEPRI, r0
 80125aa:	f3bf 8f4f 	dsb	sy
 80125ae:	f3bf 8f6f 	isb	sy
 80125b2:	b662      	cpsie	i
 80125b4:	f7fe fd4a 	bl	801104c <vTaskSwitchContext>
 80125b8:	f04f 0000 	mov.w	r0, #0
 80125bc:	f380 8811 	msr	BASEPRI, r0
 80125c0:	bc09      	pop	{r0, r3}
 80125c2:	6819      	ldr	r1, [r3, #0]
 80125c4:	6808      	ldr	r0, [r1, #0]
 80125c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125ca:	f01e 0f10 	tst.w	lr, #16
 80125ce:	bf08      	it	eq
 80125d0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80125d4:	f380 8809 	msr	PSP, r0
 80125d8:	f3bf 8f6f 	isb	sy
 80125dc:	4770      	bx	lr
 80125de:	bf00      	nop

080125e0 <pxCurrentTCBConst>:
 80125e0:	2000af94 	.word	0x2000af94
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80125e4:	bf00      	nop
 80125e6:	bf00      	nop

080125e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80125e8:	b580      	push	{r7, lr}
 80125ea:	b082      	sub	sp, #8
 80125ec:	af00      	add	r7, sp, #0
	__asm volatile
 80125ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125f2:	b672      	cpsid	i
 80125f4:	f383 8811 	msr	BASEPRI, r3
 80125f8:	f3bf 8f6f 	isb	sy
 80125fc:	f3bf 8f4f 	dsb	sy
 8012600:	b662      	cpsie	i
 8012602:	607b      	str	r3, [r7, #4]
}
 8012604:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012606:	f7fe fc65 	bl	8010ed4 <xTaskIncrementTick>
 801260a:	4603      	mov	r3, r0
 801260c:	2b00      	cmp	r3, #0
 801260e:	d003      	beq.n	8012618 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8012610:	4b06      	ldr	r3, [pc, #24]	@ (801262c <SysTick_Handler+0x44>)
 8012612:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012616:	601a      	str	r2, [r3, #0]
 8012618:	2300      	movs	r3, #0
 801261a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801261c:	683b      	ldr	r3, [r7, #0]
 801261e:	f383 8811 	msr	BASEPRI, r3
}
 8012622:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8012624:	bf00      	nop
 8012626:	3708      	adds	r7, #8
 8012628:	46bd      	mov	sp, r7
 801262a:	bd80      	pop	{r7, pc}
 801262c:	e000ed04 	.word	0xe000ed04

08012630 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8012630:	b480      	push	{r7}
 8012632:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012634:	4b0b      	ldr	r3, [pc, #44]	@ (8012664 <vPortSetupTimerInterrupt+0x34>)
 8012636:	2200      	movs	r2, #0
 8012638:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801263a:	4b0b      	ldr	r3, [pc, #44]	@ (8012668 <vPortSetupTimerInterrupt+0x38>)
 801263c:	2200      	movs	r2, #0
 801263e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8012640:	4b0a      	ldr	r3, [pc, #40]	@ (801266c <vPortSetupTimerInterrupt+0x3c>)
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	4a0a      	ldr	r2, [pc, #40]	@ (8012670 <vPortSetupTimerInterrupt+0x40>)
 8012646:	fba2 2303 	umull	r2, r3, r2, r3
 801264a:	099b      	lsrs	r3, r3, #6
 801264c:	4a09      	ldr	r2, [pc, #36]	@ (8012674 <vPortSetupTimerInterrupt+0x44>)
 801264e:	3b01      	subs	r3, #1
 8012650:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8012652:	4b04      	ldr	r3, [pc, #16]	@ (8012664 <vPortSetupTimerInterrupt+0x34>)
 8012654:	2207      	movs	r2, #7
 8012656:	601a      	str	r2, [r3, #0]
}
 8012658:	bf00      	nop
 801265a:	46bd      	mov	sp, r7
 801265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012660:	4770      	bx	lr
 8012662:	bf00      	nop
 8012664:	e000e010 	.word	0xe000e010
 8012668:	e000e018 	.word	0xe000e018
 801266c:	20000000 	.word	0x20000000
 8012670:	10624dd3 	.word	0x10624dd3
 8012674:	e000e014 	.word	0xe000e014

08012678 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8012678:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8012688 <vPortEnableVFP+0x10>
 801267c:	6801      	ldr	r1, [r0, #0]
 801267e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8012682:	6001      	str	r1, [r0, #0]
 8012684:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8012686:	bf00      	nop
 8012688:	e000ed88 	.word	0xe000ed88

0801268c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801268c:	b480      	push	{r7}
 801268e:	b085      	sub	sp, #20
 8012690:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8012692:	f3ef 8305 	mrs	r3, IPSR
 8012696:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012698:	68fb      	ldr	r3, [r7, #12]
 801269a:	2b0f      	cmp	r3, #15
 801269c:	d917      	bls.n	80126ce <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801269e:	4a1a      	ldr	r2, [pc, #104]	@ (8012708 <vPortValidateInterruptPriority+0x7c>)
 80126a0:	68fb      	ldr	r3, [r7, #12]
 80126a2:	4413      	add	r3, r2
 80126a4:	781b      	ldrb	r3, [r3, #0]
 80126a6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80126a8:	4b18      	ldr	r3, [pc, #96]	@ (801270c <vPortValidateInterruptPriority+0x80>)
 80126aa:	781b      	ldrb	r3, [r3, #0]
 80126ac:	7afa      	ldrb	r2, [r7, #11]
 80126ae:	429a      	cmp	r2, r3
 80126b0:	d20d      	bcs.n	80126ce <vPortValidateInterruptPriority+0x42>
	__asm volatile
 80126b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126b6:	b672      	cpsid	i
 80126b8:	f383 8811 	msr	BASEPRI, r3
 80126bc:	f3bf 8f6f 	isb	sy
 80126c0:	f3bf 8f4f 	dsb	sy
 80126c4:	b662      	cpsie	i
 80126c6:	607b      	str	r3, [r7, #4]
}
 80126c8:	bf00      	nop
 80126ca:	bf00      	nop
 80126cc:	e7fd      	b.n	80126ca <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80126ce:	4b10      	ldr	r3, [pc, #64]	@ (8012710 <vPortValidateInterruptPriority+0x84>)
 80126d0:	681b      	ldr	r3, [r3, #0]
 80126d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80126d6:	4b0f      	ldr	r3, [pc, #60]	@ (8012714 <vPortValidateInterruptPriority+0x88>)
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	429a      	cmp	r2, r3
 80126dc:	d90d      	bls.n	80126fa <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80126de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126e2:	b672      	cpsid	i
 80126e4:	f383 8811 	msr	BASEPRI, r3
 80126e8:	f3bf 8f6f 	isb	sy
 80126ec:	f3bf 8f4f 	dsb	sy
 80126f0:	b662      	cpsie	i
 80126f2:	603b      	str	r3, [r7, #0]
}
 80126f4:	bf00      	nop
 80126f6:	bf00      	nop
 80126f8:	e7fd      	b.n	80126f6 <vPortValidateInterruptPriority+0x6a>
	}
 80126fa:	bf00      	nop
 80126fc:	3714      	adds	r7, #20
 80126fe:	46bd      	mov	sp, r7
 8012700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012704:	4770      	bx	lr
 8012706:	bf00      	nop
 8012708:	e000e3f0 	.word	0xe000e3f0
 801270c:	2000b5c0 	.word	0x2000b5c0
 8012710:	e000ed0c 	.word	0xe000ed0c
 8012714:	2000b5c4 	.word	0x2000b5c4

08012718 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8012718:	b580      	push	{r7, lr}
 801271a:	b08a      	sub	sp, #40	@ 0x28
 801271c:	af00      	add	r7, sp, #0
 801271e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012720:	2300      	movs	r3, #0
 8012722:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012724:	f7fe fb06 	bl	8010d34 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8012728:	4b5d      	ldr	r3, [pc, #372]	@ (80128a0 <pvPortMalloc+0x188>)
 801272a:	681b      	ldr	r3, [r3, #0]
 801272c:	2b00      	cmp	r3, #0
 801272e:	d101      	bne.n	8012734 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012730:	f000 f920 	bl	8012974 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012734:	4b5b      	ldr	r3, [pc, #364]	@ (80128a4 <pvPortMalloc+0x18c>)
 8012736:	681a      	ldr	r2, [r3, #0]
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	4013      	ands	r3, r2
 801273c:	2b00      	cmp	r3, #0
 801273e:	f040 8094 	bne.w	801286a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	2b00      	cmp	r3, #0
 8012746:	d020      	beq.n	801278a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8012748:	2208      	movs	r2, #8
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	4413      	add	r3, r2
 801274e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	f003 0307 	and.w	r3, r3, #7
 8012756:	2b00      	cmp	r3, #0
 8012758:	d017      	beq.n	801278a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	f023 0307 	bic.w	r3, r3, #7
 8012760:	3308      	adds	r3, #8
 8012762:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	f003 0307 	and.w	r3, r3, #7
 801276a:	2b00      	cmp	r3, #0
 801276c:	d00d      	beq.n	801278a <pvPortMalloc+0x72>
	__asm volatile
 801276e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012772:	b672      	cpsid	i
 8012774:	f383 8811 	msr	BASEPRI, r3
 8012778:	f3bf 8f6f 	isb	sy
 801277c:	f3bf 8f4f 	dsb	sy
 8012780:	b662      	cpsie	i
 8012782:	617b      	str	r3, [r7, #20]
}
 8012784:	bf00      	nop
 8012786:	bf00      	nop
 8012788:	e7fd      	b.n	8012786 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	2b00      	cmp	r3, #0
 801278e:	d06c      	beq.n	801286a <pvPortMalloc+0x152>
 8012790:	4b45      	ldr	r3, [pc, #276]	@ (80128a8 <pvPortMalloc+0x190>)
 8012792:	681b      	ldr	r3, [r3, #0]
 8012794:	687a      	ldr	r2, [r7, #4]
 8012796:	429a      	cmp	r2, r3
 8012798:	d867      	bhi.n	801286a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801279a:	4b44      	ldr	r3, [pc, #272]	@ (80128ac <pvPortMalloc+0x194>)
 801279c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801279e:	4b43      	ldr	r3, [pc, #268]	@ (80128ac <pvPortMalloc+0x194>)
 80127a0:	681b      	ldr	r3, [r3, #0]
 80127a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80127a4:	e004      	b.n	80127b0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 80127a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80127aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80127b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127b2:	685b      	ldr	r3, [r3, #4]
 80127b4:	687a      	ldr	r2, [r7, #4]
 80127b6:	429a      	cmp	r2, r3
 80127b8:	d903      	bls.n	80127c2 <pvPortMalloc+0xaa>
 80127ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d1f1      	bne.n	80127a6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80127c2:	4b37      	ldr	r3, [pc, #220]	@ (80128a0 <pvPortMalloc+0x188>)
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80127c8:	429a      	cmp	r2, r3
 80127ca:	d04e      	beq.n	801286a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80127cc:	6a3b      	ldr	r3, [r7, #32]
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	2208      	movs	r2, #8
 80127d2:	4413      	add	r3, r2
 80127d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80127d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127d8:	681a      	ldr	r2, [r3, #0]
 80127da:	6a3b      	ldr	r3, [r7, #32]
 80127dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80127de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127e0:	685a      	ldr	r2, [r3, #4]
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	1ad2      	subs	r2, r2, r3
 80127e6:	2308      	movs	r3, #8
 80127e8:	005b      	lsls	r3, r3, #1
 80127ea:	429a      	cmp	r2, r3
 80127ec:	d922      	bls.n	8012834 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80127ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	4413      	add	r3, r2
 80127f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80127f6:	69bb      	ldr	r3, [r7, #24]
 80127f8:	f003 0307 	and.w	r3, r3, #7
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d00d      	beq.n	801281c <pvPortMalloc+0x104>
	__asm volatile
 8012800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012804:	b672      	cpsid	i
 8012806:	f383 8811 	msr	BASEPRI, r3
 801280a:	f3bf 8f6f 	isb	sy
 801280e:	f3bf 8f4f 	dsb	sy
 8012812:	b662      	cpsie	i
 8012814:	613b      	str	r3, [r7, #16]
}
 8012816:	bf00      	nop
 8012818:	bf00      	nop
 801281a:	e7fd      	b.n	8012818 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801281c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801281e:	685a      	ldr	r2, [r3, #4]
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	1ad2      	subs	r2, r2, r3
 8012824:	69bb      	ldr	r3, [r7, #24]
 8012826:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801282a:	687a      	ldr	r2, [r7, #4]
 801282c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801282e:	69b8      	ldr	r0, [r7, #24]
 8012830:	f000 f902 	bl	8012a38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012834:	4b1c      	ldr	r3, [pc, #112]	@ (80128a8 <pvPortMalloc+0x190>)
 8012836:	681a      	ldr	r2, [r3, #0]
 8012838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801283a:	685b      	ldr	r3, [r3, #4]
 801283c:	1ad3      	subs	r3, r2, r3
 801283e:	4a1a      	ldr	r2, [pc, #104]	@ (80128a8 <pvPortMalloc+0x190>)
 8012840:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012842:	4b19      	ldr	r3, [pc, #100]	@ (80128a8 <pvPortMalloc+0x190>)
 8012844:	681a      	ldr	r2, [r3, #0]
 8012846:	4b1a      	ldr	r3, [pc, #104]	@ (80128b0 <pvPortMalloc+0x198>)
 8012848:	681b      	ldr	r3, [r3, #0]
 801284a:	429a      	cmp	r2, r3
 801284c:	d203      	bcs.n	8012856 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801284e:	4b16      	ldr	r3, [pc, #88]	@ (80128a8 <pvPortMalloc+0x190>)
 8012850:	681b      	ldr	r3, [r3, #0]
 8012852:	4a17      	ldr	r2, [pc, #92]	@ (80128b0 <pvPortMalloc+0x198>)
 8012854:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8012856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012858:	685a      	ldr	r2, [r3, #4]
 801285a:	4b12      	ldr	r3, [pc, #72]	@ (80128a4 <pvPortMalloc+0x18c>)
 801285c:	681b      	ldr	r3, [r3, #0]
 801285e:	431a      	orrs	r2, r3
 8012860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012862:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012866:	2200      	movs	r2, #0
 8012868:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801286a:	f7fe fa71 	bl	8010d50 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801286e:	69fb      	ldr	r3, [r7, #28]
 8012870:	f003 0307 	and.w	r3, r3, #7
 8012874:	2b00      	cmp	r3, #0
 8012876:	d00d      	beq.n	8012894 <pvPortMalloc+0x17c>
	__asm volatile
 8012878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801287c:	b672      	cpsid	i
 801287e:	f383 8811 	msr	BASEPRI, r3
 8012882:	f3bf 8f6f 	isb	sy
 8012886:	f3bf 8f4f 	dsb	sy
 801288a:	b662      	cpsie	i
 801288c:	60fb      	str	r3, [r7, #12]
}
 801288e:	bf00      	nop
 8012890:	bf00      	nop
 8012892:	e7fd      	b.n	8012890 <pvPortMalloc+0x178>
	return pvReturn;
 8012894:	69fb      	ldr	r3, [r7, #28]
}
 8012896:	4618      	mov	r0, r3
 8012898:	3728      	adds	r7, #40	@ 0x28
 801289a:	46bd      	mov	sp, r7
 801289c:	bd80      	pop	{r7, pc}
 801289e:	bf00      	nop
 80128a0:	200245d0 	.word	0x200245d0
 80128a4:	200245dc 	.word	0x200245dc
 80128a8:	200245d4 	.word	0x200245d4
 80128ac:	200245c8 	.word	0x200245c8
 80128b0:	200245d8 	.word	0x200245d8

080128b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80128b4:	b580      	push	{r7, lr}
 80128b6:	b086      	sub	sp, #24
 80128b8:	af00      	add	r7, sp, #0
 80128ba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d04e      	beq.n	8012964 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80128c6:	2308      	movs	r3, #8
 80128c8:	425b      	negs	r3, r3
 80128ca:	697a      	ldr	r2, [r7, #20]
 80128cc:	4413      	add	r3, r2
 80128ce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80128d0:	697b      	ldr	r3, [r7, #20]
 80128d2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80128d4:	693b      	ldr	r3, [r7, #16]
 80128d6:	685a      	ldr	r2, [r3, #4]
 80128d8:	4b24      	ldr	r3, [pc, #144]	@ (801296c <vPortFree+0xb8>)
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	4013      	ands	r3, r2
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d10d      	bne.n	80128fe <vPortFree+0x4a>
	__asm volatile
 80128e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128e6:	b672      	cpsid	i
 80128e8:	f383 8811 	msr	BASEPRI, r3
 80128ec:	f3bf 8f6f 	isb	sy
 80128f0:	f3bf 8f4f 	dsb	sy
 80128f4:	b662      	cpsie	i
 80128f6:	60fb      	str	r3, [r7, #12]
}
 80128f8:	bf00      	nop
 80128fa:	bf00      	nop
 80128fc:	e7fd      	b.n	80128fa <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80128fe:	693b      	ldr	r3, [r7, #16]
 8012900:	681b      	ldr	r3, [r3, #0]
 8012902:	2b00      	cmp	r3, #0
 8012904:	d00d      	beq.n	8012922 <vPortFree+0x6e>
	__asm volatile
 8012906:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801290a:	b672      	cpsid	i
 801290c:	f383 8811 	msr	BASEPRI, r3
 8012910:	f3bf 8f6f 	isb	sy
 8012914:	f3bf 8f4f 	dsb	sy
 8012918:	b662      	cpsie	i
 801291a:	60bb      	str	r3, [r7, #8]
}
 801291c:	bf00      	nop
 801291e:	bf00      	nop
 8012920:	e7fd      	b.n	801291e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012922:	693b      	ldr	r3, [r7, #16]
 8012924:	685a      	ldr	r2, [r3, #4]
 8012926:	4b11      	ldr	r3, [pc, #68]	@ (801296c <vPortFree+0xb8>)
 8012928:	681b      	ldr	r3, [r3, #0]
 801292a:	4013      	ands	r3, r2
 801292c:	2b00      	cmp	r3, #0
 801292e:	d019      	beq.n	8012964 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012930:	693b      	ldr	r3, [r7, #16]
 8012932:	681b      	ldr	r3, [r3, #0]
 8012934:	2b00      	cmp	r3, #0
 8012936:	d115      	bne.n	8012964 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012938:	693b      	ldr	r3, [r7, #16]
 801293a:	685a      	ldr	r2, [r3, #4]
 801293c:	4b0b      	ldr	r3, [pc, #44]	@ (801296c <vPortFree+0xb8>)
 801293e:	681b      	ldr	r3, [r3, #0]
 8012940:	43db      	mvns	r3, r3
 8012942:	401a      	ands	r2, r3
 8012944:	693b      	ldr	r3, [r7, #16]
 8012946:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012948:	f7fe f9f4 	bl	8010d34 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801294c:	693b      	ldr	r3, [r7, #16]
 801294e:	685a      	ldr	r2, [r3, #4]
 8012950:	4b07      	ldr	r3, [pc, #28]	@ (8012970 <vPortFree+0xbc>)
 8012952:	681b      	ldr	r3, [r3, #0]
 8012954:	4413      	add	r3, r2
 8012956:	4a06      	ldr	r2, [pc, #24]	@ (8012970 <vPortFree+0xbc>)
 8012958:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801295a:	6938      	ldr	r0, [r7, #16]
 801295c:	f000 f86c 	bl	8012a38 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8012960:	f7fe f9f6 	bl	8010d50 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8012964:	bf00      	nop
 8012966:	3718      	adds	r7, #24
 8012968:	46bd      	mov	sp, r7
 801296a:	bd80      	pop	{r7, pc}
 801296c:	200245dc 	.word	0x200245dc
 8012970:	200245d4 	.word	0x200245d4

08012974 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012974:	b480      	push	{r7}
 8012976:	b085      	sub	sp, #20
 8012978:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801297a:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 801297e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012980:	4b27      	ldr	r3, [pc, #156]	@ (8012a20 <prvHeapInit+0xac>)
 8012982:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	f003 0307 	and.w	r3, r3, #7
 801298a:	2b00      	cmp	r3, #0
 801298c:	d00c      	beq.n	80129a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801298e:	68fb      	ldr	r3, [r7, #12]
 8012990:	3307      	adds	r3, #7
 8012992:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	f023 0307 	bic.w	r3, r3, #7
 801299a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801299c:	68ba      	ldr	r2, [r7, #8]
 801299e:	68fb      	ldr	r3, [r7, #12]
 80129a0:	1ad3      	subs	r3, r2, r3
 80129a2:	4a1f      	ldr	r2, [pc, #124]	@ (8012a20 <prvHeapInit+0xac>)
 80129a4:	4413      	add	r3, r2
 80129a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80129a8:	68fb      	ldr	r3, [r7, #12]
 80129aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80129ac:	4a1d      	ldr	r2, [pc, #116]	@ (8012a24 <prvHeapInit+0xb0>)
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80129b2:	4b1c      	ldr	r3, [pc, #112]	@ (8012a24 <prvHeapInit+0xb0>)
 80129b4:	2200      	movs	r2, #0
 80129b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	68ba      	ldr	r2, [r7, #8]
 80129bc:	4413      	add	r3, r2
 80129be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80129c0:	2208      	movs	r2, #8
 80129c2:	68fb      	ldr	r3, [r7, #12]
 80129c4:	1a9b      	subs	r3, r3, r2
 80129c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80129c8:	68fb      	ldr	r3, [r7, #12]
 80129ca:	f023 0307 	bic.w	r3, r3, #7
 80129ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80129d0:	68fb      	ldr	r3, [r7, #12]
 80129d2:	4a15      	ldr	r2, [pc, #84]	@ (8012a28 <prvHeapInit+0xb4>)
 80129d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80129d6:	4b14      	ldr	r3, [pc, #80]	@ (8012a28 <prvHeapInit+0xb4>)
 80129d8:	681b      	ldr	r3, [r3, #0]
 80129da:	2200      	movs	r2, #0
 80129dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80129de:	4b12      	ldr	r3, [pc, #72]	@ (8012a28 <prvHeapInit+0xb4>)
 80129e0:	681b      	ldr	r3, [r3, #0]
 80129e2:	2200      	movs	r2, #0
 80129e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80129ea:	683b      	ldr	r3, [r7, #0]
 80129ec:	68fa      	ldr	r2, [r7, #12]
 80129ee:	1ad2      	subs	r2, r2, r3
 80129f0:	683b      	ldr	r3, [r7, #0]
 80129f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80129f4:	4b0c      	ldr	r3, [pc, #48]	@ (8012a28 <prvHeapInit+0xb4>)
 80129f6:	681a      	ldr	r2, [r3, #0]
 80129f8:	683b      	ldr	r3, [r7, #0]
 80129fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80129fc:	683b      	ldr	r3, [r7, #0]
 80129fe:	685b      	ldr	r3, [r3, #4]
 8012a00:	4a0a      	ldr	r2, [pc, #40]	@ (8012a2c <prvHeapInit+0xb8>)
 8012a02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012a04:	683b      	ldr	r3, [r7, #0]
 8012a06:	685b      	ldr	r3, [r3, #4]
 8012a08:	4a09      	ldr	r2, [pc, #36]	@ (8012a30 <prvHeapInit+0xbc>)
 8012a0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012a0c:	4b09      	ldr	r3, [pc, #36]	@ (8012a34 <prvHeapInit+0xc0>)
 8012a0e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8012a12:	601a      	str	r2, [r3, #0]
}
 8012a14:	bf00      	nop
 8012a16:	3714      	adds	r7, #20
 8012a18:	46bd      	mov	sp, r7
 8012a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a1e:	4770      	bx	lr
 8012a20:	2000b5c8 	.word	0x2000b5c8
 8012a24:	200245c8 	.word	0x200245c8
 8012a28:	200245d0 	.word	0x200245d0
 8012a2c:	200245d8 	.word	0x200245d8
 8012a30:	200245d4 	.word	0x200245d4
 8012a34:	200245dc 	.word	0x200245dc

08012a38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012a38:	b480      	push	{r7}
 8012a3a:	b085      	sub	sp, #20
 8012a3c:	af00      	add	r7, sp, #0
 8012a3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012a40:	4b28      	ldr	r3, [pc, #160]	@ (8012ae4 <prvInsertBlockIntoFreeList+0xac>)
 8012a42:	60fb      	str	r3, [r7, #12]
 8012a44:	e002      	b.n	8012a4c <prvInsertBlockIntoFreeList+0x14>
 8012a46:	68fb      	ldr	r3, [r7, #12]
 8012a48:	681b      	ldr	r3, [r3, #0]
 8012a4a:	60fb      	str	r3, [r7, #12]
 8012a4c:	68fb      	ldr	r3, [r7, #12]
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	687a      	ldr	r2, [r7, #4]
 8012a52:	429a      	cmp	r2, r3
 8012a54:	d8f7      	bhi.n	8012a46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012a56:	68fb      	ldr	r3, [r7, #12]
 8012a58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012a5a:	68fb      	ldr	r3, [r7, #12]
 8012a5c:	685b      	ldr	r3, [r3, #4]
 8012a5e:	68ba      	ldr	r2, [r7, #8]
 8012a60:	4413      	add	r3, r2
 8012a62:	687a      	ldr	r2, [r7, #4]
 8012a64:	429a      	cmp	r2, r3
 8012a66:	d108      	bne.n	8012a7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	685a      	ldr	r2, [r3, #4]
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	685b      	ldr	r3, [r3, #4]
 8012a70:	441a      	add	r2, r3
 8012a72:	68fb      	ldr	r3, [r7, #12]
 8012a74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012a76:	68fb      	ldr	r3, [r7, #12]
 8012a78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	685b      	ldr	r3, [r3, #4]
 8012a82:	68ba      	ldr	r2, [r7, #8]
 8012a84:	441a      	add	r2, r3
 8012a86:	68fb      	ldr	r3, [r7, #12]
 8012a88:	681b      	ldr	r3, [r3, #0]
 8012a8a:	429a      	cmp	r2, r3
 8012a8c:	d118      	bne.n	8012ac0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8012a8e:	68fb      	ldr	r3, [r7, #12]
 8012a90:	681a      	ldr	r2, [r3, #0]
 8012a92:	4b15      	ldr	r3, [pc, #84]	@ (8012ae8 <prvInsertBlockIntoFreeList+0xb0>)
 8012a94:	681b      	ldr	r3, [r3, #0]
 8012a96:	429a      	cmp	r2, r3
 8012a98:	d00d      	beq.n	8012ab6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	685a      	ldr	r2, [r3, #4]
 8012a9e:	68fb      	ldr	r3, [r7, #12]
 8012aa0:	681b      	ldr	r3, [r3, #0]
 8012aa2:	685b      	ldr	r3, [r3, #4]
 8012aa4:	441a      	add	r2, r3
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012aaa:	68fb      	ldr	r3, [r7, #12]
 8012aac:	681b      	ldr	r3, [r3, #0]
 8012aae:	681a      	ldr	r2, [r3, #0]
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	601a      	str	r2, [r3, #0]
 8012ab4:	e008      	b.n	8012ac8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8012ae8 <prvInsertBlockIntoFreeList+0xb0>)
 8012ab8:	681a      	ldr	r2, [r3, #0]
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	601a      	str	r2, [r3, #0]
 8012abe:	e003      	b.n	8012ac8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012ac0:	68fb      	ldr	r3, [r7, #12]
 8012ac2:	681a      	ldr	r2, [r3, #0]
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012ac8:	68fa      	ldr	r2, [r7, #12]
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	429a      	cmp	r2, r3
 8012ace:	d002      	beq.n	8012ad6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012ad0:	68fb      	ldr	r3, [r7, #12]
 8012ad2:	687a      	ldr	r2, [r7, #4]
 8012ad4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012ad6:	bf00      	nop
 8012ad8:	3714      	adds	r7, #20
 8012ada:	46bd      	mov	sp, r7
 8012adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ae0:	4770      	bx	lr
 8012ae2:	bf00      	nop
 8012ae4:	200245c8 	.word	0x200245c8
 8012ae8:	200245d0 	.word	0x200245d0

08012aec <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8012aec:	b580      	push	{r7, lr}
 8012aee:	b084      	sub	sp, #16
 8012af0:	af00      	add	r7, sp, #0
 8012af2:	6078      	str	r0, [r7, #4]
 8012af4:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8012af6:	f007 facd 	bl	801a094 <sys_timeouts_sleeptime>
 8012afa:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8012afc:	68fb      	ldr	r3, [r7, #12]
 8012afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b02:	d10b      	bne.n	8012b1c <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8012b04:	4813      	ldr	r0, [pc, #76]	@ (8012b54 <tcpip_timeouts_mbox_fetch+0x68>)
 8012b06:	f00a fad2 	bl	801d0ae <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8012b0a:	2200      	movs	r2, #0
 8012b0c:	6839      	ldr	r1, [r7, #0]
 8012b0e:	6878      	ldr	r0, [r7, #4]
 8012b10:	f00a fa5a 	bl	801cfc8 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8012b14:	480f      	ldr	r0, [pc, #60]	@ (8012b54 <tcpip_timeouts_mbox_fetch+0x68>)
 8012b16:	f00a fabb 	bl	801d090 <sys_mutex_lock>
    return;
 8012b1a:	e018      	b.n	8012b4e <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d102      	bne.n	8012b28 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8012b22:	f007 fa7d 	bl	801a020 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8012b26:	e7e6      	b.n	8012af6 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8012b28:	480a      	ldr	r0, [pc, #40]	@ (8012b54 <tcpip_timeouts_mbox_fetch+0x68>)
 8012b2a:	f00a fac0 	bl	801d0ae <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8012b2e:	68fa      	ldr	r2, [r7, #12]
 8012b30:	6839      	ldr	r1, [r7, #0]
 8012b32:	6878      	ldr	r0, [r7, #4]
 8012b34:	f00a fa48 	bl	801cfc8 <sys_arch_mbox_fetch>
 8012b38:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8012b3a:	4806      	ldr	r0, [pc, #24]	@ (8012b54 <tcpip_timeouts_mbox_fetch+0x68>)
 8012b3c:	f00a faa8 	bl	801d090 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8012b40:	68bb      	ldr	r3, [r7, #8]
 8012b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b46:	d102      	bne.n	8012b4e <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8012b48:	f007 fa6a 	bl	801a020 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8012b4c:	e7d3      	b.n	8012af6 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8012b4e:	3710      	adds	r7, #16
 8012b50:	46bd      	mov	sp, r7
 8012b52:	bd80      	pop	{r7, pc}
 8012b54:	200245ec 	.word	0x200245ec

08012b58 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8012b58:	b580      	push	{r7, lr}
 8012b5a:	b084      	sub	sp, #16
 8012b5c:	af00      	add	r7, sp, #0
 8012b5e:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8012b60:	4810      	ldr	r0, [pc, #64]	@ (8012ba4 <tcpip_thread+0x4c>)
 8012b62:	f00a fa95 	bl	801d090 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8012b66:	4b10      	ldr	r3, [pc, #64]	@ (8012ba8 <tcpip_thread+0x50>)
 8012b68:	681b      	ldr	r3, [r3, #0]
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d005      	beq.n	8012b7a <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8012b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8012ba8 <tcpip_thread+0x50>)
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	4a0e      	ldr	r2, [pc, #56]	@ (8012bac <tcpip_thread+0x54>)
 8012b74:	6812      	ldr	r2, [r2, #0]
 8012b76:	4610      	mov	r0, r2
 8012b78:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8012b7a:	f107 030c 	add.w	r3, r7, #12
 8012b7e:	4619      	mov	r1, r3
 8012b80:	480b      	ldr	r0, [pc, #44]	@ (8012bb0 <tcpip_thread+0x58>)
 8012b82:	f7ff ffb3 	bl	8012aec <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8012b86:	68fb      	ldr	r3, [r7, #12]
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	d106      	bne.n	8012b9a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8012b8c:	4b09      	ldr	r3, [pc, #36]	@ (8012bb4 <tcpip_thread+0x5c>)
 8012b8e:	2291      	movs	r2, #145	@ 0x91
 8012b90:	4909      	ldr	r1, [pc, #36]	@ (8012bb8 <tcpip_thread+0x60>)
 8012b92:	480a      	ldr	r0, [pc, #40]	@ (8012bbc <tcpip_thread+0x64>)
 8012b94:	f00b fb4c 	bl	801e230 <iprintf>
      continue;
 8012b98:	e003      	b.n	8012ba2 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8012b9a:	68fb      	ldr	r3, [r7, #12]
 8012b9c:	4618      	mov	r0, r3
 8012b9e:	f000 f80f 	bl	8012bc0 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8012ba2:	e7ea      	b.n	8012b7a <tcpip_thread+0x22>
 8012ba4:	200245ec 	.word	0x200245ec
 8012ba8:	200245e0 	.word	0x200245e0
 8012bac:	200245e4 	.word	0x200245e4
 8012bb0:	200245e8 	.word	0x200245e8
 8012bb4:	0801f40c 	.word	0x0801f40c
 8012bb8:	0801f43c 	.word	0x0801f43c
 8012bbc:	0801f45c 	.word	0x0801f45c

08012bc0 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8012bc0:	b580      	push	{r7, lr}
 8012bc2:	b082      	sub	sp, #8
 8012bc4:	af00      	add	r7, sp, #0
 8012bc6:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	781b      	ldrb	r3, [r3, #0]
 8012bcc:	2b02      	cmp	r3, #2
 8012bce:	d026      	beq.n	8012c1e <tcpip_thread_handle_msg+0x5e>
 8012bd0:	2b02      	cmp	r3, #2
 8012bd2:	dc2b      	bgt.n	8012c2c <tcpip_thread_handle_msg+0x6c>
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	d002      	beq.n	8012bde <tcpip_thread_handle_msg+0x1e>
 8012bd8:	2b01      	cmp	r3, #1
 8012bda:	d015      	beq.n	8012c08 <tcpip_thread_handle_msg+0x48>
 8012bdc:	e026      	b.n	8012c2c <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	68db      	ldr	r3, [r3, #12]
 8012be2:	687a      	ldr	r2, [r7, #4]
 8012be4:	6850      	ldr	r0, [r2, #4]
 8012be6:	687a      	ldr	r2, [r7, #4]
 8012be8:	6892      	ldr	r2, [r2, #8]
 8012bea:	4611      	mov	r1, r2
 8012bec:	4798      	blx	r3
 8012bee:	4603      	mov	r3, r0
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d004      	beq.n	8012bfe <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8012bf4:	687b      	ldr	r3, [r7, #4]
 8012bf6:	685b      	ldr	r3, [r3, #4]
 8012bf8:	4618      	mov	r0, r3
 8012bfa:	f001 fd07 	bl	801460c <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8012bfe:	6879      	ldr	r1, [r7, #4]
 8012c00:	2009      	movs	r0, #9
 8012c02:	f000 fe5f 	bl	80138c4 <memp_free>
      break;
 8012c06:	e018      	b.n	8012c3a <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	685b      	ldr	r3, [r3, #4]
 8012c0c:	687a      	ldr	r2, [r7, #4]
 8012c0e:	6892      	ldr	r2, [r2, #8]
 8012c10:	4610      	mov	r0, r2
 8012c12:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8012c14:	6879      	ldr	r1, [r7, #4]
 8012c16:	2008      	movs	r0, #8
 8012c18:	f000 fe54 	bl	80138c4 <memp_free>
      break;
 8012c1c:	e00d      	b.n	8012c3a <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	685b      	ldr	r3, [r3, #4]
 8012c22:	687a      	ldr	r2, [r7, #4]
 8012c24:	6892      	ldr	r2, [r2, #8]
 8012c26:	4610      	mov	r0, r2
 8012c28:	4798      	blx	r3
      break;
 8012c2a:	e006      	b.n	8012c3a <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8012c2c:	4b05      	ldr	r3, [pc, #20]	@ (8012c44 <tcpip_thread_handle_msg+0x84>)
 8012c2e:	22cf      	movs	r2, #207	@ 0xcf
 8012c30:	4905      	ldr	r1, [pc, #20]	@ (8012c48 <tcpip_thread_handle_msg+0x88>)
 8012c32:	4806      	ldr	r0, [pc, #24]	@ (8012c4c <tcpip_thread_handle_msg+0x8c>)
 8012c34:	f00b fafc 	bl	801e230 <iprintf>
      break;
 8012c38:	bf00      	nop
  }
}
 8012c3a:	bf00      	nop
 8012c3c:	3708      	adds	r7, #8
 8012c3e:	46bd      	mov	sp, r7
 8012c40:	bd80      	pop	{r7, pc}
 8012c42:	bf00      	nop
 8012c44:	0801f40c 	.word	0x0801f40c
 8012c48:	0801f43c 	.word	0x0801f43c
 8012c4c:	0801f45c 	.word	0x0801f45c

08012c50 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8012c50:	b580      	push	{r7, lr}
 8012c52:	b086      	sub	sp, #24
 8012c54:	af00      	add	r7, sp, #0
 8012c56:	60f8      	str	r0, [r7, #12]
 8012c58:	60b9      	str	r1, [r7, #8]
 8012c5a:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8012c5c:	481a      	ldr	r0, [pc, #104]	@ (8012cc8 <tcpip_inpkt+0x78>)
 8012c5e:	f00a f9e4 	bl	801d02a <sys_mbox_valid>
 8012c62:	4603      	mov	r3, r0
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d105      	bne.n	8012c74 <tcpip_inpkt+0x24>
 8012c68:	4b18      	ldr	r3, [pc, #96]	@ (8012ccc <tcpip_inpkt+0x7c>)
 8012c6a:	22fc      	movs	r2, #252	@ 0xfc
 8012c6c:	4918      	ldr	r1, [pc, #96]	@ (8012cd0 <tcpip_inpkt+0x80>)
 8012c6e:	4819      	ldr	r0, [pc, #100]	@ (8012cd4 <tcpip_inpkt+0x84>)
 8012c70:	f00b fade 	bl	801e230 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8012c74:	2009      	movs	r0, #9
 8012c76:	f000 fdaf 	bl	80137d8 <memp_malloc>
 8012c7a:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8012c7c:	697b      	ldr	r3, [r7, #20]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d102      	bne.n	8012c88 <tcpip_inpkt+0x38>
    return ERR_MEM;
 8012c82:	f04f 33ff 	mov.w	r3, #4294967295
 8012c86:	e01a      	b.n	8012cbe <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8012c88:	697b      	ldr	r3, [r7, #20]
 8012c8a:	2200      	movs	r2, #0
 8012c8c:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8012c8e:	697b      	ldr	r3, [r7, #20]
 8012c90:	68fa      	ldr	r2, [r7, #12]
 8012c92:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8012c94:	697b      	ldr	r3, [r7, #20]
 8012c96:	68ba      	ldr	r2, [r7, #8]
 8012c98:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8012c9a:	697b      	ldr	r3, [r7, #20]
 8012c9c:	687a      	ldr	r2, [r7, #4]
 8012c9e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8012ca0:	6979      	ldr	r1, [r7, #20]
 8012ca2:	4809      	ldr	r0, [pc, #36]	@ (8012cc8 <tcpip_inpkt+0x78>)
 8012ca4:	f00a f976 	bl	801cf94 <sys_mbox_trypost>
 8012ca8:	4603      	mov	r3, r0
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	d006      	beq.n	8012cbc <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8012cae:	6979      	ldr	r1, [r7, #20]
 8012cb0:	2009      	movs	r0, #9
 8012cb2:	f000 fe07 	bl	80138c4 <memp_free>
    return ERR_MEM;
 8012cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8012cba:	e000      	b.n	8012cbe <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8012cbc:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8012cbe:	4618      	mov	r0, r3
 8012cc0:	3718      	adds	r7, #24
 8012cc2:	46bd      	mov	sp, r7
 8012cc4:	bd80      	pop	{r7, pc}
 8012cc6:	bf00      	nop
 8012cc8:	200245e8 	.word	0x200245e8
 8012ccc:	0801f40c 	.word	0x0801f40c
 8012cd0:	0801f484 	.word	0x0801f484
 8012cd4:	0801f45c 	.word	0x0801f45c

08012cd8 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8012cd8:	b580      	push	{r7, lr}
 8012cda:	b082      	sub	sp, #8
 8012cdc:	af00      	add	r7, sp, #0
 8012cde:	6078      	str	r0, [r7, #4]
 8012ce0:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8012ce2:	683b      	ldr	r3, [r7, #0]
 8012ce4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012ce8:	f003 0318 	and.w	r3, r3, #24
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d006      	beq.n	8012cfe <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8012cf0:	4a08      	ldr	r2, [pc, #32]	@ (8012d14 <tcpip_input+0x3c>)
 8012cf2:	6839      	ldr	r1, [r7, #0]
 8012cf4:	6878      	ldr	r0, [r7, #4]
 8012cf6:	f7ff ffab 	bl	8012c50 <tcpip_inpkt>
 8012cfa:	4603      	mov	r3, r0
 8012cfc:	e005      	b.n	8012d0a <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8012cfe:	4a06      	ldr	r2, [pc, #24]	@ (8012d18 <tcpip_input+0x40>)
 8012d00:	6839      	ldr	r1, [r7, #0]
 8012d02:	6878      	ldr	r0, [r7, #4]
 8012d04:	f7ff ffa4 	bl	8012c50 <tcpip_inpkt>
 8012d08:	4603      	mov	r3, r0
}
 8012d0a:	4618      	mov	r0, r3
 8012d0c:	3708      	adds	r7, #8
 8012d0e:	46bd      	mov	sp, r7
 8012d10:	bd80      	pop	{r7, pc}
 8012d12:	bf00      	nop
 8012d14:	0801cdb5 	.word	0x0801cdb5
 8012d18:	0801bcbd 	.word	0x0801bcbd

08012d1c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8012d1c:	b580      	push	{r7, lr}
 8012d1e:	b084      	sub	sp, #16
 8012d20:	af00      	add	r7, sp, #0
 8012d22:	6078      	str	r0, [r7, #4]
 8012d24:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8012d26:	4819      	ldr	r0, [pc, #100]	@ (8012d8c <tcpip_try_callback+0x70>)
 8012d28:	f00a f97f 	bl	801d02a <sys_mbox_valid>
 8012d2c:	4603      	mov	r3, r0
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d106      	bne.n	8012d40 <tcpip_try_callback+0x24>
 8012d32:	4b17      	ldr	r3, [pc, #92]	@ (8012d90 <tcpip_try_callback+0x74>)
 8012d34:	f240 125d 	movw	r2, #349	@ 0x15d
 8012d38:	4916      	ldr	r1, [pc, #88]	@ (8012d94 <tcpip_try_callback+0x78>)
 8012d3a:	4817      	ldr	r0, [pc, #92]	@ (8012d98 <tcpip_try_callback+0x7c>)
 8012d3c:	f00b fa78 	bl	801e230 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8012d40:	2008      	movs	r0, #8
 8012d42:	f000 fd49 	bl	80137d8 <memp_malloc>
 8012d46:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d102      	bne.n	8012d54 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8012d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8012d52:	e017      	b.n	8012d84 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8012d54:	68fb      	ldr	r3, [r7, #12]
 8012d56:	2201      	movs	r2, #1
 8012d58:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8012d5a:	68fb      	ldr	r3, [r7, #12]
 8012d5c:	687a      	ldr	r2, [r7, #4]
 8012d5e:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8012d60:	68fb      	ldr	r3, [r7, #12]
 8012d62:	683a      	ldr	r2, [r7, #0]
 8012d64:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8012d66:	68f9      	ldr	r1, [r7, #12]
 8012d68:	4808      	ldr	r0, [pc, #32]	@ (8012d8c <tcpip_try_callback+0x70>)
 8012d6a:	f00a f913 	bl	801cf94 <sys_mbox_trypost>
 8012d6e:	4603      	mov	r3, r0
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d006      	beq.n	8012d82 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8012d74:	68f9      	ldr	r1, [r7, #12]
 8012d76:	2008      	movs	r0, #8
 8012d78:	f000 fda4 	bl	80138c4 <memp_free>
    return ERR_MEM;
 8012d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8012d80:	e000      	b.n	8012d84 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8012d82:	2300      	movs	r3, #0
}
 8012d84:	4618      	mov	r0, r3
 8012d86:	3710      	adds	r7, #16
 8012d88:	46bd      	mov	sp, r7
 8012d8a:	bd80      	pop	{r7, pc}
 8012d8c:	200245e8 	.word	0x200245e8
 8012d90:	0801f40c 	.word	0x0801f40c
 8012d94:	0801f484 	.word	0x0801f484
 8012d98:	0801f45c 	.word	0x0801f45c

08012d9c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8012d9c:	b580      	push	{r7, lr}
 8012d9e:	b084      	sub	sp, #16
 8012da0:	af02      	add	r7, sp, #8
 8012da2:	6078      	str	r0, [r7, #4]
 8012da4:	6039      	str	r1, [r7, #0]
  lwip_init();
 8012da6:	f000 f872 	bl	8012e8e <lwip_init>

  tcpip_init_done = initfunc;
 8012daa:	4a17      	ldr	r2, [pc, #92]	@ (8012e08 <tcpip_init+0x6c>)
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8012db0:	4a16      	ldr	r2, [pc, #88]	@ (8012e0c <tcpip_init+0x70>)
 8012db2:	683b      	ldr	r3, [r7, #0]
 8012db4:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8012db6:	2106      	movs	r1, #6
 8012db8:	4815      	ldr	r0, [pc, #84]	@ (8012e10 <tcpip_init+0x74>)
 8012dba:	f00a f8d1 	bl	801cf60 <sys_mbox_new>
 8012dbe:	4603      	mov	r3, r0
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d006      	beq.n	8012dd2 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8012dc4:	4b13      	ldr	r3, [pc, #76]	@ (8012e14 <tcpip_init+0x78>)
 8012dc6:	f240 2261 	movw	r2, #609	@ 0x261
 8012dca:	4913      	ldr	r1, [pc, #76]	@ (8012e18 <tcpip_init+0x7c>)
 8012dcc:	4813      	ldr	r0, [pc, #76]	@ (8012e1c <tcpip_init+0x80>)
 8012dce:	f00b fa2f 	bl	801e230 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8012dd2:	4813      	ldr	r0, [pc, #76]	@ (8012e20 <tcpip_init+0x84>)
 8012dd4:	f00a f946 	bl	801d064 <sys_mutex_new>
 8012dd8:	4603      	mov	r3, r0
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d006      	beq.n	8012dec <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8012dde:	4b0d      	ldr	r3, [pc, #52]	@ (8012e14 <tcpip_init+0x78>)
 8012de0:	f240 2265 	movw	r2, #613	@ 0x265
 8012de4:	490f      	ldr	r1, [pc, #60]	@ (8012e24 <tcpip_init+0x88>)
 8012de6:	480d      	ldr	r0, [pc, #52]	@ (8012e1c <tcpip_init+0x80>)
 8012de8:	f00b fa22 	bl	801e230 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8012dec:	2318      	movs	r3, #24
 8012dee:	9300      	str	r3, [sp, #0]
 8012df0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012df4:	2200      	movs	r2, #0
 8012df6:	490c      	ldr	r1, [pc, #48]	@ (8012e28 <tcpip_init+0x8c>)
 8012df8:	480c      	ldr	r0, [pc, #48]	@ (8012e2c <tcpip_init+0x90>)
 8012dfa:	f00a f965 	bl	801d0c8 <sys_thread_new>
}
 8012dfe:	bf00      	nop
 8012e00:	3708      	adds	r7, #8
 8012e02:	46bd      	mov	sp, r7
 8012e04:	bd80      	pop	{r7, pc}
 8012e06:	bf00      	nop
 8012e08:	200245e0 	.word	0x200245e0
 8012e0c:	200245e4 	.word	0x200245e4
 8012e10:	200245e8 	.word	0x200245e8
 8012e14:	0801f40c 	.word	0x0801f40c
 8012e18:	0801f494 	.word	0x0801f494
 8012e1c:	0801f45c 	.word	0x0801f45c
 8012e20:	200245ec 	.word	0x200245ec
 8012e24:	0801f4b8 	.word	0x0801f4b8
 8012e28:	08012b59 	.word	0x08012b59
 8012e2c:	0801f4dc 	.word	0x0801f4dc

08012e30 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8012e30:	b480      	push	{r7}
 8012e32:	b083      	sub	sp, #12
 8012e34:	af00      	add	r7, sp, #0
 8012e36:	4603      	mov	r3, r0
 8012e38:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8012e3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012e3e:	021b      	lsls	r3, r3, #8
 8012e40:	b21a      	sxth	r2, r3
 8012e42:	88fb      	ldrh	r3, [r7, #6]
 8012e44:	0a1b      	lsrs	r3, r3, #8
 8012e46:	b29b      	uxth	r3, r3
 8012e48:	b21b      	sxth	r3, r3
 8012e4a:	4313      	orrs	r3, r2
 8012e4c:	b21b      	sxth	r3, r3
 8012e4e:	b29b      	uxth	r3, r3
}
 8012e50:	4618      	mov	r0, r3
 8012e52:	370c      	adds	r7, #12
 8012e54:	46bd      	mov	sp, r7
 8012e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e5a:	4770      	bx	lr

08012e5c <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8012e5c:	b480      	push	{r7}
 8012e5e:	b083      	sub	sp, #12
 8012e60:	af00      	add	r7, sp, #0
 8012e62:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	061a      	lsls	r2, r3, #24
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	021b      	lsls	r3, r3, #8
 8012e6c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012e70:	431a      	orrs	r2, r3
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	0a1b      	lsrs	r3, r3, #8
 8012e76:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8012e7a:	431a      	orrs	r2, r3
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	0e1b      	lsrs	r3, r3, #24
 8012e80:	4313      	orrs	r3, r2
}
 8012e82:	4618      	mov	r0, r3
 8012e84:	370c      	adds	r7, #12
 8012e86:	46bd      	mov	sp, r7
 8012e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e8c:	4770      	bx	lr

08012e8e <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8012e8e:	b580      	push	{r7, lr}
 8012e90:	b082      	sub	sp, #8
 8012e92:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8012e94:	2300      	movs	r3, #0
 8012e96:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8012e98:	f00a f8d8 	bl	801d04c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8012e9c:	f000 f8d4 	bl	8013048 <mem_init>
  memp_init();
 8012ea0:	f000 fc2c 	bl	80136fc <memp_init>
  pbuf_init();
  netif_init();
 8012ea4:	f000 fd38 	bl	8013918 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8012ea8:	f007 f92c 	bl	801a104 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8012eac:	f001 fe58 	bl	8014b60 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8012eb0:	f007 f86e 	bl	8019f90 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8012eb4:	bf00      	nop
 8012eb6:	3708      	adds	r7, #8
 8012eb8:	46bd      	mov	sp, r7
 8012eba:	bd80      	pop	{r7, pc}

08012ebc <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8012ebc:	b480      	push	{r7}
 8012ebe:	b083      	sub	sp, #12
 8012ec0:	af00      	add	r7, sp, #0
 8012ec2:	4603      	mov	r3, r0
 8012ec4:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8012ec6:	4b05      	ldr	r3, [pc, #20]	@ (8012edc <ptr_to_mem+0x20>)
 8012ec8:	681a      	ldr	r2, [r3, #0]
 8012eca:	88fb      	ldrh	r3, [r7, #6]
 8012ecc:	4413      	add	r3, r2
}
 8012ece:	4618      	mov	r0, r3
 8012ed0:	370c      	adds	r7, #12
 8012ed2:	46bd      	mov	sp, r7
 8012ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ed8:	4770      	bx	lr
 8012eda:	bf00      	nop
 8012edc:	20024608 	.word	0x20024608

08012ee0 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8012ee0:	b480      	push	{r7}
 8012ee2:	b083      	sub	sp, #12
 8012ee4:	af00      	add	r7, sp, #0
 8012ee6:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8012ee8:	4b05      	ldr	r3, [pc, #20]	@ (8012f00 <mem_to_ptr+0x20>)
 8012eea:	681b      	ldr	r3, [r3, #0]
 8012eec:	687a      	ldr	r2, [r7, #4]
 8012eee:	1ad3      	subs	r3, r2, r3
 8012ef0:	b29b      	uxth	r3, r3
}
 8012ef2:	4618      	mov	r0, r3
 8012ef4:	370c      	adds	r7, #12
 8012ef6:	46bd      	mov	sp, r7
 8012ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012efc:	4770      	bx	lr
 8012efe:	bf00      	nop
 8012f00:	20024608 	.word	0x20024608

08012f04 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8012f04:	b590      	push	{r4, r7, lr}
 8012f06:	b085      	sub	sp, #20
 8012f08:	af00      	add	r7, sp, #0
 8012f0a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8012f0c:	4b45      	ldr	r3, [pc, #276]	@ (8013024 <plug_holes+0x120>)
 8012f0e:	681b      	ldr	r3, [r3, #0]
 8012f10:	687a      	ldr	r2, [r7, #4]
 8012f12:	429a      	cmp	r2, r3
 8012f14:	d206      	bcs.n	8012f24 <plug_holes+0x20>
 8012f16:	4b44      	ldr	r3, [pc, #272]	@ (8013028 <plug_holes+0x124>)
 8012f18:	f240 12df 	movw	r2, #479	@ 0x1df
 8012f1c:	4943      	ldr	r1, [pc, #268]	@ (801302c <plug_holes+0x128>)
 8012f1e:	4844      	ldr	r0, [pc, #272]	@ (8013030 <plug_holes+0x12c>)
 8012f20:	f00b f986 	bl	801e230 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8012f24:	4b43      	ldr	r3, [pc, #268]	@ (8013034 <plug_holes+0x130>)
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	687a      	ldr	r2, [r7, #4]
 8012f2a:	429a      	cmp	r2, r3
 8012f2c:	d306      	bcc.n	8012f3c <plug_holes+0x38>
 8012f2e:	4b3e      	ldr	r3, [pc, #248]	@ (8013028 <plug_holes+0x124>)
 8012f30:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8012f34:	4940      	ldr	r1, [pc, #256]	@ (8013038 <plug_holes+0x134>)
 8012f36:	483e      	ldr	r0, [pc, #248]	@ (8013030 <plug_holes+0x12c>)
 8012f38:	f00b f97a 	bl	801e230 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	791b      	ldrb	r3, [r3, #4]
 8012f40:	2b00      	cmp	r3, #0
 8012f42:	d006      	beq.n	8012f52 <plug_holes+0x4e>
 8012f44:	4b38      	ldr	r3, [pc, #224]	@ (8013028 <plug_holes+0x124>)
 8012f46:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8012f4a:	493c      	ldr	r1, [pc, #240]	@ (801303c <plug_holes+0x138>)
 8012f4c:	4838      	ldr	r0, [pc, #224]	@ (8013030 <plug_holes+0x12c>)
 8012f4e:	f00b f96f 	bl	801e230 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	881b      	ldrh	r3, [r3, #0]
 8012f56:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8012f5a:	d906      	bls.n	8012f6a <plug_holes+0x66>
 8012f5c:	4b32      	ldr	r3, [pc, #200]	@ (8013028 <plug_holes+0x124>)
 8012f5e:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8012f62:	4937      	ldr	r1, [pc, #220]	@ (8013040 <plug_holes+0x13c>)
 8012f64:	4832      	ldr	r0, [pc, #200]	@ (8013030 <plug_holes+0x12c>)
 8012f66:	f00b f963 	bl	801e230 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	881b      	ldrh	r3, [r3, #0]
 8012f6e:	4618      	mov	r0, r3
 8012f70:	f7ff ffa4 	bl	8012ebc <ptr_to_mem>
 8012f74:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8012f76:	687a      	ldr	r2, [r7, #4]
 8012f78:	68fb      	ldr	r3, [r7, #12]
 8012f7a:	429a      	cmp	r2, r3
 8012f7c:	d024      	beq.n	8012fc8 <plug_holes+0xc4>
 8012f7e:	68fb      	ldr	r3, [r7, #12]
 8012f80:	791b      	ldrb	r3, [r3, #4]
 8012f82:	2b00      	cmp	r3, #0
 8012f84:	d120      	bne.n	8012fc8 <plug_holes+0xc4>
 8012f86:	4b2b      	ldr	r3, [pc, #172]	@ (8013034 <plug_holes+0x130>)
 8012f88:	681b      	ldr	r3, [r3, #0]
 8012f8a:	68fa      	ldr	r2, [r7, #12]
 8012f8c:	429a      	cmp	r2, r3
 8012f8e:	d01b      	beq.n	8012fc8 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8012f90:	4b2c      	ldr	r3, [pc, #176]	@ (8013044 <plug_holes+0x140>)
 8012f92:	681b      	ldr	r3, [r3, #0]
 8012f94:	68fa      	ldr	r2, [r7, #12]
 8012f96:	429a      	cmp	r2, r3
 8012f98:	d102      	bne.n	8012fa0 <plug_holes+0x9c>
      lfree = mem;
 8012f9a:	4a2a      	ldr	r2, [pc, #168]	@ (8013044 <plug_holes+0x140>)
 8012f9c:	687b      	ldr	r3, [r7, #4]
 8012f9e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8012fa0:	68fb      	ldr	r3, [r7, #12]
 8012fa2:	881a      	ldrh	r2, [r3, #0]
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8012fa8:	68fb      	ldr	r3, [r7, #12]
 8012faa:	881b      	ldrh	r3, [r3, #0]
 8012fac:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8012fb0:	d00a      	beq.n	8012fc8 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8012fb2:	68fb      	ldr	r3, [r7, #12]
 8012fb4:	881b      	ldrh	r3, [r3, #0]
 8012fb6:	4618      	mov	r0, r3
 8012fb8:	f7ff ff80 	bl	8012ebc <ptr_to_mem>
 8012fbc:	4604      	mov	r4, r0
 8012fbe:	6878      	ldr	r0, [r7, #4]
 8012fc0:	f7ff ff8e 	bl	8012ee0 <mem_to_ptr>
 8012fc4:	4603      	mov	r3, r0
 8012fc6:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	885b      	ldrh	r3, [r3, #2]
 8012fcc:	4618      	mov	r0, r3
 8012fce:	f7ff ff75 	bl	8012ebc <ptr_to_mem>
 8012fd2:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8012fd4:	68ba      	ldr	r2, [r7, #8]
 8012fd6:	687b      	ldr	r3, [r7, #4]
 8012fd8:	429a      	cmp	r2, r3
 8012fda:	d01f      	beq.n	801301c <plug_holes+0x118>
 8012fdc:	68bb      	ldr	r3, [r7, #8]
 8012fde:	791b      	ldrb	r3, [r3, #4]
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d11b      	bne.n	801301c <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8012fe4:	4b17      	ldr	r3, [pc, #92]	@ (8013044 <plug_holes+0x140>)
 8012fe6:	681b      	ldr	r3, [r3, #0]
 8012fe8:	687a      	ldr	r2, [r7, #4]
 8012fea:	429a      	cmp	r2, r3
 8012fec:	d102      	bne.n	8012ff4 <plug_holes+0xf0>
      lfree = pmem;
 8012fee:	4a15      	ldr	r2, [pc, #84]	@ (8013044 <plug_holes+0x140>)
 8012ff0:	68bb      	ldr	r3, [r7, #8]
 8012ff2:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	881a      	ldrh	r2, [r3, #0]
 8012ff8:	68bb      	ldr	r3, [r7, #8]
 8012ffa:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	881b      	ldrh	r3, [r3, #0]
 8013000:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013004:	d00a      	beq.n	801301c <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	881b      	ldrh	r3, [r3, #0]
 801300a:	4618      	mov	r0, r3
 801300c:	f7ff ff56 	bl	8012ebc <ptr_to_mem>
 8013010:	4604      	mov	r4, r0
 8013012:	68b8      	ldr	r0, [r7, #8]
 8013014:	f7ff ff64 	bl	8012ee0 <mem_to_ptr>
 8013018:	4603      	mov	r3, r0
 801301a:	8063      	strh	r3, [r4, #2]
    }
  }
}
 801301c:	bf00      	nop
 801301e:	3714      	adds	r7, #20
 8013020:	46bd      	mov	sp, r7
 8013022:	bd90      	pop	{r4, r7, pc}
 8013024:	20024608 	.word	0x20024608
 8013028:	0801f4ec 	.word	0x0801f4ec
 801302c:	0801f51c 	.word	0x0801f51c
 8013030:	0801f534 	.word	0x0801f534
 8013034:	2002460c 	.word	0x2002460c
 8013038:	0801f55c 	.word	0x0801f55c
 801303c:	0801f578 	.word	0x0801f578
 8013040:	0801f594 	.word	0x0801f594
 8013044:	20024614 	.word	0x20024614

08013048 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8013048:	b580      	push	{r7, lr}
 801304a:	b082      	sub	sp, #8
 801304c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801304e:	4b1d      	ldr	r3, [pc, #116]	@ (80130c4 <mem_init+0x7c>)
 8013050:	4a1d      	ldr	r2, [pc, #116]	@ (80130c8 <mem_init+0x80>)
 8013052:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8013054:	4b1b      	ldr	r3, [pc, #108]	@ (80130c4 <mem_init+0x7c>)
 8013056:	681b      	ldr	r3, [r3, #0]
 8013058:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8013060:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	2200      	movs	r2, #0
 8013066:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	2200      	movs	r2, #0
 801306c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801306e:	f44f 5020 	mov.w	r0, #10240	@ 0x2800
 8013072:	f7ff ff23 	bl	8012ebc <ptr_to_mem>
 8013076:	4603      	mov	r3, r0
 8013078:	4a14      	ldr	r2, [pc, #80]	@ (80130cc <mem_init+0x84>)
 801307a:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 801307c:	4b13      	ldr	r3, [pc, #76]	@ (80130cc <mem_init+0x84>)
 801307e:	681b      	ldr	r3, [r3, #0]
 8013080:	2201      	movs	r2, #1
 8013082:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8013084:	4b11      	ldr	r3, [pc, #68]	@ (80130cc <mem_init+0x84>)
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 801308c:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801308e:	4b0f      	ldr	r3, [pc, #60]	@ (80130cc <mem_init+0x84>)
 8013090:	681b      	ldr	r3, [r3, #0]
 8013092:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8013096:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8013098:	4b0a      	ldr	r3, [pc, #40]	@ (80130c4 <mem_init+0x7c>)
 801309a:	681b      	ldr	r3, [r3, #0]
 801309c:	4a0c      	ldr	r2, [pc, #48]	@ (80130d0 <mem_init+0x88>)
 801309e:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 80130a0:	480c      	ldr	r0, [pc, #48]	@ (80130d4 <mem_init+0x8c>)
 80130a2:	f009 ffdf 	bl	801d064 <sys_mutex_new>
 80130a6:	4603      	mov	r3, r0
 80130a8:	2b00      	cmp	r3, #0
 80130aa:	d006      	beq.n	80130ba <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 80130ac:	4b0a      	ldr	r3, [pc, #40]	@ (80130d8 <mem_init+0x90>)
 80130ae:	f240 221f 	movw	r2, #543	@ 0x21f
 80130b2:	490a      	ldr	r1, [pc, #40]	@ (80130dc <mem_init+0x94>)
 80130b4:	480a      	ldr	r0, [pc, #40]	@ (80130e0 <mem_init+0x98>)
 80130b6:	f00b f8bb 	bl	801e230 <iprintf>
  }
}
 80130ba:	bf00      	nop
 80130bc:	3708      	adds	r7, #8
 80130be:	46bd      	mov	sp, r7
 80130c0:	bd80      	pop	{r7, pc}
 80130c2:	bf00      	nop
 80130c4:	20024608 	.word	0x20024608
 80130c8:	20048000 	.word	0x20048000
 80130cc:	2002460c 	.word	0x2002460c
 80130d0:	20024614 	.word	0x20024614
 80130d4:	20024610 	.word	0x20024610
 80130d8:	0801f4ec 	.word	0x0801f4ec
 80130dc:	0801f5c0 	.word	0x0801f5c0
 80130e0:	0801f534 	.word	0x0801f534

080130e4 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 80130e4:	b580      	push	{r7, lr}
 80130e6:	b086      	sub	sp, #24
 80130e8:	af00      	add	r7, sp, #0
 80130ea:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 80130ec:	6878      	ldr	r0, [r7, #4]
 80130ee:	f7ff fef7 	bl	8012ee0 <mem_to_ptr>
 80130f2:	4603      	mov	r3, r0
 80130f4:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	881b      	ldrh	r3, [r3, #0]
 80130fa:	4618      	mov	r0, r3
 80130fc:	f7ff fede 	bl	8012ebc <ptr_to_mem>
 8013100:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	885b      	ldrh	r3, [r3, #2]
 8013106:	4618      	mov	r0, r3
 8013108:	f7ff fed8 	bl	8012ebc <ptr_to_mem>
 801310c:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	881b      	ldrh	r3, [r3, #0]
 8013112:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013116:	d818      	bhi.n	801314a <mem_link_valid+0x66>
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	885b      	ldrh	r3, [r3, #2]
 801311c:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013120:	d813      	bhi.n	801314a <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8013126:	8afa      	ldrh	r2, [r7, #22]
 8013128:	429a      	cmp	r2, r3
 801312a:	d004      	beq.n	8013136 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801312c:	68fb      	ldr	r3, [r7, #12]
 801312e:	881b      	ldrh	r3, [r3, #0]
 8013130:	8afa      	ldrh	r2, [r7, #22]
 8013132:	429a      	cmp	r2, r3
 8013134:	d109      	bne.n	801314a <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8013136:	4b08      	ldr	r3, [pc, #32]	@ (8013158 <mem_link_valid+0x74>)
 8013138:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801313a:	693a      	ldr	r2, [r7, #16]
 801313c:	429a      	cmp	r2, r3
 801313e:	d006      	beq.n	801314e <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8013140:	693b      	ldr	r3, [r7, #16]
 8013142:	885b      	ldrh	r3, [r3, #2]
 8013144:	8afa      	ldrh	r2, [r7, #22]
 8013146:	429a      	cmp	r2, r3
 8013148:	d001      	beq.n	801314e <mem_link_valid+0x6a>
    return 0;
 801314a:	2300      	movs	r3, #0
 801314c:	e000      	b.n	8013150 <mem_link_valid+0x6c>
  }
  return 1;
 801314e:	2301      	movs	r3, #1
}
 8013150:	4618      	mov	r0, r3
 8013152:	3718      	adds	r7, #24
 8013154:	46bd      	mov	sp, r7
 8013156:	bd80      	pop	{r7, pc}
 8013158:	2002460c 	.word	0x2002460c

0801315c <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 801315c:	b580      	push	{r7, lr}
 801315e:	b088      	sub	sp, #32
 8013160:	af00      	add	r7, sp, #0
 8013162:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	2b00      	cmp	r3, #0
 8013168:	d070      	beq.n	801324c <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	f003 0303 	and.w	r3, r3, #3
 8013170:	2b00      	cmp	r3, #0
 8013172:	d00d      	beq.n	8013190 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8013174:	4b37      	ldr	r3, [pc, #220]	@ (8013254 <mem_free+0xf8>)
 8013176:	f240 2273 	movw	r2, #627	@ 0x273
 801317a:	4937      	ldr	r1, [pc, #220]	@ (8013258 <mem_free+0xfc>)
 801317c:	4837      	ldr	r0, [pc, #220]	@ (801325c <mem_free+0x100>)
 801317e:	f00b f857 	bl	801e230 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013182:	f009 ffc1 	bl	801d108 <sys_arch_protect>
 8013186:	60f8      	str	r0, [r7, #12]
 8013188:	68f8      	ldr	r0, [r7, #12]
 801318a:	f009 ffcb 	bl	801d124 <sys_arch_unprotect>
    return;
 801318e:	e05e      	b.n	801324e <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	3b08      	subs	r3, #8
 8013194:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8013196:	4b32      	ldr	r3, [pc, #200]	@ (8013260 <mem_free+0x104>)
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	69fa      	ldr	r2, [r7, #28]
 801319c:	429a      	cmp	r2, r3
 801319e:	d306      	bcc.n	80131ae <mem_free+0x52>
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	f103 020c 	add.w	r2, r3, #12
 80131a6:	4b2f      	ldr	r3, [pc, #188]	@ (8013264 <mem_free+0x108>)
 80131a8:	681b      	ldr	r3, [r3, #0]
 80131aa:	429a      	cmp	r2, r3
 80131ac:	d90d      	bls.n	80131ca <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 80131ae:	4b29      	ldr	r3, [pc, #164]	@ (8013254 <mem_free+0xf8>)
 80131b0:	f240 227f 	movw	r2, #639	@ 0x27f
 80131b4:	492c      	ldr	r1, [pc, #176]	@ (8013268 <mem_free+0x10c>)
 80131b6:	4829      	ldr	r0, [pc, #164]	@ (801325c <mem_free+0x100>)
 80131b8:	f00b f83a 	bl	801e230 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80131bc:	f009 ffa4 	bl	801d108 <sys_arch_protect>
 80131c0:	6138      	str	r0, [r7, #16]
 80131c2:	6938      	ldr	r0, [r7, #16]
 80131c4:	f009 ffae 	bl	801d124 <sys_arch_unprotect>
    return;
 80131c8:	e041      	b.n	801324e <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80131ca:	4828      	ldr	r0, [pc, #160]	@ (801326c <mem_free+0x110>)
 80131cc:	f009 ff60 	bl	801d090 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 80131d0:	69fb      	ldr	r3, [r7, #28]
 80131d2:	791b      	ldrb	r3, [r3, #4]
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d110      	bne.n	80131fa <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80131d8:	4b1e      	ldr	r3, [pc, #120]	@ (8013254 <mem_free+0xf8>)
 80131da:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 80131de:	4924      	ldr	r1, [pc, #144]	@ (8013270 <mem_free+0x114>)
 80131e0:	481e      	ldr	r0, [pc, #120]	@ (801325c <mem_free+0x100>)
 80131e2:	f00b f825 	bl	801e230 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80131e6:	4821      	ldr	r0, [pc, #132]	@ (801326c <mem_free+0x110>)
 80131e8:	f009 ff61 	bl	801d0ae <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80131ec:	f009 ff8c 	bl	801d108 <sys_arch_protect>
 80131f0:	6178      	str	r0, [r7, #20]
 80131f2:	6978      	ldr	r0, [r7, #20]
 80131f4:	f009 ff96 	bl	801d124 <sys_arch_unprotect>
    return;
 80131f8:	e029      	b.n	801324e <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 80131fa:	69f8      	ldr	r0, [r7, #28]
 80131fc:	f7ff ff72 	bl	80130e4 <mem_link_valid>
 8013200:	4603      	mov	r3, r0
 8013202:	2b00      	cmp	r3, #0
 8013204:	d110      	bne.n	8013228 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8013206:	4b13      	ldr	r3, [pc, #76]	@ (8013254 <mem_free+0xf8>)
 8013208:	f240 2295 	movw	r2, #661	@ 0x295
 801320c:	4919      	ldr	r1, [pc, #100]	@ (8013274 <mem_free+0x118>)
 801320e:	4813      	ldr	r0, [pc, #76]	@ (801325c <mem_free+0x100>)
 8013210:	f00b f80e 	bl	801e230 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8013214:	4815      	ldr	r0, [pc, #84]	@ (801326c <mem_free+0x110>)
 8013216:	f009 ff4a 	bl	801d0ae <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801321a:	f009 ff75 	bl	801d108 <sys_arch_protect>
 801321e:	61b8      	str	r0, [r7, #24]
 8013220:	69b8      	ldr	r0, [r7, #24]
 8013222:	f009 ff7f 	bl	801d124 <sys_arch_unprotect>
    return;
 8013226:	e012      	b.n	801324e <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8013228:	69fb      	ldr	r3, [r7, #28]
 801322a:	2200      	movs	r2, #0
 801322c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801322e:	4b12      	ldr	r3, [pc, #72]	@ (8013278 <mem_free+0x11c>)
 8013230:	681b      	ldr	r3, [r3, #0]
 8013232:	69fa      	ldr	r2, [r7, #28]
 8013234:	429a      	cmp	r2, r3
 8013236:	d202      	bcs.n	801323e <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8013238:	4a0f      	ldr	r2, [pc, #60]	@ (8013278 <mem_free+0x11c>)
 801323a:	69fb      	ldr	r3, [r7, #28]
 801323c:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801323e:	69f8      	ldr	r0, [r7, #28]
 8013240:	f7ff fe60 	bl	8012f04 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8013244:	4809      	ldr	r0, [pc, #36]	@ (801326c <mem_free+0x110>)
 8013246:	f009 ff32 	bl	801d0ae <sys_mutex_unlock>
 801324a:	e000      	b.n	801324e <mem_free+0xf2>
    return;
 801324c:	bf00      	nop
}
 801324e:	3720      	adds	r7, #32
 8013250:	46bd      	mov	sp, r7
 8013252:	bd80      	pop	{r7, pc}
 8013254:	0801f4ec 	.word	0x0801f4ec
 8013258:	0801f5dc 	.word	0x0801f5dc
 801325c:	0801f534 	.word	0x0801f534
 8013260:	20024608 	.word	0x20024608
 8013264:	2002460c 	.word	0x2002460c
 8013268:	0801f600 	.word	0x0801f600
 801326c:	20024610 	.word	0x20024610
 8013270:	0801f61c 	.word	0x0801f61c
 8013274:	0801f644 	.word	0x0801f644
 8013278:	20024614 	.word	0x20024614

0801327c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 801327c:	b580      	push	{r7, lr}
 801327e:	b088      	sub	sp, #32
 8013280:	af00      	add	r7, sp, #0
 8013282:	6078      	str	r0, [r7, #4]
 8013284:	460b      	mov	r3, r1
 8013286:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8013288:	887b      	ldrh	r3, [r7, #2]
 801328a:	3303      	adds	r3, #3
 801328c:	b29b      	uxth	r3, r3
 801328e:	f023 0303 	bic.w	r3, r3, #3
 8013292:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8013294:	8bfb      	ldrh	r3, [r7, #30]
 8013296:	2b0b      	cmp	r3, #11
 8013298:	d801      	bhi.n	801329e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 801329a:	230c      	movs	r3, #12
 801329c:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801329e:	8bfb      	ldrh	r3, [r7, #30]
 80132a0:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80132a4:	d803      	bhi.n	80132ae <mem_trim+0x32>
 80132a6:	8bfa      	ldrh	r2, [r7, #30]
 80132a8:	887b      	ldrh	r3, [r7, #2]
 80132aa:	429a      	cmp	r2, r3
 80132ac:	d201      	bcs.n	80132b2 <mem_trim+0x36>
    return NULL;
 80132ae:	2300      	movs	r3, #0
 80132b0:	e0d8      	b.n	8013464 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 80132b2:	4b6e      	ldr	r3, [pc, #440]	@ (801346c <mem_trim+0x1f0>)
 80132b4:	681b      	ldr	r3, [r3, #0]
 80132b6:	687a      	ldr	r2, [r7, #4]
 80132b8:	429a      	cmp	r2, r3
 80132ba:	d304      	bcc.n	80132c6 <mem_trim+0x4a>
 80132bc:	4b6c      	ldr	r3, [pc, #432]	@ (8013470 <mem_trim+0x1f4>)
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	687a      	ldr	r2, [r7, #4]
 80132c2:	429a      	cmp	r2, r3
 80132c4:	d306      	bcc.n	80132d4 <mem_trim+0x58>
 80132c6:	4b6b      	ldr	r3, [pc, #428]	@ (8013474 <mem_trim+0x1f8>)
 80132c8:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80132cc:	496a      	ldr	r1, [pc, #424]	@ (8013478 <mem_trim+0x1fc>)
 80132ce:	486b      	ldr	r0, [pc, #428]	@ (801347c <mem_trim+0x200>)
 80132d0:	f00a ffae 	bl	801e230 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80132d4:	4b65      	ldr	r3, [pc, #404]	@ (801346c <mem_trim+0x1f0>)
 80132d6:	681b      	ldr	r3, [r3, #0]
 80132d8:	687a      	ldr	r2, [r7, #4]
 80132da:	429a      	cmp	r2, r3
 80132dc:	d304      	bcc.n	80132e8 <mem_trim+0x6c>
 80132de:	4b64      	ldr	r3, [pc, #400]	@ (8013470 <mem_trim+0x1f4>)
 80132e0:	681b      	ldr	r3, [r3, #0]
 80132e2:	687a      	ldr	r2, [r7, #4]
 80132e4:	429a      	cmp	r2, r3
 80132e6:	d307      	bcc.n	80132f8 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80132e8:	f009 ff0e 	bl	801d108 <sys_arch_protect>
 80132ec:	60b8      	str	r0, [r7, #8]
 80132ee:	68b8      	ldr	r0, [r7, #8]
 80132f0:	f009 ff18 	bl	801d124 <sys_arch_unprotect>
    return rmem;
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	e0b5      	b.n	8013464 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80132f8:	687b      	ldr	r3, [r7, #4]
 80132fa:	3b08      	subs	r3, #8
 80132fc:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80132fe:	69b8      	ldr	r0, [r7, #24]
 8013300:	f7ff fdee 	bl	8012ee0 <mem_to_ptr>
 8013304:	4603      	mov	r3, r0
 8013306:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8013308:	69bb      	ldr	r3, [r7, #24]
 801330a:	881a      	ldrh	r2, [r3, #0]
 801330c:	8afb      	ldrh	r3, [r7, #22]
 801330e:	1ad3      	subs	r3, r2, r3
 8013310:	b29b      	uxth	r3, r3
 8013312:	3b08      	subs	r3, #8
 8013314:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8013316:	8bfa      	ldrh	r2, [r7, #30]
 8013318:	8abb      	ldrh	r3, [r7, #20]
 801331a:	429a      	cmp	r2, r3
 801331c:	d906      	bls.n	801332c <mem_trim+0xb0>
 801331e:	4b55      	ldr	r3, [pc, #340]	@ (8013474 <mem_trim+0x1f8>)
 8013320:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8013324:	4956      	ldr	r1, [pc, #344]	@ (8013480 <mem_trim+0x204>)
 8013326:	4855      	ldr	r0, [pc, #340]	@ (801347c <mem_trim+0x200>)
 8013328:	f00a ff82 	bl	801e230 <iprintf>
  if (newsize > size) {
 801332c:	8bfa      	ldrh	r2, [r7, #30]
 801332e:	8abb      	ldrh	r3, [r7, #20]
 8013330:	429a      	cmp	r2, r3
 8013332:	d901      	bls.n	8013338 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8013334:	2300      	movs	r3, #0
 8013336:	e095      	b.n	8013464 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8013338:	8bfa      	ldrh	r2, [r7, #30]
 801333a:	8abb      	ldrh	r3, [r7, #20]
 801333c:	429a      	cmp	r2, r3
 801333e:	d101      	bne.n	8013344 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	e08f      	b.n	8013464 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8013344:	484f      	ldr	r0, [pc, #316]	@ (8013484 <mem_trim+0x208>)
 8013346:	f009 fea3 	bl	801d090 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 801334a:	69bb      	ldr	r3, [r7, #24]
 801334c:	881b      	ldrh	r3, [r3, #0]
 801334e:	4618      	mov	r0, r3
 8013350:	f7ff fdb4 	bl	8012ebc <ptr_to_mem>
 8013354:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8013356:	693b      	ldr	r3, [r7, #16]
 8013358:	791b      	ldrb	r3, [r3, #4]
 801335a:	2b00      	cmp	r3, #0
 801335c:	d13f      	bne.n	80133de <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801335e:	69bb      	ldr	r3, [r7, #24]
 8013360:	881b      	ldrh	r3, [r3, #0]
 8013362:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013366:	d106      	bne.n	8013376 <mem_trim+0xfa>
 8013368:	4b42      	ldr	r3, [pc, #264]	@ (8013474 <mem_trim+0x1f8>)
 801336a:	f240 22f5 	movw	r2, #757	@ 0x2f5
 801336e:	4946      	ldr	r1, [pc, #280]	@ (8013488 <mem_trim+0x20c>)
 8013370:	4842      	ldr	r0, [pc, #264]	@ (801347c <mem_trim+0x200>)
 8013372:	f00a ff5d 	bl	801e230 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8013376:	693b      	ldr	r3, [r7, #16]
 8013378:	881b      	ldrh	r3, [r3, #0]
 801337a:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801337c:	8afa      	ldrh	r2, [r7, #22]
 801337e:	8bfb      	ldrh	r3, [r7, #30]
 8013380:	4413      	add	r3, r2
 8013382:	b29b      	uxth	r3, r3
 8013384:	3308      	adds	r3, #8
 8013386:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8013388:	4b40      	ldr	r3, [pc, #256]	@ (801348c <mem_trim+0x210>)
 801338a:	681b      	ldr	r3, [r3, #0]
 801338c:	693a      	ldr	r2, [r7, #16]
 801338e:	429a      	cmp	r2, r3
 8013390:	d106      	bne.n	80133a0 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8013392:	89fb      	ldrh	r3, [r7, #14]
 8013394:	4618      	mov	r0, r3
 8013396:	f7ff fd91 	bl	8012ebc <ptr_to_mem>
 801339a:	4603      	mov	r3, r0
 801339c:	4a3b      	ldr	r2, [pc, #236]	@ (801348c <mem_trim+0x210>)
 801339e:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 80133a0:	89fb      	ldrh	r3, [r7, #14]
 80133a2:	4618      	mov	r0, r3
 80133a4:	f7ff fd8a 	bl	8012ebc <ptr_to_mem>
 80133a8:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 80133aa:	693b      	ldr	r3, [r7, #16]
 80133ac:	2200      	movs	r2, #0
 80133ae:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 80133b0:	693b      	ldr	r3, [r7, #16]
 80133b2:	89ba      	ldrh	r2, [r7, #12]
 80133b4:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 80133b6:	693b      	ldr	r3, [r7, #16]
 80133b8:	8afa      	ldrh	r2, [r7, #22]
 80133ba:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 80133bc:	69bb      	ldr	r3, [r7, #24]
 80133be:	89fa      	ldrh	r2, [r7, #14]
 80133c0:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80133c2:	693b      	ldr	r3, [r7, #16]
 80133c4:	881b      	ldrh	r3, [r3, #0]
 80133c6:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80133ca:	d047      	beq.n	801345c <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80133cc:	693b      	ldr	r3, [r7, #16]
 80133ce:	881b      	ldrh	r3, [r3, #0]
 80133d0:	4618      	mov	r0, r3
 80133d2:	f7ff fd73 	bl	8012ebc <ptr_to_mem>
 80133d6:	4602      	mov	r2, r0
 80133d8:	89fb      	ldrh	r3, [r7, #14]
 80133da:	8053      	strh	r3, [r2, #2]
 80133dc:	e03e      	b.n	801345c <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80133de:	8bfb      	ldrh	r3, [r7, #30]
 80133e0:	f103 0214 	add.w	r2, r3, #20
 80133e4:	8abb      	ldrh	r3, [r7, #20]
 80133e6:	429a      	cmp	r2, r3
 80133e8:	d838      	bhi.n	801345c <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80133ea:	8afa      	ldrh	r2, [r7, #22]
 80133ec:	8bfb      	ldrh	r3, [r7, #30]
 80133ee:	4413      	add	r3, r2
 80133f0:	b29b      	uxth	r3, r3
 80133f2:	3308      	adds	r3, #8
 80133f4:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80133f6:	69bb      	ldr	r3, [r7, #24]
 80133f8:	881b      	ldrh	r3, [r3, #0]
 80133fa:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80133fe:	d106      	bne.n	801340e <mem_trim+0x192>
 8013400:	4b1c      	ldr	r3, [pc, #112]	@ (8013474 <mem_trim+0x1f8>)
 8013402:	f240 3216 	movw	r2, #790	@ 0x316
 8013406:	4920      	ldr	r1, [pc, #128]	@ (8013488 <mem_trim+0x20c>)
 8013408:	481c      	ldr	r0, [pc, #112]	@ (801347c <mem_trim+0x200>)
 801340a:	f00a ff11 	bl	801e230 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 801340e:	89fb      	ldrh	r3, [r7, #14]
 8013410:	4618      	mov	r0, r3
 8013412:	f7ff fd53 	bl	8012ebc <ptr_to_mem>
 8013416:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8013418:	4b1c      	ldr	r3, [pc, #112]	@ (801348c <mem_trim+0x210>)
 801341a:	681b      	ldr	r3, [r3, #0]
 801341c:	693a      	ldr	r2, [r7, #16]
 801341e:	429a      	cmp	r2, r3
 8013420:	d202      	bcs.n	8013428 <mem_trim+0x1ac>
      lfree = mem2;
 8013422:	4a1a      	ldr	r2, [pc, #104]	@ (801348c <mem_trim+0x210>)
 8013424:	693b      	ldr	r3, [r7, #16]
 8013426:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8013428:	693b      	ldr	r3, [r7, #16]
 801342a:	2200      	movs	r2, #0
 801342c:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 801342e:	69bb      	ldr	r3, [r7, #24]
 8013430:	881a      	ldrh	r2, [r3, #0]
 8013432:	693b      	ldr	r3, [r7, #16]
 8013434:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8013436:	693b      	ldr	r3, [r7, #16]
 8013438:	8afa      	ldrh	r2, [r7, #22]
 801343a:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 801343c:	69bb      	ldr	r3, [r7, #24]
 801343e:	89fa      	ldrh	r2, [r7, #14]
 8013440:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8013442:	693b      	ldr	r3, [r7, #16]
 8013444:	881b      	ldrh	r3, [r3, #0]
 8013446:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801344a:	d007      	beq.n	801345c <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801344c:	693b      	ldr	r3, [r7, #16]
 801344e:	881b      	ldrh	r3, [r3, #0]
 8013450:	4618      	mov	r0, r3
 8013452:	f7ff fd33 	bl	8012ebc <ptr_to_mem>
 8013456:	4602      	mov	r2, r0
 8013458:	89fb      	ldrh	r3, [r7, #14]
 801345a:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801345c:	4809      	ldr	r0, [pc, #36]	@ (8013484 <mem_trim+0x208>)
 801345e:	f009 fe26 	bl	801d0ae <sys_mutex_unlock>
  return rmem;
 8013462:	687b      	ldr	r3, [r7, #4]
}
 8013464:	4618      	mov	r0, r3
 8013466:	3720      	adds	r7, #32
 8013468:	46bd      	mov	sp, r7
 801346a:	bd80      	pop	{r7, pc}
 801346c:	20024608 	.word	0x20024608
 8013470:	2002460c 	.word	0x2002460c
 8013474:	0801f4ec 	.word	0x0801f4ec
 8013478:	0801f678 	.word	0x0801f678
 801347c:	0801f534 	.word	0x0801f534
 8013480:	0801f690 	.word	0x0801f690
 8013484:	20024610 	.word	0x20024610
 8013488:	0801f6b0 	.word	0x0801f6b0
 801348c:	20024614 	.word	0x20024614

08013490 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8013490:	b580      	push	{r7, lr}
 8013492:	b088      	sub	sp, #32
 8013494:	af00      	add	r7, sp, #0
 8013496:	4603      	mov	r3, r0
 8013498:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 801349a:	88fb      	ldrh	r3, [r7, #6]
 801349c:	2b00      	cmp	r3, #0
 801349e:	d101      	bne.n	80134a4 <mem_malloc+0x14>
    return NULL;
 80134a0:	2300      	movs	r3, #0
 80134a2:	e0e2      	b.n	801366a <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 80134a4:	88fb      	ldrh	r3, [r7, #6]
 80134a6:	3303      	adds	r3, #3
 80134a8:	b29b      	uxth	r3, r3
 80134aa:	f023 0303 	bic.w	r3, r3, #3
 80134ae:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 80134b0:	8bbb      	ldrh	r3, [r7, #28]
 80134b2:	2b0b      	cmp	r3, #11
 80134b4:	d801      	bhi.n	80134ba <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 80134b6:	230c      	movs	r3, #12
 80134b8:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 80134ba:	8bbb      	ldrh	r3, [r7, #28]
 80134bc:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80134c0:	d803      	bhi.n	80134ca <mem_malloc+0x3a>
 80134c2:	8bba      	ldrh	r2, [r7, #28]
 80134c4:	88fb      	ldrh	r3, [r7, #6]
 80134c6:	429a      	cmp	r2, r3
 80134c8:	d201      	bcs.n	80134ce <mem_malloc+0x3e>
    return NULL;
 80134ca:	2300      	movs	r3, #0
 80134cc:	e0cd      	b.n	801366a <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 80134ce:	4869      	ldr	r0, [pc, #420]	@ (8013674 <mem_malloc+0x1e4>)
 80134d0:	f009 fdde 	bl	801d090 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80134d4:	4b68      	ldr	r3, [pc, #416]	@ (8013678 <mem_malloc+0x1e8>)
 80134d6:	681b      	ldr	r3, [r3, #0]
 80134d8:	4618      	mov	r0, r3
 80134da:	f7ff fd01 	bl	8012ee0 <mem_to_ptr>
 80134de:	4603      	mov	r3, r0
 80134e0:	83fb      	strh	r3, [r7, #30]
 80134e2:	e0b7      	b.n	8013654 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80134e4:	8bfb      	ldrh	r3, [r7, #30]
 80134e6:	4618      	mov	r0, r3
 80134e8:	f7ff fce8 	bl	8012ebc <ptr_to_mem>
 80134ec:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80134ee:	697b      	ldr	r3, [r7, #20]
 80134f0:	791b      	ldrb	r3, [r3, #4]
 80134f2:	2b00      	cmp	r3, #0
 80134f4:	f040 80a7 	bne.w	8013646 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80134f8:	697b      	ldr	r3, [r7, #20]
 80134fa:	881b      	ldrh	r3, [r3, #0]
 80134fc:	461a      	mov	r2, r3
 80134fe:	8bfb      	ldrh	r3, [r7, #30]
 8013500:	1ad3      	subs	r3, r2, r3
 8013502:	f1a3 0208 	sub.w	r2, r3, #8
 8013506:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8013508:	429a      	cmp	r2, r3
 801350a:	f0c0 809c 	bcc.w	8013646 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 801350e:	697b      	ldr	r3, [r7, #20]
 8013510:	881b      	ldrh	r3, [r3, #0]
 8013512:	461a      	mov	r2, r3
 8013514:	8bfb      	ldrh	r3, [r7, #30]
 8013516:	1ad3      	subs	r3, r2, r3
 8013518:	f1a3 0208 	sub.w	r2, r3, #8
 801351c:	8bbb      	ldrh	r3, [r7, #28]
 801351e:	3314      	adds	r3, #20
 8013520:	429a      	cmp	r2, r3
 8013522:	d333      	bcc.n	801358c <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8013524:	8bfa      	ldrh	r2, [r7, #30]
 8013526:	8bbb      	ldrh	r3, [r7, #28]
 8013528:	4413      	add	r3, r2
 801352a:	b29b      	uxth	r3, r3
 801352c:	3308      	adds	r3, #8
 801352e:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8013530:	8a7b      	ldrh	r3, [r7, #18]
 8013532:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013536:	d106      	bne.n	8013546 <mem_malloc+0xb6>
 8013538:	4b50      	ldr	r3, [pc, #320]	@ (801367c <mem_malloc+0x1ec>)
 801353a:	f240 3287 	movw	r2, #903	@ 0x387
 801353e:	4950      	ldr	r1, [pc, #320]	@ (8013680 <mem_malloc+0x1f0>)
 8013540:	4850      	ldr	r0, [pc, #320]	@ (8013684 <mem_malloc+0x1f4>)
 8013542:	f00a fe75 	bl	801e230 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8013546:	8a7b      	ldrh	r3, [r7, #18]
 8013548:	4618      	mov	r0, r3
 801354a:	f7ff fcb7 	bl	8012ebc <ptr_to_mem>
 801354e:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8013550:	68fb      	ldr	r3, [r7, #12]
 8013552:	2200      	movs	r2, #0
 8013554:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8013556:	697b      	ldr	r3, [r7, #20]
 8013558:	881a      	ldrh	r2, [r3, #0]
 801355a:	68fb      	ldr	r3, [r7, #12]
 801355c:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 801355e:	68fb      	ldr	r3, [r7, #12]
 8013560:	8bfa      	ldrh	r2, [r7, #30]
 8013562:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8013564:	697b      	ldr	r3, [r7, #20]
 8013566:	8a7a      	ldrh	r2, [r7, #18]
 8013568:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 801356a:	697b      	ldr	r3, [r7, #20]
 801356c:	2201      	movs	r2, #1
 801356e:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	881b      	ldrh	r3, [r3, #0]
 8013574:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8013578:	d00b      	beq.n	8013592 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 801357a:	68fb      	ldr	r3, [r7, #12]
 801357c:	881b      	ldrh	r3, [r3, #0]
 801357e:	4618      	mov	r0, r3
 8013580:	f7ff fc9c 	bl	8012ebc <ptr_to_mem>
 8013584:	4602      	mov	r2, r0
 8013586:	8a7b      	ldrh	r3, [r7, #18]
 8013588:	8053      	strh	r3, [r2, #2]
 801358a:	e002      	b.n	8013592 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 801358c:	697b      	ldr	r3, [r7, #20]
 801358e:	2201      	movs	r2, #1
 8013590:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8013592:	4b39      	ldr	r3, [pc, #228]	@ (8013678 <mem_malloc+0x1e8>)
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	697a      	ldr	r2, [r7, #20]
 8013598:	429a      	cmp	r2, r3
 801359a:	d127      	bne.n	80135ec <mem_malloc+0x15c>
          struct mem *cur = lfree;
 801359c:	4b36      	ldr	r3, [pc, #216]	@ (8013678 <mem_malloc+0x1e8>)
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 80135a2:	e005      	b.n	80135b0 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 80135a4:	69bb      	ldr	r3, [r7, #24]
 80135a6:	881b      	ldrh	r3, [r3, #0]
 80135a8:	4618      	mov	r0, r3
 80135aa:	f7ff fc87 	bl	8012ebc <ptr_to_mem>
 80135ae:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 80135b0:	69bb      	ldr	r3, [r7, #24]
 80135b2:	791b      	ldrb	r3, [r3, #4]
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d004      	beq.n	80135c2 <mem_malloc+0x132>
 80135b8:	4b33      	ldr	r3, [pc, #204]	@ (8013688 <mem_malloc+0x1f8>)
 80135ba:	681b      	ldr	r3, [r3, #0]
 80135bc:	69ba      	ldr	r2, [r7, #24]
 80135be:	429a      	cmp	r2, r3
 80135c0:	d1f0      	bne.n	80135a4 <mem_malloc+0x114>
          }
          lfree = cur;
 80135c2:	4a2d      	ldr	r2, [pc, #180]	@ (8013678 <mem_malloc+0x1e8>)
 80135c4:	69bb      	ldr	r3, [r7, #24]
 80135c6:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 80135c8:	4b2b      	ldr	r3, [pc, #172]	@ (8013678 <mem_malloc+0x1e8>)
 80135ca:	681a      	ldr	r2, [r3, #0]
 80135cc:	4b2e      	ldr	r3, [pc, #184]	@ (8013688 <mem_malloc+0x1f8>)
 80135ce:	681b      	ldr	r3, [r3, #0]
 80135d0:	429a      	cmp	r2, r3
 80135d2:	d00b      	beq.n	80135ec <mem_malloc+0x15c>
 80135d4:	4b28      	ldr	r3, [pc, #160]	@ (8013678 <mem_malloc+0x1e8>)
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	791b      	ldrb	r3, [r3, #4]
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d006      	beq.n	80135ec <mem_malloc+0x15c>
 80135de:	4b27      	ldr	r3, [pc, #156]	@ (801367c <mem_malloc+0x1ec>)
 80135e0:	f240 32b5 	movw	r2, #949	@ 0x3b5
 80135e4:	4929      	ldr	r1, [pc, #164]	@ (801368c <mem_malloc+0x1fc>)
 80135e6:	4827      	ldr	r0, [pc, #156]	@ (8013684 <mem_malloc+0x1f4>)
 80135e8:	f00a fe22 	bl	801e230 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 80135ec:	4821      	ldr	r0, [pc, #132]	@ (8013674 <mem_malloc+0x1e4>)
 80135ee:	f009 fd5e 	bl	801d0ae <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80135f2:	8bba      	ldrh	r2, [r7, #28]
 80135f4:	697b      	ldr	r3, [r7, #20]
 80135f6:	4413      	add	r3, r2
 80135f8:	3308      	adds	r3, #8
 80135fa:	4a23      	ldr	r2, [pc, #140]	@ (8013688 <mem_malloc+0x1f8>)
 80135fc:	6812      	ldr	r2, [r2, #0]
 80135fe:	4293      	cmp	r3, r2
 8013600:	d906      	bls.n	8013610 <mem_malloc+0x180>
 8013602:	4b1e      	ldr	r3, [pc, #120]	@ (801367c <mem_malloc+0x1ec>)
 8013604:	f240 32b9 	movw	r2, #953	@ 0x3b9
 8013608:	4921      	ldr	r1, [pc, #132]	@ (8013690 <mem_malloc+0x200>)
 801360a:	481e      	ldr	r0, [pc, #120]	@ (8013684 <mem_malloc+0x1f4>)
 801360c:	f00a fe10 	bl	801e230 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8013610:	697b      	ldr	r3, [r7, #20]
 8013612:	f003 0303 	and.w	r3, r3, #3
 8013616:	2b00      	cmp	r3, #0
 8013618:	d006      	beq.n	8013628 <mem_malloc+0x198>
 801361a:	4b18      	ldr	r3, [pc, #96]	@ (801367c <mem_malloc+0x1ec>)
 801361c:	f240 32bb 	movw	r2, #955	@ 0x3bb
 8013620:	491c      	ldr	r1, [pc, #112]	@ (8013694 <mem_malloc+0x204>)
 8013622:	4818      	ldr	r0, [pc, #96]	@ (8013684 <mem_malloc+0x1f4>)
 8013624:	f00a fe04 	bl	801e230 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8013628:	697b      	ldr	r3, [r7, #20]
 801362a:	f003 0303 	and.w	r3, r3, #3
 801362e:	2b00      	cmp	r3, #0
 8013630:	d006      	beq.n	8013640 <mem_malloc+0x1b0>
 8013632:	4b12      	ldr	r3, [pc, #72]	@ (801367c <mem_malloc+0x1ec>)
 8013634:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8013638:	4917      	ldr	r1, [pc, #92]	@ (8013698 <mem_malloc+0x208>)
 801363a:	4812      	ldr	r0, [pc, #72]	@ (8013684 <mem_malloc+0x1f4>)
 801363c:	f00a fdf8 	bl	801e230 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8013640:	697b      	ldr	r3, [r7, #20]
 8013642:	3308      	adds	r3, #8
 8013644:	e011      	b.n	801366a <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8013646:	8bfb      	ldrh	r3, [r7, #30]
 8013648:	4618      	mov	r0, r3
 801364a:	f7ff fc37 	bl	8012ebc <ptr_to_mem>
 801364e:	4603      	mov	r3, r0
 8013650:	881b      	ldrh	r3, [r3, #0]
 8013652:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8013654:	8bfa      	ldrh	r2, [r7, #30]
 8013656:	8bbb      	ldrh	r3, [r7, #28]
 8013658:	f5c3 5320 	rsb	r3, r3, #10240	@ 0x2800
 801365c:	429a      	cmp	r2, r3
 801365e:	f4ff af41 	bcc.w	80134e4 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8013662:	4804      	ldr	r0, [pc, #16]	@ (8013674 <mem_malloc+0x1e4>)
 8013664:	f009 fd23 	bl	801d0ae <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8013668:	2300      	movs	r3, #0
}
 801366a:	4618      	mov	r0, r3
 801366c:	3720      	adds	r7, #32
 801366e:	46bd      	mov	sp, r7
 8013670:	bd80      	pop	{r7, pc}
 8013672:	bf00      	nop
 8013674:	20024610 	.word	0x20024610
 8013678:	20024614 	.word	0x20024614
 801367c:	0801f4ec 	.word	0x0801f4ec
 8013680:	0801f6b0 	.word	0x0801f6b0
 8013684:	0801f534 	.word	0x0801f534
 8013688:	2002460c 	.word	0x2002460c
 801368c:	0801f6c4 	.word	0x0801f6c4
 8013690:	0801f6e0 	.word	0x0801f6e0
 8013694:	0801f710 	.word	0x0801f710
 8013698:	0801f740 	.word	0x0801f740

0801369c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 801369c:	b480      	push	{r7}
 801369e:	b085      	sub	sp, #20
 80136a0:	af00      	add	r7, sp, #0
 80136a2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	689b      	ldr	r3, [r3, #8]
 80136a8:	2200      	movs	r2, #0
 80136aa:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	685b      	ldr	r3, [r3, #4]
 80136b0:	3303      	adds	r3, #3
 80136b2:	f023 0303 	bic.w	r3, r3, #3
 80136b6:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 80136b8:	2300      	movs	r3, #0
 80136ba:	60fb      	str	r3, [r7, #12]
 80136bc:	e011      	b.n	80136e2 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	689b      	ldr	r3, [r3, #8]
 80136c2:	681a      	ldr	r2, [r3, #0]
 80136c4:	68bb      	ldr	r3, [r7, #8]
 80136c6:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 80136c8:	687b      	ldr	r3, [r7, #4]
 80136ca:	689b      	ldr	r3, [r3, #8]
 80136cc:	68ba      	ldr	r2, [r7, #8]
 80136ce:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	881b      	ldrh	r3, [r3, #0]
 80136d4:	461a      	mov	r2, r3
 80136d6:	68bb      	ldr	r3, [r7, #8]
 80136d8:	4413      	add	r3, r2
 80136da:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 80136dc:	68fb      	ldr	r3, [r7, #12]
 80136de:	3301      	adds	r3, #1
 80136e0:	60fb      	str	r3, [r7, #12]
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	885b      	ldrh	r3, [r3, #2]
 80136e6:	461a      	mov	r2, r3
 80136e8:	68fb      	ldr	r3, [r7, #12]
 80136ea:	4293      	cmp	r3, r2
 80136ec:	dbe7      	blt.n	80136be <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80136ee:	bf00      	nop
 80136f0:	bf00      	nop
 80136f2:	3714      	adds	r7, #20
 80136f4:	46bd      	mov	sp, r7
 80136f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136fa:	4770      	bx	lr

080136fc <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80136fc:	b580      	push	{r7, lr}
 80136fe:	b082      	sub	sp, #8
 8013700:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8013702:	2300      	movs	r3, #0
 8013704:	80fb      	strh	r3, [r7, #6]
 8013706:	e009      	b.n	801371c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8013708:	88fb      	ldrh	r3, [r7, #6]
 801370a:	4a08      	ldr	r2, [pc, #32]	@ (801372c <memp_init+0x30>)
 801370c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013710:	4618      	mov	r0, r3
 8013712:	f7ff ffc3 	bl	801369c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8013716:	88fb      	ldrh	r3, [r7, #6]
 8013718:	3301      	adds	r3, #1
 801371a:	80fb      	strh	r3, [r7, #6]
 801371c:	88fb      	ldrh	r3, [r7, #6]
 801371e:	2b0c      	cmp	r3, #12
 8013720:	d9f2      	bls.n	8013708 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8013722:	bf00      	nop
 8013724:	bf00      	nop
 8013726:	3708      	adds	r7, #8
 8013728:	46bd      	mov	sp, r7
 801372a:	bd80      	pop	{r7, pc}
 801372c:	0802255c 	.word	0x0802255c

08013730 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8013730:	b580      	push	{r7, lr}
 8013732:	b084      	sub	sp, #16
 8013734:	af00      	add	r7, sp, #0
 8013736:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8013738:	f009 fce6 	bl	801d108 <sys_arch_protect>
 801373c:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	689b      	ldr	r3, [r3, #8]
 8013742:	681b      	ldr	r3, [r3, #0]
 8013744:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8013746:	68bb      	ldr	r3, [r7, #8]
 8013748:	2b00      	cmp	r3, #0
 801374a:	d015      	beq.n	8013778 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	689b      	ldr	r3, [r3, #8]
 8013750:	68ba      	ldr	r2, [r7, #8]
 8013752:	6812      	ldr	r2, [r2, #0]
 8013754:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8013756:	68bb      	ldr	r3, [r7, #8]
 8013758:	f003 0303 	and.w	r3, r3, #3
 801375c:	2b00      	cmp	r3, #0
 801375e:	d006      	beq.n	801376e <do_memp_malloc_pool+0x3e>
 8013760:	4b09      	ldr	r3, [pc, #36]	@ (8013788 <do_memp_malloc_pool+0x58>)
 8013762:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8013766:	4909      	ldr	r1, [pc, #36]	@ (801378c <do_memp_malloc_pool+0x5c>)
 8013768:	4809      	ldr	r0, [pc, #36]	@ (8013790 <do_memp_malloc_pool+0x60>)
 801376a:	f00a fd61 	bl	801e230 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801376e:	68f8      	ldr	r0, [r7, #12]
 8013770:	f009 fcd8 	bl	801d124 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8013774:	68bb      	ldr	r3, [r7, #8]
 8013776:	e003      	b.n	8013780 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8013778:	68f8      	ldr	r0, [r7, #12]
 801377a:	f009 fcd3 	bl	801d124 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 801377e:	2300      	movs	r3, #0
}
 8013780:	4618      	mov	r0, r3
 8013782:	3710      	adds	r7, #16
 8013784:	46bd      	mov	sp, r7
 8013786:	bd80      	pop	{r7, pc}
 8013788:	0801f764 	.word	0x0801f764
 801378c:	0801f794 	.word	0x0801f794
 8013790:	0801f7b8 	.word	0x0801f7b8

08013794 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8013794:	b580      	push	{r7, lr}
 8013796:	b082      	sub	sp, #8
 8013798:	af00      	add	r7, sp, #0
 801379a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	2b00      	cmp	r3, #0
 80137a0:	d106      	bne.n	80137b0 <memp_malloc_pool+0x1c>
 80137a2:	4b0a      	ldr	r3, [pc, #40]	@ (80137cc <memp_malloc_pool+0x38>)
 80137a4:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 80137a8:	4909      	ldr	r1, [pc, #36]	@ (80137d0 <memp_malloc_pool+0x3c>)
 80137aa:	480a      	ldr	r0, [pc, #40]	@ (80137d4 <memp_malloc_pool+0x40>)
 80137ac:	f00a fd40 	bl	801e230 <iprintf>
  if (desc == NULL) {
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	2b00      	cmp	r3, #0
 80137b4:	d101      	bne.n	80137ba <memp_malloc_pool+0x26>
    return NULL;
 80137b6:	2300      	movs	r3, #0
 80137b8:	e003      	b.n	80137c2 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 80137ba:	6878      	ldr	r0, [r7, #4]
 80137bc:	f7ff ffb8 	bl	8013730 <do_memp_malloc_pool>
 80137c0:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 80137c2:	4618      	mov	r0, r3
 80137c4:	3708      	adds	r7, #8
 80137c6:	46bd      	mov	sp, r7
 80137c8:	bd80      	pop	{r7, pc}
 80137ca:	bf00      	nop
 80137cc:	0801f764 	.word	0x0801f764
 80137d0:	0801f7e0 	.word	0x0801f7e0
 80137d4:	0801f7b8 	.word	0x0801f7b8

080137d8 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 80137d8:	b580      	push	{r7, lr}
 80137da:	b084      	sub	sp, #16
 80137dc:	af00      	add	r7, sp, #0
 80137de:	4603      	mov	r3, r0
 80137e0:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 80137e2:	79fb      	ldrb	r3, [r7, #7]
 80137e4:	2b0c      	cmp	r3, #12
 80137e6:	d908      	bls.n	80137fa <memp_malloc+0x22>
 80137e8:	4b0a      	ldr	r3, [pc, #40]	@ (8013814 <memp_malloc+0x3c>)
 80137ea:	f240 1257 	movw	r2, #343	@ 0x157
 80137ee:	490a      	ldr	r1, [pc, #40]	@ (8013818 <memp_malloc+0x40>)
 80137f0:	480a      	ldr	r0, [pc, #40]	@ (801381c <memp_malloc+0x44>)
 80137f2:	f00a fd1d 	bl	801e230 <iprintf>
 80137f6:	2300      	movs	r3, #0
 80137f8:	e008      	b.n	801380c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80137fa:	79fb      	ldrb	r3, [r7, #7]
 80137fc:	4a08      	ldr	r2, [pc, #32]	@ (8013820 <memp_malloc+0x48>)
 80137fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013802:	4618      	mov	r0, r3
 8013804:	f7ff ff94 	bl	8013730 <do_memp_malloc_pool>
 8013808:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 801380a:	68fb      	ldr	r3, [r7, #12]
}
 801380c:	4618      	mov	r0, r3
 801380e:	3710      	adds	r7, #16
 8013810:	46bd      	mov	sp, r7
 8013812:	bd80      	pop	{r7, pc}
 8013814:	0801f764 	.word	0x0801f764
 8013818:	0801f7f4 	.word	0x0801f7f4
 801381c:	0801f7b8 	.word	0x0801f7b8
 8013820:	0802255c 	.word	0x0802255c

08013824 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8013824:	b580      	push	{r7, lr}
 8013826:	b084      	sub	sp, #16
 8013828:	af00      	add	r7, sp, #0
 801382a:	6078      	str	r0, [r7, #4]
 801382c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801382e:	683b      	ldr	r3, [r7, #0]
 8013830:	f003 0303 	and.w	r3, r3, #3
 8013834:	2b00      	cmp	r3, #0
 8013836:	d006      	beq.n	8013846 <do_memp_free_pool+0x22>
 8013838:	4b0d      	ldr	r3, [pc, #52]	@ (8013870 <do_memp_free_pool+0x4c>)
 801383a:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 801383e:	490d      	ldr	r1, [pc, #52]	@ (8013874 <do_memp_free_pool+0x50>)
 8013840:	480d      	ldr	r0, [pc, #52]	@ (8013878 <do_memp_free_pool+0x54>)
 8013842:	f00a fcf5 	bl	801e230 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8013846:	683b      	ldr	r3, [r7, #0]
 8013848:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 801384a:	f009 fc5d 	bl	801d108 <sys_arch_protect>
 801384e:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	689b      	ldr	r3, [r3, #8]
 8013854:	681a      	ldr	r2, [r3, #0]
 8013856:	68fb      	ldr	r3, [r7, #12]
 8013858:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	689b      	ldr	r3, [r3, #8]
 801385e:	68fa      	ldr	r2, [r7, #12]
 8013860:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8013862:	68b8      	ldr	r0, [r7, #8]
 8013864:	f009 fc5e 	bl	801d124 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8013868:	bf00      	nop
 801386a:	3710      	adds	r7, #16
 801386c:	46bd      	mov	sp, r7
 801386e:	bd80      	pop	{r7, pc}
 8013870:	0801f764 	.word	0x0801f764
 8013874:	0801f814 	.word	0x0801f814
 8013878:	0801f7b8 	.word	0x0801f7b8

0801387c <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 801387c:	b580      	push	{r7, lr}
 801387e:	b082      	sub	sp, #8
 8013880:	af00      	add	r7, sp, #0
 8013882:	6078      	str	r0, [r7, #4]
 8013884:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	2b00      	cmp	r3, #0
 801388a:	d106      	bne.n	801389a <memp_free_pool+0x1e>
 801388c:	4b0a      	ldr	r3, [pc, #40]	@ (80138b8 <memp_free_pool+0x3c>)
 801388e:	f240 1295 	movw	r2, #405	@ 0x195
 8013892:	490a      	ldr	r1, [pc, #40]	@ (80138bc <memp_free_pool+0x40>)
 8013894:	480a      	ldr	r0, [pc, #40]	@ (80138c0 <memp_free_pool+0x44>)
 8013896:	f00a fccb 	bl	801e230 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	2b00      	cmp	r3, #0
 801389e:	d007      	beq.n	80138b0 <memp_free_pool+0x34>
 80138a0:	683b      	ldr	r3, [r7, #0]
 80138a2:	2b00      	cmp	r3, #0
 80138a4:	d004      	beq.n	80138b0 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 80138a6:	6839      	ldr	r1, [r7, #0]
 80138a8:	6878      	ldr	r0, [r7, #4]
 80138aa:	f7ff ffbb 	bl	8013824 <do_memp_free_pool>
 80138ae:	e000      	b.n	80138b2 <memp_free_pool+0x36>
    return;
 80138b0:	bf00      	nop
}
 80138b2:	3708      	adds	r7, #8
 80138b4:	46bd      	mov	sp, r7
 80138b6:	bd80      	pop	{r7, pc}
 80138b8:	0801f764 	.word	0x0801f764
 80138bc:	0801f7e0 	.word	0x0801f7e0
 80138c0:	0801f7b8 	.word	0x0801f7b8

080138c4 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 80138c4:	b580      	push	{r7, lr}
 80138c6:	b082      	sub	sp, #8
 80138c8:	af00      	add	r7, sp, #0
 80138ca:	4603      	mov	r3, r0
 80138cc:	6039      	str	r1, [r7, #0]
 80138ce:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80138d0:	79fb      	ldrb	r3, [r7, #7]
 80138d2:	2b0c      	cmp	r3, #12
 80138d4:	d907      	bls.n	80138e6 <memp_free+0x22>
 80138d6:	4b0c      	ldr	r3, [pc, #48]	@ (8013908 <memp_free+0x44>)
 80138d8:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 80138dc:	490b      	ldr	r1, [pc, #44]	@ (801390c <memp_free+0x48>)
 80138de:	480c      	ldr	r0, [pc, #48]	@ (8013910 <memp_free+0x4c>)
 80138e0:	f00a fca6 	bl	801e230 <iprintf>
 80138e4:	e00c      	b.n	8013900 <memp_free+0x3c>

  if (mem == NULL) {
 80138e6:	683b      	ldr	r3, [r7, #0]
 80138e8:	2b00      	cmp	r3, #0
 80138ea:	d008      	beq.n	80138fe <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80138ec:	79fb      	ldrb	r3, [r7, #7]
 80138ee:	4a09      	ldr	r2, [pc, #36]	@ (8013914 <memp_free+0x50>)
 80138f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80138f4:	6839      	ldr	r1, [r7, #0]
 80138f6:	4618      	mov	r0, r3
 80138f8:	f7ff ff94 	bl	8013824 <do_memp_free_pool>
 80138fc:	e000      	b.n	8013900 <memp_free+0x3c>
    return;
 80138fe:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8013900:	3708      	adds	r7, #8
 8013902:	46bd      	mov	sp, r7
 8013904:	bd80      	pop	{r7, pc}
 8013906:	bf00      	nop
 8013908:	0801f764 	.word	0x0801f764
 801390c:	0801f834 	.word	0x0801f834
 8013910:	0801f7b8 	.word	0x0801f7b8
 8013914:	0802255c 	.word	0x0802255c

08013918 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8013918:	b480      	push	{r7}
 801391a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 801391c:	bf00      	nop
 801391e:	46bd      	mov	sp, r7
 8013920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013924:	4770      	bx	lr
	...

08013928 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8013928:	b580      	push	{r7, lr}
 801392a:	b086      	sub	sp, #24
 801392c:	af00      	add	r7, sp, #0
 801392e:	60f8      	str	r0, [r7, #12]
 8013930:	60b9      	str	r1, [r7, #8]
 8013932:	607a      	str	r2, [r7, #4]
 8013934:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8013936:	68fb      	ldr	r3, [r7, #12]
 8013938:	2b00      	cmp	r3, #0
 801393a:	d108      	bne.n	801394e <netif_add+0x26>
 801393c:	4b57      	ldr	r3, [pc, #348]	@ (8013a9c <netif_add+0x174>)
 801393e:	f240 1227 	movw	r2, #295	@ 0x127
 8013942:	4957      	ldr	r1, [pc, #348]	@ (8013aa0 <netif_add+0x178>)
 8013944:	4857      	ldr	r0, [pc, #348]	@ (8013aa4 <netif_add+0x17c>)
 8013946:	f00a fc73 	bl	801e230 <iprintf>
 801394a:	2300      	movs	r3, #0
 801394c:	e0a2      	b.n	8013a94 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801394e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013950:	2b00      	cmp	r3, #0
 8013952:	d108      	bne.n	8013966 <netif_add+0x3e>
 8013954:	4b51      	ldr	r3, [pc, #324]	@ (8013a9c <netif_add+0x174>)
 8013956:	f44f 7294 	mov.w	r2, #296	@ 0x128
 801395a:	4953      	ldr	r1, [pc, #332]	@ (8013aa8 <netif_add+0x180>)
 801395c:	4851      	ldr	r0, [pc, #324]	@ (8013aa4 <netif_add+0x17c>)
 801395e:	f00a fc67 	bl	801e230 <iprintf>
 8013962:	2300      	movs	r3, #0
 8013964:	e096      	b.n	8013a94 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8013966:	68bb      	ldr	r3, [r7, #8]
 8013968:	2b00      	cmp	r3, #0
 801396a:	d101      	bne.n	8013970 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 801396c:	4b4f      	ldr	r3, [pc, #316]	@ (8013aac <netif_add+0x184>)
 801396e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	2b00      	cmp	r3, #0
 8013974:	d101      	bne.n	801397a <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8013976:	4b4d      	ldr	r3, [pc, #308]	@ (8013aac <netif_add+0x184>)
 8013978:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801397a:	683b      	ldr	r3, [r7, #0]
 801397c:	2b00      	cmp	r3, #0
 801397e:	d101      	bne.n	8013984 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8013980:	4b4a      	ldr	r3, [pc, #296]	@ (8013aac <netif_add+0x184>)
 8013982:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8013984:	68fb      	ldr	r3, [r7, #12]
 8013986:	2200      	movs	r2, #0
 8013988:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801398a:	68fb      	ldr	r3, [r7, #12]
 801398c:	2200      	movs	r2, #0
 801398e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8013990:	68fb      	ldr	r3, [r7, #12]
 8013992:	2200      	movs	r2, #0
 8013994:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8013996:	68fb      	ldr	r3, [r7, #12]
 8013998:	4a45      	ldr	r2, [pc, #276]	@ (8013ab0 <netif_add+0x188>)
 801399a:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 801399c:	68fb      	ldr	r3, [r7, #12]
 801399e:	2200      	movs	r2, #0
 80139a0:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 80139a2:	68fb      	ldr	r3, [r7, #12]
 80139a4:	2200      	movs	r2, #0
 80139a6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 80139aa:	68fb      	ldr	r3, [r7, #12]
 80139ac:	2200      	movs	r2, #0
 80139ae:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	6a3a      	ldr	r2, [r7, #32]
 80139b4:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 80139b6:	4b3f      	ldr	r3, [pc, #252]	@ (8013ab4 <netif_add+0x18c>)
 80139b8:	781a      	ldrb	r2, [r3, #0]
 80139ba:	68fb      	ldr	r3, [r7, #12]
 80139bc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 80139c0:	68fb      	ldr	r3, [r7, #12]
 80139c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80139c4:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 80139c6:	683b      	ldr	r3, [r7, #0]
 80139c8:	687a      	ldr	r2, [r7, #4]
 80139ca:	68b9      	ldr	r1, [r7, #8]
 80139cc:	68f8      	ldr	r0, [r7, #12]
 80139ce:	f000 f913 	bl	8013bf8 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 80139d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80139d4:	68f8      	ldr	r0, [r7, #12]
 80139d6:	4798      	blx	r3
 80139d8:	4603      	mov	r3, r0
 80139da:	2b00      	cmp	r3, #0
 80139dc:	d001      	beq.n	80139e2 <netif_add+0xba>
    return NULL;
 80139de:	2300      	movs	r3, #0
 80139e0:	e058      	b.n	8013a94 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80139e2:	68fb      	ldr	r3, [r7, #12]
 80139e4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80139e8:	2bff      	cmp	r3, #255	@ 0xff
 80139ea:	d103      	bne.n	80139f4 <netif_add+0xcc>
        netif->num = 0;
 80139ec:	68fb      	ldr	r3, [r7, #12]
 80139ee:	2200      	movs	r2, #0
 80139f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 80139f4:	2300      	movs	r3, #0
 80139f6:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80139f8:	4b2f      	ldr	r3, [pc, #188]	@ (8013ab8 <netif_add+0x190>)
 80139fa:	681b      	ldr	r3, [r3, #0]
 80139fc:	617b      	str	r3, [r7, #20]
 80139fe:	e02b      	b.n	8013a58 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8013a00:	697a      	ldr	r2, [r7, #20]
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	429a      	cmp	r2, r3
 8013a06:	d106      	bne.n	8013a16 <netif_add+0xee>
 8013a08:	4b24      	ldr	r3, [pc, #144]	@ (8013a9c <netif_add+0x174>)
 8013a0a:	f240 128b 	movw	r2, #395	@ 0x18b
 8013a0e:	492b      	ldr	r1, [pc, #172]	@ (8013abc <netif_add+0x194>)
 8013a10:	4824      	ldr	r0, [pc, #144]	@ (8013aa4 <netif_add+0x17c>)
 8013a12:	f00a fc0d 	bl	801e230 <iprintf>
        num_netifs++;
 8013a16:	693b      	ldr	r3, [r7, #16]
 8013a18:	3301      	adds	r3, #1
 8013a1a:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8013a1c:	693b      	ldr	r3, [r7, #16]
 8013a1e:	2bff      	cmp	r3, #255	@ 0xff
 8013a20:	dd06      	ble.n	8013a30 <netif_add+0x108>
 8013a22:	4b1e      	ldr	r3, [pc, #120]	@ (8013a9c <netif_add+0x174>)
 8013a24:	f240 128d 	movw	r2, #397	@ 0x18d
 8013a28:	4925      	ldr	r1, [pc, #148]	@ (8013ac0 <netif_add+0x198>)
 8013a2a:	481e      	ldr	r0, [pc, #120]	@ (8013aa4 <netif_add+0x17c>)
 8013a2c:	f00a fc00 	bl	801e230 <iprintf>
        if (netif2->num == netif->num) {
 8013a30:	697b      	ldr	r3, [r7, #20]
 8013a32:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8013a36:	68fb      	ldr	r3, [r7, #12]
 8013a38:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013a3c:	429a      	cmp	r2, r3
 8013a3e:	d108      	bne.n	8013a52 <netif_add+0x12a>
          netif->num++;
 8013a40:	68fb      	ldr	r3, [r7, #12]
 8013a42:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013a46:	3301      	adds	r3, #1
 8013a48:	b2da      	uxtb	r2, r3
 8013a4a:	68fb      	ldr	r3, [r7, #12]
 8013a4c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8013a50:	e005      	b.n	8013a5e <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8013a52:	697b      	ldr	r3, [r7, #20]
 8013a54:	681b      	ldr	r3, [r3, #0]
 8013a56:	617b      	str	r3, [r7, #20]
 8013a58:	697b      	ldr	r3, [r7, #20]
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	d1d0      	bne.n	8013a00 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8013a5e:	697b      	ldr	r3, [r7, #20]
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	d1be      	bne.n	80139e2 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013a6a:	2bfe      	cmp	r3, #254	@ 0xfe
 8013a6c:	d103      	bne.n	8013a76 <netif_add+0x14e>
    netif_num = 0;
 8013a6e:	4b11      	ldr	r3, [pc, #68]	@ (8013ab4 <netif_add+0x18c>)
 8013a70:	2200      	movs	r2, #0
 8013a72:	701a      	strb	r2, [r3, #0]
 8013a74:	e006      	b.n	8013a84 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8013a76:	68fb      	ldr	r3, [r7, #12]
 8013a78:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013a7c:	3301      	adds	r3, #1
 8013a7e:	b2da      	uxtb	r2, r3
 8013a80:	4b0c      	ldr	r3, [pc, #48]	@ (8013ab4 <netif_add+0x18c>)
 8013a82:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8013a84:	4b0c      	ldr	r3, [pc, #48]	@ (8013ab8 <netif_add+0x190>)
 8013a86:	681a      	ldr	r2, [r3, #0]
 8013a88:	68fb      	ldr	r3, [r7, #12]
 8013a8a:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8013a8c:	4a0a      	ldr	r2, [pc, #40]	@ (8013ab8 <netif_add+0x190>)
 8013a8e:	68fb      	ldr	r3, [r7, #12]
 8013a90:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8013a92:	68fb      	ldr	r3, [r7, #12]
}
 8013a94:	4618      	mov	r0, r3
 8013a96:	3718      	adds	r7, #24
 8013a98:	46bd      	mov	sp, r7
 8013a9a:	bd80      	pop	{r7, pc}
 8013a9c:	0801f850 	.word	0x0801f850
 8013aa0:	0801f8e4 	.word	0x0801f8e4
 8013aa4:	0801f8a0 	.word	0x0801f8a0
 8013aa8:	0801f900 	.word	0x0801f900
 8013aac:	080225d0 	.word	0x080225d0
 8013ab0:	08013ed3 	.word	0x08013ed3
 8013ab4:	200276ec 	.word	0x200276ec
 8013ab8:	200276e4 	.word	0x200276e4
 8013abc:	0801f924 	.word	0x0801f924
 8013ac0:	0801f938 	.word	0x0801f938

08013ac4 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013ac4:	b580      	push	{r7, lr}
 8013ac6:	b082      	sub	sp, #8
 8013ac8:	af00      	add	r7, sp, #0
 8013aca:	6078      	str	r0, [r7, #4]
 8013acc:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8013ace:	6839      	ldr	r1, [r7, #0]
 8013ad0:	6878      	ldr	r0, [r7, #4]
 8013ad2:	f002 fb8f 	bl	80161f4 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8013ad6:	6839      	ldr	r1, [r7, #0]
 8013ad8:	6878      	ldr	r0, [r7, #4]
 8013ada:	f006 ff4b 	bl	801a974 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8013ade:	bf00      	nop
 8013ae0:	3708      	adds	r7, #8
 8013ae2:	46bd      	mov	sp, r7
 8013ae4:	bd80      	pop	{r7, pc}
	...

08013ae8 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8013ae8:	b580      	push	{r7, lr}
 8013aea:	b086      	sub	sp, #24
 8013aec:	af00      	add	r7, sp, #0
 8013aee:	60f8      	str	r0, [r7, #12]
 8013af0:	60b9      	str	r1, [r7, #8]
 8013af2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8013af4:	68bb      	ldr	r3, [r7, #8]
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d106      	bne.n	8013b08 <netif_do_set_ipaddr+0x20>
 8013afa:	4b1d      	ldr	r3, [pc, #116]	@ (8013b70 <netif_do_set_ipaddr+0x88>)
 8013afc:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8013b00:	491c      	ldr	r1, [pc, #112]	@ (8013b74 <netif_do_set_ipaddr+0x8c>)
 8013b02:	481d      	ldr	r0, [pc, #116]	@ (8013b78 <netif_do_set_ipaddr+0x90>)
 8013b04:	f00a fb94 	bl	801e230 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d106      	bne.n	8013b1c <netif_do_set_ipaddr+0x34>
 8013b0e:	4b18      	ldr	r3, [pc, #96]	@ (8013b70 <netif_do_set_ipaddr+0x88>)
 8013b10:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8013b14:	4917      	ldr	r1, [pc, #92]	@ (8013b74 <netif_do_set_ipaddr+0x8c>)
 8013b16:	4818      	ldr	r0, [pc, #96]	@ (8013b78 <netif_do_set_ipaddr+0x90>)
 8013b18:	f00a fb8a 	bl	801e230 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8013b1c:	68bb      	ldr	r3, [r7, #8]
 8013b1e:	681a      	ldr	r2, [r3, #0]
 8013b20:	68fb      	ldr	r3, [r7, #12]
 8013b22:	3304      	adds	r3, #4
 8013b24:	681b      	ldr	r3, [r3, #0]
 8013b26:	429a      	cmp	r2, r3
 8013b28:	d01c      	beq.n	8013b64 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8013b2a:	68bb      	ldr	r3, [r7, #8]
 8013b2c:	681b      	ldr	r3, [r3, #0]
 8013b2e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8013b30:	68fb      	ldr	r3, [r7, #12]
 8013b32:	3304      	adds	r3, #4
 8013b34:	681a      	ldr	r2, [r3, #0]
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8013b3a:	f107 0314 	add.w	r3, r7, #20
 8013b3e:	4619      	mov	r1, r3
 8013b40:	6878      	ldr	r0, [r7, #4]
 8013b42:	f7ff ffbf 	bl	8013ac4 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8013b46:	68bb      	ldr	r3, [r7, #8]
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d002      	beq.n	8013b52 <netif_do_set_ipaddr+0x6a>
 8013b4c:	68bb      	ldr	r3, [r7, #8]
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	e000      	b.n	8013b54 <netif_do_set_ipaddr+0x6c>
 8013b52:	2300      	movs	r3, #0
 8013b54:	68fa      	ldr	r2, [r7, #12]
 8013b56:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8013b58:	2101      	movs	r1, #1
 8013b5a:	68f8      	ldr	r0, [r7, #12]
 8013b5c:	f000 f8d2 	bl	8013d04 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8013b60:	2301      	movs	r3, #1
 8013b62:	e000      	b.n	8013b66 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8013b64:	2300      	movs	r3, #0
}
 8013b66:	4618      	mov	r0, r3
 8013b68:	3718      	adds	r7, #24
 8013b6a:	46bd      	mov	sp, r7
 8013b6c:	bd80      	pop	{r7, pc}
 8013b6e:	bf00      	nop
 8013b70:	0801f850 	.word	0x0801f850
 8013b74:	0801f968 	.word	0x0801f968
 8013b78:	0801f8a0 	.word	0x0801f8a0

08013b7c <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8013b7c:	b480      	push	{r7}
 8013b7e:	b085      	sub	sp, #20
 8013b80:	af00      	add	r7, sp, #0
 8013b82:	60f8      	str	r0, [r7, #12]
 8013b84:	60b9      	str	r1, [r7, #8]
 8013b86:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8013b88:	68bb      	ldr	r3, [r7, #8]
 8013b8a:	681a      	ldr	r2, [r3, #0]
 8013b8c:	68fb      	ldr	r3, [r7, #12]
 8013b8e:	3308      	adds	r3, #8
 8013b90:	681b      	ldr	r3, [r3, #0]
 8013b92:	429a      	cmp	r2, r3
 8013b94:	d00a      	beq.n	8013bac <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8013b96:	68bb      	ldr	r3, [r7, #8]
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d002      	beq.n	8013ba2 <netif_do_set_netmask+0x26>
 8013b9c:	68bb      	ldr	r3, [r7, #8]
 8013b9e:	681b      	ldr	r3, [r3, #0]
 8013ba0:	e000      	b.n	8013ba4 <netif_do_set_netmask+0x28>
 8013ba2:	2300      	movs	r3, #0
 8013ba4:	68fa      	ldr	r2, [r7, #12]
 8013ba6:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8013ba8:	2301      	movs	r3, #1
 8013baa:	e000      	b.n	8013bae <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8013bac:	2300      	movs	r3, #0
}
 8013bae:	4618      	mov	r0, r3
 8013bb0:	3714      	adds	r7, #20
 8013bb2:	46bd      	mov	sp, r7
 8013bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bb8:	4770      	bx	lr

08013bba <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8013bba:	b480      	push	{r7}
 8013bbc:	b085      	sub	sp, #20
 8013bbe:	af00      	add	r7, sp, #0
 8013bc0:	60f8      	str	r0, [r7, #12]
 8013bc2:	60b9      	str	r1, [r7, #8]
 8013bc4:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8013bc6:	68bb      	ldr	r3, [r7, #8]
 8013bc8:	681a      	ldr	r2, [r3, #0]
 8013bca:	68fb      	ldr	r3, [r7, #12]
 8013bcc:	330c      	adds	r3, #12
 8013bce:	681b      	ldr	r3, [r3, #0]
 8013bd0:	429a      	cmp	r2, r3
 8013bd2:	d00a      	beq.n	8013bea <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8013bd4:	68bb      	ldr	r3, [r7, #8]
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d002      	beq.n	8013be0 <netif_do_set_gw+0x26>
 8013bda:	68bb      	ldr	r3, [r7, #8]
 8013bdc:	681b      	ldr	r3, [r3, #0]
 8013bde:	e000      	b.n	8013be2 <netif_do_set_gw+0x28>
 8013be0:	2300      	movs	r3, #0
 8013be2:	68fa      	ldr	r2, [r7, #12]
 8013be4:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8013be6:	2301      	movs	r3, #1
 8013be8:	e000      	b.n	8013bec <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8013bea:	2300      	movs	r3, #0
}
 8013bec:	4618      	mov	r0, r3
 8013bee:	3714      	adds	r7, #20
 8013bf0:	46bd      	mov	sp, r7
 8013bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bf6:	4770      	bx	lr

08013bf8 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8013bf8:	b580      	push	{r7, lr}
 8013bfa:	b088      	sub	sp, #32
 8013bfc:	af00      	add	r7, sp, #0
 8013bfe:	60f8      	str	r0, [r7, #12]
 8013c00:	60b9      	str	r1, [r7, #8]
 8013c02:	607a      	str	r2, [r7, #4]
 8013c04:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8013c06:	2300      	movs	r3, #0
 8013c08:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8013c0a:	2300      	movs	r3, #0
 8013c0c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8013c0e:	68bb      	ldr	r3, [r7, #8]
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d101      	bne.n	8013c18 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8013c14:	4b1c      	ldr	r3, [pc, #112]	@ (8013c88 <netif_set_addr+0x90>)
 8013c16:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d101      	bne.n	8013c22 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8013c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8013c88 <netif_set_addr+0x90>)
 8013c20:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8013c22:	683b      	ldr	r3, [r7, #0]
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	d101      	bne.n	8013c2c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8013c28:	4b17      	ldr	r3, [pc, #92]	@ (8013c88 <netif_set_addr+0x90>)
 8013c2a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8013c2c:	68bb      	ldr	r3, [r7, #8]
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	d003      	beq.n	8013c3a <netif_set_addr+0x42>
 8013c32:	68bb      	ldr	r3, [r7, #8]
 8013c34:	681b      	ldr	r3, [r3, #0]
 8013c36:	2b00      	cmp	r3, #0
 8013c38:	d101      	bne.n	8013c3e <netif_set_addr+0x46>
 8013c3a:	2301      	movs	r3, #1
 8013c3c:	e000      	b.n	8013c40 <netif_set_addr+0x48>
 8013c3e:	2300      	movs	r3, #0
 8013c40:	617b      	str	r3, [r7, #20]
  if (remove) {
 8013c42:	697b      	ldr	r3, [r7, #20]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d006      	beq.n	8013c56 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013c48:	f107 0310 	add.w	r3, r7, #16
 8013c4c:	461a      	mov	r2, r3
 8013c4e:	68b9      	ldr	r1, [r7, #8]
 8013c50:	68f8      	ldr	r0, [r7, #12]
 8013c52:	f7ff ff49 	bl	8013ae8 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8013c56:	69fa      	ldr	r2, [r7, #28]
 8013c58:	6879      	ldr	r1, [r7, #4]
 8013c5a:	68f8      	ldr	r0, [r7, #12]
 8013c5c:	f7ff ff8e 	bl	8013b7c <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8013c60:	69ba      	ldr	r2, [r7, #24]
 8013c62:	6839      	ldr	r1, [r7, #0]
 8013c64:	68f8      	ldr	r0, [r7, #12]
 8013c66:	f7ff ffa8 	bl	8013bba <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8013c6a:	697b      	ldr	r3, [r7, #20]
 8013c6c:	2b00      	cmp	r3, #0
 8013c6e:	d106      	bne.n	8013c7e <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013c70:	f107 0310 	add.w	r3, r7, #16
 8013c74:	461a      	mov	r2, r3
 8013c76:	68b9      	ldr	r1, [r7, #8]
 8013c78:	68f8      	ldr	r0, [r7, #12]
 8013c7a:	f7ff ff35 	bl	8013ae8 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8013c7e:	bf00      	nop
 8013c80:	3720      	adds	r7, #32
 8013c82:	46bd      	mov	sp, r7
 8013c84:	bd80      	pop	{r7, pc}
 8013c86:	bf00      	nop
 8013c88:	080225d0 	.word	0x080225d0

08013c8c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8013c8c:	b480      	push	{r7}
 8013c8e:	b083      	sub	sp, #12
 8013c90:	af00      	add	r7, sp, #0
 8013c92:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8013c94:	4a04      	ldr	r2, [pc, #16]	@ (8013ca8 <netif_set_default+0x1c>)
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8013c9a:	bf00      	nop
 8013c9c:	370c      	adds	r7, #12
 8013c9e:	46bd      	mov	sp, r7
 8013ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ca4:	4770      	bx	lr
 8013ca6:	bf00      	nop
 8013ca8:	200276e8 	.word	0x200276e8

08013cac <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8013cac:	b580      	push	{r7, lr}
 8013cae:	b082      	sub	sp, #8
 8013cb0:	af00      	add	r7, sp, #0
 8013cb2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8013cb4:	687b      	ldr	r3, [r7, #4]
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	d107      	bne.n	8013cca <netif_set_up+0x1e>
 8013cba:	4b0f      	ldr	r3, [pc, #60]	@ (8013cf8 <netif_set_up+0x4c>)
 8013cbc:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8013cc0:	490e      	ldr	r1, [pc, #56]	@ (8013cfc <netif_set_up+0x50>)
 8013cc2:	480f      	ldr	r0, [pc, #60]	@ (8013d00 <netif_set_up+0x54>)
 8013cc4:	f00a fab4 	bl	801e230 <iprintf>
 8013cc8:	e013      	b.n	8013cf2 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013cd0:	f003 0301 	and.w	r3, r3, #1
 8013cd4:	2b00      	cmp	r3, #0
 8013cd6:	d10c      	bne.n	8013cf2 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013cde:	f043 0301 	orr.w	r3, r3, #1
 8013ce2:	b2da      	uxtb	r2, r3
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8013cea:	2103      	movs	r1, #3
 8013cec:	6878      	ldr	r0, [r7, #4]
 8013cee:	f000 f809 	bl	8013d04 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8013cf2:	3708      	adds	r7, #8
 8013cf4:	46bd      	mov	sp, r7
 8013cf6:	bd80      	pop	{r7, pc}
 8013cf8:	0801f850 	.word	0x0801f850
 8013cfc:	0801f9d8 	.word	0x0801f9d8
 8013d00:	0801f8a0 	.word	0x0801f8a0

08013d04 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8013d04:	b580      	push	{r7, lr}
 8013d06:	b082      	sub	sp, #8
 8013d08:	af00      	add	r7, sp, #0
 8013d0a:	6078      	str	r0, [r7, #4]
 8013d0c:	460b      	mov	r3, r1
 8013d0e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d106      	bne.n	8013d24 <netif_issue_reports+0x20>
 8013d16:	4b18      	ldr	r3, [pc, #96]	@ (8013d78 <netif_issue_reports+0x74>)
 8013d18:	f240 326d 	movw	r2, #877	@ 0x36d
 8013d1c:	4917      	ldr	r1, [pc, #92]	@ (8013d7c <netif_issue_reports+0x78>)
 8013d1e:	4818      	ldr	r0, [pc, #96]	@ (8013d80 <netif_issue_reports+0x7c>)
 8013d20:	f00a fa86 	bl	801e230 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013d2a:	f003 0304 	and.w	r3, r3, #4
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d01e      	beq.n	8013d70 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013d38:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	d017      	beq.n	8013d70 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8013d40:	78fb      	ldrb	r3, [r7, #3]
 8013d42:	f003 0301 	and.w	r3, r3, #1
 8013d46:	2b00      	cmp	r3, #0
 8013d48:	d013      	beq.n	8013d72 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	3304      	adds	r3, #4
 8013d4e:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	d00e      	beq.n	8013d72 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013d5a:	f003 0308 	and.w	r3, r3, #8
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d007      	beq.n	8013d72 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	3304      	adds	r3, #4
 8013d66:	4619      	mov	r1, r3
 8013d68:	6878      	ldr	r0, [r7, #4]
 8013d6a:	f007 fd6d 	bl	801b848 <etharp_request>
 8013d6e:	e000      	b.n	8013d72 <netif_issue_reports+0x6e>
    return;
 8013d70:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8013d72:	3708      	adds	r7, #8
 8013d74:	46bd      	mov	sp, r7
 8013d76:	bd80      	pop	{r7, pc}
 8013d78:	0801f850 	.word	0x0801f850
 8013d7c:	0801f9f4 	.word	0x0801f9f4
 8013d80:	0801f8a0 	.word	0x0801f8a0

08013d84 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8013d84:	b580      	push	{r7, lr}
 8013d86:	b082      	sub	sp, #8
 8013d88:	af00      	add	r7, sp, #0
 8013d8a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d107      	bne.n	8013da2 <netif_set_down+0x1e>
 8013d92:	4b12      	ldr	r3, [pc, #72]	@ (8013ddc <netif_set_down+0x58>)
 8013d94:	f240 329b 	movw	r2, #923	@ 0x39b
 8013d98:	4911      	ldr	r1, [pc, #68]	@ (8013de0 <netif_set_down+0x5c>)
 8013d9a:	4812      	ldr	r0, [pc, #72]	@ (8013de4 <netif_set_down+0x60>)
 8013d9c:	f00a fa48 	bl	801e230 <iprintf>
 8013da0:	e019      	b.n	8013dd6 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013da8:	f003 0301 	and.w	r3, r3, #1
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	d012      	beq.n	8013dd6 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013db6:	f023 0301 	bic.w	r3, r3, #1
 8013dba:	b2da      	uxtb	r2, r3
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013dc8:	f003 0308 	and.w	r3, r3, #8
 8013dcc:	2b00      	cmp	r3, #0
 8013dce:	d002      	beq.n	8013dd6 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8013dd0:	6878      	ldr	r0, [r7, #4]
 8013dd2:	f007 f8f7 	bl	801afc4 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8013dd6:	3708      	adds	r7, #8
 8013dd8:	46bd      	mov	sp, r7
 8013dda:	bd80      	pop	{r7, pc}
 8013ddc:	0801f850 	.word	0x0801f850
 8013de0:	0801fa18 	.word	0x0801fa18
 8013de4:	0801f8a0 	.word	0x0801f8a0

08013de8 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8013de8:	b580      	push	{r7, lr}
 8013dea:	b082      	sub	sp, #8
 8013dec:	af00      	add	r7, sp, #0
 8013dee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	2b00      	cmp	r3, #0
 8013df4:	d107      	bne.n	8013e06 <netif_set_link_up+0x1e>
 8013df6:	4b13      	ldr	r3, [pc, #76]	@ (8013e44 <netif_set_link_up+0x5c>)
 8013df8:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8013dfc:	4912      	ldr	r1, [pc, #72]	@ (8013e48 <netif_set_link_up+0x60>)
 8013dfe:	4813      	ldr	r0, [pc, #76]	@ (8013e4c <netif_set_link_up+0x64>)
 8013e00:	f00a fa16 	bl	801e230 <iprintf>
 8013e04:	e01b      	b.n	8013e3e <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013e0c:	f003 0304 	and.w	r3, r3, #4
 8013e10:	2b00      	cmp	r3, #0
 8013e12:	d114      	bne.n	8013e3e <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013e1a:	f043 0304 	orr.w	r3, r3, #4
 8013e1e:	b2da      	uxtb	r2, r3
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8013e26:	2103      	movs	r1, #3
 8013e28:	6878      	ldr	r0, [r7, #4]
 8013e2a:	f7ff ff6b 	bl	8013d04 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	69db      	ldr	r3, [r3, #28]
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	d003      	beq.n	8013e3e <netif_set_link_up+0x56>
 8013e36:	687b      	ldr	r3, [r7, #4]
 8013e38:	69db      	ldr	r3, [r3, #28]
 8013e3a:	6878      	ldr	r0, [r7, #4]
 8013e3c:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8013e3e:	3708      	adds	r7, #8
 8013e40:	46bd      	mov	sp, r7
 8013e42:	bd80      	pop	{r7, pc}
 8013e44:	0801f850 	.word	0x0801f850
 8013e48:	0801fa38 	.word	0x0801fa38
 8013e4c:	0801f8a0 	.word	0x0801f8a0

08013e50 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8013e50:	b580      	push	{r7, lr}
 8013e52:	b082      	sub	sp, #8
 8013e54:	af00      	add	r7, sp, #0
 8013e56:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	d107      	bne.n	8013e6e <netif_set_link_down+0x1e>
 8013e5e:	4b11      	ldr	r3, [pc, #68]	@ (8013ea4 <netif_set_link_down+0x54>)
 8013e60:	f240 4206 	movw	r2, #1030	@ 0x406
 8013e64:	4910      	ldr	r1, [pc, #64]	@ (8013ea8 <netif_set_link_down+0x58>)
 8013e66:	4811      	ldr	r0, [pc, #68]	@ (8013eac <netif_set_link_down+0x5c>)
 8013e68:	f00a f9e2 	bl	801e230 <iprintf>
 8013e6c:	e017      	b.n	8013e9e <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013e74:	f003 0304 	and.w	r3, r3, #4
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d010      	beq.n	8013e9e <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8013e7c:	687b      	ldr	r3, [r7, #4]
 8013e7e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013e82:	f023 0304 	bic.w	r3, r3, #4
 8013e86:	b2da      	uxtb	r2, r3
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 8013e8e:	687b      	ldr	r3, [r7, #4]
 8013e90:	69db      	ldr	r3, [r3, #28]
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d003      	beq.n	8013e9e <netif_set_link_down+0x4e>
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	69db      	ldr	r3, [r3, #28]
 8013e9a:	6878      	ldr	r0, [r7, #4]
 8013e9c:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8013e9e:	3708      	adds	r7, #8
 8013ea0:	46bd      	mov	sp, r7
 8013ea2:	bd80      	pop	{r7, pc}
 8013ea4:	0801f850 	.word	0x0801f850
 8013ea8:	0801fa5c 	.word	0x0801fa5c
 8013eac:	0801f8a0 	.word	0x0801f8a0

08013eb0 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8013eb0:	b480      	push	{r7}
 8013eb2:	b083      	sub	sp, #12
 8013eb4:	af00      	add	r7, sp, #0
 8013eb6:	6078      	str	r0, [r7, #4]
 8013eb8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d002      	beq.n	8013ec6 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	683a      	ldr	r2, [r7, #0]
 8013ec4:	61da      	str	r2, [r3, #28]
  }
}
 8013ec6:	bf00      	nop
 8013ec8:	370c      	adds	r7, #12
 8013eca:	46bd      	mov	sp, r7
 8013ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ed0:	4770      	bx	lr

08013ed2 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8013ed2:	b480      	push	{r7}
 8013ed4:	b085      	sub	sp, #20
 8013ed6:	af00      	add	r7, sp, #0
 8013ed8:	60f8      	str	r0, [r7, #12]
 8013eda:	60b9      	str	r1, [r7, #8]
 8013edc:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8013ede:	f06f 030b 	mvn.w	r3, #11
}
 8013ee2:	4618      	mov	r0, r3
 8013ee4:	3714      	adds	r7, #20
 8013ee6:	46bd      	mov	sp, r7
 8013ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eec:	4770      	bx	lr
	...

08013ef0 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8013ef0:	b480      	push	{r7}
 8013ef2:	b085      	sub	sp, #20
 8013ef4:	af00      	add	r7, sp, #0
 8013ef6:	4603      	mov	r3, r0
 8013ef8:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8013efa:	79fb      	ldrb	r3, [r7, #7]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d013      	beq.n	8013f28 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8013f00:	4b0d      	ldr	r3, [pc, #52]	@ (8013f38 <netif_get_by_index+0x48>)
 8013f02:	681b      	ldr	r3, [r3, #0]
 8013f04:	60fb      	str	r3, [r7, #12]
 8013f06:	e00c      	b.n	8013f22 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8013f08:	68fb      	ldr	r3, [r7, #12]
 8013f0a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013f0e:	3301      	adds	r3, #1
 8013f10:	b2db      	uxtb	r3, r3
 8013f12:	79fa      	ldrb	r2, [r7, #7]
 8013f14:	429a      	cmp	r2, r3
 8013f16:	d101      	bne.n	8013f1c <netif_get_by_index+0x2c>
        return netif; /* found! */
 8013f18:	68fb      	ldr	r3, [r7, #12]
 8013f1a:	e006      	b.n	8013f2a <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8013f1c:	68fb      	ldr	r3, [r7, #12]
 8013f1e:	681b      	ldr	r3, [r3, #0]
 8013f20:	60fb      	str	r3, [r7, #12]
 8013f22:	68fb      	ldr	r3, [r7, #12]
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	d1ef      	bne.n	8013f08 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8013f28:	2300      	movs	r3, #0
}
 8013f2a:	4618      	mov	r0, r3
 8013f2c:	3714      	adds	r7, #20
 8013f2e:	46bd      	mov	sp, r7
 8013f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f34:	4770      	bx	lr
 8013f36:	bf00      	nop
 8013f38:	200276e4 	.word	0x200276e4

08013f3c <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8013f3c:	b580      	push	{r7, lr}
 8013f3e:	b082      	sub	sp, #8
 8013f40:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8013f42:	f009 f8e1 	bl	801d108 <sys_arch_protect>
 8013f46:	6038      	str	r0, [r7, #0]
 8013f48:	4b0d      	ldr	r3, [pc, #52]	@ (8013f80 <pbuf_free_ooseq+0x44>)
 8013f4a:	2200      	movs	r2, #0
 8013f4c:	701a      	strb	r2, [r3, #0]
 8013f4e:	6838      	ldr	r0, [r7, #0]
 8013f50:	f009 f8e8 	bl	801d124 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8013f54:	4b0b      	ldr	r3, [pc, #44]	@ (8013f84 <pbuf_free_ooseq+0x48>)
 8013f56:	681b      	ldr	r3, [r3, #0]
 8013f58:	607b      	str	r3, [r7, #4]
 8013f5a:	e00a      	b.n	8013f72 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d003      	beq.n	8013f6c <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8013f64:	6878      	ldr	r0, [r7, #4]
 8013f66:	f002 f983 	bl	8016270 <tcp_free_ooseq>
      return;
 8013f6a:	e005      	b.n	8013f78 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	68db      	ldr	r3, [r3, #12]
 8013f70:	607b      	str	r3, [r7, #4]
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	d1f1      	bne.n	8013f5c <pbuf_free_ooseq+0x20>
    }
  }
}
 8013f78:	3708      	adds	r7, #8
 8013f7a:	46bd      	mov	sp, r7
 8013f7c:	bd80      	pop	{r7, pc}
 8013f7e:	bf00      	nop
 8013f80:	200276ed 	.word	0x200276ed
 8013f84:	200276fc 	.word	0x200276fc

08013f88 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8013f88:	b580      	push	{r7, lr}
 8013f8a:	b082      	sub	sp, #8
 8013f8c:	af00      	add	r7, sp, #0
 8013f8e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8013f90:	f7ff ffd4 	bl	8013f3c <pbuf_free_ooseq>
}
 8013f94:	bf00      	nop
 8013f96:	3708      	adds	r7, #8
 8013f98:	46bd      	mov	sp, r7
 8013f9a:	bd80      	pop	{r7, pc}

08013f9c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8013f9c:	b580      	push	{r7, lr}
 8013f9e:	b082      	sub	sp, #8
 8013fa0:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8013fa2:	f009 f8b1 	bl	801d108 <sys_arch_protect>
 8013fa6:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8013fa8:	4b0f      	ldr	r3, [pc, #60]	@ (8013fe8 <pbuf_pool_is_empty+0x4c>)
 8013faa:	781b      	ldrb	r3, [r3, #0]
 8013fac:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8013fae:	4b0e      	ldr	r3, [pc, #56]	@ (8013fe8 <pbuf_pool_is_empty+0x4c>)
 8013fb0:	2201      	movs	r2, #1
 8013fb2:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8013fb4:	6878      	ldr	r0, [r7, #4]
 8013fb6:	f009 f8b5 	bl	801d124 <sys_arch_unprotect>

  if (!queued) {
 8013fba:	78fb      	ldrb	r3, [r7, #3]
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d10f      	bne.n	8013fe0 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8013fc0:	2100      	movs	r1, #0
 8013fc2:	480a      	ldr	r0, [pc, #40]	@ (8013fec <pbuf_pool_is_empty+0x50>)
 8013fc4:	f7fe feaa 	bl	8012d1c <tcpip_try_callback>
 8013fc8:	4603      	mov	r3, r0
 8013fca:	2b00      	cmp	r3, #0
 8013fcc:	d008      	beq.n	8013fe0 <pbuf_pool_is_empty+0x44>
 8013fce:	f009 f89b 	bl	801d108 <sys_arch_protect>
 8013fd2:	6078      	str	r0, [r7, #4]
 8013fd4:	4b04      	ldr	r3, [pc, #16]	@ (8013fe8 <pbuf_pool_is_empty+0x4c>)
 8013fd6:	2200      	movs	r2, #0
 8013fd8:	701a      	strb	r2, [r3, #0]
 8013fda:	6878      	ldr	r0, [r7, #4]
 8013fdc:	f009 f8a2 	bl	801d124 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8013fe0:	bf00      	nop
 8013fe2:	3708      	adds	r7, #8
 8013fe4:	46bd      	mov	sp, r7
 8013fe6:	bd80      	pop	{r7, pc}
 8013fe8:	200276ed 	.word	0x200276ed
 8013fec:	08013f89 	.word	0x08013f89

08013ff0 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8013ff0:	b480      	push	{r7}
 8013ff2:	b085      	sub	sp, #20
 8013ff4:	af00      	add	r7, sp, #0
 8013ff6:	60f8      	str	r0, [r7, #12]
 8013ff8:	60b9      	str	r1, [r7, #8]
 8013ffa:	4611      	mov	r1, r2
 8013ffc:	461a      	mov	r2, r3
 8013ffe:	460b      	mov	r3, r1
 8014000:	80fb      	strh	r3, [r7, #6]
 8014002:	4613      	mov	r3, r2
 8014004:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8014006:	68fb      	ldr	r3, [r7, #12]
 8014008:	2200      	movs	r2, #0
 801400a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 801400c:	68fb      	ldr	r3, [r7, #12]
 801400e:	68ba      	ldr	r2, [r7, #8]
 8014010:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8014012:	68fb      	ldr	r3, [r7, #12]
 8014014:	88fa      	ldrh	r2, [r7, #6]
 8014016:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8014018:	68fb      	ldr	r3, [r7, #12]
 801401a:	88ba      	ldrh	r2, [r7, #4]
 801401c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 801401e:	8b3b      	ldrh	r3, [r7, #24]
 8014020:	b2da      	uxtb	r2, r3
 8014022:	68fb      	ldr	r3, [r7, #12]
 8014024:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8014026:	68fb      	ldr	r3, [r7, #12]
 8014028:	7f3a      	ldrb	r2, [r7, #28]
 801402a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 801402c:	68fb      	ldr	r3, [r7, #12]
 801402e:	2201      	movs	r2, #1
 8014030:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8014032:	68fb      	ldr	r3, [r7, #12]
 8014034:	2200      	movs	r2, #0
 8014036:	73da      	strb	r2, [r3, #15]
}
 8014038:	bf00      	nop
 801403a:	3714      	adds	r7, #20
 801403c:	46bd      	mov	sp, r7
 801403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014042:	4770      	bx	lr

08014044 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8014044:	b580      	push	{r7, lr}
 8014046:	b08c      	sub	sp, #48	@ 0x30
 8014048:	af02      	add	r7, sp, #8
 801404a:	4603      	mov	r3, r0
 801404c:	71fb      	strb	r3, [r7, #7]
 801404e:	460b      	mov	r3, r1
 8014050:	80bb      	strh	r3, [r7, #4]
 8014052:	4613      	mov	r3, r2
 8014054:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8014056:	79fb      	ldrb	r3, [r7, #7]
 8014058:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 801405a:	887b      	ldrh	r3, [r7, #2]
 801405c:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8014060:	d07f      	beq.n	8014162 <pbuf_alloc+0x11e>
 8014062:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8014066:	f300 80c8 	bgt.w	80141fa <pbuf_alloc+0x1b6>
 801406a:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 801406e:	d010      	beq.n	8014092 <pbuf_alloc+0x4e>
 8014070:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8014074:	f300 80c1 	bgt.w	80141fa <pbuf_alloc+0x1b6>
 8014078:	2b01      	cmp	r3, #1
 801407a:	d002      	beq.n	8014082 <pbuf_alloc+0x3e>
 801407c:	2b41      	cmp	r3, #65	@ 0x41
 801407e:	f040 80bc 	bne.w	80141fa <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8014082:	887a      	ldrh	r2, [r7, #2]
 8014084:	88bb      	ldrh	r3, [r7, #4]
 8014086:	4619      	mov	r1, r3
 8014088:	2000      	movs	r0, #0
 801408a:	f000 f8d1 	bl	8014230 <pbuf_alloc_reference>
 801408e:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8014090:	e0bd      	b.n	801420e <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8014092:	2300      	movs	r3, #0
 8014094:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8014096:	2300      	movs	r3, #0
 8014098:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 801409a:	88bb      	ldrh	r3, [r7, #4]
 801409c:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801409e:	200c      	movs	r0, #12
 80140a0:	f7ff fb9a 	bl	80137d8 <memp_malloc>
 80140a4:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 80140a6:	693b      	ldr	r3, [r7, #16]
 80140a8:	2b00      	cmp	r3, #0
 80140aa:	d109      	bne.n	80140c0 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 80140ac:	f7ff ff76 	bl	8013f9c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 80140b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d002      	beq.n	80140bc <pbuf_alloc+0x78>
            pbuf_free(p);
 80140b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80140b8:	f000 faa8 	bl	801460c <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 80140bc:	2300      	movs	r3, #0
 80140be:	e0a7      	b.n	8014210 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80140c0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80140c2:	3303      	adds	r3, #3
 80140c4:	b29b      	uxth	r3, r3
 80140c6:	f023 0303 	bic.w	r3, r3, #3
 80140ca:	b29b      	uxth	r3, r3
 80140cc:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 80140d0:	b29b      	uxth	r3, r3
 80140d2:	8b7a      	ldrh	r2, [r7, #26]
 80140d4:	4293      	cmp	r3, r2
 80140d6:	bf28      	it	cs
 80140d8:	4613      	movcs	r3, r2
 80140da:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80140dc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80140de:	3310      	adds	r3, #16
 80140e0:	693a      	ldr	r2, [r7, #16]
 80140e2:	4413      	add	r3, r2
 80140e4:	3303      	adds	r3, #3
 80140e6:	f023 0303 	bic.w	r3, r3, #3
 80140ea:	4618      	mov	r0, r3
 80140ec:	89f9      	ldrh	r1, [r7, #14]
 80140ee:	8b7a      	ldrh	r2, [r7, #26]
 80140f0:	2300      	movs	r3, #0
 80140f2:	9301      	str	r3, [sp, #4]
 80140f4:	887b      	ldrh	r3, [r7, #2]
 80140f6:	9300      	str	r3, [sp, #0]
 80140f8:	460b      	mov	r3, r1
 80140fa:	4601      	mov	r1, r0
 80140fc:	6938      	ldr	r0, [r7, #16]
 80140fe:	f7ff ff77 	bl	8013ff0 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8014102:	693b      	ldr	r3, [r7, #16]
 8014104:	685b      	ldr	r3, [r3, #4]
 8014106:	f003 0303 	and.w	r3, r3, #3
 801410a:	2b00      	cmp	r3, #0
 801410c:	d006      	beq.n	801411c <pbuf_alloc+0xd8>
 801410e:	4b42      	ldr	r3, [pc, #264]	@ (8014218 <pbuf_alloc+0x1d4>)
 8014110:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014114:	4941      	ldr	r1, [pc, #260]	@ (801421c <pbuf_alloc+0x1d8>)
 8014116:	4842      	ldr	r0, [pc, #264]	@ (8014220 <pbuf_alloc+0x1dc>)
 8014118:	f00a f88a 	bl	801e230 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801411c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801411e:	3303      	adds	r3, #3
 8014120:	f023 0303 	bic.w	r3, r3, #3
 8014124:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8014128:	d106      	bne.n	8014138 <pbuf_alloc+0xf4>
 801412a:	4b3b      	ldr	r3, [pc, #236]	@ (8014218 <pbuf_alloc+0x1d4>)
 801412c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8014130:	493c      	ldr	r1, [pc, #240]	@ (8014224 <pbuf_alloc+0x1e0>)
 8014132:	483b      	ldr	r0, [pc, #236]	@ (8014220 <pbuf_alloc+0x1dc>)
 8014134:	f00a f87c 	bl	801e230 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8014138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801413a:	2b00      	cmp	r3, #0
 801413c:	d102      	bne.n	8014144 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 801413e:	693b      	ldr	r3, [r7, #16]
 8014140:	627b      	str	r3, [r7, #36]	@ 0x24
 8014142:	e002      	b.n	801414a <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8014144:	69fb      	ldr	r3, [r7, #28]
 8014146:	693a      	ldr	r2, [r7, #16]
 8014148:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801414a:	693b      	ldr	r3, [r7, #16]
 801414c:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801414e:	8b7a      	ldrh	r2, [r7, #26]
 8014150:	89fb      	ldrh	r3, [r7, #14]
 8014152:	1ad3      	subs	r3, r2, r3
 8014154:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8014156:	2300      	movs	r3, #0
 8014158:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 801415a:	8b7b      	ldrh	r3, [r7, #26]
 801415c:	2b00      	cmp	r3, #0
 801415e:	d19e      	bne.n	801409e <pbuf_alloc+0x5a>
      break;
 8014160:	e055      	b.n	801420e <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8014162:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014164:	3303      	adds	r3, #3
 8014166:	b29b      	uxth	r3, r3
 8014168:	f023 0303 	bic.w	r3, r3, #3
 801416c:	b29a      	uxth	r2, r3
 801416e:	88bb      	ldrh	r3, [r7, #4]
 8014170:	3303      	adds	r3, #3
 8014172:	b29b      	uxth	r3, r3
 8014174:	f023 0303 	bic.w	r3, r3, #3
 8014178:	b29b      	uxth	r3, r3
 801417a:	4413      	add	r3, r2
 801417c:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801417e:	8b3b      	ldrh	r3, [r7, #24]
 8014180:	3310      	adds	r3, #16
 8014182:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8014184:	8b3a      	ldrh	r2, [r7, #24]
 8014186:	88bb      	ldrh	r3, [r7, #4]
 8014188:	3303      	adds	r3, #3
 801418a:	f023 0303 	bic.w	r3, r3, #3
 801418e:	429a      	cmp	r2, r3
 8014190:	d306      	bcc.n	80141a0 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8014192:	8afa      	ldrh	r2, [r7, #22]
 8014194:	88bb      	ldrh	r3, [r7, #4]
 8014196:	3303      	adds	r3, #3
 8014198:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801419c:	429a      	cmp	r2, r3
 801419e:	d201      	bcs.n	80141a4 <pbuf_alloc+0x160>
        return NULL;
 80141a0:	2300      	movs	r3, #0
 80141a2:	e035      	b.n	8014210 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80141a4:	8afb      	ldrh	r3, [r7, #22]
 80141a6:	4618      	mov	r0, r3
 80141a8:	f7ff f972 	bl	8013490 <mem_malloc>
 80141ac:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 80141ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141b0:	2b00      	cmp	r3, #0
 80141b2:	d101      	bne.n	80141b8 <pbuf_alloc+0x174>
        return NULL;
 80141b4:	2300      	movs	r3, #0
 80141b6:	e02b      	b.n	8014210 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 80141b8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80141ba:	3310      	adds	r3, #16
 80141bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80141be:	4413      	add	r3, r2
 80141c0:	3303      	adds	r3, #3
 80141c2:	f023 0303 	bic.w	r3, r3, #3
 80141c6:	4618      	mov	r0, r3
 80141c8:	88b9      	ldrh	r1, [r7, #4]
 80141ca:	88ba      	ldrh	r2, [r7, #4]
 80141cc:	2300      	movs	r3, #0
 80141ce:	9301      	str	r3, [sp, #4]
 80141d0:	887b      	ldrh	r3, [r7, #2]
 80141d2:	9300      	str	r3, [sp, #0]
 80141d4:	460b      	mov	r3, r1
 80141d6:	4601      	mov	r1, r0
 80141d8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80141da:	f7ff ff09 	bl	8013ff0 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80141de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141e0:	685b      	ldr	r3, [r3, #4]
 80141e2:	f003 0303 	and.w	r3, r3, #3
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d010      	beq.n	801420c <pbuf_alloc+0x1c8>
 80141ea:	4b0b      	ldr	r3, [pc, #44]	@ (8014218 <pbuf_alloc+0x1d4>)
 80141ec:	f44f 7291 	mov.w	r2, #290	@ 0x122
 80141f0:	490d      	ldr	r1, [pc, #52]	@ (8014228 <pbuf_alloc+0x1e4>)
 80141f2:	480b      	ldr	r0, [pc, #44]	@ (8014220 <pbuf_alloc+0x1dc>)
 80141f4:	f00a f81c 	bl	801e230 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80141f8:	e008      	b.n	801420c <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80141fa:	4b07      	ldr	r3, [pc, #28]	@ (8014218 <pbuf_alloc+0x1d4>)
 80141fc:	f240 1227 	movw	r2, #295	@ 0x127
 8014200:	490a      	ldr	r1, [pc, #40]	@ (801422c <pbuf_alloc+0x1e8>)
 8014202:	4807      	ldr	r0, [pc, #28]	@ (8014220 <pbuf_alloc+0x1dc>)
 8014204:	f00a f814 	bl	801e230 <iprintf>
      return NULL;
 8014208:	2300      	movs	r3, #0
 801420a:	e001      	b.n	8014210 <pbuf_alloc+0x1cc>
      break;
 801420c:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 801420e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014210:	4618      	mov	r0, r3
 8014212:	3728      	adds	r7, #40	@ 0x28
 8014214:	46bd      	mov	sp, r7
 8014216:	bd80      	pop	{r7, pc}
 8014218:	0801fa80 	.word	0x0801fa80
 801421c:	0801fab0 	.word	0x0801fab0
 8014220:	0801fae0 	.word	0x0801fae0
 8014224:	0801fb08 	.word	0x0801fb08
 8014228:	0801fb3c 	.word	0x0801fb3c
 801422c:	0801fb68 	.word	0x0801fb68

08014230 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8014230:	b580      	push	{r7, lr}
 8014232:	b086      	sub	sp, #24
 8014234:	af02      	add	r7, sp, #8
 8014236:	6078      	str	r0, [r7, #4]
 8014238:	460b      	mov	r3, r1
 801423a:	807b      	strh	r3, [r7, #2]
 801423c:	4613      	mov	r3, r2
 801423e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8014240:	883b      	ldrh	r3, [r7, #0]
 8014242:	2b41      	cmp	r3, #65	@ 0x41
 8014244:	d009      	beq.n	801425a <pbuf_alloc_reference+0x2a>
 8014246:	883b      	ldrh	r3, [r7, #0]
 8014248:	2b01      	cmp	r3, #1
 801424a:	d006      	beq.n	801425a <pbuf_alloc_reference+0x2a>
 801424c:	4b0f      	ldr	r3, [pc, #60]	@ (801428c <pbuf_alloc_reference+0x5c>)
 801424e:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8014252:	490f      	ldr	r1, [pc, #60]	@ (8014290 <pbuf_alloc_reference+0x60>)
 8014254:	480f      	ldr	r0, [pc, #60]	@ (8014294 <pbuf_alloc_reference+0x64>)
 8014256:	f009 ffeb 	bl	801e230 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801425a:	200b      	movs	r0, #11
 801425c:	f7ff fabc 	bl	80137d8 <memp_malloc>
 8014260:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8014262:	68fb      	ldr	r3, [r7, #12]
 8014264:	2b00      	cmp	r3, #0
 8014266:	d101      	bne.n	801426c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8014268:	2300      	movs	r3, #0
 801426a:	e00b      	b.n	8014284 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 801426c:	8879      	ldrh	r1, [r7, #2]
 801426e:	887a      	ldrh	r2, [r7, #2]
 8014270:	2300      	movs	r3, #0
 8014272:	9301      	str	r3, [sp, #4]
 8014274:	883b      	ldrh	r3, [r7, #0]
 8014276:	9300      	str	r3, [sp, #0]
 8014278:	460b      	mov	r3, r1
 801427a:	6879      	ldr	r1, [r7, #4]
 801427c:	68f8      	ldr	r0, [r7, #12]
 801427e:	f7ff feb7 	bl	8013ff0 <pbuf_init_alloced_pbuf>
  return p;
 8014282:	68fb      	ldr	r3, [r7, #12]
}
 8014284:	4618      	mov	r0, r3
 8014286:	3710      	adds	r7, #16
 8014288:	46bd      	mov	sp, r7
 801428a:	bd80      	pop	{r7, pc}
 801428c:	0801fa80 	.word	0x0801fa80
 8014290:	0801fb84 	.word	0x0801fb84
 8014294:	0801fae0 	.word	0x0801fae0

08014298 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8014298:	b580      	push	{r7, lr}
 801429a:	b088      	sub	sp, #32
 801429c:	af02      	add	r7, sp, #8
 801429e:	607b      	str	r3, [r7, #4]
 80142a0:	4603      	mov	r3, r0
 80142a2:	73fb      	strb	r3, [r7, #15]
 80142a4:	460b      	mov	r3, r1
 80142a6:	81bb      	strh	r3, [r7, #12]
 80142a8:	4613      	mov	r3, r2
 80142aa:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 80142ac:	7bfb      	ldrb	r3, [r7, #15]
 80142ae:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80142b0:	8a7b      	ldrh	r3, [r7, #18]
 80142b2:	3303      	adds	r3, #3
 80142b4:	f023 0203 	bic.w	r2, r3, #3
 80142b8:	89bb      	ldrh	r3, [r7, #12]
 80142ba:	441a      	add	r2, r3
 80142bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80142be:	429a      	cmp	r2, r3
 80142c0:	d901      	bls.n	80142c6 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80142c2:	2300      	movs	r3, #0
 80142c4:	e018      	b.n	80142f8 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80142c6:	6a3b      	ldr	r3, [r7, #32]
 80142c8:	2b00      	cmp	r3, #0
 80142ca:	d007      	beq.n	80142dc <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80142cc:	8a7b      	ldrh	r3, [r7, #18]
 80142ce:	3303      	adds	r3, #3
 80142d0:	f023 0303 	bic.w	r3, r3, #3
 80142d4:	6a3a      	ldr	r2, [r7, #32]
 80142d6:	4413      	add	r3, r2
 80142d8:	617b      	str	r3, [r7, #20]
 80142da:	e001      	b.n	80142e0 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80142dc:	2300      	movs	r3, #0
 80142de:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80142e0:	6878      	ldr	r0, [r7, #4]
 80142e2:	89b9      	ldrh	r1, [r7, #12]
 80142e4:	89ba      	ldrh	r2, [r7, #12]
 80142e6:	2302      	movs	r3, #2
 80142e8:	9301      	str	r3, [sp, #4]
 80142ea:	897b      	ldrh	r3, [r7, #10]
 80142ec:	9300      	str	r3, [sp, #0]
 80142ee:	460b      	mov	r3, r1
 80142f0:	6979      	ldr	r1, [r7, #20]
 80142f2:	f7ff fe7d 	bl	8013ff0 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80142f6:	687b      	ldr	r3, [r7, #4]
}
 80142f8:	4618      	mov	r0, r3
 80142fa:	3718      	adds	r7, #24
 80142fc:	46bd      	mov	sp, r7
 80142fe:	bd80      	pop	{r7, pc}

08014300 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8014300:	b580      	push	{r7, lr}
 8014302:	b084      	sub	sp, #16
 8014304:	af00      	add	r7, sp, #0
 8014306:	6078      	str	r0, [r7, #4]
 8014308:	460b      	mov	r3, r1
 801430a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	2b00      	cmp	r3, #0
 8014310:	d106      	bne.n	8014320 <pbuf_realloc+0x20>
 8014312:	4b3a      	ldr	r3, [pc, #232]	@ (80143fc <pbuf_realloc+0xfc>)
 8014314:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8014318:	4939      	ldr	r1, [pc, #228]	@ (8014400 <pbuf_realloc+0x100>)
 801431a:	483a      	ldr	r0, [pc, #232]	@ (8014404 <pbuf_realloc+0x104>)
 801431c:	f009 ff88 	bl	801e230 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	891b      	ldrh	r3, [r3, #8]
 8014324:	887a      	ldrh	r2, [r7, #2]
 8014326:	429a      	cmp	r2, r3
 8014328:	d263      	bcs.n	80143f2 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	891a      	ldrh	r2, [r3, #8]
 801432e:	887b      	ldrh	r3, [r7, #2]
 8014330:	1ad3      	subs	r3, r2, r3
 8014332:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8014334:	887b      	ldrh	r3, [r7, #2]
 8014336:	817b      	strh	r3, [r7, #10]
  q = p;
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 801433c:	e018      	b.n	8014370 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801433e:	68fb      	ldr	r3, [r7, #12]
 8014340:	895b      	ldrh	r3, [r3, #10]
 8014342:	897a      	ldrh	r2, [r7, #10]
 8014344:	1ad3      	subs	r3, r2, r3
 8014346:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8014348:	68fb      	ldr	r3, [r7, #12]
 801434a:	891a      	ldrh	r2, [r3, #8]
 801434c:	893b      	ldrh	r3, [r7, #8]
 801434e:	1ad3      	subs	r3, r2, r3
 8014350:	b29a      	uxth	r2, r3
 8014352:	68fb      	ldr	r3, [r7, #12]
 8014354:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8014356:	68fb      	ldr	r3, [r7, #12]
 8014358:	681b      	ldr	r3, [r3, #0]
 801435a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	2b00      	cmp	r3, #0
 8014360:	d106      	bne.n	8014370 <pbuf_realloc+0x70>
 8014362:	4b26      	ldr	r3, [pc, #152]	@ (80143fc <pbuf_realloc+0xfc>)
 8014364:	f240 12af 	movw	r2, #431	@ 0x1af
 8014368:	4927      	ldr	r1, [pc, #156]	@ (8014408 <pbuf_realloc+0x108>)
 801436a:	4826      	ldr	r0, [pc, #152]	@ (8014404 <pbuf_realloc+0x104>)
 801436c:	f009 ff60 	bl	801e230 <iprintf>
  while (rem_len > q->len) {
 8014370:	68fb      	ldr	r3, [r7, #12]
 8014372:	895b      	ldrh	r3, [r3, #10]
 8014374:	897a      	ldrh	r2, [r7, #10]
 8014376:	429a      	cmp	r2, r3
 8014378:	d8e1      	bhi.n	801433e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801437a:	68fb      	ldr	r3, [r7, #12]
 801437c:	7b1b      	ldrb	r3, [r3, #12]
 801437e:	f003 030f 	and.w	r3, r3, #15
 8014382:	2b00      	cmp	r3, #0
 8014384:	d121      	bne.n	80143ca <pbuf_realloc+0xca>
 8014386:	68fb      	ldr	r3, [r7, #12]
 8014388:	895b      	ldrh	r3, [r3, #10]
 801438a:	897a      	ldrh	r2, [r7, #10]
 801438c:	429a      	cmp	r2, r3
 801438e:	d01c      	beq.n	80143ca <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8014390:	68fb      	ldr	r3, [r7, #12]
 8014392:	7b5b      	ldrb	r3, [r3, #13]
 8014394:	f003 0302 	and.w	r3, r3, #2
 8014398:	2b00      	cmp	r3, #0
 801439a:	d116      	bne.n	80143ca <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 801439c:	68fb      	ldr	r3, [r7, #12]
 801439e:	685a      	ldr	r2, [r3, #4]
 80143a0:	68fb      	ldr	r3, [r7, #12]
 80143a2:	1ad3      	subs	r3, r2, r3
 80143a4:	b29a      	uxth	r2, r3
 80143a6:	897b      	ldrh	r3, [r7, #10]
 80143a8:	4413      	add	r3, r2
 80143aa:	b29b      	uxth	r3, r3
 80143ac:	4619      	mov	r1, r3
 80143ae:	68f8      	ldr	r0, [r7, #12]
 80143b0:	f7fe ff64 	bl	801327c <mem_trim>
 80143b4:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80143b6:	68fb      	ldr	r3, [r7, #12]
 80143b8:	2b00      	cmp	r3, #0
 80143ba:	d106      	bne.n	80143ca <pbuf_realloc+0xca>
 80143bc:	4b0f      	ldr	r3, [pc, #60]	@ (80143fc <pbuf_realloc+0xfc>)
 80143be:	f240 12bd 	movw	r2, #445	@ 0x1bd
 80143c2:	4912      	ldr	r1, [pc, #72]	@ (801440c <pbuf_realloc+0x10c>)
 80143c4:	480f      	ldr	r0, [pc, #60]	@ (8014404 <pbuf_realloc+0x104>)
 80143c6:	f009 ff33 	bl	801e230 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80143ca:	68fb      	ldr	r3, [r7, #12]
 80143cc:	897a      	ldrh	r2, [r7, #10]
 80143ce:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80143d0:	68fb      	ldr	r3, [r7, #12]
 80143d2:	895a      	ldrh	r2, [r3, #10]
 80143d4:	68fb      	ldr	r3, [r7, #12]
 80143d6:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80143d8:	68fb      	ldr	r3, [r7, #12]
 80143da:	681b      	ldr	r3, [r3, #0]
 80143dc:	2b00      	cmp	r3, #0
 80143de:	d004      	beq.n	80143ea <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80143e0:	68fb      	ldr	r3, [r7, #12]
 80143e2:	681b      	ldr	r3, [r3, #0]
 80143e4:	4618      	mov	r0, r3
 80143e6:	f000 f911 	bl	801460c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80143ea:	68fb      	ldr	r3, [r7, #12]
 80143ec:	2200      	movs	r2, #0
 80143ee:	601a      	str	r2, [r3, #0]
 80143f0:	e000      	b.n	80143f4 <pbuf_realloc+0xf4>
    return;
 80143f2:	bf00      	nop

}
 80143f4:	3710      	adds	r7, #16
 80143f6:	46bd      	mov	sp, r7
 80143f8:	bd80      	pop	{r7, pc}
 80143fa:	bf00      	nop
 80143fc:	0801fa80 	.word	0x0801fa80
 8014400:	0801fb98 	.word	0x0801fb98
 8014404:	0801fae0 	.word	0x0801fae0
 8014408:	0801fbb0 	.word	0x0801fbb0
 801440c:	0801fbc8 	.word	0x0801fbc8

08014410 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8014410:	b580      	push	{r7, lr}
 8014412:	b086      	sub	sp, #24
 8014414:	af00      	add	r7, sp, #0
 8014416:	60f8      	str	r0, [r7, #12]
 8014418:	60b9      	str	r1, [r7, #8]
 801441a:	4613      	mov	r3, r2
 801441c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801441e:	68fb      	ldr	r3, [r7, #12]
 8014420:	2b00      	cmp	r3, #0
 8014422:	d106      	bne.n	8014432 <pbuf_add_header_impl+0x22>
 8014424:	4b2b      	ldr	r3, [pc, #172]	@ (80144d4 <pbuf_add_header_impl+0xc4>)
 8014426:	f240 12df 	movw	r2, #479	@ 0x1df
 801442a:	492b      	ldr	r1, [pc, #172]	@ (80144d8 <pbuf_add_header_impl+0xc8>)
 801442c:	482b      	ldr	r0, [pc, #172]	@ (80144dc <pbuf_add_header_impl+0xcc>)
 801442e:	f009 feff 	bl	801e230 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8014432:	68fb      	ldr	r3, [r7, #12]
 8014434:	2b00      	cmp	r3, #0
 8014436:	d003      	beq.n	8014440 <pbuf_add_header_impl+0x30>
 8014438:	68bb      	ldr	r3, [r7, #8]
 801443a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801443e:	d301      	bcc.n	8014444 <pbuf_add_header_impl+0x34>
    return 1;
 8014440:	2301      	movs	r3, #1
 8014442:	e043      	b.n	80144cc <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8014444:	68bb      	ldr	r3, [r7, #8]
 8014446:	2b00      	cmp	r3, #0
 8014448:	d101      	bne.n	801444e <pbuf_add_header_impl+0x3e>
    return 0;
 801444a:	2300      	movs	r3, #0
 801444c:	e03e      	b.n	80144cc <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801444e:	68bb      	ldr	r3, [r7, #8]
 8014450:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8014452:	68fb      	ldr	r3, [r7, #12]
 8014454:	891a      	ldrh	r2, [r3, #8]
 8014456:	8a7b      	ldrh	r3, [r7, #18]
 8014458:	4413      	add	r3, r2
 801445a:	b29b      	uxth	r3, r3
 801445c:	8a7a      	ldrh	r2, [r7, #18]
 801445e:	429a      	cmp	r2, r3
 8014460:	d901      	bls.n	8014466 <pbuf_add_header_impl+0x56>
    return 1;
 8014462:	2301      	movs	r3, #1
 8014464:	e032      	b.n	80144cc <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8014466:	68fb      	ldr	r3, [r7, #12]
 8014468:	7b1b      	ldrb	r3, [r3, #12]
 801446a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 801446c:	8a3b      	ldrh	r3, [r7, #16]
 801446e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014472:	2b00      	cmp	r3, #0
 8014474:	d00c      	beq.n	8014490 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8014476:	68fb      	ldr	r3, [r7, #12]
 8014478:	685a      	ldr	r2, [r3, #4]
 801447a:	68bb      	ldr	r3, [r7, #8]
 801447c:	425b      	negs	r3, r3
 801447e:	4413      	add	r3, r2
 8014480:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8014482:	68fb      	ldr	r3, [r7, #12]
 8014484:	3310      	adds	r3, #16
 8014486:	697a      	ldr	r2, [r7, #20]
 8014488:	429a      	cmp	r2, r3
 801448a:	d20d      	bcs.n	80144a8 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 801448c:	2301      	movs	r3, #1
 801448e:	e01d      	b.n	80144cc <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8014490:	79fb      	ldrb	r3, [r7, #7]
 8014492:	2b00      	cmp	r3, #0
 8014494:	d006      	beq.n	80144a4 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8014496:	68fb      	ldr	r3, [r7, #12]
 8014498:	685a      	ldr	r2, [r3, #4]
 801449a:	68bb      	ldr	r3, [r7, #8]
 801449c:	425b      	negs	r3, r3
 801449e:	4413      	add	r3, r2
 80144a0:	617b      	str	r3, [r7, #20]
 80144a2:	e001      	b.n	80144a8 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80144a4:	2301      	movs	r3, #1
 80144a6:	e011      	b.n	80144cc <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 80144a8:	68fb      	ldr	r3, [r7, #12]
 80144aa:	697a      	ldr	r2, [r7, #20]
 80144ac:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 80144ae:	68fb      	ldr	r3, [r7, #12]
 80144b0:	895a      	ldrh	r2, [r3, #10]
 80144b2:	8a7b      	ldrh	r3, [r7, #18]
 80144b4:	4413      	add	r3, r2
 80144b6:	b29a      	uxth	r2, r3
 80144b8:	68fb      	ldr	r3, [r7, #12]
 80144ba:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80144bc:	68fb      	ldr	r3, [r7, #12]
 80144be:	891a      	ldrh	r2, [r3, #8]
 80144c0:	8a7b      	ldrh	r3, [r7, #18]
 80144c2:	4413      	add	r3, r2
 80144c4:	b29a      	uxth	r2, r3
 80144c6:	68fb      	ldr	r3, [r7, #12]
 80144c8:	811a      	strh	r2, [r3, #8]


  return 0;
 80144ca:	2300      	movs	r3, #0
}
 80144cc:	4618      	mov	r0, r3
 80144ce:	3718      	adds	r7, #24
 80144d0:	46bd      	mov	sp, r7
 80144d2:	bd80      	pop	{r7, pc}
 80144d4:	0801fa80 	.word	0x0801fa80
 80144d8:	0801fbe4 	.word	0x0801fbe4
 80144dc:	0801fae0 	.word	0x0801fae0

080144e0 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80144e0:	b580      	push	{r7, lr}
 80144e2:	b082      	sub	sp, #8
 80144e4:	af00      	add	r7, sp, #0
 80144e6:	6078      	str	r0, [r7, #4]
 80144e8:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80144ea:	2200      	movs	r2, #0
 80144ec:	6839      	ldr	r1, [r7, #0]
 80144ee:	6878      	ldr	r0, [r7, #4]
 80144f0:	f7ff ff8e 	bl	8014410 <pbuf_add_header_impl>
 80144f4:	4603      	mov	r3, r0
}
 80144f6:	4618      	mov	r0, r3
 80144f8:	3708      	adds	r7, #8
 80144fa:	46bd      	mov	sp, r7
 80144fc:	bd80      	pop	{r7, pc}
	...

08014500 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8014500:	b580      	push	{r7, lr}
 8014502:	b084      	sub	sp, #16
 8014504:	af00      	add	r7, sp, #0
 8014506:	6078      	str	r0, [r7, #4]
 8014508:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	2b00      	cmp	r3, #0
 801450e:	d106      	bne.n	801451e <pbuf_remove_header+0x1e>
 8014510:	4b20      	ldr	r3, [pc, #128]	@ (8014594 <pbuf_remove_header+0x94>)
 8014512:	f240 224b 	movw	r2, #587	@ 0x24b
 8014516:	4920      	ldr	r1, [pc, #128]	@ (8014598 <pbuf_remove_header+0x98>)
 8014518:	4820      	ldr	r0, [pc, #128]	@ (801459c <pbuf_remove_header+0x9c>)
 801451a:	f009 fe89 	bl	801e230 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	2b00      	cmp	r3, #0
 8014522:	d003      	beq.n	801452c <pbuf_remove_header+0x2c>
 8014524:	683b      	ldr	r3, [r7, #0]
 8014526:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801452a:	d301      	bcc.n	8014530 <pbuf_remove_header+0x30>
    return 1;
 801452c:	2301      	movs	r3, #1
 801452e:	e02c      	b.n	801458a <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8014530:	683b      	ldr	r3, [r7, #0]
 8014532:	2b00      	cmp	r3, #0
 8014534:	d101      	bne.n	801453a <pbuf_remove_header+0x3a>
    return 0;
 8014536:	2300      	movs	r3, #0
 8014538:	e027      	b.n	801458a <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 801453a:	683b      	ldr	r3, [r7, #0]
 801453c:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801453e:	687b      	ldr	r3, [r7, #4]
 8014540:	895b      	ldrh	r3, [r3, #10]
 8014542:	89fa      	ldrh	r2, [r7, #14]
 8014544:	429a      	cmp	r2, r3
 8014546:	d908      	bls.n	801455a <pbuf_remove_header+0x5a>
 8014548:	4b12      	ldr	r3, [pc, #72]	@ (8014594 <pbuf_remove_header+0x94>)
 801454a:	f240 2255 	movw	r2, #597	@ 0x255
 801454e:	4914      	ldr	r1, [pc, #80]	@ (80145a0 <pbuf_remove_header+0xa0>)
 8014550:	4812      	ldr	r0, [pc, #72]	@ (801459c <pbuf_remove_header+0x9c>)
 8014552:	f009 fe6d 	bl	801e230 <iprintf>
 8014556:	2301      	movs	r3, #1
 8014558:	e017      	b.n	801458a <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801455a:	687b      	ldr	r3, [r7, #4]
 801455c:	685b      	ldr	r3, [r3, #4]
 801455e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	685a      	ldr	r2, [r3, #4]
 8014564:	683b      	ldr	r3, [r7, #0]
 8014566:	441a      	add	r2, r3
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 801456c:	687b      	ldr	r3, [r7, #4]
 801456e:	895a      	ldrh	r2, [r3, #10]
 8014570:	89fb      	ldrh	r3, [r7, #14]
 8014572:	1ad3      	subs	r3, r2, r3
 8014574:	b29a      	uxth	r2, r3
 8014576:	687b      	ldr	r3, [r7, #4]
 8014578:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	891a      	ldrh	r2, [r3, #8]
 801457e:	89fb      	ldrh	r3, [r7, #14]
 8014580:	1ad3      	subs	r3, r2, r3
 8014582:	b29a      	uxth	r2, r3
 8014584:	687b      	ldr	r3, [r7, #4]
 8014586:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8014588:	2300      	movs	r3, #0
}
 801458a:	4618      	mov	r0, r3
 801458c:	3710      	adds	r7, #16
 801458e:	46bd      	mov	sp, r7
 8014590:	bd80      	pop	{r7, pc}
 8014592:	bf00      	nop
 8014594:	0801fa80 	.word	0x0801fa80
 8014598:	0801fbe4 	.word	0x0801fbe4
 801459c:	0801fae0 	.word	0x0801fae0
 80145a0:	0801fbf0 	.word	0x0801fbf0

080145a4 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 80145a4:	b580      	push	{r7, lr}
 80145a6:	b082      	sub	sp, #8
 80145a8:	af00      	add	r7, sp, #0
 80145aa:	6078      	str	r0, [r7, #4]
 80145ac:	460b      	mov	r3, r1
 80145ae:	807b      	strh	r3, [r7, #2]
 80145b0:	4613      	mov	r3, r2
 80145b2:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 80145b4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	da08      	bge.n	80145ce <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 80145bc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80145c0:	425b      	negs	r3, r3
 80145c2:	4619      	mov	r1, r3
 80145c4:	6878      	ldr	r0, [r7, #4]
 80145c6:	f7ff ff9b 	bl	8014500 <pbuf_remove_header>
 80145ca:	4603      	mov	r3, r0
 80145cc:	e007      	b.n	80145de <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80145ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80145d2:	787a      	ldrb	r2, [r7, #1]
 80145d4:	4619      	mov	r1, r3
 80145d6:	6878      	ldr	r0, [r7, #4]
 80145d8:	f7ff ff1a 	bl	8014410 <pbuf_add_header_impl>
 80145dc:	4603      	mov	r3, r0
  }
}
 80145de:	4618      	mov	r0, r3
 80145e0:	3708      	adds	r7, #8
 80145e2:	46bd      	mov	sp, r7
 80145e4:	bd80      	pop	{r7, pc}

080145e6 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80145e6:	b580      	push	{r7, lr}
 80145e8:	b082      	sub	sp, #8
 80145ea:	af00      	add	r7, sp, #0
 80145ec:	6078      	str	r0, [r7, #4]
 80145ee:	460b      	mov	r3, r1
 80145f0:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80145f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80145f6:	2201      	movs	r2, #1
 80145f8:	4619      	mov	r1, r3
 80145fa:	6878      	ldr	r0, [r7, #4]
 80145fc:	f7ff ffd2 	bl	80145a4 <pbuf_header_impl>
 8014600:	4603      	mov	r3, r0
}
 8014602:	4618      	mov	r0, r3
 8014604:	3708      	adds	r7, #8
 8014606:	46bd      	mov	sp, r7
 8014608:	bd80      	pop	{r7, pc}
	...

0801460c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801460c:	b580      	push	{r7, lr}
 801460e:	b088      	sub	sp, #32
 8014610:	af00      	add	r7, sp, #0
 8014612:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	2b00      	cmp	r3, #0
 8014618:	d10b      	bne.n	8014632 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801461a:	687b      	ldr	r3, [r7, #4]
 801461c:	2b00      	cmp	r3, #0
 801461e:	d106      	bne.n	801462e <pbuf_free+0x22>
 8014620:	4b3b      	ldr	r3, [pc, #236]	@ (8014710 <pbuf_free+0x104>)
 8014622:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 8014626:	493b      	ldr	r1, [pc, #236]	@ (8014714 <pbuf_free+0x108>)
 8014628:	483b      	ldr	r0, [pc, #236]	@ (8014718 <pbuf_free+0x10c>)
 801462a:	f009 fe01 	bl	801e230 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801462e:	2300      	movs	r3, #0
 8014630:	e069      	b.n	8014706 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8014632:	2300      	movs	r3, #0
 8014634:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8014636:	e062      	b.n	80146fe <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8014638:	f008 fd66 	bl	801d108 <sys_arch_protect>
 801463c:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801463e:	687b      	ldr	r3, [r7, #4]
 8014640:	7b9b      	ldrb	r3, [r3, #14]
 8014642:	2b00      	cmp	r3, #0
 8014644:	d106      	bne.n	8014654 <pbuf_free+0x48>
 8014646:	4b32      	ldr	r3, [pc, #200]	@ (8014710 <pbuf_free+0x104>)
 8014648:	f240 22f1 	movw	r2, #753	@ 0x2f1
 801464c:	4933      	ldr	r1, [pc, #204]	@ (801471c <pbuf_free+0x110>)
 801464e:	4832      	ldr	r0, [pc, #200]	@ (8014718 <pbuf_free+0x10c>)
 8014650:	f009 fdee 	bl	801e230 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	7b9b      	ldrb	r3, [r3, #14]
 8014658:	3b01      	subs	r3, #1
 801465a:	b2da      	uxtb	r2, r3
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	739a      	strb	r2, [r3, #14]
 8014660:	687b      	ldr	r3, [r7, #4]
 8014662:	7b9b      	ldrb	r3, [r3, #14]
 8014664:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8014666:	69b8      	ldr	r0, [r7, #24]
 8014668:	f008 fd5c 	bl	801d124 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 801466c:	7dfb      	ldrb	r3, [r7, #23]
 801466e:	2b00      	cmp	r3, #0
 8014670:	d143      	bne.n	80146fa <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8014672:	687b      	ldr	r3, [r7, #4]
 8014674:	681b      	ldr	r3, [r3, #0]
 8014676:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8014678:	687b      	ldr	r3, [r7, #4]
 801467a:	7b1b      	ldrb	r3, [r3, #12]
 801467c:	f003 030f 	and.w	r3, r3, #15
 8014680:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	7b5b      	ldrb	r3, [r3, #13]
 8014686:	f003 0302 	and.w	r3, r3, #2
 801468a:	2b00      	cmp	r3, #0
 801468c:	d011      	beq.n	80146b2 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8014692:	68bb      	ldr	r3, [r7, #8]
 8014694:	691b      	ldr	r3, [r3, #16]
 8014696:	2b00      	cmp	r3, #0
 8014698:	d106      	bne.n	80146a8 <pbuf_free+0x9c>
 801469a:	4b1d      	ldr	r3, [pc, #116]	@ (8014710 <pbuf_free+0x104>)
 801469c:	f240 22ff 	movw	r2, #767	@ 0x2ff
 80146a0:	491f      	ldr	r1, [pc, #124]	@ (8014720 <pbuf_free+0x114>)
 80146a2:	481d      	ldr	r0, [pc, #116]	@ (8014718 <pbuf_free+0x10c>)
 80146a4:	f009 fdc4 	bl	801e230 <iprintf>
        pc->custom_free_function(p);
 80146a8:	68bb      	ldr	r3, [r7, #8]
 80146aa:	691b      	ldr	r3, [r3, #16]
 80146ac:	6878      	ldr	r0, [r7, #4]
 80146ae:	4798      	blx	r3
 80146b0:	e01d      	b.n	80146ee <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 80146b2:	7bfb      	ldrb	r3, [r7, #15]
 80146b4:	2b02      	cmp	r3, #2
 80146b6:	d104      	bne.n	80146c2 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 80146b8:	6879      	ldr	r1, [r7, #4]
 80146ba:	200c      	movs	r0, #12
 80146bc:	f7ff f902 	bl	80138c4 <memp_free>
 80146c0:	e015      	b.n	80146ee <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 80146c2:	7bfb      	ldrb	r3, [r7, #15]
 80146c4:	2b01      	cmp	r3, #1
 80146c6:	d104      	bne.n	80146d2 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 80146c8:	6879      	ldr	r1, [r7, #4]
 80146ca:	200b      	movs	r0, #11
 80146cc:	f7ff f8fa 	bl	80138c4 <memp_free>
 80146d0:	e00d      	b.n	80146ee <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 80146d2:	7bfb      	ldrb	r3, [r7, #15]
 80146d4:	2b00      	cmp	r3, #0
 80146d6:	d103      	bne.n	80146e0 <pbuf_free+0xd4>
          mem_free(p);
 80146d8:	6878      	ldr	r0, [r7, #4]
 80146da:	f7fe fd3f 	bl	801315c <mem_free>
 80146de:	e006      	b.n	80146ee <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80146e0:	4b0b      	ldr	r3, [pc, #44]	@ (8014710 <pbuf_free+0x104>)
 80146e2:	f240 320f 	movw	r2, #783	@ 0x30f
 80146e6:	490f      	ldr	r1, [pc, #60]	@ (8014724 <pbuf_free+0x118>)
 80146e8:	480b      	ldr	r0, [pc, #44]	@ (8014718 <pbuf_free+0x10c>)
 80146ea:	f009 fda1 	bl	801e230 <iprintf>
        }
      }
      count++;
 80146ee:	7ffb      	ldrb	r3, [r7, #31]
 80146f0:	3301      	adds	r3, #1
 80146f2:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80146f4:	693b      	ldr	r3, [r7, #16]
 80146f6:	607b      	str	r3, [r7, #4]
 80146f8:	e001      	b.n	80146fe <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80146fa:	2300      	movs	r3, #0
 80146fc:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80146fe:	687b      	ldr	r3, [r7, #4]
 8014700:	2b00      	cmp	r3, #0
 8014702:	d199      	bne.n	8014638 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8014704:	7ffb      	ldrb	r3, [r7, #31]
}
 8014706:	4618      	mov	r0, r3
 8014708:	3720      	adds	r7, #32
 801470a:	46bd      	mov	sp, r7
 801470c:	bd80      	pop	{r7, pc}
 801470e:	bf00      	nop
 8014710:	0801fa80 	.word	0x0801fa80
 8014714:	0801fbe4 	.word	0x0801fbe4
 8014718:	0801fae0 	.word	0x0801fae0
 801471c:	0801fc10 	.word	0x0801fc10
 8014720:	0801fc28 	.word	0x0801fc28
 8014724:	0801fc4c 	.word	0x0801fc4c

08014728 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8014728:	b480      	push	{r7}
 801472a:	b085      	sub	sp, #20
 801472c:	af00      	add	r7, sp, #0
 801472e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8014730:	2300      	movs	r3, #0
 8014732:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8014734:	e005      	b.n	8014742 <pbuf_clen+0x1a>
    ++len;
 8014736:	89fb      	ldrh	r3, [r7, #14]
 8014738:	3301      	adds	r3, #1
 801473a:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 801473c:	687b      	ldr	r3, [r7, #4]
 801473e:	681b      	ldr	r3, [r3, #0]
 8014740:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8014742:	687b      	ldr	r3, [r7, #4]
 8014744:	2b00      	cmp	r3, #0
 8014746:	d1f6      	bne.n	8014736 <pbuf_clen+0xe>
  }
  return len;
 8014748:	89fb      	ldrh	r3, [r7, #14]
}
 801474a:	4618      	mov	r0, r3
 801474c:	3714      	adds	r7, #20
 801474e:	46bd      	mov	sp, r7
 8014750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014754:	4770      	bx	lr
	...

08014758 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8014758:	b580      	push	{r7, lr}
 801475a:	b084      	sub	sp, #16
 801475c:	af00      	add	r7, sp, #0
 801475e:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8014760:	687b      	ldr	r3, [r7, #4]
 8014762:	2b00      	cmp	r3, #0
 8014764:	d016      	beq.n	8014794 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8014766:	f008 fccf 	bl	801d108 <sys_arch_protect>
 801476a:	60f8      	str	r0, [r7, #12]
 801476c:	687b      	ldr	r3, [r7, #4]
 801476e:	7b9b      	ldrb	r3, [r3, #14]
 8014770:	3301      	adds	r3, #1
 8014772:	b2da      	uxtb	r2, r3
 8014774:	687b      	ldr	r3, [r7, #4]
 8014776:	739a      	strb	r2, [r3, #14]
 8014778:	68f8      	ldr	r0, [r7, #12]
 801477a:	f008 fcd3 	bl	801d124 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801477e:	687b      	ldr	r3, [r7, #4]
 8014780:	7b9b      	ldrb	r3, [r3, #14]
 8014782:	2b00      	cmp	r3, #0
 8014784:	d106      	bne.n	8014794 <pbuf_ref+0x3c>
 8014786:	4b05      	ldr	r3, [pc, #20]	@ (801479c <pbuf_ref+0x44>)
 8014788:	f240 3242 	movw	r2, #834	@ 0x342
 801478c:	4904      	ldr	r1, [pc, #16]	@ (80147a0 <pbuf_ref+0x48>)
 801478e:	4805      	ldr	r0, [pc, #20]	@ (80147a4 <pbuf_ref+0x4c>)
 8014790:	f009 fd4e 	bl	801e230 <iprintf>
  }
}
 8014794:	bf00      	nop
 8014796:	3710      	adds	r7, #16
 8014798:	46bd      	mov	sp, r7
 801479a:	bd80      	pop	{r7, pc}
 801479c:	0801fa80 	.word	0x0801fa80
 80147a0:	0801fc60 	.word	0x0801fc60
 80147a4:	0801fae0 	.word	0x0801fae0

080147a8 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 80147a8:	b580      	push	{r7, lr}
 80147aa:	b084      	sub	sp, #16
 80147ac:	af00      	add	r7, sp, #0
 80147ae:	6078      	str	r0, [r7, #4]
 80147b0:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 80147b2:	687b      	ldr	r3, [r7, #4]
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	d002      	beq.n	80147be <pbuf_cat+0x16>
 80147b8:	683b      	ldr	r3, [r7, #0]
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d107      	bne.n	80147ce <pbuf_cat+0x26>
 80147be:	4b20      	ldr	r3, [pc, #128]	@ (8014840 <pbuf_cat+0x98>)
 80147c0:	f240 3259 	movw	r2, #857	@ 0x359
 80147c4:	491f      	ldr	r1, [pc, #124]	@ (8014844 <pbuf_cat+0x9c>)
 80147c6:	4820      	ldr	r0, [pc, #128]	@ (8014848 <pbuf_cat+0xa0>)
 80147c8:	f009 fd32 	bl	801e230 <iprintf>
 80147cc:	e034      	b.n	8014838 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	60fb      	str	r3, [r7, #12]
 80147d2:	e00a      	b.n	80147ea <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80147d4:	68fb      	ldr	r3, [r7, #12]
 80147d6:	891a      	ldrh	r2, [r3, #8]
 80147d8:	683b      	ldr	r3, [r7, #0]
 80147da:	891b      	ldrh	r3, [r3, #8]
 80147dc:	4413      	add	r3, r2
 80147de:	b29a      	uxth	r2, r3
 80147e0:	68fb      	ldr	r3, [r7, #12]
 80147e2:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80147e4:	68fb      	ldr	r3, [r7, #12]
 80147e6:	681b      	ldr	r3, [r3, #0]
 80147e8:	60fb      	str	r3, [r7, #12]
 80147ea:	68fb      	ldr	r3, [r7, #12]
 80147ec:	681b      	ldr	r3, [r3, #0]
 80147ee:	2b00      	cmp	r3, #0
 80147f0:	d1f0      	bne.n	80147d4 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80147f2:	68fb      	ldr	r3, [r7, #12]
 80147f4:	891a      	ldrh	r2, [r3, #8]
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	895b      	ldrh	r3, [r3, #10]
 80147fa:	429a      	cmp	r2, r3
 80147fc:	d006      	beq.n	801480c <pbuf_cat+0x64>
 80147fe:	4b10      	ldr	r3, [pc, #64]	@ (8014840 <pbuf_cat+0x98>)
 8014800:	f240 3262 	movw	r2, #866	@ 0x362
 8014804:	4911      	ldr	r1, [pc, #68]	@ (801484c <pbuf_cat+0xa4>)
 8014806:	4810      	ldr	r0, [pc, #64]	@ (8014848 <pbuf_cat+0xa0>)
 8014808:	f009 fd12 	bl	801e230 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 801480c:	68fb      	ldr	r3, [r7, #12]
 801480e:	681b      	ldr	r3, [r3, #0]
 8014810:	2b00      	cmp	r3, #0
 8014812:	d006      	beq.n	8014822 <pbuf_cat+0x7a>
 8014814:	4b0a      	ldr	r3, [pc, #40]	@ (8014840 <pbuf_cat+0x98>)
 8014816:	f240 3263 	movw	r2, #867	@ 0x363
 801481a:	490d      	ldr	r1, [pc, #52]	@ (8014850 <pbuf_cat+0xa8>)
 801481c:	480a      	ldr	r0, [pc, #40]	@ (8014848 <pbuf_cat+0xa0>)
 801481e:	f009 fd07 	bl	801e230 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8014822:	68fb      	ldr	r3, [r7, #12]
 8014824:	891a      	ldrh	r2, [r3, #8]
 8014826:	683b      	ldr	r3, [r7, #0]
 8014828:	891b      	ldrh	r3, [r3, #8]
 801482a:	4413      	add	r3, r2
 801482c:	b29a      	uxth	r2, r3
 801482e:	68fb      	ldr	r3, [r7, #12]
 8014830:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8014832:	68fb      	ldr	r3, [r7, #12]
 8014834:	683a      	ldr	r2, [r7, #0]
 8014836:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8014838:	3710      	adds	r7, #16
 801483a:	46bd      	mov	sp, r7
 801483c:	bd80      	pop	{r7, pc}
 801483e:	bf00      	nop
 8014840:	0801fa80 	.word	0x0801fa80
 8014844:	0801fc74 	.word	0x0801fc74
 8014848:	0801fae0 	.word	0x0801fae0
 801484c:	0801fcac 	.word	0x0801fcac
 8014850:	0801fcdc 	.word	0x0801fcdc

08014854 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8014854:	b580      	push	{r7, lr}
 8014856:	b082      	sub	sp, #8
 8014858:	af00      	add	r7, sp, #0
 801485a:	6078      	str	r0, [r7, #4]
 801485c:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 801485e:	6839      	ldr	r1, [r7, #0]
 8014860:	6878      	ldr	r0, [r7, #4]
 8014862:	f7ff ffa1 	bl	80147a8 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8014866:	6838      	ldr	r0, [r7, #0]
 8014868:	f7ff ff76 	bl	8014758 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 801486c:	bf00      	nop
 801486e:	3708      	adds	r7, #8
 8014870:	46bd      	mov	sp, r7
 8014872:	bd80      	pop	{r7, pc}

08014874 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8014874:	b580      	push	{r7, lr}
 8014876:	b086      	sub	sp, #24
 8014878:	af00      	add	r7, sp, #0
 801487a:	6078      	str	r0, [r7, #4]
 801487c:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 801487e:	2300      	movs	r3, #0
 8014880:	617b      	str	r3, [r7, #20]
 8014882:	2300      	movs	r3, #0
 8014884:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8014886:	687b      	ldr	r3, [r7, #4]
 8014888:	2b00      	cmp	r3, #0
 801488a:	d008      	beq.n	801489e <pbuf_copy+0x2a>
 801488c:	683b      	ldr	r3, [r7, #0]
 801488e:	2b00      	cmp	r3, #0
 8014890:	d005      	beq.n	801489e <pbuf_copy+0x2a>
 8014892:	687b      	ldr	r3, [r7, #4]
 8014894:	891a      	ldrh	r2, [r3, #8]
 8014896:	683b      	ldr	r3, [r7, #0]
 8014898:	891b      	ldrh	r3, [r3, #8]
 801489a:	429a      	cmp	r2, r3
 801489c:	d209      	bcs.n	80148b2 <pbuf_copy+0x3e>
 801489e:	4b57      	ldr	r3, [pc, #348]	@ (80149fc <pbuf_copy+0x188>)
 80148a0:	f240 32c9 	movw	r2, #969	@ 0x3c9
 80148a4:	4956      	ldr	r1, [pc, #344]	@ (8014a00 <pbuf_copy+0x18c>)
 80148a6:	4857      	ldr	r0, [pc, #348]	@ (8014a04 <pbuf_copy+0x190>)
 80148a8:	f009 fcc2 	bl	801e230 <iprintf>
 80148ac:	f06f 030f 	mvn.w	r3, #15
 80148b0:	e09f      	b.n	80149f2 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80148b2:	687b      	ldr	r3, [r7, #4]
 80148b4:	895b      	ldrh	r3, [r3, #10]
 80148b6:	461a      	mov	r2, r3
 80148b8:	697b      	ldr	r3, [r7, #20]
 80148ba:	1ad2      	subs	r2, r2, r3
 80148bc:	683b      	ldr	r3, [r7, #0]
 80148be:	895b      	ldrh	r3, [r3, #10]
 80148c0:	4619      	mov	r1, r3
 80148c2:	693b      	ldr	r3, [r7, #16]
 80148c4:	1acb      	subs	r3, r1, r3
 80148c6:	429a      	cmp	r2, r3
 80148c8:	d306      	bcc.n	80148d8 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 80148ca:	683b      	ldr	r3, [r7, #0]
 80148cc:	895b      	ldrh	r3, [r3, #10]
 80148ce:	461a      	mov	r2, r3
 80148d0:	693b      	ldr	r3, [r7, #16]
 80148d2:	1ad3      	subs	r3, r2, r3
 80148d4:	60fb      	str	r3, [r7, #12]
 80148d6:	e005      	b.n	80148e4 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 80148d8:	687b      	ldr	r3, [r7, #4]
 80148da:	895b      	ldrh	r3, [r3, #10]
 80148dc:	461a      	mov	r2, r3
 80148de:	697b      	ldr	r3, [r7, #20]
 80148e0:	1ad3      	subs	r3, r2, r3
 80148e2:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80148e4:	687b      	ldr	r3, [r7, #4]
 80148e6:	685a      	ldr	r2, [r3, #4]
 80148e8:	697b      	ldr	r3, [r7, #20]
 80148ea:	18d0      	adds	r0, r2, r3
 80148ec:	683b      	ldr	r3, [r7, #0]
 80148ee:	685a      	ldr	r2, [r3, #4]
 80148f0:	693b      	ldr	r3, [r7, #16]
 80148f2:	4413      	add	r3, r2
 80148f4:	68fa      	ldr	r2, [r7, #12]
 80148f6:	4619      	mov	r1, r3
 80148f8:	f009 fec5 	bl	801e686 <memcpy>
    offset_to += len;
 80148fc:	697a      	ldr	r2, [r7, #20]
 80148fe:	68fb      	ldr	r3, [r7, #12]
 8014900:	4413      	add	r3, r2
 8014902:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8014904:	693a      	ldr	r2, [r7, #16]
 8014906:	68fb      	ldr	r3, [r7, #12]
 8014908:	4413      	add	r3, r2
 801490a:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801490c:	687b      	ldr	r3, [r7, #4]
 801490e:	895b      	ldrh	r3, [r3, #10]
 8014910:	461a      	mov	r2, r3
 8014912:	697b      	ldr	r3, [r7, #20]
 8014914:	4293      	cmp	r3, r2
 8014916:	d906      	bls.n	8014926 <pbuf_copy+0xb2>
 8014918:	4b38      	ldr	r3, [pc, #224]	@ (80149fc <pbuf_copy+0x188>)
 801491a:	f240 32d9 	movw	r2, #985	@ 0x3d9
 801491e:	493a      	ldr	r1, [pc, #232]	@ (8014a08 <pbuf_copy+0x194>)
 8014920:	4838      	ldr	r0, [pc, #224]	@ (8014a04 <pbuf_copy+0x190>)
 8014922:	f009 fc85 	bl	801e230 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8014926:	683b      	ldr	r3, [r7, #0]
 8014928:	895b      	ldrh	r3, [r3, #10]
 801492a:	461a      	mov	r2, r3
 801492c:	693b      	ldr	r3, [r7, #16]
 801492e:	4293      	cmp	r3, r2
 8014930:	d906      	bls.n	8014940 <pbuf_copy+0xcc>
 8014932:	4b32      	ldr	r3, [pc, #200]	@ (80149fc <pbuf_copy+0x188>)
 8014934:	f240 32da 	movw	r2, #986	@ 0x3da
 8014938:	4934      	ldr	r1, [pc, #208]	@ (8014a0c <pbuf_copy+0x198>)
 801493a:	4832      	ldr	r0, [pc, #200]	@ (8014a04 <pbuf_copy+0x190>)
 801493c:	f009 fc78 	bl	801e230 <iprintf>
    if (offset_from >= p_from->len) {
 8014940:	683b      	ldr	r3, [r7, #0]
 8014942:	895b      	ldrh	r3, [r3, #10]
 8014944:	461a      	mov	r2, r3
 8014946:	693b      	ldr	r3, [r7, #16]
 8014948:	4293      	cmp	r3, r2
 801494a:	d304      	bcc.n	8014956 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 801494c:	2300      	movs	r3, #0
 801494e:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8014950:	683b      	ldr	r3, [r7, #0]
 8014952:	681b      	ldr	r3, [r3, #0]
 8014954:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8014956:	687b      	ldr	r3, [r7, #4]
 8014958:	895b      	ldrh	r3, [r3, #10]
 801495a:	461a      	mov	r2, r3
 801495c:	697b      	ldr	r3, [r7, #20]
 801495e:	4293      	cmp	r3, r2
 8014960:	d114      	bne.n	801498c <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8014962:	2300      	movs	r3, #0
 8014964:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8014966:	687b      	ldr	r3, [r7, #4]
 8014968:	681b      	ldr	r3, [r3, #0]
 801496a:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 801496c:	687b      	ldr	r3, [r7, #4]
 801496e:	2b00      	cmp	r3, #0
 8014970:	d10c      	bne.n	801498c <pbuf_copy+0x118>
 8014972:	683b      	ldr	r3, [r7, #0]
 8014974:	2b00      	cmp	r3, #0
 8014976:	d009      	beq.n	801498c <pbuf_copy+0x118>
 8014978:	4b20      	ldr	r3, [pc, #128]	@ (80149fc <pbuf_copy+0x188>)
 801497a:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 801497e:	4924      	ldr	r1, [pc, #144]	@ (8014a10 <pbuf_copy+0x19c>)
 8014980:	4820      	ldr	r0, [pc, #128]	@ (8014a04 <pbuf_copy+0x190>)
 8014982:	f009 fc55 	bl	801e230 <iprintf>
 8014986:	f06f 030f 	mvn.w	r3, #15
 801498a:	e032      	b.n	80149f2 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801498c:	683b      	ldr	r3, [r7, #0]
 801498e:	2b00      	cmp	r3, #0
 8014990:	d013      	beq.n	80149ba <pbuf_copy+0x146>
 8014992:	683b      	ldr	r3, [r7, #0]
 8014994:	895a      	ldrh	r2, [r3, #10]
 8014996:	683b      	ldr	r3, [r7, #0]
 8014998:	891b      	ldrh	r3, [r3, #8]
 801499a:	429a      	cmp	r2, r3
 801499c:	d10d      	bne.n	80149ba <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801499e:	683b      	ldr	r3, [r7, #0]
 80149a0:	681b      	ldr	r3, [r3, #0]
 80149a2:	2b00      	cmp	r3, #0
 80149a4:	d009      	beq.n	80149ba <pbuf_copy+0x146>
 80149a6:	4b15      	ldr	r3, [pc, #84]	@ (80149fc <pbuf_copy+0x188>)
 80149a8:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 80149ac:	4919      	ldr	r1, [pc, #100]	@ (8014a14 <pbuf_copy+0x1a0>)
 80149ae:	4815      	ldr	r0, [pc, #84]	@ (8014a04 <pbuf_copy+0x190>)
 80149b0:	f009 fc3e 	bl	801e230 <iprintf>
 80149b4:	f06f 0305 	mvn.w	r3, #5
 80149b8:	e01b      	b.n	80149f2 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	2b00      	cmp	r3, #0
 80149be:	d013      	beq.n	80149e8 <pbuf_copy+0x174>
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	895a      	ldrh	r2, [r3, #10]
 80149c4:	687b      	ldr	r3, [r7, #4]
 80149c6:	891b      	ldrh	r3, [r3, #8]
 80149c8:	429a      	cmp	r2, r3
 80149ca:	d10d      	bne.n	80149e8 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	681b      	ldr	r3, [r3, #0]
 80149d0:	2b00      	cmp	r3, #0
 80149d2:	d009      	beq.n	80149e8 <pbuf_copy+0x174>
 80149d4:	4b09      	ldr	r3, [pc, #36]	@ (80149fc <pbuf_copy+0x188>)
 80149d6:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 80149da:	490e      	ldr	r1, [pc, #56]	@ (8014a14 <pbuf_copy+0x1a0>)
 80149dc:	4809      	ldr	r0, [pc, #36]	@ (8014a04 <pbuf_copy+0x190>)
 80149de:	f009 fc27 	bl	801e230 <iprintf>
 80149e2:	f06f 0305 	mvn.w	r3, #5
 80149e6:	e004      	b.n	80149f2 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 80149e8:	683b      	ldr	r3, [r7, #0]
 80149ea:	2b00      	cmp	r3, #0
 80149ec:	f47f af61 	bne.w	80148b2 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80149f0:	2300      	movs	r3, #0
}
 80149f2:	4618      	mov	r0, r3
 80149f4:	3718      	adds	r7, #24
 80149f6:	46bd      	mov	sp, r7
 80149f8:	bd80      	pop	{r7, pc}
 80149fa:	bf00      	nop
 80149fc:	0801fa80 	.word	0x0801fa80
 8014a00:	0801fd28 	.word	0x0801fd28
 8014a04:	0801fae0 	.word	0x0801fae0
 8014a08:	0801fd58 	.word	0x0801fd58
 8014a0c:	0801fd70 	.word	0x0801fd70
 8014a10:	0801fd8c 	.word	0x0801fd8c
 8014a14:	0801fd9c 	.word	0x0801fd9c

08014a18 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8014a18:	b580      	push	{r7, lr}
 8014a1a:	b088      	sub	sp, #32
 8014a1c:	af00      	add	r7, sp, #0
 8014a1e:	60f8      	str	r0, [r7, #12]
 8014a20:	60b9      	str	r1, [r7, #8]
 8014a22:	4611      	mov	r1, r2
 8014a24:	461a      	mov	r2, r3
 8014a26:	460b      	mov	r3, r1
 8014a28:	80fb      	strh	r3, [r7, #6]
 8014a2a:	4613      	mov	r3, r2
 8014a2c:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8014a2e:	2300      	movs	r3, #0
 8014a30:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8014a32:	2300      	movs	r3, #0
 8014a34:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8014a36:	68fb      	ldr	r3, [r7, #12]
 8014a38:	2b00      	cmp	r3, #0
 8014a3a:	d108      	bne.n	8014a4e <pbuf_copy_partial+0x36>
 8014a3c:	4b2b      	ldr	r3, [pc, #172]	@ (8014aec <pbuf_copy_partial+0xd4>)
 8014a3e:	f240 420a 	movw	r2, #1034	@ 0x40a
 8014a42:	492b      	ldr	r1, [pc, #172]	@ (8014af0 <pbuf_copy_partial+0xd8>)
 8014a44:	482b      	ldr	r0, [pc, #172]	@ (8014af4 <pbuf_copy_partial+0xdc>)
 8014a46:	f009 fbf3 	bl	801e230 <iprintf>
 8014a4a:	2300      	movs	r3, #0
 8014a4c:	e04a      	b.n	8014ae4 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8014a4e:	68bb      	ldr	r3, [r7, #8]
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d108      	bne.n	8014a66 <pbuf_copy_partial+0x4e>
 8014a54:	4b25      	ldr	r3, [pc, #148]	@ (8014aec <pbuf_copy_partial+0xd4>)
 8014a56:	f240 420b 	movw	r2, #1035	@ 0x40b
 8014a5a:	4927      	ldr	r1, [pc, #156]	@ (8014af8 <pbuf_copy_partial+0xe0>)
 8014a5c:	4825      	ldr	r0, [pc, #148]	@ (8014af4 <pbuf_copy_partial+0xdc>)
 8014a5e:	f009 fbe7 	bl	801e230 <iprintf>
 8014a62:	2300      	movs	r3, #0
 8014a64:	e03e      	b.n	8014ae4 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8014a66:	68fb      	ldr	r3, [r7, #12]
 8014a68:	61fb      	str	r3, [r7, #28]
 8014a6a:	e034      	b.n	8014ad6 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8014a6c:	88bb      	ldrh	r3, [r7, #4]
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	d00a      	beq.n	8014a88 <pbuf_copy_partial+0x70>
 8014a72:	69fb      	ldr	r3, [r7, #28]
 8014a74:	895b      	ldrh	r3, [r3, #10]
 8014a76:	88ba      	ldrh	r2, [r7, #4]
 8014a78:	429a      	cmp	r2, r3
 8014a7a:	d305      	bcc.n	8014a88 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8014a7c:	69fb      	ldr	r3, [r7, #28]
 8014a7e:	895b      	ldrh	r3, [r3, #10]
 8014a80:	88ba      	ldrh	r2, [r7, #4]
 8014a82:	1ad3      	subs	r3, r2, r3
 8014a84:	80bb      	strh	r3, [r7, #4]
 8014a86:	e023      	b.n	8014ad0 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8014a88:	69fb      	ldr	r3, [r7, #28]
 8014a8a:	895a      	ldrh	r2, [r3, #10]
 8014a8c:	88bb      	ldrh	r3, [r7, #4]
 8014a8e:	1ad3      	subs	r3, r2, r3
 8014a90:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8014a92:	8b3a      	ldrh	r2, [r7, #24]
 8014a94:	88fb      	ldrh	r3, [r7, #6]
 8014a96:	429a      	cmp	r2, r3
 8014a98:	d901      	bls.n	8014a9e <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8014a9a:	88fb      	ldrh	r3, [r7, #6]
 8014a9c:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8014a9e:	8b7b      	ldrh	r3, [r7, #26]
 8014aa0:	68ba      	ldr	r2, [r7, #8]
 8014aa2:	18d0      	adds	r0, r2, r3
 8014aa4:	69fb      	ldr	r3, [r7, #28]
 8014aa6:	685a      	ldr	r2, [r3, #4]
 8014aa8:	88bb      	ldrh	r3, [r7, #4]
 8014aaa:	4413      	add	r3, r2
 8014aac:	8b3a      	ldrh	r2, [r7, #24]
 8014aae:	4619      	mov	r1, r3
 8014ab0:	f009 fde9 	bl	801e686 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8014ab4:	8afa      	ldrh	r2, [r7, #22]
 8014ab6:	8b3b      	ldrh	r3, [r7, #24]
 8014ab8:	4413      	add	r3, r2
 8014aba:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8014abc:	8b7a      	ldrh	r2, [r7, #26]
 8014abe:	8b3b      	ldrh	r3, [r7, #24]
 8014ac0:	4413      	add	r3, r2
 8014ac2:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8014ac4:	88fa      	ldrh	r2, [r7, #6]
 8014ac6:	8b3b      	ldrh	r3, [r7, #24]
 8014ac8:	1ad3      	subs	r3, r2, r3
 8014aca:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8014acc:	2300      	movs	r3, #0
 8014ace:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8014ad0:	69fb      	ldr	r3, [r7, #28]
 8014ad2:	681b      	ldr	r3, [r3, #0]
 8014ad4:	61fb      	str	r3, [r7, #28]
 8014ad6:	88fb      	ldrh	r3, [r7, #6]
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	d002      	beq.n	8014ae2 <pbuf_copy_partial+0xca>
 8014adc:	69fb      	ldr	r3, [r7, #28]
 8014ade:	2b00      	cmp	r3, #0
 8014ae0:	d1c4      	bne.n	8014a6c <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8014ae2:	8afb      	ldrh	r3, [r7, #22]
}
 8014ae4:	4618      	mov	r0, r3
 8014ae6:	3720      	adds	r7, #32
 8014ae8:	46bd      	mov	sp, r7
 8014aea:	bd80      	pop	{r7, pc}
 8014aec:	0801fa80 	.word	0x0801fa80
 8014af0:	0801fdc8 	.word	0x0801fdc8
 8014af4:	0801fae0 	.word	0x0801fae0
 8014af8:	0801fde8 	.word	0x0801fde8

08014afc <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8014afc:	b580      	push	{r7, lr}
 8014afe:	b084      	sub	sp, #16
 8014b00:	af00      	add	r7, sp, #0
 8014b02:	4603      	mov	r3, r0
 8014b04:	603a      	str	r2, [r7, #0]
 8014b06:	71fb      	strb	r3, [r7, #7]
 8014b08:	460b      	mov	r3, r1
 8014b0a:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8014b0c:	683b      	ldr	r3, [r7, #0]
 8014b0e:	8919      	ldrh	r1, [r3, #8]
 8014b10:	88ba      	ldrh	r2, [r7, #4]
 8014b12:	79fb      	ldrb	r3, [r7, #7]
 8014b14:	4618      	mov	r0, r3
 8014b16:	f7ff fa95 	bl	8014044 <pbuf_alloc>
 8014b1a:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8014b1c:	68fb      	ldr	r3, [r7, #12]
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	d101      	bne.n	8014b26 <pbuf_clone+0x2a>
    return NULL;
 8014b22:	2300      	movs	r3, #0
 8014b24:	e011      	b.n	8014b4a <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8014b26:	6839      	ldr	r1, [r7, #0]
 8014b28:	68f8      	ldr	r0, [r7, #12]
 8014b2a:	f7ff fea3 	bl	8014874 <pbuf_copy>
 8014b2e:	4603      	mov	r3, r0
 8014b30:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8014b32:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8014b36:	2b00      	cmp	r3, #0
 8014b38:	d006      	beq.n	8014b48 <pbuf_clone+0x4c>
 8014b3a:	4b06      	ldr	r3, [pc, #24]	@ (8014b54 <pbuf_clone+0x58>)
 8014b3c:	f240 5224 	movw	r2, #1316	@ 0x524
 8014b40:	4905      	ldr	r1, [pc, #20]	@ (8014b58 <pbuf_clone+0x5c>)
 8014b42:	4806      	ldr	r0, [pc, #24]	@ (8014b5c <pbuf_clone+0x60>)
 8014b44:	f009 fb74 	bl	801e230 <iprintf>
  return q;
 8014b48:	68fb      	ldr	r3, [r7, #12]
}
 8014b4a:	4618      	mov	r0, r3
 8014b4c:	3710      	adds	r7, #16
 8014b4e:	46bd      	mov	sp, r7
 8014b50:	bd80      	pop	{r7, pc}
 8014b52:	bf00      	nop
 8014b54:	0801fa80 	.word	0x0801fa80
 8014b58:	0801fef4 	.word	0x0801fef4
 8014b5c:	0801fae0 	.word	0x0801fae0

08014b60 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8014b60:	b580      	push	{r7, lr}
 8014b62:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8014b64:	f009 fa64 	bl	801e030 <rand>
 8014b68:	4603      	mov	r3, r0
 8014b6a:	b29b      	uxth	r3, r3
 8014b6c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8014b70:	b29b      	uxth	r3, r3
 8014b72:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8014b76:	b29a      	uxth	r2, r3
 8014b78:	4b01      	ldr	r3, [pc, #4]	@ (8014b80 <tcp_init+0x20>)
 8014b7a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8014b7c:	bf00      	nop
 8014b7e:	bd80      	pop	{r7, pc}
 8014b80:	20000024 	.word	0x20000024

08014b84 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8014b84:	b580      	push	{r7, lr}
 8014b86:	b082      	sub	sp, #8
 8014b88:	af00      	add	r7, sp, #0
 8014b8a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	7d1b      	ldrb	r3, [r3, #20]
 8014b90:	2b01      	cmp	r3, #1
 8014b92:	d105      	bne.n	8014ba0 <tcp_free+0x1c>
 8014b94:	4b06      	ldr	r3, [pc, #24]	@ (8014bb0 <tcp_free+0x2c>)
 8014b96:	22d4      	movs	r2, #212	@ 0xd4
 8014b98:	4906      	ldr	r1, [pc, #24]	@ (8014bb4 <tcp_free+0x30>)
 8014b9a:	4807      	ldr	r0, [pc, #28]	@ (8014bb8 <tcp_free+0x34>)
 8014b9c:	f009 fb48 	bl	801e230 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8014ba0:	6879      	ldr	r1, [r7, #4]
 8014ba2:	2001      	movs	r0, #1
 8014ba4:	f7fe fe8e 	bl	80138c4 <memp_free>
}
 8014ba8:	bf00      	nop
 8014baa:	3708      	adds	r7, #8
 8014bac:	46bd      	mov	sp, r7
 8014bae:	bd80      	pop	{r7, pc}
 8014bb0:	0801ff80 	.word	0x0801ff80
 8014bb4:	0801ffb0 	.word	0x0801ffb0
 8014bb8:	0801ffc4 	.word	0x0801ffc4

08014bbc <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8014bbc:	b580      	push	{r7, lr}
 8014bbe:	b082      	sub	sp, #8
 8014bc0:	af00      	add	r7, sp, #0
 8014bc2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	7d1b      	ldrb	r3, [r3, #20]
 8014bc8:	2b01      	cmp	r3, #1
 8014bca:	d105      	bne.n	8014bd8 <tcp_free_listen+0x1c>
 8014bcc:	4b06      	ldr	r3, [pc, #24]	@ (8014be8 <tcp_free_listen+0x2c>)
 8014bce:	22df      	movs	r2, #223	@ 0xdf
 8014bd0:	4906      	ldr	r1, [pc, #24]	@ (8014bec <tcp_free_listen+0x30>)
 8014bd2:	4807      	ldr	r0, [pc, #28]	@ (8014bf0 <tcp_free_listen+0x34>)
 8014bd4:	f009 fb2c 	bl	801e230 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8014bd8:	6879      	ldr	r1, [r7, #4]
 8014bda:	2002      	movs	r0, #2
 8014bdc:	f7fe fe72 	bl	80138c4 <memp_free>
}
 8014be0:	bf00      	nop
 8014be2:	3708      	adds	r7, #8
 8014be4:	46bd      	mov	sp, r7
 8014be6:	bd80      	pop	{r7, pc}
 8014be8:	0801ff80 	.word	0x0801ff80
 8014bec:	0801ffec 	.word	0x0801ffec
 8014bf0:	0801ffc4 	.word	0x0801ffc4

08014bf4 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8014bf4:	b580      	push	{r7, lr}
 8014bf6:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8014bf8:	f000 fea4 	bl	8015944 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8014bfc:	4b07      	ldr	r3, [pc, #28]	@ (8014c1c <tcp_tmr+0x28>)
 8014bfe:	781b      	ldrb	r3, [r3, #0]
 8014c00:	3301      	adds	r3, #1
 8014c02:	b2da      	uxtb	r2, r3
 8014c04:	4b05      	ldr	r3, [pc, #20]	@ (8014c1c <tcp_tmr+0x28>)
 8014c06:	701a      	strb	r2, [r3, #0]
 8014c08:	4b04      	ldr	r3, [pc, #16]	@ (8014c1c <tcp_tmr+0x28>)
 8014c0a:	781b      	ldrb	r3, [r3, #0]
 8014c0c:	f003 0301 	and.w	r3, r3, #1
 8014c10:	2b00      	cmp	r3, #0
 8014c12:	d001      	beq.n	8014c18 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8014c14:	f000 fb54 	bl	80152c0 <tcp_slowtmr>
  }
}
 8014c18:	bf00      	nop
 8014c1a:	bd80      	pop	{r7, pc}
 8014c1c:	20027705 	.word	0x20027705

08014c20 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8014c20:	b580      	push	{r7, lr}
 8014c22:	b084      	sub	sp, #16
 8014c24:	af00      	add	r7, sp, #0
 8014c26:	6078      	str	r0, [r7, #4]
 8014c28:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8014c2a:	683b      	ldr	r3, [r7, #0]
 8014c2c:	2b00      	cmp	r3, #0
 8014c2e:	d105      	bne.n	8014c3c <tcp_remove_listener+0x1c>
 8014c30:	4b0d      	ldr	r3, [pc, #52]	@ (8014c68 <tcp_remove_listener+0x48>)
 8014c32:	22ff      	movs	r2, #255	@ 0xff
 8014c34:	490d      	ldr	r1, [pc, #52]	@ (8014c6c <tcp_remove_listener+0x4c>)
 8014c36:	480e      	ldr	r0, [pc, #56]	@ (8014c70 <tcp_remove_listener+0x50>)
 8014c38:	f009 fafa 	bl	801e230 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	60fb      	str	r3, [r7, #12]
 8014c40:	e00a      	b.n	8014c58 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8014c42:	68fb      	ldr	r3, [r7, #12]
 8014c44:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014c46:	683a      	ldr	r2, [r7, #0]
 8014c48:	429a      	cmp	r2, r3
 8014c4a:	d102      	bne.n	8014c52 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8014c4c:	68fb      	ldr	r3, [r7, #12]
 8014c4e:	2200      	movs	r2, #0
 8014c50:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8014c52:	68fb      	ldr	r3, [r7, #12]
 8014c54:	68db      	ldr	r3, [r3, #12]
 8014c56:	60fb      	str	r3, [r7, #12]
 8014c58:	68fb      	ldr	r3, [r7, #12]
 8014c5a:	2b00      	cmp	r3, #0
 8014c5c:	d1f1      	bne.n	8014c42 <tcp_remove_listener+0x22>
    }
  }
}
 8014c5e:	bf00      	nop
 8014c60:	bf00      	nop
 8014c62:	3710      	adds	r7, #16
 8014c64:	46bd      	mov	sp, r7
 8014c66:	bd80      	pop	{r7, pc}
 8014c68:	0801ff80 	.word	0x0801ff80
 8014c6c:	08020008 	.word	0x08020008
 8014c70:	0801ffc4 	.word	0x0801ffc4

08014c74 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8014c74:	b580      	push	{r7, lr}
 8014c76:	b084      	sub	sp, #16
 8014c78:	af00      	add	r7, sp, #0
 8014c7a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8014c7c:	687b      	ldr	r3, [r7, #4]
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	d106      	bne.n	8014c90 <tcp_listen_closed+0x1c>
 8014c82:	4b14      	ldr	r3, [pc, #80]	@ (8014cd4 <tcp_listen_closed+0x60>)
 8014c84:	f240 1211 	movw	r2, #273	@ 0x111
 8014c88:	4913      	ldr	r1, [pc, #76]	@ (8014cd8 <tcp_listen_closed+0x64>)
 8014c8a:	4814      	ldr	r0, [pc, #80]	@ (8014cdc <tcp_listen_closed+0x68>)
 8014c8c:	f009 fad0 	bl	801e230 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	7d1b      	ldrb	r3, [r3, #20]
 8014c94:	2b01      	cmp	r3, #1
 8014c96:	d006      	beq.n	8014ca6 <tcp_listen_closed+0x32>
 8014c98:	4b0e      	ldr	r3, [pc, #56]	@ (8014cd4 <tcp_listen_closed+0x60>)
 8014c9a:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8014c9e:	4910      	ldr	r1, [pc, #64]	@ (8014ce0 <tcp_listen_closed+0x6c>)
 8014ca0:	480e      	ldr	r0, [pc, #56]	@ (8014cdc <tcp_listen_closed+0x68>)
 8014ca2:	f009 fac5 	bl	801e230 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8014ca6:	2301      	movs	r3, #1
 8014ca8:	60fb      	str	r3, [r7, #12]
 8014caa:	e00b      	b.n	8014cc4 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8014cac:	4a0d      	ldr	r2, [pc, #52]	@ (8014ce4 <tcp_listen_closed+0x70>)
 8014cae:	68fb      	ldr	r3, [r7, #12]
 8014cb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014cb4:	681b      	ldr	r3, [r3, #0]
 8014cb6:	6879      	ldr	r1, [r7, #4]
 8014cb8:	4618      	mov	r0, r3
 8014cba:	f7ff ffb1 	bl	8014c20 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8014cbe:	68fb      	ldr	r3, [r7, #12]
 8014cc0:	3301      	adds	r3, #1
 8014cc2:	60fb      	str	r3, [r7, #12]
 8014cc4:	68fb      	ldr	r3, [r7, #12]
 8014cc6:	2b03      	cmp	r3, #3
 8014cc8:	d9f0      	bls.n	8014cac <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8014cca:	bf00      	nop
 8014ccc:	bf00      	nop
 8014cce:	3710      	adds	r7, #16
 8014cd0:	46bd      	mov	sp, r7
 8014cd2:	bd80      	pop	{r7, pc}
 8014cd4:	0801ff80 	.word	0x0801ff80
 8014cd8:	08020030 	.word	0x08020030
 8014cdc:	0801ffc4 	.word	0x0801ffc4
 8014ce0:	0802003c 	.word	0x0802003c
 8014ce4:	080225a8 	.word	0x080225a8

08014ce8 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8014ce8:	b5b0      	push	{r4, r5, r7, lr}
 8014cea:	b088      	sub	sp, #32
 8014cec:	af04      	add	r7, sp, #16
 8014cee:	6078      	str	r0, [r7, #4]
 8014cf0:	460b      	mov	r3, r1
 8014cf2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8014cf4:	687b      	ldr	r3, [r7, #4]
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	d106      	bne.n	8014d08 <tcp_close_shutdown+0x20>
 8014cfa:	4b63      	ldr	r3, [pc, #396]	@ (8014e88 <tcp_close_shutdown+0x1a0>)
 8014cfc:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8014d00:	4962      	ldr	r1, [pc, #392]	@ (8014e8c <tcp_close_shutdown+0x1a4>)
 8014d02:	4863      	ldr	r0, [pc, #396]	@ (8014e90 <tcp_close_shutdown+0x1a8>)
 8014d04:	f009 fa94 	bl	801e230 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8014d08:	78fb      	ldrb	r3, [r7, #3]
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	d066      	beq.n	8014ddc <tcp_close_shutdown+0xf4>
 8014d0e:	687b      	ldr	r3, [r7, #4]
 8014d10:	7d1b      	ldrb	r3, [r3, #20]
 8014d12:	2b04      	cmp	r3, #4
 8014d14:	d003      	beq.n	8014d1e <tcp_close_shutdown+0x36>
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	7d1b      	ldrb	r3, [r3, #20]
 8014d1a:	2b07      	cmp	r3, #7
 8014d1c:	d15e      	bne.n	8014ddc <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8014d22:	2b00      	cmp	r3, #0
 8014d24:	d104      	bne.n	8014d30 <tcp_close_shutdown+0x48>
 8014d26:	687b      	ldr	r3, [r7, #4]
 8014d28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014d2a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8014d2e:	d055      	beq.n	8014ddc <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	8b5b      	ldrh	r3, [r3, #26]
 8014d34:	f003 0310 	and.w	r3, r3, #16
 8014d38:	2b00      	cmp	r3, #0
 8014d3a:	d106      	bne.n	8014d4a <tcp_close_shutdown+0x62>
 8014d3c:	4b52      	ldr	r3, [pc, #328]	@ (8014e88 <tcp_close_shutdown+0x1a0>)
 8014d3e:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8014d42:	4954      	ldr	r1, [pc, #336]	@ (8014e94 <tcp_close_shutdown+0x1ac>)
 8014d44:	4852      	ldr	r0, [pc, #328]	@ (8014e90 <tcp_close_shutdown+0x1a8>)
 8014d46:	f009 fa73 	bl	801e230 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8014d4e:	687b      	ldr	r3, [r7, #4]
 8014d50:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8014d52:	687d      	ldr	r5, [r7, #4]
 8014d54:	687b      	ldr	r3, [r7, #4]
 8014d56:	3304      	adds	r3, #4
 8014d58:	687a      	ldr	r2, [r7, #4]
 8014d5a:	8ad2      	ldrh	r2, [r2, #22]
 8014d5c:	6879      	ldr	r1, [r7, #4]
 8014d5e:	8b09      	ldrh	r1, [r1, #24]
 8014d60:	9102      	str	r1, [sp, #8]
 8014d62:	9201      	str	r2, [sp, #4]
 8014d64:	9300      	str	r3, [sp, #0]
 8014d66:	462b      	mov	r3, r5
 8014d68:	4622      	mov	r2, r4
 8014d6a:	4601      	mov	r1, r0
 8014d6c:	6878      	ldr	r0, [r7, #4]
 8014d6e:	f004 fe8d 	bl	8019a8c <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8014d72:	6878      	ldr	r0, [r7, #4]
 8014d74:	f001 f8c8 	bl	8015f08 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8014d78:	4b47      	ldr	r3, [pc, #284]	@ (8014e98 <tcp_close_shutdown+0x1b0>)
 8014d7a:	681b      	ldr	r3, [r3, #0]
 8014d7c:	687a      	ldr	r2, [r7, #4]
 8014d7e:	429a      	cmp	r2, r3
 8014d80:	d105      	bne.n	8014d8e <tcp_close_shutdown+0xa6>
 8014d82:	4b45      	ldr	r3, [pc, #276]	@ (8014e98 <tcp_close_shutdown+0x1b0>)
 8014d84:	681b      	ldr	r3, [r3, #0]
 8014d86:	68db      	ldr	r3, [r3, #12]
 8014d88:	4a43      	ldr	r2, [pc, #268]	@ (8014e98 <tcp_close_shutdown+0x1b0>)
 8014d8a:	6013      	str	r3, [r2, #0]
 8014d8c:	e013      	b.n	8014db6 <tcp_close_shutdown+0xce>
 8014d8e:	4b42      	ldr	r3, [pc, #264]	@ (8014e98 <tcp_close_shutdown+0x1b0>)
 8014d90:	681b      	ldr	r3, [r3, #0]
 8014d92:	60fb      	str	r3, [r7, #12]
 8014d94:	e00c      	b.n	8014db0 <tcp_close_shutdown+0xc8>
 8014d96:	68fb      	ldr	r3, [r7, #12]
 8014d98:	68db      	ldr	r3, [r3, #12]
 8014d9a:	687a      	ldr	r2, [r7, #4]
 8014d9c:	429a      	cmp	r2, r3
 8014d9e:	d104      	bne.n	8014daa <tcp_close_shutdown+0xc2>
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	68da      	ldr	r2, [r3, #12]
 8014da4:	68fb      	ldr	r3, [r7, #12]
 8014da6:	60da      	str	r2, [r3, #12]
 8014da8:	e005      	b.n	8014db6 <tcp_close_shutdown+0xce>
 8014daa:	68fb      	ldr	r3, [r7, #12]
 8014dac:	68db      	ldr	r3, [r3, #12]
 8014dae:	60fb      	str	r3, [r7, #12]
 8014db0:	68fb      	ldr	r3, [r7, #12]
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	d1ef      	bne.n	8014d96 <tcp_close_shutdown+0xae>
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	2200      	movs	r2, #0
 8014dba:	60da      	str	r2, [r3, #12]
 8014dbc:	4b37      	ldr	r3, [pc, #220]	@ (8014e9c <tcp_close_shutdown+0x1b4>)
 8014dbe:	2201      	movs	r2, #1
 8014dc0:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8014dc2:	4b37      	ldr	r3, [pc, #220]	@ (8014ea0 <tcp_close_shutdown+0x1b8>)
 8014dc4:	681b      	ldr	r3, [r3, #0]
 8014dc6:	687a      	ldr	r2, [r7, #4]
 8014dc8:	429a      	cmp	r2, r3
 8014dca:	d102      	bne.n	8014dd2 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8014dcc:	f003 fd5c 	bl	8018888 <tcp_trigger_input_pcb_close>
 8014dd0:	e002      	b.n	8014dd8 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8014dd2:	6878      	ldr	r0, [r7, #4]
 8014dd4:	f7ff fed6 	bl	8014b84 <tcp_free>
      }
      return ERR_OK;
 8014dd8:	2300      	movs	r3, #0
 8014dda:	e050      	b.n	8014e7e <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8014ddc:	687b      	ldr	r3, [r7, #4]
 8014dde:	7d1b      	ldrb	r3, [r3, #20]
 8014de0:	2b02      	cmp	r3, #2
 8014de2:	d03b      	beq.n	8014e5c <tcp_close_shutdown+0x174>
 8014de4:	2b02      	cmp	r3, #2
 8014de6:	dc44      	bgt.n	8014e72 <tcp_close_shutdown+0x18a>
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	d002      	beq.n	8014df2 <tcp_close_shutdown+0x10a>
 8014dec:	2b01      	cmp	r3, #1
 8014dee:	d02a      	beq.n	8014e46 <tcp_close_shutdown+0x15e>
 8014df0:	e03f      	b.n	8014e72 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	8adb      	ldrh	r3, [r3, #22]
 8014df6:	2b00      	cmp	r3, #0
 8014df8:	d021      	beq.n	8014e3e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8014dfa:	4b2a      	ldr	r3, [pc, #168]	@ (8014ea4 <tcp_close_shutdown+0x1bc>)
 8014dfc:	681b      	ldr	r3, [r3, #0]
 8014dfe:	687a      	ldr	r2, [r7, #4]
 8014e00:	429a      	cmp	r2, r3
 8014e02:	d105      	bne.n	8014e10 <tcp_close_shutdown+0x128>
 8014e04:	4b27      	ldr	r3, [pc, #156]	@ (8014ea4 <tcp_close_shutdown+0x1bc>)
 8014e06:	681b      	ldr	r3, [r3, #0]
 8014e08:	68db      	ldr	r3, [r3, #12]
 8014e0a:	4a26      	ldr	r2, [pc, #152]	@ (8014ea4 <tcp_close_shutdown+0x1bc>)
 8014e0c:	6013      	str	r3, [r2, #0]
 8014e0e:	e013      	b.n	8014e38 <tcp_close_shutdown+0x150>
 8014e10:	4b24      	ldr	r3, [pc, #144]	@ (8014ea4 <tcp_close_shutdown+0x1bc>)
 8014e12:	681b      	ldr	r3, [r3, #0]
 8014e14:	60bb      	str	r3, [r7, #8]
 8014e16:	e00c      	b.n	8014e32 <tcp_close_shutdown+0x14a>
 8014e18:	68bb      	ldr	r3, [r7, #8]
 8014e1a:	68db      	ldr	r3, [r3, #12]
 8014e1c:	687a      	ldr	r2, [r7, #4]
 8014e1e:	429a      	cmp	r2, r3
 8014e20:	d104      	bne.n	8014e2c <tcp_close_shutdown+0x144>
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	68da      	ldr	r2, [r3, #12]
 8014e26:	68bb      	ldr	r3, [r7, #8]
 8014e28:	60da      	str	r2, [r3, #12]
 8014e2a:	e005      	b.n	8014e38 <tcp_close_shutdown+0x150>
 8014e2c:	68bb      	ldr	r3, [r7, #8]
 8014e2e:	68db      	ldr	r3, [r3, #12]
 8014e30:	60bb      	str	r3, [r7, #8]
 8014e32:	68bb      	ldr	r3, [r7, #8]
 8014e34:	2b00      	cmp	r3, #0
 8014e36:	d1ef      	bne.n	8014e18 <tcp_close_shutdown+0x130>
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	2200      	movs	r2, #0
 8014e3c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8014e3e:	6878      	ldr	r0, [r7, #4]
 8014e40:	f7ff fea0 	bl	8014b84 <tcp_free>
      break;
 8014e44:	e01a      	b.n	8014e7c <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8014e46:	6878      	ldr	r0, [r7, #4]
 8014e48:	f7ff ff14 	bl	8014c74 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8014e4c:	6879      	ldr	r1, [r7, #4]
 8014e4e:	4816      	ldr	r0, [pc, #88]	@ (8014ea8 <tcp_close_shutdown+0x1c0>)
 8014e50:	f001 f8aa 	bl	8015fa8 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8014e54:	6878      	ldr	r0, [r7, #4]
 8014e56:	f7ff feb1 	bl	8014bbc <tcp_free_listen>
      break;
 8014e5a:	e00f      	b.n	8014e7c <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8014e5c:	6879      	ldr	r1, [r7, #4]
 8014e5e:	480e      	ldr	r0, [pc, #56]	@ (8014e98 <tcp_close_shutdown+0x1b0>)
 8014e60:	f001 f8a2 	bl	8015fa8 <tcp_pcb_remove>
 8014e64:	4b0d      	ldr	r3, [pc, #52]	@ (8014e9c <tcp_close_shutdown+0x1b4>)
 8014e66:	2201      	movs	r2, #1
 8014e68:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8014e6a:	6878      	ldr	r0, [r7, #4]
 8014e6c:	f7ff fe8a 	bl	8014b84 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8014e70:	e004      	b.n	8014e7c <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8014e72:	6878      	ldr	r0, [r7, #4]
 8014e74:	f000 f81a 	bl	8014eac <tcp_close_shutdown_fin>
 8014e78:	4603      	mov	r3, r0
 8014e7a:	e000      	b.n	8014e7e <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8014e7c:	2300      	movs	r3, #0
}
 8014e7e:	4618      	mov	r0, r3
 8014e80:	3710      	adds	r7, #16
 8014e82:	46bd      	mov	sp, r7
 8014e84:	bdb0      	pop	{r4, r5, r7, pc}
 8014e86:	bf00      	nop
 8014e88:	0801ff80 	.word	0x0801ff80
 8014e8c:	08020054 	.word	0x08020054
 8014e90:	0801ffc4 	.word	0x0801ffc4
 8014e94:	08020074 	.word	0x08020074
 8014e98:	200276fc 	.word	0x200276fc
 8014e9c:	20027704 	.word	0x20027704
 8014ea0:	2002773c 	.word	0x2002773c
 8014ea4:	200276f4 	.word	0x200276f4
 8014ea8:	200276f8 	.word	0x200276f8

08014eac <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8014eac:	b580      	push	{r7, lr}
 8014eae:	b084      	sub	sp, #16
 8014eb0:	af00      	add	r7, sp, #0
 8014eb2:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	2b00      	cmp	r3, #0
 8014eb8:	d106      	bne.n	8014ec8 <tcp_close_shutdown_fin+0x1c>
 8014eba:	4b2e      	ldr	r3, [pc, #184]	@ (8014f74 <tcp_close_shutdown_fin+0xc8>)
 8014ebc:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8014ec0:	492d      	ldr	r1, [pc, #180]	@ (8014f78 <tcp_close_shutdown_fin+0xcc>)
 8014ec2:	482e      	ldr	r0, [pc, #184]	@ (8014f7c <tcp_close_shutdown_fin+0xd0>)
 8014ec4:	f009 f9b4 	bl	801e230 <iprintf>

  switch (pcb->state) {
 8014ec8:	687b      	ldr	r3, [r7, #4]
 8014eca:	7d1b      	ldrb	r3, [r3, #20]
 8014ecc:	2b07      	cmp	r3, #7
 8014ece:	d020      	beq.n	8014f12 <tcp_close_shutdown_fin+0x66>
 8014ed0:	2b07      	cmp	r3, #7
 8014ed2:	dc2b      	bgt.n	8014f2c <tcp_close_shutdown_fin+0x80>
 8014ed4:	2b03      	cmp	r3, #3
 8014ed6:	d002      	beq.n	8014ede <tcp_close_shutdown_fin+0x32>
 8014ed8:	2b04      	cmp	r3, #4
 8014eda:	d00d      	beq.n	8014ef8 <tcp_close_shutdown_fin+0x4c>
 8014edc:	e026      	b.n	8014f2c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8014ede:	6878      	ldr	r0, [r7, #4]
 8014ee0:	f003 fee2 	bl	8018ca8 <tcp_send_fin>
 8014ee4:	4603      	mov	r3, r0
 8014ee6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8014ee8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d11f      	bne.n	8014f30 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	2205      	movs	r2, #5
 8014ef4:	751a      	strb	r2, [r3, #20]
      }
      break;
 8014ef6:	e01b      	b.n	8014f30 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8014ef8:	6878      	ldr	r0, [r7, #4]
 8014efa:	f003 fed5 	bl	8018ca8 <tcp_send_fin>
 8014efe:	4603      	mov	r3, r0
 8014f00:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8014f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	d114      	bne.n	8014f34 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	2205      	movs	r2, #5
 8014f0e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8014f10:	e010      	b.n	8014f34 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8014f12:	6878      	ldr	r0, [r7, #4]
 8014f14:	f003 fec8 	bl	8018ca8 <tcp_send_fin>
 8014f18:	4603      	mov	r3, r0
 8014f1a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8014f1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014f20:	2b00      	cmp	r3, #0
 8014f22:	d109      	bne.n	8014f38 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8014f24:	687b      	ldr	r3, [r7, #4]
 8014f26:	2209      	movs	r2, #9
 8014f28:	751a      	strb	r2, [r3, #20]
      }
      break;
 8014f2a:	e005      	b.n	8014f38 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8014f2c:	2300      	movs	r3, #0
 8014f2e:	e01c      	b.n	8014f6a <tcp_close_shutdown_fin+0xbe>
      break;
 8014f30:	bf00      	nop
 8014f32:	e002      	b.n	8014f3a <tcp_close_shutdown_fin+0x8e>
      break;
 8014f34:	bf00      	nop
 8014f36:	e000      	b.n	8014f3a <tcp_close_shutdown_fin+0x8e>
      break;
 8014f38:	bf00      	nop
  }

  if (err == ERR_OK) {
 8014f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014f3e:	2b00      	cmp	r3, #0
 8014f40:	d103      	bne.n	8014f4a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8014f42:	6878      	ldr	r0, [r7, #4]
 8014f44:	f003 ffee 	bl	8018f24 <tcp_output>
 8014f48:	e00d      	b.n	8014f66 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8014f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f52:	d108      	bne.n	8014f66 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	8b5b      	ldrh	r3, [r3, #26]
 8014f58:	f043 0308 	orr.w	r3, r3, #8
 8014f5c:	b29a      	uxth	r2, r3
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8014f62:	2300      	movs	r3, #0
 8014f64:	e001      	b.n	8014f6a <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8014f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014f6a:	4618      	mov	r0, r3
 8014f6c:	3710      	adds	r7, #16
 8014f6e:	46bd      	mov	sp, r7
 8014f70:	bd80      	pop	{r7, pc}
 8014f72:	bf00      	nop
 8014f74:	0801ff80 	.word	0x0801ff80
 8014f78:	08020030 	.word	0x08020030
 8014f7c:	0801ffc4 	.word	0x0801ffc4

08014f80 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8014f80:	b580      	push	{r7, lr}
 8014f82:	b082      	sub	sp, #8
 8014f84:	af00      	add	r7, sp, #0
 8014f86:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8014f88:	687b      	ldr	r3, [r7, #4]
 8014f8a:	2b00      	cmp	r3, #0
 8014f8c:	d109      	bne.n	8014fa2 <tcp_close+0x22>
 8014f8e:	4b0f      	ldr	r3, [pc, #60]	@ (8014fcc <tcp_close+0x4c>)
 8014f90:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8014f94:	490e      	ldr	r1, [pc, #56]	@ (8014fd0 <tcp_close+0x50>)
 8014f96:	480f      	ldr	r0, [pc, #60]	@ (8014fd4 <tcp_close+0x54>)
 8014f98:	f009 f94a 	bl	801e230 <iprintf>
 8014f9c:	f06f 030f 	mvn.w	r3, #15
 8014fa0:	e00f      	b.n	8014fc2 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	7d1b      	ldrb	r3, [r3, #20]
 8014fa6:	2b01      	cmp	r3, #1
 8014fa8:	d006      	beq.n	8014fb8 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	8b5b      	ldrh	r3, [r3, #26]
 8014fae:	f043 0310 	orr.w	r3, r3, #16
 8014fb2:	b29a      	uxth	r2, r3
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8014fb8:	2101      	movs	r1, #1
 8014fba:	6878      	ldr	r0, [r7, #4]
 8014fbc:	f7ff fe94 	bl	8014ce8 <tcp_close_shutdown>
 8014fc0:	4603      	mov	r3, r0
}
 8014fc2:	4618      	mov	r0, r3
 8014fc4:	3708      	adds	r7, #8
 8014fc6:	46bd      	mov	sp, r7
 8014fc8:	bd80      	pop	{r7, pc}
 8014fca:	bf00      	nop
 8014fcc:	0801ff80 	.word	0x0801ff80
 8014fd0:	08020090 	.word	0x08020090
 8014fd4:	0801ffc4 	.word	0x0801ffc4

08014fd8 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8014fd8:	b580      	push	{r7, lr}
 8014fda:	b08e      	sub	sp, #56	@ 0x38
 8014fdc:	af04      	add	r7, sp, #16
 8014fde:	6078      	str	r0, [r7, #4]
 8014fe0:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8014fe2:	687b      	ldr	r3, [r7, #4]
 8014fe4:	2b00      	cmp	r3, #0
 8014fe6:	d107      	bne.n	8014ff8 <tcp_abandon+0x20>
 8014fe8:	4b52      	ldr	r3, [pc, #328]	@ (8015134 <tcp_abandon+0x15c>)
 8014fea:	f240 223d 	movw	r2, #573	@ 0x23d
 8014fee:	4952      	ldr	r1, [pc, #328]	@ (8015138 <tcp_abandon+0x160>)
 8014ff0:	4852      	ldr	r0, [pc, #328]	@ (801513c <tcp_abandon+0x164>)
 8014ff2:	f009 f91d 	bl	801e230 <iprintf>
 8014ff6:	e099      	b.n	801512c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8014ff8:	687b      	ldr	r3, [r7, #4]
 8014ffa:	7d1b      	ldrb	r3, [r3, #20]
 8014ffc:	2b01      	cmp	r3, #1
 8014ffe:	d106      	bne.n	801500e <tcp_abandon+0x36>
 8015000:	4b4c      	ldr	r3, [pc, #304]	@ (8015134 <tcp_abandon+0x15c>)
 8015002:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8015006:	494e      	ldr	r1, [pc, #312]	@ (8015140 <tcp_abandon+0x168>)
 8015008:	484c      	ldr	r0, [pc, #304]	@ (801513c <tcp_abandon+0x164>)
 801500a:	f009 f911 	bl	801e230 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 801500e:	687b      	ldr	r3, [r7, #4]
 8015010:	7d1b      	ldrb	r3, [r3, #20]
 8015012:	2b0a      	cmp	r3, #10
 8015014:	d107      	bne.n	8015026 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8015016:	6879      	ldr	r1, [r7, #4]
 8015018:	484a      	ldr	r0, [pc, #296]	@ (8015144 <tcp_abandon+0x16c>)
 801501a:	f000 ffc5 	bl	8015fa8 <tcp_pcb_remove>
    tcp_free(pcb);
 801501e:	6878      	ldr	r0, [r7, #4]
 8015020:	f7ff fdb0 	bl	8014b84 <tcp_free>
 8015024:	e082      	b.n	801512c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8015026:	2300      	movs	r3, #0
 8015028:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 801502a:	2300      	movs	r3, #0
 801502c:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015032:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015038:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015040:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8015042:	687b      	ldr	r3, [r7, #4]
 8015044:	691b      	ldr	r3, [r3, #16]
 8015046:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	7d1b      	ldrb	r3, [r3, #20]
 801504c:	2b00      	cmp	r3, #0
 801504e:	d126      	bne.n	801509e <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	8adb      	ldrh	r3, [r3, #22]
 8015054:	2b00      	cmp	r3, #0
 8015056:	d02e      	beq.n	80150b6 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8015058:	4b3b      	ldr	r3, [pc, #236]	@ (8015148 <tcp_abandon+0x170>)
 801505a:	681b      	ldr	r3, [r3, #0]
 801505c:	687a      	ldr	r2, [r7, #4]
 801505e:	429a      	cmp	r2, r3
 8015060:	d105      	bne.n	801506e <tcp_abandon+0x96>
 8015062:	4b39      	ldr	r3, [pc, #228]	@ (8015148 <tcp_abandon+0x170>)
 8015064:	681b      	ldr	r3, [r3, #0]
 8015066:	68db      	ldr	r3, [r3, #12]
 8015068:	4a37      	ldr	r2, [pc, #220]	@ (8015148 <tcp_abandon+0x170>)
 801506a:	6013      	str	r3, [r2, #0]
 801506c:	e013      	b.n	8015096 <tcp_abandon+0xbe>
 801506e:	4b36      	ldr	r3, [pc, #216]	@ (8015148 <tcp_abandon+0x170>)
 8015070:	681b      	ldr	r3, [r3, #0]
 8015072:	61fb      	str	r3, [r7, #28]
 8015074:	e00c      	b.n	8015090 <tcp_abandon+0xb8>
 8015076:	69fb      	ldr	r3, [r7, #28]
 8015078:	68db      	ldr	r3, [r3, #12]
 801507a:	687a      	ldr	r2, [r7, #4]
 801507c:	429a      	cmp	r2, r3
 801507e:	d104      	bne.n	801508a <tcp_abandon+0xb2>
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	68da      	ldr	r2, [r3, #12]
 8015084:	69fb      	ldr	r3, [r7, #28]
 8015086:	60da      	str	r2, [r3, #12]
 8015088:	e005      	b.n	8015096 <tcp_abandon+0xbe>
 801508a:	69fb      	ldr	r3, [r7, #28]
 801508c:	68db      	ldr	r3, [r3, #12]
 801508e:	61fb      	str	r3, [r7, #28]
 8015090:	69fb      	ldr	r3, [r7, #28]
 8015092:	2b00      	cmp	r3, #0
 8015094:	d1ef      	bne.n	8015076 <tcp_abandon+0x9e>
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	2200      	movs	r2, #0
 801509a:	60da      	str	r2, [r3, #12]
 801509c:	e00b      	b.n	80150b6 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 801509e:	683b      	ldr	r3, [r7, #0]
 80150a0:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	8adb      	ldrh	r3, [r3, #22]
 80150a6:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80150a8:	6879      	ldr	r1, [r7, #4]
 80150aa:	4828      	ldr	r0, [pc, #160]	@ (801514c <tcp_abandon+0x174>)
 80150ac:	f000 ff7c 	bl	8015fa8 <tcp_pcb_remove>
 80150b0:	4b27      	ldr	r3, [pc, #156]	@ (8015150 <tcp_abandon+0x178>)
 80150b2:	2201      	movs	r2, #1
 80150b4:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80150ba:	2b00      	cmp	r3, #0
 80150bc:	d004      	beq.n	80150c8 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80150c2:	4618      	mov	r0, r3
 80150c4:	f000 fd1e 	bl	8015b04 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80150c8:	687b      	ldr	r3, [r7, #4]
 80150ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	d004      	beq.n	80150da <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80150d0:	687b      	ldr	r3, [r7, #4]
 80150d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80150d4:	4618      	mov	r0, r3
 80150d6:	f000 fd15 	bl	8015b04 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80150da:	687b      	ldr	r3, [r7, #4]
 80150dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d004      	beq.n	80150ec <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80150e6:	4618      	mov	r0, r3
 80150e8:	f000 fd0c 	bl	8015b04 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80150ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150ee:	2b00      	cmp	r3, #0
 80150f0:	d00e      	beq.n	8015110 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80150f2:	6879      	ldr	r1, [r7, #4]
 80150f4:	687b      	ldr	r3, [r7, #4]
 80150f6:	3304      	adds	r3, #4
 80150f8:	687a      	ldr	r2, [r7, #4]
 80150fa:	8b12      	ldrh	r2, [r2, #24]
 80150fc:	9202      	str	r2, [sp, #8]
 80150fe:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8015100:	9201      	str	r2, [sp, #4]
 8015102:	9300      	str	r3, [sp, #0]
 8015104:	460b      	mov	r3, r1
 8015106:	697a      	ldr	r2, [r7, #20]
 8015108:	69b9      	ldr	r1, [r7, #24]
 801510a:	6878      	ldr	r0, [r7, #4]
 801510c:	f004 fcbe 	bl	8019a8c <tcp_rst>
    }
    last_state = pcb->state;
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	7d1b      	ldrb	r3, [r3, #20]
 8015114:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8015116:	6878      	ldr	r0, [r7, #4]
 8015118:	f7ff fd34 	bl	8014b84 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801511c:	693b      	ldr	r3, [r7, #16]
 801511e:	2b00      	cmp	r3, #0
 8015120:	d004      	beq.n	801512c <tcp_abandon+0x154>
 8015122:	693b      	ldr	r3, [r7, #16]
 8015124:	f06f 010c 	mvn.w	r1, #12
 8015128:	68f8      	ldr	r0, [r7, #12]
 801512a:	4798      	blx	r3
  }
}
 801512c:	3728      	adds	r7, #40	@ 0x28
 801512e:	46bd      	mov	sp, r7
 8015130:	bd80      	pop	{r7, pc}
 8015132:	bf00      	nop
 8015134:	0801ff80 	.word	0x0801ff80
 8015138:	080200c4 	.word	0x080200c4
 801513c:	0801ffc4 	.word	0x0801ffc4
 8015140:	080200e0 	.word	0x080200e0
 8015144:	20027700 	.word	0x20027700
 8015148:	200276f4 	.word	0x200276f4
 801514c:	200276fc 	.word	0x200276fc
 8015150:	20027704 	.word	0x20027704

08015154 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8015154:	b580      	push	{r7, lr}
 8015156:	b082      	sub	sp, #8
 8015158:	af00      	add	r7, sp, #0
 801515a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 801515c:	2101      	movs	r1, #1
 801515e:	6878      	ldr	r0, [r7, #4]
 8015160:	f7ff ff3a 	bl	8014fd8 <tcp_abandon>
}
 8015164:	bf00      	nop
 8015166:	3708      	adds	r7, #8
 8015168:	46bd      	mov	sp, r7
 801516a:	bd80      	pop	{r7, pc}

0801516c <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 801516c:	b580      	push	{r7, lr}
 801516e:	b084      	sub	sp, #16
 8015170:	af00      	add	r7, sp, #0
 8015172:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	2b00      	cmp	r3, #0
 8015178:	d106      	bne.n	8015188 <tcp_update_rcv_ann_wnd+0x1c>
 801517a:	4b25      	ldr	r3, [pc, #148]	@ (8015210 <tcp_update_rcv_ann_wnd+0xa4>)
 801517c:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8015180:	4924      	ldr	r1, [pc, #144]	@ (8015214 <tcp_update_rcv_ann_wnd+0xa8>)
 8015182:	4825      	ldr	r0, [pc, #148]	@ (8015218 <tcp_update_rcv_ann_wnd+0xac>)
 8015184:	f009 f854 	bl	801e230 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801518c:	687a      	ldr	r2, [r7, #4]
 801518e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8015190:	4413      	add	r3, r2
 8015192:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8015194:	687b      	ldr	r3, [r7, #4]
 8015196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015198:	687a      	ldr	r2, [r7, #4]
 801519a:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 801519c:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 80151a0:	bf28      	it	cs
 80151a2:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 80151a6:	b292      	uxth	r2, r2
 80151a8:	4413      	add	r3, r2
 80151aa:	68fa      	ldr	r2, [r7, #12]
 80151ac:	1ad3      	subs	r3, r2, r3
 80151ae:	2b00      	cmp	r3, #0
 80151b0:	db08      	blt.n	80151c4 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80151b2:	687b      	ldr	r3, [r7, #4]
 80151b4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80151be:	68fa      	ldr	r2, [r7, #12]
 80151c0:	1ad3      	subs	r3, r2, r3
 80151c2:	e020      	b.n	8015206 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80151c8:	687b      	ldr	r3, [r7, #4]
 80151ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80151cc:	1ad3      	subs	r3, r2, r3
 80151ce:	2b00      	cmp	r3, #0
 80151d0:	dd03      	ble.n	80151da <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	2200      	movs	r2, #0
 80151d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80151d8:	e014      	b.n	8015204 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80151da:	687b      	ldr	r3, [r7, #4]
 80151dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80151e2:	1ad3      	subs	r3, r2, r3
 80151e4:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80151e6:	68bb      	ldr	r3, [r7, #8]
 80151e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80151ec:	d306      	bcc.n	80151fc <tcp_update_rcv_ann_wnd+0x90>
 80151ee:	4b08      	ldr	r3, [pc, #32]	@ (8015210 <tcp_update_rcv_ann_wnd+0xa4>)
 80151f0:	f240 32b6 	movw	r2, #950	@ 0x3b6
 80151f4:	4909      	ldr	r1, [pc, #36]	@ (801521c <tcp_update_rcv_ann_wnd+0xb0>)
 80151f6:	4808      	ldr	r0, [pc, #32]	@ (8015218 <tcp_update_rcv_ann_wnd+0xac>)
 80151f8:	f009 f81a 	bl	801e230 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 80151fc:	68bb      	ldr	r3, [r7, #8]
 80151fe:	b29a      	uxth	r2, r3
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8015204:	2300      	movs	r3, #0
  }
}
 8015206:	4618      	mov	r0, r3
 8015208:	3710      	adds	r7, #16
 801520a:	46bd      	mov	sp, r7
 801520c:	bd80      	pop	{r7, pc}
 801520e:	bf00      	nop
 8015210:	0801ff80 	.word	0x0801ff80
 8015214:	080201dc 	.word	0x080201dc
 8015218:	0801ffc4 	.word	0x0801ffc4
 801521c:	08020200 	.word	0x08020200

08015220 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8015220:	b580      	push	{r7, lr}
 8015222:	b084      	sub	sp, #16
 8015224:	af00      	add	r7, sp, #0
 8015226:	6078      	str	r0, [r7, #4]
 8015228:	460b      	mov	r3, r1
 801522a:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	2b00      	cmp	r3, #0
 8015230:	d107      	bne.n	8015242 <tcp_recved+0x22>
 8015232:	4b1f      	ldr	r3, [pc, #124]	@ (80152b0 <tcp_recved+0x90>)
 8015234:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8015238:	491e      	ldr	r1, [pc, #120]	@ (80152b4 <tcp_recved+0x94>)
 801523a:	481f      	ldr	r0, [pc, #124]	@ (80152b8 <tcp_recved+0x98>)
 801523c:	f008 fff8 	bl	801e230 <iprintf>
 8015240:	e032      	b.n	80152a8 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	7d1b      	ldrb	r3, [r3, #20]
 8015246:	2b01      	cmp	r3, #1
 8015248:	d106      	bne.n	8015258 <tcp_recved+0x38>
 801524a:	4b19      	ldr	r3, [pc, #100]	@ (80152b0 <tcp_recved+0x90>)
 801524c:	f240 32d2 	movw	r2, #978	@ 0x3d2
 8015250:	491a      	ldr	r1, [pc, #104]	@ (80152bc <tcp_recved+0x9c>)
 8015252:	4819      	ldr	r0, [pc, #100]	@ (80152b8 <tcp_recved+0x98>)
 8015254:	f008 ffec 	bl	801e230 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8015258:	687b      	ldr	r3, [r7, #4]
 801525a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801525c:	887b      	ldrh	r3, [r7, #2]
 801525e:	4413      	add	r3, r2
 8015260:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8015262:	89fb      	ldrh	r3, [r7, #14]
 8015264:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8015268:	d804      	bhi.n	8015274 <tcp_recved+0x54>
 801526a:	687b      	ldr	r3, [r7, #4]
 801526c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801526e:	89fa      	ldrh	r2, [r7, #14]
 8015270:	429a      	cmp	r2, r3
 8015272:	d204      	bcs.n	801527e <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8015274:	687b      	ldr	r3, [r7, #4]
 8015276:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 801527a:	851a      	strh	r2, [r3, #40]	@ 0x28
 801527c:	e002      	b.n	8015284 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 801527e:	687b      	ldr	r3, [r7, #4]
 8015280:	89fa      	ldrh	r2, [r7, #14]
 8015282:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8015284:	6878      	ldr	r0, [r7, #4]
 8015286:	f7ff ff71 	bl	801516c <tcp_update_rcv_ann_wnd>
 801528a:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801528c:	68bb      	ldr	r3, [r7, #8]
 801528e:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8015292:	d309      	bcc.n	80152a8 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8015294:	687b      	ldr	r3, [r7, #4]
 8015296:	8b5b      	ldrh	r3, [r3, #26]
 8015298:	f043 0302 	orr.w	r3, r3, #2
 801529c:	b29a      	uxth	r2, r3
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80152a2:	6878      	ldr	r0, [r7, #4]
 80152a4:	f003 fe3e 	bl	8018f24 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80152a8:	3710      	adds	r7, #16
 80152aa:	46bd      	mov	sp, r7
 80152ac:	bd80      	pop	{r7, pc}
 80152ae:	bf00      	nop
 80152b0:	0801ff80 	.word	0x0801ff80
 80152b4:	0802021c 	.word	0x0802021c
 80152b8:	0801ffc4 	.word	0x0801ffc4
 80152bc:	08020234 	.word	0x08020234

080152c0 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80152c0:	b5b0      	push	{r4, r5, r7, lr}
 80152c2:	b090      	sub	sp, #64	@ 0x40
 80152c4:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80152c6:	2300      	movs	r3, #0
 80152c8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 80152cc:	4b95      	ldr	r3, [pc, #596]	@ (8015524 <tcp_slowtmr+0x264>)
 80152ce:	681b      	ldr	r3, [r3, #0]
 80152d0:	3301      	adds	r3, #1
 80152d2:	4a94      	ldr	r2, [pc, #592]	@ (8015524 <tcp_slowtmr+0x264>)
 80152d4:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80152d6:	4b94      	ldr	r3, [pc, #592]	@ (8015528 <tcp_slowtmr+0x268>)
 80152d8:	781b      	ldrb	r3, [r3, #0]
 80152da:	3301      	adds	r3, #1
 80152dc:	b2da      	uxtb	r2, r3
 80152de:	4b92      	ldr	r3, [pc, #584]	@ (8015528 <tcp_slowtmr+0x268>)
 80152e0:	701a      	strb	r2, [r3, #0]
 80152e2:	e000      	b.n	80152e6 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 80152e4:	bf00      	nop
  prev = NULL;
 80152e6:	2300      	movs	r3, #0
 80152e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 80152ea:	4b90      	ldr	r3, [pc, #576]	@ (801552c <tcp_slowtmr+0x26c>)
 80152ec:	681b      	ldr	r3, [r3, #0]
 80152ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80152f0:	e29d      	b.n	801582e <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 80152f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152f4:	7d1b      	ldrb	r3, [r3, #20]
 80152f6:	2b00      	cmp	r3, #0
 80152f8:	d106      	bne.n	8015308 <tcp_slowtmr+0x48>
 80152fa:	4b8d      	ldr	r3, [pc, #564]	@ (8015530 <tcp_slowtmr+0x270>)
 80152fc:	f240 42be 	movw	r2, #1214	@ 0x4be
 8015300:	498c      	ldr	r1, [pc, #560]	@ (8015534 <tcp_slowtmr+0x274>)
 8015302:	488d      	ldr	r0, [pc, #564]	@ (8015538 <tcp_slowtmr+0x278>)
 8015304:	f008 ff94 	bl	801e230 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8015308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801530a:	7d1b      	ldrb	r3, [r3, #20]
 801530c:	2b01      	cmp	r3, #1
 801530e:	d106      	bne.n	801531e <tcp_slowtmr+0x5e>
 8015310:	4b87      	ldr	r3, [pc, #540]	@ (8015530 <tcp_slowtmr+0x270>)
 8015312:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 8015316:	4989      	ldr	r1, [pc, #548]	@ (801553c <tcp_slowtmr+0x27c>)
 8015318:	4887      	ldr	r0, [pc, #540]	@ (8015538 <tcp_slowtmr+0x278>)
 801531a:	f008 ff89 	bl	801e230 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801531e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015320:	7d1b      	ldrb	r3, [r3, #20]
 8015322:	2b0a      	cmp	r3, #10
 8015324:	d106      	bne.n	8015334 <tcp_slowtmr+0x74>
 8015326:	4b82      	ldr	r3, [pc, #520]	@ (8015530 <tcp_slowtmr+0x270>)
 8015328:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 801532c:	4984      	ldr	r1, [pc, #528]	@ (8015540 <tcp_slowtmr+0x280>)
 801532e:	4882      	ldr	r0, [pc, #520]	@ (8015538 <tcp_slowtmr+0x278>)
 8015330:	f008 ff7e 	bl	801e230 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8015334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015336:	7f9a      	ldrb	r2, [r3, #30]
 8015338:	4b7b      	ldr	r3, [pc, #492]	@ (8015528 <tcp_slowtmr+0x268>)
 801533a:	781b      	ldrb	r3, [r3, #0]
 801533c:	429a      	cmp	r2, r3
 801533e:	d105      	bne.n	801534c <tcp_slowtmr+0x8c>
      prev = pcb;
 8015340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015342:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8015344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015346:	68db      	ldr	r3, [r3, #12]
 8015348:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 801534a:	e270      	b.n	801582e <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 801534c:	4b76      	ldr	r3, [pc, #472]	@ (8015528 <tcp_slowtmr+0x268>)
 801534e:	781a      	ldrb	r2, [r3, #0]
 8015350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015352:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 8015354:	2300      	movs	r3, #0
 8015356:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 801535a:	2300      	movs	r3, #0
 801535c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8015360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015362:	7d1b      	ldrb	r3, [r3, #20]
 8015364:	2b02      	cmp	r3, #2
 8015366:	d10a      	bne.n	801537e <tcp_slowtmr+0xbe>
 8015368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801536a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801536e:	2b05      	cmp	r3, #5
 8015370:	d905      	bls.n	801537e <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8015372:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015376:	3301      	adds	r3, #1
 8015378:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801537c:	e11e      	b.n	80155bc <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801537e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015380:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8015384:	2b0b      	cmp	r3, #11
 8015386:	d905      	bls.n	8015394 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8015388:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801538c:	3301      	adds	r3, #1
 801538e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015392:	e113      	b.n	80155bc <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8015394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015396:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801539a:	2b00      	cmp	r3, #0
 801539c:	d075      	beq.n	801548a <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801539e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	d006      	beq.n	80153b4 <tcp_slowtmr+0xf4>
 80153a6:	4b62      	ldr	r3, [pc, #392]	@ (8015530 <tcp_slowtmr+0x270>)
 80153a8:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 80153ac:	4965      	ldr	r1, [pc, #404]	@ (8015544 <tcp_slowtmr+0x284>)
 80153ae:	4862      	ldr	r0, [pc, #392]	@ (8015538 <tcp_slowtmr+0x278>)
 80153b0:	f008 ff3e 	bl	801e230 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80153b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80153b8:	2b00      	cmp	r3, #0
 80153ba:	d106      	bne.n	80153ca <tcp_slowtmr+0x10a>
 80153bc:	4b5c      	ldr	r3, [pc, #368]	@ (8015530 <tcp_slowtmr+0x270>)
 80153be:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 80153c2:	4961      	ldr	r1, [pc, #388]	@ (8015548 <tcp_slowtmr+0x288>)
 80153c4:	485c      	ldr	r0, [pc, #368]	@ (8015538 <tcp_slowtmr+0x278>)
 80153c6:	f008 ff33 	bl	801e230 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80153ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153cc:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80153d0:	2b0b      	cmp	r3, #11
 80153d2:	d905      	bls.n	80153e0 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 80153d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80153d8:	3301      	adds	r3, #1
 80153da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80153de:	e0ed      	b.n	80155bc <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80153e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153e2:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80153e6:	3b01      	subs	r3, #1
 80153e8:	4a58      	ldr	r2, [pc, #352]	@ (801554c <tcp_slowtmr+0x28c>)
 80153ea:	5cd3      	ldrb	r3, [r2, r3]
 80153ec:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 80153ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80153f4:	7c7a      	ldrb	r2, [r7, #17]
 80153f6:	429a      	cmp	r2, r3
 80153f8:	d907      	bls.n	801540a <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 80153fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153fc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8015400:	3301      	adds	r3, #1
 8015402:	b2da      	uxtb	r2, r3
 8015404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015406:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 801540a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801540c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8015410:	7c7a      	ldrb	r2, [r7, #17]
 8015412:	429a      	cmp	r2, r3
 8015414:	f200 80d2 	bhi.w	80155bc <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8015418:	2301      	movs	r3, #1
 801541a:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 801541c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801541e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015422:	2b00      	cmp	r3, #0
 8015424:	d108      	bne.n	8015438 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8015426:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015428:	f004 fc24 	bl	8019c74 <tcp_zero_window_probe>
 801542c:	4603      	mov	r3, r0
 801542e:	2b00      	cmp	r3, #0
 8015430:	d014      	beq.n	801545c <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 8015432:	2300      	movs	r3, #0
 8015434:	623b      	str	r3, [r7, #32]
 8015436:	e011      	b.n	801545c <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8015438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801543a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801543e:	4619      	mov	r1, r3
 8015440:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015442:	f003 fae9 	bl	8018a18 <tcp_split_unsent_seg>
 8015446:	4603      	mov	r3, r0
 8015448:	2b00      	cmp	r3, #0
 801544a:	d107      	bne.n	801545c <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 801544c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801544e:	f003 fd69 	bl	8018f24 <tcp_output>
 8015452:	4603      	mov	r3, r0
 8015454:	2b00      	cmp	r3, #0
 8015456:	d101      	bne.n	801545c <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8015458:	2300      	movs	r3, #0
 801545a:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 801545c:	6a3b      	ldr	r3, [r7, #32]
 801545e:	2b00      	cmp	r3, #0
 8015460:	f000 80ac 	beq.w	80155bc <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 8015464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015466:	2200      	movs	r2, #0
 8015468:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801546c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801546e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8015472:	2b06      	cmp	r3, #6
 8015474:	f200 80a2 	bhi.w	80155bc <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8015478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801547a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801547e:	3301      	adds	r3, #1
 8015480:	b2da      	uxtb	r2, r3
 8015482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015484:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8015488:	e098      	b.n	80155bc <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801548a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801548c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8015490:	2b00      	cmp	r3, #0
 8015492:	db0f      	blt.n	80154b4 <tcp_slowtmr+0x1f4>
 8015494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015496:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801549a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 801549e:	4293      	cmp	r3, r2
 80154a0:	d008      	beq.n	80154b4 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 80154a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154a4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80154a8:	b29b      	uxth	r3, r3
 80154aa:	3301      	adds	r3, #1
 80154ac:	b29b      	uxth	r3, r3
 80154ae:	b21a      	sxth	r2, r3
 80154b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154b2:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 80154b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154b6:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 80154ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154bc:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80154c0:	429a      	cmp	r2, r3
 80154c2:	db7b      	blt.n	80155bc <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 80154c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80154c6:	f004 f821 	bl	801950c <tcp_rexmit_rto_prepare>
 80154ca:	4603      	mov	r3, r0
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d007      	beq.n	80154e0 <tcp_slowtmr+0x220>
 80154d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80154d4:	2b00      	cmp	r3, #0
 80154d6:	d171      	bne.n	80155bc <tcp_slowtmr+0x2fc>
 80154d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80154dc:	2b00      	cmp	r3, #0
 80154de:	d06d      	beq.n	80155bc <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 80154e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154e2:	7d1b      	ldrb	r3, [r3, #20]
 80154e4:	2b02      	cmp	r3, #2
 80154e6:	d03a      	beq.n	801555e <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 80154e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80154ee:	2b0c      	cmp	r3, #12
 80154f0:	bf28      	it	cs
 80154f2:	230c      	movcs	r3, #12
 80154f4:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 80154f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154f8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80154fc:	10db      	asrs	r3, r3, #3
 80154fe:	b21b      	sxth	r3, r3
 8015500:	461a      	mov	r2, r3
 8015502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015504:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8015508:	4413      	add	r3, r2
 801550a:	7efa      	ldrb	r2, [r7, #27]
 801550c:	4910      	ldr	r1, [pc, #64]	@ (8015550 <tcp_slowtmr+0x290>)
 801550e:	5c8a      	ldrb	r2, [r1, r2]
 8015510:	4093      	lsls	r3, r2
 8015512:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8015514:	697b      	ldr	r3, [r7, #20]
 8015516:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 801551a:	4293      	cmp	r3, r2
 801551c:	dc1a      	bgt.n	8015554 <tcp_slowtmr+0x294>
 801551e:	697b      	ldr	r3, [r7, #20]
 8015520:	b21a      	sxth	r2, r3
 8015522:	e019      	b.n	8015558 <tcp_slowtmr+0x298>
 8015524:	200276f0 	.word	0x200276f0
 8015528:	20027706 	.word	0x20027706
 801552c:	200276fc 	.word	0x200276fc
 8015530:	0801ff80 	.word	0x0801ff80
 8015534:	080202c4 	.word	0x080202c4
 8015538:	0801ffc4 	.word	0x0801ffc4
 801553c:	080202f0 	.word	0x080202f0
 8015540:	0802031c 	.word	0x0802031c
 8015544:	0802034c 	.word	0x0802034c
 8015548:	08020380 	.word	0x08020380
 801554c:	080225a0 	.word	0x080225a0
 8015550:	08022590 	.word	0x08022590
 8015554:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8015558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801555a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 801555e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015560:	2200      	movs	r2, #0
 8015562:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8015564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015566:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801556a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801556c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8015570:	4293      	cmp	r3, r2
 8015572:	bf28      	it	cs
 8015574:	4613      	movcs	r3, r2
 8015576:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8015578:	8a7b      	ldrh	r3, [r7, #18]
 801557a:	085b      	lsrs	r3, r3, #1
 801557c:	b29a      	uxth	r2, r3
 801557e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015580:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8015584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015586:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801558a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801558c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801558e:	005b      	lsls	r3, r3, #1
 8015590:	b29b      	uxth	r3, r3
 8015592:	429a      	cmp	r2, r3
 8015594:	d206      	bcs.n	80155a4 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8015596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015598:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801559a:	005b      	lsls	r3, r3, #1
 801559c:	b29a      	uxth	r2, r3
 801559e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155a0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 80155a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155a6:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 80155a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155aa:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 80155ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155b0:	2200      	movs	r2, #0
 80155b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 80155b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80155b8:	f004 f818 	bl	80195ec <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 80155bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155be:	7d1b      	ldrb	r3, [r3, #20]
 80155c0:	2b06      	cmp	r3, #6
 80155c2:	d111      	bne.n	80155e8 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 80155c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155c6:	8b5b      	ldrh	r3, [r3, #26]
 80155c8:	f003 0310 	and.w	r3, r3, #16
 80155cc:	2b00      	cmp	r3, #0
 80155ce:	d00b      	beq.n	80155e8 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 80155d0:	4b9c      	ldr	r3, [pc, #624]	@ (8015844 <tcp_slowtmr+0x584>)
 80155d2:	681a      	ldr	r2, [r3, #0]
 80155d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155d6:	6a1b      	ldr	r3, [r3, #32]
 80155d8:	1ad3      	subs	r3, r2, r3
 80155da:	2b28      	cmp	r3, #40	@ 0x28
 80155dc:	d904      	bls.n	80155e8 <tcp_slowtmr+0x328>
          ++pcb_remove;
 80155de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80155e2:	3301      	adds	r3, #1
 80155e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80155e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155ea:	7a5b      	ldrb	r3, [r3, #9]
 80155ec:	f003 0308 	and.w	r3, r3, #8
 80155f0:	2b00      	cmp	r3, #0
 80155f2:	d04a      	beq.n	801568a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 80155f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155f6:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80155f8:	2b04      	cmp	r3, #4
 80155fa:	d003      	beq.n	8015604 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 80155fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155fe:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8015600:	2b07      	cmp	r3, #7
 8015602:	d142      	bne.n	801568a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015604:	4b8f      	ldr	r3, [pc, #572]	@ (8015844 <tcp_slowtmr+0x584>)
 8015606:	681a      	ldr	r2, [r3, #0]
 8015608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801560a:	6a1b      	ldr	r3, [r3, #32]
 801560c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 801560e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015610:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8015614:	4b8c      	ldr	r3, [pc, #560]	@ (8015848 <tcp_slowtmr+0x588>)
 8015616:	440b      	add	r3, r1
 8015618:	498c      	ldr	r1, [pc, #560]	@ (801584c <tcp_slowtmr+0x58c>)
 801561a:	fba1 1303 	umull	r1, r3, r1, r3
 801561e:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015620:	429a      	cmp	r2, r3
 8015622:	d90a      	bls.n	801563a <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8015624:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015628:	3301      	adds	r3, #1
 801562a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 801562e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015632:	3301      	adds	r3, #1
 8015634:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015638:	e027      	b.n	801568a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801563a:	4b82      	ldr	r3, [pc, #520]	@ (8015844 <tcp_slowtmr+0x584>)
 801563c:	681a      	ldr	r2, [r3, #0]
 801563e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015640:	6a1b      	ldr	r3, [r3, #32]
 8015642:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8015644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015646:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 801564a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801564c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8015650:	4618      	mov	r0, r3
 8015652:	4b7f      	ldr	r3, [pc, #508]	@ (8015850 <tcp_slowtmr+0x590>)
 8015654:	fb00 f303 	mul.w	r3, r0, r3
 8015658:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 801565a:	497c      	ldr	r1, [pc, #496]	@ (801584c <tcp_slowtmr+0x58c>)
 801565c:	fba1 1303 	umull	r1, r3, r1, r3
 8015660:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015662:	429a      	cmp	r2, r3
 8015664:	d911      	bls.n	801568a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8015666:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015668:	f004 fac4 	bl	8019bf4 <tcp_keepalive>
 801566c:	4603      	mov	r3, r0
 801566e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 8015672:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8015676:	2b00      	cmp	r3, #0
 8015678:	d107      	bne.n	801568a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 801567a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801567c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8015680:	3301      	adds	r3, #1
 8015682:	b2da      	uxtb	r2, r3
 8015684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015686:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 801568a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801568c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801568e:	2b00      	cmp	r3, #0
 8015690:	d011      	beq.n	80156b6 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8015692:	4b6c      	ldr	r3, [pc, #432]	@ (8015844 <tcp_slowtmr+0x584>)
 8015694:	681a      	ldr	r2, [r3, #0]
 8015696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015698:	6a1b      	ldr	r3, [r3, #32]
 801569a:	1ad2      	subs	r2, r2, r3
 801569c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801569e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 80156a2:	4619      	mov	r1, r3
 80156a4:	460b      	mov	r3, r1
 80156a6:	005b      	lsls	r3, r3, #1
 80156a8:	440b      	add	r3, r1
 80156aa:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 80156ac:	429a      	cmp	r2, r3
 80156ae:	d302      	bcc.n	80156b6 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 80156b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80156b2:	f000 fddd 	bl	8016270 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 80156b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156b8:	7d1b      	ldrb	r3, [r3, #20]
 80156ba:	2b03      	cmp	r3, #3
 80156bc:	d10b      	bne.n	80156d6 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80156be:	4b61      	ldr	r3, [pc, #388]	@ (8015844 <tcp_slowtmr+0x584>)
 80156c0:	681a      	ldr	r2, [r3, #0]
 80156c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156c4:	6a1b      	ldr	r3, [r3, #32]
 80156c6:	1ad3      	subs	r3, r2, r3
 80156c8:	2b28      	cmp	r3, #40	@ 0x28
 80156ca:	d904      	bls.n	80156d6 <tcp_slowtmr+0x416>
        ++pcb_remove;
 80156cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80156d0:	3301      	adds	r3, #1
 80156d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 80156d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156d8:	7d1b      	ldrb	r3, [r3, #20]
 80156da:	2b09      	cmp	r3, #9
 80156dc:	d10b      	bne.n	80156f6 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80156de:	4b59      	ldr	r3, [pc, #356]	@ (8015844 <tcp_slowtmr+0x584>)
 80156e0:	681a      	ldr	r2, [r3, #0]
 80156e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156e4:	6a1b      	ldr	r3, [r3, #32]
 80156e6:	1ad3      	subs	r3, r2, r3
 80156e8:	2bf0      	cmp	r3, #240	@ 0xf0
 80156ea:	d904      	bls.n	80156f6 <tcp_slowtmr+0x436>
        ++pcb_remove;
 80156ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80156f0:	3301      	adds	r3, #1
 80156f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 80156f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80156fa:	2b00      	cmp	r3, #0
 80156fc:	d060      	beq.n	80157c0 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 80156fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015700:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015704:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8015706:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015708:	f000 fbfe 	bl	8015f08 <tcp_pcb_purge>
      if (prev != NULL) {
 801570c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801570e:	2b00      	cmp	r3, #0
 8015710:	d010      	beq.n	8015734 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8015712:	4b50      	ldr	r3, [pc, #320]	@ (8015854 <tcp_slowtmr+0x594>)
 8015714:	681b      	ldr	r3, [r3, #0]
 8015716:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015718:	429a      	cmp	r2, r3
 801571a:	d106      	bne.n	801572a <tcp_slowtmr+0x46a>
 801571c:	4b4e      	ldr	r3, [pc, #312]	@ (8015858 <tcp_slowtmr+0x598>)
 801571e:	f240 526d 	movw	r2, #1389	@ 0x56d
 8015722:	494e      	ldr	r1, [pc, #312]	@ (801585c <tcp_slowtmr+0x59c>)
 8015724:	484e      	ldr	r0, [pc, #312]	@ (8015860 <tcp_slowtmr+0x5a0>)
 8015726:	f008 fd83 	bl	801e230 <iprintf>
        prev->next = pcb->next;
 801572a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801572c:	68da      	ldr	r2, [r3, #12]
 801572e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015730:	60da      	str	r2, [r3, #12]
 8015732:	e00f      	b.n	8015754 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8015734:	4b47      	ldr	r3, [pc, #284]	@ (8015854 <tcp_slowtmr+0x594>)
 8015736:	681b      	ldr	r3, [r3, #0]
 8015738:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801573a:	429a      	cmp	r2, r3
 801573c:	d006      	beq.n	801574c <tcp_slowtmr+0x48c>
 801573e:	4b46      	ldr	r3, [pc, #280]	@ (8015858 <tcp_slowtmr+0x598>)
 8015740:	f240 5271 	movw	r2, #1393	@ 0x571
 8015744:	4947      	ldr	r1, [pc, #284]	@ (8015864 <tcp_slowtmr+0x5a4>)
 8015746:	4846      	ldr	r0, [pc, #280]	@ (8015860 <tcp_slowtmr+0x5a0>)
 8015748:	f008 fd72 	bl	801e230 <iprintf>
        tcp_active_pcbs = pcb->next;
 801574c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801574e:	68db      	ldr	r3, [r3, #12]
 8015750:	4a40      	ldr	r2, [pc, #256]	@ (8015854 <tcp_slowtmr+0x594>)
 8015752:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8015754:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015758:	2b00      	cmp	r3, #0
 801575a:	d013      	beq.n	8015784 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801575c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801575e:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8015760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015762:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8015764:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8015766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015768:	3304      	adds	r3, #4
 801576a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801576c:	8ad2      	ldrh	r2, [r2, #22]
 801576e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015770:	8b09      	ldrh	r1, [r1, #24]
 8015772:	9102      	str	r1, [sp, #8]
 8015774:	9201      	str	r2, [sp, #4]
 8015776:	9300      	str	r3, [sp, #0]
 8015778:	462b      	mov	r3, r5
 801577a:	4622      	mov	r2, r4
 801577c:	4601      	mov	r1, r0
 801577e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015780:	f004 f984 	bl	8019a8c <tcp_rst>
      err_arg = pcb->callback_arg;
 8015784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015786:	691b      	ldr	r3, [r3, #16]
 8015788:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 801578a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801578c:	7d1b      	ldrb	r3, [r3, #20]
 801578e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8015790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015792:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8015794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015796:	68db      	ldr	r3, [r3, #12]
 8015798:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 801579a:	6838      	ldr	r0, [r7, #0]
 801579c:	f7ff f9f2 	bl	8014b84 <tcp_free>
      tcp_active_pcbs_changed = 0;
 80157a0:	4b31      	ldr	r3, [pc, #196]	@ (8015868 <tcp_slowtmr+0x5a8>)
 80157a2:	2200      	movs	r2, #0
 80157a4:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 80157a6:	68fb      	ldr	r3, [r7, #12]
 80157a8:	2b00      	cmp	r3, #0
 80157aa:	d004      	beq.n	80157b6 <tcp_slowtmr+0x4f6>
 80157ac:	68fb      	ldr	r3, [r7, #12]
 80157ae:	f06f 010c 	mvn.w	r1, #12
 80157b2:	68b8      	ldr	r0, [r7, #8]
 80157b4:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80157b6:	4b2c      	ldr	r3, [pc, #176]	@ (8015868 <tcp_slowtmr+0x5a8>)
 80157b8:	781b      	ldrb	r3, [r3, #0]
 80157ba:	2b00      	cmp	r3, #0
 80157bc:	d037      	beq.n	801582e <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 80157be:	e592      	b.n	80152e6 <tcp_slowtmr+0x26>
      prev = pcb;
 80157c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157c2:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80157c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157c6:	68db      	ldr	r3, [r3, #12]
 80157c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 80157ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157cc:	7f1b      	ldrb	r3, [r3, #28]
 80157ce:	3301      	adds	r3, #1
 80157d0:	b2da      	uxtb	r2, r3
 80157d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157d4:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80157d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157d8:	7f1a      	ldrb	r2, [r3, #28]
 80157da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157dc:	7f5b      	ldrb	r3, [r3, #29]
 80157de:	429a      	cmp	r2, r3
 80157e0:	d325      	bcc.n	801582e <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 80157e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157e4:	2200      	movs	r2, #0
 80157e6:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 80157e8:	4b1f      	ldr	r3, [pc, #124]	@ (8015868 <tcp_slowtmr+0x5a8>)
 80157ea:	2200      	movs	r2, #0
 80157ec:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80157ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80157f4:	2b00      	cmp	r3, #0
 80157f6:	d00b      	beq.n	8015810 <tcp_slowtmr+0x550>
 80157f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80157fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80157fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015800:	6912      	ldr	r2, [r2, #16]
 8015802:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015804:	4610      	mov	r0, r2
 8015806:	4798      	blx	r3
 8015808:	4603      	mov	r3, r0
 801580a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801580e:	e002      	b.n	8015816 <tcp_slowtmr+0x556>
 8015810:	2300      	movs	r3, #0
 8015812:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8015816:	4b14      	ldr	r3, [pc, #80]	@ (8015868 <tcp_slowtmr+0x5a8>)
 8015818:	781b      	ldrb	r3, [r3, #0]
 801581a:	2b00      	cmp	r3, #0
 801581c:	f47f ad62 	bne.w	80152e4 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8015820:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8015824:	2b00      	cmp	r3, #0
 8015826:	d102      	bne.n	801582e <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8015828:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801582a:	f003 fb7b 	bl	8018f24 <tcp_output>
  while (pcb != NULL) {
 801582e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015830:	2b00      	cmp	r3, #0
 8015832:	f47f ad5e 	bne.w	80152f2 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8015836:	2300      	movs	r3, #0
 8015838:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 801583a:	4b0c      	ldr	r3, [pc, #48]	@ (801586c <tcp_slowtmr+0x5ac>)
 801583c:	681b      	ldr	r3, [r3, #0]
 801583e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015840:	e069      	b.n	8015916 <tcp_slowtmr+0x656>
 8015842:	bf00      	nop
 8015844:	200276f0 	.word	0x200276f0
 8015848:	000a4cb8 	.word	0x000a4cb8
 801584c:	10624dd3 	.word	0x10624dd3
 8015850:	000124f8 	.word	0x000124f8
 8015854:	200276fc 	.word	0x200276fc
 8015858:	0801ff80 	.word	0x0801ff80
 801585c:	080203b8 	.word	0x080203b8
 8015860:	0801ffc4 	.word	0x0801ffc4
 8015864:	080203e4 	.word	0x080203e4
 8015868:	20027704 	.word	0x20027704
 801586c:	20027700 	.word	0x20027700
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015872:	7d1b      	ldrb	r3, [r3, #20]
 8015874:	2b0a      	cmp	r3, #10
 8015876:	d006      	beq.n	8015886 <tcp_slowtmr+0x5c6>
 8015878:	4b2b      	ldr	r3, [pc, #172]	@ (8015928 <tcp_slowtmr+0x668>)
 801587a:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 801587e:	492b      	ldr	r1, [pc, #172]	@ (801592c <tcp_slowtmr+0x66c>)
 8015880:	482b      	ldr	r0, [pc, #172]	@ (8015930 <tcp_slowtmr+0x670>)
 8015882:	f008 fcd5 	bl	801e230 <iprintf>
    pcb_remove = 0;
 8015886:	2300      	movs	r3, #0
 8015888:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801588c:	4b29      	ldr	r3, [pc, #164]	@ (8015934 <tcp_slowtmr+0x674>)
 801588e:	681a      	ldr	r2, [r3, #0]
 8015890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015892:	6a1b      	ldr	r3, [r3, #32]
 8015894:	1ad3      	subs	r3, r2, r3
 8015896:	2bf0      	cmp	r3, #240	@ 0xf0
 8015898:	d904      	bls.n	80158a4 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 801589a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801589e:	3301      	adds	r3, #1
 80158a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80158a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d02f      	beq.n	801590c <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 80158ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80158ae:	f000 fb2b 	bl	8015f08 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 80158b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	d010      	beq.n	80158da <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80158b8:	4b1f      	ldr	r3, [pc, #124]	@ (8015938 <tcp_slowtmr+0x678>)
 80158ba:	681b      	ldr	r3, [r3, #0]
 80158bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80158be:	429a      	cmp	r2, r3
 80158c0:	d106      	bne.n	80158d0 <tcp_slowtmr+0x610>
 80158c2:	4b19      	ldr	r3, [pc, #100]	@ (8015928 <tcp_slowtmr+0x668>)
 80158c4:	f240 52af 	movw	r2, #1455	@ 0x5af
 80158c8:	491c      	ldr	r1, [pc, #112]	@ (801593c <tcp_slowtmr+0x67c>)
 80158ca:	4819      	ldr	r0, [pc, #100]	@ (8015930 <tcp_slowtmr+0x670>)
 80158cc:	f008 fcb0 	bl	801e230 <iprintf>
        prev->next = pcb->next;
 80158d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158d2:	68da      	ldr	r2, [r3, #12]
 80158d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80158d6:	60da      	str	r2, [r3, #12]
 80158d8:	e00f      	b.n	80158fa <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80158da:	4b17      	ldr	r3, [pc, #92]	@ (8015938 <tcp_slowtmr+0x678>)
 80158dc:	681b      	ldr	r3, [r3, #0]
 80158de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80158e0:	429a      	cmp	r2, r3
 80158e2:	d006      	beq.n	80158f2 <tcp_slowtmr+0x632>
 80158e4:	4b10      	ldr	r3, [pc, #64]	@ (8015928 <tcp_slowtmr+0x668>)
 80158e6:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 80158ea:	4915      	ldr	r1, [pc, #84]	@ (8015940 <tcp_slowtmr+0x680>)
 80158ec:	4810      	ldr	r0, [pc, #64]	@ (8015930 <tcp_slowtmr+0x670>)
 80158ee:	f008 fc9f 	bl	801e230 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80158f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158f4:	68db      	ldr	r3, [r3, #12]
 80158f6:	4a10      	ldr	r2, [pc, #64]	@ (8015938 <tcp_slowtmr+0x678>)
 80158f8:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80158fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158fc:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80158fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015900:	68db      	ldr	r3, [r3, #12]
 8015902:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8015904:	69f8      	ldr	r0, [r7, #28]
 8015906:	f7ff f93d 	bl	8014b84 <tcp_free>
 801590a:	e004      	b.n	8015916 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 801590c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801590e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8015910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015912:	68db      	ldr	r3, [r3, #12]
 8015914:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015918:	2b00      	cmp	r3, #0
 801591a:	d1a9      	bne.n	8015870 <tcp_slowtmr+0x5b0>
    }
  }
}
 801591c:	bf00      	nop
 801591e:	bf00      	nop
 8015920:	3730      	adds	r7, #48	@ 0x30
 8015922:	46bd      	mov	sp, r7
 8015924:	bdb0      	pop	{r4, r5, r7, pc}
 8015926:	bf00      	nop
 8015928:	0801ff80 	.word	0x0801ff80
 801592c:	08020410 	.word	0x08020410
 8015930:	0801ffc4 	.word	0x0801ffc4
 8015934:	200276f0 	.word	0x200276f0
 8015938:	20027700 	.word	0x20027700
 801593c:	08020440 	.word	0x08020440
 8015940:	08020468 	.word	0x08020468

08015944 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8015944:	b580      	push	{r7, lr}
 8015946:	b082      	sub	sp, #8
 8015948:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 801594a:	4b2d      	ldr	r3, [pc, #180]	@ (8015a00 <tcp_fasttmr+0xbc>)
 801594c:	781b      	ldrb	r3, [r3, #0]
 801594e:	3301      	adds	r3, #1
 8015950:	b2da      	uxtb	r2, r3
 8015952:	4b2b      	ldr	r3, [pc, #172]	@ (8015a00 <tcp_fasttmr+0xbc>)
 8015954:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8015956:	4b2b      	ldr	r3, [pc, #172]	@ (8015a04 <tcp_fasttmr+0xc0>)
 8015958:	681b      	ldr	r3, [r3, #0]
 801595a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 801595c:	e048      	b.n	80159f0 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	7f9a      	ldrb	r2, [r3, #30]
 8015962:	4b27      	ldr	r3, [pc, #156]	@ (8015a00 <tcp_fasttmr+0xbc>)
 8015964:	781b      	ldrb	r3, [r3, #0]
 8015966:	429a      	cmp	r2, r3
 8015968:	d03f      	beq.n	80159ea <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 801596a:	4b25      	ldr	r3, [pc, #148]	@ (8015a00 <tcp_fasttmr+0xbc>)
 801596c:	781a      	ldrb	r2, [r3, #0]
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8015972:	687b      	ldr	r3, [r7, #4]
 8015974:	8b5b      	ldrh	r3, [r3, #26]
 8015976:	f003 0301 	and.w	r3, r3, #1
 801597a:	2b00      	cmp	r3, #0
 801597c:	d010      	beq.n	80159a0 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	8b5b      	ldrh	r3, [r3, #26]
 8015982:	f043 0302 	orr.w	r3, r3, #2
 8015986:	b29a      	uxth	r2, r3
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 801598c:	6878      	ldr	r0, [r7, #4]
 801598e:	f003 fac9 	bl	8018f24 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015992:	687b      	ldr	r3, [r7, #4]
 8015994:	8b5b      	ldrh	r3, [r3, #26]
 8015996:	f023 0303 	bic.w	r3, r3, #3
 801599a:	b29a      	uxth	r2, r3
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 80159a0:	687b      	ldr	r3, [r7, #4]
 80159a2:	8b5b      	ldrh	r3, [r3, #26]
 80159a4:	f003 0308 	and.w	r3, r3, #8
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	d009      	beq.n	80159c0 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	8b5b      	ldrh	r3, [r3, #26]
 80159b0:	f023 0308 	bic.w	r3, r3, #8
 80159b4:	b29a      	uxth	r2, r3
 80159b6:	687b      	ldr	r3, [r7, #4]
 80159b8:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80159ba:	6878      	ldr	r0, [r7, #4]
 80159bc:	f7ff fa76 	bl	8014eac <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80159c0:	687b      	ldr	r3, [r7, #4]
 80159c2:	68db      	ldr	r3, [r3, #12]
 80159c4:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	d00a      	beq.n	80159e4 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80159ce:	4b0e      	ldr	r3, [pc, #56]	@ (8015a08 <tcp_fasttmr+0xc4>)
 80159d0:	2200      	movs	r2, #0
 80159d2:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80159d4:	6878      	ldr	r0, [r7, #4]
 80159d6:	f000 f819 	bl	8015a0c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80159da:	4b0b      	ldr	r3, [pc, #44]	@ (8015a08 <tcp_fasttmr+0xc4>)
 80159dc:	781b      	ldrb	r3, [r3, #0]
 80159de:	2b00      	cmp	r3, #0
 80159e0:	d000      	beq.n	80159e4 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80159e2:	e7b8      	b.n	8015956 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80159e4:	683b      	ldr	r3, [r7, #0]
 80159e6:	607b      	str	r3, [r7, #4]
 80159e8:	e002      	b.n	80159f0 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80159ea:	687b      	ldr	r3, [r7, #4]
 80159ec:	68db      	ldr	r3, [r3, #12]
 80159ee:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	2b00      	cmp	r3, #0
 80159f4:	d1b3      	bne.n	801595e <tcp_fasttmr+0x1a>
    }
  }
}
 80159f6:	bf00      	nop
 80159f8:	bf00      	nop
 80159fa:	3708      	adds	r7, #8
 80159fc:	46bd      	mov	sp, r7
 80159fe:	bd80      	pop	{r7, pc}
 8015a00:	20027706 	.word	0x20027706
 8015a04:	200276fc 	.word	0x200276fc
 8015a08:	20027704 	.word	0x20027704

08015a0c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8015a0c:	b590      	push	{r4, r7, lr}
 8015a0e:	b085      	sub	sp, #20
 8015a10:	af00      	add	r7, sp, #0
 8015a12:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8015a14:	687b      	ldr	r3, [r7, #4]
 8015a16:	2b00      	cmp	r3, #0
 8015a18:	d109      	bne.n	8015a2e <tcp_process_refused_data+0x22>
 8015a1a:	4b37      	ldr	r3, [pc, #220]	@ (8015af8 <tcp_process_refused_data+0xec>)
 8015a1c:	f240 6209 	movw	r2, #1545	@ 0x609
 8015a20:	4936      	ldr	r1, [pc, #216]	@ (8015afc <tcp_process_refused_data+0xf0>)
 8015a22:	4837      	ldr	r0, [pc, #220]	@ (8015b00 <tcp_process_refused_data+0xf4>)
 8015a24:	f008 fc04 	bl	801e230 <iprintf>
 8015a28:	f06f 030f 	mvn.w	r3, #15
 8015a2c:	e060      	b.n	8015af0 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8015a2e:	687b      	ldr	r3, [r7, #4]
 8015a30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015a32:	7b5b      	ldrb	r3, [r3, #13]
 8015a34:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8015a36:	687b      	ldr	r3, [r7, #4]
 8015a38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015a3a:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8015a3c:	687b      	ldr	r3, [r7, #4]
 8015a3e:	2200      	movs	r2, #0
 8015a40:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8015a42:	687b      	ldr	r3, [r7, #4]
 8015a44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015a48:	2b00      	cmp	r3, #0
 8015a4a:	d00b      	beq.n	8015a64 <tcp_process_refused_data+0x58>
 8015a4c:	687b      	ldr	r3, [r7, #4]
 8015a4e:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	6918      	ldr	r0, [r3, #16]
 8015a56:	2300      	movs	r3, #0
 8015a58:	68ba      	ldr	r2, [r7, #8]
 8015a5a:	6879      	ldr	r1, [r7, #4]
 8015a5c:	47a0      	blx	r4
 8015a5e:	4603      	mov	r3, r0
 8015a60:	73fb      	strb	r3, [r7, #15]
 8015a62:	e007      	b.n	8015a74 <tcp_process_refused_data+0x68>
 8015a64:	2300      	movs	r3, #0
 8015a66:	68ba      	ldr	r2, [r7, #8]
 8015a68:	6879      	ldr	r1, [r7, #4]
 8015a6a:	2000      	movs	r0, #0
 8015a6c:	f000 f8a4 	bl	8015bb8 <tcp_recv_null>
 8015a70:	4603      	mov	r3, r0
 8015a72:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8015a74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015a78:	2b00      	cmp	r3, #0
 8015a7a:	d12a      	bne.n	8015ad2 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8015a7c:	7bbb      	ldrb	r3, [r7, #14]
 8015a7e:	f003 0320 	and.w	r3, r3, #32
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	d033      	beq.n	8015aee <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8015a86:	687b      	ldr	r3, [r7, #4]
 8015a88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015a8a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8015a8e:	d005      	beq.n	8015a9c <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8015a90:	687b      	ldr	r3, [r7, #4]
 8015a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015a94:	3301      	adds	r3, #1
 8015a96:	b29a      	uxth	r2, r3
 8015a98:	687b      	ldr	r3, [r7, #4]
 8015a9a:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8015a9c:	687b      	ldr	r3, [r7, #4]
 8015a9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015aa2:	2b00      	cmp	r3, #0
 8015aa4:	d00b      	beq.n	8015abe <tcp_process_refused_data+0xb2>
 8015aa6:	687b      	ldr	r3, [r7, #4]
 8015aa8:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015aac:	687b      	ldr	r3, [r7, #4]
 8015aae:	6918      	ldr	r0, [r3, #16]
 8015ab0:	2300      	movs	r3, #0
 8015ab2:	2200      	movs	r2, #0
 8015ab4:	6879      	ldr	r1, [r7, #4]
 8015ab6:	47a0      	blx	r4
 8015ab8:	4603      	mov	r3, r0
 8015aba:	73fb      	strb	r3, [r7, #15]
 8015abc:	e001      	b.n	8015ac2 <tcp_process_refused_data+0xb6>
 8015abe:	2300      	movs	r3, #0
 8015ac0:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8015ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015ac6:	f113 0f0d 	cmn.w	r3, #13
 8015aca:	d110      	bne.n	8015aee <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8015acc:	f06f 030c 	mvn.w	r3, #12
 8015ad0:	e00e      	b.n	8015af0 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8015ad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015ad6:	f113 0f0d 	cmn.w	r3, #13
 8015ada:	d102      	bne.n	8015ae2 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8015adc:	f06f 030c 	mvn.w	r3, #12
 8015ae0:	e006      	b.n	8015af0 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8015ae2:	687b      	ldr	r3, [r7, #4]
 8015ae4:	68ba      	ldr	r2, [r7, #8]
 8015ae6:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8015ae8:	f06f 0304 	mvn.w	r3, #4
 8015aec:	e000      	b.n	8015af0 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8015aee:	2300      	movs	r3, #0
}
 8015af0:	4618      	mov	r0, r3
 8015af2:	3714      	adds	r7, #20
 8015af4:	46bd      	mov	sp, r7
 8015af6:	bd90      	pop	{r4, r7, pc}
 8015af8:	0801ff80 	.word	0x0801ff80
 8015afc:	08020490 	.word	0x08020490
 8015b00:	0801ffc4 	.word	0x0801ffc4

08015b04 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8015b04:	b580      	push	{r7, lr}
 8015b06:	b084      	sub	sp, #16
 8015b08:	af00      	add	r7, sp, #0
 8015b0a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8015b0c:	e007      	b.n	8015b1e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	681b      	ldr	r3, [r3, #0]
 8015b12:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8015b14:	6878      	ldr	r0, [r7, #4]
 8015b16:	f000 f80a 	bl	8015b2e <tcp_seg_free>
    seg = next;
 8015b1a:	68fb      	ldr	r3, [r7, #12]
 8015b1c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	2b00      	cmp	r3, #0
 8015b22:	d1f4      	bne.n	8015b0e <tcp_segs_free+0xa>
  }
}
 8015b24:	bf00      	nop
 8015b26:	bf00      	nop
 8015b28:	3710      	adds	r7, #16
 8015b2a:	46bd      	mov	sp, r7
 8015b2c:	bd80      	pop	{r7, pc}

08015b2e <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8015b2e:	b580      	push	{r7, lr}
 8015b30:	b082      	sub	sp, #8
 8015b32:	af00      	add	r7, sp, #0
 8015b34:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8015b36:	687b      	ldr	r3, [r7, #4]
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	d00c      	beq.n	8015b56 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8015b3c:	687b      	ldr	r3, [r7, #4]
 8015b3e:	685b      	ldr	r3, [r3, #4]
 8015b40:	2b00      	cmp	r3, #0
 8015b42:	d004      	beq.n	8015b4e <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	685b      	ldr	r3, [r3, #4]
 8015b48:	4618      	mov	r0, r3
 8015b4a:	f7fe fd5f 	bl	801460c <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8015b4e:	6879      	ldr	r1, [r7, #4]
 8015b50:	2003      	movs	r0, #3
 8015b52:	f7fd feb7 	bl	80138c4 <memp_free>
  }
}
 8015b56:	bf00      	nop
 8015b58:	3708      	adds	r7, #8
 8015b5a:	46bd      	mov	sp, r7
 8015b5c:	bd80      	pop	{r7, pc}
	...

08015b60 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8015b60:	b580      	push	{r7, lr}
 8015b62:	b084      	sub	sp, #16
 8015b64:	af00      	add	r7, sp, #0
 8015b66:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	2b00      	cmp	r3, #0
 8015b6c:	d106      	bne.n	8015b7c <tcp_seg_copy+0x1c>
 8015b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8015bac <tcp_seg_copy+0x4c>)
 8015b70:	f240 6282 	movw	r2, #1666	@ 0x682
 8015b74:	490e      	ldr	r1, [pc, #56]	@ (8015bb0 <tcp_seg_copy+0x50>)
 8015b76:	480f      	ldr	r0, [pc, #60]	@ (8015bb4 <tcp_seg_copy+0x54>)
 8015b78:	f008 fb5a 	bl	801e230 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8015b7c:	2003      	movs	r0, #3
 8015b7e:	f7fd fe2b 	bl	80137d8 <memp_malloc>
 8015b82:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8015b84:	68fb      	ldr	r3, [r7, #12]
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d101      	bne.n	8015b8e <tcp_seg_copy+0x2e>
    return NULL;
 8015b8a:	2300      	movs	r3, #0
 8015b8c:	e00a      	b.n	8015ba4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8015b8e:	2210      	movs	r2, #16
 8015b90:	6879      	ldr	r1, [r7, #4]
 8015b92:	68f8      	ldr	r0, [r7, #12]
 8015b94:	f008 fd77 	bl	801e686 <memcpy>
  pbuf_ref(cseg->p);
 8015b98:	68fb      	ldr	r3, [r7, #12]
 8015b9a:	685b      	ldr	r3, [r3, #4]
 8015b9c:	4618      	mov	r0, r3
 8015b9e:	f7fe fddb 	bl	8014758 <pbuf_ref>
  return cseg;
 8015ba2:	68fb      	ldr	r3, [r7, #12]
}
 8015ba4:	4618      	mov	r0, r3
 8015ba6:	3710      	adds	r7, #16
 8015ba8:	46bd      	mov	sp, r7
 8015baa:	bd80      	pop	{r7, pc}
 8015bac:	0801ff80 	.word	0x0801ff80
 8015bb0:	080204d4 	.word	0x080204d4
 8015bb4:	0801ffc4 	.word	0x0801ffc4

08015bb8 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8015bb8:	b580      	push	{r7, lr}
 8015bba:	b084      	sub	sp, #16
 8015bbc:	af00      	add	r7, sp, #0
 8015bbe:	60f8      	str	r0, [r7, #12]
 8015bc0:	60b9      	str	r1, [r7, #8]
 8015bc2:	607a      	str	r2, [r7, #4]
 8015bc4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8015bc6:	68bb      	ldr	r3, [r7, #8]
 8015bc8:	2b00      	cmp	r3, #0
 8015bca:	d109      	bne.n	8015be0 <tcp_recv_null+0x28>
 8015bcc:	4b12      	ldr	r3, [pc, #72]	@ (8015c18 <tcp_recv_null+0x60>)
 8015bce:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8015bd2:	4912      	ldr	r1, [pc, #72]	@ (8015c1c <tcp_recv_null+0x64>)
 8015bd4:	4812      	ldr	r0, [pc, #72]	@ (8015c20 <tcp_recv_null+0x68>)
 8015bd6:	f008 fb2b 	bl	801e230 <iprintf>
 8015bda:	f06f 030f 	mvn.w	r3, #15
 8015bde:	e016      	b.n	8015c0e <tcp_recv_null+0x56>

  if (p != NULL) {
 8015be0:	687b      	ldr	r3, [r7, #4]
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	d009      	beq.n	8015bfa <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8015be6:	687b      	ldr	r3, [r7, #4]
 8015be8:	891b      	ldrh	r3, [r3, #8]
 8015bea:	4619      	mov	r1, r3
 8015bec:	68b8      	ldr	r0, [r7, #8]
 8015bee:	f7ff fb17 	bl	8015220 <tcp_recved>
    pbuf_free(p);
 8015bf2:	6878      	ldr	r0, [r7, #4]
 8015bf4:	f7fe fd0a 	bl	801460c <pbuf_free>
 8015bf8:	e008      	b.n	8015c0c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8015bfa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015bfe:	2b00      	cmp	r3, #0
 8015c00:	d104      	bne.n	8015c0c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8015c02:	68b8      	ldr	r0, [r7, #8]
 8015c04:	f7ff f9bc 	bl	8014f80 <tcp_close>
 8015c08:	4603      	mov	r3, r0
 8015c0a:	e000      	b.n	8015c0e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8015c0c:	2300      	movs	r3, #0
}
 8015c0e:	4618      	mov	r0, r3
 8015c10:	3710      	adds	r7, #16
 8015c12:	46bd      	mov	sp, r7
 8015c14:	bd80      	pop	{r7, pc}
 8015c16:	bf00      	nop
 8015c18:	0801ff80 	.word	0x0801ff80
 8015c1c:	080204f0 	.word	0x080204f0
 8015c20:	0801ffc4 	.word	0x0801ffc4

08015c24 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8015c24:	b580      	push	{r7, lr}
 8015c26:	b086      	sub	sp, #24
 8015c28:	af00      	add	r7, sp, #0
 8015c2a:	4603      	mov	r3, r0
 8015c2c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8015c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015c32:	2b00      	cmp	r3, #0
 8015c34:	db01      	blt.n	8015c3a <tcp_kill_prio+0x16>
 8015c36:	79fb      	ldrb	r3, [r7, #7]
 8015c38:	e000      	b.n	8015c3c <tcp_kill_prio+0x18>
 8015c3a:	237f      	movs	r3, #127	@ 0x7f
 8015c3c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8015c3e:	7afb      	ldrb	r3, [r7, #11]
 8015c40:	2b00      	cmp	r3, #0
 8015c42:	d034      	beq.n	8015cae <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8015c44:	7afb      	ldrb	r3, [r7, #11]
 8015c46:	3b01      	subs	r3, #1
 8015c48:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8015c4a:	2300      	movs	r3, #0
 8015c4c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015c4e:	2300      	movs	r3, #0
 8015c50:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015c52:	4b19      	ldr	r3, [pc, #100]	@ (8015cb8 <tcp_kill_prio+0x94>)
 8015c54:	681b      	ldr	r3, [r3, #0]
 8015c56:	617b      	str	r3, [r7, #20]
 8015c58:	e01f      	b.n	8015c9a <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8015c5a:	697b      	ldr	r3, [r7, #20]
 8015c5c:	7d5b      	ldrb	r3, [r3, #21]
 8015c5e:	7afa      	ldrb	r2, [r7, #11]
 8015c60:	429a      	cmp	r2, r3
 8015c62:	d80c      	bhi.n	8015c7e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8015c64:	697b      	ldr	r3, [r7, #20]
 8015c66:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8015c68:	7afa      	ldrb	r2, [r7, #11]
 8015c6a:	429a      	cmp	r2, r3
 8015c6c:	d112      	bne.n	8015c94 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8015c6e:	4b13      	ldr	r3, [pc, #76]	@ (8015cbc <tcp_kill_prio+0x98>)
 8015c70:	681a      	ldr	r2, [r3, #0]
 8015c72:	697b      	ldr	r3, [r7, #20]
 8015c74:	6a1b      	ldr	r3, [r3, #32]
 8015c76:	1ad3      	subs	r3, r2, r3
 8015c78:	68fa      	ldr	r2, [r7, #12]
 8015c7a:	429a      	cmp	r2, r3
 8015c7c:	d80a      	bhi.n	8015c94 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8015c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8015cbc <tcp_kill_prio+0x98>)
 8015c80:	681a      	ldr	r2, [r3, #0]
 8015c82:	697b      	ldr	r3, [r7, #20]
 8015c84:	6a1b      	ldr	r3, [r3, #32]
 8015c86:	1ad3      	subs	r3, r2, r3
 8015c88:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8015c8a:	697b      	ldr	r3, [r7, #20]
 8015c8c:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8015c8e:	697b      	ldr	r3, [r7, #20]
 8015c90:	7d5b      	ldrb	r3, [r3, #21]
 8015c92:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015c94:	697b      	ldr	r3, [r7, #20]
 8015c96:	68db      	ldr	r3, [r3, #12]
 8015c98:	617b      	str	r3, [r7, #20]
 8015c9a:	697b      	ldr	r3, [r7, #20]
 8015c9c:	2b00      	cmp	r3, #0
 8015c9e:	d1dc      	bne.n	8015c5a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8015ca0:	693b      	ldr	r3, [r7, #16]
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d004      	beq.n	8015cb0 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8015ca6:	6938      	ldr	r0, [r7, #16]
 8015ca8:	f7ff fa54 	bl	8015154 <tcp_abort>
 8015cac:	e000      	b.n	8015cb0 <tcp_kill_prio+0x8c>
    return;
 8015cae:	bf00      	nop
  }
}
 8015cb0:	3718      	adds	r7, #24
 8015cb2:	46bd      	mov	sp, r7
 8015cb4:	bd80      	pop	{r7, pc}
 8015cb6:	bf00      	nop
 8015cb8:	200276fc 	.word	0x200276fc
 8015cbc:	200276f0 	.word	0x200276f0

08015cc0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8015cc0:	b580      	push	{r7, lr}
 8015cc2:	b086      	sub	sp, #24
 8015cc4:	af00      	add	r7, sp, #0
 8015cc6:	4603      	mov	r3, r0
 8015cc8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8015cca:	79fb      	ldrb	r3, [r7, #7]
 8015ccc:	2b08      	cmp	r3, #8
 8015cce:	d009      	beq.n	8015ce4 <tcp_kill_state+0x24>
 8015cd0:	79fb      	ldrb	r3, [r7, #7]
 8015cd2:	2b09      	cmp	r3, #9
 8015cd4:	d006      	beq.n	8015ce4 <tcp_kill_state+0x24>
 8015cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8015d40 <tcp_kill_state+0x80>)
 8015cd8:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8015cdc:	4919      	ldr	r1, [pc, #100]	@ (8015d44 <tcp_kill_state+0x84>)
 8015cde:	481a      	ldr	r0, [pc, #104]	@ (8015d48 <tcp_kill_state+0x88>)
 8015ce0:	f008 faa6 	bl	801e230 <iprintf>

  inactivity = 0;
 8015ce4:	2300      	movs	r3, #0
 8015ce6:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015ce8:	2300      	movs	r3, #0
 8015cea:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015cec:	4b17      	ldr	r3, [pc, #92]	@ (8015d4c <tcp_kill_state+0x8c>)
 8015cee:	681b      	ldr	r3, [r3, #0]
 8015cf0:	617b      	str	r3, [r7, #20]
 8015cf2:	e017      	b.n	8015d24 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8015cf4:	697b      	ldr	r3, [r7, #20]
 8015cf6:	7d1b      	ldrb	r3, [r3, #20]
 8015cf8:	79fa      	ldrb	r2, [r7, #7]
 8015cfa:	429a      	cmp	r2, r3
 8015cfc:	d10f      	bne.n	8015d1e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8015cfe:	4b14      	ldr	r3, [pc, #80]	@ (8015d50 <tcp_kill_state+0x90>)
 8015d00:	681a      	ldr	r2, [r3, #0]
 8015d02:	697b      	ldr	r3, [r7, #20]
 8015d04:	6a1b      	ldr	r3, [r3, #32]
 8015d06:	1ad3      	subs	r3, r2, r3
 8015d08:	68fa      	ldr	r2, [r7, #12]
 8015d0a:	429a      	cmp	r2, r3
 8015d0c:	d807      	bhi.n	8015d1e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8015d0e:	4b10      	ldr	r3, [pc, #64]	@ (8015d50 <tcp_kill_state+0x90>)
 8015d10:	681a      	ldr	r2, [r3, #0]
 8015d12:	697b      	ldr	r3, [r7, #20]
 8015d14:	6a1b      	ldr	r3, [r3, #32]
 8015d16:	1ad3      	subs	r3, r2, r3
 8015d18:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8015d1a:	697b      	ldr	r3, [r7, #20]
 8015d1c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015d1e:	697b      	ldr	r3, [r7, #20]
 8015d20:	68db      	ldr	r3, [r3, #12]
 8015d22:	617b      	str	r3, [r7, #20]
 8015d24:	697b      	ldr	r3, [r7, #20]
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	d1e4      	bne.n	8015cf4 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8015d2a:	693b      	ldr	r3, [r7, #16]
 8015d2c:	2b00      	cmp	r3, #0
 8015d2e:	d003      	beq.n	8015d38 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8015d30:	2100      	movs	r1, #0
 8015d32:	6938      	ldr	r0, [r7, #16]
 8015d34:	f7ff f950 	bl	8014fd8 <tcp_abandon>
  }
}
 8015d38:	bf00      	nop
 8015d3a:	3718      	adds	r7, #24
 8015d3c:	46bd      	mov	sp, r7
 8015d3e:	bd80      	pop	{r7, pc}
 8015d40:	0801ff80 	.word	0x0801ff80
 8015d44:	0802050c 	.word	0x0802050c
 8015d48:	0801ffc4 	.word	0x0801ffc4
 8015d4c:	200276fc 	.word	0x200276fc
 8015d50:	200276f0 	.word	0x200276f0

08015d54 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8015d54:	b580      	push	{r7, lr}
 8015d56:	b084      	sub	sp, #16
 8015d58:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8015d5a:	2300      	movs	r3, #0
 8015d5c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8015d5e:	2300      	movs	r3, #0
 8015d60:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015d62:	4b12      	ldr	r3, [pc, #72]	@ (8015dac <tcp_kill_timewait+0x58>)
 8015d64:	681b      	ldr	r3, [r3, #0]
 8015d66:	60fb      	str	r3, [r7, #12]
 8015d68:	e012      	b.n	8015d90 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8015d6a:	4b11      	ldr	r3, [pc, #68]	@ (8015db0 <tcp_kill_timewait+0x5c>)
 8015d6c:	681a      	ldr	r2, [r3, #0]
 8015d6e:	68fb      	ldr	r3, [r7, #12]
 8015d70:	6a1b      	ldr	r3, [r3, #32]
 8015d72:	1ad3      	subs	r3, r2, r3
 8015d74:	687a      	ldr	r2, [r7, #4]
 8015d76:	429a      	cmp	r2, r3
 8015d78:	d807      	bhi.n	8015d8a <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8015d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8015db0 <tcp_kill_timewait+0x5c>)
 8015d7c:	681a      	ldr	r2, [r3, #0]
 8015d7e:	68fb      	ldr	r3, [r7, #12]
 8015d80:	6a1b      	ldr	r3, [r3, #32]
 8015d82:	1ad3      	subs	r3, r2, r3
 8015d84:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8015d86:	68fb      	ldr	r3, [r7, #12]
 8015d88:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015d8a:	68fb      	ldr	r3, [r7, #12]
 8015d8c:	68db      	ldr	r3, [r3, #12]
 8015d8e:	60fb      	str	r3, [r7, #12]
 8015d90:	68fb      	ldr	r3, [r7, #12]
 8015d92:	2b00      	cmp	r3, #0
 8015d94:	d1e9      	bne.n	8015d6a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8015d96:	68bb      	ldr	r3, [r7, #8]
 8015d98:	2b00      	cmp	r3, #0
 8015d9a:	d002      	beq.n	8015da2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8015d9c:	68b8      	ldr	r0, [r7, #8]
 8015d9e:	f7ff f9d9 	bl	8015154 <tcp_abort>
  }
}
 8015da2:	bf00      	nop
 8015da4:	3710      	adds	r7, #16
 8015da6:	46bd      	mov	sp, r7
 8015da8:	bd80      	pop	{r7, pc}
 8015daa:	bf00      	nop
 8015dac:	20027700 	.word	0x20027700
 8015db0:	200276f0 	.word	0x200276f0

08015db4 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8015db4:	b580      	push	{r7, lr}
 8015db6:	b082      	sub	sp, #8
 8015db8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8015dba:	4b10      	ldr	r3, [pc, #64]	@ (8015dfc <tcp_handle_closepend+0x48>)
 8015dbc:	681b      	ldr	r3, [r3, #0]
 8015dbe:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8015dc0:	e014      	b.n	8015dec <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8015dc2:	687b      	ldr	r3, [r7, #4]
 8015dc4:	68db      	ldr	r3, [r3, #12]
 8015dc6:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	8b5b      	ldrh	r3, [r3, #26]
 8015dcc:	f003 0308 	and.w	r3, r3, #8
 8015dd0:	2b00      	cmp	r3, #0
 8015dd2:	d009      	beq.n	8015de8 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	8b5b      	ldrh	r3, [r3, #26]
 8015dd8:	f023 0308 	bic.w	r3, r3, #8
 8015ddc:	b29a      	uxth	r2, r3
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8015de2:	6878      	ldr	r0, [r7, #4]
 8015de4:	f7ff f862 	bl	8014eac <tcp_close_shutdown_fin>
    }
    pcb = next;
 8015de8:	683b      	ldr	r3, [r7, #0]
 8015dea:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8015dec:	687b      	ldr	r3, [r7, #4]
 8015dee:	2b00      	cmp	r3, #0
 8015df0:	d1e7      	bne.n	8015dc2 <tcp_handle_closepend+0xe>
  }
}
 8015df2:	bf00      	nop
 8015df4:	bf00      	nop
 8015df6:	3708      	adds	r7, #8
 8015df8:	46bd      	mov	sp, r7
 8015dfa:	bd80      	pop	{r7, pc}
 8015dfc:	200276fc 	.word	0x200276fc

08015e00 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8015e00:	b580      	push	{r7, lr}
 8015e02:	b084      	sub	sp, #16
 8015e04:	af00      	add	r7, sp, #0
 8015e06:	4603      	mov	r3, r0
 8015e08:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015e0a:	2001      	movs	r0, #1
 8015e0c:	f7fd fce4 	bl	80137d8 <memp_malloc>
 8015e10:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8015e12:	68fb      	ldr	r3, [r7, #12]
 8015e14:	2b00      	cmp	r3, #0
 8015e16:	d126      	bne.n	8015e66 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8015e18:	f7ff ffcc 	bl	8015db4 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8015e1c:	f7ff ff9a 	bl	8015d54 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015e20:	2001      	movs	r0, #1
 8015e22:	f7fd fcd9 	bl	80137d8 <memp_malloc>
 8015e26:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8015e28:	68fb      	ldr	r3, [r7, #12]
 8015e2a:	2b00      	cmp	r3, #0
 8015e2c:	d11b      	bne.n	8015e66 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8015e2e:	2009      	movs	r0, #9
 8015e30:	f7ff ff46 	bl	8015cc0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015e34:	2001      	movs	r0, #1
 8015e36:	f7fd fccf 	bl	80137d8 <memp_malloc>
 8015e3a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8015e3c:	68fb      	ldr	r3, [r7, #12]
 8015e3e:	2b00      	cmp	r3, #0
 8015e40:	d111      	bne.n	8015e66 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8015e42:	2008      	movs	r0, #8
 8015e44:	f7ff ff3c 	bl	8015cc0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015e48:	2001      	movs	r0, #1
 8015e4a:	f7fd fcc5 	bl	80137d8 <memp_malloc>
 8015e4e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8015e50:	68fb      	ldr	r3, [r7, #12]
 8015e52:	2b00      	cmp	r3, #0
 8015e54:	d107      	bne.n	8015e66 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8015e56:	79fb      	ldrb	r3, [r7, #7]
 8015e58:	4618      	mov	r0, r3
 8015e5a:	f7ff fee3 	bl	8015c24 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015e5e:	2001      	movs	r0, #1
 8015e60:	f7fd fcba 	bl	80137d8 <memp_malloc>
 8015e64:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8015e66:	68fb      	ldr	r3, [r7, #12]
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	d03f      	beq.n	8015eec <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8015e6c:	229c      	movs	r2, #156	@ 0x9c
 8015e6e:	2100      	movs	r1, #0
 8015e70:	68f8      	ldr	r0, [r7, #12]
 8015e72:	f008 fb35 	bl	801e4e0 <memset>
    pcb->prio = prio;
 8015e76:	68fb      	ldr	r3, [r7, #12]
 8015e78:	79fa      	ldrb	r2, [r7, #7]
 8015e7a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8015e7c:	68fb      	ldr	r3, [r7, #12]
 8015e7e:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8015e82:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8015e86:	68fb      	ldr	r3, [r7, #12]
 8015e88:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8015e8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8015e8e:	68fb      	ldr	r3, [r7, #12]
 8015e90:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8015e92:	68fb      	ldr	r3, [r7, #12]
 8015e94:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8015e96:	68fb      	ldr	r3, [r7, #12]
 8015e98:	22ff      	movs	r2, #255	@ 0xff
 8015e9a:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8015e9c:	68fb      	ldr	r3, [r7, #12]
 8015e9e:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8015ea2:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8015ea4:	68fb      	ldr	r3, [r7, #12]
 8015ea6:	2206      	movs	r2, #6
 8015ea8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8015eac:	68fb      	ldr	r3, [r7, #12]
 8015eae:	2206      	movs	r2, #6
 8015eb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8015eb2:	68fb      	ldr	r3, [r7, #12]
 8015eb4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015eb8:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8015eba:	68fb      	ldr	r3, [r7, #12]
 8015ebc:	2201      	movs	r2, #1
 8015ebe:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8015ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8015ef8 <tcp_alloc+0xf8>)
 8015ec4:	681a      	ldr	r2, [r3, #0]
 8015ec6:	68fb      	ldr	r3, [r7, #12]
 8015ec8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8015eca:	4b0c      	ldr	r3, [pc, #48]	@ (8015efc <tcp_alloc+0xfc>)
 8015ecc:	781a      	ldrb	r2, [r3, #0]
 8015ece:	68fb      	ldr	r3, [r7, #12]
 8015ed0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8015ed2:	68fb      	ldr	r3, [r7, #12]
 8015ed4:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8015ed8:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8015edc:	68fb      	ldr	r3, [r7, #12]
 8015ede:	4a08      	ldr	r2, [pc, #32]	@ (8015f00 <tcp_alloc+0x100>)
 8015ee0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8015ee4:	68fb      	ldr	r3, [r7, #12]
 8015ee6:	4a07      	ldr	r2, [pc, #28]	@ (8015f04 <tcp_alloc+0x104>)
 8015ee8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8015eec:	68fb      	ldr	r3, [r7, #12]
}
 8015eee:	4618      	mov	r0, r3
 8015ef0:	3710      	adds	r7, #16
 8015ef2:	46bd      	mov	sp, r7
 8015ef4:	bd80      	pop	{r7, pc}
 8015ef6:	bf00      	nop
 8015ef8:	200276f0 	.word	0x200276f0
 8015efc:	20027706 	.word	0x20027706
 8015f00:	08015bb9 	.word	0x08015bb9
 8015f04:	006ddd00 	.word	0x006ddd00

08015f08 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8015f08:	b580      	push	{r7, lr}
 8015f0a:	b082      	sub	sp, #8
 8015f0c:	af00      	add	r7, sp, #0
 8015f0e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8015f10:	687b      	ldr	r3, [r7, #4]
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	d107      	bne.n	8015f26 <tcp_pcb_purge+0x1e>
 8015f16:	4b21      	ldr	r3, [pc, #132]	@ (8015f9c <tcp_pcb_purge+0x94>)
 8015f18:	f640 0251 	movw	r2, #2129	@ 0x851
 8015f1c:	4920      	ldr	r1, [pc, #128]	@ (8015fa0 <tcp_pcb_purge+0x98>)
 8015f1e:	4821      	ldr	r0, [pc, #132]	@ (8015fa4 <tcp_pcb_purge+0x9c>)
 8015f20:	f008 f986 	bl	801e230 <iprintf>
 8015f24:	e037      	b.n	8015f96 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8015f26:	687b      	ldr	r3, [r7, #4]
 8015f28:	7d1b      	ldrb	r3, [r3, #20]
 8015f2a:	2b00      	cmp	r3, #0
 8015f2c:	d033      	beq.n	8015f96 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8015f2e:	687b      	ldr	r3, [r7, #4]
 8015f30:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8015f32:	2b0a      	cmp	r3, #10
 8015f34:	d02f      	beq.n	8015f96 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8015f3a:	2b01      	cmp	r3, #1
 8015f3c:	d02b      	beq.n	8015f96 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8015f3e:	687b      	ldr	r3, [r7, #4]
 8015f40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015f42:	2b00      	cmp	r3, #0
 8015f44:	d007      	beq.n	8015f56 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8015f46:	687b      	ldr	r3, [r7, #4]
 8015f48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015f4a:	4618      	mov	r0, r3
 8015f4c:	f7fe fb5e 	bl	801460c <pbuf_free>
      pcb->refused_data = NULL;
 8015f50:	687b      	ldr	r3, [r7, #4]
 8015f52:	2200      	movs	r2, #0
 8015f54:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8015f56:	687b      	ldr	r3, [r7, #4]
 8015f58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015f5a:	2b00      	cmp	r3, #0
 8015f5c:	d002      	beq.n	8015f64 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8015f5e:	6878      	ldr	r0, [r7, #4]
 8015f60:	f000 f986 	bl	8016270 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8015f64:	687b      	ldr	r3, [r7, #4]
 8015f66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015f6a:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015f70:	4618      	mov	r0, r3
 8015f72:	f7ff fdc7 	bl	8015b04 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8015f76:	687b      	ldr	r3, [r7, #4]
 8015f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015f7a:	4618      	mov	r0, r3
 8015f7c:	f7ff fdc2 	bl	8015b04 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8015f80:	687b      	ldr	r3, [r7, #4]
 8015f82:	2200      	movs	r2, #0
 8015f84:	66da      	str	r2, [r3, #108]	@ 0x6c
 8015f86:	687b      	ldr	r3, [r7, #4]
 8015f88:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8015f8e:	687b      	ldr	r3, [r7, #4]
 8015f90:	2200      	movs	r2, #0
 8015f92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8015f96:	3708      	adds	r7, #8
 8015f98:	46bd      	mov	sp, r7
 8015f9a:	bd80      	pop	{r7, pc}
 8015f9c:	0801ff80 	.word	0x0801ff80
 8015fa0:	080205cc 	.word	0x080205cc
 8015fa4:	0801ffc4 	.word	0x0801ffc4

08015fa8 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8015fa8:	b580      	push	{r7, lr}
 8015faa:	b084      	sub	sp, #16
 8015fac:	af00      	add	r7, sp, #0
 8015fae:	6078      	str	r0, [r7, #4]
 8015fb0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8015fb2:	683b      	ldr	r3, [r7, #0]
 8015fb4:	2b00      	cmp	r3, #0
 8015fb6:	d106      	bne.n	8015fc6 <tcp_pcb_remove+0x1e>
 8015fb8:	4b3e      	ldr	r3, [pc, #248]	@ (80160b4 <tcp_pcb_remove+0x10c>)
 8015fba:	f640 0283 	movw	r2, #2179	@ 0x883
 8015fbe:	493e      	ldr	r1, [pc, #248]	@ (80160b8 <tcp_pcb_remove+0x110>)
 8015fc0:	483e      	ldr	r0, [pc, #248]	@ (80160bc <tcp_pcb_remove+0x114>)
 8015fc2:	f008 f935 	bl	801e230 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8015fc6:	687b      	ldr	r3, [r7, #4]
 8015fc8:	2b00      	cmp	r3, #0
 8015fca:	d106      	bne.n	8015fda <tcp_pcb_remove+0x32>
 8015fcc:	4b39      	ldr	r3, [pc, #228]	@ (80160b4 <tcp_pcb_remove+0x10c>)
 8015fce:	f640 0284 	movw	r2, #2180	@ 0x884
 8015fd2:	493b      	ldr	r1, [pc, #236]	@ (80160c0 <tcp_pcb_remove+0x118>)
 8015fd4:	4839      	ldr	r0, [pc, #228]	@ (80160bc <tcp_pcb_remove+0x114>)
 8015fd6:	f008 f92b 	bl	801e230 <iprintf>

  TCP_RMV(pcblist, pcb);
 8015fda:	687b      	ldr	r3, [r7, #4]
 8015fdc:	681b      	ldr	r3, [r3, #0]
 8015fde:	683a      	ldr	r2, [r7, #0]
 8015fe0:	429a      	cmp	r2, r3
 8015fe2:	d105      	bne.n	8015ff0 <tcp_pcb_remove+0x48>
 8015fe4:	687b      	ldr	r3, [r7, #4]
 8015fe6:	681b      	ldr	r3, [r3, #0]
 8015fe8:	68da      	ldr	r2, [r3, #12]
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	601a      	str	r2, [r3, #0]
 8015fee:	e013      	b.n	8016018 <tcp_pcb_remove+0x70>
 8015ff0:	687b      	ldr	r3, [r7, #4]
 8015ff2:	681b      	ldr	r3, [r3, #0]
 8015ff4:	60fb      	str	r3, [r7, #12]
 8015ff6:	e00c      	b.n	8016012 <tcp_pcb_remove+0x6a>
 8015ff8:	68fb      	ldr	r3, [r7, #12]
 8015ffa:	68db      	ldr	r3, [r3, #12]
 8015ffc:	683a      	ldr	r2, [r7, #0]
 8015ffe:	429a      	cmp	r2, r3
 8016000:	d104      	bne.n	801600c <tcp_pcb_remove+0x64>
 8016002:	683b      	ldr	r3, [r7, #0]
 8016004:	68da      	ldr	r2, [r3, #12]
 8016006:	68fb      	ldr	r3, [r7, #12]
 8016008:	60da      	str	r2, [r3, #12]
 801600a:	e005      	b.n	8016018 <tcp_pcb_remove+0x70>
 801600c:	68fb      	ldr	r3, [r7, #12]
 801600e:	68db      	ldr	r3, [r3, #12]
 8016010:	60fb      	str	r3, [r7, #12]
 8016012:	68fb      	ldr	r3, [r7, #12]
 8016014:	2b00      	cmp	r3, #0
 8016016:	d1ef      	bne.n	8015ff8 <tcp_pcb_remove+0x50>
 8016018:	683b      	ldr	r3, [r7, #0]
 801601a:	2200      	movs	r2, #0
 801601c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801601e:	6838      	ldr	r0, [r7, #0]
 8016020:	f7ff ff72 	bl	8015f08 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8016024:	683b      	ldr	r3, [r7, #0]
 8016026:	7d1b      	ldrb	r3, [r3, #20]
 8016028:	2b0a      	cmp	r3, #10
 801602a:	d013      	beq.n	8016054 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 801602c:	683b      	ldr	r3, [r7, #0]
 801602e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8016030:	2b01      	cmp	r3, #1
 8016032:	d00f      	beq.n	8016054 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8016034:	683b      	ldr	r3, [r7, #0]
 8016036:	8b5b      	ldrh	r3, [r3, #26]
 8016038:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 801603c:	2b00      	cmp	r3, #0
 801603e:	d009      	beq.n	8016054 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8016040:	683b      	ldr	r3, [r7, #0]
 8016042:	8b5b      	ldrh	r3, [r3, #26]
 8016044:	f043 0302 	orr.w	r3, r3, #2
 8016048:	b29a      	uxth	r2, r3
 801604a:	683b      	ldr	r3, [r7, #0]
 801604c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801604e:	6838      	ldr	r0, [r7, #0]
 8016050:	f002 ff68 	bl	8018f24 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8016054:	683b      	ldr	r3, [r7, #0]
 8016056:	7d1b      	ldrb	r3, [r3, #20]
 8016058:	2b01      	cmp	r3, #1
 801605a:	d020      	beq.n	801609e <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801605c:	683b      	ldr	r3, [r7, #0]
 801605e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016060:	2b00      	cmp	r3, #0
 8016062:	d006      	beq.n	8016072 <tcp_pcb_remove+0xca>
 8016064:	4b13      	ldr	r3, [pc, #76]	@ (80160b4 <tcp_pcb_remove+0x10c>)
 8016066:	f640 0293 	movw	r2, #2195	@ 0x893
 801606a:	4916      	ldr	r1, [pc, #88]	@ (80160c4 <tcp_pcb_remove+0x11c>)
 801606c:	4813      	ldr	r0, [pc, #76]	@ (80160bc <tcp_pcb_remove+0x114>)
 801606e:	f008 f8df 	bl	801e230 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8016072:	683b      	ldr	r3, [r7, #0]
 8016074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016076:	2b00      	cmp	r3, #0
 8016078:	d006      	beq.n	8016088 <tcp_pcb_remove+0xe0>
 801607a:	4b0e      	ldr	r3, [pc, #56]	@ (80160b4 <tcp_pcb_remove+0x10c>)
 801607c:	f640 0294 	movw	r2, #2196	@ 0x894
 8016080:	4911      	ldr	r1, [pc, #68]	@ (80160c8 <tcp_pcb_remove+0x120>)
 8016082:	480e      	ldr	r0, [pc, #56]	@ (80160bc <tcp_pcb_remove+0x114>)
 8016084:	f008 f8d4 	bl	801e230 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8016088:	683b      	ldr	r3, [r7, #0]
 801608a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801608c:	2b00      	cmp	r3, #0
 801608e:	d006      	beq.n	801609e <tcp_pcb_remove+0xf6>
 8016090:	4b08      	ldr	r3, [pc, #32]	@ (80160b4 <tcp_pcb_remove+0x10c>)
 8016092:	f640 0296 	movw	r2, #2198	@ 0x896
 8016096:	490d      	ldr	r1, [pc, #52]	@ (80160cc <tcp_pcb_remove+0x124>)
 8016098:	4808      	ldr	r0, [pc, #32]	@ (80160bc <tcp_pcb_remove+0x114>)
 801609a:	f008 f8c9 	bl	801e230 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801609e:	683b      	ldr	r3, [r7, #0]
 80160a0:	2200      	movs	r2, #0
 80160a2:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 80160a4:	683b      	ldr	r3, [r7, #0]
 80160a6:	2200      	movs	r2, #0
 80160a8:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 80160aa:	bf00      	nop
 80160ac:	3710      	adds	r7, #16
 80160ae:	46bd      	mov	sp, r7
 80160b0:	bd80      	pop	{r7, pc}
 80160b2:	bf00      	nop
 80160b4:	0801ff80 	.word	0x0801ff80
 80160b8:	080205e8 	.word	0x080205e8
 80160bc:	0801ffc4 	.word	0x0801ffc4
 80160c0:	08020604 	.word	0x08020604
 80160c4:	08020624 	.word	0x08020624
 80160c8:	0802063c 	.word	0x0802063c
 80160cc:	08020658 	.word	0x08020658

080160d0 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80160d0:	b580      	push	{r7, lr}
 80160d2:	b082      	sub	sp, #8
 80160d4:	af00      	add	r7, sp, #0
 80160d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	2b00      	cmp	r3, #0
 80160dc:	d106      	bne.n	80160ec <tcp_next_iss+0x1c>
 80160de:	4b0a      	ldr	r3, [pc, #40]	@ (8016108 <tcp_next_iss+0x38>)
 80160e0:	f640 02af 	movw	r2, #2223	@ 0x8af
 80160e4:	4909      	ldr	r1, [pc, #36]	@ (801610c <tcp_next_iss+0x3c>)
 80160e6:	480a      	ldr	r0, [pc, #40]	@ (8016110 <tcp_next_iss+0x40>)
 80160e8:	f008 f8a2 	bl	801e230 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80160ec:	4b09      	ldr	r3, [pc, #36]	@ (8016114 <tcp_next_iss+0x44>)
 80160ee:	681a      	ldr	r2, [r3, #0]
 80160f0:	4b09      	ldr	r3, [pc, #36]	@ (8016118 <tcp_next_iss+0x48>)
 80160f2:	681b      	ldr	r3, [r3, #0]
 80160f4:	4413      	add	r3, r2
 80160f6:	4a07      	ldr	r2, [pc, #28]	@ (8016114 <tcp_next_iss+0x44>)
 80160f8:	6013      	str	r3, [r2, #0]
  return iss;
 80160fa:	4b06      	ldr	r3, [pc, #24]	@ (8016114 <tcp_next_iss+0x44>)
 80160fc:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80160fe:	4618      	mov	r0, r3
 8016100:	3708      	adds	r7, #8
 8016102:	46bd      	mov	sp, r7
 8016104:	bd80      	pop	{r7, pc}
 8016106:	bf00      	nop
 8016108:	0801ff80 	.word	0x0801ff80
 801610c:	08020670 	.word	0x08020670
 8016110:	0801ffc4 	.word	0x0801ffc4
 8016114:	20000028 	.word	0x20000028
 8016118:	200276f0 	.word	0x200276f0

0801611c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 801611c:	b580      	push	{r7, lr}
 801611e:	b086      	sub	sp, #24
 8016120:	af00      	add	r7, sp, #0
 8016122:	4603      	mov	r3, r0
 8016124:	60b9      	str	r1, [r7, #8]
 8016126:	607a      	str	r2, [r7, #4]
 8016128:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 801612a:	687b      	ldr	r3, [r7, #4]
 801612c:	2b00      	cmp	r3, #0
 801612e:	d106      	bne.n	801613e <tcp_eff_send_mss_netif+0x22>
 8016130:	4b14      	ldr	r3, [pc, #80]	@ (8016184 <tcp_eff_send_mss_netif+0x68>)
 8016132:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 8016136:	4914      	ldr	r1, [pc, #80]	@ (8016188 <tcp_eff_send_mss_netif+0x6c>)
 8016138:	4814      	ldr	r0, [pc, #80]	@ (801618c <tcp_eff_send_mss_netif+0x70>)
 801613a:	f008 f879 	bl	801e230 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801613e:	68bb      	ldr	r3, [r7, #8]
 8016140:	2b00      	cmp	r3, #0
 8016142:	d101      	bne.n	8016148 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8016144:	89fb      	ldrh	r3, [r7, #14]
 8016146:	e019      	b.n	801617c <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8016148:	68bb      	ldr	r3, [r7, #8]
 801614a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801614c:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801614e:	8afb      	ldrh	r3, [r7, #22]
 8016150:	2b00      	cmp	r3, #0
 8016152:	d012      	beq.n	801617a <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8016154:	2328      	movs	r3, #40	@ 0x28
 8016156:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8016158:	8afa      	ldrh	r2, [r7, #22]
 801615a:	8abb      	ldrh	r3, [r7, #20]
 801615c:	429a      	cmp	r2, r3
 801615e:	d904      	bls.n	801616a <tcp_eff_send_mss_netif+0x4e>
 8016160:	8afa      	ldrh	r2, [r7, #22]
 8016162:	8abb      	ldrh	r3, [r7, #20]
 8016164:	1ad3      	subs	r3, r2, r3
 8016166:	b29b      	uxth	r3, r3
 8016168:	e000      	b.n	801616c <tcp_eff_send_mss_netif+0x50>
 801616a:	2300      	movs	r3, #0
 801616c:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801616e:	8a7a      	ldrh	r2, [r7, #18]
 8016170:	89fb      	ldrh	r3, [r7, #14]
 8016172:	4293      	cmp	r3, r2
 8016174:	bf28      	it	cs
 8016176:	4613      	movcs	r3, r2
 8016178:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801617a:	89fb      	ldrh	r3, [r7, #14]
}
 801617c:	4618      	mov	r0, r3
 801617e:	3718      	adds	r7, #24
 8016180:	46bd      	mov	sp, r7
 8016182:	bd80      	pop	{r7, pc}
 8016184:	0801ff80 	.word	0x0801ff80
 8016188:	0802068c 	.word	0x0802068c
 801618c:	0801ffc4 	.word	0x0801ffc4

08016190 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8016190:	b580      	push	{r7, lr}
 8016192:	b084      	sub	sp, #16
 8016194:	af00      	add	r7, sp, #0
 8016196:	6078      	str	r0, [r7, #4]
 8016198:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801619a:	683b      	ldr	r3, [r7, #0]
 801619c:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 801619e:	687b      	ldr	r3, [r7, #4]
 80161a0:	2b00      	cmp	r3, #0
 80161a2:	d119      	bne.n	80161d8 <tcp_netif_ip_addr_changed_pcblist+0x48>
 80161a4:	4b10      	ldr	r3, [pc, #64]	@ (80161e8 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 80161a6:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 80161aa:	4910      	ldr	r1, [pc, #64]	@ (80161ec <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 80161ac:	4810      	ldr	r0, [pc, #64]	@ (80161f0 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 80161ae:	f008 f83f 	bl	801e230 <iprintf>

  while (pcb != NULL) {
 80161b2:	e011      	b.n	80161d8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 80161b4:	68fb      	ldr	r3, [r7, #12]
 80161b6:	681a      	ldr	r2, [r3, #0]
 80161b8:	687b      	ldr	r3, [r7, #4]
 80161ba:	681b      	ldr	r3, [r3, #0]
 80161bc:	429a      	cmp	r2, r3
 80161be:	d108      	bne.n	80161d2 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80161c0:	68fb      	ldr	r3, [r7, #12]
 80161c2:	68db      	ldr	r3, [r3, #12]
 80161c4:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80161c6:	68f8      	ldr	r0, [r7, #12]
 80161c8:	f7fe ffc4 	bl	8015154 <tcp_abort>
      pcb = next;
 80161cc:	68bb      	ldr	r3, [r7, #8]
 80161ce:	60fb      	str	r3, [r7, #12]
 80161d0:	e002      	b.n	80161d8 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80161d2:	68fb      	ldr	r3, [r7, #12]
 80161d4:	68db      	ldr	r3, [r3, #12]
 80161d6:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80161d8:	68fb      	ldr	r3, [r7, #12]
 80161da:	2b00      	cmp	r3, #0
 80161dc:	d1ea      	bne.n	80161b4 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80161de:	bf00      	nop
 80161e0:	bf00      	nop
 80161e2:	3710      	adds	r7, #16
 80161e4:	46bd      	mov	sp, r7
 80161e6:	bd80      	pop	{r7, pc}
 80161e8:	0801ff80 	.word	0x0801ff80
 80161ec:	080206b4 	.word	0x080206b4
 80161f0:	0801ffc4 	.word	0x0801ffc4

080161f4 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80161f4:	b580      	push	{r7, lr}
 80161f6:	b084      	sub	sp, #16
 80161f8:	af00      	add	r7, sp, #0
 80161fa:	6078      	str	r0, [r7, #4]
 80161fc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	2b00      	cmp	r3, #0
 8016202:	d02a      	beq.n	801625a <tcp_netif_ip_addr_changed+0x66>
 8016204:	687b      	ldr	r3, [r7, #4]
 8016206:	681b      	ldr	r3, [r3, #0]
 8016208:	2b00      	cmp	r3, #0
 801620a:	d026      	beq.n	801625a <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801620c:	4b15      	ldr	r3, [pc, #84]	@ (8016264 <tcp_netif_ip_addr_changed+0x70>)
 801620e:	681b      	ldr	r3, [r3, #0]
 8016210:	4619      	mov	r1, r3
 8016212:	6878      	ldr	r0, [r7, #4]
 8016214:	f7ff ffbc 	bl	8016190 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8016218:	4b13      	ldr	r3, [pc, #76]	@ (8016268 <tcp_netif_ip_addr_changed+0x74>)
 801621a:	681b      	ldr	r3, [r3, #0]
 801621c:	4619      	mov	r1, r3
 801621e:	6878      	ldr	r0, [r7, #4]
 8016220:	f7ff ffb6 	bl	8016190 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8016224:	683b      	ldr	r3, [r7, #0]
 8016226:	2b00      	cmp	r3, #0
 8016228:	d017      	beq.n	801625a <tcp_netif_ip_addr_changed+0x66>
 801622a:	683b      	ldr	r3, [r7, #0]
 801622c:	681b      	ldr	r3, [r3, #0]
 801622e:	2b00      	cmp	r3, #0
 8016230:	d013      	beq.n	801625a <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016232:	4b0e      	ldr	r3, [pc, #56]	@ (801626c <tcp_netif_ip_addr_changed+0x78>)
 8016234:	681b      	ldr	r3, [r3, #0]
 8016236:	60fb      	str	r3, [r7, #12]
 8016238:	e00c      	b.n	8016254 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801623a:	68fb      	ldr	r3, [r7, #12]
 801623c:	681a      	ldr	r2, [r3, #0]
 801623e:	687b      	ldr	r3, [r7, #4]
 8016240:	681b      	ldr	r3, [r3, #0]
 8016242:	429a      	cmp	r2, r3
 8016244:	d103      	bne.n	801624e <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8016246:	683b      	ldr	r3, [r7, #0]
 8016248:	681a      	ldr	r2, [r3, #0]
 801624a:	68fb      	ldr	r3, [r7, #12]
 801624c:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801624e:	68fb      	ldr	r3, [r7, #12]
 8016250:	68db      	ldr	r3, [r3, #12]
 8016252:	60fb      	str	r3, [r7, #12]
 8016254:	68fb      	ldr	r3, [r7, #12]
 8016256:	2b00      	cmp	r3, #0
 8016258:	d1ef      	bne.n	801623a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801625a:	bf00      	nop
 801625c:	3710      	adds	r7, #16
 801625e:	46bd      	mov	sp, r7
 8016260:	bd80      	pop	{r7, pc}
 8016262:	bf00      	nop
 8016264:	200276fc 	.word	0x200276fc
 8016268:	200276f4 	.word	0x200276f4
 801626c:	200276f8 	.word	0x200276f8

08016270 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8016270:	b580      	push	{r7, lr}
 8016272:	b082      	sub	sp, #8
 8016274:	af00      	add	r7, sp, #0
 8016276:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801627c:	2b00      	cmp	r3, #0
 801627e:	d007      	beq.n	8016290 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8016280:	687b      	ldr	r3, [r7, #4]
 8016282:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016284:	4618      	mov	r0, r3
 8016286:	f7ff fc3d 	bl	8015b04 <tcp_segs_free>
    pcb->ooseq = NULL;
 801628a:	687b      	ldr	r3, [r7, #4]
 801628c:	2200      	movs	r2, #0
 801628e:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8016290:	bf00      	nop
 8016292:	3708      	adds	r7, #8
 8016294:	46bd      	mov	sp, r7
 8016296:	bd80      	pop	{r7, pc}

08016298 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8016298:	b590      	push	{r4, r7, lr}
 801629a:	b08d      	sub	sp, #52	@ 0x34
 801629c:	af04      	add	r7, sp, #16
 801629e:	6078      	str	r0, [r7, #4]
 80162a0:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80162a2:	687b      	ldr	r3, [r7, #4]
 80162a4:	2b00      	cmp	r3, #0
 80162a6:	d105      	bne.n	80162b4 <tcp_input+0x1c>
 80162a8:	4b9b      	ldr	r3, [pc, #620]	@ (8016518 <tcp_input+0x280>)
 80162aa:	2283      	movs	r2, #131	@ 0x83
 80162ac:	499b      	ldr	r1, [pc, #620]	@ (801651c <tcp_input+0x284>)
 80162ae:	489c      	ldr	r0, [pc, #624]	@ (8016520 <tcp_input+0x288>)
 80162b0:	f007 ffbe 	bl	801e230 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	685b      	ldr	r3, [r3, #4]
 80162b8:	4a9a      	ldr	r2, [pc, #616]	@ (8016524 <tcp_input+0x28c>)
 80162ba:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80162bc:	687b      	ldr	r3, [r7, #4]
 80162be:	895b      	ldrh	r3, [r3, #10]
 80162c0:	2b13      	cmp	r3, #19
 80162c2:	f240 83d1 	bls.w	8016a68 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80162c6:	4b98      	ldr	r3, [pc, #608]	@ (8016528 <tcp_input+0x290>)
 80162c8:	695b      	ldr	r3, [r3, #20]
 80162ca:	4a97      	ldr	r2, [pc, #604]	@ (8016528 <tcp_input+0x290>)
 80162cc:	6812      	ldr	r2, [r2, #0]
 80162ce:	4611      	mov	r1, r2
 80162d0:	4618      	mov	r0, r3
 80162d2:	f005 feef 	bl	801c0b4 <ip4_addr_isbroadcast_u32>
 80162d6:	4603      	mov	r3, r0
 80162d8:	2b00      	cmp	r3, #0
 80162da:	f040 83c7 	bne.w	8016a6c <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80162de:	4b92      	ldr	r3, [pc, #584]	@ (8016528 <tcp_input+0x290>)
 80162e0:	695b      	ldr	r3, [r3, #20]
 80162e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80162e6:	2be0      	cmp	r3, #224	@ 0xe0
 80162e8:	f000 83c0 	beq.w	8016a6c <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80162ec:	4b8d      	ldr	r3, [pc, #564]	@ (8016524 <tcp_input+0x28c>)
 80162ee:	681b      	ldr	r3, [r3, #0]
 80162f0:	899b      	ldrh	r3, [r3, #12]
 80162f2:	b29b      	uxth	r3, r3
 80162f4:	4618      	mov	r0, r3
 80162f6:	f7fc fd9b 	bl	8012e30 <lwip_htons>
 80162fa:	4603      	mov	r3, r0
 80162fc:	0b1b      	lsrs	r3, r3, #12
 80162fe:	b29b      	uxth	r3, r3
 8016300:	b2db      	uxtb	r3, r3
 8016302:	009b      	lsls	r3, r3, #2
 8016304:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8016306:	7cbb      	ldrb	r3, [r7, #18]
 8016308:	2b13      	cmp	r3, #19
 801630a:	f240 83b1 	bls.w	8016a70 <tcp_input+0x7d8>
 801630e:	7cbb      	ldrb	r3, [r7, #18]
 8016310:	b29a      	uxth	r2, r3
 8016312:	687b      	ldr	r3, [r7, #4]
 8016314:	891b      	ldrh	r3, [r3, #8]
 8016316:	429a      	cmp	r2, r3
 8016318:	f200 83aa 	bhi.w	8016a70 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 801631c:	7cbb      	ldrb	r3, [r7, #18]
 801631e:	b29b      	uxth	r3, r3
 8016320:	3b14      	subs	r3, #20
 8016322:	b29a      	uxth	r2, r3
 8016324:	4b81      	ldr	r3, [pc, #516]	@ (801652c <tcp_input+0x294>)
 8016326:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8016328:	4b81      	ldr	r3, [pc, #516]	@ (8016530 <tcp_input+0x298>)
 801632a:	2200      	movs	r2, #0
 801632c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	895a      	ldrh	r2, [r3, #10]
 8016332:	7cbb      	ldrb	r3, [r7, #18]
 8016334:	b29b      	uxth	r3, r3
 8016336:	429a      	cmp	r2, r3
 8016338:	d309      	bcc.n	801634e <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801633a:	4b7c      	ldr	r3, [pc, #496]	@ (801652c <tcp_input+0x294>)
 801633c:	881a      	ldrh	r2, [r3, #0]
 801633e:	4b7d      	ldr	r3, [pc, #500]	@ (8016534 <tcp_input+0x29c>)
 8016340:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8016342:	7cbb      	ldrb	r3, [r7, #18]
 8016344:	4619      	mov	r1, r3
 8016346:	6878      	ldr	r0, [r7, #4]
 8016348:	f7fe f8da 	bl	8014500 <pbuf_remove_header>
 801634c:	e04e      	b.n	80163ec <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	681b      	ldr	r3, [r3, #0]
 8016352:	2b00      	cmp	r3, #0
 8016354:	d105      	bne.n	8016362 <tcp_input+0xca>
 8016356:	4b70      	ldr	r3, [pc, #448]	@ (8016518 <tcp_input+0x280>)
 8016358:	22c2      	movs	r2, #194	@ 0xc2
 801635a:	4977      	ldr	r1, [pc, #476]	@ (8016538 <tcp_input+0x2a0>)
 801635c:	4870      	ldr	r0, [pc, #448]	@ (8016520 <tcp_input+0x288>)
 801635e:	f007 ff67 	bl	801e230 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8016362:	2114      	movs	r1, #20
 8016364:	6878      	ldr	r0, [r7, #4]
 8016366:	f7fe f8cb 	bl	8014500 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801636a:	687b      	ldr	r3, [r7, #4]
 801636c:	895a      	ldrh	r2, [r3, #10]
 801636e:	4b71      	ldr	r3, [pc, #452]	@ (8016534 <tcp_input+0x29c>)
 8016370:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8016372:	4b6e      	ldr	r3, [pc, #440]	@ (801652c <tcp_input+0x294>)
 8016374:	881a      	ldrh	r2, [r3, #0]
 8016376:	4b6f      	ldr	r3, [pc, #444]	@ (8016534 <tcp_input+0x29c>)
 8016378:	881b      	ldrh	r3, [r3, #0]
 801637a:	1ad3      	subs	r3, r2, r3
 801637c:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 801637e:	4b6d      	ldr	r3, [pc, #436]	@ (8016534 <tcp_input+0x29c>)
 8016380:	881b      	ldrh	r3, [r3, #0]
 8016382:	4619      	mov	r1, r3
 8016384:	6878      	ldr	r0, [r7, #4]
 8016386:	f7fe f8bb 	bl	8014500 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801638a:	687b      	ldr	r3, [r7, #4]
 801638c:	681b      	ldr	r3, [r3, #0]
 801638e:	895b      	ldrh	r3, [r3, #10]
 8016390:	8a3a      	ldrh	r2, [r7, #16]
 8016392:	429a      	cmp	r2, r3
 8016394:	f200 836e 	bhi.w	8016a74 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8016398:	687b      	ldr	r3, [r7, #4]
 801639a:	681b      	ldr	r3, [r3, #0]
 801639c:	685b      	ldr	r3, [r3, #4]
 801639e:	4a64      	ldr	r2, [pc, #400]	@ (8016530 <tcp_input+0x298>)
 80163a0:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80163a2:	687b      	ldr	r3, [r7, #4]
 80163a4:	681b      	ldr	r3, [r3, #0]
 80163a6:	8a3a      	ldrh	r2, [r7, #16]
 80163a8:	4611      	mov	r1, r2
 80163aa:	4618      	mov	r0, r3
 80163ac:	f7fe f8a8 	bl	8014500 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	891a      	ldrh	r2, [r3, #8]
 80163b4:	8a3b      	ldrh	r3, [r7, #16]
 80163b6:	1ad3      	subs	r3, r2, r3
 80163b8:	b29a      	uxth	r2, r3
 80163ba:	687b      	ldr	r3, [r7, #4]
 80163bc:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80163be:	687b      	ldr	r3, [r7, #4]
 80163c0:	895b      	ldrh	r3, [r3, #10]
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	d005      	beq.n	80163d2 <tcp_input+0x13a>
 80163c6:	4b54      	ldr	r3, [pc, #336]	@ (8016518 <tcp_input+0x280>)
 80163c8:	22df      	movs	r2, #223	@ 0xdf
 80163ca:	495c      	ldr	r1, [pc, #368]	@ (801653c <tcp_input+0x2a4>)
 80163cc:	4854      	ldr	r0, [pc, #336]	@ (8016520 <tcp_input+0x288>)
 80163ce:	f007 ff2f 	bl	801e230 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	891a      	ldrh	r2, [r3, #8]
 80163d6:	687b      	ldr	r3, [r7, #4]
 80163d8:	681b      	ldr	r3, [r3, #0]
 80163da:	891b      	ldrh	r3, [r3, #8]
 80163dc:	429a      	cmp	r2, r3
 80163de:	d005      	beq.n	80163ec <tcp_input+0x154>
 80163e0:	4b4d      	ldr	r3, [pc, #308]	@ (8016518 <tcp_input+0x280>)
 80163e2:	22e0      	movs	r2, #224	@ 0xe0
 80163e4:	4956      	ldr	r1, [pc, #344]	@ (8016540 <tcp_input+0x2a8>)
 80163e6:	484e      	ldr	r0, [pc, #312]	@ (8016520 <tcp_input+0x288>)
 80163e8:	f007 ff22 	bl	801e230 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80163ec:	4b4d      	ldr	r3, [pc, #308]	@ (8016524 <tcp_input+0x28c>)
 80163ee:	681b      	ldr	r3, [r3, #0]
 80163f0:	881b      	ldrh	r3, [r3, #0]
 80163f2:	b29b      	uxth	r3, r3
 80163f4:	4a4b      	ldr	r2, [pc, #300]	@ (8016524 <tcp_input+0x28c>)
 80163f6:	6814      	ldr	r4, [r2, #0]
 80163f8:	4618      	mov	r0, r3
 80163fa:	f7fc fd19 	bl	8012e30 <lwip_htons>
 80163fe:	4603      	mov	r3, r0
 8016400:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8016402:	4b48      	ldr	r3, [pc, #288]	@ (8016524 <tcp_input+0x28c>)
 8016404:	681b      	ldr	r3, [r3, #0]
 8016406:	885b      	ldrh	r3, [r3, #2]
 8016408:	b29b      	uxth	r3, r3
 801640a:	4a46      	ldr	r2, [pc, #280]	@ (8016524 <tcp_input+0x28c>)
 801640c:	6814      	ldr	r4, [r2, #0]
 801640e:	4618      	mov	r0, r3
 8016410:	f7fc fd0e 	bl	8012e30 <lwip_htons>
 8016414:	4603      	mov	r3, r0
 8016416:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8016418:	4b42      	ldr	r3, [pc, #264]	@ (8016524 <tcp_input+0x28c>)
 801641a:	681b      	ldr	r3, [r3, #0]
 801641c:	685b      	ldr	r3, [r3, #4]
 801641e:	4a41      	ldr	r2, [pc, #260]	@ (8016524 <tcp_input+0x28c>)
 8016420:	6814      	ldr	r4, [r2, #0]
 8016422:	4618      	mov	r0, r3
 8016424:	f7fc fd1a 	bl	8012e5c <lwip_htonl>
 8016428:	4603      	mov	r3, r0
 801642a:	6063      	str	r3, [r4, #4]
 801642c:	6863      	ldr	r3, [r4, #4]
 801642e:	4a45      	ldr	r2, [pc, #276]	@ (8016544 <tcp_input+0x2ac>)
 8016430:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8016432:	4b3c      	ldr	r3, [pc, #240]	@ (8016524 <tcp_input+0x28c>)
 8016434:	681b      	ldr	r3, [r3, #0]
 8016436:	689b      	ldr	r3, [r3, #8]
 8016438:	4a3a      	ldr	r2, [pc, #232]	@ (8016524 <tcp_input+0x28c>)
 801643a:	6814      	ldr	r4, [r2, #0]
 801643c:	4618      	mov	r0, r3
 801643e:	f7fc fd0d 	bl	8012e5c <lwip_htonl>
 8016442:	4603      	mov	r3, r0
 8016444:	60a3      	str	r3, [r4, #8]
 8016446:	68a3      	ldr	r3, [r4, #8]
 8016448:	4a3f      	ldr	r2, [pc, #252]	@ (8016548 <tcp_input+0x2b0>)
 801644a:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801644c:	4b35      	ldr	r3, [pc, #212]	@ (8016524 <tcp_input+0x28c>)
 801644e:	681b      	ldr	r3, [r3, #0]
 8016450:	89db      	ldrh	r3, [r3, #14]
 8016452:	b29b      	uxth	r3, r3
 8016454:	4a33      	ldr	r2, [pc, #204]	@ (8016524 <tcp_input+0x28c>)
 8016456:	6814      	ldr	r4, [r2, #0]
 8016458:	4618      	mov	r0, r3
 801645a:	f7fc fce9 	bl	8012e30 <lwip_htons>
 801645e:	4603      	mov	r3, r0
 8016460:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8016462:	4b30      	ldr	r3, [pc, #192]	@ (8016524 <tcp_input+0x28c>)
 8016464:	681b      	ldr	r3, [r3, #0]
 8016466:	899b      	ldrh	r3, [r3, #12]
 8016468:	b29b      	uxth	r3, r3
 801646a:	4618      	mov	r0, r3
 801646c:	f7fc fce0 	bl	8012e30 <lwip_htons>
 8016470:	4603      	mov	r3, r0
 8016472:	b2db      	uxtb	r3, r3
 8016474:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016478:	b2da      	uxtb	r2, r3
 801647a:	4b34      	ldr	r3, [pc, #208]	@ (801654c <tcp_input+0x2b4>)
 801647c:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	891a      	ldrh	r2, [r3, #8]
 8016482:	4b33      	ldr	r3, [pc, #204]	@ (8016550 <tcp_input+0x2b8>)
 8016484:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8016486:	4b31      	ldr	r3, [pc, #196]	@ (801654c <tcp_input+0x2b4>)
 8016488:	781b      	ldrb	r3, [r3, #0]
 801648a:	f003 0303 	and.w	r3, r3, #3
 801648e:	2b00      	cmp	r3, #0
 8016490:	d00c      	beq.n	80164ac <tcp_input+0x214>
    tcplen++;
 8016492:	4b2f      	ldr	r3, [pc, #188]	@ (8016550 <tcp_input+0x2b8>)
 8016494:	881b      	ldrh	r3, [r3, #0]
 8016496:	3301      	adds	r3, #1
 8016498:	b29a      	uxth	r2, r3
 801649a:	4b2d      	ldr	r3, [pc, #180]	@ (8016550 <tcp_input+0x2b8>)
 801649c:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801649e:	687b      	ldr	r3, [r7, #4]
 80164a0:	891a      	ldrh	r2, [r3, #8]
 80164a2:	4b2b      	ldr	r3, [pc, #172]	@ (8016550 <tcp_input+0x2b8>)
 80164a4:	881b      	ldrh	r3, [r3, #0]
 80164a6:	429a      	cmp	r2, r3
 80164a8:	f200 82e6 	bhi.w	8016a78 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80164ac:	2300      	movs	r3, #0
 80164ae:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80164b0:	4b28      	ldr	r3, [pc, #160]	@ (8016554 <tcp_input+0x2bc>)
 80164b2:	681b      	ldr	r3, [r3, #0]
 80164b4:	61fb      	str	r3, [r7, #28]
 80164b6:	e09d      	b.n	80165f4 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80164b8:	69fb      	ldr	r3, [r7, #28]
 80164ba:	7d1b      	ldrb	r3, [r3, #20]
 80164bc:	2b00      	cmp	r3, #0
 80164be:	d105      	bne.n	80164cc <tcp_input+0x234>
 80164c0:	4b15      	ldr	r3, [pc, #84]	@ (8016518 <tcp_input+0x280>)
 80164c2:	22fb      	movs	r2, #251	@ 0xfb
 80164c4:	4924      	ldr	r1, [pc, #144]	@ (8016558 <tcp_input+0x2c0>)
 80164c6:	4816      	ldr	r0, [pc, #88]	@ (8016520 <tcp_input+0x288>)
 80164c8:	f007 feb2 	bl	801e230 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80164cc:	69fb      	ldr	r3, [r7, #28]
 80164ce:	7d1b      	ldrb	r3, [r3, #20]
 80164d0:	2b0a      	cmp	r3, #10
 80164d2:	d105      	bne.n	80164e0 <tcp_input+0x248>
 80164d4:	4b10      	ldr	r3, [pc, #64]	@ (8016518 <tcp_input+0x280>)
 80164d6:	22fc      	movs	r2, #252	@ 0xfc
 80164d8:	4920      	ldr	r1, [pc, #128]	@ (801655c <tcp_input+0x2c4>)
 80164da:	4811      	ldr	r0, [pc, #68]	@ (8016520 <tcp_input+0x288>)
 80164dc:	f007 fea8 	bl	801e230 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80164e0:	69fb      	ldr	r3, [r7, #28]
 80164e2:	7d1b      	ldrb	r3, [r3, #20]
 80164e4:	2b01      	cmp	r3, #1
 80164e6:	d105      	bne.n	80164f4 <tcp_input+0x25c>
 80164e8:	4b0b      	ldr	r3, [pc, #44]	@ (8016518 <tcp_input+0x280>)
 80164ea:	22fd      	movs	r2, #253	@ 0xfd
 80164ec:	491c      	ldr	r1, [pc, #112]	@ (8016560 <tcp_input+0x2c8>)
 80164ee:	480c      	ldr	r0, [pc, #48]	@ (8016520 <tcp_input+0x288>)
 80164f0:	f007 fe9e 	bl	801e230 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80164f4:	69fb      	ldr	r3, [r7, #28]
 80164f6:	7a1b      	ldrb	r3, [r3, #8]
 80164f8:	2b00      	cmp	r3, #0
 80164fa:	d033      	beq.n	8016564 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80164fc:	69fb      	ldr	r3, [r7, #28]
 80164fe:	7a1a      	ldrb	r2, [r3, #8]
 8016500:	4b09      	ldr	r3, [pc, #36]	@ (8016528 <tcp_input+0x290>)
 8016502:	685b      	ldr	r3, [r3, #4]
 8016504:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8016508:	3301      	adds	r3, #1
 801650a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801650c:	429a      	cmp	r2, r3
 801650e:	d029      	beq.n	8016564 <tcp_input+0x2cc>
      prev = pcb;
 8016510:	69fb      	ldr	r3, [r7, #28]
 8016512:	61bb      	str	r3, [r7, #24]
      continue;
 8016514:	e06b      	b.n	80165ee <tcp_input+0x356>
 8016516:	bf00      	nop
 8016518:	080206e8 	.word	0x080206e8
 801651c:	0802071c 	.word	0x0802071c
 8016520:	08020734 	.word	0x08020734
 8016524:	20027718 	.word	0x20027718
 8016528:	200245f0 	.word	0x200245f0
 801652c:	2002771c 	.word	0x2002771c
 8016530:	20027720 	.word	0x20027720
 8016534:	2002771e 	.word	0x2002771e
 8016538:	0802075c 	.word	0x0802075c
 801653c:	0802076c 	.word	0x0802076c
 8016540:	08020778 	.word	0x08020778
 8016544:	20027728 	.word	0x20027728
 8016548:	2002772c 	.word	0x2002772c
 801654c:	20027734 	.word	0x20027734
 8016550:	20027732 	.word	0x20027732
 8016554:	200276fc 	.word	0x200276fc
 8016558:	08020798 	.word	0x08020798
 801655c:	080207c0 	.word	0x080207c0
 8016560:	080207ec 	.word	0x080207ec
    }

    if (pcb->remote_port == tcphdr->src &&
 8016564:	69fb      	ldr	r3, [r7, #28]
 8016566:	8b1a      	ldrh	r2, [r3, #24]
 8016568:	4b72      	ldr	r3, [pc, #456]	@ (8016734 <tcp_input+0x49c>)
 801656a:	681b      	ldr	r3, [r3, #0]
 801656c:	881b      	ldrh	r3, [r3, #0]
 801656e:	b29b      	uxth	r3, r3
 8016570:	429a      	cmp	r2, r3
 8016572:	d13a      	bne.n	80165ea <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8016574:	69fb      	ldr	r3, [r7, #28]
 8016576:	8ada      	ldrh	r2, [r3, #22]
 8016578:	4b6e      	ldr	r3, [pc, #440]	@ (8016734 <tcp_input+0x49c>)
 801657a:	681b      	ldr	r3, [r3, #0]
 801657c:	885b      	ldrh	r3, [r3, #2]
 801657e:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8016580:	429a      	cmp	r2, r3
 8016582:	d132      	bne.n	80165ea <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016584:	69fb      	ldr	r3, [r7, #28]
 8016586:	685a      	ldr	r2, [r3, #4]
 8016588:	4b6b      	ldr	r3, [pc, #428]	@ (8016738 <tcp_input+0x4a0>)
 801658a:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 801658c:	429a      	cmp	r2, r3
 801658e:	d12c      	bne.n	80165ea <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8016590:	69fb      	ldr	r3, [r7, #28]
 8016592:	681a      	ldr	r2, [r3, #0]
 8016594:	4b68      	ldr	r3, [pc, #416]	@ (8016738 <tcp_input+0x4a0>)
 8016596:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016598:	429a      	cmp	r2, r3
 801659a:	d126      	bne.n	80165ea <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801659c:	69fb      	ldr	r3, [r7, #28]
 801659e:	68db      	ldr	r3, [r3, #12]
 80165a0:	69fa      	ldr	r2, [r7, #28]
 80165a2:	429a      	cmp	r2, r3
 80165a4:	d106      	bne.n	80165b4 <tcp_input+0x31c>
 80165a6:	4b65      	ldr	r3, [pc, #404]	@ (801673c <tcp_input+0x4a4>)
 80165a8:	f240 120d 	movw	r2, #269	@ 0x10d
 80165ac:	4964      	ldr	r1, [pc, #400]	@ (8016740 <tcp_input+0x4a8>)
 80165ae:	4865      	ldr	r0, [pc, #404]	@ (8016744 <tcp_input+0x4ac>)
 80165b0:	f007 fe3e 	bl	801e230 <iprintf>
      if (prev != NULL) {
 80165b4:	69bb      	ldr	r3, [r7, #24]
 80165b6:	2b00      	cmp	r3, #0
 80165b8:	d00a      	beq.n	80165d0 <tcp_input+0x338>
        prev->next = pcb->next;
 80165ba:	69fb      	ldr	r3, [r7, #28]
 80165bc:	68da      	ldr	r2, [r3, #12]
 80165be:	69bb      	ldr	r3, [r7, #24]
 80165c0:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80165c2:	4b61      	ldr	r3, [pc, #388]	@ (8016748 <tcp_input+0x4b0>)
 80165c4:	681a      	ldr	r2, [r3, #0]
 80165c6:	69fb      	ldr	r3, [r7, #28]
 80165c8:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80165ca:	4a5f      	ldr	r2, [pc, #380]	@ (8016748 <tcp_input+0x4b0>)
 80165cc:	69fb      	ldr	r3, [r7, #28]
 80165ce:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80165d0:	69fb      	ldr	r3, [r7, #28]
 80165d2:	68db      	ldr	r3, [r3, #12]
 80165d4:	69fa      	ldr	r2, [r7, #28]
 80165d6:	429a      	cmp	r2, r3
 80165d8:	d111      	bne.n	80165fe <tcp_input+0x366>
 80165da:	4b58      	ldr	r3, [pc, #352]	@ (801673c <tcp_input+0x4a4>)
 80165dc:	f240 1215 	movw	r2, #277	@ 0x115
 80165e0:	495a      	ldr	r1, [pc, #360]	@ (801674c <tcp_input+0x4b4>)
 80165e2:	4858      	ldr	r0, [pc, #352]	@ (8016744 <tcp_input+0x4ac>)
 80165e4:	f007 fe24 	bl	801e230 <iprintf>
      break;
 80165e8:	e009      	b.n	80165fe <tcp_input+0x366>
    }
    prev = pcb;
 80165ea:	69fb      	ldr	r3, [r7, #28]
 80165ec:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80165ee:	69fb      	ldr	r3, [r7, #28]
 80165f0:	68db      	ldr	r3, [r3, #12]
 80165f2:	61fb      	str	r3, [r7, #28]
 80165f4:	69fb      	ldr	r3, [r7, #28]
 80165f6:	2b00      	cmp	r3, #0
 80165f8:	f47f af5e 	bne.w	80164b8 <tcp_input+0x220>
 80165fc:	e000      	b.n	8016600 <tcp_input+0x368>
      break;
 80165fe:	bf00      	nop
  }

  if (pcb == NULL) {
 8016600:	69fb      	ldr	r3, [r7, #28]
 8016602:	2b00      	cmp	r3, #0
 8016604:	f040 80aa 	bne.w	801675c <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016608:	4b51      	ldr	r3, [pc, #324]	@ (8016750 <tcp_input+0x4b8>)
 801660a:	681b      	ldr	r3, [r3, #0]
 801660c:	61fb      	str	r3, [r7, #28]
 801660e:	e03f      	b.n	8016690 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8016610:	69fb      	ldr	r3, [r7, #28]
 8016612:	7d1b      	ldrb	r3, [r3, #20]
 8016614:	2b0a      	cmp	r3, #10
 8016616:	d006      	beq.n	8016626 <tcp_input+0x38e>
 8016618:	4b48      	ldr	r3, [pc, #288]	@ (801673c <tcp_input+0x4a4>)
 801661a:	f240 121f 	movw	r2, #287	@ 0x11f
 801661e:	494d      	ldr	r1, [pc, #308]	@ (8016754 <tcp_input+0x4bc>)
 8016620:	4848      	ldr	r0, [pc, #288]	@ (8016744 <tcp_input+0x4ac>)
 8016622:	f007 fe05 	bl	801e230 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8016626:	69fb      	ldr	r3, [r7, #28]
 8016628:	7a1b      	ldrb	r3, [r3, #8]
 801662a:	2b00      	cmp	r3, #0
 801662c:	d009      	beq.n	8016642 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801662e:	69fb      	ldr	r3, [r7, #28]
 8016630:	7a1a      	ldrb	r2, [r3, #8]
 8016632:	4b41      	ldr	r3, [pc, #260]	@ (8016738 <tcp_input+0x4a0>)
 8016634:	685b      	ldr	r3, [r3, #4]
 8016636:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801663a:	3301      	adds	r3, #1
 801663c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801663e:	429a      	cmp	r2, r3
 8016640:	d122      	bne.n	8016688 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8016642:	69fb      	ldr	r3, [r7, #28]
 8016644:	8b1a      	ldrh	r2, [r3, #24]
 8016646:	4b3b      	ldr	r3, [pc, #236]	@ (8016734 <tcp_input+0x49c>)
 8016648:	681b      	ldr	r3, [r3, #0]
 801664a:	881b      	ldrh	r3, [r3, #0]
 801664c:	b29b      	uxth	r3, r3
 801664e:	429a      	cmp	r2, r3
 8016650:	d11b      	bne.n	801668a <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8016652:	69fb      	ldr	r3, [r7, #28]
 8016654:	8ada      	ldrh	r2, [r3, #22]
 8016656:	4b37      	ldr	r3, [pc, #220]	@ (8016734 <tcp_input+0x49c>)
 8016658:	681b      	ldr	r3, [r3, #0]
 801665a:	885b      	ldrh	r3, [r3, #2]
 801665c:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801665e:	429a      	cmp	r2, r3
 8016660:	d113      	bne.n	801668a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016662:	69fb      	ldr	r3, [r7, #28]
 8016664:	685a      	ldr	r2, [r3, #4]
 8016666:	4b34      	ldr	r3, [pc, #208]	@ (8016738 <tcp_input+0x4a0>)
 8016668:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801666a:	429a      	cmp	r2, r3
 801666c:	d10d      	bne.n	801668a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801666e:	69fb      	ldr	r3, [r7, #28]
 8016670:	681a      	ldr	r2, [r3, #0]
 8016672:	4b31      	ldr	r3, [pc, #196]	@ (8016738 <tcp_input+0x4a0>)
 8016674:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016676:	429a      	cmp	r2, r3
 8016678:	d107      	bne.n	801668a <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801667a:	69f8      	ldr	r0, [r7, #28]
 801667c:	f000 fb56 	bl	8016d2c <tcp_timewait_input>
        }
        pbuf_free(p);
 8016680:	6878      	ldr	r0, [r7, #4]
 8016682:	f7fd ffc3 	bl	801460c <pbuf_free>
        return;
 8016686:	e1fd      	b.n	8016a84 <tcp_input+0x7ec>
        continue;
 8016688:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801668a:	69fb      	ldr	r3, [r7, #28]
 801668c:	68db      	ldr	r3, [r3, #12]
 801668e:	61fb      	str	r3, [r7, #28]
 8016690:	69fb      	ldr	r3, [r7, #28]
 8016692:	2b00      	cmp	r3, #0
 8016694:	d1bc      	bne.n	8016610 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8016696:	2300      	movs	r3, #0
 8016698:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801669a:	4b2f      	ldr	r3, [pc, #188]	@ (8016758 <tcp_input+0x4c0>)
 801669c:	681b      	ldr	r3, [r3, #0]
 801669e:	617b      	str	r3, [r7, #20]
 80166a0:	e02a      	b.n	80166f8 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80166a2:	697b      	ldr	r3, [r7, #20]
 80166a4:	7a1b      	ldrb	r3, [r3, #8]
 80166a6:	2b00      	cmp	r3, #0
 80166a8:	d00c      	beq.n	80166c4 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80166aa:	697b      	ldr	r3, [r7, #20]
 80166ac:	7a1a      	ldrb	r2, [r3, #8]
 80166ae:	4b22      	ldr	r3, [pc, #136]	@ (8016738 <tcp_input+0x4a0>)
 80166b0:	685b      	ldr	r3, [r3, #4]
 80166b2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80166b6:	3301      	adds	r3, #1
 80166b8:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80166ba:	429a      	cmp	r2, r3
 80166bc:	d002      	beq.n	80166c4 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80166be:	697b      	ldr	r3, [r7, #20]
 80166c0:	61bb      	str	r3, [r7, #24]
        continue;
 80166c2:	e016      	b.n	80166f2 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80166c4:	697b      	ldr	r3, [r7, #20]
 80166c6:	8ada      	ldrh	r2, [r3, #22]
 80166c8:	4b1a      	ldr	r3, [pc, #104]	@ (8016734 <tcp_input+0x49c>)
 80166ca:	681b      	ldr	r3, [r3, #0]
 80166cc:	885b      	ldrh	r3, [r3, #2]
 80166ce:	b29b      	uxth	r3, r3
 80166d0:	429a      	cmp	r2, r3
 80166d2:	d10c      	bne.n	80166ee <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80166d4:	697b      	ldr	r3, [r7, #20]
 80166d6:	681a      	ldr	r2, [r3, #0]
 80166d8:	4b17      	ldr	r3, [pc, #92]	@ (8016738 <tcp_input+0x4a0>)
 80166da:	695b      	ldr	r3, [r3, #20]
 80166dc:	429a      	cmp	r2, r3
 80166de:	d00f      	beq.n	8016700 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80166e0:	697b      	ldr	r3, [r7, #20]
 80166e2:	2b00      	cmp	r3, #0
 80166e4:	d00d      	beq.n	8016702 <tcp_input+0x46a>
 80166e6:	697b      	ldr	r3, [r7, #20]
 80166e8:	681b      	ldr	r3, [r3, #0]
 80166ea:	2b00      	cmp	r3, #0
 80166ec:	d009      	beq.n	8016702 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80166ee:	697b      	ldr	r3, [r7, #20]
 80166f0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80166f2:	697b      	ldr	r3, [r7, #20]
 80166f4:	68db      	ldr	r3, [r3, #12]
 80166f6:	617b      	str	r3, [r7, #20]
 80166f8:	697b      	ldr	r3, [r7, #20]
 80166fa:	2b00      	cmp	r3, #0
 80166fc:	d1d1      	bne.n	80166a2 <tcp_input+0x40a>
 80166fe:	e000      	b.n	8016702 <tcp_input+0x46a>
            break;
 8016700:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8016702:	697b      	ldr	r3, [r7, #20]
 8016704:	2b00      	cmp	r3, #0
 8016706:	d029      	beq.n	801675c <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8016708:	69bb      	ldr	r3, [r7, #24]
 801670a:	2b00      	cmp	r3, #0
 801670c:	d00a      	beq.n	8016724 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801670e:	697b      	ldr	r3, [r7, #20]
 8016710:	68da      	ldr	r2, [r3, #12]
 8016712:	69bb      	ldr	r3, [r7, #24]
 8016714:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8016716:	4b10      	ldr	r3, [pc, #64]	@ (8016758 <tcp_input+0x4c0>)
 8016718:	681a      	ldr	r2, [r3, #0]
 801671a:	697b      	ldr	r3, [r7, #20]
 801671c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801671e:	4a0e      	ldr	r2, [pc, #56]	@ (8016758 <tcp_input+0x4c0>)
 8016720:	697b      	ldr	r3, [r7, #20]
 8016722:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8016724:	6978      	ldr	r0, [r7, #20]
 8016726:	f000 fa03 	bl	8016b30 <tcp_listen_input>
      }
      pbuf_free(p);
 801672a:	6878      	ldr	r0, [r7, #4]
 801672c:	f7fd ff6e 	bl	801460c <pbuf_free>
      return;
 8016730:	e1a8      	b.n	8016a84 <tcp_input+0x7ec>
 8016732:	bf00      	nop
 8016734:	20027718 	.word	0x20027718
 8016738:	200245f0 	.word	0x200245f0
 801673c:	080206e8 	.word	0x080206e8
 8016740:	08020814 	.word	0x08020814
 8016744:	08020734 	.word	0x08020734
 8016748:	200276fc 	.word	0x200276fc
 801674c:	08020840 	.word	0x08020840
 8016750:	20027700 	.word	0x20027700
 8016754:	0802086c 	.word	0x0802086c
 8016758:	200276f8 	.word	0x200276f8
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 801675c:	69fb      	ldr	r3, [r7, #28]
 801675e:	2b00      	cmp	r3, #0
 8016760:	f000 8158 	beq.w	8016a14 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8016764:	4b95      	ldr	r3, [pc, #596]	@ (80169bc <tcp_input+0x724>)
 8016766:	2200      	movs	r2, #0
 8016768:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801676a:	687b      	ldr	r3, [r7, #4]
 801676c:	891a      	ldrh	r2, [r3, #8]
 801676e:	4b93      	ldr	r3, [pc, #588]	@ (80169bc <tcp_input+0x724>)
 8016770:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8016772:	4a92      	ldr	r2, [pc, #584]	@ (80169bc <tcp_input+0x724>)
 8016774:	687b      	ldr	r3, [r7, #4]
 8016776:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8016778:	4b91      	ldr	r3, [pc, #580]	@ (80169c0 <tcp_input+0x728>)
 801677a:	681b      	ldr	r3, [r3, #0]
 801677c:	4a8f      	ldr	r2, [pc, #572]	@ (80169bc <tcp_input+0x724>)
 801677e:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8016780:	4b90      	ldr	r3, [pc, #576]	@ (80169c4 <tcp_input+0x72c>)
 8016782:	2200      	movs	r2, #0
 8016784:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8016786:	4b90      	ldr	r3, [pc, #576]	@ (80169c8 <tcp_input+0x730>)
 8016788:	2200      	movs	r2, #0
 801678a:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 801678c:	4b8f      	ldr	r3, [pc, #572]	@ (80169cc <tcp_input+0x734>)
 801678e:	2200      	movs	r2, #0
 8016790:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8016792:	4b8f      	ldr	r3, [pc, #572]	@ (80169d0 <tcp_input+0x738>)
 8016794:	781b      	ldrb	r3, [r3, #0]
 8016796:	f003 0308 	and.w	r3, r3, #8
 801679a:	2b00      	cmp	r3, #0
 801679c:	d006      	beq.n	80167ac <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 801679e:	687b      	ldr	r3, [r7, #4]
 80167a0:	7b5b      	ldrb	r3, [r3, #13]
 80167a2:	f043 0301 	orr.w	r3, r3, #1
 80167a6:	b2da      	uxtb	r2, r3
 80167a8:	687b      	ldr	r3, [r7, #4]
 80167aa:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80167ac:	69fb      	ldr	r3, [r7, #28]
 80167ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80167b0:	2b00      	cmp	r3, #0
 80167b2:	d017      	beq.n	80167e4 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80167b4:	69f8      	ldr	r0, [r7, #28]
 80167b6:	f7ff f929 	bl	8015a0c <tcp_process_refused_data>
 80167ba:	4603      	mov	r3, r0
 80167bc:	f113 0f0d 	cmn.w	r3, #13
 80167c0:	d007      	beq.n	80167d2 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80167c2:	69fb      	ldr	r3, [r7, #28]
 80167c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80167c6:	2b00      	cmp	r3, #0
 80167c8:	d00c      	beq.n	80167e4 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80167ca:	4b82      	ldr	r3, [pc, #520]	@ (80169d4 <tcp_input+0x73c>)
 80167cc:	881b      	ldrh	r3, [r3, #0]
 80167ce:	2b00      	cmp	r3, #0
 80167d0:	d008      	beq.n	80167e4 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80167d2:	69fb      	ldr	r3, [r7, #28]
 80167d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	f040 80e3 	bne.w	80169a2 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80167dc:	69f8      	ldr	r0, [r7, #28]
 80167de:	f003 f9a7 	bl	8019b30 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80167e2:	e0de      	b.n	80169a2 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 80167e4:	4a7c      	ldr	r2, [pc, #496]	@ (80169d8 <tcp_input+0x740>)
 80167e6:	69fb      	ldr	r3, [r7, #28]
 80167e8:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80167ea:	69f8      	ldr	r0, [r7, #28]
 80167ec:	f000 fb18 	bl	8016e20 <tcp_process>
 80167f0:	4603      	mov	r3, r0
 80167f2:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80167f4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80167f8:	f113 0f0d 	cmn.w	r3, #13
 80167fc:	f000 80d3 	beq.w	80169a6 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8016800:	4b71      	ldr	r3, [pc, #452]	@ (80169c8 <tcp_input+0x730>)
 8016802:	781b      	ldrb	r3, [r3, #0]
 8016804:	f003 0308 	and.w	r3, r3, #8
 8016808:	2b00      	cmp	r3, #0
 801680a:	d015      	beq.n	8016838 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801680c:	69fb      	ldr	r3, [r7, #28]
 801680e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016812:	2b00      	cmp	r3, #0
 8016814:	d008      	beq.n	8016828 <tcp_input+0x590>
 8016816:	69fb      	ldr	r3, [r7, #28]
 8016818:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801681c:	69fa      	ldr	r2, [r7, #28]
 801681e:	6912      	ldr	r2, [r2, #16]
 8016820:	f06f 010d 	mvn.w	r1, #13
 8016824:	4610      	mov	r0, r2
 8016826:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8016828:	69f9      	ldr	r1, [r7, #28]
 801682a:	486c      	ldr	r0, [pc, #432]	@ (80169dc <tcp_input+0x744>)
 801682c:	f7ff fbbc 	bl	8015fa8 <tcp_pcb_remove>
        tcp_free(pcb);
 8016830:	69f8      	ldr	r0, [r7, #28]
 8016832:	f7fe f9a7 	bl	8014b84 <tcp_free>
 8016836:	e0da      	b.n	80169ee <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8016838:	2300      	movs	r3, #0
 801683a:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 801683c:	4b63      	ldr	r3, [pc, #396]	@ (80169cc <tcp_input+0x734>)
 801683e:	881b      	ldrh	r3, [r3, #0]
 8016840:	2b00      	cmp	r3, #0
 8016842:	d01d      	beq.n	8016880 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8016844:	4b61      	ldr	r3, [pc, #388]	@ (80169cc <tcp_input+0x734>)
 8016846:	881b      	ldrh	r3, [r3, #0]
 8016848:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801684a:	69fb      	ldr	r3, [r7, #28]
 801684c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8016850:	2b00      	cmp	r3, #0
 8016852:	d00a      	beq.n	801686a <tcp_input+0x5d2>
 8016854:	69fb      	ldr	r3, [r7, #28]
 8016856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801685a:	69fa      	ldr	r2, [r7, #28]
 801685c:	6910      	ldr	r0, [r2, #16]
 801685e:	89fa      	ldrh	r2, [r7, #14]
 8016860:	69f9      	ldr	r1, [r7, #28]
 8016862:	4798      	blx	r3
 8016864:	4603      	mov	r3, r0
 8016866:	74fb      	strb	r3, [r7, #19]
 8016868:	e001      	b.n	801686e <tcp_input+0x5d6>
 801686a:	2300      	movs	r3, #0
 801686c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801686e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016872:	f113 0f0d 	cmn.w	r3, #13
 8016876:	f000 8098 	beq.w	80169aa <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 801687a:	4b54      	ldr	r3, [pc, #336]	@ (80169cc <tcp_input+0x734>)
 801687c:	2200      	movs	r2, #0
 801687e:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8016880:	69f8      	ldr	r0, [r7, #28]
 8016882:	f000 f915 	bl	8016ab0 <tcp_input_delayed_close>
 8016886:	4603      	mov	r3, r0
 8016888:	2b00      	cmp	r3, #0
 801688a:	f040 8090 	bne.w	80169ae <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 801688e:	4b4d      	ldr	r3, [pc, #308]	@ (80169c4 <tcp_input+0x72c>)
 8016890:	681b      	ldr	r3, [r3, #0]
 8016892:	2b00      	cmp	r3, #0
 8016894:	d041      	beq.n	801691a <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8016896:	69fb      	ldr	r3, [r7, #28]
 8016898:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801689a:	2b00      	cmp	r3, #0
 801689c:	d006      	beq.n	80168ac <tcp_input+0x614>
 801689e:	4b50      	ldr	r3, [pc, #320]	@ (80169e0 <tcp_input+0x748>)
 80168a0:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 80168a4:	494f      	ldr	r1, [pc, #316]	@ (80169e4 <tcp_input+0x74c>)
 80168a6:	4850      	ldr	r0, [pc, #320]	@ (80169e8 <tcp_input+0x750>)
 80168a8:	f007 fcc2 	bl	801e230 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 80168ac:	69fb      	ldr	r3, [r7, #28]
 80168ae:	8b5b      	ldrh	r3, [r3, #26]
 80168b0:	f003 0310 	and.w	r3, r3, #16
 80168b4:	2b00      	cmp	r3, #0
 80168b6:	d008      	beq.n	80168ca <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80168b8:	4b42      	ldr	r3, [pc, #264]	@ (80169c4 <tcp_input+0x72c>)
 80168ba:	681b      	ldr	r3, [r3, #0]
 80168bc:	4618      	mov	r0, r3
 80168be:	f7fd fea5 	bl	801460c <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80168c2:	69f8      	ldr	r0, [r7, #28]
 80168c4:	f7fe fc46 	bl	8015154 <tcp_abort>
            goto aborted;
 80168c8:	e091      	b.n	80169ee <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80168ca:	69fb      	ldr	r3, [r7, #28]
 80168cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	d00c      	beq.n	80168ee <tcp_input+0x656>
 80168d4:	69fb      	ldr	r3, [r7, #28]
 80168d6:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80168da:	69fb      	ldr	r3, [r7, #28]
 80168dc:	6918      	ldr	r0, [r3, #16]
 80168de:	4b39      	ldr	r3, [pc, #228]	@ (80169c4 <tcp_input+0x72c>)
 80168e0:	681a      	ldr	r2, [r3, #0]
 80168e2:	2300      	movs	r3, #0
 80168e4:	69f9      	ldr	r1, [r7, #28]
 80168e6:	47a0      	blx	r4
 80168e8:	4603      	mov	r3, r0
 80168ea:	74fb      	strb	r3, [r7, #19]
 80168ec:	e008      	b.n	8016900 <tcp_input+0x668>
 80168ee:	4b35      	ldr	r3, [pc, #212]	@ (80169c4 <tcp_input+0x72c>)
 80168f0:	681a      	ldr	r2, [r3, #0]
 80168f2:	2300      	movs	r3, #0
 80168f4:	69f9      	ldr	r1, [r7, #28]
 80168f6:	2000      	movs	r0, #0
 80168f8:	f7ff f95e 	bl	8015bb8 <tcp_recv_null>
 80168fc:	4603      	mov	r3, r0
 80168fe:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8016900:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016904:	f113 0f0d 	cmn.w	r3, #13
 8016908:	d053      	beq.n	80169b2 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801690a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801690e:	2b00      	cmp	r3, #0
 8016910:	d003      	beq.n	801691a <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8016912:	4b2c      	ldr	r3, [pc, #176]	@ (80169c4 <tcp_input+0x72c>)
 8016914:	681a      	ldr	r2, [r3, #0]
 8016916:	69fb      	ldr	r3, [r7, #28]
 8016918:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 801691a:	4b2b      	ldr	r3, [pc, #172]	@ (80169c8 <tcp_input+0x730>)
 801691c:	781b      	ldrb	r3, [r3, #0]
 801691e:	f003 0320 	and.w	r3, r3, #32
 8016922:	2b00      	cmp	r3, #0
 8016924:	d030      	beq.n	8016988 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8016926:	69fb      	ldr	r3, [r7, #28]
 8016928:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801692a:	2b00      	cmp	r3, #0
 801692c:	d009      	beq.n	8016942 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801692e:	69fb      	ldr	r3, [r7, #28]
 8016930:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016932:	7b5a      	ldrb	r2, [r3, #13]
 8016934:	69fb      	ldr	r3, [r7, #28]
 8016936:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016938:	f042 0220 	orr.w	r2, r2, #32
 801693c:	b2d2      	uxtb	r2, r2
 801693e:	735a      	strb	r2, [r3, #13]
 8016940:	e022      	b.n	8016988 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8016942:	69fb      	ldr	r3, [r7, #28]
 8016944:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016946:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 801694a:	d005      	beq.n	8016958 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 801694c:	69fb      	ldr	r3, [r7, #28]
 801694e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016950:	3301      	adds	r3, #1
 8016952:	b29a      	uxth	r2, r3
 8016954:	69fb      	ldr	r3, [r7, #28]
 8016956:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8016958:	69fb      	ldr	r3, [r7, #28]
 801695a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801695e:	2b00      	cmp	r3, #0
 8016960:	d00b      	beq.n	801697a <tcp_input+0x6e2>
 8016962:	69fb      	ldr	r3, [r7, #28]
 8016964:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8016968:	69fb      	ldr	r3, [r7, #28]
 801696a:	6918      	ldr	r0, [r3, #16]
 801696c:	2300      	movs	r3, #0
 801696e:	2200      	movs	r2, #0
 8016970:	69f9      	ldr	r1, [r7, #28]
 8016972:	47a0      	blx	r4
 8016974:	4603      	mov	r3, r0
 8016976:	74fb      	strb	r3, [r7, #19]
 8016978:	e001      	b.n	801697e <tcp_input+0x6e6>
 801697a:	2300      	movs	r3, #0
 801697c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801697e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016982:	f113 0f0d 	cmn.w	r3, #13
 8016986:	d016      	beq.n	80169b6 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8016988:	4b13      	ldr	r3, [pc, #76]	@ (80169d8 <tcp_input+0x740>)
 801698a:	2200      	movs	r2, #0
 801698c:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 801698e:	69f8      	ldr	r0, [r7, #28]
 8016990:	f000 f88e 	bl	8016ab0 <tcp_input_delayed_close>
 8016994:	4603      	mov	r3, r0
 8016996:	2b00      	cmp	r3, #0
 8016998:	d128      	bne.n	80169ec <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801699a:	69f8      	ldr	r0, [r7, #28]
 801699c:	f002 fac2 	bl	8018f24 <tcp_output>
 80169a0:	e025      	b.n	80169ee <tcp_input+0x756>
        goto aborted;
 80169a2:	bf00      	nop
 80169a4:	e023      	b.n	80169ee <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 80169a6:	bf00      	nop
 80169a8:	e021      	b.n	80169ee <tcp_input+0x756>
              goto aborted;
 80169aa:	bf00      	nop
 80169ac:	e01f      	b.n	80169ee <tcp_input+0x756>
          goto aborted;
 80169ae:	bf00      	nop
 80169b0:	e01d      	b.n	80169ee <tcp_input+0x756>
            goto aborted;
 80169b2:	bf00      	nop
 80169b4:	e01b      	b.n	80169ee <tcp_input+0x756>
              goto aborted;
 80169b6:	bf00      	nop
 80169b8:	e019      	b.n	80169ee <tcp_input+0x756>
 80169ba:	bf00      	nop
 80169bc:	20027708 	.word	0x20027708
 80169c0:	20027718 	.word	0x20027718
 80169c4:	20027738 	.word	0x20027738
 80169c8:	20027735 	.word	0x20027735
 80169cc:	20027730 	.word	0x20027730
 80169d0:	20027734 	.word	0x20027734
 80169d4:	20027732 	.word	0x20027732
 80169d8:	2002773c 	.word	0x2002773c
 80169dc:	200276fc 	.word	0x200276fc
 80169e0:	080206e8 	.word	0x080206e8
 80169e4:	0802089c 	.word	0x0802089c
 80169e8:	08020734 	.word	0x08020734
          goto aborted;
 80169ec:	bf00      	nop
    tcp_input_pcb = NULL;
 80169ee:	4b27      	ldr	r3, [pc, #156]	@ (8016a8c <tcp_input+0x7f4>)
 80169f0:	2200      	movs	r2, #0
 80169f2:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80169f4:	4b26      	ldr	r3, [pc, #152]	@ (8016a90 <tcp_input+0x7f8>)
 80169f6:	2200      	movs	r2, #0
 80169f8:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80169fa:	4b26      	ldr	r3, [pc, #152]	@ (8016a94 <tcp_input+0x7fc>)
 80169fc:	685b      	ldr	r3, [r3, #4]
 80169fe:	2b00      	cmp	r3, #0
 8016a00:	d03f      	beq.n	8016a82 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8016a02:	4b24      	ldr	r3, [pc, #144]	@ (8016a94 <tcp_input+0x7fc>)
 8016a04:	685b      	ldr	r3, [r3, #4]
 8016a06:	4618      	mov	r0, r3
 8016a08:	f7fd fe00 	bl	801460c <pbuf_free>
      inseg.p = NULL;
 8016a0c:	4b21      	ldr	r3, [pc, #132]	@ (8016a94 <tcp_input+0x7fc>)
 8016a0e:	2200      	movs	r2, #0
 8016a10:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8016a12:	e036      	b.n	8016a82 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8016a14:	4b20      	ldr	r3, [pc, #128]	@ (8016a98 <tcp_input+0x800>)
 8016a16:	681b      	ldr	r3, [r3, #0]
 8016a18:	899b      	ldrh	r3, [r3, #12]
 8016a1a:	b29b      	uxth	r3, r3
 8016a1c:	4618      	mov	r0, r3
 8016a1e:	f7fc fa07 	bl	8012e30 <lwip_htons>
 8016a22:	4603      	mov	r3, r0
 8016a24:	b2db      	uxtb	r3, r3
 8016a26:	f003 0304 	and.w	r3, r3, #4
 8016a2a:	2b00      	cmp	r3, #0
 8016a2c:	d118      	bne.n	8016a60 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016a2e:	4b1b      	ldr	r3, [pc, #108]	@ (8016a9c <tcp_input+0x804>)
 8016a30:	6819      	ldr	r1, [r3, #0]
 8016a32:	4b1b      	ldr	r3, [pc, #108]	@ (8016aa0 <tcp_input+0x808>)
 8016a34:	881b      	ldrh	r3, [r3, #0]
 8016a36:	461a      	mov	r2, r3
 8016a38:	4b1a      	ldr	r3, [pc, #104]	@ (8016aa4 <tcp_input+0x80c>)
 8016a3a:	681b      	ldr	r3, [r3, #0]
 8016a3c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016a3e:	4b16      	ldr	r3, [pc, #88]	@ (8016a98 <tcp_input+0x800>)
 8016a40:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016a42:	885b      	ldrh	r3, [r3, #2]
 8016a44:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016a46:	4a14      	ldr	r2, [pc, #80]	@ (8016a98 <tcp_input+0x800>)
 8016a48:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016a4a:	8812      	ldrh	r2, [r2, #0]
 8016a4c:	b292      	uxth	r2, r2
 8016a4e:	9202      	str	r2, [sp, #8]
 8016a50:	9301      	str	r3, [sp, #4]
 8016a52:	4b15      	ldr	r3, [pc, #84]	@ (8016aa8 <tcp_input+0x810>)
 8016a54:	9300      	str	r3, [sp, #0]
 8016a56:	4b15      	ldr	r3, [pc, #84]	@ (8016aac <tcp_input+0x814>)
 8016a58:	4602      	mov	r2, r0
 8016a5a:	2000      	movs	r0, #0
 8016a5c:	f003 f816 	bl	8019a8c <tcp_rst>
    pbuf_free(p);
 8016a60:	6878      	ldr	r0, [r7, #4]
 8016a62:	f7fd fdd3 	bl	801460c <pbuf_free>
  return;
 8016a66:	e00c      	b.n	8016a82 <tcp_input+0x7ea>
    goto dropped;
 8016a68:	bf00      	nop
 8016a6a:	e006      	b.n	8016a7a <tcp_input+0x7e2>
    goto dropped;
 8016a6c:	bf00      	nop
 8016a6e:	e004      	b.n	8016a7a <tcp_input+0x7e2>
    goto dropped;
 8016a70:	bf00      	nop
 8016a72:	e002      	b.n	8016a7a <tcp_input+0x7e2>
      goto dropped;
 8016a74:	bf00      	nop
 8016a76:	e000      	b.n	8016a7a <tcp_input+0x7e2>
      goto dropped;
 8016a78:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8016a7a:	6878      	ldr	r0, [r7, #4]
 8016a7c:	f7fd fdc6 	bl	801460c <pbuf_free>
 8016a80:	e000      	b.n	8016a84 <tcp_input+0x7ec>
  return;
 8016a82:	bf00      	nop
}
 8016a84:	3724      	adds	r7, #36	@ 0x24
 8016a86:	46bd      	mov	sp, r7
 8016a88:	bd90      	pop	{r4, r7, pc}
 8016a8a:	bf00      	nop
 8016a8c:	2002773c 	.word	0x2002773c
 8016a90:	20027738 	.word	0x20027738
 8016a94:	20027708 	.word	0x20027708
 8016a98:	20027718 	.word	0x20027718
 8016a9c:	2002772c 	.word	0x2002772c
 8016aa0:	20027732 	.word	0x20027732
 8016aa4:	20027728 	.word	0x20027728
 8016aa8:	20024600 	.word	0x20024600
 8016aac:	20024604 	.word	0x20024604

08016ab0 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8016ab0:	b580      	push	{r7, lr}
 8016ab2:	b082      	sub	sp, #8
 8016ab4:	af00      	add	r7, sp, #0
 8016ab6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8016ab8:	687b      	ldr	r3, [r7, #4]
 8016aba:	2b00      	cmp	r3, #0
 8016abc:	d106      	bne.n	8016acc <tcp_input_delayed_close+0x1c>
 8016abe:	4b17      	ldr	r3, [pc, #92]	@ (8016b1c <tcp_input_delayed_close+0x6c>)
 8016ac0:	f240 225a 	movw	r2, #602	@ 0x25a
 8016ac4:	4916      	ldr	r1, [pc, #88]	@ (8016b20 <tcp_input_delayed_close+0x70>)
 8016ac6:	4817      	ldr	r0, [pc, #92]	@ (8016b24 <tcp_input_delayed_close+0x74>)
 8016ac8:	f007 fbb2 	bl	801e230 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8016acc:	4b16      	ldr	r3, [pc, #88]	@ (8016b28 <tcp_input_delayed_close+0x78>)
 8016ace:	781b      	ldrb	r3, [r3, #0]
 8016ad0:	f003 0310 	and.w	r3, r3, #16
 8016ad4:	2b00      	cmp	r3, #0
 8016ad6:	d01c      	beq.n	8016b12 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8016ad8:	687b      	ldr	r3, [r7, #4]
 8016ada:	8b5b      	ldrh	r3, [r3, #26]
 8016adc:	f003 0310 	and.w	r3, r3, #16
 8016ae0:	2b00      	cmp	r3, #0
 8016ae2:	d10d      	bne.n	8016b00 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8016ae4:	687b      	ldr	r3, [r7, #4]
 8016ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016aea:	2b00      	cmp	r3, #0
 8016aec:	d008      	beq.n	8016b00 <tcp_input_delayed_close+0x50>
 8016aee:	687b      	ldr	r3, [r7, #4]
 8016af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016af4:	687a      	ldr	r2, [r7, #4]
 8016af6:	6912      	ldr	r2, [r2, #16]
 8016af8:	f06f 010e 	mvn.w	r1, #14
 8016afc:	4610      	mov	r0, r2
 8016afe:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8016b00:	6879      	ldr	r1, [r7, #4]
 8016b02:	480a      	ldr	r0, [pc, #40]	@ (8016b2c <tcp_input_delayed_close+0x7c>)
 8016b04:	f7ff fa50 	bl	8015fa8 <tcp_pcb_remove>
    tcp_free(pcb);
 8016b08:	6878      	ldr	r0, [r7, #4]
 8016b0a:	f7fe f83b 	bl	8014b84 <tcp_free>
    return 1;
 8016b0e:	2301      	movs	r3, #1
 8016b10:	e000      	b.n	8016b14 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8016b12:	2300      	movs	r3, #0
}
 8016b14:	4618      	mov	r0, r3
 8016b16:	3708      	adds	r7, #8
 8016b18:	46bd      	mov	sp, r7
 8016b1a:	bd80      	pop	{r7, pc}
 8016b1c:	080206e8 	.word	0x080206e8
 8016b20:	080208b8 	.word	0x080208b8
 8016b24:	08020734 	.word	0x08020734
 8016b28:	20027735 	.word	0x20027735
 8016b2c:	200276fc 	.word	0x200276fc

08016b30 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8016b30:	b590      	push	{r4, r7, lr}
 8016b32:	b08b      	sub	sp, #44	@ 0x2c
 8016b34:	af04      	add	r7, sp, #16
 8016b36:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8016b38:	4b6f      	ldr	r3, [pc, #444]	@ (8016cf8 <tcp_listen_input+0x1c8>)
 8016b3a:	781b      	ldrb	r3, [r3, #0]
 8016b3c:	f003 0304 	and.w	r3, r3, #4
 8016b40:	2b00      	cmp	r3, #0
 8016b42:	f040 80d2 	bne.w	8016cea <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8016b46:	687b      	ldr	r3, [r7, #4]
 8016b48:	2b00      	cmp	r3, #0
 8016b4a:	d106      	bne.n	8016b5a <tcp_listen_input+0x2a>
 8016b4c:	4b6b      	ldr	r3, [pc, #428]	@ (8016cfc <tcp_listen_input+0x1cc>)
 8016b4e:	f240 2281 	movw	r2, #641	@ 0x281
 8016b52:	496b      	ldr	r1, [pc, #428]	@ (8016d00 <tcp_listen_input+0x1d0>)
 8016b54:	486b      	ldr	r0, [pc, #428]	@ (8016d04 <tcp_listen_input+0x1d4>)
 8016b56:	f007 fb6b 	bl	801e230 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8016b5a:	4b67      	ldr	r3, [pc, #412]	@ (8016cf8 <tcp_listen_input+0x1c8>)
 8016b5c:	781b      	ldrb	r3, [r3, #0]
 8016b5e:	f003 0310 	and.w	r3, r3, #16
 8016b62:	2b00      	cmp	r3, #0
 8016b64:	d019      	beq.n	8016b9a <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016b66:	4b68      	ldr	r3, [pc, #416]	@ (8016d08 <tcp_listen_input+0x1d8>)
 8016b68:	6819      	ldr	r1, [r3, #0]
 8016b6a:	4b68      	ldr	r3, [pc, #416]	@ (8016d0c <tcp_listen_input+0x1dc>)
 8016b6c:	881b      	ldrh	r3, [r3, #0]
 8016b6e:	461a      	mov	r2, r3
 8016b70:	4b67      	ldr	r3, [pc, #412]	@ (8016d10 <tcp_listen_input+0x1e0>)
 8016b72:	681b      	ldr	r3, [r3, #0]
 8016b74:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016b76:	4b67      	ldr	r3, [pc, #412]	@ (8016d14 <tcp_listen_input+0x1e4>)
 8016b78:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016b7a:	885b      	ldrh	r3, [r3, #2]
 8016b7c:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016b7e:	4a65      	ldr	r2, [pc, #404]	@ (8016d14 <tcp_listen_input+0x1e4>)
 8016b80:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016b82:	8812      	ldrh	r2, [r2, #0]
 8016b84:	b292      	uxth	r2, r2
 8016b86:	9202      	str	r2, [sp, #8]
 8016b88:	9301      	str	r3, [sp, #4]
 8016b8a:	4b63      	ldr	r3, [pc, #396]	@ (8016d18 <tcp_listen_input+0x1e8>)
 8016b8c:	9300      	str	r3, [sp, #0]
 8016b8e:	4b63      	ldr	r3, [pc, #396]	@ (8016d1c <tcp_listen_input+0x1ec>)
 8016b90:	4602      	mov	r2, r0
 8016b92:	6878      	ldr	r0, [r7, #4]
 8016b94:	f002 ff7a 	bl	8019a8c <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8016b98:	e0a9      	b.n	8016cee <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8016b9a:	4b57      	ldr	r3, [pc, #348]	@ (8016cf8 <tcp_listen_input+0x1c8>)
 8016b9c:	781b      	ldrb	r3, [r3, #0]
 8016b9e:	f003 0302 	and.w	r3, r3, #2
 8016ba2:	2b00      	cmp	r3, #0
 8016ba4:	f000 80a3 	beq.w	8016cee <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8016ba8:	687b      	ldr	r3, [r7, #4]
 8016baa:	7d5b      	ldrb	r3, [r3, #21]
 8016bac:	4618      	mov	r0, r3
 8016bae:	f7ff f927 	bl	8015e00 <tcp_alloc>
 8016bb2:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8016bb4:	697b      	ldr	r3, [r7, #20]
 8016bb6:	2b00      	cmp	r3, #0
 8016bb8:	d111      	bne.n	8016bde <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8016bba:	687b      	ldr	r3, [r7, #4]
 8016bbc:	699b      	ldr	r3, [r3, #24]
 8016bbe:	2b00      	cmp	r3, #0
 8016bc0:	d00a      	beq.n	8016bd8 <tcp_listen_input+0xa8>
 8016bc2:	687b      	ldr	r3, [r7, #4]
 8016bc4:	699b      	ldr	r3, [r3, #24]
 8016bc6:	687a      	ldr	r2, [r7, #4]
 8016bc8:	6910      	ldr	r0, [r2, #16]
 8016bca:	f04f 32ff 	mov.w	r2, #4294967295
 8016bce:	2100      	movs	r1, #0
 8016bd0:	4798      	blx	r3
 8016bd2:	4603      	mov	r3, r0
 8016bd4:	73bb      	strb	r3, [r7, #14]
      return;
 8016bd6:	e08b      	b.n	8016cf0 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8016bd8:	23f0      	movs	r3, #240	@ 0xf0
 8016bda:	73bb      	strb	r3, [r7, #14]
      return;
 8016bdc:	e088      	b.n	8016cf0 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8016bde:	4b50      	ldr	r3, [pc, #320]	@ (8016d20 <tcp_listen_input+0x1f0>)
 8016be0:	695a      	ldr	r2, [r3, #20]
 8016be2:	697b      	ldr	r3, [r7, #20]
 8016be4:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8016be6:	4b4e      	ldr	r3, [pc, #312]	@ (8016d20 <tcp_listen_input+0x1f0>)
 8016be8:	691a      	ldr	r2, [r3, #16]
 8016bea:	697b      	ldr	r3, [r7, #20]
 8016bec:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8016bee:	687b      	ldr	r3, [r7, #4]
 8016bf0:	8ada      	ldrh	r2, [r3, #22]
 8016bf2:	697b      	ldr	r3, [r7, #20]
 8016bf4:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8016bf6:	4b47      	ldr	r3, [pc, #284]	@ (8016d14 <tcp_listen_input+0x1e4>)
 8016bf8:	681b      	ldr	r3, [r3, #0]
 8016bfa:	881b      	ldrh	r3, [r3, #0]
 8016bfc:	b29a      	uxth	r2, r3
 8016bfe:	697b      	ldr	r3, [r7, #20]
 8016c00:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8016c02:	697b      	ldr	r3, [r7, #20]
 8016c04:	2203      	movs	r2, #3
 8016c06:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8016c08:	4b41      	ldr	r3, [pc, #260]	@ (8016d10 <tcp_listen_input+0x1e0>)
 8016c0a:	681b      	ldr	r3, [r3, #0]
 8016c0c:	1c5a      	adds	r2, r3, #1
 8016c0e:	697b      	ldr	r3, [r7, #20]
 8016c10:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8016c12:	697b      	ldr	r3, [r7, #20]
 8016c14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016c16:	697b      	ldr	r3, [r7, #20]
 8016c18:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8016c1a:	6978      	ldr	r0, [r7, #20]
 8016c1c:	f7ff fa58 	bl	80160d0 <tcp_next_iss>
 8016c20:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8016c22:	697b      	ldr	r3, [r7, #20]
 8016c24:	693a      	ldr	r2, [r7, #16]
 8016c26:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8016c28:	697b      	ldr	r3, [r7, #20]
 8016c2a:	693a      	ldr	r2, [r7, #16]
 8016c2c:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8016c2e:	697b      	ldr	r3, [r7, #20]
 8016c30:	693a      	ldr	r2, [r7, #16]
 8016c32:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8016c34:	697b      	ldr	r3, [r7, #20]
 8016c36:	693a      	ldr	r2, [r7, #16]
 8016c38:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8016c3a:	4b35      	ldr	r3, [pc, #212]	@ (8016d10 <tcp_listen_input+0x1e0>)
 8016c3c:	681b      	ldr	r3, [r3, #0]
 8016c3e:	1e5a      	subs	r2, r3, #1
 8016c40:	697b      	ldr	r3, [r7, #20]
 8016c42:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8016c44:	687b      	ldr	r3, [r7, #4]
 8016c46:	691a      	ldr	r2, [r3, #16]
 8016c48:	697b      	ldr	r3, [r7, #20]
 8016c4a:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8016c4c:	697b      	ldr	r3, [r7, #20]
 8016c4e:	687a      	ldr	r2, [r7, #4]
 8016c50:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8016c52:	687b      	ldr	r3, [r7, #4]
 8016c54:	7a5b      	ldrb	r3, [r3, #9]
 8016c56:	f003 030c 	and.w	r3, r3, #12
 8016c5a:	b2da      	uxtb	r2, r3
 8016c5c:	697b      	ldr	r3, [r7, #20]
 8016c5e:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8016c60:	687b      	ldr	r3, [r7, #4]
 8016c62:	7a1a      	ldrb	r2, [r3, #8]
 8016c64:	697b      	ldr	r3, [r7, #20]
 8016c66:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8016c68:	4b2e      	ldr	r3, [pc, #184]	@ (8016d24 <tcp_listen_input+0x1f4>)
 8016c6a:	681a      	ldr	r2, [r3, #0]
 8016c6c:	697b      	ldr	r3, [r7, #20]
 8016c6e:	60da      	str	r2, [r3, #12]
 8016c70:	4a2c      	ldr	r2, [pc, #176]	@ (8016d24 <tcp_listen_input+0x1f4>)
 8016c72:	697b      	ldr	r3, [r7, #20]
 8016c74:	6013      	str	r3, [r2, #0]
 8016c76:	f003 f8cb 	bl	8019e10 <tcp_timer_needed>
 8016c7a:	4b2b      	ldr	r3, [pc, #172]	@ (8016d28 <tcp_listen_input+0x1f8>)
 8016c7c:	2201      	movs	r2, #1
 8016c7e:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8016c80:	6978      	ldr	r0, [r7, #20]
 8016c82:	f001 fd8b 	bl	801879c <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8016c86:	4b23      	ldr	r3, [pc, #140]	@ (8016d14 <tcp_listen_input+0x1e4>)
 8016c88:	681b      	ldr	r3, [r3, #0]
 8016c8a:	89db      	ldrh	r3, [r3, #14]
 8016c8c:	b29a      	uxth	r2, r3
 8016c8e:	697b      	ldr	r3, [r7, #20]
 8016c90:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8016c94:	697b      	ldr	r3, [r7, #20]
 8016c96:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016c9a:	697b      	ldr	r3, [r7, #20]
 8016c9c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8016ca0:	697b      	ldr	r3, [r7, #20]
 8016ca2:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8016ca4:	697b      	ldr	r3, [r7, #20]
 8016ca6:	3304      	adds	r3, #4
 8016ca8:	4618      	mov	r0, r3
 8016caa:	f004 ff6d 	bl	801bb88 <ip4_route>
 8016cae:	4601      	mov	r1, r0
 8016cb0:	697b      	ldr	r3, [r7, #20]
 8016cb2:	3304      	adds	r3, #4
 8016cb4:	461a      	mov	r2, r3
 8016cb6:	4620      	mov	r0, r4
 8016cb8:	f7ff fa30 	bl	801611c <tcp_eff_send_mss_netif>
 8016cbc:	4603      	mov	r3, r0
 8016cbe:	461a      	mov	r2, r3
 8016cc0:	697b      	ldr	r3, [r7, #20]
 8016cc2:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8016cc4:	2112      	movs	r1, #18
 8016cc6:	6978      	ldr	r0, [r7, #20]
 8016cc8:	f002 f83e 	bl	8018d48 <tcp_enqueue_flags>
 8016ccc:	4603      	mov	r3, r0
 8016cce:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8016cd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016cd4:	2b00      	cmp	r3, #0
 8016cd6:	d004      	beq.n	8016ce2 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8016cd8:	2100      	movs	r1, #0
 8016cda:	6978      	ldr	r0, [r7, #20]
 8016cdc:	f7fe f97c 	bl	8014fd8 <tcp_abandon>
      return;
 8016ce0:	e006      	b.n	8016cf0 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8016ce2:	6978      	ldr	r0, [r7, #20]
 8016ce4:	f002 f91e 	bl	8018f24 <tcp_output>
  return;
 8016ce8:	e001      	b.n	8016cee <tcp_listen_input+0x1be>
    return;
 8016cea:	bf00      	nop
 8016cec:	e000      	b.n	8016cf0 <tcp_listen_input+0x1c0>
  return;
 8016cee:	bf00      	nop
}
 8016cf0:	371c      	adds	r7, #28
 8016cf2:	46bd      	mov	sp, r7
 8016cf4:	bd90      	pop	{r4, r7, pc}
 8016cf6:	bf00      	nop
 8016cf8:	20027734 	.word	0x20027734
 8016cfc:	080206e8 	.word	0x080206e8
 8016d00:	080208e0 	.word	0x080208e0
 8016d04:	08020734 	.word	0x08020734
 8016d08:	2002772c 	.word	0x2002772c
 8016d0c:	20027732 	.word	0x20027732
 8016d10:	20027728 	.word	0x20027728
 8016d14:	20027718 	.word	0x20027718
 8016d18:	20024600 	.word	0x20024600
 8016d1c:	20024604 	.word	0x20024604
 8016d20:	200245f0 	.word	0x200245f0
 8016d24:	200276fc 	.word	0x200276fc
 8016d28:	20027704 	.word	0x20027704

08016d2c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8016d2c:	b580      	push	{r7, lr}
 8016d2e:	b086      	sub	sp, #24
 8016d30:	af04      	add	r7, sp, #16
 8016d32:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8016d34:	4b2f      	ldr	r3, [pc, #188]	@ (8016df4 <tcp_timewait_input+0xc8>)
 8016d36:	781b      	ldrb	r3, [r3, #0]
 8016d38:	f003 0304 	and.w	r3, r3, #4
 8016d3c:	2b00      	cmp	r3, #0
 8016d3e:	d153      	bne.n	8016de8 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8016d40:	687b      	ldr	r3, [r7, #4]
 8016d42:	2b00      	cmp	r3, #0
 8016d44:	d106      	bne.n	8016d54 <tcp_timewait_input+0x28>
 8016d46:	4b2c      	ldr	r3, [pc, #176]	@ (8016df8 <tcp_timewait_input+0xcc>)
 8016d48:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8016d4c:	492b      	ldr	r1, [pc, #172]	@ (8016dfc <tcp_timewait_input+0xd0>)
 8016d4e:	482c      	ldr	r0, [pc, #176]	@ (8016e00 <tcp_timewait_input+0xd4>)
 8016d50:	f007 fa6e 	bl	801e230 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8016d54:	4b27      	ldr	r3, [pc, #156]	@ (8016df4 <tcp_timewait_input+0xc8>)
 8016d56:	781b      	ldrb	r3, [r3, #0]
 8016d58:	f003 0302 	and.w	r3, r3, #2
 8016d5c:	2b00      	cmp	r3, #0
 8016d5e:	d02a      	beq.n	8016db6 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8016d60:	4b28      	ldr	r3, [pc, #160]	@ (8016e04 <tcp_timewait_input+0xd8>)
 8016d62:	681a      	ldr	r2, [r3, #0]
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d68:	1ad3      	subs	r3, r2, r3
 8016d6a:	2b00      	cmp	r3, #0
 8016d6c:	db2d      	blt.n	8016dca <tcp_timewait_input+0x9e>
 8016d6e:	4b25      	ldr	r3, [pc, #148]	@ (8016e04 <tcp_timewait_input+0xd8>)
 8016d70:	681a      	ldr	r2, [r3, #0]
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d76:	6879      	ldr	r1, [r7, #4]
 8016d78:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8016d7a:	440b      	add	r3, r1
 8016d7c:	1ad3      	subs	r3, r2, r3
 8016d7e:	2b00      	cmp	r3, #0
 8016d80:	dc23      	bgt.n	8016dca <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016d82:	4b21      	ldr	r3, [pc, #132]	@ (8016e08 <tcp_timewait_input+0xdc>)
 8016d84:	6819      	ldr	r1, [r3, #0]
 8016d86:	4b21      	ldr	r3, [pc, #132]	@ (8016e0c <tcp_timewait_input+0xe0>)
 8016d88:	881b      	ldrh	r3, [r3, #0]
 8016d8a:	461a      	mov	r2, r3
 8016d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8016e04 <tcp_timewait_input+0xd8>)
 8016d8e:	681b      	ldr	r3, [r3, #0]
 8016d90:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016d92:	4b1f      	ldr	r3, [pc, #124]	@ (8016e10 <tcp_timewait_input+0xe4>)
 8016d94:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016d96:	885b      	ldrh	r3, [r3, #2]
 8016d98:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016d9a:	4a1d      	ldr	r2, [pc, #116]	@ (8016e10 <tcp_timewait_input+0xe4>)
 8016d9c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016d9e:	8812      	ldrh	r2, [r2, #0]
 8016da0:	b292      	uxth	r2, r2
 8016da2:	9202      	str	r2, [sp, #8]
 8016da4:	9301      	str	r3, [sp, #4]
 8016da6:	4b1b      	ldr	r3, [pc, #108]	@ (8016e14 <tcp_timewait_input+0xe8>)
 8016da8:	9300      	str	r3, [sp, #0]
 8016daa:	4b1b      	ldr	r3, [pc, #108]	@ (8016e18 <tcp_timewait_input+0xec>)
 8016dac:	4602      	mov	r2, r0
 8016dae:	6878      	ldr	r0, [r7, #4]
 8016db0:	f002 fe6c 	bl	8019a8c <tcp_rst>
      return;
 8016db4:	e01b      	b.n	8016dee <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8016db6:	4b0f      	ldr	r3, [pc, #60]	@ (8016df4 <tcp_timewait_input+0xc8>)
 8016db8:	781b      	ldrb	r3, [r3, #0]
 8016dba:	f003 0301 	and.w	r3, r3, #1
 8016dbe:	2b00      	cmp	r3, #0
 8016dc0:	d003      	beq.n	8016dca <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8016dc2:	4b16      	ldr	r3, [pc, #88]	@ (8016e1c <tcp_timewait_input+0xf0>)
 8016dc4:	681a      	ldr	r2, [r3, #0]
 8016dc6:	687b      	ldr	r3, [r7, #4]
 8016dc8:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8016dca:	4b10      	ldr	r3, [pc, #64]	@ (8016e0c <tcp_timewait_input+0xe0>)
 8016dcc:	881b      	ldrh	r3, [r3, #0]
 8016dce:	2b00      	cmp	r3, #0
 8016dd0:	d00c      	beq.n	8016dec <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8016dd2:	687b      	ldr	r3, [r7, #4]
 8016dd4:	8b5b      	ldrh	r3, [r3, #26]
 8016dd6:	f043 0302 	orr.w	r3, r3, #2
 8016dda:	b29a      	uxth	r2, r3
 8016ddc:	687b      	ldr	r3, [r7, #4]
 8016dde:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016de0:	6878      	ldr	r0, [r7, #4]
 8016de2:	f002 f89f 	bl	8018f24 <tcp_output>
  }
  return;
 8016de6:	e001      	b.n	8016dec <tcp_timewait_input+0xc0>
    return;
 8016de8:	bf00      	nop
 8016dea:	e000      	b.n	8016dee <tcp_timewait_input+0xc2>
  return;
 8016dec:	bf00      	nop
}
 8016dee:	3708      	adds	r7, #8
 8016df0:	46bd      	mov	sp, r7
 8016df2:	bd80      	pop	{r7, pc}
 8016df4:	20027734 	.word	0x20027734
 8016df8:	080206e8 	.word	0x080206e8
 8016dfc:	08020900 	.word	0x08020900
 8016e00:	08020734 	.word	0x08020734
 8016e04:	20027728 	.word	0x20027728
 8016e08:	2002772c 	.word	0x2002772c
 8016e0c:	20027732 	.word	0x20027732
 8016e10:	20027718 	.word	0x20027718
 8016e14:	20024600 	.word	0x20024600
 8016e18:	20024604 	.word	0x20024604
 8016e1c:	200276f0 	.word	0x200276f0

08016e20 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8016e20:	b590      	push	{r4, r7, lr}
 8016e22:	b08d      	sub	sp, #52	@ 0x34
 8016e24:	af04      	add	r7, sp, #16
 8016e26:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8016e28:	2300      	movs	r3, #0
 8016e2a:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8016e2c:	2300      	movs	r3, #0
 8016e2e:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8016e30:	687b      	ldr	r3, [r7, #4]
 8016e32:	2b00      	cmp	r3, #0
 8016e34:	d106      	bne.n	8016e44 <tcp_process+0x24>
 8016e36:	4b9d      	ldr	r3, [pc, #628]	@ (80170ac <tcp_process+0x28c>)
 8016e38:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8016e3c:	499c      	ldr	r1, [pc, #624]	@ (80170b0 <tcp_process+0x290>)
 8016e3e:	489d      	ldr	r0, [pc, #628]	@ (80170b4 <tcp_process+0x294>)
 8016e40:	f007 f9f6 	bl	801e230 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8016e44:	4b9c      	ldr	r3, [pc, #624]	@ (80170b8 <tcp_process+0x298>)
 8016e46:	781b      	ldrb	r3, [r3, #0]
 8016e48:	f003 0304 	and.w	r3, r3, #4
 8016e4c:	2b00      	cmp	r3, #0
 8016e4e:	d04e      	beq.n	8016eee <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8016e50:	687b      	ldr	r3, [r7, #4]
 8016e52:	7d1b      	ldrb	r3, [r3, #20]
 8016e54:	2b02      	cmp	r3, #2
 8016e56:	d108      	bne.n	8016e6a <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016e5c:	4b97      	ldr	r3, [pc, #604]	@ (80170bc <tcp_process+0x29c>)
 8016e5e:	681b      	ldr	r3, [r3, #0]
 8016e60:	429a      	cmp	r2, r3
 8016e62:	d123      	bne.n	8016eac <tcp_process+0x8c>
        acceptable = 1;
 8016e64:	2301      	movs	r3, #1
 8016e66:	76fb      	strb	r3, [r7, #27]
 8016e68:	e020      	b.n	8016eac <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8016e6a:	687b      	ldr	r3, [r7, #4]
 8016e6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016e6e:	4b94      	ldr	r3, [pc, #592]	@ (80170c0 <tcp_process+0x2a0>)
 8016e70:	681b      	ldr	r3, [r3, #0]
 8016e72:	429a      	cmp	r2, r3
 8016e74:	d102      	bne.n	8016e7c <tcp_process+0x5c>
        acceptable = 1;
 8016e76:	2301      	movs	r3, #1
 8016e78:	76fb      	strb	r3, [r7, #27]
 8016e7a:	e017      	b.n	8016eac <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8016e7c:	4b90      	ldr	r3, [pc, #576]	@ (80170c0 <tcp_process+0x2a0>)
 8016e7e:	681a      	ldr	r2, [r3, #0]
 8016e80:	687b      	ldr	r3, [r7, #4]
 8016e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016e84:	1ad3      	subs	r3, r2, r3
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	db10      	blt.n	8016eac <tcp_process+0x8c>
 8016e8a:	4b8d      	ldr	r3, [pc, #564]	@ (80170c0 <tcp_process+0x2a0>)
 8016e8c:	681a      	ldr	r2, [r3, #0]
 8016e8e:	687b      	ldr	r3, [r7, #4]
 8016e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016e92:	6879      	ldr	r1, [r7, #4]
 8016e94:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8016e96:	440b      	add	r3, r1
 8016e98:	1ad3      	subs	r3, r2, r3
 8016e9a:	2b00      	cmp	r3, #0
 8016e9c:	dc06      	bgt.n	8016eac <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	8b5b      	ldrh	r3, [r3, #26]
 8016ea2:	f043 0302 	orr.w	r3, r3, #2
 8016ea6:	b29a      	uxth	r2, r3
 8016ea8:	687b      	ldr	r3, [r7, #4]
 8016eaa:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8016eac:	7efb      	ldrb	r3, [r7, #27]
 8016eae:	2b00      	cmp	r3, #0
 8016eb0:	d01b      	beq.n	8016eea <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8016eb2:	687b      	ldr	r3, [r7, #4]
 8016eb4:	7d1b      	ldrb	r3, [r3, #20]
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	d106      	bne.n	8016ec8 <tcp_process+0xa8>
 8016eba:	4b7c      	ldr	r3, [pc, #496]	@ (80170ac <tcp_process+0x28c>)
 8016ebc:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8016ec0:	4980      	ldr	r1, [pc, #512]	@ (80170c4 <tcp_process+0x2a4>)
 8016ec2:	487c      	ldr	r0, [pc, #496]	@ (80170b4 <tcp_process+0x294>)
 8016ec4:	f007 f9b4 	bl	801e230 <iprintf>
      recv_flags |= TF_RESET;
 8016ec8:	4b7f      	ldr	r3, [pc, #508]	@ (80170c8 <tcp_process+0x2a8>)
 8016eca:	781b      	ldrb	r3, [r3, #0]
 8016ecc:	f043 0308 	orr.w	r3, r3, #8
 8016ed0:	b2da      	uxtb	r2, r3
 8016ed2:	4b7d      	ldr	r3, [pc, #500]	@ (80170c8 <tcp_process+0x2a8>)
 8016ed4:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	8b5b      	ldrh	r3, [r3, #26]
 8016eda:	f023 0301 	bic.w	r3, r3, #1
 8016ede:	b29a      	uxth	r2, r3
 8016ee0:	687b      	ldr	r3, [r7, #4]
 8016ee2:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8016ee4:	f06f 030d 	mvn.w	r3, #13
 8016ee8:	e37a      	b.n	80175e0 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8016eea:	2300      	movs	r3, #0
 8016eec:	e378      	b.n	80175e0 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8016eee:	4b72      	ldr	r3, [pc, #456]	@ (80170b8 <tcp_process+0x298>)
 8016ef0:	781b      	ldrb	r3, [r3, #0]
 8016ef2:	f003 0302 	and.w	r3, r3, #2
 8016ef6:	2b00      	cmp	r3, #0
 8016ef8:	d010      	beq.n	8016f1c <tcp_process+0xfc>
 8016efa:	687b      	ldr	r3, [r7, #4]
 8016efc:	7d1b      	ldrb	r3, [r3, #20]
 8016efe:	2b02      	cmp	r3, #2
 8016f00:	d00c      	beq.n	8016f1c <tcp_process+0xfc>
 8016f02:	687b      	ldr	r3, [r7, #4]
 8016f04:	7d1b      	ldrb	r3, [r3, #20]
 8016f06:	2b03      	cmp	r3, #3
 8016f08:	d008      	beq.n	8016f1c <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8016f0a:	687b      	ldr	r3, [r7, #4]
 8016f0c:	8b5b      	ldrh	r3, [r3, #26]
 8016f0e:	f043 0302 	orr.w	r3, r3, #2
 8016f12:	b29a      	uxth	r2, r3
 8016f14:	687b      	ldr	r3, [r7, #4]
 8016f16:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8016f18:	2300      	movs	r3, #0
 8016f1a:	e361      	b.n	80175e0 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8016f1c:	687b      	ldr	r3, [r7, #4]
 8016f1e:	8b5b      	ldrh	r3, [r3, #26]
 8016f20:	f003 0310 	and.w	r3, r3, #16
 8016f24:	2b00      	cmp	r3, #0
 8016f26:	d103      	bne.n	8016f30 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8016f28:	4b68      	ldr	r3, [pc, #416]	@ (80170cc <tcp_process+0x2ac>)
 8016f2a:	681a      	ldr	r2, [r3, #0]
 8016f2c:	687b      	ldr	r3, [r7, #4]
 8016f2e:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8016f30:	687b      	ldr	r3, [r7, #4]
 8016f32:	2200      	movs	r2, #0
 8016f34:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8016f38:	687b      	ldr	r3, [r7, #4]
 8016f3a:	2200      	movs	r2, #0
 8016f3c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8016f40:	6878      	ldr	r0, [r7, #4]
 8016f42:	f001 fc2b 	bl	801879c <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8016f46:	687b      	ldr	r3, [r7, #4]
 8016f48:	7d1b      	ldrb	r3, [r3, #20]
 8016f4a:	3b02      	subs	r3, #2
 8016f4c:	2b07      	cmp	r3, #7
 8016f4e:	f200 8337 	bhi.w	80175c0 <tcp_process+0x7a0>
 8016f52:	a201      	add	r2, pc, #4	@ (adr r2, 8016f58 <tcp_process+0x138>)
 8016f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016f58:	08016f79 	.word	0x08016f79
 8016f5c:	080171a9 	.word	0x080171a9
 8016f60:	08017321 	.word	0x08017321
 8016f64:	0801734b 	.word	0x0801734b
 8016f68:	0801746f 	.word	0x0801746f
 8016f6c:	08017321 	.word	0x08017321
 8016f70:	080174fb 	.word	0x080174fb
 8016f74:	0801758b 	.word	0x0801758b
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8016f78:	4b4f      	ldr	r3, [pc, #316]	@ (80170b8 <tcp_process+0x298>)
 8016f7a:	781b      	ldrb	r3, [r3, #0]
 8016f7c:	f003 0310 	and.w	r3, r3, #16
 8016f80:	2b00      	cmp	r3, #0
 8016f82:	f000 80e4 	beq.w	801714e <tcp_process+0x32e>
 8016f86:	4b4c      	ldr	r3, [pc, #304]	@ (80170b8 <tcp_process+0x298>)
 8016f88:	781b      	ldrb	r3, [r3, #0]
 8016f8a:	f003 0302 	and.w	r3, r3, #2
 8016f8e:	2b00      	cmp	r3, #0
 8016f90:	f000 80dd 	beq.w	801714e <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016f98:	1c5a      	adds	r2, r3, #1
 8016f9a:	4b48      	ldr	r3, [pc, #288]	@ (80170bc <tcp_process+0x29c>)
 8016f9c:	681b      	ldr	r3, [r3, #0]
 8016f9e:	429a      	cmp	r2, r3
 8016fa0:	f040 80d5 	bne.w	801714e <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8016fa4:	4b46      	ldr	r3, [pc, #280]	@ (80170c0 <tcp_process+0x2a0>)
 8016fa6:	681b      	ldr	r3, [r3, #0]
 8016fa8:	1c5a      	adds	r2, r3, #1
 8016faa:	687b      	ldr	r3, [r7, #4]
 8016fac:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8016fae:	687b      	ldr	r3, [r7, #4]
 8016fb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016fb2:	687b      	ldr	r3, [r7, #4]
 8016fb4:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8016fb6:	4b41      	ldr	r3, [pc, #260]	@ (80170bc <tcp_process+0x29c>)
 8016fb8:	681a      	ldr	r2, [r3, #0]
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8016fbe:	4b44      	ldr	r3, [pc, #272]	@ (80170d0 <tcp_process+0x2b0>)
 8016fc0:	681b      	ldr	r3, [r3, #0]
 8016fc2:	89db      	ldrh	r3, [r3, #14]
 8016fc4:	b29a      	uxth	r2, r3
 8016fc6:	687b      	ldr	r3, [r7, #4]
 8016fc8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016fcc:	687b      	ldr	r3, [r7, #4]
 8016fce:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016fd2:	687b      	ldr	r3, [r7, #4]
 8016fd4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8016fd8:	4b39      	ldr	r3, [pc, #228]	@ (80170c0 <tcp_process+0x2a0>)
 8016fda:	681b      	ldr	r3, [r3, #0]
 8016fdc:	1e5a      	subs	r2, r3, #1
 8016fde:	687b      	ldr	r3, [r7, #4]
 8016fe0:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8016fe2:	687b      	ldr	r3, [r7, #4]
 8016fe4:	2204      	movs	r2, #4
 8016fe6:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8016fe8:	687b      	ldr	r3, [r7, #4]
 8016fea:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8016fec:	687b      	ldr	r3, [r7, #4]
 8016fee:	3304      	adds	r3, #4
 8016ff0:	4618      	mov	r0, r3
 8016ff2:	f004 fdc9 	bl	801bb88 <ip4_route>
 8016ff6:	4601      	mov	r1, r0
 8016ff8:	687b      	ldr	r3, [r7, #4]
 8016ffa:	3304      	adds	r3, #4
 8016ffc:	461a      	mov	r2, r3
 8016ffe:	4620      	mov	r0, r4
 8017000:	f7ff f88c 	bl	801611c <tcp_eff_send_mss_netif>
 8017004:	4603      	mov	r3, r0
 8017006:	461a      	mov	r2, r3
 8017008:	687b      	ldr	r3, [r7, #4]
 801700a:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801700c:	687b      	ldr	r3, [r7, #4]
 801700e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017010:	009a      	lsls	r2, r3, #2
 8017012:	687b      	ldr	r3, [r7, #4]
 8017014:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017016:	005b      	lsls	r3, r3, #1
 8017018:	f241 111c 	movw	r1, #4380	@ 0x111c
 801701c:	428b      	cmp	r3, r1
 801701e:	bf38      	it	cc
 8017020:	460b      	movcc	r3, r1
 8017022:	429a      	cmp	r2, r3
 8017024:	d204      	bcs.n	8017030 <tcp_process+0x210>
 8017026:	687b      	ldr	r3, [r7, #4]
 8017028:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801702a:	009b      	lsls	r3, r3, #2
 801702c:	b29b      	uxth	r3, r3
 801702e:	e00d      	b.n	801704c <tcp_process+0x22c>
 8017030:	687b      	ldr	r3, [r7, #4]
 8017032:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017034:	005b      	lsls	r3, r3, #1
 8017036:	f241 121c 	movw	r2, #4380	@ 0x111c
 801703a:	4293      	cmp	r3, r2
 801703c:	d904      	bls.n	8017048 <tcp_process+0x228>
 801703e:	687b      	ldr	r3, [r7, #4]
 8017040:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017042:	005b      	lsls	r3, r3, #1
 8017044:	b29b      	uxth	r3, r3
 8017046:	e001      	b.n	801704c <tcp_process+0x22c>
 8017048:	f241 131c 	movw	r3, #4380	@ 0x111c
 801704c:	687a      	ldr	r2, [r7, #4]
 801704e:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8017052:	687b      	ldr	r3, [r7, #4]
 8017054:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017058:	2b00      	cmp	r3, #0
 801705a:	d106      	bne.n	801706a <tcp_process+0x24a>
 801705c:	4b13      	ldr	r3, [pc, #76]	@ (80170ac <tcp_process+0x28c>)
 801705e:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8017062:	491c      	ldr	r1, [pc, #112]	@ (80170d4 <tcp_process+0x2b4>)
 8017064:	4813      	ldr	r0, [pc, #76]	@ (80170b4 <tcp_process+0x294>)
 8017066:	f007 f8e3 	bl	801e230 <iprintf>
        --pcb->snd_queuelen;
 801706a:	687b      	ldr	r3, [r7, #4]
 801706c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017070:	3b01      	subs	r3, #1
 8017072:	b29a      	uxth	r2, r3
 8017074:	687b      	ldr	r3, [r7, #4]
 8017076:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801707a:	687b      	ldr	r3, [r7, #4]
 801707c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801707e:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8017080:	69fb      	ldr	r3, [r7, #28]
 8017082:	2b00      	cmp	r3, #0
 8017084:	d12a      	bne.n	80170dc <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8017086:	687b      	ldr	r3, [r7, #4]
 8017088:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801708a:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 801708c:	69fb      	ldr	r3, [r7, #28]
 801708e:	2b00      	cmp	r3, #0
 8017090:	d106      	bne.n	80170a0 <tcp_process+0x280>
 8017092:	4b06      	ldr	r3, [pc, #24]	@ (80170ac <tcp_process+0x28c>)
 8017094:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8017098:	490f      	ldr	r1, [pc, #60]	@ (80170d8 <tcp_process+0x2b8>)
 801709a:	4806      	ldr	r0, [pc, #24]	@ (80170b4 <tcp_process+0x294>)
 801709c:	f007 f8c8 	bl	801e230 <iprintf>
          pcb->unsent = rseg->next;
 80170a0:	69fb      	ldr	r3, [r7, #28]
 80170a2:	681a      	ldr	r2, [r3, #0]
 80170a4:	687b      	ldr	r3, [r7, #4]
 80170a6:	66da      	str	r2, [r3, #108]	@ 0x6c
 80170a8:	e01c      	b.n	80170e4 <tcp_process+0x2c4>
 80170aa:	bf00      	nop
 80170ac:	080206e8 	.word	0x080206e8
 80170b0:	08020920 	.word	0x08020920
 80170b4:	08020734 	.word	0x08020734
 80170b8:	20027734 	.word	0x20027734
 80170bc:	2002772c 	.word	0x2002772c
 80170c0:	20027728 	.word	0x20027728
 80170c4:	0802093c 	.word	0x0802093c
 80170c8:	20027735 	.word	0x20027735
 80170cc:	200276f0 	.word	0x200276f0
 80170d0:	20027718 	.word	0x20027718
 80170d4:	0802095c 	.word	0x0802095c
 80170d8:	08020974 	.word	0x08020974
        } else {
          pcb->unacked = rseg->next;
 80170dc:	69fb      	ldr	r3, [r7, #28]
 80170de:	681a      	ldr	r2, [r3, #0]
 80170e0:	687b      	ldr	r3, [r7, #4]
 80170e2:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 80170e4:	69f8      	ldr	r0, [r7, #28]
 80170e6:	f7fe fd22 	bl	8015b2e <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 80170ea:	687b      	ldr	r3, [r7, #4]
 80170ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80170ee:	2b00      	cmp	r3, #0
 80170f0:	d104      	bne.n	80170fc <tcp_process+0x2dc>
          pcb->rtime = -1;
 80170f2:	687b      	ldr	r3, [r7, #4]
 80170f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80170f8:	861a      	strh	r2, [r3, #48]	@ 0x30
 80170fa:	e006      	b.n	801710a <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 80170fc:	687b      	ldr	r3, [r7, #4]
 80170fe:	2200      	movs	r2, #0
 8017100:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8017102:	687b      	ldr	r3, [r7, #4]
 8017104:	2200      	movs	r2, #0
 8017106:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801710a:	687b      	ldr	r3, [r7, #4]
 801710c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017110:	2b00      	cmp	r3, #0
 8017112:	d00a      	beq.n	801712a <tcp_process+0x30a>
 8017114:	687b      	ldr	r3, [r7, #4]
 8017116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801711a:	687a      	ldr	r2, [r7, #4]
 801711c:	6910      	ldr	r0, [r2, #16]
 801711e:	2200      	movs	r2, #0
 8017120:	6879      	ldr	r1, [r7, #4]
 8017122:	4798      	blx	r3
 8017124:	4603      	mov	r3, r0
 8017126:	76bb      	strb	r3, [r7, #26]
 8017128:	e001      	b.n	801712e <tcp_process+0x30e>
 801712a:	2300      	movs	r3, #0
 801712c:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 801712e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017132:	f113 0f0d 	cmn.w	r3, #13
 8017136:	d102      	bne.n	801713e <tcp_process+0x31e>
          return ERR_ABRT;
 8017138:	f06f 030c 	mvn.w	r3, #12
 801713c:	e250      	b.n	80175e0 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 801713e:	687b      	ldr	r3, [r7, #4]
 8017140:	8b5b      	ldrh	r3, [r3, #26]
 8017142:	f043 0302 	orr.w	r3, r3, #2
 8017146:	b29a      	uxth	r2, r3
 8017148:	687b      	ldr	r3, [r7, #4]
 801714a:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 801714c:	e23a      	b.n	80175c4 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 801714e:	4b98      	ldr	r3, [pc, #608]	@ (80173b0 <tcp_process+0x590>)
 8017150:	781b      	ldrb	r3, [r3, #0]
 8017152:	f003 0310 	and.w	r3, r3, #16
 8017156:	2b00      	cmp	r3, #0
 8017158:	f000 8234 	beq.w	80175c4 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801715c:	4b95      	ldr	r3, [pc, #596]	@ (80173b4 <tcp_process+0x594>)
 801715e:	6819      	ldr	r1, [r3, #0]
 8017160:	4b95      	ldr	r3, [pc, #596]	@ (80173b8 <tcp_process+0x598>)
 8017162:	881b      	ldrh	r3, [r3, #0]
 8017164:	461a      	mov	r2, r3
 8017166:	4b95      	ldr	r3, [pc, #596]	@ (80173bc <tcp_process+0x59c>)
 8017168:	681b      	ldr	r3, [r3, #0]
 801716a:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801716c:	4b94      	ldr	r3, [pc, #592]	@ (80173c0 <tcp_process+0x5a0>)
 801716e:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017170:	885b      	ldrh	r3, [r3, #2]
 8017172:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017174:	4a92      	ldr	r2, [pc, #584]	@ (80173c0 <tcp_process+0x5a0>)
 8017176:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017178:	8812      	ldrh	r2, [r2, #0]
 801717a:	b292      	uxth	r2, r2
 801717c:	9202      	str	r2, [sp, #8]
 801717e:	9301      	str	r3, [sp, #4]
 8017180:	4b90      	ldr	r3, [pc, #576]	@ (80173c4 <tcp_process+0x5a4>)
 8017182:	9300      	str	r3, [sp, #0]
 8017184:	4b90      	ldr	r3, [pc, #576]	@ (80173c8 <tcp_process+0x5a8>)
 8017186:	4602      	mov	r2, r0
 8017188:	6878      	ldr	r0, [r7, #4]
 801718a:	f002 fc7f 	bl	8019a8c <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 801718e:	687b      	ldr	r3, [r7, #4]
 8017190:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017194:	2b05      	cmp	r3, #5
 8017196:	f200 8215 	bhi.w	80175c4 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801719a:	687b      	ldr	r3, [r7, #4]
 801719c:	2200      	movs	r2, #0
 801719e:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 80171a0:	6878      	ldr	r0, [r7, #4]
 80171a2:	f002 fa4b 	bl	801963c <tcp_rexmit_rto>
      break;
 80171a6:	e20d      	b.n	80175c4 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80171a8:	4b81      	ldr	r3, [pc, #516]	@ (80173b0 <tcp_process+0x590>)
 80171aa:	781b      	ldrb	r3, [r3, #0]
 80171ac:	f003 0310 	and.w	r3, r3, #16
 80171b0:	2b00      	cmp	r3, #0
 80171b2:	f000 80a1 	beq.w	80172f8 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80171b6:	4b7f      	ldr	r3, [pc, #508]	@ (80173b4 <tcp_process+0x594>)
 80171b8:	681a      	ldr	r2, [r3, #0]
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80171be:	1ad3      	subs	r3, r2, r3
 80171c0:	3b01      	subs	r3, #1
 80171c2:	2b00      	cmp	r3, #0
 80171c4:	db7e      	blt.n	80172c4 <tcp_process+0x4a4>
 80171c6:	4b7b      	ldr	r3, [pc, #492]	@ (80173b4 <tcp_process+0x594>)
 80171c8:	681a      	ldr	r2, [r3, #0]
 80171ca:	687b      	ldr	r3, [r7, #4]
 80171cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80171ce:	1ad3      	subs	r3, r2, r3
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	dc77      	bgt.n	80172c4 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80171d4:	687b      	ldr	r3, [r7, #4]
 80171d6:	2204      	movs	r2, #4
 80171d8:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80171da:	687b      	ldr	r3, [r7, #4]
 80171dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80171de:	2b00      	cmp	r3, #0
 80171e0:	d102      	bne.n	80171e8 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80171e2:	23fa      	movs	r3, #250	@ 0xfa
 80171e4:	76bb      	strb	r3, [r7, #26]
 80171e6:	e01d      	b.n	8017224 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80171e8:	687b      	ldr	r3, [r7, #4]
 80171ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80171ec:	699b      	ldr	r3, [r3, #24]
 80171ee:	2b00      	cmp	r3, #0
 80171f0:	d106      	bne.n	8017200 <tcp_process+0x3e0>
 80171f2:	4b76      	ldr	r3, [pc, #472]	@ (80173cc <tcp_process+0x5ac>)
 80171f4:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 80171f8:	4975      	ldr	r1, [pc, #468]	@ (80173d0 <tcp_process+0x5b0>)
 80171fa:	4876      	ldr	r0, [pc, #472]	@ (80173d4 <tcp_process+0x5b4>)
 80171fc:	f007 f818 	bl	801e230 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8017200:	687b      	ldr	r3, [r7, #4]
 8017202:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8017204:	699b      	ldr	r3, [r3, #24]
 8017206:	2b00      	cmp	r3, #0
 8017208:	d00a      	beq.n	8017220 <tcp_process+0x400>
 801720a:	687b      	ldr	r3, [r7, #4]
 801720c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801720e:	699b      	ldr	r3, [r3, #24]
 8017210:	687a      	ldr	r2, [r7, #4]
 8017212:	6910      	ldr	r0, [r2, #16]
 8017214:	2200      	movs	r2, #0
 8017216:	6879      	ldr	r1, [r7, #4]
 8017218:	4798      	blx	r3
 801721a:	4603      	mov	r3, r0
 801721c:	76bb      	strb	r3, [r7, #26]
 801721e:	e001      	b.n	8017224 <tcp_process+0x404>
 8017220:	23f0      	movs	r3, #240	@ 0xf0
 8017222:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8017224:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017228:	2b00      	cmp	r3, #0
 801722a:	d00a      	beq.n	8017242 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 801722c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017230:	f113 0f0d 	cmn.w	r3, #13
 8017234:	d002      	beq.n	801723c <tcp_process+0x41c>
              tcp_abort(pcb);
 8017236:	6878      	ldr	r0, [r7, #4]
 8017238:	f7fd ff8c 	bl	8015154 <tcp_abort>
            }
            return ERR_ABRT;
 801723c:	f06f 030c 	mvn.w	r3, #12
 8017240:	e1ce      	b.n	80175e0 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8017242:	6878      	ldr	r0, [r7, #4]
 8017244:	f000 fae0 	bl	8017808 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8017248:	4b63      	ldr	r3, [pc, #396]	@ (80173d8 <tcp_process+0x5b8>)
 801724a:	881b      	ldrh	r3, [r3, #0]
 801724c:	2b00      	cmp	r3, #0
 801724e:	d005      	beq.n	801725c <tcp_process+0x43c>
            recv_acked--;
 8017250:	4b61      	ldr	r3, [pc, #388]	@ (80173d8 <tcp_process+0x5b8>)
 8017252:	881b      	ldrh	r3, [r3, #0]
 8017254:	3b01      	subs	r3, #1
 8017256:	b29a      	uxth	r2, r3
 8017258:	4b5f      	ldr	r3, [pc, #380]	@ (80173d8 <tcp_process+0x5b8>)
 801725a:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801725c:	687b      	ldr	r3, [r7, #4]
 801725e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017260:	009a      	lsls	r2, r3, #2
 8017262:	687b      	ldr	r3, [r7, #4]
 8017264:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017266:	005b      	lsls	r3, r3, #1
 8017268:	f241 111c 	movw	r1, #4380	@ 0x111c
 801726c:	428b      	cmp	r3, r1
 801726e:	bf38      	it	cc
 8017270:	460b      	movcc	r3, r1
 8017272:	429a      	cmp	r2, r3
 8017274:	d204      	bcs.n	8017280 <tcp_process+0x460>
 8017276:	687b      	ldr	r3, [r7, #4]
 8017278:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801727a:	009b      	lsls	r3, r3, #2
 801727c:	b29b      	uxth	r3, r3
 801727e:	e00d      	b.n	801729c <tcp_process+0x47c>
 8017280:	687b      	ldr	r3, [r7, #4]
 8017282:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017284:	005b      	lsls	r3, r3, #1
 8017286:	f241 121c 	movw	r2, #4380	@ 0x111c
 801728a:	4293      	cmp	r3, r2
 801728c:	d904      	bls.n	8017298 <tcp_process+0x478>
 801728e:	687b      	ldr	r3, [r7, #4]
 8017290:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017292:	005b      	lsls	r3, r3, #1
 8017294:	b29b      	uxth	r3, r3
 8017296:	e001      	b.n	801729c <tcp_process+0x47c>
 8017298:	f241 131c 	movw	r3, #4380	@ 0x111c
 801729c:	687a      	ldr	r2, [r7, #4]
 801729e:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80172a2:	4b4e      	ldr	r3, [pc, #312]	@ (80173dc <tcp_process+0x5bc>)
 80172a4:	781b      	ldrb	r3, [r3, #0]
 80172a6:	f003 0320 	and.w	r3, r3, #32
 80172aa:	2b00      	cmp	r3, #0
 80172ac:	d037      	beq.n	801731e <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80172ae:	687b      	ldr	r3, [r7, #4]
 80172b0:	8b5b      	ldrh	r3, [r3, #26]
 80172b2:	f043 0302 	orr.w	r3, r3, #2
 80172b6:	b29a      	uxth	r2, r3
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80172bc:	687b      	ldr	r3, [r7, #4]
 80172be:	2207      	movs	r2, #7
 80172c0:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80172c2:	e02c      	b.n	801731e <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80172c4:	4b3b      	ldr	r3, [pc, #236]	@ (80173b4 <tcp_process+0x594>)
 80172c6:	6819      	ldr	r1, [r3, #0]
 80172c8:	4b3b      	ldr	r3, [pc, #236]	@ (80173b8 <tcp_process+0x598>)
 80172ca:	881b      	ldrh	r3, [r3, #0]
 80172cc:	461a      	mov	r2, r3
 80172ce:	4b3b      	ldr	r3, [pc, #236]	@ (80173bc <tcp_process+0x59c>)
 80172d0:	681b      	ldr	r3, [r3, #0]
 80172d2:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80172d4:	4b3a      	ldr	r3, [pc, #232]	@ (80173c0 <tcp_process+0x5a0>)
 80172d6:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80172d8:	885b      	ldrh	r3, [r3, #2]
 80172da:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80172dc:	4a38      	ldr	r2, [pc, #224]	@ (80173c0 <tcp_process+0x5a0>)
 80172de:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80172e0:	8812      	ldrh	r2, [r2, #0]
 80172e2:	b292      	uxth	r2, r2
 80172e4:	9202      	str	r2, [sp, #8]
 80172e6:	9301      	str	r3, [sp, #4]
 80172e8:	4b36      	ldr	r3, [pc, #216]	@ (80173c4 <tcp_process+0x5a4>)
 80172ea:	9300      	str	r3, [sp, #0]
 80172ec:	4b36      	ldr	r3, [pc, #216]	@ (80173c8 <tcp_process+0x5a8>)
 80172ee:	4602      	mov	r2, r0
 80172f0:	6878      	ldr	r0, [r7, #4]
 80172f2:	f002 fbcb 	bl	8019a8c <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80172f6:	e167      	b.n	80175c8 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80172f8:	4b2d      	ldr	r3, [pc, #180]	@ (80173b0 <tcp_process+0x590>)
 80172fa:	781b      	ldrb	r3, [r3, #0]
 80172fc:	f003 0302 	and.w	r3, r3, #2
 8017300:	2b00      	cmp	r3, #0
 8017302:	f000 8161 	beq.w	80175c8 <tcp_process+0x7a8>
 8017306:	687b      	ldr	r3, [r7, #4]
 8017308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801730a:	1e5a      	subs	r2, r3, #1
 801730c:	4b2b      	ldr	r3, [pc, #172]	@ (80173bc <tcp_process+0x59c>)
 801730e:	681b      	ldr	r3, [r3, #0]
 8017310:	429a      	cmp	r2, r3
 8017312:	f040 8159 	bne.w	80175c8 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8017316:	6878      	ldr	r0, [r7, #4]
 8017318:	f002 f9b2 	bl	8019680 <tcp_rexmit>
      break;
 801731c:	e154      	b.n	80175c8 <tcp_process+0x7a8>
 801731e:	e153      	b.n	80175c8 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8017320:	6878      	ldr	r0, [r7, #4]
 8017322:	f000 fa71 	bl	8017808 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8017326:	4b2d      	ldr	r3, [pc, #180]	@ (80173dc <tcp_process+0x5bc>)
 8017328:	781b      	ldrb	r3, [r3, #0]
 801732a:	f003 0320 	and.w	r3, r3, #32
 801732e:	2b00      	cmp	r3, #0
 8017330:	f000 814c 	beq.w	80175cc <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8017334:	687b      	ldr	r3, [r7, #4]
 8017336:	8b5b      	ldrh	r3, [r3, #26]
 8017338:	f043 0302 	orr.w	r3, r3, #2
 801733c:	b29a      	uxth	r2, r3
 801733e:	687b      	ldr	r3, [r7, #4]
 8017340:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8017342:	687b      	ldr	r3, [r7, #4]
 8017344:	2207      	movs	r2, #7
 8017346:	751a      	strb	r2, [r3, #20]
      }
      break;
 8017348:	e140      	b.n	80175cc <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 801734a:	6878      	ldr	r0, [r7, #4]
 801734c:	f000 fa5c 	bl	8017808 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8017350:	4b22      	ldr	r3, [pc, #136]	@ (80173dc <tcp_process+0x5bc>)
 8017352:	781b      	ldrb	r3, [r3, #0]
 8017354:	f003 0320 	and.w	r3, r3, #32
 8017358:	2b00      	cmp	r3, #0
 801735a:	d071      	beq.n	8017440 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801735c:	4b14      	ldr	r3, [pc, #80]	@ (80173b0 <tcp_process+0x590>)
 801735e:	781b      	ldrb	r3, [r3, #0]
 8017360:	f003 0310 	and.w	r3, r3, #16
 8017364:	2b00      	cmp	r3, #0
 8017366:	d060      	beq.n	801742a <tcp_process+0x60a>
 8017368:	687b      	ldr	r3, [r7, #4]
 801736a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801736c:	4b11      	ldr	r3, [pc, #68]	@ (80173b4 <tcp_process+0x594>)
 801736e:	681b      	ldr	r3, [r3, #0]
 8017370:	429a      	cmp	r2, r3
 8017372:	d15a      	bne.n	801742a <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8017374:	687b      	ldr	r3, [r7, #4]
 8017376:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017378:	2b00      	cmp	r3, #0
 801737a:	d156      	bne.n	801742a <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 801737c:	687b      	ldr	r3, [r7, #4]
 801737e:	8b5b      	ldrh	r3, [r3, #26]
 8017380:	f043 0302 	orr.w	r3, r3, #2
 8017384:	b29a      	uxth	r2, r3
 8017386:	687b      	ldr	r3, [r7, #4]
 8017388:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801738a:	6878      	ldr	r0, [r7, #4]
 801738c:	f7fe fdbc 	bl	8015f08 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8017390:	4b13      	ldr	r3, [pc, #76]	@ (80173e0 <tcp_process+0x5c0>)
 8017392:	681b      	ldr	r3, [r3, #0]
 8017394:	687a      	ldr	r2, [r7, #4]
 8017396:	429a      	cmp	r2, r3
 8017398:	d105      	bne.n	80173a6 <tcp_process+0x586>
 801739a:	4b11      	ldr	r3, [pc, #68]	@ (80173e0 <tcp_process+0x5c0>)
 801739c:	681b      	ldr	r3, [r3, #0]
 801739e:	68db      	ldr	r3, [r3, #12]
 80173a0:	4a0f      	ldr	r2, [pc, #60]	@ (80173e0 <tcp_process+0x5c0>)
 80173a2:	6013      	str	r3, [r2, #0]
 80173a4:	e02e      	b.n	8017404 <tcp_process+0x5e4>
 80173a6:	4b0e      	ldr	r3, [pc, #56]	@ (80173e0 <tcp_process+0x5c0>)
 80173a8:	681b      	ldr	r3, [r3, #0]
 80173aa:	617b      	str	r3, [r7, #20]
 80173ac:	e027      	b.n	80173fe <tcp_process+0x5de>
 80173ae:	bf00      	nop
 80173b0:	20027734 	.word	0x20027734
 80173b4:	2002772c 	.word	0x2002772c
 80173b8:	20027732 	.word	0x20027732
 80173bc:	20027728 	.word	0x20027728
 80173c0:	20027718 	.word	0x20027718
 80173c4:	20024600 	.word	0x20024600
 80173c8:	20024604 	.word	0x20024604
 80173cc:	080206e8 	.word	0x080206e8
 80173d0:	08020988 	.word	0x08020988
 80173d4:	08020734 	.word	0x08020734
 80173d8:	20027730 	.word	0x20027730
 80173dc:	20027735 	.word	0x20027735
 80173e0:	200276fc 	.word	0x200276fc
 80173e4:	697b      	ldr	r3, [r7, #20]
 80173e6:	68db      	ldr	r3, [r3, #12]
 80173e8:	687a      	ldr	r2, [r7, #4]
 80173ea:	429a      	cmp	r2, r3
 80173ec:	d104      	bne.n	80173f8 <tcp_process+0x5d8>
 80173ee:	687b      	ldr	r3, [r7, #4]
 80173f0:	68da      	ldr	r2, [r3, #12]
 80173f2:	697b      	ldr	r3, [r7, #20]
 80173f4:	60da      	str	r2, [r3, #12]
 80173f6:	e005      	b.n	8017404 <tcp_process+0x5e4>
 80173f8:	697b      	ldr	r3, [r7, #20]
 80173fa:	68db      	ldr	r3, [r3, #12]
 80173fc:	617b      	str	r3, [r7, #20]
 80173fe:	697b      	ldr	r3, [r7, #20]
 8017400:	2b00      	cmp	r3, #0
 8017402:	d1ef      	bne.n	80173e4 <tcp_process+0x5c4>
 8017404:	687b      	ldr	r3, [r7, #4]
 8017406:	2200      	movs	r2, #0
 8017408:	60da      	str	r2, [r3, #12]
 801740a:	4b77      	ldr	r3, [pc, #476]	@ (80175e8 <tcp_process+0x7c8>)
 801740c:	2201      	movs	r2, #1
 801740e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8017410:	687b      	ldr	r3, [r7, #4]
 8017412:	220a      	movs	r2, #10
 8017414:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8017416:	4b75      	ldr	r3, [pc, #468]	@ (80175ec <tcp_process+0x7cc>)
 8017418:	681a      	ldr	r2, [r3, #0]
 801741a:	687b      	ldr	r3, [r7, #4]
 801741c:	60da      	str	r2, [r3, #12]
 801741e:	4a73      	ldr	r2, [pc, #460]	@ (80175ec <tcp_process+0x7cc>)
 8017420:	687b      	ldr	r3, [r7, #4]
 8017422:	6013      	str	r3, [r2, #0]
 8017424:	f002 fcf4 	bl	8019e10 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8017428:	e0d2      	b.n	80175d0 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801742a:	687b      	ldr	r3, [r7, #4]
 801742c:	8b5b      	ldrh	r3, [r3, #26]
 801742e:	f043 0302 	orr.w	r3, r3, #2
 8017432:	b29a      	uxth	r2, r3
 8017434:	687b      	ldr	r3, [r7, #4]
 8017436:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8017438:	687b      	ldr	r3, [r7, #4]
 801743a:	2208      	movs	r2, #8
 801743c:	751a      	strb	r2, [r3, #20]
      break;
 801743e:	e0c7      	b.n	80175d0 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017440:	4b6b      	ldr	r3, [pc, #428]	@ (80175f0 <tcp_process+0x7d0>)
 8017442:	781b      	ldrb	r3, [r3, #0]
 8017444:	f003 0310 	and.w	r3, r3, #16
 8017448:	2b00      	cmp	r3, #0
 801744a:	f000 80c1 	beq.w	80175d0 <tcp_process+0x7b0>
 801744e:	687b      	ldr	r3, [r7, #4]
 8017450:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017452:	4b68      	ldr	r3, [pc, #416]	@ (80175f4 <tcp_process+0x7d4>)
 8017454:	681b      	ldr	r3, [r3, #0]
 8017456:	429a      	cmp	r2, r3
 8017458:	f040 80ba 	bne.w	80175d0 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 801745c:	687b      	ldr	r3, [r7, #4]
 801745e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017460:	2b00      	cmp	r3, #0
 8017462:	f040 80b5 	bne.w	80175d0 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8017466:	687b      	ldr	r3, [r7, #4]
 8017468:	2206      	movs	r2, #6
 801746a:	751a      	strb	r2, [r3, #20]
      break;
 801746c:	e0b0      	b.n	80175d0 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801746e:	6878      	ldr	r0, [r7, #4]
 8017470:	f000 f9ca 	bl	8017808 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8017474:	4b60      	ldr	r3, [pc, #384]	@ (80175f8 <tcp_process+0x7d8>)
 8017476:	781b      	ldrb	r3, [r3, #0]
 8017478:	f003 0320 	and.w	r3, r3, #32
 801747c:	2b00      	cmp	r3, #0
 801747e:	f000 80a9 	beq.w	80175d4 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8017482:	687b      	ldr	r3, [r7, #4]
 8017484:	8b5b      	ldrh	r3, [r3, #26]
 8017486:	f043 0302 	orr.w	r3, r3, #2
 801748a:	b29a      	uxth	r2, r3
 801748c:	687b      	ldr	r3, [r7, #4]
 801748e:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8017490:	6878      	ldr	r0, [r7, #4]
 8017492:	f7fe fd39 	bl	8015f08 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8017496:	4b59      	ldr	r3, [pc, #356]	@ (80175fc <tcp_process+0x7dc>)
 8017498:	681b      	ldr	r3, [r3, #0]
 801749a:	687a      	ldr	r2, [r7, #4]
 801749c:	429a      	cmp	r2, r3
 801749e:	d105      	bne.n	80174ac <tcp_process+0x68c>
 80174a0:	4b56      	ldr	r3, [pc, #344]	@ (80175fc <tcp_process+0x7dc>)
 80174a2:	681b      	ldr	r3, [r3, #0]
 80174a4:	68db      	ldr	r3, [r3, #12]
 80174a6:	4a55      	ldr	r2, [pc, #340]	@ (80175fc <tcp_process+0x7dc>)
 80174a8:	6013      	str	r3, [r2, #0]
 80174aa:	e013      	b.n	80174d4 <tcp_process+0x6b4>
 80174ac:	4b53      	ldr	r3, [pc, #332]	@ (80175fc <tcp_process+0x7dc>)
 80174ae:	681b      	ldr	r3, [r3, #0]
 80174b0:	613b      	str	r3, [r7, #16]
 80174b2:	e00c      	b.n	80174ce <tcp_process+0x6ae>
 80174b4:	693b      	ldr	r3, [r7, #16]
 80174b6:	68db      	ldr	r3, [r3, #12]
 80174b8:	687a      	ldr	r2, [r7, #4]
 80174ba:	429a      	cmp	r2, r3
 80174bc:	d104      	bne.n	80174c8 <tcp_process+0x6a8>
 80174be:	687b      	ldr	r3, [r7, #4]
 80174c0:	68da      	ldr	r2, [r3, #12]
 80174c2:	693b      	ldr	r3, [r7, #16]
 80174c4:	60da      	str	r2, [r3, #12]
 80174c6:	e005      	b.n	80174d4 <tcp_process+0x6b4>
 80174c8:	693b      	ldr	r3, [r7, #16]
 80174ca:	68db      	ldr	r3, [r3, #12]
 80174cc:	613b      	str	r3, [r7, #16]
 80174ce:	693b      	ldr	r3, [r7, #16]
 80174d0:	2b00      	cmp	r3, #0
 80174d2:	d1ef      	bne.n	80174b4 <tcp_process+0x694>
 80174d4:	687b      	ldr	r3, [r7, #4]
 80174d6:	2200      	movs	r2, #0
 80174d8:	60da      	str	r2, [r3, #12]
 80174da:	4b43      	ldr	r3, [pc, #268]	@ (80175e8 <tcp_process+0x7c8>)
 80174dc:	2201      	movs	r2, #1
 80174de:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80174e0:	687b      	ldr	r3, [r7, #4]
 80174e2:	220a      	movs	r2, #10
 80174e4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80174e6:	4b41      	ldr	r3, [pc, #260]	@ (80175ec <tcp_process+0x7cc>)
 80174e8:	681a      	ldr	r2, [r3, #0]
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	60da      	str	r2, [r3, #12]
 80174ee:	4a3f      	ldr	r2, [pc, #252]	@ (80175ec <tcp_process+0x7cc>)
 80174f0:	687b      	ldr	r3, [r7, #4]
 80174f2:	6013      	str	r3, [r2, #0]
 80174f4:	f002 fc8c 	bl	8019e10 <tcp_timer_needed>
      }
      break;
 80174f8:	e06c      	b.n	80175d4 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80174fa:	6878      	ldr	r0, [r7, #4]
 80174fc:	f000 f984 	bl	8017808 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8017500:	4b3b      	ldr	r3, [pc, #236]	@ (80175f0 <tcp_process+0x7d0>)
 8017502:	781b      	ldrb	r3, [r3, #0]
 8017504:	f003 0310 	and.w	r3, r3, #16
 8017508:	2b00      	cmp	r3, #0
 801750a:	d065      	beq.n	80175d8 <tcp_process+0x7b8>
 801750c:	687b      	ldr	r3, [r7, #4]
 801750e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017510:	4b38      	ldr	r3, [pc, #224]	@ (80175f4 <tcp_process+0x7d4>)
 8017512:	681b      	ldr	r3, [r3, #0]
 8017514:	429a      	cmp	r2, r3
 8017516:	d15f      	bne.n	80175d8 <tcp_process+0x7b8>
 8017518:	687b      	ldr	r3, [r7, #4]
 801751a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801751c:	2b00      	cmp	r3, #0
 801751e:	d15b      	bne.n	80175d8 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8017520:	6878      	ldr	r0, [r7, #4]
 8017522:	f7fe fcf1 	bl	8015f08 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8017526:	4b35      	ldr	r3, [pc, #212]	@ (80175fc <tcp_process+0x7dc>)
 8017528:	681b      	ldr	r3, [r3, #0]
 801752a:	687a      	ldr	r2, [r7, #4]
 801752c:	429a      	cmp	r2, r3
 801752e:	d105      	bne.n	801753c <tcp_process+0x71c>
 8017530:	4b32      	ldr	r3, [pc, #200]	@ (80175fc <tcp_process+0x7dc>)
 8017532:	681b      	ldr	r3, [r3, #0]
 8017534:	68db      	ldr	r3, [r3, #12]
 8017536:	4a31      	ldr	r2, [pc, #196]	@ (80175fc <tcp_process+0x7dc>)
 8017538:	6013      	str	r3, [r2, #0]
 801753a:	e013      	b.n	8017564 <tcp_process+0x744>
 801753c:	4b2f      	ldr	r3, [pc, #188]	@ (80175fc <tcp_process+0x7dc>)
 801753e:	681b      	ldr	r3, [r3, #0]
 8017540:	60fb      	str	r3, [r7, #12]
 8017542:	e00c      	b.n	801755e <tcp_process+0x73e>
 8017544:	68fb      	ldr	r3, [r7, #12]
 8017546:	68db      	ldr	r3, [r3, #12]
 8017548:	687a      	ldr	r2, [r7, #4]
 801754a:	429a      	cmp	r2, r3
 801754c:	d104      	bne.n	8017558 <tcp_process+0x738>
 801754e:	687b      	ldr	r3, [r7, #4]
 8017550:	68da      	ldr	r2, [r3, #12]
 8017552:	68fb      	ldr	r3, [r7, #12]
 8017554:	60da      	str	r2, [r3, #12]
 8017556:	e005      	b.n	8017564 <tcp_process+0x744>
 8017558:	68fb      	ldr	r3, [r7, #12]
 801755a:	68db      	ldr	r3, [r3, #12]
 801755c:	60fb      	str	r3, [r7, #12]
 801755e:	68fb      	ldr	r3, [r7, #12]
 8017560:	2b00      	cmp	r3, #0
 8017562:	d1ef      	bne.n	8017544 <tcp_process+0x724>
 8017564:	687b      	ldr	r3, [r7, #4]
 8017566:	2200      	movs	r2, #0
 8017568:	60da      	str	r2, [r3, #12]
 801756a:	4b1f      	ldr	r3, [pc, #124]	@ (80175e8 <tcp_process+0x7c8>)
 801756c:	2201      	movs	r2, #1
 801756e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	220a      	movs	r2, #10
 8017574:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8017576:	4b1d      	ldr	r3, [pc, #116]	@ (80175ec <tcp_process+0x7cc>)
 8017578:	681a      	ldr	r2, [r3, #0]
 801757a:	687b      	ldr	r3, [r7, #4]
 801757c:	60da      	str	r2, [r3, #12]
 801757e:	4a1b      	ldr	r2, [pc, #108]	@ (80175ec <tcp_process+0x7cc>)
 8017580:	687b      	ldr	r3, [r7, #4]
 8017582:	6013      	str	r3, [r2, #0]
 8017584:	f002 fc44 	bl	8019e10 <tcp_timer_needed>
      }
      break;
 8017588:	e026      	b.n	80175d8 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801758a:	6878      	ldr	r0, [r7, #4]
 801758c:	f000 f93c 	bl	8017808 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8017590:	4b17      	ldr	r3, [pc, #92]	@ (80175f0 <tcp_process+0x7d0>)
 8017592:	781b      	ldrb	r3, [r3, #0]
 8017594:	f003 0310 	and.w	r3, r3, #16
 8017598:	2b00      	cmp	r3, #0
 801759a:	d01f      	beq.n	80175dc <tcp_process+0x7bc>
 801759c:	687b      	ldr	r3, [r7, #4]
 801759e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80175a0:	4b14      	ldr	r3, [pc, #80]	@ (80175f4 <tcp_process+0x7d4>)
 80175a2:	681b      	ldr	r3, [r3, #0]
 80175a4:	429a      	cmp	r2, r3
 80175a6:	d119      	bne.n	80175dc <tcp_process+0x7bc>
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80175ac:	2b00      	cmp	r3, #0
 80175ae:	d115      	bne.n	80175dc <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80175b0:	4b11      	ldr	r3, [pc, #68]	@ (80175f8 <tcp_process+0x7d8>)
 80175b2:	781b      	ldrb	r3, [r3, #0]
 80175b4:	f043 0310 	orr.w	r3, r3, #16
 80175b8:	b2da      	uxtb	r2, r3
 80175ba:	4b0f      	ldr	r3, [pc, #60]	@ (80175f8 <tcp_process+0x7d8>)
 80175bc:	701a      	strb	r2, [r3, #0]
      }
      break;
 80175be:	e00d      	b.n	80175dc <tcp_process+0x7bc>
    default:
      break;
 80175c0:	bf00      	nop
 80175c2:	e00c      	b.n	80175de <tcp_process+0x7be>
      break;
 80175c4:	bf00      	nop
 80175c6:	e00a      	b.n	80175de <tcp_process+0x7be>
      break;
 80175c8:	bf00      	nop
 80175ca:	e008      	b.n	80175de <tcp_process+0x7be>
      break;
 80175cc:	bf00      	nop
 80175ce:	e006      	b.n	80175de <tcp_process+0x7be>
      break;
 80175d0:	bf00      	nop
 80175d2:	e004      	b.n	80175de <tcp_process+0x7be>
      break;
 80175d4:	bf00      	nop
 80175d6:	e002      	b.n	80175de <tcp_process+0x7be>
      break;
 80175d8:	bf00      	nop
 80175da:	e000      	b.n	80175de <tcp_process+0x7be>
      break;
 80175dc:	bf00      	nop
  }
  return ERR_OK;
 80175de:	2300      	movs	r3, #0
}
 80175e0:	4618      	mov	r0, r3
 80175e2:	3724      	adds	r7, #36	@ 0x24
 80175e4:	46bd      	mov	sp, r7
 80175e6:	bd90      	pop	{r4, r7, pc}
 80175e8:	20027704 	.word	0x20027704
 80175ec:	20027700 	.word	0x20027700
 80175f0:	20027734 	.word	0x20027734
 80175f4:	2002772c 	.word	0x2002772c
 80175f8:	20027735 	.word	0x20027735
 80175fc:	200276fc 	.word	0x200276fc

08017600 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8017600:	b590      	push	{r4, r7, lr}
 8017602:	b085      	sub	sp, #20
 8017604:	af00      	add	r7, sp, #0
 8017606:	6078      	str	r0, [r7, #4]
 8017608:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801760a:	687b      	ldr	r3, [r7, #4]
 801760c:	2b00      	cmp	r3, #0
 801760e:	d106      	bne.n	801761e <tcp_oos_insert_segment+0x1e>
 8017610:	4b3b      	ldr	r3, [pc, #236]	@ (8017700 <tcp_oos_insert_segment+0x100>)
 8017612:	f240 421f 	movw	r2, #1055	@ 0x41f
 8017616:	493b      	ldr	r1, [pc, #236]	@ (8017704 <tcp_oos_insert_segment+0x104>)
 8017618:	483b      	ldr	r0, [pc, #236]	@ (8017708 <tcp_oos_insert_segment+0x108>)
 801761a:	f006 fe09 	bl	801e230 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801761e:	687b      	ldr	r3, [r7, #4]
 8017620:	68db      	ldr	r3, [r3, #12]
 8017622:	899b      	ldrh	r3, [r3, #12]
 8017624:	b29b      	uxth	r3, r3
 8017626:	4618      	mov	r0, r3
 8017628:	f7fb fc02 	bl	8012e30 <lwip_htons>
 801762c:	4603      	mov	r3, r0
 801762e:	b2db      	uxtb	r3, r3
 8017630:	f003 0301 	and.w	r3, r3, #1
 8017634:	2b00      	cmp	r3, #0
 8017636:	d028      	beq.n	801768a <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8017638:	6838      	ldr	r0, [r7, #0]
 801763a:	f7fe fa63 	bl	8015b04 <tcp_segs_free>
    next = NULL;
 801763e:	2300      	movs	r3, #0
 8017640:	603b      	str	r3, [r7, #0]
 8017642:	e056      	b.n	80176f2 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017644:	683b      	ldr	r3, [r7, #0]
 8017646:	68db      	ldr	r3, [r3, #12]
 8017648:	899b      	ldrh	r3, [r3, #12]
 801764a:	b29b      	uxth	r3, r3
 801764c:	4618      	mov	r0, r3
 801764e:	f7fb fbef 	bl	8012e30 <lwip_htons>
 8017652:	4603      	mov	r3, r0
 8017654:	b2db      	uxtb	r3, r3
 8017656:	f003 0301 	and.w	r3, r3, #1
 801765a:	2b00      	cmp	r3, #0
 801765c:	d00d      	beq.n	801767a <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801765e:	687b      	ldr	r3, [r7, #4]
 8017660:	68db      	ldr	r3, [r3, #12]
 8017662:	899b      	ldrh	r3, [r3, #12]
 8017664:	b29c      	uxth	r4, r3
 8017666:	2001      	movs	r0, #1
 8017668:	f7fb fbe2 	bl	8012e30 <lwip_htons>
 801766c:	4603      	mov	r3, r0
 801766e:	461a      	mov	r2, r3
 8017670:	687b      	ldr	r3, [r7, #4]
 8017672:	68db      	ldr	r3, [r3, #12]
 8017674:	4322      	orrs	r2, r4
 8017676:	b292      	uxth	r2, r2
 8017678:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801767a:	683b      	ldr	r3, [r7, #0]
 801767c:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801767e:	683b      	ldr	r3, [r7, #0]
 8017680:	681b      	ldr	r3, [r3, #0]
 8017682:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8017684:	68f8      	ldr	r0, [r7, #12]
 8017686:	f7fe fa52 	bl	8015b2e <tcp_seg_free>
    while (next &&
 801768a:	683b      	ldr	r3, [r7, #0]
 801768c:	2b00      	cmp	r3, #0
 801768e:	d00e      	beq.n	80176ae <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8017690:	687b      	ldr	r3, [r7, #4]
 8017692:	891b      	ldrh	r3, [r3, #8]
 8017694:	461a      	mov	r2, r3
 8017696:	4b1d      	ldr	r3, [pc, #116]	@ (801770c <tcp_oos_insert_segment+0x10c>)
 8017698:	681b      	ldr	r3, [r3, #0]
 801769a:	441a      	add	r2, r3
 801769c:	683b      	ldr	r3, [r7, #0]
 801769e:	68db      	ldr	r3, [r3, #12]
 80176a0:	685b      	ldr	r3, [r3, #4]
 80176a2:	6839      	ldr	r1, [r7, #0]
 80176a4:	8909      	ldrh	r1, [r1, #8]
 80176a6:	440b      	add	r3, r1
 80176a8:	1ad3      	subs	r3, r2, r3
    while (next &&
 80176aa:	2b00      	cmp	r3, #0
 80176ac:	daca      	bge.n	8017644 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80176ae:	683b      	ldr	r3, [r7, #0]
 80176b0:	2b00      	cmp	r3, #0
 80176b2:	d01e      	beq.n	80176f2 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80176b4:	687b      	ldr	r3, [r7, #4]
 80176b6:	891b      	ldrh	r3, [r3, #8]
 80176b8:	461a      	mov	r2, r3
 80176ba:	4b14      	ldr	r3, [pc, #80]	@ (801770c <tcp_oos_insert_segment+0x10c>)
 80176bc:	681b      	ldr	r3, [r3, #0]
 80176be:	441a      	add	r2, r3
 80176c0:	683b      	ldr	r3, [r7, #0]
 80176c2:	68db      	ldr	r3, [r3, #12]
 80176c4:	685b      	ldr	r3, [r3, #4]
 80176c6:	1ad3      	subs	r3, r2, r3
    if (next &&
 80176c8:	2b00      	cmp	r3, #0
 80176ca:	dd12      	ble.n	80176f2 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80176cc:	683b      	ldr	r3, [r7, #0]
 80176ce:	68db      	ldr	r3, [r3, #12]
 80176d0:	685b      	ldr	r3, [r3, #4]
 80176d2:	b29a      	uxth	r2, r3
 80176d4:	4b0d      	ldr	r3, [pc, #52]	@ (801770c <tcp_oos_insert_segment+0x10c>)
 80176d6:	681b      	ldr	r3, [r3, #0]
 80176d8:	b29b      	uxth	r3, r3
 80176da:	1ad3      	subs	r3, r2, r3
 80176dc:	b29a      	uxth	r2, r3
 80176de:	687b      	ldr	r3, [r7, #4]
 80176e0:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80176e2:	687b      	ldr	r3, [r7, #4]
 80176e4:	685a      	ldr	r2, [r3, #4]
 80176e6:	687b      	ldr	r3, [r7, #4]
 80176e8:	891b      	ldrh	r3, [r3, #8]
 80176ea:	4619      	mov	r1, r3
 80176ec:	4610      	mov	r0, r2
 80176ee:	f7fc fe07 	bl	8014300 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80176f2:	687b      	ldr	r3, [r7, #4]
 80176f4:	683a      	ldr	r2, [r7, #0]
 80176f6:	601a      	str	r2, [r3, #0]
}
 80176f8:	bf00      	nop
 80176fa:	3714      	adds	r7, #20
 80176fc:	46bd      	mov	sp, r7
 80176fe:	bd90      	pop	{r4, r7, pc}
 8017700:	080206e8 	.word	0x080206e8
 8017704:	080209a8 	.word	0x080209a8
 8017708:	08020734 	.word	0x08020734
 801770c:	20027728 	.word	0x20027728

08017710 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8017710:	b5b0      	push	{r4, r5, r7, lr}
 8017712:	b086      	sub	sp, #24
 8017714:	af00      	add	r7, sp, #0
 8017716:	60f8      	str	r0, [r7, #12]
 8017718:	60b9      	str	r1, [r7, #8]
 801771a:	607a      	str	r2, [r7, #4]
 801771c:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801771e:	e03e      	b.n	801779e <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8017720:	68bb      	ldr	r3, [r7, #8]
 8017722:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8017724:	68bb      	ldr	r3, [r7, #8]
 8017726:	681b      	ldr	r3, [r3, #0]
 8017728:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801772a:	697b      	ldr	r3, [r7, #20]
 801772c:	685b      	ldr	r3, [r3, #4]
 801772e:	4618      	mov	r0, r3
 8017730:	f7fc fffa 	bl	8014728 <pbuf_clen>
 8017734:	4603      	mov	r3, r0
 8017736:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8017738:	68fb      	ldr	r3, [r7, #12]
 801773a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801773e:	8a7a      	ldrh	r2, [r7, #18]
 8017740:	429a      	cmp	r2, r3
 8017742:	d906      	bls.n	8017752 <tcp_free_acked_segments+0x42>
 8017744:	4b2a      	ldr	r3, [pc, #168]	@ (80177f0 <tcp_free_acked_segments+0xe0>)
 8017746:	f240 4257 	movw	r2, #1111	@ 0x457
 801774a:	492a      	ldr	r1, [pc, #168]	@ (80177f4 <tcp_free_acked_segments+0xe4>)
 801774c:	482a      	ldr	r0, [pc, #168]	@ (80177f8 <tcp_free_acked_segments+0xe8>)
 801774e:	f006 fd6f 	bl	801e230 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8017752:	68fb      	ldr	r3, [r7, #12]
 8017754:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8017758:	8a7b      	ldrh	r3, [r7, #18]
 801775a:	1ad3      	subs	r3, r2, r3
 801775c:	b29a      	uxth	r2, r3
 801775e:	68fb      	ldr	r3, [r7, #12]
 8017760:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8017764:	697b      	ldr	r3, [r7, #20]
 8017766:	891a      	ldrh	r2, [r3, #8]
 8017768:	4b24      	ldr	r3, [pc, #144]	@ (80177fc <tcp_free_acked_segments+0xec>)
 801776a:	881b      	ldrh	r3, [r3, #0]
 801776c:	4413      	add	r3, r2
 801776e:	b29a      	uxth	r2, r3
 8017770:	4b22      	ldr	r3, [pc, #136]	@ (80177fc <tcp_free_acked_segments+0xec>)
 8017772:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8017774:	6978      	ldr	r0, [r7, #20]
 8017776:	f7fe f9da 	bl	8015b2e <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801777a:	68fb      	ldr	r3, [r7, #12]
 801777c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8017780:	2b00      	cmp	r3, #0
 8017782:	d00c      	beq.n	801779e <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8017784:	68bb      	ldr	r3, [r7, #8]
 8017786:	2b00      	cmp	r3, #0
 8017788:	d109      	bne.n	801779e <tcp_free_acked_segments+0x8e>
 801778a:	683b      	ldr	r3, [r7, #0]
 801778c:	2b00      	cmp	r3, #0
 801778e:	d106      	bne.n	801779e <tcp_free_acked_segments+0x8e>
 8017790:	4b17      	ldr	r3, [pc, #92]	@ (80177f0 <tcp_free_acked_segments+0xe0>)
 8017792:	f240 4261 	movw	r2, #1121	@ 0x461
 8017796:	491a      	ldr	r1, [pc, #104]	@ (8017800 <tcp_free_acked_segments+0xf0>)
 8017798:	4817      	ldr	r0, [pc, #92]	@ (80177f8 <tcp_free_acked_segments+0xe8>)
 801779a:	f006 fd49 	bl	801e230 <iprintf>
  while (seg_list != NULL &&
 801779e:	68bb      	ldr	r3, [r7, #8]
 80177a0:	2b00      	cmp	r3, #0
 80177a2:	d020      	beq.n	80177e6 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80177a4:	68bb      	ldr	r3, [r7, #8]
 80177a6:	68db      	ldr	r3, [r3, #12]
 80177a8:	685b      	ldr	r3, [r3, #4]
 80177aa:	4618      	mov	r0, r3
 80177ac:	f7fb fb56 	bl	8012e5c <lwip_htonl>
 80177b0:	4604      	mov	r4, r0
 80177b2:	68bb      	ldr	r3, [r7, #8]
 80177b4:	891b      	ldrh	r3, [r3, #8]
 80177b6:	461d      	mov	r5, r3
 80177b8:	68bb      	ldr	r3, [r7, #8]
 80177ba:	68db      	ldr	r3, [r3, #12]
 80177bc:	899b      	ldrh	r3, [r3, #12]
 80177be:	b29b      	uxth	r3, r3
 80177c0:	4618      	mov	r0, r3
 80177c2:	f7fb fb35 	bl	8012e30 <lwip_htons>
 80177c6:	4603      	mov	r3, r0
 80177c8:	b2db      	uxtb	r3, r3
 80177ca:	f003 0303 	and.w	r3, r3, #3
 80177ce:	2b00      	cmp	r3, #0
 80177d0:	d001      	beq.n	80177d6 <tcp_free_acked_segments+0xc6>
 80177d2:	2301      	movs	r3, #1
 80177d4:	e000      	b.n	80177d8 <tcp_free_acked_segments+0xc8>
 80177d6:	2300      	movs	r3, #0
 80177d8:	442b      	add	r3, r5
 80177da:	18e2      	adds	r2, r4, r3
 80177dc:	4b09      	ldr	r3, [pc, #36]	@ (8017804 <tcp_free_acked_segments+0xf4>)
 80177de:	681b      	ldr	r3, [r3, #0]
 80177e0:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80177e2:	2b00      	cmp	r3, #0
 80177e4:	dd9c      	ble.n	8017720 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80177e6:	68bb      	ldr	r3, [r7, #8]
}
 80177e8:	4618      	mov	r0, r3
 80177ea:	3718      	adds	r7, #24
 80177ec:	46bd      	mov	sp, r7
 80177ee:	bdb0      	pop	{r4, r5, r7, pc}
 80177f0:	080206e8 	.word	0x080206e8
 80177f4:	080209d0 	.word	0x080209d0
 80177f8:	08020734 	.word	0x08020734
 80177fc:	20027730 	.word	0x20027730
 8017800:	080209f8 	.word	0x080209f8
 8017804:	2002772c 	.word	0x2002772c

08017808 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8017808:	b5b0      	push	{r4, r5, r7, lr}
 801780a:	b094      	sub	sp, #80	@ 0x50
 801780c:	af00      	add	r7, sp, #0
 801780e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8017810:	2300      	movs	r3, #0
 8017812:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8017814:	687b      	ldr	r3, [r7, #4]
 8017816:	2b00      	cmp	r3, #0
 8017818:	d106      	bne.n	8017828 <tcp_receive+0x20>
 801781a:	4b91      	ldr	r3, [pc, #580]	@ (8017a60 <tcp_receive+0x258>)
 801781c:	f240 427b 	movw	r2, #1147	@ 0x47b
 8017820:	4990      	ldr	r1, [pc, #576]	@ (8017a64 <tcp_receive+0x25c>)
 8017822:	4891      	ldr	r0, [pc, #580]	@ (8017a68 <tcp_receive+0x260>)
 8017824:	f006 fd04 	bl	801e230 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8017828:	687b      	ldr	r3, [r7, #4]
 801782a:	7d1b      	ldrb	r3, [r3, #20]
 801782c:	2b03      	cmp	r3, #3
 801782e:	d806      	bhi.n	801783e <tcp_receive+0x36>
 8017830:	4b8b      	ldr	r3, [pc, #556]	@ (8017a60 <tcp_receive+0x258>)
 8017832:	f240 427c 	movw	r2, #1148	@ 0x47c
 8017836:	498d      	ldr	r1, [pc, #564]	@ (8017a6c <tcp_receive+0x264>)
 8017838:	488b      	ldr	r0, [pc, #556]	@ (8017a68 <tcp_receive+0x260>)
 801783a:	f006 fcf9 	bl	801e230 <iprintf>

  if (flags & TCP_ACK) {
 801783e:	4b8c      	ldr	r3, [pc, #560]	@ (8017a70 <tcp_receive+0x268>)
 8017840:	781b      	ldrb	r3, [r3, #0]
 8017842:	f003 0310 	and.w	r3, r3, #16
 8017846:	2b00      	cmp	r3, #0
 8017848:	f000 8264 	beq.w	8017d14 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801784c:	687b      	ldr	r3, [r7, #4]
 801784e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017852:	461a      	mov	r2, r3
 8017854:	687b      	ldr	r3, [r7, #4]
 8017856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017858:	4413      	add	r3, r2
 801785a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801785c:	687b      	ldr	r3, [r7, #4]
 801785e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8017860:	4b84      	ldr	r3, [pc, #528]	@ (8017a74 <tcp_receive+0x26c>)
 8017862:	681b      	ldr	r3, [r3, #0]
 8017864:	1ad3      	subs	r3, r2, r3
 8017866:	2b00      	cmp	r3, #0
 8017868:	db1b      	blt.n	80178a2 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801786a:	687b      	ldr	r3, [r7, #4]
 801786c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801786e:	4b81      	ldr	r3, [pc, #516]	@ (8017a74 <tcp_receive+0x26c>)
 8017870:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017872:	429a      	cmp	r2, r3
 8017874:	d106      	bne.n	8017884 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017876:	687b      	ldr	r3, [r7, #4]
 8017878:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801787a:	4b7f      	ldr	r3, [pc, #508]	@ (8017a78 <tcp_receive+0x270>)
 801787c:	681b      	ldr	r3, [r3, #0]
 801787e:	1ad3      	subs	r3, r2, r3
 8017880:	2b00      	cmp	r3, #0
 8017882:	db0e      	blt.n	80178a2 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017884:	687b      	ldr	r3, [r7, #4]
 8017886:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8017888:	4b7b      	ldr	r3, [pc, #492]	@ (8017a78 <tcp_receive+0x270>)
 801788a:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801788c:	429a      	cmp	r2, r3
 801788e:	d125      	bne.n	80178dc <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017890:	4b7a      	ldr	r3, [pc, #488]	@ (8017a7c <tcp_receive+0x274>)
 8017892:	681b      	ldr	r3, [r3, #0]
 8017894:	89db      	ldrh	r3, [r3, #14]
 8017896:	b29a      	uxth	r2, r3
 8017898:	687b      	ldr	r3, [r7, #4]
 801789a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801789e:	429a      	cmp	r2, r3
 80178a0:	d91c      	bls.n	80178dc <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80178a2:	4b76      	ldr	r3, [pc, #472]	@ (8017a7c <tcp_receive+0x274>)
 80178a4:	681b      	ldr	r3, [r3, #0]
 80178a6:	89db      	ldrh	r3, [r3, #14]
 80178a8:	b29a      	uxth	r2, r3
 80178aa:	687b      	ldr	r3, [r7, #4]
 80178ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80178b0:	687b      	ldr	r3, [r7, #4]
 80178b2:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 80178b6:	687b      	ldr	r3, [r7, #4]
 80178b8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80178bc:	429a      	cmp	r2, r3
 80178be:	d205      	bcs.n	80178cc <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80178c6:	687b      	ldr	r3, [r7, #4]
 80178c8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 80178cc:	4b69      	ldr	r3, [pc, #420]	@ (8017a74 <tcp_receive+0x26c>)
 80178ce:	681a      	ldr	r2, [r3, #0]
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 80178d4:	4b68      	ldr	r3, [pc, #416]	@ (8017a78 <tcp_receive+0x270>)
 80178d6:	681a      	ldr	r2, [r3, #0]
 80178d8:	687b      	ldr	r3, [r7, #4]
 80178da:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80178dc:	4b66      	ldr	r3, [pc, #408]	@ (8017a78 <tcp_receive+0x270>)
 80178de:	681a      	ldr	r2, [r3, #0]
 80178e0:	687b      	ldr	r3, [r7, #4]
 80178e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80178e4:	1ad3      	subs	r3, r2, r3
 80178e6:	2b00      	cmp	r3, #0
 80178e8:	dc58      	bgt.n	801799c <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80178ea:	4b65      	ldr	r3, [pc, #404]	@ (8017a80 <tcp_receive+0x278>)
 80178ec:	881b      	ldrh	r3, [r3, #0]
 80178ee:	2b00      	cmp	r3, #0
 80178f0:	d14b      	bne.n	801798a <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80178f2:	687b      	ldr	r3, [r7, #4]
 80178f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80178f6:	687a      	ldr	r2, [r7, #4]
 80178f8:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 80178fc:	4413      	add	r3, r2
 80178fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017900:	429a      	cmp	r2, r3
 8017902:	d142      	bne.n	801798a <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8017904:	687b      	ldr	r3, [r7, #4]
 8017906:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801790a:	2b00      	cmp	r3, #0
 801790c:	db3d      	blt.n	801798a <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017912:	4b59      	ldr	r3, [pc, #356]	@ (8017a78 <tcp_receive+0x270>)
 8017914:	681b      	ldr	r3, [r3, #0]
 8017916:	429a      	cmp	r2, r3
 8017918:	d137      	bne.n	801798a <tcp_receive+0x182>
              found_dupack = 1;
 801791a:	2301      	movs	r3, #1
 801791c:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801791e:	687b      	ldr	r3, [r7, #4]
 8017920:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017924:	2bff      	cmp	r3, #255	@ 0xff
 8017926:	d007      	beq.n	8017938 <tcp_receive+0x130>
                ++pcb->dupacks;
 8017928:	687b      	ldr	r3, [r7, #4]
 801792a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801792e:	3301      	adds	r3, #1
 8017930:	b2da      	uxtb	r2, r3
 8017932:	687b      	ldr	r3, [r7, #4]
 8017934:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8017938:	687b      	ldr	r3, [r7, #4]
 801793a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801793e:	2b03      	cmp	r3, #3
 8017940:	d91b      	bls.n	801797a <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017942:	687b      	ldr	r3, [r7, #4]
 8017944:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017948:	687b      	ldr	r3, [r7, #4]
 801794a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801794c:	4413      	add	r3, r2
 801794e:	b29a      	uxth	r2, r3
 8017950:	687b      	ldr	r3, [r7, #4]
 8017952:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017956:	429a      	cmp	r2, r3
 8017958:	d30a      	bcc.n	8017970 <tcp_receive+0x168>
 801795a:	687b      	ldr	r3, [r7, #4]
 801795c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017960:	687b      	ldr	r3, [r7, #4]
 8017962:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017964:	4413      	add	r3, r2
 8017966:	b29a      	uxth	r2, r3
 8017968:	687b      	ldr	r3, [r7, #4]
 801796a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801796e:	e004      	b.n	801797a <tcp_receive+0x172>
 8017970:	687b      	ldr	r3, [r7, #4]
 8017972:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017976:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 801797a:	687b      	ldr	r3, [r7, #4]
 801797c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017980:	2b02      	cmp	r3, #2
 8017982:	d902      	bls.n	801798a <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8017984:	6878      	ldr	r0, [r7, #4]
 8017986:	f001 fee7 	bl	8019758 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801798a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801798c:	2b00      	cmp	r3, #0
 801798e:	f040 8161 	bne.w	8017c54 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8017992:	687b      	ldr	r3, [r7, #4]
 8017994:	2200      	movs	r2, #0
 8017996:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801799a:	e15b      	b.n	8017c54 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801799c:	4b36      	ldr	r3, [pc, #216]	@ (8017a78 <tcp_receive+0x270>)
 801799e:	681a      	ldr	r2, [r3, #0]
 80179a0:	687b      	ldr	r3, [r7, #4]
 80179a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80179a4:	1ad3      	subs	r3, r2, r3
 80179a6:	3b01      	subs	r3, #1
 80179a8:	2b00      	cmp	r3, #0
 80179aa:	f2c0 814e 	blt.w	8017c4a <tcp_receive+0x442>
 80179ae:	4b32      	ldr	r3, [pc, #200]	@ (8017a78 <tcp_receive+0x270>)
 80179b0:	681a      	ldr	r2, [r3, #0]
 80179b2:	687b      	ldr	r3, [r7, #4]
 80179b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80179b6:	1ad3      	subs	r3, r2, r3
 80179b8:	2b00      	cmp	r3, #0
 80179ba:	f300 8146 	bgt.w	8017c4a <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80179be:	687b      	ldr	r3, [r7, #4]
 80179c0:	8b5b      	ldrh	r3, [r3, #26]
 80179c2:	f003 0304 	and.w	r3, r3, #4
 80179c6:	2b00      	cmp	r3, #0
 80179c8:	d010      	beq.n	80179ec <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 80179ca:	687b      	ldr	r3, [r7, #4]
 80179cc:	8b5b      	ldrh	r3, [r3, #26]
 80179ce:	f023 0304 	bic.w	r3, r3, #4
 80179d2:	b29a      	uxth	r2, r3
 80179d4:	687b      	ldr	r3, [r7, #4]
 80179d6:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80179de:	687b      	ldr	r3, [r7, #4]
 80179e0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 80179e4:	687b      	ldr	r3, [r7, #4]
 80179e6:	2200      	movs	r2, #0
 80179e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80179ec:	687b      	ldr	r3, [r7, #4]
 80179ee:	2200      	movs	r2, #0
 80179f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80179f4:	687b      	ldr	r3, [r7, #4]
 80179f6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80179fa:	10db      	asrs	r3, r3, #3
 80179fc:	b21b      	sxth	r3, r3
 80179fe:	b29a      	uxth	r2, r3
 8017a00:	687b      	ldr	r3, [r7, #4]
 8017a02:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017a06:	b29b      	uxth	r3, r3
 8017a08:	4413      	add	r3, r2
 8017a0a:	b29b      	uxth	r3, r3
 8017a0c:	b21a      	sxth	r2, r3
 8017a0e:	687b      	ldr	r3, [r7, #4]
 8017a10:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8017a14:	4b18      	ldr	r3, [pc, #96]	@ (8017a78 <tcp_receive+0x270>)
 8017a16:	681b      	ldr	r3, [r3, #0]
 8017a18:	b29a      	uxth	r2, r3
 8017a1a:	687b      	ldr	r3, [r7, #4]
 8017a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017a1e:	b29b      	uxth	r3, r3
 8017a20:	1ad3      	subs	r3, r2, r3
 8017a22:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8017a24:	687b      	ldr	r3, [r7, #4]
 8017a26:	2200      	movs	r2, #0
 8017a28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8017a2c:	4b12      	ldr	r3, [pc, #72]	@ (8017a78 <tcp_receive+0x270>)
 8017a2e:	681a      	ldr	r2, [r3, #0]
 8017a30:	687b      	ldr	r3, [r7, #4]
 8017a32:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8017a34:	687b      	ldr	r3, [r7, #4]
 8017a36:	7d1b      	ldrb	r3, [r3, #20]
 8017a38:	2b03      	cmp	r3, #3
 8017a3a:	f240 8097 	bls.w	8017b6c <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8017a3e:	687b      	ldr	r3, [r7, #4]
 8017a40:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017a44:	687b      	ldr	r3, [r7, #4]
 8017a46:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8017a4a:	429a      	cmp	r2, r3
 8017a4c:	d245      	bcs.n	8017ada <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8017a4e:	687b      	ldr	r3, [r7, #4]
 8017a50:	8b5b      	ldrh	r3, [r3, #26]
 8017a52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017a56:	2b00      	cmp	r3, #0
 8017a58:	d014      	beq.n	8017a84 <tcp_receive+0x27c>
 8017a5a:	2301      	movs	r3, #1
 8017a5c:	e013      	b.n	8017a86 <tcp_receive+0x27e>
 8017a5e:	bf00      	nop
 8017a60:	080206e8 	.word	0x080206e8
 8017a64:	08020a18 	.word	0x08020a18
 8017a68:	08020734 	.word	0x08020734
 8017a6c:	08020a34 	.word	0x08020a34
 8017a70:	20027734 	.word	0x20027734
 8017a74:	20027728 	.word	0x20027728
 8017a78:	2002772c 	.word	0x2002772c
 8017a7c:	20027718 	.word	0x20027718
 8017a80:	20027732 	.word	0x20027732
 8017a84:	2302      	movs	r3, #2
 8017a86:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8017a8a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8017a8e:	b29a      	uxth	r2, r3
 8017a90:	687b      	ldr	r3, [r7, #4]
 8017a92:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017a94:	fb12 f303 	smulbb	r3, r2, r3
 8017a98:	b29b      	uxth	r3, r3
 8017a9a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8017a9c:	4293      	cmp	r3, r2
 8017a9e:	bf28      	it	cs
 8017aa0:	4613      	movcs	r3, r2
 8017aa2:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8017aa4:	687b      	ldr	r3, [r7, #4]
 8017aa6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017aaa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017aac:	4413      	add	r3, r2
 8017aae:	b29a      	uxth	r2, r3
 8017ab0:	687b      	ldr	r3, [r7, #4]
 8017ab2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017ab6:	429a      	cmp	r2, r3
 8017ab8:	d309      	bcc.n	8017ace <tcp_receive+0x2c6>
 8017aba:	687b      	ldr	r3, [r7, #4]
 8017abc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017ac0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017ac2:	4413      	add	r3, r2
 8017ac4:	b29a      	uxth	r2, r3
 8017ac6:	687b      	ldr	r3, [r7, #4]
 8017ac8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017acc:	e04e      	b.n	8017b6c <tcp_receive+0x364>
 8017ace:	687b      	ldr	r3, [r7, #4]
 8017ad0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017ad4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017ad8:	e048      	b.n	8017b6c <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8017ada:	687b      	ldr	r3, [r7, #4]
 8017adc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017ae0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8017ae2:	4413      	add	r3, r2
 8017ae4:	b29a      	uxth	r2, r3
 8017ae6:	687b      	ldr	r3, [r7, #4]
 8017ae8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8017aec:	429a      	cmp	r2, r3
 8017aee:	d309      	bcc.n	8017b04 <tcp_receive+0x2fc>
 8017af0:	687b      	ldr	r3, [r7, #4]
 8017af2:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017af6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8017af8:	4413      	add	r3, r2
 8017afa:	b29a      	uxth	r2, r3
 8017afc:	687b      	ldr	r3, [r7, #4]
 8017afe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8017b02:	e004      	b.n	8017b0e <tcp_receive+0x306>
 8017b04:	687b      	ldr	r3, [r7, #4]
 8017b06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017b0a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8017b0e:	687b      	ldr	r3, [r7, #4]
 8017b10:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017b14:	687b      	ldr	r3, [r7, #4]
 8017b16:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017b1a:	429a      	cmp	r2, r3
 8017b1c:	d326      	bcc.n	8017b6c <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8017b1e:	687b      	ldr	r3, [r7, #4]
 8017b20:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017b24:	687b      	ldr	r3, [r7, #4]
 8017b26:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017b2a:	1ad3      	subs	r3, r2, r3
 8017b2c:	b29a      	uxth	r2, r3
 8017b2e:	687b      	ldr	r3, [r7, #4]
 8017b30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017b34:	687b      	ldr	r3, [r7, #4]
 8017b36:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017b3a:	687b      	ldr	r3, [r7, #4]
 8017b3c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017b3e:	4413      	add	r3, r2
 8017b40:	b29a      	uxth	r2, r3
 8017b42:	687b      	ldr	r3, [r7, #4]
 8017b44:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017b48:	429a      	cmp	r2, r3
 8017b4a:	d30a      	bcc.n	8017b62 <tcp_receive+0x35a>
 8017b4c:	687b      	ldr	r3, [r7, #4]
 8017b4e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017b52:	687b      	ldr	r3, [r7, #4]
 8017b54:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017b56:	4413      	add	r3, r2
 8017b58:	b29a      	uxth	r2, r3
 8017b5a:	687b      	ldr	r3, [r7, #4]
 8017b5c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017b60:	e004      	b.n	8017b6c <tcp_receive+0x364>
 8017b62:	687b      	ldr	r3, [r7, #4]
 8017b64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017b68:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8017b6c:	687b      	ldr	r3, [r7, #4]
 8017b6e:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8017b70:	687b      	ldr	r3, [r7, #4]
 8017b72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017b74:	4a98      	ldr	r2, [pc, #608]	@ (8017dd8 <tcp_receive+0x5d0>)
 8017b76:	6878      	ldr	r0, [r7, #4]
 8017b78:	f7ff fdca 	bl	8017710 <tcp_free_acked_segments>
 8017b7c:	4602      	mov	r2, r0
 8017b7e:	687b      	ldr	r3, [r7, #4]
 8017b80:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8017b82:	687b      	ldr	r3, [r7, #4]
 8017b84:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8017b86:	687b      	ldr	r3, [r7, #4]
 8017b88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017b8a:	4a94      	ldr	r2, [pc, #592]	@ (8017ddc <tcp_receive+0x5d4>)
 8017b8c:	6878      	ldr	r0, [r7, #4]
 8017b8e:	f7ff fdbf 	bl	8017710 <tcp_free_acked_segments>
 8017b92:	4602      	mov	r2, r0
 8017b94:	687b      	ldr	r3, [r7, #4]
 8017b96:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8017b98:	687b      	ldr	r3, [r7, #4]
 8017b9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017b9c:	2b00      	cmp	r3, #0
 8017b9e:	d104      	bne.n	8017baa <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017ba6:	861a      	strh	r2, [r3, #48]	@ 0x30
 8017ba8:	e002      	b.n	8017bb0 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	2200      	movs	r2, #0
 8017bae:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	2200      	movs	r2, #0
 8017bb4:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8017bb6:	687b      	ldr	r3, [r7, #4]
 8017bb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017bba:	2b00      	cmp	r3, #0
 8017bbc:	d103      	bne.n	8017bc6 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8017bbe:	687b      	ldr	r3, [r7, #4]
 8017bc0:	2200      	movs	r2, #0
 8017bc2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8017bc6:	687b      	ldr	r3, [r7, #4]
 8017bc8:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8017bcc:	4b84      	ldr	r3, [pc, #528]	@ (8017de0 <tcp_receive+0x5d8>)
 8017bce:	881b      	ldrh	r3, [r3, #0]
 8017bd0:	4413      	add	r3, r2
 8017bd2:	b29a      	uxth	r2, r3
 8017bd4:	687b      	ldr	r3, [r7, #4]
 8017bd6:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8017bda:	687b      	ldr	r3, [r7, #4]
 8017bdc:	8b5b      	ldrh	r3, [r3, #26]
 8017bde:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017be2:	2b00      	cmp	r3, #0
 8017be4:	d035      	beq.n	8017c52 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8017be6:	687b      	ldr	r3, [r7, #4]
 8017be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017bea:	2b00      	cmp	r3, #0
 8017bec:	d118      	bne.n	8017c20 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8017bee:	687b      	ldr	r3, [r7, #4]
 8017bf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017bf2:	2b00      	cmp	r3, #0
 8017bf4:	d00c      	beq.n	8017c10 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8017bf6:	687b      	ldr	r3, [r7, #4]
 8017bf8:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8017bfa:	687b      	ldr	r3, [r7, #4]
 8017bfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017bfe:	68db      	ldr	r3, [r3, #12]
 8017c00:	685b      	ldr	r3, [r3, #4]
 8017c02:	4618      	mov	r0, r3
 8017c04:	f7fb f92a 	bl	8012e5c <lwip_htonl>
 8017c08:	4603      	mov	r3, r0
 8017c0a:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8017c0c:	2b00      	cmp	r3, #0
 8017c0e:	dc20      	bgt.n	8017c52 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8017c10:	687b      	ldr	r3, [r7, #4]
 8017c12:	8b5b      	ldrh	r3, [r3, #26]
 8017c14:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8017c18:	b29a      	uxth	r2, r3
 8017c1a:	687b      	ldr	r3, [r7, #4]
 8017c1c:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017c1e:	e018      	b.n	8017c52 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8017c20:	687b      	ldr	r3, [r7, #4]
 8017c22:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8017c24:	687b      	ldr	r3, [r7, #4]
 8017c26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017c28:	68db      	ldr	r3, [r3, #12]
 8017c2a:	685b      	ldr	r3, [r3, #4]
 8017c2c:	4618      	mov	r0, r3
 8017c2e:	f7fb f915 	bl	8012e5c <lwip_htonl>
 8017c32:	4603      	mov	r3, r0
 8017c34:	1ae3      	subs	r3, r4, r3
 8017c36:	2b00      	cmp	r3, #0
 8017c38:	dc0b      	bgt.n	8017c52 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8017c3a:	687b      	ldr	r3, [r7, #4]
 8017c3c:	8b5b      	ldrh	r3, [r3, #26]
 8017c3e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8017c42:	b29a      	uxth	r2, r3
 8017c44:	687b      	ldr	r3, [r7, #4]
 8017c46:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017c48:	e003      	b.n	8017c52 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8017c4a:	6878      	ldr	r0, [r7, #4]
 8017c4c:	f001 ff70 	bl	8019b30 <tcp_send_empty_ack>
 8017c50:	e000      	b.n	8017c54 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017c52:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8017c54:	687b      	ldr	r3, [r7, #4]
 8017c56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017c58:	2b00      	cmp	r3, #0
 8017c5a:	d05b      	beq.n	8017d14 <tcp_receive+0x50c>
 8017c5c:	687b      	ldr	r3, [r7, #4]
 8017c5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8017c60:	4b60      	ldr	r3, [pc, #384]	@ (8017de4 <tcp_receive+0x5dc>)
 8017c62:	681b      	ldr	r3, [r3, #0]
 8017c64:	1ad3      	subs	r3, r2, r3
 8017c66:	2b00      	cmp	r3, #0
 8017c68:	da54      	bge.n	8017d14 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8017c6a:	4b5f      	ldr	r3, [pc, #380]	@ (8017de8 <tcp_receive+0x5e0>)
 8017c6c:	681b      	ldr	r3, [r3, #0]
 8017c6e:	b29a      	uxth	r2, r3
 8017c70:	687b      	ldr	r3, [r7, #4]
 8017c72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017c74:	b29b      	uxth	r3, r3
 8017c76:	1ad3      	subs	r3, r2, r3
 8017c78:	b29b      	uxth	r3, r3
 8017c7a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8017c7e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8017c82:	687b      	ldr	r3, [r7, #4]
 8017c84:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017c88:	10db      	asrs	r3, r3, #3
 8017c8a:	b21b      	sxth	r3, r3
 8017c8c:	b29b      	uxth	r3, r3
 8017c8e:	1ad3      	subs	r3, r2, r3
 8017c90:	b29b      	uxth	r3, r3
 8017c92:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8017c96:	687b      	ldr	r3, [r7, #4]
 8017c98:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017c9c:	b29a      	uxth	r2, r3
 8017c9e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017ca2:	4413      	add	r3, r2
 8017ca4:	b29b      	uxth	r3, r3
 8017ca6:	b21a      	sxth	r2, r3
 8017ca8:	687b      	ldr	r3, [r7, #4]
 8017caa:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8017cac:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8017cb0:	2b00      	cmp	r3, #0
 8017cb2:	da05      	bge.n	8017cc0 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8017cb4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017cb8:	425b      	negs	r3, r3
 8017cba:	b29b      	uxth	r3, r3
 8017cbc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8017cc0:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8017cc4:	687b      	ldr	r3, [r7, #4]
 8017cc6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017cca:	109b      	asrs	r3, r3, #2
 8017ccc:	b21b      	sxth	r3, r3
 8017cce:	b29b      	uxth	r3, r3
 8017cd0:	1ad3      	subs	r3, r2, r3
 8017cd2:	b29b      	uxth	r3, r3
 8017cd4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8017cd8:	687b      	ldr	r3, [r7, #4]
 8017cda:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017cde:	b29a      	uxth	r2, r3
 8017ce0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017ce4:	4413      	add	r3, r2
 8017ce6:	b29b      	uxth	r3, r3
 8017ce8:	b21a      	sxth	r2, r3
 8017cea:	687b      	ldr	r3, [r7, #4]
 8017cec:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017cee:	687b      	ldr	r3, [r7, #4]
 8017cf0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017cf4:	10db      	asrs	r3, r3, #3
 8017cf6:	b21b      	sxth	r3, r3
 8017cf8:	b29a      	uxth	r2, r3
 8017cfa:	687b      	ldr	r3, [r7, #4]
 8017cfc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017d00:	b29b      	uxth	r3, r3
 8017d02:	4413      	add	r3, r2
 8017d04:	b29b      	uxth	r3, r3
 8017d06:	b21a      	sxth	r2, r3
 8017d08:	687b      	ldr	r3, [r7, #4]
 8017d0a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8017d0e:	687b      	ldr	r3, [r7, #4]
 8017d10:	2200      	movs	r2, #0
 8017d12:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8017d14:	4b35      	ldr	r3, [pc, #212]	@ (8017dec <tcp_receive+0x5e4>)
 8017d16:	881b      	ldrh	r3, [r3, #0]
 8017d18:	2b00      	cmp	r3, #0
 8017d1a:	f000 84df 	beq.w	80186dc <tcp_receive+0xed4>
 8017d1e:	687b      	ldr	r3, [r7, #4]
 8017d20:	7d1b      	ldrb	r3, [r3, #20]
 8017d22:	2b06      	cmp	r3, #6
 8017d24:	f200 84da 	bhi.w	80186dc <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017d2c:	4b30      	ldr	r3, [pc, #192]	@ (8017df0 <tcp_receive+0x5e8>)
 8017d2e:	681b      	ldr	r3, [r3, #0]
 8017d30:	1ad3      	subs	r3, r2, r3
 8017d32:	3b01      	subs	r3, #1
 8017d34:	2b00      	cmp	r3, #0
 8017d36:	f2c0 808f 	blt.w	8017e58 <tcp_receive+0x650>
 8017d3a:	687b      	ldr	r3, [r7, #4]
 8017d3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017d3e:	4b2b      	ldr	r3, [pc, #172]	@ (8017dec <tcp_receive+0x5e4>)
 8017d40:	881b      	ldrh	r3, [r3, #0]
 8017d42:	4619      	mov	r1, r3
 8017d44:	4b2a      	ldr	r3, [pc, #168]	@ (8017df0 <tcp_receive+0x5e8>)
 8017d46:	681b      	ldr	r3, [r3, #0]
 8017d48:	440b      	add	r3, r1
 8017d4a:	1ad3      	subs	r3, r2, r3
 8017d4c:	3301      	adds	r3, #1
 8017d4e:	2b00      	cmp	r3, #0
 8017d50:	f300 8082 	bgt.w	8017e58 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8017d54:	4b27      	ldr	r3, [pc, #156]	@ (8017df4 <tcp_receive+0x5ec>)
 8017d56:	685b      	ldr	r3, [r3, #4]
 8017d58:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8017d5a:	687b      	ldr	r3, [r7, #4]
 8017d5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017d5e:	4b24      	ldr	r3, [pc, #144]	@ (8017df0 <tcp_receive+0x5e8>)
 8017d60:	681b      	ldr	r3, [r3, #0]
 8017d62:	1ad3      	subs	r3, r2, r3
 8017d64:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8017d66:	4b23      	ldr	r3, [pc, #140]	@ (8017df4 <tcp_receive+0x5ec>)
 8017d68:	685b      	ldr	r3, [r3, #4]
 8017d6a:	2b00      	cmp	r3, #0
 8017d6c:	d106      	bne.n	8017d7c <tcp_receive+0x574>
 8017d6e:	4b22      	ldr	r3, [pc, #136]	@ (8017df8 <tcp_receive+0x5f0>)
 8017d70:	f240 5294 	movw	r2, #1428	@ 0x594
 8017d74:	4921      	ldr	r1, [pc, #132]	@ (8017dfc <tcp_receive+0x5f4>)
 8017d76:	4822      	ldr	r0, [pc, #136]	@ (8017e00 <tcp_receive+0x5f8>)
 8017d78:	f006 fa5a 	bl	801e230 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8017d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d7e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8017d82:	4293      	cmp	r3, r2
 8017d84:	d906      	bls.n	8017d94 <tcp_receive+0x58c>
 8017d86:	4b1c      	ldr	r3, [pc, #112]	@ (8017df8 <tcp_receive+0x5f0>)
 8017d88:	f240 5295 	movw	r2, #1429	@ 0x595
 8017d8c:	491d      	ldr	r1, [pc, #116]	@ (8017e04 <tcp_receive+0x5fc>)
 8017d8e:	481c      	ldr	r0, [pc, #112]	@ (8017e00 <tcp_receive+0x5f8>)
 8017d90:	f006 fa4e 	bl	801e230 <iprintf>
      off = (u16_t)off32;
 8017d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d96:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8017d9a:	4b16      	ldr	r3, [pc, #88]	@ (8017df4 <tcp_receive+0x5ec>)
 8017d9c:	685b      	ldr	r3, [r3, #4]
 8017d9e:	891b      	ldrh	r3, [r3, #8]
 8017da0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017da4:	429a      	cmp	r2, r3
 8017da6:	d906      	bls.n	8017db6 <tcp_receive+0x5ae>
 8017da8:	4b13      	ldr	r3, [pc, #76]	@ (8017df8 <tcp_receive+0x5f0>)
 8017daa:	f240 5297 	movw	r2, #1431	@ 0x597
 8017dae:	4916      	ldr	r1, [pc, #88]	@ (8017e08 <tcp_receive+0x600>)
 8017db0:	4813      	ldr	r0, [pc, #76]	@ (8017e00 <tcp_receive+0x5f8>)
 8017db2:	f006 fa3d 	bl	801e230 <iprintf>
      inseg.len -= off;
 8017db6:	4b0f      	ldr	r3, [pc, #60]	@ (8017df4 <tcp_receive+0x5ec>)
 8017db8:	891a      	ldrh	r2, [r3, #8]
 8017dba:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017dbe:	1ad3      	subs	r3, r2, r3
 8017dc0:	b29a      	uxth	r2, r3
 8017dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8017df4 <tcp_receive+0x5ec>)
 8017dc4:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8017dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8017df4 <tcp_receive+0x5ec>)
 8017dc8:	685b      	ldr	r3, [r3, #4]
 8017dca:	891a      	ldrh	r2, [r3, #8]
 8017dcc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017dd0:	1ad3      	subs	r3, r2, r3
 8017dd2:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8017dd4:	e02a      	b.n	8017e2c <tcp_receive+0x624>
 8017dd6:	bf00      	nop
 8017dd8:	08020a50 	.word	0x08020a50
 8017ddc:	08020a58 	.word	0x08020a58
 8017de0:	20027730 	.word	0x20027730
 8017de4:	2002772c 	.word	0x2002772c
 8017de8:	200276f0 	.word	0x200276f0
 8017dec:	20027732 	.word	0x20027732
 8017df0:	20027728 	.word	0x20027728
 8017df4:	20027708 	.word	0x20027708
 8017df8:	080206e8 	.word	0x080206e8
 8017dfc:	08020a60 	.word	0x08020a60
 8017e00:	08020734 	.word	0x08020734
 8017e04:	08020a70 	.word	0x08020a70
 8017e08:	08020a80 	.word	0x08020a80
        off -= p->len;
 8017e0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017e0e:	895b      	ldrh	r3, [r3, #10]
 8017e10:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017e14:	1ad3      	subs	r3, r2, r3
 8017e16:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8017e1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017e1c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8017e1e:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8017e20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017e22:	2200      	movs	r2, #0
 8017e24:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8017e26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017e28:	681b      	ldr	r3, [r3, #0]
 8017e2a:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8017e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017e2e:	895b      	ldrh	r3, [r3, #10]
 8017e30:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017e34:	429a      	cmp	r2, r3
 8017e36:	d8e9      	bhi.n	8017e0c <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8017e38:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017e3c:	4619      	mov	r1, r3
 8017e3e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8017e40:	f7fc fb5e 	bl	8014500 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8017e44:	687b      	ldr	r3, [r7, #4]
 8017e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017e48:	4a90      	ldr	r2, [pc, #576]	@ (801808c <tcp_receive+0x884>)
 8017e4a:	6013      	str	r3, [r2, #0]
 8017e4c:	4b90      	ldr	r3, [pc, #576]	@ (8018090 <tcp_receive+0x888>)
 8017e4e:	68db      	ldr	r3, [r3, #12]
 8017e50:	4a8e      	ldr	r2, [pc, #568]	@ (801808c <tcp_receive+0x884>)
 8017e52:	6812      	ldr	r2, [r2, #0]
 8017e54:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8017e56:	e00d      	b.n	8017e74 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8017e58:	4b8c      	ldr	r3, [pc, #560]	@ (801808c <tcp_receive+0x884>)
 8017e5a:	681a      	ldr	r2, [r3, #0]
 8017e5c:	687b      	ldr	r3, [r7, #4]
 8017e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017e60:	1ad3      	subs	r3, r2, r3
 8017e62:	2b00      	cmp	r3, #0
 8017e64:	da06      	bge.n	8017e74 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8017e66:	687b      	ldr	r3, [r7, #4]
 8017e68:	8b5b      	ldrh	r3, [r3, #26]
 8017e6a:	f043 0302 	orr.w	r3, r3, #2
 8017e6e:	b29a      	uxth	r2, r3
 8017e70:	687b      	ldr	r3, [r7, #4]
 8017e72:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017e74:	4b85      	ldr	r3, [pc, #532]	@ (801808c <tcp_receive+0x884>)
 8017e76:	681a      	ldr	r2, [r3, #0]
 8017e78:	687b      	ldr	r3, [r7, #4]
 8017e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017e7c:	1ad3      	subs	r3, r2, r3
 8017e7e:	2b00      	cmp	r3, #0
 8017e80:	f2c0 8427 	blt.w	80186d2 <tcp_receive+0xeca>
 8017e84:	4b81      	ldr	r3, [pc, #516]	@ (801808c <tcp_receive+0x884>)
 8017e86:	681a      	ldr	r2, [r3, #0]
 8017e88:	687b      	ldr	r3, [r7, #4]
 8017e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017e8c:	6879      	ldr	r1, [r7, #4]
 8017e8e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017e90:	440b      	add	r3, r1
 8017e92:	1ad3      	subs	r3, r2, r3
 8017e94:	3301      	adds	r3, #1
 8017e96:	2b00      	cmp	r3, #0
 8017e98:	f300 841b 	bgt.w	80186d2 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8017e9c:	687b      	ldr	r3, [r7, #4]
 8017e9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017ea0:	4b7a      	ldr	r3, [pc, #488]	@ (801808c <tcp_receive+0x884>)
 8017ea2:	681b      	ldr	r3, [r3, #0]
 8017ea4:	429a      	cmp	r2, r3
 8017ea6:	f040 8298 	bne.w	80183da <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8017eaa:	4b79      	ldr	r3, [pc, #484]	@ (8018090 <tcp_receive+0x888>)
 8017eac:	891c      	ldrh	r4, [r3, #8]
 8017eae:	4b78      	ldr	r3, [pc, #480]	@ (8018090 <tcp_receive+0x888>)
 8017eb0:	68db      	ldr	r3, [r3, #12]
 8017eb2:	899b      	ldrh	r3, [r3, #12]
 8017eb4:	b29b      	uxth	r3, r3
 8017eb6:	4618      	mov	r0, r3
 8017eb8:	f7fa ffba 	bl	8012e30 <lwip_htons>
 8017ebc:	4603      	mov	r3, r0
 8017ebe:	b2db      	uxtb	r3, r3
 8017ec0:	f003 0303 	and.w	r3, r3, #3
 8017ec4:	2b00      	cmp	r3, #0
 8017ec6:	d001      	beq.n	8017ecc <tcp_receive+0x6c4>
 8017ec8:	2301      	movs	r3, #1
 8017eca:	e000      	b.n	8017ece <tcp_receive+0x6c6>
 8017ecc:	2300      	movs	r3, #0
 8017ece:	4423      	add	r3, r4
 8017ed0:	b29a      	uxth	r2, r3
 8017ed2:	4b70      	ldr	r3, [pc, #448]	@ (8018094 <tcp_receive+0x88c>)
 8017ed4:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8017ed6:	687b      	ldr	r3, [r7, #4]
 8017ed8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017eda:	4b6e      	ldr	r3, [pc, #440]	@ (8018094 <tcp_receive+0x88c>)
 8017edc:	881b      	ldrh	r3, [r3, #0]
 8017ede:	429a      	cmp	r2, r3
 8017ee0:	d274      	bcs.n	8017fcc <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017ee2:	4b6b      	ldr	r3, [pc, #428]	@ (8018090 <tcp_receive+0x888>)
 8017ee4:	68db      	ldr	r3, [r3, #12]
 8017ee6:	899b      	ldrh	r3, [r3, #12]
 8017ee8:	b29b      	uxth	r3, r3
 8017eea:	4618      	mov	r0, r3
 8017eec:	f7fa ffa0 	bl	8012e30 <lwip_htons>
 8017ef0:	4603      	mov	r3, r0
 8017ef2:	b2db      	uxtb	r3, r3
 8017ef4:	f003 0301 	and.w	r3, r3, #1
 8017ef8:	2b00      	cmp	r3, #0
 8017efa:	d01e      	beq.n	8017f3a <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8017efc:	4b64      	ldr	r3, [pc, #400]	@ (8018090 <tcp_receive+0x888>)
 8017efe:	68db      	ldr	r3, [r3, #12]
 8017f00:	899b      	ldrh	r3, [r3, #12]
 8017f02:	b29b      	uxth	r3, r3
 8017f04:	b21b      	sxth	r3, r3
 8017f06:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8017f0a:	b21c      	sxth	r4, r3
 8017f0c:	4b60      	ldr	r3, [pc, #384]	@ (8018090 <tcp_receive+0x888>)
 8017f0e:	68db      	ldr	r3, [r3, #12]
 8017f10:	899b      	ldrh	r3, [r3, #12]
 8017f12:	b29b      	uxth	r3, r3
 8017f14:	4618      	mov	r0, r3
 8017f16:	f7fa ff8b 	bl	8012e30 <lwip_htons>
 8017f1a:	4603      	mov	r3, r0
 8017f1c:	b2db      	uxtb	r3, r3
 8017f1e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8017f22:	b29b      	uxth	r3, r3
 8017f24:	4618      	mov	r0, r3
 8017f26:	f7fa ff83 	bl	8012e30 <lwip_htons>
 8017f2a:	4603      	mov	r3, r0
 8017f2c:	b21b      	sxth	r3, r3
 8017f2e:	4323      	orrs	r3, r4
 8017f30:	b21a      	sxth	r2, r3
 8017f32:	4b57      	ldr	r3, [pc, #348]	@ (8018090 <tcp_receive+0x888>)
 8017f34:	68db      	ldr	r3, [r3, #12]
 8017f36:	b292      	uxth	r2, r2
 8017f38:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8017f3a:	687b      	ldr	r3, [r7, #4]
 8017f3c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017f3e:	4b54      	ldr	r3, [pc, #336]	@ (8018090 <tcp_receive+0x888>)
 8017f40:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8017f42:	4b53      	ldr	r3, [pc, #332]	@ (8018090 <tcp_receive+0x888>)
 8017f44:	68db      	ldr	r3, [r3, #12]
 8017f46:	899b      	ldrh	r3, [r3, #12]
 8017f48:	b29b      	uxth	r3, r3
 8017f4a:	4618      	mov	r0, r3
 8017f4c:	f7fa ff70 	bl	8012e30 <lwip_htons>
 8017f50:	4603      	mov	r3, r0
 8017f52:	b2db      	uxtb	r3, r3
 8017f54:	f003 0302 	and.w	r3, r3, #2
 8017f58:	2b00      	cmp	r3, #0
 8017f5a:	d005      	beq.n	8017f68 <tcp_receive+0x760>
            inseg.len -= 1;
 8017f5c:	4b4c      	ldr	r3, [pc, #304]	@ (8018090 <tcp_receive+0x888>)
 8017f5e:	891b      	ldrh	r3, [r3, #8]
 8017f60:	3b01      	subs	r3, #1
 8017f62:	b29a      	uxth	r2, r3
 8017f64:	4b4a      	ldr	r3, [pc, #296]	@ (8018090 <tcp_receive+0x888>)
 8017f66:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8017f68:	4b49      	ldr	r3, [pc, #292]	@ (8018090 <tcp_receive+0x888>)
 8017f6a:	685b      	ldr	r3, [r3, #4]
 8017f6c:	4a48      	ldr	r2, [pc, #288]	@ (8018090 <tcp_receive+0x888>)
 8017f6e:	8912      	ldrh	r2, [r2, #8]
 8017f70:	4611      	mov	r1, r2
 8017f72:	4618      	mov	r0, r3
 8017f74:	f7fc f9c4 	bl	8014300 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8017f78:	4b45      	ldr	r3, [pc, #276]	@ (8018090 <tcp_receive+0x888>)
 8017f7a:	891c      	ldrh	r4, [r3, #8]
 8017f7c:	4b44      	ldr	r3, [pc, #272]	@ (8018090 <tcp_receive+0x888>)
 8017f7e:	68db      	ldr	r3, [r3, #12]
 8017f80:	899b      	ldrh	r3, [r3, #12]
 8017f82:	b29b      	uxth	r3, r3
 8017f84:	4618      	mov	r0, r3
 8017f86:	f7fa ff53 	bl	8012e30 <lwip_htons>
 8017f8a:	4603      	mov	r3, r0
 8017f8c:	b2db      	uxtb	r3, r3
 8017f8e:	f003 0303 	and.w	r3, r3, #3
 8017f92:	2b00      	cmp	r3, #0
 8017f94:	d001      	beq.n	8017f9a <tcp_receive+0x792>
 8017f96:	2301      	movs	r3, #1
 8017f98:	e000      	b.n	8017f9c <tcp_receive+0x794>
 8017f9a:	2300      	movs	r3, #0
 8017f9c:	4423      	add	r3, r4
 8017f9e:	b29a      	uxth	r2, r3
 8017fa0:	4b3c      	ldr	r3, [pc, #240]	@ (8018094 <tcp_receive+0x88c>)
 8017fa2:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017fa4:	4b3b      	ldr	r3, [pc, #236]	@ (8018094 <tcp_receive+0x88c>)
 8017fa6:	881b      	ldrh	r3, [r3, #0]
 8017fa8:	461a      	mov	r2, r3
 8017faa:	4b38      	ldr	r3, [pc, #224]	@ (801808c <tcp_receive+0x884>)
 8017fac:	681b      	ldr	r3, [r3, #0]
 8017fae:	441a      	add	r2, r3
 8017fb0:	687b      	ldr	r3, [r7, #4]
 8017fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017fb4:	6879      	ldr	r1, [r7, #4]
 8017fb6:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017fb8:	440b      	add	r3, r1
 8017fba:	429a      	cmp	r2, r3
 8017fbc:	d006      	beq.n	8017fcc <tcp_receive+0x7c4>
 8017fbe:	4b36      	ldr	r3, [pc, #216]	@ (8018098 <tcp_receive+0x890>)
 8017fc0:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8017fc4:	4935      	ldr	r1, [pc, #212]	@ (801809c <tcp_receive+0x894>)
 8017fc6:	4836      	ldr	r0, [pc, #216]	@ (80180a0 <tcp_receive+0x898>)
 8017fc8:	f006 f932 	bl	801e230 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8017fcc:	687b      	ldr	r3, [r7, #4]
 8017fce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017fd0:	2b00      	cmp	r3, #0
 8017fd2:	f000 80e6 	beq.w	80181a2 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017fd6:	4b2e      	ldr	r3, [pc, #184]	@ (8018090 <tcp_receive+0x888>)
 8017fd8:	68db      	ldr	r3, [r3, #12]
 8017fda:	899b      	ldrh	r3, [r3, #12]
 8017fdc:	b29b      	uxth	r3, r3
 8017fde:	4618      	mov	r0, r3
 8017fe0:	f7fa ff26 	bl	8012e30 <lwip_htons>
 8017fe4:	4603      	mov	r3, r0
 8017fe6:	b2db      	uxtb	r3, r3
 8017fe8:	f003 0301 	and.w	r3, r3, #1
 8017fec:	2b00      	cmp	r3, #0
 8017fee:	d010      	beq.n	8018012 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8017ff0:	e00a      	b.n	8018008 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8017ff2:	687b      	ldr	r3, [r7, #4]
 8017ff4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017ff6:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8017ff8:	687b      	ldr	r3, [r7, #4]
 8017ffa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017ffc:	681a      	ldr	r2, [r3, #0]
 8017ffe:	687b      	ldr	r3, [r7, #4]
 8018000:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8018002:	68f8      	ldr	r0, [r7, #12]
 8018004:	f7fd fd93 	bl	8015b2e <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8018008:	687b      	ldr	r3, [r7, #4]
 801800a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801800c:	2b00      	cmp	r3, #0
 801800e:	d1f0      	bne.n	8017ff2 <tcp_receive+0x7ea>
 8018010:	e0c7      	b.n	80181a2 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8018012:	687b      	ldr	r3, [r7, #4]
 8018014:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018016:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8018018:	e051      	b.n	80180be <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801801a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801801c:	68db      	ldr	r3, [r3, #12]
 801801e:	899b      	ldrh	r3, [r3, #12]
 8018020:	b29b      	uxth	r3, r3
 8018022:	4618      	mov	r0, r3
 8018024:	f7fa ff04 	bl	8012e30 <lwip_htons>
 8018028:	4603      	mov	r3, r0
 801802a:	b2db      	uxtb	r3, r3
 801802c:	f003 0301 	and.w	r3, r3, #1
 8018030:	2b00      	cmp	r3, #0
 8018032:	d03c      	beq.n	80180ae <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8018034:	4b16      	ldr	r3, [pc, #88]	@ (8018090 <tcp_receive+0x888>)
 8018036:	68db      	ldr	r3, [r3, #12]
 8018038:	899b      	ldrh	r3, [r3, #12]
 801803a:	b29b      	uxth	r3, r3
 801803c:	4618      	mov	r0, r3
 801803e:	f7fa fef7 	bl	8012e30 <lwip_htons>
 8018042:	4603      	mov	r3, r0
 8018044:	b2db      	uxtb	r3, r3
 8018046:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801804a:	2b00      	cmp	r3, #0
 801804c:	d12f      	bne.n	80180ae <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801804e:	4b10      	ldr	r3, [pc, #64]	@ (8018090 <tcp_receive+0x888>)
 8018050:	68db      	ldr	r3, [r3, #12]
 8018052:	899b      	ldrh	r3, [r3, #12]
 8018054:	b29c      	uxth	r4, r3
 8018056:	2001      	movs	r0, #1
 8018058:	f7fa feea 	bl	8012e30 <lwip_htons>
 801805c:	4603      	mov	r3, r0
 801805e:	461a      	mov	r2, r3
 8018060:	4b0b      	ldr	r3, [pc, #44]	@ (8018090 <tcp_receive+0x888>)
 8018062:	68db      	ldr	r3, [r3, #12]
 8018064:	4322      	orrs	r2, r4
 8018066:	b292      	uxth	r2, r2
 8018068:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801806a:	4b09      	ldr	r3, [pc, #36]	@ (8018090 <tcp_receive+0x888>)
 801806c:	891c      	ldrh	r4, [r3, #8]
 801806e:	4b08      	ldr	r3, [pc, #32]	@ (8018090 <tcp_receive+0x888>)
 8018070:	68db      	ldr	r3, [r3, #12]
 8018072:	899b      	ldrh	r3, [r3, #12]
 8018074:	b29b      	uxth	r3, r3
 8018076:	4618      	mov	r0, r3
 8018078:	f7fa feda 	bl	8012e30 <lwip_htons>
 801807c:	4603      	mov	r3, r0
 801807e:	b2db      	uxtb	r3, r3
 8018080:	f003 0303 	and.w	r3, r3, #3
 8018084:	2b00      	cmp	r3, #0
 8018086:	d00d      	beq.n	80180a4 <tcp_receive+0x89c>
 8018088:	2301      	movs	r3, #1
 801808a:	e00c      	b.n	80180a6 <tcp_receive+0x89e>
 801808c:	20027728 	.word	0x20027728
 8018090:	20027708 	.word	0x20027708
 8018094:	20027732 	.word	0x20027732
 8018098:	080206e8 	.word	0x080206e8
 801809c:	08020a90 	.word	0x08020a90
 80180a0:	08020734 	.word	0x08020734
 80180a4:	2300      	movs	r3, #0
 80180a6:	4423      	add	r3, r4
 80180a8:	b29a      	uxth	r2, r3
 80180aa:	4b98      	ldr	r3, [pc, #608]	@ (801830c <tcp_receive+0xb04>)
 80180ac:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80180ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80180b0:	613b      	str	r3, [r7, #16]
              next = next->next;
 80180b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80180b4:	681b      	ldr	r3, [r3, #0]
 80180b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 80180b8:	6938      	ldr	r0, [r7, #16]
 80180ba:	f7fd fd38 	bl	8015b2e <tcp_seg_free>
            while (next &&
 80180be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80180c0:	2b00      	cmp	r3, #0
 80180c2:	d00e      	beq.n	80180e2 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80180c4:	4b91      	ldr	r3, [pc, #580]	@ (801830c <tcp_receive+0xb04>)
 80180c6:	881b      	ldrh	r3, [r3, #0]
 80180c8:	461a      	mov	r2, r3
 80180ca:	4b91      	ldr	r3, [pc, #580]	@ (8018310 <tcp_receive+0xb08>)
 80180cc:	681b      	ldr	r3, [r3, #0]
 80180ce:	441a      	add	r2, r3
 80180d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80180d2:	68db      	ldr	r3, [r3, #12]
 80180d4:	685b      	ldr	r3, [r3, #4]
 80180d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80180d8:	8909      	ldrh	r1, [r1, #8]
 80180da:	440b      	add	r3, r1
 80180dc:	1ad3      	subs	r3, r2, r3
            while (next &&
 80180de:	2b00      	cmp	r3, #0
 80180e0:	da9b      	bge.n	801801a <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80180e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80180e4:	2b00      	cmp	r3, #0
 80180e6:	d059      	beq.n	801819c <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 80180e8:	4b88      	ldr	r3, [pc, #544]	@ (801830c <tcp_receive+0xb04>)
 80180ea:	881b      	ldrh	r3, [r3, #0]
 80180ec:	461a      	mov	r2, r3
 80180ee:	4b88      	ldr	r3, [pc, #544]	@ (8018310 <tcp_receive+0xb08>)
 80180f0:	681b      	ldr	r3, [r3, #0]
 80180f2:	441a      	add	r2, r3
 80180f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80180f6:	68db      	ldr	r3, [r3, #12]
 80180f8:	685b      	ldr	r3, [r3, #4]
 80180fa:	1ad3      	subs	r3, r2, r3
            if (next &&
 80180fc:	2b00      	cmp	r3, #0
 80180fe:	dd4d      	ble.n	801819c <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8018100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018102:	68db      	ldr	r3, [r3, #12]
 8018104:	685b      	ldr	r3, [r3, #4]
 8018106:	b29a      	uxth	r2, r3
 8018108:	4b81      	ldr	r3, [pc, #516]	@ (8018310 <tcp_receive+0xb08>)
 801810a:	681b      	ldr	r3, [r3, #0]
 801810c:	b29b      	uxth	r3, r3
 801810e:	1ad3      	subs	r3, r2, r3
 8018110:	b29a      	uxth	r2, r3
 8018112:	4b80      	ldr	r3, [pc, #512]	@ (8018314 <tcp_receive+0xb0c>)
 8018114:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018116:	4b7f      	ldr	r3, [pc, #508]	@ (8018314 <tcp_receive+0xb0c>)
 8018118:	68db      	ldr	r3, [r3, #12]
 801811a:	899b      	ldrh	r3, [r3, #12]
 801811c:	b29b      	uxth	r3, r3
 801811e:	4618      	mov	r0, r3
 8018120:	f7fa fe86 	bl	8012e30 <lwip_htons>
 8018124:	4603      	mov	r3, r0
 8018126:	b2db      	uxtb	r3, r3
 8018128:	f003 0302 	and.w	r3, r3, #2
 801812c:	2b00      	cmp	r3, #0
 801812e:	d005      	beq.n	801813c <tcp_receive+0x934>
                inseg.len -= 1;
 8018130:	4b78      	ldr	r3, [pc, #480]	@ (8018314 <tcp_receive+0xb0c>)
 8018132:	891b      	ldrh	r3, [r3, #8]
 8018134:	3b01      	subs	r3, #1
 8018136:	b29a      	uxth	r2, r3
 8018138:	4b76      	ldr	r3, [pc, #472]	@ (8018314 <tcp_receive+0xb0c>)
 801813a:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 801813c:	4b75      	ldr	r3, [pc, #468]	@ (8018314 <tcp_receive+0xb0c>)
 801813e:	685b      	ldr	r3, [r3, #4]
 8018140:	4a74      	ldr	r2, [pc, #464]	@ (8018314 <tcp_receive+0xb0c>)
 8018142:	8912      	ldrh	r2, [r2, #8]
 8018144:	4611      	mov	r1, r2
 8018146:	4618      	mov	r0, r3
 8018148:	f7fc f8da 	bl	8014300 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801814c:	4b71      	ldr	r3, [pc, #452]	@ (8018314 <tcp_receive+0xb0c>)
 801814e:	891c      	ldrh	r4, [r3, #8]
 8018150:	4b70      	ldr	r3, [pc, #448]	@ (8018314 <tcp_receive+0xb0c>)
 8018152:	68db      	ldr	r3, [r3, #12]
 8018154:	899b      	ldrh	r3, [r3, #12]
 8018156:	b29b      	uxth	r3, r3
 8018158:	4618      	mov	r0, r3
 801815a:	f7fa fe69 	bl	8012e30 <lwip_htons>
 801815e:	4603      	mov	r3, r0
 8018160:	b2db      	uxtb	r3, r3
 8018162:	f003 0303 	and.w	r3, r3, #3
 8018166:	2b00      	cmp	r3, #0
 8018168:	d001      	beq.n	801816e <tcp_receive+0x966>
 801816a:	2301      	movs	r3, #1
 801816c:	e000      	b.n	8018170 <tcp_receive+0x968>
 801816e:	2300      	movs	r3, #0
 8018170:	4423      	add	r3, r4
 8018172:	b29a      	uxth	r2, r3
 8018174:	4b65      	ldr	r3, [pc, #404]	@ (801830c <tcp_receive+0xb04>)
 8018176:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8018178:	4b64      	ldr	r3, [pc, #400]	@ (801830c <tcp_receive+0xb04>)
 801817a:	881b      	ldrh	r3, [r3, #0]
 801817c:	461a      	mov	r2, r3
 801817e:	4b64      	ldr	r3, [pc, #400]	@ (8018310 <tcp_receive+0xb08>)
 8018180:	681b      	ldr	r3, [r3, #0]
 8018182:	441a      	add	r2, r3
 8018184:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018186:	68db      	ldr	r3, [r3, #12]
 8018188:	685b      	ldr	r3, [r3, #4]
 801818a:	429a      	cmp	r2, r3
 801818c:	d006      	beq.n	801819c <tcp_receive+0x994>
 801818e:	4b62      	ldr	r3, [pc, #392]	@ (8018318 <tcp_receive+0xb10>)
 8018190:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8018194:	4961      	ldr	r1, [pc, #388]	@ (801831c <tcp_receive+0xb14>)
 8018196:	4862      	ldr	r0, [pc, #392]	@ (8018320 <tcp_receive+0xb18>)
 8018198:	f006 f84a 	bl	801e230 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801819c:	687b      	ldr	r3, [r7, #4]
 801819e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80181a0:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80181a2:	4b5a      	ldr	r3, [pc, #360]	@ (801830c <tcp_receive+0xb04>)
 80181a4:	881b      	ldrh	r3, [r3, #0]
 80181a6:	461a      	mov	r2, r3
 80181a8:	4b59      	ldr	r3, [pc, #356]	@ (8018310 <tcp_receive+0xb08>)
 80181aa:	681b      	ldr	r3, [r3, #0]
 80181ac:	441a      	add	r2, r3
 80181ae:	687b      	ldr	r3, [r7, #4]
 80181b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80181b2:	687b      	ldr	r3, [r7, #4]
 80181b4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80181b6:	4b55      	ldr	r3, [pc, #340]	@ (801830c <tcp_receive+0xb04>)
 80181b8:	881b      	ldrh	r3, [r3, #0]
 80181ba:	429a      	cmp	r2, r3
 80181bc:	d206      	bcs.n	80181cc <tcp_receive+0x9c4>
 80181be:	4b56      	ldr	r3, [pc, #344]	@ (8018318 <tcp_receive+0xb10>)
 80181c0:	f240 6207 	movw	r2, #1543	@ 0x607
 80181c4:	4957      	ldr	r1, [pc, #348]	@ (8018324 <tcp_receive+0xb1c>)
 80181c6:	4856      	ldr	r0, [pc, #344]	@ (8018320 <tcp_receive+0xb18>)
 80181c8:	f006 f832 	bl	801e230 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80181cc:	687b      	ldr	r3, [r7, #4]
 80181ce:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80181d0:	4b4e      	ldr	r3, [pc, #312]	@ (801830c <tcp_receive+0xb04>)
 80181d2:	881b      	ldrh	r3, [r3, #0]
 80181d4:	1ad3      	subs	r3, r2, r3
 80181d6:	b29a      	uxth	r2, r3
 80181d8:	687b      	ldr	r3, [r7, #4]
 80181da:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80181dc:	6878      	ldr	r0, [r7, #4]
 80181de:	f7fc ffc5 	bl	801516c <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80181e2:	4b4c      	ldr	r3, [pc, #304]	@ (8018314 <tcp_receive+0xb0c>)
 80181e4:	685b      	ldr	r3, [r3, #4]
 80181e6:	891b      	ldrh	r3, [r3, #8]
 80181e8:	2b00      	cmp	r3, #0
 80181ea:	d006      	beq.n	80181fa <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80181ec:	4b49      	ldr	r3, [pc, #292]	@ (8018314 <tcp_receive+0xb0c>)
 80181ee:	685b      	ldr	r3, [r3, #4]
 80181f0:	4a4d      	ldr	r2, [pc, #308]	@ (8018328 <tcp_receive+0xb20>)
 80181f2:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80181f4:	4b47      	ldr	r3, [pc, #284]	@ (8018314 <tcp_receive+0xb0c>)
 80181f6:	2200      	movs	r2, #0
 80181f8:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80181fa:	4b46      	ldr	r3, [pc, #280]	@ (8018314 <tcp_receive+0xb0c>)
 80181fc:	68db      	ldr	r3, [r3, #12]
 80181fe:	899b      	ldrh	r3, [r3, #12]
 8018200:	b29b      	uxth	r3, r3
 8018202:	4618      	mov	r0, r3
 8018204:	f7fa fe14 	bl	8012e30 <lwip_htons>
 8018208:	4603      	mov	r3, r0
 801820a:	b2db      	uxtb	r3, r3
 801820c:	f003 0301 	and.w	r3, r3, #1
 8018210:	2b00      	cmp	r3, #0
 8018212:	f000 80b8 	beq.w	8018386 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8018216:	4b45      	ldr	r3, [pc, #276]	@ (801832c <tcp_receive+0xb24>)
 8018218:	781b      	ldrb	r3, [r3, #0]
 801821a:	f043 0320 	orr.w	r3, r3, #32
 801821e:	b2da      	uxtb	r2, r3
 8018220:	4b42      	ldr	r3, [pc, #264]	@ (801832c <tcp_receive+0xb24>)
 8018222:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8018224:	e0af      	b.n	8018386 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8018226:	687b      	ldr	r3, [r7, #4]
 8018228:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801822a:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 801822c:	687b      	ldr	r3, [r7, #4]
 801822e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018230:	68db      	ldr	r3, [r3, #12]
 8018232:	685b      	ldr	r3, [r3, #4]
 8018234:	4a36      	ldr	r2, [pc, #216]	@ (8018310 <tcp_receive+0xb08>)
 8018236:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018238:	68bb      	ldr	r3, [r7, #8]
 801823a:	891b      	ldrh	r3, [r3, #8]
 801823c:	461c      	mov	r4, r3
 801823e:	68bb      	ldr	r3, [r7, #8]
 8018240:	68db      	ldr	r3, [r3, #12]
 8018242:	899b      	ldrh	r3, [r3, #12]
 8018244:	b29b      	uxth	r3, r3
 8018246:	4618      	mov	r0, r3
 8018248:	f7fa fdf2 	bl	8012e30 <lwip_htons>
 801824c:	4603      	mov	r3, r0
 801824e:	b2db      	uxtb	r3, r3
 8018250:	f003 0303 	and.w	r3, r3, #3
 8018254:	2b00      	cmp	r3, #0
 8018256:	d001      	beq.n	801825c <tcp_receive+0xa54>
 8018258:	2301      	movs	r3, #1
 801825a:	e000      	b.n	801825e <tcp_receive+0xa56>
 801825c:	2300      	movs	r3, #0
 801825e:	191a      	adds	r2, r3, r4
 8018260:	687b      	ldr	r3, [r7, #4]
 8018262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018264:	441a      	add	r2, r3
 8018266:	687b      	ldr	r3, [r7, #4]
 8018268:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801826a:	687b      	ldr	r3, [r7, #4]
 801826c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801826e:	461c      	mov	r4, r3
 8018270:	68bb      	ldr	r3, [r7, #8]
 8018272:	891b      	ldrh	r3, [r3, #8]
 8018274:	461d      	mov	r5, r3
 8018276:	68bb      	ldr	r3, [r7, #8]
 8018278:	68db      	ldr	r3, [r3, #12]
 801827a:	899b      	ldrh	r3, [r3, #12]
 801827c:	b29b      	uxth	r3, r3
 801827e:	4618      	mov	r0, r3
 8018280:	f7fa fdd6 	bl	8012e30 <lwip_htons>
 8018284:	4603      	mov	r3, r0
 8018286:	b2db      	uxtb	r3, r3
 8018288:	f003 0303 	and.w	r3, r3, #3
 801828c:	2b00      	cmp	r3, #0
 801828e:	d001      	beq.n	8018294 <tcp_receive+0xa8c>
 8018290:	2301      	movs	r3, #1
 8018292:	e000      	b.n	8018296 <tcp_receive+0xa8e>
 8018294:	2300      	movs	r3, #0
 8018296:	442b      	add	r3, r5
 8018298:	429c      	cmp	r4, r3
 801829a:	d206      	bcs.n	80182aa <tcp_receive+0xaa2>
 801829c:	4b1e      	ldr	r3, [pc, #120]	@ (8018318 <tcp_receive+0xb10>)
 801829e:	f240 622b 	movw	r2, #1579	@ 0x62b
 80182a2:	4923      	ldr	r1, [pc, #140]	@ (8018330 <tcp_receive+0xb28>)
 80182a4:	481e      	ldr	r0, [pc, #120]	@ (8018320 <tcp_receive+0xb18>)
 80182a6:	f005 ffc3 	bl	801e230 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80182aa:	68bb      	ldr	r3, [r7, #8]
 80182ac:	891b      	ldrh	r3, [r3, #8]
 80182ae:	461c      	mov	r4, r3
 80182b0:	68bb      	ldr	r3, [r7, #8]
 80182b2:	68db      	ldr	r3, [r3, #12]
 80182b4:	899b      	ldrh	r3, [r3, #12]
 80182b6:	b29b      	uxth	r3, r3
 80182b8:	4618      	mov	r0, r3
 80182ba:	f7fa fdb9 	bl	8012e30 <lwip_htons>
 80182be:	4603      	mov	r3, r0
 80182c0:	b2db      	uxtb	r3, r3
 80182c2:	f003 0303 	and.w	r3, r3, #3
 80182c6:	2b00      	cmp	r3, #0
 80182c8:	d001      	beq.n	80182ce <tcp_receive+0xac6>
 80182ca:	2301      	movs	r3, #1
 80182cc:	e000      	b.n	80182d0 <tcp_receive+0xac8>
 80182ce:	2300      	movs	r3, #0
 80182d0:	1919      	adds	r1, r3, r4
 80182d2:	687b      	ldr	r3, [r7, #4]
 80182d4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80182d6:	b28b      	uxth	r3, r1
 80182d8:	1ad3      	subs	r3, r2, r3
 80182da:	b29a      	uxth	r2, r3
 80182dc:	687b      	ldr	r3, [r7, #4]
 80182de:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80182e0:	6878      	ldr	r0, [r7, #4]
 80182e2:	f7fc ff43 	bl	801516c <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80182e6:	68bb      	ldr	r3, [r7, #8]
 80182e8:	685b      	ldr	r3, [r3, #4]
 80182ea:	891b      	ldrh	r3, [r3, #8]
 80182ec:	2b00      	cmp	r3, #0
 80182ee:	d028      	beq.n	8018342 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80182f0:	4b0d      	ldr	r3, [pc, #52]	@ (8018328 <tcp_receive+0xb20>)
 80182f2:	681b      	ldr	r3, [r3, #0]
 80182f4:	2b00      	cmp	r3, #0
 80182f6:	d01d      	beq.n	8018334 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80182f8:	4b0b      	ldr	r3, [pc, #44]	@ (8018328 <tcp_receive+0xb20>)
 80182fa:	681a      	ldr	r2, [r3, #0]
 80182fc:	68bb      	ldr	r3, [r7, #8]
 80182fe:	685b      	ldr	r3, [r3, #4]
 8018300:	4619      	mov	r1, r3
 8018302:	4610      	mov	r0, r2
 8018304:	f7fc fa50 	bl	80147a8 <pbuf_cat>
 8018308:	e018      	b.n	801833c <tcp_receive+0xb34>
 801830a:	bf00      	nop
 801830c:	20027732 	.word	0x20027732
 8018310:	20027728 	.word	0x20027728
 8018314:	20027708 	.word	0x20027708
 8018318:	080206e8 	.word	0x080206e8
 801831c:	08020ac8 	.word	0x08020ac8
 8018320:	08020734 	.word	0x08020734
 8018324:	08020b04 	.word	0x08020b04
 8018328:	20027738 	.word	0x20027738
 801832c:	20027735 	.word	0x20027735
 8018330:	08020b24 	.word	0x08020b24
            } else {
              recv_data = cseg->p;
 8018334:	68bb      	ldr	r3, [r7, #8]
 8018336:	685b      	ldr	r3, [r3, #4]
 8018338:	4a70      	ldr	r2, [pc, #448]	@ (80184fc <tcp_receive+0xcf4>)
 801833a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 801833c:	68bb      	ldr	r3, [r7, #8]
 801833e:	2200      	movs	r2, #0
 8018340:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018342:	68bb      	ldr	r3, [r7, #8]
 8018344:	68db      	ldr	r3, [r3, #12]
 8018346:	899b      	ldrh	r3, [r3, #12]
 8018348:	b29b      	uxth	r3, r3
 801834a:	4618      	mov	r0, r3
 801834c:	f7fa fd70 	bl	8012e30 <lwip_htons>
 8018350:	4603      	mov	r3, r0
 8018352:	b2db      	uxtb	r3, r3
 8018354:	f003 0301 	and.w	r3, r3, #1
 8018358:	2b00      	cmp	r3, #0
 801835a:	d00d      	beq.n	8018378 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 801835c:	4b68      	ldr	r3, [pc, #416]	@ (8018500 <tcp_receive+0xcf8>)
 801835e:	781b      	ldrb	r3, [r3, #0]
 8018360:	f043 0320 	orr.w	r3, r3, #32
 8018364:	b2da      	uxtb	r2, r3
 8018366:	4b66      	ldr	r3, [pc, #408]	@ (8018500 <tcp_receive+0xcf8>)
 8018368:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801836a:	687b      	ldr	r3, [r7, #4]
 801836c:	7d1b      	ldrb	r3, [r3, #20]
 801836e:	2b04      	cmp	r3, #4
 8018370:	d102      	bne.n	8018378 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8018372:	687b      	ldr	r3, [r7, #4]
 8018374:	2207      	movs	r2, #7
 8018376:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8018378:	68bb      	ldr	r3, [r7, #8]
 801837a:	681a      	ldr	r2, [r3, #0]
 801837c:	687b      	ldr	r3, [r7, #4]
 801837e:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8018380:	68b8      	ldr	r0, [r7, #8]
 8018382:	f7fd fbd4 	bl	8015b2e <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8018386:	687b      	ldr	r3, [r7, #4]
 8018388:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801838a:	2b00      	cmp	r3, #0
 801838c:	d008      	beq.n	80183a0 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801838e:	687b      	ldr	r3, [r7, #4]
 8018390:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018392:	68db      	ldr	r3, [r3, #12]
 8018394:	685a      	ldr	r2, [r3, #4]
 8018396:	687b      	ldr	r3, [r7, #4]
 8018398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801839a:	429a      	cmp	r2, r3
 801839c:	f43f af43 	beq.w	8018226 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80183a0:	687b      	ldr	r3, [r7, #4]
 80183a2:	8b5b      	ldrh	r3, [r3, #26]
 80183a4:	f003 0301 	and.w	r3, r3, #1
 80183a8:	2b00      	cmp	r3, #0
 80183aa:	d00e      	beq.n	80183ca <tcp_receive+0xbc2>
 80183ac:	687b      	ldr	r3, [r7, #4]
 80183ae:	8b5b      	ldrh	r3, [r3, #26]
 80183b0:	f023 0301 	bic.w	r3, r3, #1
 80183b4:	b29a      	uxth	r2, r3
 80183b6:	687b      	ldr	r3, [r7, #4]
 80183b8:	835a      	strh	r2, [r3, #26]
 80183ba:	687b      	ldr	r3, [r7, #4]
 80183bc:	8b5b      	ldrh	r3, [r3, #26]
 80183be:	f043 0302 	orr.w	r3, r3, #2
 80183c2:	b29a      	uxth	r2, r3
 80183c4:	687b      	ldr	r3, [r7, #4]
 80183c6:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80183c8:	e187      	b.n	80186da <tcp_receive+0xed2>
        tcp_ack(pcb);
 80183ca:	687b      	ldr	r3, [r7, #4]
 80183cc:	8b5b      	ldrh	r3, [r3, #26]
 80183ce:	f043 0301 	orr.w	r3, r3, #1
 80183d2:	b29a      	uxth	r2, r3
 80183d4:	687b      	ldr	r3, [r7, #4]
 80183d6:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80183d8:	e17f      	b.n	80186da <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80183da:	687b      	ldr	r3, [r7, #4]
 80183dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80183de:	2b00      	cmp	r3, #0
 80183e0:	d106      	bne.n	80183f0 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80183e2:	4848      	ldr	r0, [pc, #288]	@ (8018504 <tcp_receive+0xcfc>)
 80183e4:	f7fd fbbc 	bl	8015b60 <tcp_seg_copy>
 80183e8:	4602      	mov	r2, r0
 80183ea:	687b      	ldr	r3, [r7, #4]
 80183ec:	675a      	str	r2, [r3, #116]	@ 0x74
 80183ee:	e16c      	b.n	80186ca <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80183f0:	2300      	movs	r3, #0
 80183f2:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80183f4:	687b      	ldr	r3, [r7, #4]
 80183f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80183f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80183fa:	e156      	b.n	80186aa <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 80183fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80183fe:	68db      	ldr	r3, [r3, #12]
 8018400:	685a      	ldr	r2, [r3, #4]
 8018402:	4b41      	ldr	r3, [pc, #260]	@ (8018508 <tcp_receive+0xd00>)
 8018404:	681b      	ldr	r3, [r3, #0]
 8018406:	429a      	cmp	r2, r3
 8018408:	d11d      	bne.n	8018446 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801840a:	4b3e      	ldr	r3, [pc, #248]	@ (8018504 <tcp_receive+0xcfc>)
 801840c:	891a      	ldrh	r2, [r3, #8]
 801840e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018410:	891b      	ldrh	r3, [r3, #8]
 8018412:	429a      	cmp	r2, r3
 8018414:	f240 814e 	bls.w	80186b4 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018418:	483a      	ldr	r0, [pc, #232]	@ (8018504 <tcp_receive+0xcfc>)
 801841a:	f7fd fba1 	bl	8015b60 <tcp_seg_copy>
 801841e:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8018420:	697b      	ldr	r3, [r7, #20]
 8018422:	2b00      	cmp	r3, #0
 8018424:	f000 8148 	beq.w	80186b8 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8018428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801842a:	2b00      	cmp	r3, #0
 801842c:	d003      	beq.n	8018436 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801842e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018430:	697a      	ldr	r2, [r7, #20]
 8018432:	601a      	str	r2, [r3, #0]
 8018434:	e002      	b.n	801843c <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8018436:	687b      	ldr	r3, [r7, #4]
 8018438:	697a      	ldr	r2, [r7, #20]
 801843a:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 801843c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801843e:	6978      	ldr	r0, [r7, #20]
 8018440:	f7ff f8de 	bl	8017600 <tcp_oos_insert_segment>
                }
                break;
 8018444:	e138      	b.n	80186b8 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8018446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018448:	2b00      	cmp	r3, #0
 801844a:	d117      	bne.n	801847c <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 801844c:	4b2e      	ldr	r3, [pc, #184]	@ (8018508 <tcp_receive+0xd00>)
 801844e:	681a      	ldr	r2, [r3, #0]
 8018450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018452:	68db      	ldr	r3, [r3, #12]
 8018454:	685b      	ldr	r3, [r3, #4]
 8018456:	1ad3      	subs	r3, r2, r3
 8018458:	2b00      	cmp	r3, #0
 801845a:	da57      	bge.n	801850c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801845c:	4829      	ldr	r0, [pc, #164]	@ (8018504 <tcp_receive+0xcfc>)
 801845e:	f7fd fb7f 	bl	8015b60 <tcp_seg_copy>
 8018462:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8018464:	69bb      	ldr	r3, [r7, #24]
 8018466:	2b00      	cmp	r3, #0
 8018468:	f000 8128 	beq.w	80186bc <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 801846c:	687b      	ldr	r3, [r7, #4]
 801846e:	69ba      	ldr	r2, [r7, #24]
 8018470:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8018472:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8018474:	69b8      	ldr	r0, [r7, #24]
 8018476:	f7ff f8c3 	bl	8017600 <tcp_oos_insert_segment>
                  }
                  break;
 801847a:	e11f      	b.n	80186bc <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801847c:	4b22      	ldr	r3, [pc, #136]	@ (8018508 <tcp_receive+0xd00>)
 801847e:	681a      	ldr	r2, [r3, #0]
 8018480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018482:	68db      	ldr	r3, [r3, #12]
 8018484:	685b      	ldr	r3, [r3, #4]
 8018486:	1ad3      	subs	r3, r2, r3
 8018488:	3b01      	subs	r3, #1
 801848a:	2b00      	cmp	r3, #0
 801848c:	db3e      	blt.n	801850c <tcp_receive+0xd04>
 801848e:	4b1e      	ldr	r3, [pc, #120]	@ (8018508 <tcp_receive+0xd00>)
 8018490:	681a      	ldr	r2, [r3, #0]
 8018492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018494:	68db      	ldr	r3, [r3, #12]
 8018496:	685b      	ldr	r3, [r3, #4]
 8018498:	1ad3      	subs	r3, r2, r3
 801849a:	3301      	adds	r3, #1
 801849c:	2b00      	cmp	r3, #0
 801849e:	dc35      	bgt.n	801850c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80184a0:	4818      	ldr	r0, [pc, #96]	@ (8018504 <tcp_receive+0xcfc>)
 80184a2:	f7fd fb5d 	bl	8015b60 <tcp_seg_copy>
 80184a6:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80184a8:	69fb      	ldr	r3, [r7, #28]
 80184aa:	2b00      	cmp	r3, #0
 80184ac:	f000 8108 	beq.w	80186c0 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80184b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80184b2:	68db      	ldr	r3, [r3, #12]
 80184b4:	685b      	ldr	r3, [r3, #4]
 80184b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80184b8:	8912      	ldrh	r2, [r2, #8]
 80184ba:	441a      	add	r2, r3
 80184bc:	4b12      	ldr	r3, [pc, #72]	@ (8018508 <tcp_receive+0xd00>)
 80184be:	681b      	ldr	r3, [r3, #0]
 80184c0:	1ad3      	subs	r3, r2, r3
 80184c2:	2b00      	cmp	r3, #0
 80184c4:	dd12      	ble.n	80184ec <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80184c6:	4b10      	ldr	r3, [pc, #64]	@ (8018508 <tcp_receive+0xd00>)
 80184c8:	681b      	ldr	r3, [r3, #0]
 80184ca:	b29a      	uxth	r2, r3
 80184cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80184ce:	68db      	ldr	r3, [r3, #12]
 80184d0:	685b      	ldr	r3, [r3, #4]
 80184d2:	b29b      	uxth	r3, r3
 80184d4:	1ad3      	subs	r3, r2, r3
 80184d6:	b29a      	uxth	r2, r3
 80184d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80184da:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80184dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80184de:	685a      	ldr	r2, [r3, #4]
 80184e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80184e2:	891b      	ldrh	r3, [r3, #8]
 80184e4:	4619      	mov	r1, r3
 80184e6:	4610      	mov	r0, r2
 80184e8:	f7fb ff0a 	bl	8014300 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80184ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80184ee:	69fa      	ldr	r2, [r7, #28]
 80184f0:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80184f2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80184f4:	69f8      	ldr	r0, [r7, #28]
 80184f6:	f7ff f883 	bl	8017600 <tcp_oos_insert_segment>
                  }
                  break;
 80184fa:	e0e1      	b.n	80186c0 <tcp_receive+0xeb8>
 80184fc:	20027738 	.word	0x20027738
 8018500:	20027735 	.word	0x20027735
 8018504:	20027708 	.word	0x20027708
 8018508:	20027728 	.word	0x20027728
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 801850c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801850e:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8018510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018512:	681b      	ldr	r3, [r3, #0]
 8018514:	2b00      	cmp	r3, #0
 8018516:	f040 80c5 	bne.w	80186a4 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801851a:	4b7f      	ldr	r3, [pc, #508]	@ (8018718 <tcp_receive+0xf10>)
 801851c:	681a      	ldr	r2, [r3, #0]
 801851e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018520:	68db      	ldr	r3, [r3, #12]
 8018522:	685b      	ldr	r3, [r3, #4]
 8018524:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8018526:	2b00      	cmp	r3, #0
 8018528:	f340 80bc 	ble.w	80186a4 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801852c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801852e:	68db      	ldr	r3, [r3, #12]
 8018530:	899b      	ldrh	r3, [r3, #12]
 8018532:	b29b      	uxth	r3, r3
 8018534:	4618      	mov	r0, r3
 8018536:	f7fa fc7b 	bl	8012e30 <lwip_htons>
 801853a:	4603      	mov	r3, r0
 801853c:	b2db      	uxtb	r3, r3
 801853e:	f003 0301 	and.w	r3, r3, #1
 8018542:	2b00      	cmp	r3, #0
 8018544:	f040 80be 	bne.w	80186c4 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8018548:	4874      	ldr	r0, [pc, #464]	@ (801871c <tcp_receive+0xf14>)
 801854a:	f7fd fb09 	bl	8015b60 <tcp_seg_copy>
 801854e:	4602      	mov	r2, r0
 8018550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018552:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8018554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018556:	681b      	ldr	r3, [r3, #0]
 8018558:	2b00      	cmp	r3, #0
 801855a:	f000 80b5 	beq.w	80186c8 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801855e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018560:	68db      	ldr	r3, [r3, #12]
 8018562:	685b      	ldr	r3, [r3, #4]
 8018564:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8018566:	8912      	ldrh	r2, [r2, #8]
 8018568:	441a      	add	r2, r3
 801856a:	4b6b      	ldr	r3, [pc, #428]	@ (8018718 <tcp_receive+0xf10>)
 801856c:	681b      	ldr	r3, [r3, #0]
 801856e:	1ad3      	subs	r3, r2, r3
 8018570:	2b00      	cmp	r3, #0
 8018572:	dd12      	ble.n	801859a <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8018574:	4b68      	ldr	r3, [pc, #416]	@ (8018718 <tcp_receive+0xf10>)
 8018576:	681b      	ldr	r3, [r3, #0]
 8018578:	b29a      	uxth	r2, r3
 801857a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801857c:	68db      	ldr	r3, [r3, #12]
 801857e:	685b      	ldr	r3, [r3, #4]
 8018580:	b29b      	uxth	r3, r3
 8018582:	1ad3      	subs	r3, r2, r3
 8018584:	b29a      	uxth	r2, r3
 8018586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018588:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801858a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801858c:	685a      	ldr	r2, [r3, #4]
 801858e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018590:	891b      	ldrh	r3, [r3, #8]
 8018592:	4619      	mov	r1, r3
 8018594:	4610      	mov	r0, r2
 8018596:	f7fb feb3 	bl	8014300 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801859a:	4b61      	ldr	r3, [pc, #388]	@ (8018720 <tcp_receive+0xf18>)
 801859c:	881b      	ldrh	r3, [r3, #0]
 801859e:	461a      	mov	r2, r3
 80185a0:	4b5d      	ldr	r3, [pc, #372]	@ (8018718 <tcp_receive+0xf10>)
 80185a2:	681b      	ldr	r3, [r3, #0]
 80185a4:	441a      	add	r2, r3
 80185a6:	687b      	ldr	r3, [r7, #4]
 80185a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80185aa:	6879      	ldr	r1, [r7, #4]
 80185ac:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80185ae:	440b      	add	r3, r1
 80185b0:	1ad3      	subs	r3, r2, r3
 80185b2:	2b00      	cmp	r3, #0
 80185b4:	f340 8088 	ble.w	80186c8 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80185b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80185ba:	681b      	ldr	r3, [r3, #0]
 80185bc:	68db      	ldr	r3, [r3, #12]
 80185be:	899b      	ldrh	r3, [r3, #12]
 80185c0:	b29b      	uxth	r3, r3
 80185c2:	4618      	mov	r0, r3
 80185c4:	f7fa fc34 	bl	8012e30 <lwip_htons>
 80185c8:	4603      	mov	r3, r0
 80185ca:	b2db      	uxtb	r3, r3
 80185cc:	f003 0301 	and.w	r3, r3, #1
 80185d0:	2b00      	cmp	r3, #0
 80185d2:	d021      	beq.n	8018618 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80185d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80185d6:	681b      	ldr	r3, [r3, #0]
 80185d8:	68db      	ldr	r3, [r3, #12]
 80185da:	899b      	ldrh	r3, [r3, #12]
 80185dc:	b29b      	uxth	r3, r3
 80185de:	b21b      	sxth	r3, r3
 80185e0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80185e4:	b21c      	sxth	r4, r3
 80185e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80185e8:	681b      	ldr	r3, [r3, #0]
 80185ea:	68db      	ldr	r3, [r3, #12]
 80185ec:	899b      	ldrh	r3, [r3, #12]
 80185ee:	b29b      	uxth	r3, r3
 80185f0:	4618      	mov	r0, r3
 80185f2:	f7fa fc1d 	bl	8012e30 <lwip_htons>
 80185f6:	4603      	mov	r3, r0
 80185f8:	b2db      	uxtb	r3, r3
 80185fa:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80185fe:	b29b      	uxth	r3, r3
 8018600:	4618      	mov	r0, r3
 8018602:	f7fa fc15 	bl	8012e30 <lwip_htons>
 8018606:	4603      	mov	r3, r0
 8018608:	b21b      	sxth	r3, r3
 801860a:	4323      	orrs	r3, r4
 801860c:	b21a      	sxth	r2, r3
 801860e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018610:	681b      	ldr	r3, [r3, #0]
 8018612:	68db      	ldr	r3, [r3, #12]
 8018614:	b292      	uxth	r2, r2
 8018616:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8018618:	687b      	ldr	r3, [r7, #4]
 801861a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801861c:	b29a      	uxth	r2, r3
 801861e:	687b      	ldr	r3, [r7, #4]
 8018620:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018622:	4413      	add	r3, r2
 8018624:	b299      	uxth	r1, r3
 8018626:	4b3c      	ldr	r3, [pc, #240]	@ (8018718 <tcp_receive+0xf10>)
 8018628:	681b      	ldr	r3, [r3, #0]
 801862a:	b29a      	uxth	r2, r3
 801862c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801862e:	681b      	ldr	r3, [r3, #0]
 8018630:	1a8a      	subs	r2, r1, r2
 8018632:	b292      	uxth	r2, r2
 8018634:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8018636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018638:	681b      	ldr	r3, [r3, #0]
 801863a:	685a      	ldr	r2, [r3, #4]
 801863c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801863e:	681b      	ldr	r3, [r3, #0]
 8018640:	891b      	ldrh	r3, [r3, #8]
 8018642:	4619      	mov	r1, r3
 8018644:	4610      	mov	r0, r2
 8018646:	f7fb fe5b 	bl	8014300 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801864a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801864c:	681b      	ldr	r3, [r3, #0]
 801864e:	891c      	ldrh	r4, [r3, #8]
 8018650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018652:	681b      	ldr	r3, [r3, #0]
 8018654:	68db      	ldr	r3, [r3, #12]
 8018656:	899b      	ldrh	r3, [r3, #12]
 8018658:	b29b      	uxth	r3, r3
 801865a:	4618      	mov	r0, r3
 801865c:	f7fa fbe8 	bl	8012e30 <lwip_htons>
 8018660:	4603      	mov	r3, r0
 8018662:	b2db      	uxtb	r3, r3
 8018664:	f003 0303 	and.w	r3, r3, #3
 8018668:	2b00      	cmp	r3, #0
 801866a:	d001      	beq.n	8018670 <tcp_receive+0xe68>
 801866c:	2301      	movs	r3, #1
 801866e:	e000      	b.n	8018672 <tcp_receive+0xe6a>
 8018670:	2300      	movs	r3, #0
 8018672:	4423      	add	r3, r4
 8018674:	b29a      	uxth	r2, r3
 8018676:	4b2a      	ldr	r3, [pc, #168]	@ (8018720 <tcp_receive+0xf18>)
 8018678:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801867a:	4b29      	ldr	r3, [pc, #164]	@ (8018720 <tcp_receive+0xf18>)
 801867c:	881b      	ldrh	r3, [r3, #0]
 801867e:	461a      	mov	r2, r3
 8018680:	4b25      	ldr	r3, [pc, #148]	@ (8018718 <tcp_receive+0xf10>)
 8018682:	681b      	ldr	r3, [r3, #0]
 8018684:	441a      	add	r2, r3
 8018686:	687b      	ldr	r3, [r7, #4]
 8018688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801868a:	6879      	ldr	r1, [r7, #4]
 801868c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801868e:	440b      	add	r3, r1
 8018690:	429a      	cmp	r2, r3
 8018692:	d019      	beq.n	80186c8 <tcp_receive+0xec0>
 8018694:	4b23      	ldr	r3, [pc, #140]	@ (8018724 <tcp_receive+0xf1c>)
 8018696:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801869a:	4923      	ldr	r1, [pc, #140]	@ (8018728 <tcp_receive+0xf20>)
 801869c:	4823      	ldr	r0, [pc, #140]	@ (801872c <tcp_receive+0xf24>)
 801869e:	f005 fdc7 	bl	801e230 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80186a2:	e011      	b.n	80186c8 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80186a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80186a6:	681b      	ldr	r3, [r3, #0]
 80186a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80186aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80186ac:	2b00      	cmp	r3, #0
 80186ae:	f47f aea5 	bne.w	80183fc <tcp_receive+0xbf4>
 80186b2:	e00a      	b.n	80186ca <tcp_receive+0xec2>
                break;
 80186b4:	bf00      	nop
 80186b6:	e008      	b.n	80186ca <tcp_receive+0xec2>
                break;
 80186b8:	bf00      	nop
 80186ba:	e006      	b.n	80186ca <tcp_receive+0xec2>
                  break;
 80186bc:	bf00      	nop
 80186be:	e004      	b.n	80186ca <tcp_receive+0xec2>
                  break;
 80186c0:	bf00      	nop
 80186c2:	e002      	b.n	80186ca <tcp_receive+0xec2>
                  break;
 80186c4:	bf00      	nop
 80186c6:	e000      	b.n	80186ca <tcp_receive+0xec2>
                break;
 80186c8:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80186ca:	6878      	ldr	r0, [r7, #4]
 80186cc:	f001 fa30 	bl	8019b30 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80186d0:	e003      	b.n	80186da <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80186d2:	6878      	ldr	r0, [r7, #4]
 80186d4:	f001 fa2c 	bl	8019b30 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80186d8:	e01a      	b.n	8018710 <tcp_receive+0xf08>
 80186da:	e019      	b.n	8018710 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80186dc:	4b0e      	ldr	r3, [pc, #56]	@ (8018718 <tcp_receive+0xf10>)
 80186de:	681a      	ldr	r2, [r3, #0]
 80186e0:	687b      	ldr	r3, [r7, #4]
 80186e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80186e4:	1ad3      	subs	r3, r2, r3
 80186e6:	2b00      	cmp	r3, #0
 80186e8:	db0a      	blt.n	8018700 <tcp_receive+0xef8>
 80186ea:	4b0b      	ldr	r3, [pc, #44]	@ (8018718 <tcp_receive+0xf10>)
 80186ec:	681a      	ldr	r2, [r3, #0]
 80186ee:	687b      	ldr	r3, [r7, #4]
 80186f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80186f2:	6879      	ldr	r1, [r7, #4]
 80186f4:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80186f6:	440b      	add	r3, r1
 80186f8:	1ad3      	subs	r3, r2, r3
 80186fa:	3301      	adds	r3, #1
 80186fc:	2b00      	cmp	r3, #0
 80186fe:	dd07      	ble.n	8018710 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8018700:	687b      	ldr	r3, [r7, #4]
 8018702:	8b5b      	ldrh	r3, [r3, #26]
 8018704:	f043 0302 	orr.w	r3, r3, #2
 8018708:	b29a      	uxth	r2, r3
 801870a:	687b      	ldr	r3, [r7, #4]
 801870c:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801870e:	e7ff      	b.n	8018710 <tcp_receive+0xf08>
 8018710:	bf00      	nop
 8018712:	3750      	adds	r7, #80	@ 0x50
 8018714:	46bd      	mov	sp, r7
 8018716:	bdb0      	pop	{r4, r5, r7, pc}
 8018718:	20027728 	.word	0x20027728
 801871c:	20027708 	.word	0x20027708
 8018720:	20027732 	.word	0x20027732
 8018724:	080206e8 	.word	0x080206e8
 8018728:	08020a90 	.word	0x08020a90
 801872c:	08020734 	.word	0x08020734

08018730 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8018730:	b480      	push	{r7}
 8018732:	b083      	sub	sp, #12
 8018734:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8018736:	4b15      	ldr	r3, [pc, #84]	@ (801878c <tcp_get_next_optbyte+0x5c>)
 8018738:	881b      	ldrh	r3, [r3, #0]
 801873a:	1c5a      	adds	r2, r3, #1
 801873c:	b291      	uxth	r1, r2
 801873e:	4a13      	ldr	r2, [pc, #76]	@ (801878c <tcp_get_next_optbyte+0x5c>)
 8018740:	8011      	strh	r1, [r2, #0]
 8018742:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018744:	4b12      	ldr	r3, [pc, #72]	@ (8018790 <tcp_get_next_optbyte+0x60>)
 8018746:	681b      	ldr	r3, [r3, #0]
 8018748:	2b00      	cmp	r3, #0
 801874a:	d004      	beq.n	8018756 <tcp_get_next_optbyte+0x26>
 801874c:	4b11      	ldr	r3, [pc, #68]	@ (8018794 <tcp_get_next_optbyte+0x64>)
 801874e:	881b      	ldrh	r3, [r3, #0]
 8018750:	88fa      	ldrh	r2, [r7, #6]
 8018752:	429a      	cmp	r2, r3
 8018754:	d208      	bcs.n	8018768 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8018756:	4b10      	ldr	r3, [pc, #64]	@ (8018798 <tcp_get_next_optbyte+0x68>)
 8018758:	681b      	ldr	r3, [r3, #0]
 801875a:	3314      	adds	r3, #20
 801875c:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801875e:	88fb      	ldrh	r3, [r7, #6]
 8018760:	683a      	ldr	r2, [r7, #0]
 8018762:	4413      	add	r3, r2
 8018764:	781b      	ldrb	r3, [r3, #0]
 8018766:	e00b      	b.n	8018780 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8018768:	88fb      	ldrh	r3, [r7, #6]
 801876a:	b2da      	uxtb	r2, r3
 801876c:	4b09      	ldr	r3, [pc, #36]	@ (8018794 <tcp_get_next_optbyte+0x64>)
 801876e:	881b      	ldrh	r3, [r3, #0]
 8018770:	b2db      	uxtb	r3, r3
 8018772:	1ad3      	subs	r3, r2, r3
 8018774:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8018776:	4b06      	ldr	r3, [pc, #24]	@ (8018790 <tcp_get_next_optbyte+0x60>)
 8018778:	681a      	ldr	r2, [r3, #0]
 801877a:	797b      	ldrb	r3, [r7, #5]
 801877c:	4413      	add	r3, r2
 801877e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018780:	4618      	mov	r0, r3
 8018782:	370c      	adds	r7, #12
 8018784:	46bd      	mov	sp, r7
 8018786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801878a:	4770      	bx	lr
 801878c:	20027724 	.word	0x20027724
 8018790:	20027720 	.word	0x20027720
 8018794:	2002771e 	.word	0x2002771e
 8018798:	20027718 	.word	0x20027718

0801879c <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801879c:	b580      	push	{r7, lr}
 801879e:	b084      	sub	sp, #16
 80187a0:	af00      	add	r7, sp, #0
 80187a2:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80187a4:	687b      	ldr	r3, [r7, #4]
 80187a6:	2b00      	cmp	r3, #0
 80187a8:	d106      	bne.n	80187b8 <tcp_parseopt+0x1c>
 80187aa:	4b32      	ldr	r3, [pc, #200]	@ (8018874 <tcp_parseopt+0xd8>)
 80187ac:	f240 727d 	movw	r2, #1917	@ 0x77d
 80187b0:	4931      	ldr	r1, [pc, #196]	@ (8018878 <tcp_parseopt+0xdc>)
 80187b2:	4832      	ldr	r0, [pc, #200]	@ (801887c <tcp_parseopt+0xe0>)
 80187b4:	f005 fd3c 	bl	801e230 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80187b8:	4b31      	ldr	r3, [pc, #196]	@ (8018880 <tcp_parseopt+0xe4>)
 80187ba:	881b      	ldrh	r3, [r3, #0]
 80187bc:	2b00      	cmp	r3, #0
 80187be:	d056      	beq.n	801886e <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80187c0:	4b30      	ldr	r3, [pc, #192]	@ (8018884 <tcp_parseopt+0xe8>)
 80187c2:	2200      	movs	r2, #0
 80187c4:	801a      	strh	r2, [r3, #0]
 80187c6:	e046      	b.n	8018856 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 80187c8:	f7ff ffb2 	bl	8018730 <tcp_get_next_optbyte>
 80187cc:	4603      	mov	r3, r0
 80187ce:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80187d0:	7bfb      	ldrb	r3, [r7, #15]
 80187d2:	2b02      	cmp	r3, #2
 80187d4:	d006      	beq.n	80187e4 <tcp_parseopt+0x48>
 80187d6:	2b02      	cmp	r3, #2
 80187d8:	dc2a      	bgt.n	8018830 <tcp_parseopt+0x94>
 80187da:	2b00      	cmp	r3, #0
 80187dc:	d042      	beq.n	8018864 <tcp_parseopt+0xc8>
 80187de:	2b01      	cmp	r3, #1
 80187e0:	d038      	beq.n	8018854 <tcp_parseopt+0xb8>
 80187e2:	e025      	b.n	8018830 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80187e4:	f7ff ffa4 	bl	8018730 <tcp_get_next_optbyte>
 80187e8:	4603      	mov	r3, r0
 80187ea:	2b04      	cmp	r3, #4
 80187ec:	d13c      	bne.n	8018868 <tcp_parseopt+0xcc>
 80187ee:	4b25      	ldr	r3, [pc, #148]	@ (8018884 <tcp_parseopt+0xe8>)
 80187f0:	881b      	ldrh	r3, [r3, #0]
 80187f2:	3301      	adds	r3, #1
 80187f4:	4a22      	ldr	r2, [pc, #136]	@ (8018880 <tcp_parseopt+0xe4>)
 80187f6:	8812      	ldrh	r2, [r2, #0]
 80187f8:	4293      	cmp	r3, r2
 80187fa:	da35      	bge.n	8018868 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80187fc:	f7ff ff98 	bl	8018730 <tcp_get_next_optbyte>
 8018800:	4603      	mov	r3, r0
 8018802:	021b      	lsls	r3, r3, #8
 8018804:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8018806:	f7ff ff93 	bl	8018730 <tcp_get_next_optbyte>
 801880a:	4603      	mov	r3, r0
 801880c:	461a      	mov	r2, r3
 801880e:	89bb      	ldrh	r3, [r7, #12]
 8018810:	4313      	orrs	r3, r2
 8018812:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8018814:	89bb      	ldrh	r3, [r7, #12]
 8018816:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 801881a:	d804      	bhi.n	8018826 <tcp_parseopt+0x8a>
 801881c:	89bb      	ldrh	r3, [r7, #12]
 801881e:	2b00      	cmp	r3, #0
 8018820:	d001      	beq.n	8018826 <tcp_parseopt+0x8a>
 8018822:	89ba      	ldrh	r2, [r7, #12]
 8018824:	e001      	b.n	801882a <tcp_parseopt+0x8e>
 8018826:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801882a:	687b      	ldr	r3, [r7, #4]
 801882c:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 801882e:	e012      	b.n	8018856 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8018830:	f7ff ff7e 	bl	8018730 <tcp_get_next_optbyte>
 8018834:	4603      	mov	r3, r0
 8018836:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8018838:	7afb      	ldrb	r3, [r7, #11]
 801883a:	2b01      	cmp	r3, #1
 801883c:	d916      	bls.n	801886c <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801883e:	7afb      	ldrb	r3, [r7, #11]
 8018840:	b29a      	uxth	r2, r3
 8018842:	4b10      	ldr	r3, [pc, #64]	@ (8018884 <tcp_parseopt+0xe8>)
 8018844:	881b      	ldrh	r3, [r3, #0]
 8018846:	4413      	add	r3, r2
 8018848:	b29b      	uxth	r3, r3
 801884a:	3b02      	subs	r3, #2
 801884c:	b29a      	uxth	r2, r3
 801884e:	4b0d      	ldr	r3, [pc, #52]	@ (8018884 <tcp_parseopt+0xe8>)
 8018850:	801a      	strh	r2, [r3, #0]
 8018852:	e000      	b.n	8018856 <tcp_parseopt+0xba>
          break;
 8018854:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018856:	4b0b      	ldr	r3, [pc, #44]	@ (8018884 <tcp_parseopt+0xe8>)
 8018858:	881a      	ldrh	r2, [r3, #0]
 801885a:	4b09      	ldr	r3, [pc, #36]	@ (8018880 <tcp_parseopt+0xe4>)
 801885c:	881b      	ldrh	r3, [r3, #0]
 801885e:	429a      	cmp	r2, r3
 8018860:	d3b2      	bcc.n	80187c8 <tcp_parseopt+0x2c>
 8018862:	e004      	b.n	801886e <tcp_parseopt+0xd2>
          return;
 8018864:	bf00      	nop
 8018866:	e002      	b.n	801886e <tcp_parseopt+0xd2>
            return;
 8018868:	bf00      	nop
 801886a:	e000      	b.n	801886e <tcp_parseopt+0xd2>
            return;
 801886c:	bf00      	nop
      }
    }
  }
}
 801886e:	3710      	adds	r7, #16
 8018870:	46bd      	mov	sp, r7
 8018872:	bd80      	pop	{r7, pc}
 8018874:	080206e8 	.word	0x080206e8
 8018878:	08020b4c 	.word	0x08020b4c
 801887c:	08020734 	.word	0x08020734
 8018880:	2002771c 	.word	0x2002771c
 8018884:	20027724 	.word	0x20027724

08018888 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8018888:	b480      	push	{r7}
 801888a:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 801888c:	4b05      	ldr	r3, [pc, #20]	@ (80188a4 <tcp_trigger_input_pcb_close+0x1c>)
 801888e:	781b      	ldrb	r3, [r3, #0]
 8018890:	f043 0310 	orr.w	r3, r3, #16
 8018894:	b2da      	uxtb	r2, r3
 8018896:	4b03      	ldr	r3, [pc, #12]	@ (80188a4 <tcp_trigger_input_pcb_close+0x1c>)
 8018898:	701a      	strb	r2, [r3, #0]
}
 801889a:	bf00      	nop
 801889c:	46bd      	mov	sp, r7
 801889e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188a2:	4770      	bx	lr
 80188a4:	20027735 	.word	0x20027735

080188a8 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80188a8:	b580      	push	{r7, lr}
 80188aa:	b084      	sub	sp, #16
 80188ac:	af00      	add	r7, sp, #0
 80188ae:	60f8      	str	r0, [r7, #12]
 80188b0:	60b9      	str	r1, [r7, #8]
 80188b2:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80188b4:	68fb      	ldr	r3, [r7, #12]
 80188b6:	2b00      	cmp	r3, #0
 80188b8:	d00a      	beq.n	80188d0 <tcp_route+0x28>
 80188ba:	68fb      	ldr	r3, [r7, #12]
 80188bc:	7a1b      	ldrb	r3, [r3, #8]
 80188be:	2b00      	cmp	r3, #0
 80188c0:	d006      	beq.n	80188d0 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80188c2:	68fb      	ldr	r3, [r7, #12]
 80188c4:	7a1b      	ldrb	r3, [r3, #8]
 80188c6:	4618      	mov	r0, r3
 80188c8:	f7fb fb12 	bl	8013ef0 <netif_get_by_index>
 80188cc:	4603      	mov	r3, r0
 80188ce:	e003      	b.n	80188d8 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80188d0:	6878      	ldr	r0, [r7, #4]
 80188d2:	f003 f959 	bl	801bb88 <ip4_route>
 80188d6:	4603      	mov	r3, r0
  }
}
 80188d8:	4618      	mov	r0, r3
 80188da:	3710      	adds	r7, #16
 80188dc:	46bd      	mov	sp, r7
 80188de:	bd80      	pop	{r7, pc}

080188e0 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80188e0:	b590      	push	{r4, r7, lr}
 80188e2:	b087      	sub	sp, #28
 80188e4:	af00      	add	r7, sp, #0
 80188e6:	60f8      	str	r0, [r7, #12]
 80188e8:	60b9      	str	r1, [r7, #8]
 80188ea:	603b      	str	r3, [r7, #0]
 80188ec:	4613      	mov	r3, r2
 80188ee:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80188f0:	68fb      	ldr	r3, [r7, #12]
 80188f2:	2b00      	cmp	r3, #0
 80188f4:	d105      	bne.n	8018902 <tcp_create_segment+0x22>
 80188f6:	4b43      	ldr	r3, [pc, #268]	@ (8018a04 <tcp_create_segment+0x124>)
 80188f8:	22a3      	movs	r2, #163	@ 0xa3
 80188fa:	4943      	ldr	r1, [pc, #268]	@ (8018a08 <tcp_create_segment+0x128>)
 80188fc:	4843      	ldr	r0, [pc, #268]	@ (8018a0c <tcp_create_segment+0x12c>)
 80188fe:	f005 fc97 	bl	801e230 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8018902:	68bb      	ldr	r3, [r7, #8]
 8018904:	2b00      	cmp	r3, #0
 8018906:	d105      	bne.n	8018914 <tcp_create_segment+0x34>
 8018908:	4b3e      	ldr	r3, [pc, #248]	@ (8018a04 <tcp_create_segment+0x124>)
 801890a:	22a4      	movs	r2, #164	@ 0xa4
 801890c:	4940      	ldr	r1, [pc, #256]	@ (8018a10 <tcp_create_segment+0x130>)
 801890e:	483f      	ldr	r0, [pc, #252]	@ (8018a0c <tcp_create_segment+0x12c>)
 8018910:	f005 fc8e 	bl	801e230 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018914:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8018918:	009b      	lsls	r3, r3, #2
 801891a:	b2db      	uxtb	r3, r3
 801891c:	f003 0304 	and.w	r3, r3, #4
 8018920:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8018922:	2003      	movs	r0, #3
 8018924:	f7fa ff58 	bl	80137d8 <memp_malloc>
 8018928:	6138      	str	r0, [r7, #16]
 801892a:	693b      	ldr	r3, [r7, #16]
 801892c:	2b00      	cmp	r3, #0
 801892e:	d104      	bne.n	801893a <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8018930:	68b8      	ldr	r0, [r7, #8]
 8018932:	f7fb fe6b 	bl	801460c <pbuf_free>
    return NULL;
 8018936:	2300      	movs	r3, #0
 8018938:	e060      	b.n	80189fc <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 801893a:	693b      	ldr	r3, [r7, #16]
 801893c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8018940:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8018942:	693b      	ldr	r3, [r7, #16]
 8018944:	2200      	movs	r2, #0
 8018946:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8018948:	693b      	ldr	r3, [r7, #16]
 801894a:	68ba      	ldr	r2, [r7, #8]
 801894c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801894e:	68bb      	ldr	r3, [r7, #8]
 8018950:	891a      	ldrh	r2, [r3, #8]
 8018952:	7dfb      	ldrb	r3, [r7, #23]
 8018954:	b29b      	uxth	r3, r3
 8018956:	429a      	cmp	r2, r3
 8018958:	d205      	bcs.n	8018966 <tcp_create_segment+0x86>
 801895a:	4b2a      	ldr	r3, [pc, #168]	@ (8018a04 <tcp_create_segment+0x124>)
 801895c:	22b0      	movs	r2, #176	@ 0xb0
 801895e:	492d      	ldr	r1, [pc, #180]	@ (8018a14 <tcp_create_segment+0x134>)
 8018960:	482a      	ldr	r0, [pc, #168]	@ (8018a0c <tcp_create_segment+0x12c>)
 8018962:	f005 fc65 	bl	801e230 <iprintf>
  seg->len = p->tot_len - optlen;
 8018966:	68bb      	ldr	r3, [r7, #8]
 8018968:	891a      	ldrh	r2, [r3, #8]
 801896a:	7dfb      	ldrb	r3, [r7, #23]
 801896c:	b29b      	uxth	r3, r3
 801896e:	1ad3      	subs	r3, r2, r3
 8018970:	b29a      	uxth	r2, r3
 8018972:	693b      	ldr	r3, [r7, #16]
 8018974:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8018976:	2114      	movs	r1, #20
 8018978:	68b8      	ldr	r0, [r7, #8]
 801897a:	f7fb fdb1 	bl	80144e0 <pbuf_add_header>
 801897e:	4603      	mov	r3, r0
 8018980:	2b00      	cmp	r3, #0
 8018982:	d004      	beq.n	801898e <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8018984:	6938      	ldr	r0, [r7, #16]
 8018986:	f7fd f8d2 	bl	8015b2e <tcp_seg_free>
    return NULL;
 801898a:	2300      	movs	r3, #0
 801898c:	e036      	b.n	80189fc <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801898e:	693b      	ldr	r3, [r7, #16]
 8018990:	685b      	ldr	r3, [r3, #4]
 8018992:	685a      	ldr	r2, [r3, #4]
 8018994:	693b      	ldr	r3, [r7, #16]
 8018996:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8018998:	68fb      	ldr	r3, [r7, #12]
 801899a:	8ada      	ldrh	r2, [r3, #22]
 801899c:	693b      	ldr	r3, [r7, #16]
 801899e:	68dc      	ldr	r4, [r3, #12]
 80189a0:	4610      	mov	r0, r2
 80189a2:	f7fa fa45 	bl	8012e30 <lwip_htons>
 80189a6:	4603      	mov	r3, r0
 80189a8:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80189aa:	68fb      	ldr	r3, [r7, #12]
 80189ac:	8b1a      	ldrh	r2, [r3, #24]
 80189ae:	693b      	ldr	r3, [r7, #16]
 80189b0:	68dc      	ldr	r4, [r3, #12]
 80189b2:	4610      	mov	r0, r2
 80189b4:	f7fa fa3c 	bl	8012e30 <lwip_htons>
 80189b8:	4603      	mov	r3, r0
 80189ba:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80189bc:	693b      	ldr	r3, [r7, #16]
 80189be:	68dc      	ldr	r4, [r3, #12]
 80189c0:	6838      	ldr	r0, [r7, #0]
 80189c2:	f7fa fa4b 	bl	8012e5c <lwip_htonl>
 80189c6:	4603      	mov	r3, r0
 80189c8:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80189ca:	7dfb      	ldrb	r3, [r7, #23]
 80189cc:	089b      	lsrs	r3, r3, #2
 80189ce:	b2db      	uxtb	r3, r3
 80189d0:	3305      	adds	r3, #5
 80189d2:	b29b      	uxth	r3, r3
 80189d4:	031b      	lsls	r3, r3, #12
 80189d6:	b29a      	uxth	r2, r3
 80189d8:	79fb      	ldrb	r3, [r7, #7]
 80189da:	b29b      	uxth	r3, r3
 80189dc:	4313      	orrs	r3, r2
 80189de:	b29a      	uxth	r2, r3
 80189e0:	693b      	ldr	r3, [r7, #16]
 80189e2:	68dc      	ldr	r4, [r3, #12]
 80189e4:	4610      	mov	r0, r2
 80189e6:	f7fa fa23 	bl	8012e30 <lwip_htons>
 80189ea:	4603      	mov	r3, r0
 80189ec:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80189ee:	693b      	ldr	r3, [r7, #16]
 80189f0:	68db      	ldr	r3, [r3, #12]
 80189f2:	2200      	movs	r2, #0
 80189f4:	749a      	strb	r2, [r3, #18]
 80189f6:	2200      	movs	r2, #0
 80189f8:	74da      	strb	r2, [r3, #19]
  return seg;
 80189fa:	693b      	ldr	r3, [r7, #16]
}
 80189fc:	4618      	mov	r0, r3
 80189fe:	371c      	adds	r7, #28
 8018a00:	46bd      	mov	sp, r7
 8018a02:	bd90      	pop	{r4, r7, pc}
 8018a04:	08020b68 	.word	0x08020b68
 8018a08:	08020b9c 	.word	0x08020b9c
 8018a0c:	08020bbc 	.word	0x08020bbc
 8018a10:	08020be4 	.word	0x08020be4
 8018a14:	08020c08 	.word	0x08020c08

08018a18 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8018a18:	b590      	push	{r4, r7, lr}
 8018a1a:	b08b      	sub	sp, #44	@ 0x2c
 8018a1c:	af02      	add	r7, sp, #8
 8018a1e:	6078      	str	r0, [r7, #4]
 8018a20:	460b      	mov	r3, r1
 8018a22:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8018a24:	2300      	movs	r3, #0
 8018a26:	61fb      	str	r3, [r7, #28]
 8018a28:	2300      	movs	r3, #0
 8018a2a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8018a2c:	2300      	movs	r3, #0
 8018a2e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8018a30:	687b      	ldr	r3, [r7, #4]
 8018a32:	2b00      	cmp	r3, #0
 8018a34:	d106      	bne.n	8018a44 <tcp_split_unsent_seg+0x2c>
 8018a36:	4b95      	ldr	r3, [pc, #596]	@ (8018c8c <tcp_split_unsent_seg+0x274>)
 8018a38:	f240 324b 	movw	r2, #843	@ 0x34b
 8018a3c:	4994      	ldr	r1, [pc, #592]	@ (8018c90 <tcp_split_unsent_seg+0x278>)
 8018a3e:	4895      	ldr	r0, [pc, #596]	@ (8018c94 <tcp_split_unsent_seg+0x27c>)
 8018a40:	f005 fbf6 	bl	801e230 <iprintf>

  useg = pcb->unsent;
 8018a44:	687b      	ldr	r3, [r7, #4]
 8018a46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018a48:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8018a4a:	697b      	ldr	r3, [r7, #20]
 8018a4c:	2b00      	cmp	r3, #0
 8018a4e:	d102      	bne.n	8018a56 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8018a50:	f04f 33ff 	mov.w	r3, #4294967295
 8018a54:	e116      	b.n	8018c84 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8018a56:	887b      	ldrh	r3, [r7, #2]
 8018a58:	2b00      	cmp	r3, #0
 8018a5a:	d109      	bne.n	8018a70 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8018a5c:	4b8b      	ldr	r3, [pc, #556]	@ (8018c8c <tcp_split_unsent_seg+0x274>)
 8018a5e:	f240 3253 	movw	r2, #851	@ 0x353
 8018a62:	498d      	ldr	r1, [pc, #564]	@ (8018c98 <tcp_split_unsent_seg+0x280>)
 8018a64:	488b      	ldr	r0, [pc, #556]	@ (8018c94 <tcp_split_unsent_seg+0x27c>)
 8018a66:	f005 fbe3 	bl	801e230 <iprintf>
    return ERR_VAL;
 8018a6a:	f06f 0305 	mvn.w	r3, #5
 8018a6e:	e109      	b.n	8018c84 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8018a70:	697b      	ldr	r3, [r7, #20]
 8018a72:	891b      	ldrh	r3, [r3, #8]
 8018a74:	887a      	ldrh	r2, [r7, #2]
 8018a76:	429a      	cmp	r2, r3
 8018a78:	d301      	bcc.n	8018a7e <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8018a7a:	2300      	movs	r3, #0
 8018a7c:	e102      	b.n	8018c84 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8018a7e:	687b      	ldr	r3, [r7, #4]
 8018a80:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018a82:	887a      	ldrh	r2, [r7, #2]
 8018a84:	429a      	cmp	r2, r3
 8018a86:	d906      	bls.n	8018a96 <tcp_split_unsent_seg+0x7e>
 8018a88:	4b80      	ldr	r3, [pc, #512]	@ (8018c8c <tcp_split_unsent_seg+0x274>)
 8018a8a:	f240 325b 	movw	r2, #859	@ 0x35b
 8018a8e:	4983      	ldr	r1, [pc, #524]	@ (8018c9c <tcp_split_unsent_seg+0x284>)
 8018a90:	4880      	ldr	r0, [pc, #512]	@ (8018c94 <tcp_split_unsent_seg+0x27c>)
 8018a92:	f005 fbcd 	bl	801e230 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8018a96:	697b      	ldr	r3, [r7, #20]
 8018a98:	891b      	ldrh	r3, [r3, #8]
 8018a9a:	2b00      	cmp	r3, #0
 8018a9c:	d106      	bne.n	8018aac <tcp_split_unsent_seg+0x94>
 8018a9e:	4b7b      	ldr	r3, [pc, #492]	@ (8018c8c <tcp_split_unsent_seg+0x274>)
 8018aa0:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8018aa4:	497e      	ldr	r1, [pc, #504]	@ (8018ca0 <tcp_split_unsent_seg+0x288>)
 8018aa6:	487b      	ldr	r0, [pc, #492]	@ (8018c94 <tcp_split_unsent_seg+0x27c>)
 8018aa8:	f005 fbc2 	bl	801e230 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8018aac:	697b      	ldr	r3, [r7, #20]
 8018aae:	7a9b      	ldrb	r3, [r3, #10]
 8018ab0:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8018ab2:	7bfb      	ldrb	r3, [r7, #15]
 8018ab4:	009b      	lsls	r3, r3, #2
 8018ab6:	b2db      	uxtb	r3, r3
 8018ab8:	f003 0304 	and.w	r3, r3, #4
 8018abc:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8018abe:	697b      	ldr	r3, [r7, #20]
 8018ac0:	891a      	ldrh	r2, [r3, #8]
 8018ac2:	887b      	ldrh	r3, [r7, #2]
 8018ac4:	1ad3      	subs	r3, r2, r3
 8018ac6:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8018ac8:	7bbb      	ldrb	r3, [r7, #14]
 8018aca:	b29a      	uxth	r2, r3
 8018acc:	89bb      	ldrh	r3, [r7, #12]
 8018ace:	4413      	add	r3, r2
 8018ad0:	b29b      	uxth	r3, r3
 8018ad2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018ad6:	4619      	mov	r1, r3
 8018ad8:	2036      	movs	r0, #54	@ 0x36
 8018ada:	f7fb fab3 	bl	8014044 <pbuf_alloc>
 8018ade:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018ae0:	693b      	ldr	r3, [r7, #16]
 8018ae2:	2b00      	cmp	r3, #0
 8018ae4:	f000 80b7 	beq.w	8018c56 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8018ae8:	697b      	ldr	r3, [r7, #20]
 8018aea:	685b      	ldr	r3, [r3, #4]
 8018aec:	891a      	ldrh	r2, [r3, #8]
 8018aee:	697b      	ldr	r3, [r7, #20]
 8018af0:	891b      	ldrh	r3, [r3, #8]
 8018af2:	1ad3      	subs	r3, r2, r3
 8018af4:	b29a      	uxth	r2, r3
 8018af6:	887b      	ldrh	r3, [r7, #2]
 8018af8:	4413      	add	r3, r2
 8018afa:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8018afc:	697b      	ldr	r3, [r7, #20]
 8018afe:	6858      	ldr	r0, [r3, #4]
 8018b00:	693b      	ldr	r3, [r7, #16]
 8018b02:	685a      	ldr	r2, [r3, #4]
 8018b04:	7bbb      	ldrb	r3, [r7, #14]
 8018b06:	18d1      	adds	r1, r2, r3
 8018b08:	897b      	ldrh	r3, [r7, #10]
 8018b0a:	89ba      	ldrh	r2, [r7, #12]
 8018b0c:	f7fb ff84 	bl	8014a18 <pbuf_copy_partial>
 8018b10:	4603      	mov	r3, r0
 8018b12:	461a      	mov	r2, r3
 8018b14:	89bb      	ldrh	r3, [r7, #12]
 8018b16:	4293      	cmp	r3, r2
 8018b18:	f040 809f 	bne.w	8018c5a <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8018b1c:	697b      	ldr	r3, [r7, #20]
 8018b1e:	68db      	ldr	r3, [r3, #12]
 8018b20:	899b      	ldrh	r3, [r3, #12]
 8018b22:	b29b      	uxth	r3, r3
 8018b24:	4618      	mov	r0, r3
 8018b26:	f7fa f983 	bl	8012e30 <lwip_htons>
 8018b2a:	4603      	mov	r3, r0
 8018b2c:	b2db      	uxtb	r3, r3
 8018b2e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8018b32:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8018b34:	2300      	movs	r3, #0
 8018b36:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8018b38:	7efb      	ldrb	r3, [r7, #27]
 8018b3a:	f003 0308 	and.w	r3, r3, #8
 8018b3e:	2b00      	cmp	r3, #0
 8018b40:	d007      	beq.n	8018b52 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8018b42:	7efb      	ldrb	r3, [r7, #27]
 8018b44:	f023 0308 	bic.w	r3, r3, #8
 8018b48:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8018b4a:	7ebb      	ldrb	r3, [r7, #26]
 8018b4c:	f043 0308 	orr.w	r3, r3, #8
 8018b50:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8018b52:	7efb      	ldrb	r3, [r7, #27]
 8018b54:	f003 0301 	and.w	r3, r3, #1
 8018b58:	2b00      	cmp	r3, #0
 8018b5a:	d007      	beq.n	8018b6c <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8018b5c:	7efb      	ldrb	r3, [r7, #27]
 8018b5e:	f023 0301 	bic.w	r3, r3, #1
 8018b62:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8018b64:	7ebb      	ldrb	r3, [r7, #26]
 8018b66:	f043 0301 	orr.w	r3, r3, #1
 8018b6a:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8018b6c:	697b      	ldr	r3, [r7, #20]
 8018b6e:	68db      	ldr	r3, [r3, #12]
 8018b70:	685b      	ldr	r3, [r3, #4]
 8018b72:	4618      	mov	r0, r3
 8018b74:	f7fa f972 	bl	8012e5c <lwip_htonl>
 8018b78:	4602      	mov	r2, r0
 8018b7a:	887b      	ldrh	r3, [r7, #2]
 8018b7c:	18d1      	adds	r1, r2, r3
 8018b7e:	7eba      	ldrb	r2, [r7, #26]
 8018b80:	7bfb      	ldrb	r3, [r7, #15]
 8018b82:	9300      	str	r3, [sp, #0]
 8018b84:	460b      	mov	r3, r1
 8018b86:	6939      	ldr	r1, [r7, #16]
 8018b88:	6878      	ldr	r0, [r7, #4]
 8018b8a:	f7ff fea9 	bl	80188e0 <tcp_create_segment>
 8018b8e:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8018b90:	69fb      	ldr	r3, [r7, #28]
 8018b92:	2b00      	cmp	r3, #0
 8018b94:	d063      	beq.n	8018c5e <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8018b96:	697b      	ldr	r3, [r7, #20]
 8018b98:	685b      	ldr	r3, [r3, #4]
 8018b9a:	4618      	mov	r0, r3
 8018b9c:	f7fb fdc4 	bl	8014728 <pbuf_clen>
 8018ba0:	4603      	mov	r3, r0
 8018ba2:	461a      	mov	r2, r3
 8018ba4:	687b      	ldr	r3, [r7, #4]
 8018ba6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018baa:	1a9b      	subs	r3, r3, r2
 8018bac:	b29a      	uxth	r2, r3
 8018bae:	687b      	ldr	r3, [r7, #4]
 8018bb0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8018bb4:	697b      	ldr	r3, [r7, #20]
 8018bb6:	6858      	ldr	r0, [r3, #4]
 8018bb8:	697b      	ldr	r3, [r7, #20]
 8018bba:	685b      	ldr	r3, [r3, #4]
 8018bbc:	891a      	ldrh	r2, [r3, #8]
 8018bbe:	89bb      	ldrh	r3, [r7, #12]
 8018bc0:	1ad3      	subs	r3, r2, r3
 8018bc2:	b29b      	uxth	r3, r3
 8018bc4:	4619      	mov	r1, r3
 8018bc6:	f7fb fb9b 	bl	8014300 <pbuf_realloc>
  useg->len -= remainder;
 8018bca:	697b      	ldr	r3, [r7, #20]
 8018bcc:	891a      	ldrh	r2, [r3, #8]
 8018bce:	89bb      	ldrh	r3, [r7, #12]
 8018bd0:	1ad3      	subs	r3, r2, r3
 8018bd2:	b29a      	uxth	r2, r3
 8018bd4:	697b      	ldr	r3, [r7, #20]
 8018bd6:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8018bd8:	697b      	ldr	r3, [r7, #20]
 8018bda:	68db      	ldr	r3, [r3, #12]
 8018bdc:	899b      	ldrh	r3, [r3, #12]
 8018bde:	b29c      	uxth	r4, r3
 8018be0:	7efb      	ldrb	r3, [r7, #27]
 8018be2:	b29b      	uxth	r3, r3
 8018be4:	4618      	mov	r0, r3
 8018be6:	f7fa f923 	bl	8012e30 <lwip_htons>
 8018bea:	4603      	mov	r3, r0
 8018bec:	461a      	mov	r2, r3
 8018bee:	697b      	ldr	r3, [r7, #20]
 8018bf0:	68db      	ldr	r3, [r3, #12]
 8018bf2:	4322      	orrs	r2, r4
 8018bf4:	b292      	uxth	r2, r2
 8018bf6:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8018bf8:	697b      	ldr	r3, [r7, #20]
 8018bfa:	685b      	ldr	r3, [r3, #4]
 8018bfc:	4618      	mov	r0, r3
 8018bfe:	f7fb fd93 	bl	8014728 <pbuf_clen>
 8018c02:	4603      	mov	r3, r0
 8018c04:	461a      	mov	r2, r3
 8018c06:	687b      	ldr	r3, [r7, #4]
 8018c08:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018c0c:	4413      	add	r3, r2
 8018c0e:	b29a      	uxth	r2, r3
 8018c10:	687b      	ldr	r3, [r7, #4]
 8018c12:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018c16:	69fb      	ldr	r3, [r7, #28]
 8018c18:	685b      	ldr	r3, [r3, #4]
 8018c1a:	4618      	mov	r0, r3
 8018c1c:	f7fb fd84 	bl	8014728 <pbuf_clen>
 8018c20:	4603      	mov	r3, r0
 8018c22:	461a      	mov	r2, r3
 8018c24:	687b      	ldr	r3, [r7, #4]
 8018c26:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018c2a:	4413      	add	r3, r2
 8018c2c:	b29a      	uxth	r2, r3
 8018c2e:	687b      	ldr	r3, [r7, #4]
 8018c30:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8018c34:	697b      	ldr	r3, [r7, #20]
 8018c36:	681a      	ldr	r2, [r3, #0]
 8018c38:	69fb      	ldr	r3, [r7, #28]
 8018c3a:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8018c3c:	697b      	ldr	r3, [r7, #20]
 8018c3e:	69fa      	ldr	r2, [r7, #28]
 8018c40:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8018c42:	69fb      	ldr	r3, [r7, #28]
 8018c44:	681b      	ldr	r3, [r3, #0]
 8018c46:	2b00      	cmp	r3, #0
 8018c48:	d103      	bne.n	8018c52 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8018c4a:	687b      	ldr	r3, [r7, #4]
 8018c4c:	2200      	movs	r2, #0
 8018c4e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8018c52:	2300      	movs	r3, #0
 8018c54:	e016      	b.n	8018c84 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8018c56:	bf00      	nop
 8018c58:	e002      	b.n	8018c60 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018c5a:	bf00      	nop
 8018c5c:	e000      	b.n	8018c60 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018c5e:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8018c60:	69fb      	ldr	r3, [r7, #28]
 8018c62:	2b00      	cmp	r3, #0
 8018c64:	d006      	beq.n	8018c74 <tcp_split_unsent_seg+0x25c>
 8018c66:	4b09      	ldr	r3, [pc, #36]	@ (8018c8c <tcp_split_unsent_seg+0x274>)
 8018c68:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8018c6c:	490d      	ldr	r1, [pc, #52]	@ (8018ca4 <tcp_split_unsent_seg+0x28c>)
 8018c6e:	4809      	ldr	r0, [pc, #36]	@ (8018c94 <tcp_split_unsent_seg+0x27c>)
 8018c70:	f005 fade 	bl	801e230 <iprintf>
  if (p != NULL) {
 8018c74:	693b      	ldr	r3, [r7, #16]
 8018c76:	2b00      	cmp	r3, #0
 8018c78:	d002      	beq.n	8018c80 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8018c7a:	6938      	ldr	r0, [r7, #16]
 8018c7c:	f7fb fcc6 	bl	801460c <pbuf_free>
  }

  return ERR_MEM;
 8018c80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018c84:	4618      	mov	r0, r3
 8018c86:	3724      	adds	r7, #36	@ 0x24
 8018c88:	46bd      	mov	sp, r7
 8018c8a:	bd90      	pop	{r4, r7, pc}
 8018c8c:	08020b68 	.word	0x08020b68
 8018c90:	08020efc 	.word	0x08020efc
 8018c94:	08020bbc 	.word	0x08020bbc
 8018c98:	08020f20 	.word	0x08020f20
 8018c9c:	08020f44 	.word	0x08020f44
 8018ca0:	08020f54 	.word	0x08020f54
 8018ca4:	08020f64 	.word	0x08020f64

08018ca8 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8018ca8:	b590      	push	{r4, r7, lr}
 8018caa:	b085      	sub	sp, #20
 8018cac:	af00      	add	r7, sp, #0
 8018cae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8018cb0:	687b      	ldr	r3, [r7, #4]
 8018cb2:	2b00      	cmp	r3, #0
 8018cb4:	d106      	bne.n	8018cc4 <tcp_send_fin+0x1c>
 8018cb6:	4b21      	ldr	r3, [pc, #132]	@ (8018d3c <tcp_send_fin+0x94>)
 8018cb8:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8018cbc:	4920      	ldr	r1, [pc, #128]	@ (8018d40 <tcp_send_fin+0x98>)
 8018cbe:	4821      	ldr	r0, [pc, #132]	@ (8018d44 <tcp_send_fin+0x9c>)
 8018cc0:	f005 fab6 	bl	801e230 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8018cc4:	687b      	ldr	r3, [r7, #4]
 8018cc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018cc8:	2b00      	cmp	r3, #0
 8018cca:	d02e      	beq.n	8018d2a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018ccc:	687b      	ldr	r3, [r7, #4]
 8018cce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018cd0:	60fb      	str	r3, [r7, #12]
 8018cd2:	e002      	b.n	8018cda <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8018cd4:	68fb      	ldr	r3, [r7, #12]
 8018cd6:	681b      	ldr	r3, [r3, #0]
 8018cd8:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018cda:	68fb      	ldr	r3, [r7, #12]
 8018cdc:	681b      	ldr	r3, [r3, #0]
 8018cde:	2b00      	cmp	r3, #0
 8018ce0:	d1f8      	bne.n	8018cd4 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8018ce2:	68fb      	ldr	r3, [r7, #12]
 8018ce4:	68db      	ldr	r3, [r3, #12]
 8018ce6:	899b      	ldrh	r3, [r3, #12]
 8018ce8:	b29b      	uxth	r3, r3
 8018cea:	4618      	mov	r0, r3
 8018cec:	f7fa f8a0 	bl	8012e30 <lwip_htons>
 8018cf0:	4603      	mov	r3, r0
 8018cf2:	b2db      	uxtb	r3, r3
 8018cf4:	f003 0307 	and.w	r3, r3, #7
 8018cf8:	2b00      	cmp	r3, #0
 8018cfa:	d116      	bne.n	8018d2a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8018cfc:	68fb      	ldr	r3, [r7, #12]
 8018cfe:	68db      	ldr	r3, [r3, #12]
 8018d00:	899b      	ldrh	r3, [r3, #12]
 8018d02:	b29c      	uxth	r4, r3
 8018d04:	2001      	movs	r0, #1
 8018d06:	f7fa f893 	bl	8012e30 <lwip_htons>
 8018d0a:	4603      	mov	r3, r0
 8018d0c:	461a      	mov	r2, r3
 8018d0e:	68fb      	ldr	r3, [r7, #12]
 8018d10:	68db      	ldr	r3, [r3, #12]
 8018d12:	4322      	orrs	r2, r4
 8018d14:	b292      	uxth	r2, r2
 8018d16:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8018d18:	687b      	ldr	r3, [r7, #4]
 8018d1a:	8b5b      	ldrh	r3, [r3, #26]
 8018d1c:	f043 0320 	orr.w	r3, r3, #32
 8018d20:	b29a      	uxth	r2, r3
 8018d22:	687b      	ldr	r3, [r7, #4]
 8018d24:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8018d26:	2300      	movs	r3, #0
 8018d28:	e004      	b.n	8018d34 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8018d2a:	2101      	movs	r1, #1
 8018d2c:	6878      	ldr	r0, [r7, #4]
 8018d2e:	f000 f80b 	bl	8018d48 <tcp_enqueue_flags>
 8018d32:	4603      	mov	r3, r0
}
 8018d34:	4618      	mov	r0, r3
 8018d36:	3714      	adds	r7, #20
 8018d38:	46bd      	mov	sp, r7
 8018d3a:	bd90      	pop	{r4, r7, pc}
 8018d3c:	08020b68 	.word	0x08020b68
 8018d40:	08020f70 	.word	0x08020f70
 8018d44:	08020bbc 	.word	0x08020bbc

08018d48 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8018d48:	b580      	push	{r7, lr}
 8018d4a:	b08a      	sub	sp, #40	@ 0x28
 8018d4c:	af02      	add	r7, sp, #8
 8018d4e:	6078      	str	r0, [r7, #4]
 8018d50:	460b      	mov	r3, r1
 8018d52:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8018d54:	2300      	movs	r3, #0
 8018d56:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8018d58:	2300      	movs	r3, #0
 8018d5a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8018d5c:	78fb      	ldrb	r3, [r7, #3]
 8018d5e:	f003 0303 	and.w	r3, r3, #3
 8018d62:	2b00      	cmp	r3, #0
 8018d64:	d106      	bne.n	8018d74 <tcp_enqueue_flags+0x2c>
 8018d66:	4b67      	ldr	r3, [pc, #412]	@ (8018f04 <tcp_enqueue_flags+0x1bc>)
 8018d68:	f240 4211 	movw	r2, #1041	@ 0x411
 8018d6c:	4966      	ldr	r1, [pc, #408]	@ (8018f08 <tcp_enqueue_flags+0x1c0>)
 8018d6e:	4867      	ldr	r0, [pc, #412]	@ (8018f0c <tcp_enqueue_flags+0x1c4>)
 8018d70:	f005 fa5e 	bl	801e230 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8018d74:	687b      	ldr	r3, [r7, #4]
 8018d76:	2b00      	cmp	r3, #0
 8018d78:	d106      	bne.n	8018d88 <tcp_enqueue_flags+0x40>
 8018d7a:	4b62      	ldr	r3, [pc, #392]	@ (8018f04 <tcp_enqueue_flags+0x1bc>)
 8018d7c:	f240 4213 	movw	r2, #1043	@ 0x413
 8018d80:	4963      	ldr	r1, [pc, #396]	@ (8018f10 <tcp_enqueue_flags+0x1c8>)
 8018d82:	4862      	ldr	r0, [pc, #392]	@ (8018f0c <tcp_enqueue_flags+0x1c4>)
 8018d84:	f005 fa54 	bl	801e230 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8018d88:	78fb      	ldrb	r3, [r7, #3]
 8018d8a:	f003 0302 	and.w	r3, r3, #2
 8018d8e:	2b00      	cmp	r3, #0
 8018d90:	d001      	beq.n	8018d96 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8018d92:	2301      	movs	r3, #1
 8018d94:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018d96:	7ffb      	ldrb	r3, [r7, #31]
 8018d98:	009b      	lsls	r3, r3, #2
 8018d9a:	b2db      	uxtb	r3, r3
 8018d9c:	f003 0304 	and.w	r3, r3, #4
 8018da0:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018da2:	7dfb      	ldrb	r3, [r7, #23]
 8018da4:	b29b      	uxth	r3, r3
 8018da6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018daa:	4619      	mov	r1, r3
 8018dac:	2036      	movs	r0, #54	@ 0x36
 8018dae:	f7fb f949 	bl	8014044 <pbuf_alloc>
 8018db2:	6138      	str	r0, [r7, #16]
 8018db4:	693b      	ldr	r3, [r7, #16]
 8018db6:	2b00      	cmp	r3, #0
 8018db8:	d109      	bne.n	8018dce <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018dba:	687b      	ldr	r3, [r7, #4]
 8018dbc:	8b5b      	ldrh	r3, [r3, #26]
 8018dbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018dc2:	b29a      	uxth	r2, r3
 8018dc4:	687b      	ldr	r3, [r7, #4]
 8018dc6:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8018dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8018dcc:	e095      	b.n	8018efa <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8018dce:	693b      	ldr	r3, [r7, #16]
 8018dd0:	895a      	ldrh	r2, [r3, #10]
 8018dd2:	7dfb      	ldrb	r3, [r7, #23]
 8018dd4:	b29b      	uxth	r3, r3
 8018dd6:	429a      	cmp	r2, r3
 8018dd8:	d206      	bcs.n	8018de8 <tcp_enqueue_flags+0xa0>
 8018dda:	4b4a      	ldr	r3, [pc, #296]	@ (8018f04 <tcp_enqueue_flags+0x1bc>)
 8018ddc:	f240 4239 	movw	r2, #1081	@ 0x439
 8018de0:	494c      	ldr	r1, [pc, #304]	@ (8018f14 <tcp_enqueue_flags+0x1cc>)
 8018de2:	484a      	ldr	r0, [pc, #296]	@ (8018f0c <tcp_enqueue_flags+0x1c4>)
 8018de4:	f005 fa24 	bl	801e230 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8018de8:	687b      	ldr	r3, [r7, #4]
 8018dea:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8018dec:	78fa      	ldrb	r2, [r7, #3]
 8018dee:	7ffb      	ldrb	r3, [r7, #31]
 8018df0:	9300      	str	r3, [sp, #0]
 8018df2:	460b      	mov	r3, r1
 8018df4:	6939      	ldr	r1, [r7, #16]
 8018df6:	6878      	ldr	r0, [r7, #4]
 8018df8:	f7ff fd72 	bl	80188e0 <tcp_create_segment>
 8018dfc:	60f8      	str	r0, [r7, #12]
 8018dfe:	68fb      	ldr	r3, [r7, #12]
 8018e00:	2b00      	cmp	r3, #0
 8018e02:	d109      	bne.n	8018e18 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018e04:	687b      	ldr	r3, [r7, #4]
 8018e06:	8b5b      	ldrh	r3, [r3, #26]
 8018e08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018e0c:	b29a      	uxth	r2, r3
 8018e0e:	687b      	ldr	r3, [r7, #4]
 8018e10:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8018e12:	f04f 33ff 	mov.w	r3, #4294967295
 8018e16:	e070      	b.n	8018efa <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8018e18:	68fb      	ldr	r3, [r7, #12]
 8018e1a:	68db      	ldr	r3, [r3, #12]
 8018e1c:	f003 0303 	and.w	r3, r3, #3
 8018e20:	2b00      	cmp	r3, #0
 8018e22:	d006      	beq.n	8018e32 <tcp_enqueue_flags+0xea>
 8018e24:	4b37      	ldr	r3, [pc, #220]	@ (8018f04 <tcp_enqueue_flags+0x1bc>)
 8018e26:	f240 4242 	movw	r2, #1090	@ 0x442
 8018e2a:	493b      	ldr	r1, [pc, #236]	@ (8018f18 <tcp_enqueue_flags+0x1d0>)
 8018e2c:	4837      	ldr	r0, [pc, #220]	@ (8018f0c <tcp_enqueue_flags+0x1c4>)
 8018e2e:	f005 f9ff 	bl	801e230 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8018e32:	68fb      	ldr	r3, [r7, #12]
 8018e34:	891b      	ldrh	r3, [r3, #8]
 8018e36:	2b00      	cmp	r3, #0
 8018e38:	d006      	beq.n	8018e48 <tcp_enqueue_flags+0x100>
 8018e3a:	4b32      	ldr	r3, [pc, #200]	@ (8018f04 <tcp_enqueue_flags+0x1bc>)
 8018e3c:	f240 4243 	movw	r2, #1091	@ 0x443
 8018e40:	4936      	ldr	r1, [pc, #216]	@ (8018f1c <tcp_enqueue_flags+0x1d4>)
 8018e42:	4832      	ldr	r0, [pc, #200]	@ (8018f0c <tcp_enqueue_flags+0x1c4>)
 8018e44:	f005 f9f4 	bl	801e230 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8018e48:	687b      	ldr	r3, [r7, #4]
 8018e4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018e4c:	2b00      	cmp	r3, #0
 8018e4e:	d103      	bne.n	8018e58 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8018e50:	687b      	ldr	r3, [r7, #4]
 8018e52:	68fa      	ldr	r2, [r7, #12]
 8018e54:	66da      	str	r2, [r3, #108]	@ 0x6c
 8018e56:	e00d      	b.n	8018e74 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8018e58:	687b      	ldr	r3, [r7, #4]
 8018e5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018e5c:	61bb      	str	r3, [r7, #24]
 8018e5e:	e002      	b.n	8018e66 <tcp_enqueue_flags+0x11e>
 8018e60:	69bb      	ldr	r3, [r7, #24]
 8018e62:	681b      	ldr	r3, [r3, #0]
 8018e64:	61bb      	str	r3, [r7, #24]
 8018e66:	69bb      	ldr	r3, [r7, #24]
 8018e68:	681b      	ldr	r3, [r3, #0]
 8018e6a:	2b00      	cmp	r3, #0
 8018e6c:	d1f8      	bne.n	8018e60 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8018e6e:	69bb      	ldr	r3, [r7, #24]
 8018e70:	68fa      	ldr	r2, [r7, #12]
 8018e72:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8018e74:	687b      	ldr	r3, [r7, #4]
 8018e76:	2200      	movs	r2, #0
 8018e78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8018e7c:	78fb      	ldrb	r3, [r7, #3]
 8018e7e:	f003 0302 	and.w	r3, r3, #2
 8018e82:	2b00      	cmp	r3, #0
 8018e84:	d104      	bne.n	8018e90 <tcp_enqueue_flags+0x148>
 8018e86:	78fb      	ldrb	r3, [r7, #3]
 8018e88:	f003 0301 	and.w	r3, r3, #1
 8018e8c:	2b00      	cmp	r3, #0
 8018e8e:	d004      	beq.n	8018e9a <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8018e90:	687b      	ldr	r3, [r7, #4]
 8018e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018e94:	1c5a      	adds	r2, r3, #1
 8018e96:	687b      	ldr	r3, [r7, #4]
 8018e98:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8018e9a:	78fb      	ldrb	r3, [r7, #3]
 8018e9c:	f003 0301 	and.w	r3, r3, #1
 8018ea0:	2b00      	cmp	r3, #0
 8018ea2:	d006      	beq.n	8018eb2 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8018ea4:	687b      	ldr	r3, [r7, #4]
 8018ea6:	8b5b      	ldrh	r3, [r3, #26]
 8018ea8:	f043 0320 	orr.w	r3, r3, #32
 8018eac:	b29a      	uxth	r2, r3
 8018eae:	687b      	ldr	r3, [r7, #4]
 8018eb0:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018eb2:	68fb      	ldr	r3, [r7, #12]
 8018eb4:	685b      	ldr	r3, [r3, #4]
 8018eb6:	4618      	mov	r0, r3
 8018eb8:	f7fb fc36 	bl	8014728 <pbuf_clen>
 8018ebc:	4603      	mov	r3, r0
 8018ebe:	461a      	mov	r2, r3
 8018ec0:	687b      	ldr	r3, [r7, #4]
 8018ec2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018ec6:	4413      	add	r3, r2
 8018ec8:	b29a      	uxth	r2, r3
 8018eca:	687b      	ldr	r3, [r7, #4]
 8018ecc:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8018ed0:	687b      	ldr	r3, [r7, #4]
 8018ed2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018ed6:	2b00      	cmp	r3, #0
 8018ed8:	d00e      	beq.n	8018ef8 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8018eda:	687b      	ldr	r3, [r7, #4]
 8018edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018ede:	2b00      	cmp	r3, #0
 8018ee0:	d10a      	bne.n	8018ef8 <tcp_enqueue_flags+0x1b0>
 8018ee2:	687b      	ldr	r3, [r7, #4]
 8018ee4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018ee6:	2b00      	cmp	r3, #0
 8018ee8:	d106      	bne.n	8018ef8 <tcp_enqueue_flags+0x1b0>
 8018eea:	4b06      	ldr	r3, [pc, #24]	@ (8018f04 <tcp_enqueue_flags+0x1bc>)
 8018eec:	f240 4265 	movw	r2, #1125	@ 0x465
 8018ef0:	490b      	ldr	r1, [pc, #44]	@ (8018f20 <tcp_enqueue_flags+0x1d8>)
 8018ef2:	4806      	ldr	r0, [pc, #24]	@ (8018f0c <tcp_enqueue_flags+0x1c4>)
 8018ef4:	f005 f99c 	bl	801e230 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8018ef8:	2300      	movs	r3, #0
}
 8018efa:	4618      	mov	r0, r3
 8018efc:	3720      	adds	r7, #32
 8018efe:	46bd      	mov	sp, r7
 8018f00:	bd80      	pop	{r7, pc}
 8018f02:	bf00      	nop
 8018f04:	08020b68 	.word	0x08020b68
 8018f08:	08020f8c 	.word	0x08020f8c
 8018f0c:	08020bbc 	.word	0x08020bbc
 8018f10:	08020fe4 	.word	0x08020fe4
 8018f14:	08021004 	.word	0x08021004
 8018f18:	08021040 	.word	0x08021040
 8018f1c:	08021058 	.word	0x08021058
 8018f20:	08021084 	.word	0x08021084

08018f24 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8018f24:	b5b0      	push	{r4, r5, r7, lr}
 8018f26:	b08a      	sub	sp, #40	@ 0x28
 8018f28:	af00      	add	r7, sp, #0
 8018f2a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8018f2c:	687b      	ldr	r3, [r7, #4]
 8018f2e:	2b00      	cmp	r3, #0
 8018f30:	d106      	bne.n	8018f40 <tcp_output+0x1c>
 8018f32:	4b8a      	ldr	r3, [pc, #552]	@ (801915c <tcp_output+0x238>)
 8018f34:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8018f38:	4989      	ldr	r1, [pc, #548]	@ (8019160 <tcp_output+0x23c>)
 8018f3a:	488a      	ldr	r0, [pc, #552]	@ (8019164 <tcp_output+0x240>)
 8018f3c:	f005 f978 	bl	801e230 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8018f40:	687b      	ldr	r3, [r7, #4]
 8018f42:	7d1b      	ldrb	r3, [r3, #20]
 8018f44:	2b01      	cmp	r3, #1
 8018f46:	d106      	bne.n	8018f56 <tcp_output+0x32>
 8018f48:	4b84      	ldr	r3, [pc, #528]	@ (801915c <tcp_output+0x238>)
 8018f4a:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8018f4e:	4986      	ldr	r1, [pc, #536]	@ (8019168 <tcp_output+0x244>)
 8018f50:	4884      	ldr	r0, [pc, #528]	@ (8019164 <tcp_output+0x240>)
 8018f52:	f005 f96d 	bl	801e230 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8018f56:	4b85      	ldr	r3, [pc, #532]	@ (801916c <tcp_output+0x248>)
 8018f58:	681b      	ldr	r3, [r3, #0]
 8018f5a:	687a      	ldr	r2, [r7, #4]
 8018f5c:	429a      	cmp	r2, r3
 8018f5e:	d101      	bne.n	8018f64 <tcp_output+0x40>
    return ERR_OK;
 8018f60:	2300      	movs	r3, #0
 8018f62:	e1ce      	b.n	8019302 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8018f64:	687b      	ldr	r3, [r7, #4]
 8018f66:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8018f6a:	687b      	ldr	r3, [r7, #4]
 8018f6c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8018f70:	4293      	cmp	r3, r2
 8018f72:	bf28      	it	cs
 8018f74:	4613      	movcs	r3, r2
 8018f76:	b29b      	uxth	r3, r3
 8018f78:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8018f7a:	687b      	ldr	r3, [r7, #4]
 8018f7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018f7e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8018f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018f82:	2b00      	cmp	r3, #0
 8018f84:	d10b      	bne.n	8018f9e <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8018f86:	687b      	ldr	r3, [r7, #4]
 8018f88:	8b5b      	ldrh	r3, [r3, #26]
 8018f8a:	f003 0302 	and.w	r3, r3, #2
 8018f8e:	2b00      	cmp	r3, #0
 8018f90:	f000 81aa 	beq.w	80192e8 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8018f94:	6878      	ldr	r0, [r7, #4]
 8018f96:	f000 fdcb 	bl	8019b30 <tcp_send_empty_ack>
 8018f9a:	4603      	mov	r3, r0
 8018f9c:	e1b1      	b.n	8019302 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8018f9e:	6879      	ldr	r1, [r7, #4]
 8018fa0:	687b      	ldr	r3, [r7, #4]
 8018fa2:	3304      	adds	r3, #4
 8018fa4:	461a      	mov	r2, r3
 8018fa6:	6878      	ldr	r0, [r7, #4]
 8018fa8:	f7ff fc7e 	bl	80188a8 <tcp_route>
 8018fac:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8018fae:	697b      	ldr	r3, [r7, #20]
 8018fb0:	2b00      	cmp	r3, #0
 8018fb2:	d102      	bne.n	8018fba <tcp_output+0x96>
    return ERR_RTE;
 8018fb4:	f06f 0303 	mvn.w	r3, #3
 8018fb8:	e1a3      	b.n	8019302 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8018fba:	687b      	ldr	r3, [r7, #4]
 8018fbc:	2b00      	cmp	r3, #0
 8018fbe:	d003      	beq.n	8018fc8 <tcp_output+0xa4>
 8018fc0:	687b      	ldr	r3, [r7, #4]
 8018fc2:	681b      	ldr	r3, [r3, #0]
 8018fc4:	2b00      	cmp	r3, #0
 8018fc6:	d111      	bne.n	8018fec <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8018fc8:	697b      	ldr	r3, [r7, #20]
 8018fca:	2b00      	cmp	r3, #0
 8018fcc:	d002      	beq.n	8018fd4 <tcp_output+0xb0>
 8018fce:	697b      	ldr	r3, [r7, #20]
 8018fd0:	3304      	adds	r3, #4
 8018fd2:	e000      	b.n	8018fd6 <tcp_output+0xb2>
 8018fd4:	2300      	movs	r3, #0
 8018fd6:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8018fd8:	693b      	ldr	r3, [r7, #16]
 8018fda:	2b00      	cmp	r3, #0
 8018fdc:	d102      	bne.n	8018fe4 <tcp_output+0xc0>
      return ERR_RTE;
 8018fde:	f06f 0303 	mvn.w	r3, #3
 8018fe2:	e18e      	b.n	8019302 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8018fe4:	693b      	ldr	r3, [r7, #16]
 8018fe6:	681a      	ldr	r2, [r3, #0]
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8018fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018fee:	68db      	ldr	r3, [r3, #12]
 8018ff0:	685b      	ldr	r3, [r3, #4]
 8018ff2:	4618      	mov	r0, r3
 8018ff4:	f7f9 ff32 	bl	8012e5c <lwip_htonl>
 8018ff8:	4602      	mov	r2, r0
 8018ffa:	687b      	ldr	r3, [r7, #4]
 8018ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018ffe:	1ad3      	subs	r3, r2, r3
 8019000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019002:	8912      	ldrh	r2, [r2, #8]
 8019004:	4413      	add	r3, r2
 8019006:	69ba      	ldr	r2, [r7, #24]
 8019008:	429a      	cmp	r2, r3
 801900a:	d227      	bcs.n	801905c <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801900c:	687b      	ldr	r3, [r7, #4]
 801900e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019012:	461a      	mov	r2, r3
 8019014:	69bb      	ldr	r3, [r7, #24]
 8019016:	4293      	cmp	r3, r2
 8019018:	d114      	bne.n	8019044 <tcp_output+0x120>
 801901a:	687b      	ldr	r3, [r7, #4]
 801901c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801901e:	2b00      	cmp	r3, #0
 8019020:	d110      	bne.n	8019044 <tcp_output+0x120>
 8019022:	687b      	ldr	r3, [r7, #4]
 8019024:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8019028:	2b00      	cmp	r3, #0
 801902a:	d10b      	bne.n	8019044 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801902c:	687b      	ldr	r3, [r7, #4]
 801902e:	2200      	movs	r2, #0
 8019030:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8019034:	687b      	ldr	r3, [r7, #4]
 8019036:	2201      	movs	r2, #1
 8019038:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 801903c:	687b      	ldr	r3, [r7, #4]
 801903e:	2200      	movs	r2, #0
 8019040:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8019044:	687b      	ldr	r3, [r7, #4]
 8019046:	8b5b      	ldrh	r3, [r3, #26]
 8019048:	f003 0302 	and.w	r3, r3, #2
 801904c:	2b00      	cmp	r3, #0
 801904e:	f000 814d 	beq.w	80192ec <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8019052:	6878      	ldr	r0, [r7, #4]
 8019054:	f000 fd6c 	bl	8019b30 <tcp_send_empty_ack>
 8019058:	4603      	mov	r3, r0
 801905a:	e152      	b.n	8019302 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801905c:	687b      	ldr	r3, [r7, #4]
 801905e:	2200      	movs	r2, #0
 8019060:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8019064:	687b      	ldr	r3, [r7, #4]
 8019066:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019068:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801906a:	6a3b      	ldr	r3, [r7, #32]
 801906c:	2b00      	cmp	r3, #0
 801906e:	f000 811c 	beq.w	80192aa <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8019072:	e002      	b.n	801907a <tcp_output+0x156>
 8019074:	6a3b      	ldr	r3, [r7, #32]
 8019076:	681b      	ldr	r3, [r3, #0]
 8019078:	623b      	str	r3, [r7, #32]
 801907a:	6a3b      	ldr	r3, [r7, #32]
 801907c:	681b      	ldr	r3, [r3, #0]
 801907e:	2b00      	cmp	r3, #0
 8019080:	d1f8      	bne.n	8019074 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8019082:	e112      	b.n	80192aa <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8019084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019086:	68db      	ldr	r3, [r3, #12]
 8019088:	899b      	ldrh	r3, [r3, #12]
 801908a:	b29b      	uxth	r3, r3
 801908c:	4618      	mov	r0, r3
 801908e:	f7f9 fecf 	bl	8012e30 <lwip_htons>
 8019092:	4603      	mov	r3, r0
 8019094:	b2db      	uxtb	r3, r3
 8019096:	f003 0304 	and.w	r3, r3, #4
 801909a:	2b00      	cmp	r3, #0
 801909c:	d006      	beq.n	80190ac <tcp_output+0x188>
 801909e:	4b2f      	ldr	r3, [pc, #188]	@ (801915c <tcp_output+0x238>)
 80190a0:	f240 5236 	movw	r2, #1334	@ 0x536
 80190a4:	4932      	ldr	r1, [pc, #200]	@ (8019170 <tcp_output+0x24c>)
 80190a6:	482f      	ldr	r0, [pc, #188]	@ (8019164 <tcp_output+0x240>)
 80190a8:	f005 f8c2 	bl	801e230 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80190ac:	687b      	ldr	r3, [r7, #4]
 80190ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80190b0:	2b00      	cmp	r3, #0
 80190b2:	d01f      	beq.n	80190f4 <tcp_output+0x1d0>
 80190b4:	687b      	ldr	r3, [r7, #4]
 80190b6:	8b5b      	ldrh	r3, [r3, #26]
 80190b8:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80190bc:	2b00      	cmp	r3, #0
 80190be:	d119      	bne.n	80190f4 <tcp_output+0x1d0>
 80190c0:	687b      	ldr	r3, [r7, #4]
 80190c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80190c4:	2b00      	cmp	r3, #0
 80190c6:	d00b      	beq.n	80190e0 <tcp_output+0x1bc>
 80190c8:	687b      	ldr	r3, [r7, #4]
 80190ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80190cc:	681b      	ldr	r3, [r3, #0]
 80190ce:	2b00      	cmp	r3, #0
 80190d0:	d110      	bne.n	80190f4 <tcp_output+0x1d0>
 80190d2:	687b      	ldr	r3, [r7, #4]
 80190d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80190d6:	891a      	ldrh	r2, [r3, #8]
 80190d8:	687b      	ldr	r3, [r7, #4]
 80190da:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80190dc:	429a      	cmp	r2, r3
 80190de:	d209      	bcs.n	80190f4 <tcp_output+0x1d0>
 80190e0:	687b      	ldr	r3, [r7, #4]
 80190e2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80190e6:	2b00      	cmp	r3, #0
 80190e8:	d004      	beq.n	80190f4 <tcp_output+0x1d0>
 80190ea:	687b      	ldr	r3, [r7, #4]
 80190ec:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80190f0:	2b08      	cmp	r3, #8
 80190f2:	d901      	bls.n	80190f8 <tcp_output+0x1d4>
 80190f4:	2301      	movs	r3, #1
 80190f6:	e000      	b.n	80190fa <tcp_output+0x1d6>
 80190f8:	2300      	movs	r3, #0
 80190fa:	2b00      	cmp	r3, #0
 80190fc:	d106      	bne.n	801910c <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80190fe:	687b      	ldr	r3, [r7, #4]
 8019100:	8b5b      	ldrh	r3, [r3, #26]
 8019102:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019106:	2b00      	cmp	r3, #0
 8019108:	f000 80e4 	beq.w	80192d4 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801910c:	687b      	ldr	r3, [r7, #4]
 801910e:	7d1b      	ldrb	r3, [r3, #20]
 8019110:	2b02      	cmp	r3, #2
 8019112:	d00d      	beq.n	8019130 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8019114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019116:	68db      	ldr	r3, [r3, #12]
 8019118:	899b      	ldrh	r3, [r3, #12]
 801911a:	b29c      	uxth	r4, r3
 801911c:	2010      	movs	r0, #16
 801911e:	f7f9 fe87 	bl	8012e30 <lwip_htons>
 8019122:	4603      	mov	r3, r0
 8019124:	461a      	mov	r2, r3
 8019126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019128:	68db      	ldr	r3, [r3, #12]
 801912a:	4322      	orrs	r2, r4
 801912c:	b292      	uxth	r2, r2
 801912e:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8019130:	697a      	ldr	r2, [r7, #20]
 8019132:	6879      	ldr	r1, [r7, #4]
 8019134:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019136:	f000 f909 	bl	801934c <tcp_output_segment>
 801913a:	4603      	mov	r3, r0
 801913c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801913e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019142:	2b00      	cmp	r3, #0
 8019144:	d016      	beq.n	8019174 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019146:	687b      	ldr	r3, [r7, #4]
 8019148:	8b5b      	ldrh	r3, [r3, #26]
 801914a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801914e:	b29a      	uxth	r2, r3
 8019150:	687b      	ldr	r3, [r7, #4]
 8019152:	835a      	strh	r2, [r3, #26]
      return err;
 8019154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019158:	e0d3      	b.n	8019302 <tcp_output+0x3de>
 801915a:	bf00      	nop
 801915c:	08020b68 	.word	0x08020b68
 8019160:	080210ac 	.word	0x080210ac
 8019164:	08020bbc 	.word	0x08020bbc
 8019168:	080210c4 	.word	0x080210c4
 801916c:	2002773c 	.word	0x2002773c
 8019170:	080210ec 	.word	0x080210ec
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8019174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019176:	681a      	ldr	r2, [r3, #0]
 8019178:	687b      	ldr	r3, [r7, #4]
 801917a:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 801917c:	687b      	ldr	r3, [r7, #4]
 801917e:	7d1b      	ldrb	r3, [r3, #20]
 8019180:	2b02      	cmp	r3, #2
 8019182:	d006      	beq.n	8019192 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019184:	687b      	ldr	r3, [r7, #4]
 8019186:	8b5b      	ldrh	r3, [r3, #26]
 8019188:	f023 0303 	bic.w	r3, r3, #3
 801918c:	b29a      	uxth	r2, r3
 801918e:	687b      	ldr	r3, [r7, #4]
 8019190:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019194:	68db      	ldr	r3, [r3, #12]
 8019196:	685b      	ldr	r3, [r3, #4]
 8019198:	4618      	mov	r0, r3
 801919a:	f7f9 fe5f 	bl	8012e5c <lwip_htonl>
 801919e:	4604      	mov	r4, r0
 80191a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80191a2:	891b      	ldrh	r3, [r3, #8]
 80191a4:	461d      	mov	r5, r3
 80191a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80191a8:	68db      	ldr	r3, [r3, #12]
 80191aa:	899b      	ldrh	r3, [r3, #12]
 80191ac:	b29b      	uxth	r3, r3
 80191ae:	4618      	mov	r0, r3
 80191b0:	f7f9 fe3e 	bl	8012e30 <lwip_htons>
 80191b4:	4603      	mov	r3, r0
 80191b6:	b2db      	uxtb	r3, r3
 80191b8:	f003 0303 	and.w	r3, r3, #3
 80191bc:	2b00      	cmp	r3, #0
 80191be:	d001      	beq.n	80191c4 <tcp_output+0x2a0>
 80191c0:	2301      	movs	r3, #1
 80191c2:	e000      	b.n	80191c6 <tcp_output+0x2a2>
 80191c4:	2300      	movs	r3, #0
 80191c6:	442b      	add	r3, r5
 80191c8:	4423      	add	r3, r4
 80191ca:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80191cc:	687b      	ldr	r3, [r7, #4]
 80191ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80191d0:	68bb      	ldr	r3, [r7, #8]
 80191d2:	1ad3      	subs	r3, r2, r3
 80191d4:	2b00      	cmp	r3, #0
 80191d6:	da02      	bge.n	80191de <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80191d8:	687b      	ldr	r3, [r7, #4]
 80191da:	68ba      	ldr	r2, [r7, #8]
 80191dc:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80191de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80191e0:	891b      	ldrh	r3, [r3, #8]
 80191e2:	461c      	mov	r4, r3
 80191e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80191e6:	68db      	ldr	r3, [r3, #12]
 80191e8:	899b      	ldrh	r3, [r3, #12]
 80191ea:	b29b      	uxth	r3, r3
 80191ec:	4618      	mov	r0, r3
 80191ee:	f7f9 fe1f 	bl	8012e30 <lwip_htons>
 80191f2:	4603      	mov	r3, r0
 80191f4:	b2db      	uxtb	r3, r3
 80191f6:	f003 0303 	and.w	r3, r3, #3
 80191fa:	2b00      	cmp	r3, #0
 80191fc:	d001      	beq.n	8019202 <tcp_output+0x2de>
 80191fe:	2301      	movs	r3, #1
 8019200:	e000      	b.n	8019204 <tcp_output+0x2e0>
 8019202:	2300      	movs	r3, #0
 8019204:	4423      	add	r3, r4
 8019206:	2b00      	cmp	r3, #0
 8019208:	d049      	beq.n	801929e <tcp_output+0x37a>
      seg->next = NULL;
 801920a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801920c:	2200      	movs	r2, #0
 801920e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8019210:	687b      	ldr	r3, [r7, #4]
 8019212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019214:	2b00      	cmp	r3, #0
 8019216:	d105      	bne.n	8019224 <tcp_output+0x300>
        pcb->unacked = seg;
 8019218:	687b      	ldr	r3, [r7, #4]
 801921a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801921c:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801921e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019220:	623b      	str	r3, [r7, #32]
 8019222:	e03f      	b.n	80192a4 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8019224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019226:	68db      	ldr	r3, [r3, #12]
 8019228:	685b      	ldr	r3, [r3, #4]
 801922a:	4618      	mov	r0, r3
 801922c:	f7f9 fe16 	bl	8012e5c <lwip_htonl>
 8019230:	4604      	mov	r4, r0
 8019232:	6a3b      	ldr	r3, [r7, #32]
 8019234:	68db      	ldr	r3, [r3, #12]
 8019236:	685b      	ldr	r3, [r3, #4]
 8019238:	4618      	mov	r0, r3
 801923a:	f7f9 fe0f 	bl	8012e5c <lwip_htonl>
 801923e:	4603      	mov	r3, r0
 8019240:	1ae3      	subs	r3, r4, r3
 8019242:	2b00      	cmp	r3, #0
 8019244:	da24      	bge.n	8019290 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8019246:	687b      	ldr	r3, [r7, #4]
 8019248:	3370      	adds	r3, #112	@ 0x70
 801924a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801924c:	e002      	b.n	8019254 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801924e:	69fb      	ldr	r3, [r7, #28]
 8019250:	681b      	ldr	r3, [r3, #0]
 8019252:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8019254:	69fb      	ldr	r3, [r7, #28]
 8019256:	681b      	ldr	r3, [r3, #0]
 8019258:	2b00      	cmp	r3, #0
 801925a:	d011      	beq.n	8019280 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801925c:	69fb      	ldr	r3, [r7, #28]
 801925e:	681b      	ldr	r3, [r3, #0]
 8019260:	68db      	ldr	r3, [r3, #12]
 8019262:	685b      	ldr	r3, [r3, #4]
 8019264:	4618      	mov	r0, r3
 8019266:	f7f9 fdf9 	bl	8012e5c <lwip_htonl>
 801926a:	4604      	mov	r4, r0
 801926c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801926e:	68db      	ldr	r3, [r3, #12]
 8019270:	685b      	ldr	r3, [r3, #4]
 8019272:	4618      	mov	r0, r3
 8019274:	f7f9 fdf2 	bl	8012e5c <lwip_htonl>
 8019278:	4603      	mov	r3, r0
 801927a:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801927c:	2b00      	cmp	r3, #0
 801927e:	dbe6      	blt.n	801924e <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8019280:	69fb      	ldr	r3, [r7, #28]
 8019282:	681a      	ldr	r2, [r3, #0]
 8019284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019286:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8019288:	69fb      	ldr	r3, [r7, #28]
 801928a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801928c:	601a      	str	r2, [r3, #0]
 801928e:	e009      	b.n	80192a4 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8019290:	6a3b      	ldr	r3, [r7, #32]
 8019292:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019294:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8019296:	6a3b      	ldr	r3, [r7, #32]
 8019298:	681b      	ldr	r3, [r3, #0]
 801929a:	623b      	str	r3, [r7, #32]
 801929c:	e002      	b.n	80192a4 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801929e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80192a0:	f7fc fc45 	bl	8015b2e <tcp_seg_free>
    }
    seg = pcb->unsent;
 80192a4:	687b      	ldr	r3, [r7, #4]
 80192a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80192a8:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 80192aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80192ac:	2b00      	cmp	r3, #0
 80192ae:	d012      	beq.n	80192d6 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80192b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80192b2:	68db      	ldr	r3, [r3, #12]
 80192b4:	685b      	ldr	r3, [r3, #4]
 80192b6:	4618      	mov	r0, r3
 80192b8:	f7f9 fdd0 	bl	8012e5c <lwip_htonl>
 80192bc:	4602      	mov	r2, r0
 80192be:	687b      	ldr	r3, [r7, #4]
 80192c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80192c2:	1ad3      	subs	r3, r2, r3
 80192c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80192c6:	8912      	ldrh	r2, [r2, #8]
 80192c8:	4413      	add	r3, r2
  while (seg != NULL &&
 80192ca:	69ba      	ldr	r2, [r7, #24]
 80192cc:	429a      	cmp	r2, r3
 80192ce:	f4bf aed9 	bcs.w	8019084 <tcp_output+0x160>
 80192d2:	e000      	b.n	80192d6 <tcp_output+0x3b2>
      break;
 80192d4:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80192d6:	687b      	ldr	r3, [r7, #4]
 80192d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80192da:	2b00      	cmp	r3, #0
 80192dc:	d108      	bne.n	80192f0 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80192de:	687b      	ldr	r3, [r7, #4]
 80192e0:	2200      	movs	r2, #0
 80192e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 80192e6:	e004      	b.n	80192f2 <tcp_output+0x3ce>
    goto output_done;
 80192e8:	bf00      	nop
 80192ea:	e002      	b.n	80192f2 <tcp_output+0x3ce>
    goto output_done;
 80192ec:	bf00      	nop
 80192ee:	e000      	b.n	80192f2 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80192f0:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80192f2:	687b      	ldr	r3, [r7, #4]
 80192f4:	8b5b      	ldrh	r3, [r3, #26]
 80192f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80192fa:	b29a      	uxth	r2, r3
 80192fc:	687b      	ldr	r3, [r7, #4]
 80192fe:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8019300:	2300      	movs	r3, #0
}
 8019302:	4618      	mov	r0, r3
 8019304:	3728      	adds	r7, #40	@ 0x28
 8019306:	46bd      	mov	sp, r7
 8019308:	bdb0      	pop	{r4, r5, r7, pc}
 801930a:	bf00      	nop

0801930c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801930c:	b580      	push	{r7, lr}
 801930e:	b082      	sub	sp, #8
 8019310:	af00      	add	r7, sp, #0
 8019312:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019314:	687b      	ldr	r3, [r7, #4]
 8019316:	2b00      	cmp	r3, #0
 8019318:	d106      	bne.n	8019328 <tcp_output_segment_busy+0x1c>
 801931a:	4b09      	ldr	r3, [pc, #36]	@ (8019340 <tcp_output_segment_busy+0x34>)
 801931c:	f240 529a 	movw	r2, #1434	@ 0x59a
 8019320:	4908      	ldr	r1, [pc, #32]	@ (8019344 <tcp_output_segment_busy+0x38>)
 8019322:	4809      	ldr	r0, [pc, #36]	@ (8019348 <tcp_output_segment_busy+0x3c>)
 8019324:	f004 ff84 	bl	801e230 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8019328:	687b      	ldr	r3, [r7, #4]
 801932a:	685b      	ldr	r3, [r3, #4]
 801932c:	7b9b      	ldrb	r3, [r3, #14]
 801932e:	2b01      	cmp	r3, #1
 8019330:	d001      	beq.n	8019336 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8019332:	2301      	movs	r3, #1
 8019334:	e000      	b.n	8019338 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8019336:	2300      	movs	r3, #0
}
 8019338:	4618      	mov	r0, r3
 801933a:	3708      	adds	r7, #8
 801933c:	46bd      	mov	sp, r7
 801933e:	bd80      	pop	{r7, pc}
 8019340:	08020b68 	.word	0x08020b68
 8019344:	08021104 	.word	0x08021104
 8019348:	08020bbc 	.word	0x08020bbc

0801934c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801934c:	b5b0      	push	{r4, r5, r7, lr}
 801934e:	b08c      	sub	sp, #48	@ 0x30
 8019350:	af04      	add	r7, sp, #16
 8019352:	60f8      	str	r0, [r7, #12]
 8019354:	60b9      	str	r1, [r7, #8]
 8019356:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8019358:	68fb      	ldr	r3, [r7, #12]
 801935a:	2b00      	cmp	r3, #0
 801935c:	d106      	bne.n	801936c <tcp_output_segment+0x20>
 801935e:	4b64      	ldr	r3, [pc, #400]	@ (80194f0 <tcp_output_segment+0x1a4>)
 8019360:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8019364:	4963      	ldr	r1, [pc, #396]	@ (80194f4 <tcp_output_segment+0x1a8>)
 8019366:	4864      	ldr	r0, [pc, #400]	@ (80194f8 <tcp_output_segment+0x1ac>)
 8019368:	f004 ff62 	bl	801e230 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801936c:	68bb      	ldr	r3, [r7, #8]
 801936e:	2b00      	cmp	r3, #0
 8019370:	d106      	bne.n	8019380 <tcp_output_segment+0x34>
 8019372:	4b5f      	ldr	r3, [pc, #380]	@ (80194f0 <tcp_output_segment+0x1a4>)
 8019374:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8019378:	4960      	ldr	r1, [pc, #384]	@ (80194fc <tcp_output_segment+0x1b0>)
 801937a:	485f      	ldr	r0, [pc, #380]	@ (80194f8 <tcp_output_segment+0x1ac>)
 801937c:	f004 ff58 	bl	801e230 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8019380:	687b      	ldr	r3, [r7, #4]
 8019382:	2b00      	cmp	r3, #0
 8019384:	d106      	bne.n	8019394 <tcp_output_segment+0x48>
 8019386:	4b5a      	ldr	r3, [pc, #360]	@ (80194f0 <tcp_output_segment+0x1a4>)
 8019388:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 801938c:	495c      	ldr	r1, [pc, #368]	@ (8019500 <tcp_output_segment+0x1b4>)
 801938e:	485a      	ldr	r0, [pc, #360]	@ (80194f8 <tcp_output_segment+0x1ac>)
 8019390:	f004 ff4e 	bl	801e230 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8019394:	68f8      	ldr	r0, [r7, #12]
 8019396:	f7ff ffb9 	bl	801930c <tcp_output_segment_busy>
 801939a:	4603      	mov	r3, r0
 801939c:	2b00      	cmp	r3, #0
 801939e:	d001      	beq.n	80193a4 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80193a0:	2300      	movs	r3, #0
 80193a2:	e0a1      	b.n	80194e8 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80193a4:	68bb      	ldr	r3, [r7, #8]
 80193a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80193a8:	68fb      	ldr	r3, [r7, #12]
 80193aa:	68dc      	ldr	r4, [r3, #12]
 80193ac:	4610      	mov	r0, r2
 80193ae:	f7f9 fd55 	bl	8012e5c <lwip_htonl>
 80193b2:	4603      	mov	r3, r0
 80193b4:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80193b6:	68bb      	ldr	r3, [r7, #8]
 80193b8:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80193ba:	68fb      	ldr	r3, [r7, #12]
 80193bc:	68dc      	ldr	r4, [r3, #12]
 80193be:	4610      	mov	r0, r2
 80193c0:	f7f9 fd36 	bl	8012e30 <lwip_htons>
 80193c4:	4603      	mov	r3, r0
 80193c6:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80193c8:	68bb      	ldr	r3, [r7, #8]
 80193ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80193cc:	68ba      	ldr	r2, [r7, #8]
 80193ce:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80193d0:	441a      	add	r2, r3
 80193d2:	68bb      	ldr	r3, [r7, #8]
 80193d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80193d6:	68fb      	ldr	r3, [r7, #12]
 80193d8:	68db      	ldr	r3, [r3, #12]
 80193da:	3314      	adds	r3, #20
 80193dc:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80193de:	68fb      	ldr	r3, [r7, #12]
 80193e0:	7a9b      	ldrb	r3, [r3, #10]
 80193e2:	f003 0301 	and.w	r3, r3, #1
 80193e6:	2b00      	cmp	r3, #0
 80193e8:	d015      	beq.n	8019416 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80193ea:	68bb      	ldr	r3, [r7, #8]
 80193ec:	3304      	adds	r3, #4
 80193ee:	461a      	mov	r2, r3
 80193f0:	6879      	ldr	r1, [r7, #4]
 80193f2:	f44f 7006 	mov.w	r0, #536	@ 0x218
 80193f6:	f7fc fe91 	bl	801611c <tcp_eff_send_mss_netif>
 80193fa:	4603      	mov	r3, r0
 80193fc:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80193fe:	8b7b      	ldrh	r3, [r7, #26]
 8019400:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8019404:	4618      	mov	r0, r3
 8019406:	f7f9 fd29 	bl	8012e5c <lwip_htonl>
 801940a:	4602      	mov	r2, r0
 801940c:	69fb      	ldr	r3, [r7, #28]
 801940e:	601a      	str	r2, [r3, #0]
    opts += 1;
 8019410:	69fb      	ldr	r3, [r7, #28]
 8019412:	3304      	adds	r3, #4
 8019414:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8019416:	68bb      	ldr	r3, [r7, #8]
 8019418:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801941c:	2b00      	cmp	r3, #0
 801941e:	da02      	bge.n	8019426 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8019420:	68bb      	ldr	r3, [r7, #8]
 8019422:	2200      	movs	r2, #0
 8019424:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8019426:	68bb      	ldr	r3, [r7, #8]
 8019428:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801942a:	2b00      	cmp	r3, #0
 801942c:	d10c      	bne.n	8019448 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801942e:	4b35      	ldr	r3, [pc, #212]	@ (8019504 <tcp_output_segment+0x1b8>)
 8019430:	681a      	ldr	r2, [r3, #0]
 8019432:	68bb      	ldr	r3, [r7, #8]
 8019434:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8019436:	68fb      	ldr	r3, [r7, #12]
 8019438:	68db      	ldr	r3, [r3, #12]
 801943a:	685b      	ldr	r3, [r3, #4]
 801943c:	4618      	mov	r0, r3
 801943e:	f7f9 fd0d 	bl	8012e5c <lwip_htonl>
 8019442:	4602      	mov	r2, r0
 8019444:	68bb      	ldr	r3, [r7, #8]
 8019446:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8019448:	68fb      	ldr	r3, [r7, #12]
 801944a:	68da      	ldr	r2, [r3, #12]
 801944c:	68fb      	ldr	r3, [r7, #12]
 801944e:	685b      	ldr	r3, [r3, #4]
 8019450:	685b      	ldr	r3, [r3, #4]
 8019452:	1ad3      	subs	r3, r2, r3
 8019454:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8019456:	68fb      	ldr	r3, [r7, #12]
 8019458:	685b      	ldr	r3, [r3, #4]
 801945a:	8959      	ldrh	r1, [r3, #10]
 801945c:	68fb      	ldr	r3, [r7, #12]
 801945e:	685b      	ldr	r3, [r3, #4]
 8019460:	8b3a      	ldrh	r2, [r7, #24]
 8019462:	1a8a      	subs	r2, r1, r2
 8019464:	b292      	uxth	r2, r2
 8019466:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8019468:	68fb      	ldr	r3, [r7, #12]
 801946a:	685b      	ldr	r3, [r3, #4]
 801946c:	8919      	ldrh	r1, [r3, #8]
 801946e:	68fb      	ldr	r3, [r7, #12]
 8019470:	685b      	ldr	r3, [r3, #4]
 8019472:	8b3a      	ldrh	r2, [r7, #24]
 8019474:	1a8a      	subs	r2, r1, r2
 8019476:	b292      	uxth	r2, r2
 8019478:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801947a:	68fb      	ldr	r3, [r7, #12]
 801947c:	685b      	ldr	r3, [r3, #4]
 801947e:	68fa      	ldr	r2, [r7, #12]
 8019480:	68d2      	ldr	r2, [r2, #12]
 8019482:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8019484:	68fb      	ldr	r3, [r7, #12]
 8019486:	68db      	ldr	r3, [r3, #12]
 8019488:	2200      	movs	r2, #0
 801948a:	741a      	strb	r2, [r3, #16]
 801948c:	2200      	movs	r2, #0
 801948e:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8019490:	68fb      	ldr	r3, [r7, #12]
 8019492:	68da      	ldr	r2, [r3, #12]
 8019494:	68fb      	ldr	r3, [r7, #12]
 8019496:	7a9b      	ldrb	r3, [r3, #10]
 8019498:	f003 0301 	and.w	r3, r3, #1
 801949c:	2b00      	cmp	r3, #0
 801949e:	d001      	beq.n	80194a4 <tcp_output_segment+0x158>
 80194a0:	2318      	movs	r3, #24
 80194a2:	e000      	b.n	80194a6 <tcp_output_segment+0x15a>
 80194a4:	2314      	movs	r3, #20
 80194a6:	4413      	add	r3, r2
 80194a8:	69fa      	ldr	r2, [r7, #28]
 80194aa:	429a      	cmp	r2, r3
 80194ac:	d006      	beq.n	80194bc <tcp_output_segment+0x170>
 80194ae:	4b10      	ldr	r3, [pc, #64]	@ (80194f0 <tcp_output_segment+0x1a4>)
 80194b0:	f240 621c 	movw	r2, #1564	@ 0x61c
 80194b4:	4914      	ldr	r1, [pc, #80]	@ (8019508 <tcp_output_segment+0x1bc>)
 80194b6:	4810      	ldr	r0, [pc, #64]	@ (80194f8 <tcp_output_segment+0x1ac>)
 80194b8:	f004 feba 	bl	801e230 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80194bc:	68fb      	ldr	r3, [r7, #12]
 80194be:	6858      	ldr	r0, [r3, #4]
 80194c0:	68b9      	ldr	r1, [r7, #8]
 80194c2:	68bb      	ldr	r3, [r7, #8]
 80194c4:	1d1c      	adds	r4, r3, #4
 80194c6:	68bb      	ldr	r3, [r7, #8]
 80194c8:	7add      	ldrb	r5, [r3, #11]
 80194ca:	68bb      	ldr	r3, [r7, #8]
 80194cc:	7a9b      	ldrb	r3, [r3, #10]
 80194ce:	687a      	ldr	r2, [r7, #4]
 80194d0:	9202      	str	r2, [sp, #8]
 80194d2:	2206      	movs	r2, #6
 80194d4:	9201      	str	r2, [sp, #4]
 80194d6:	9300      	str	r3, [sp, #0]
 80194d8:	462b      	mov	r3, r5
 80194da:	4622      	mov	r2, r4
 80194dc:	f002 fd12 	bl	801bf04 <ip4_output_if>
 80194e0:	4603      	mov	r3, r0
 80194e2:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80194e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80194e8:	4618      	mov	r0, r3
 80194ea:	3720      	adds	r7, #32
 80194ec:	46bd      	mov	sp, r7
 80194ee:	bdb0      	pop	{r4, r5, r7, pc}
 80194f0:	08020b68 	.word	0x08020b68
 80194f4:	0802112c 	.word	0x0802112c
 80194f8:	08020bbc 	.word	0x08020bbc
 80194fc:	0802114c 	.word	0x0802114c
 8019500:	0802116c 	.word	0x0802116c
 8019504:	200276f0 	.word	0x200276f0
 8019508:	08021190 	.word	0x08021190

0801950c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801950c:	b5b0      	push	{r4, r5, r7, lr}
 801950e:	b084      	sub	sp, #16
 8019510:	af00      	add	r7, sp, #0
 8019512:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8019514:	687b      	ldr	r3, [r7, #4]
 8019516:	2b00      	cmp	r3, #0
 8019518:	d106      	bne.n	8019528 <tcp_rexmit_rto_prepare+0x1c>
 801951a:	4b31      	ldr	r3, [pc, #196]	@ (80195e0 <tcp_rexmit_rto_prepare+0xd4>)
 801951c:	f240 6263 	movw	r2, #1635	@ 0x663
 8019520:	4930      	ldr	r1, [pc, #192]	@ (80195e4 <tcp_rexmit_rto_prepare+0xd8>)
 8019522:	4831      	ldr	r0, [pc, #196]	@ (80195e8 <tcp_rexmit_rto_prepare+0xdc>)
 8019524:	f004 fe84 	bl	801e230 <iprintf>

  if (pcb->unacked == NULL) {
 8019528:	687b      	ldr	r3, [r7, #4]
 801952a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801952c:	2b00      	cmp	r3, #0
 801952e:	d102      	bne.n	8019536 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8019530:	f06f 0305 	mvn.w	r3, #5
 8019534:	e050      	b.n	80195d8 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019536:	687b      	ldr	r3, [r7, #4]
 8019538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801953a:	60fb      	str	r3, [r7, #12]
 801953c:	e00b      	b.n	8019556 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801953e:	68f8      	ldr	r0, [r7, #12]
 8019540:	f7ff fee4 	bl	801930c <tcp_output_segment_busy>
 8019544:	4603      	mov	r3, r0
 8019546:	2b00      	cmp	r3, #0
 8019548:	d002      	beq.n	8019550 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801954a:	f06f 0305 	mvn.w	r3, #5
 801954e:	e043      	b.n	80195d8 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019550:	68fb      	ldr	r3, [r7, #12]
 8019552:	681b      	ldr	r3, [r3, #0]
 8019554:	60fb      	str	r3, [r7, #12]
 8019556:	68fb      	ldr	r3, [r7, #12]
 8019558:	681b      	ldr	r3, [r3, #0]
 801955a:	2b00      	cmp	r3, #0
 801955c:	d1ef      	bne.n	801953e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801955e:	68f8      	ldr	r0, [r7, #12]
 8019560:	f7ff fed4 	bl	801930c <tcp_output_segment_busy>
 8019564:	4603      	mov	r3, r0
 8019566:	2b00      	cmp	r3, #0
 8019568:	d002      	beq.n	8019570 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801956a:	f06f 0305 	mvn.w	r3, #5
 801956e:	e033      	b.n	80195d8 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8019570:	687b      	ldr	r3, [r7, #4]
 8019572:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8019574:	68fb      	ldr	r3, [r7, #12]
 8019576:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8019578:	687b      	ldr	r3, [r7, #4]
 801957a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801957c:	687b      	ldr	r3, [r7, #4]
 801957e:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8019580:	687b      	ldr	r3, [r7, #4]
 8019582:	2200      	movs	r2, #0
 8019584:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8019586:	687b      	ldr	r3, [r7, #4]
 8019588:	8b5b      	ldrh	r3, [r3, #26]
 801958a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801958e:	b29a      	uxth	r2, r3
 8019590:	687b      	ldr	r3, [r7, #4]
 8019592:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019594:	68fb      	ldr	r3, [r7, #12]
 8019596:	68db      	ldr	r3, [r3, #12]
 8019598:	685b      	ldr	r3, [r3, #4]
 801959a:	4618      	mov	r0, r3
 801959c:	f7f9 fc5e 	bl	8012e5c <lwip_htonl>
 80195a0:	4604      	mov	r4, r0
 80195a2:	68fb      	ldr	r3, [r7, #12]
 80195a4:	891b      	ldrh	r3, [r3, #8]
 80195a6:	461d      	mov	r5, r3
 80195a8:	68fb      	ldr	r3, [r7, #12]
 80195aa:	68db      	ldr	r3, [r3, #12]
 80195ac:	899b      	ldrh	r3, [r3, #12]
 80195ae:	b29b      	uxth	r3, r3
 80195b0:	4618      	mov	r0, r3
 80195b2:	f7f9 fc3d 	bl	8012e30 <lwip_htons>
 80195b6:	4603      	mov	r3, r0
 80195b8:	b2db      	uxtb	r3, r3
 80195ba:	f003 0303 	and.w	r3, r3, #3
 80195be:	2b00      	cmp	r3, #0
 80195c0:	d001      	beq.n	80195c6 <tcp_rexmit_rto_prepare+0xba>
 80195c2:	2301      	movs	r3, #1
 80195c4:	e000      	b.n	80195c8 <tcp_rexmit_rto_prepare+0xbc>
 80195c6:	2300      	movs	r3, #0
 80195c8:	442b      	add	r3, r5
 80195ca:	18e2      	adds	r2, r4, r3
 80195cc:	687b      	ldr	r3, [r7, #4]
 80195ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80195d0:	687b      	ldr	r3, [r7, #4]
 80195d2:	2200      	movs	r2, #0
 80195d4:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 80195d6:	2300      	movs	r3, #0
}
 80195d8:	4618      	mov	r0, r3
 80195da:	3710      	adds	r7, #16
 80195dc:	46bd      	mov	sp, r7
 80195de:	bdb0      	pop	{r4, r5, r7, pc}
 80195e0:	08020b68 	.word	0x08020b68
 80195e4:	080211a4 	.word	0x080211a4
 80195e8:	08020bbc 	.word	0x08020bbc

080195ec <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80195ec:	b580      	push	{r7, lr}
 80195ee:	b082      	sub	sp, #8
 80195f0:	af00      	add	r7, sp, #0
 80195f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80195f4:	687b      	ldr	r3, [r7, #4]
 80195f6:	2b00      	cmp	r3, #0
 80195f8:	d106      	bne.n	8019608 <tcp_rexmit_rto_commit+0x1c>
 80195fa:	4b0d      	ldr	r3, [pc, #52]	@ (8019630 <tcp_rexmit_rto_commit+0x44>)
 80195fc:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8019600:	490c      	ldr	r1, [pc, #48]	@ (8019634 <tcp_rexmit_rto_commit+0x48>)
 8019602:	480d      	ldr	r0, [pc, #52]	@ (8019638 <tcp_rexmit_rto_commit+0x4c>)
 8019604:	f004 fe14 	bl	801e230 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8019608:	687b      	ldr	r3, [r7, #4]
 801960a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801960e:	2bff      	cmp	r3, #255	@ 0xff
 8019610:	d007      	beq.n	8019622 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8019612:	687b      	ldr	r3, [r7, #4]
 8019614:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019618:	3301      	adds	r3, #1
 801961a:	b2da      	uxtb	r2, r3
 801961c:	687b      	ldr	r3, [r7, #4]
 801961e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8019622:	6878      	ldr	r0, [r7, #4]
 8019624:	f7ff fc7e 	bl	8018f24 <tcp_output>
}
 8019628:	bf00      	nop
 801962a:	3708      	adds	r7, #8
 801962c:	46bd      	mov	sp, r7
 801962e:	bd80      	pop	{r7, pc}
 8019630:	08020b68 	.word	0x08020b68
 8019634:	080211c8 	.word	0x080211c8
 8019638:	08020bbc 	.word	0x08020bbc

0801963c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801963c:	b580      	push	{r7, lr}
 801963e:	b082      	sub	sp, #8
 8019640:	af00      	add	r7, sp, #0
 8019642:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8019644:	687b      	ldr	r3, [r7, #4]
 8019646:	2b00      	cmp	r3, #0
 8019648:	d106      	bne.n	8019658 <tcp_rexmit_rto+0x1c>
 801964a:	4b0a      	ldr	r3, [pc, #40]	@ (8019674 <tcp_rexmit_rto+0x38>)
 801964c:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8019650:	4909      	ldr	r1, [pc, #36]	@ (8019678 <tcp_rexmit_rto+0x3c>)
 8019652:	480a      	ldr	r0, [pc, #40]	@ (801967c <tcp_rexmit_rto+0x40>)
 8019654:	f004 fdec 	bl	801e230 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8019658:	6878      	ldr	r0, [r7, #4]
 801965a:	f7ff ff57 	bl	801950c <tcp_rexmit_rto_prepare>
 801965e:	4603      	mov	r3, r0
 8019660:	2b00      	cmp	r3, #0
 8019662:	d102      	bne.n	801966a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8019664:	6878      	ldr	r0, [r7, #4]
 8019666:	f7ff ffc1 	bl	80195ec <tcp_rexmit_rto_commit>
  }
}
 801966a:	bf00      	nop
 801966c:	3708      	adds	r7, #8
 801966e:	46bd      	mov	sp, r7
 8019670:	bd80      	pop	{r7, pc}
 8019672:	bf00      	nop
 8019674:	08020b68 	.word	0x08020b68
 8019678:	080211ec 	.word	0x080211ec
 801967c:	08020bbc 	.word	0x08020bbc

08019680 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8019680:	b590      	push	{r4, r7, lr}
 8019682:	b085      	sub	sp, #20
 8019684:	af00      	add	r7, sp, #0
 8019686:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8019688:	687b      	ldr	r3, [r7, #4]
 801968a:	2b00      	cmp	r3, #0
 801968c:	d106      	bne.n	801969c <tcp_rexmit+0x1c>
 801968e:	4b2f      	ldr	r3, [pc, #188]	@ (801974c <tcp_rexmit+0xcc>)
 8019690:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8019694:	492e      	ldr	r1, [pc, #184]	@ (8019750 <tcp_rexmit+0xd0>)
 8019696:	482f      	ldr	r0, [pc, #188]	@ (8019754 <tcp_rexmit+0xd4>)
 8019698:	f004 fdca 	bl	801e230 <iprintf>

  if (pcb->unacked == NULL) {
 801969c:	687b      	ldr	r3, [r7, #4]
 801969e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80196a0:	2b00      	cmp	r3, #0
 80196a2:	d102      	bne.n	80196aa <tcp_rexmit+0x2a>
    return ERR_VAL;
 80196a4:	f06f 0305 	mvn.w	r3, #5
 80196a8:	e04c      	b.n	8019744 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80196aa:	687b      	ldr	r3, [r7, #4]
 80196ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80196ae:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80196b0:	68b8      	ldr	r0, [r7, #8]
 80196b2:	f7ff fe2b 	bl	801930c <tcp_output_segment_busy>
 80196b6:	4603      	mov	r3, r0
 80196b8:	2b00      	cmp	r3, #0
 80196ba:	d002      	beq.n	80196c2 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80196bc:	f06f 0305 	mvn.w	r3, #5
 80196c0:	e040      	b.n	8019744 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80196c2:	68bb      	ldr	r3, [r7, #8]
 80196c4:	681a      	ldr	r2, [r3, #0]
 80196c6:	687b      	ldr	r3, [r7, #4]
 80196c8:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 80196ca:	687b      	ldr	r3, [r7, #4]
 80196cc:	336c      	adds	r3, #108	@ 0x6c
 80196ce:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80196d0:	e002      	b.n	80196d8 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80196d2:	68fb      	ldr	r3, [r7, #12]
 80196d4:	681b      	ldr	r3, [r3, #0]
 80196d6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80196d8:	68fb      	ldr	r3, [r7, #12]
 80196da:	681b      	ldr	r3, [r3, #0]
 80196dc:	2b00      	cmp	r3, #0
 80196de:	d011      	beq.n	8019704 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80196e0:	68fb      	ldr	r3, [r7, #12]
 80196e2:	681b      	ldr	r3, [r3, #0]
 80196e4:	68db      	ldr	r3, [r3, #12]
 80196e6:	685b      	ldr	r3, [r3, #4]
 80196e8:	4618      	mov	r0, r3
 80196ea:	f7f9 fbb7 	bl	8012e5c <lwip_htonl>
 80196ee:	4604      	mov	r4, r0
 80196f0:	68bb      	ldr	r3, [r7, #8]
 80196f2:	68db      	ldr	r3, [r3, #12]
 80196f4:	685b      	ldr	r3, [r3, #4]
 80196f6:	4618      	mov	r0, r3
 80196f8:	f7f9 fbb0 	bl	8012e5c <lwip_htonl>
 80196fc:	4603      	mov	r3, r0
 80196fe:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8019700:	2b00      	cmp	r3, #0
 8019702:	dbe6      	blt.n	80196d2 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8019704:	68fb      	ldr	r3, [r7, #12]
 8019706:	681a      	ldr	r2, [r3, #0]
 8019708:	68bb      	ldr	r3, [r7, #8]
 801970a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801970c:	68fb      	ldr	r3, [r7, #12]
 801970e:	68ba      	ldr	r2, [r7, #8]
 8019710:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8019712:	68bb      	ldr	r3, [r7, #8]
 8019714:	681b      	ldr	r3, [r3, #0]
 8019716:	2b00      	cmp	r3, #0
 8019718:	d103      	bne.n	8019722 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801971a:	687b      	ldr	r3, [r7, #4]
 801971c:	2200      	movs	r2, #0
 801971e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8019722:	687b      	ldr	r3, [r7, #4]
 8019724:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019728:	2bff      	cmp	r3, #255	@ 0xff
 801972a:	d007      	beq.n	801973c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801972c:	687b      	ldr	r3, [r7, #4]
 801972e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019732:	3301      	adds	r3, #1
 8019734:	b2da      	uxtb	r2, r3
 8019736:	687b      	ldr	r3, [r7, #4]
 8019738:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801973c:	687b      	ldr	r3, [r7, #4]
 801973e:	2200      	movs	r2, #0
 8019740:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8019742:	2300      	movs	r3, #0
}
 8019744:	4618      	mov	r0, r3
 8019746:	3714      	adds	r7, #20
 8019748:	46bd      	mov	sp, r7
 801974a:	bd90      	pop	{r4, r7, pc}
 801974c:	08020b68 	.word	0x08020b68
 8019750:	08021208 	.word	0x08021208
 8019754:	08020bbc 	.word	0x08020bbc

08019758 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8019758:	b580      	push	{r7, lr}
 801975a:	b082      	sub	sp, #8
 801975c:	af00      	add	r7, sp, #0
 801975e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8019760:	687b      	ldr	r3, [r7, #4]
 8019762:	2b00      	cmp	r3, #0
 8019764:	d106      	bne.n	8019774 <tcp_rexmit_fast+0x1c>
 8019766:	4b2a      	ldr	r3, [pc, #168]	@ (8019810 <tcp_rexmit_fast+0xb8>)
 8019768:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 801976c:	4929      	ldr	r1, [pc, #164]	@ (8019814 <tcp_rexmit_fast+0xbc>)
 801976e:	482a      	ldr	r0, [pc, #168]	@ (8019818 <tcp_rexmit_fast+0xc0>)
 8019770:	f004 fd5e 	bl	801e230 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8019774:	687b      	ldr	r3, [r7, #4]
 8019776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019778:	2b00      	cmp	r3, #0
 801977a:	d045      	beq.n	8019808 <tcp_rexmit_fast+0xb0>
 801977c:	687b      	ldr	r3, [r7, #4]
 801977e:	8b5b      	ldrh	r3, [r3, #26]
 8019780:	f003 0304 	and.w	r3, r3, #4
 8019784:	2b00      	cmp	r3, #0
 8019786:	d13f      	bne.n	8019808 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8019788:	6878      	ldr	r0, [r7, #4]
 801978a:	f7ff ff79 	bl	8019680 <tcp_rexmit>
 801978e:	4603      	mov	r3, r0
 8019790:	2b00      	cmp	r3, #0
 8019792:	d139      	bne.n	8019808 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8019794:	687b      	ldr	r3, [r7, #4]
 8019796:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801979a:	687b      	ldr	r3, [r7, #4]
 801979c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80197a0:	4293      	cmp	r3, r2
 80197a2:	bf28      	it	cs
 80197a4:	4613      	movcs	r3, r2
 80197a6:	b29b      	uxth	r3, r3
 80197a8:	2b00      	cmp	r3, #0
 80197aa:	da00      	bge.n	80197ae <tcp_rexmit_fast+0x56>
 80197ac:	3301      	adds	r3, #1
 80197ae:	105b      	asrs	r3, r3, #1
 80197b0:	b29a      	uxth	r2, r3
 80197b2:	687b      	ldr	r3, [r7, #4]
 80197b4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80197b8:	687b      	ldr	r3, [r7, #4]
 80197ba:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80197be:	461a      	mov	r2, r3
 80197c0:	687b      	ldr	r3, [r7, #4]
 80197c2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80197c4:	005b      	lsls	r3, r3, #1
 80197c6:	429a      	cmp	r2, r3
 80197c8:	d206      	bcs.n	80197d8 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80197ca:	687b      	ldr	r3, [r7, #4]
 80197cc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80197ce:	005b      	lsls	r3, r3, #1
 80197d0:	b29a      	uxth	r2, r3
 80197d2:	687b      	ldr	r3, [r7, #4]
 80197d4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80197d8:	687b      	ldr	r3, [r7, #4]
 80197da:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80197de:	687b      	ldr	r3, [r7, #4]
 80197e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80197e2:	4619      	mov	r1, r3
 80197e4:	0049      	lsls	r1, r1, #1
 80197e6:	440b      	add	r3, r1
 80197e8:	b29b      	uxth	r3, r3
 80197ea:	4413      	add	r3, r2
 80197ec:	b29a      	uxth	r2, r3
 80197ee:	687b      	ldr	r3, [r7, #4]
 80197f0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 80197f4:	687b      	ldr	r3, [r7, #4]
 80197f6:	8b5b      	ldrh	r3, [r3, #26]
 80197f8:	f043 0304 	orr.w	r3, r3, #4
 80197fc:	b29a      	uxth	r2, r3
 80197fe:	687b      	ldr	r3, [r7, #4]
 8019800:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8019802:	687b      	ldr	r3, [r7, #4]
 8019804:	2200      	movs	r2, #0
 8019806:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8019808:	bf00      	nop
 801980a:	3708      	adds	r7, #8
 801980c:	46bd      	mov	sp, r7
 801980e:	bd80      	pop	{r7, pc}
 8019810:	08020b68 	.word	0x08020b68
 8019814:	08021220 	.word	0x08021220
 8019818:	08020bbc 	.word	0x08020bbc

0801981c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801981c:	b580      	push	{r7, lr}
 801981e:	b086      	sub	sp, #24
 8019820:	af00      	add	r7, sp, #0
 8019822:	60f8      	str	r0, [r7, #12]
 8019824:	607b      	str	r3, [r7, #4]
 8019826:	460b      	mov	r3, r1
 8019828:	817b      	strh	r3, [r7, #10]
 801982a:	4613      	mov	r3, r2
 801982c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801982e:	897a      	ldrh	r2, [r7, #10]
 8019830:	893b      	ldrh	r3, [r7, #8]
 8019832:	4413      	add	r3, r2
 8019834:	b29b      	uxth	r3, r3
 8019836:	3314      	adds	r3, #20
 8019838:	b29b      	uxth	r3, r3
 801983a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801983e:	4619      	mov	r1, r3
 8019840:	2022      	movs	r0, #34	@ 0x22
 8019842:	f7fa fbff 	bl	8014044 <pbuf_alloc>
 8019846:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8019848:	697b      	ldr	r3, [r7, #20]
 801984a:	2b00      	cmp	r3, #0
 801984c:	d04d      	beq.n	80198ea <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801984e:	897b      	ldrh	r3, [r7, #10]
 8019850:	3313      	adds	r3, #19
 8019852:	697a      	ldr	r2, [r7, #20]
 8019854:	8952      	ldrh	r2, [r2, #10]
 8019856:	4293      	cmp	r3, r2
 8019858:	db06      	blt.n	8019868 <tcp_output_alloc_header_common+0x4c>
 801985a:	4b26      	ldr	r3, [pc, #152]	@ (80198f4 <tcp_output_alloc_header_common+0xd8>)
 801985c:	f240 7223 	movw	r2, #1827	@ 0x723
 8019860:	4925      	ldr	r1, [pc, #148]	@ (80198f8 <tcp_output_alloc_header_common+0xdc>)
 8019862:	4826      	ldr	r0, [pc, #152]	@ (80198fc <tcp_output_alloc_header_common+0xe0>)
 8019864:	f004 fce4 	bl	801e230 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8019868:	697b      	ldr	r3, [r7, #20]
 801986a:	685b      	ldr	r3, [r3, #4]
 801986c:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801986e:	8c3b      	ldrh	r3, [r7, #32]
 8019870:	4618      	mov	r0, r3
 8019872:	f7f9 fadd 	bl	8012e30 <lwip_htons>
 8019876:	4603      	mov	r3, r0
 8019878:	461a      	mov	r2, r3
 801987a:	693b      	ldr	r3, [r7, #16]
 801987c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801987e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019880:	4618      	mov	r0, r3
 8019882:	f7f9 fad5 	bl	8012e30 <lwip_htons>
 8019886:	4603      	mov	r3, r0
 8019888:	461a      	mov	r2, r3
 801988a:	693b      	ldr	r3, [r7, #16]
 801988c:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801988e:	693b      	ldr	r3, [r7, #16]
 8019890:	687a      	ldr	r2, [r7, #4]
 8019892:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8019894:	68f8      	ldr	r0, [r7, #12]
 8019896:	f7f9 fae1 	bl	8012e5c <lwip_htonl>
 801989a:	4602      	mov	r2, r0
 801989c:	693b      	ldr	r3, [r7, #16]
 801989e:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80198a0:	897b      	ldrh	r3, [r7, #10]
 80198a2:	089b      	lsrs	r3, r3, #2
 80198a4:	b29b      	uxth	r3, r3
 80198a6:	3305      	adds	r3, #5
 80198a8:	b29b      	uxth	r3, r3
 80198aa:	031b      	lsls	r3, r3, #12
 80198ac:	b29a      	uxth	r2, r3
 80198ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80198b2:	b29b      	uxth	r3, r3
 80198b4:	4313      	orrs	r3, r2
 80198b6:	b29b      	uxth	r3, r3
 80198b8:	4618      	mov	r0, r3
 80198ba:	f7f9 fab9 	bl	8012e30 <lwip_htons>
 80198be:	4603      	mov	r3, r0
 80198c0:	461a      	mov	r2, r3
 80198c2:	693b      	ldr	r3, [r7, #16]
 80198c4:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80198c6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80198c8:	4618      	mov	r0, r3
 80198ca:	f7f9 fab1 	bl	8012e30 <lwip_htons>
 80198ce:	4603      	mov	r3, r0
 80198d0:	461a      	mov	r2, r3
 80198d2:	693b      	ldr	r3, [r7, #16]
 80198d4:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80198d6:	693b      	ldr	r3, [r7, #16]
 80198d8:	2200      	movs	r2, #0
 80198da:	741a      	strb	r2, [r3, #16]
 80198dc:	2200      	movs	r2, #0
 80198de:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80198e0:	693b      	ldr	r3, [r7, #16]
 80198e2:	2200      	movs	r2, #0
 80198e4:	749a      	strb	r2, [r3, #18]
 80198e6:	2200      	movs	r2, #0
 80198e8:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80198ea:	697b      	ldr	r3, [r7, #20]
}
 80198ec:	4618      	mov	r0, r3
 80198ee:	3718      	adds	r7, #24
 80198f0:	46bd      	mov	sp, r7
 80198f2:	bd80      	pop	{r7, pc}
 80198f4:	08020b68 	.word	0x08020b68
 80198f8:	08021240 	.word	0x08021240
 80198fc:	08020bbc 	.word	0x08020bbc

08019900 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8019900:	b5b0      	push	{r4, r5, r7, lr}
 8019902:	b08a      	sub	sp, #40	@ 0x28
 8019904:	af04      	add	r7, sp, #16
 8019906:	60f8      	str	r0, [r7, #12]
 8019908:	607b      	str	r3, [r7, #4]
 801990a:	460b      	mov	r3, r1
 801990c:	817b      	strh	r3, [r7, #10]
 801990e:	4613      	mov	r3, r2
 8019910:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8019912:	68fb      	ldr	r3, [r7, #12]
 8019914:	2b00      	cmp	r3, #0
 8019916:	d106      	bne.n	8019926 <tcp_output_alloc_header+0x26>
 8019918:	4b15      	ldr	r3, [pc, #84]	@ (8019970 <tcp_output_alloc_header+0x70>)
 801991a:	f240 7242 	movw	r2, #1858	@ 0x742
 801991e:	4915      	ldr	r1, [pc, #84]	@ (8019974 <tcp_output_alloc_header+0x74>)
 8019920:	4815      	ldr	r0, [pc, #84]	@ (8019978 <tcp_output_alloc_header+0x78>)
 8019922:	f004 fc85 	bl	801e230 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8019926:	68fb      	ldr	r3, [r7, #12]
 8019928:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801992a:	68fb      	ldr	r3, [r7, #12]
 801992c:	8adb      	ldrh	r3, [r3, #22]
 801992e:	68fa      	ldr	r2, [r7, #12]
 8019930:	8b12      	ldrh	r2, [r2, #24]
 8019932:	68f9      	ldr	r1, [r7, #12]
 8019934:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8019936:	893d      	ldrh	r5, [r7, #8]
 8019938:	897c      	ldrh	r4, [r7, #10]
 801993a:	9103      	str	r1, [sp, #12]
 801993c:	2110      	movs	r1, #16
 801993e:	9102      	str	r1, [sp, #8]
 8019940:	9201      	str	r2, [sp, #4]
 8019942:	9300      	str	r3, [sp, #0]
 8019944:	687b      	ldr	r3, [r7, #4]
 8019946:	462a      	mov	r2, r5
 8019948:	4621      	mov	r1, r4
 801994a:	f7ff ff67 	bl	801981c <tcp_output_alloc_header_common>
 801994e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8019950:	697b      	ldr	r3, [r7, #20]
 8019952:	2b00      	cmp	r3, #0
 8019954:	d006      	beq.n	8019964 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8019956:	68fb      	ldr	r3, [r7, #12]
 8019958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801995a:	68fa      	ldr	r2, [r7, #12]
 801995c:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801995e:	441a      	add	r2, r3
 8019960:	68fb      	ldr	r3, [r7, #12]
 8019962:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8019964:	697b      	ldr	r3, [r7, #20]
}
 8019966:	4618      	mov	r0, r3
 8019968:	3718      	adds	r7, #24
 801996a:	46bd      	mov	sp, r7
 801996c:	bdb0      	pop	{r4, r5, r7, pc}
 801996e:	bf00      	nop
 8019970:	08020b68 	.word	0x08020b68
 8019974:	08021270 	.word	0x08021270
 8019978:	08020bbc 	.word	0x08020bbc

0801997c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801997c:	b580      	push	{r7, lr}
 801997e:	b088      	sub	sp, #32
 8019980:	af00      	add	r7, sp, #0
 8019982:	60f8      	str	r0, [r7, #12]
 8019984:	60b9      	str	r1, [r7, #8]
 8019986:	4611      	mov	r1, r2
 8019988:	461a      	mov	r2, r3
 801998a:	460b      	mov	r3, r1
 801998c:	71fb      	strb	r3, [r7, #7]
 801998e:	4613      	mov	r3, r2
 8019990:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8019992:	2300      	movs	r3, #0
 8019994:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8019996:	68bb      	ldr	r3, [r7, #8]
 8019998:	2b00      	cmp	r3, #0
 801999a:	d106      	bne.n	80199aa <tcp_output_fill_options+0x2e>
 801999c:	4b12      	ldr	r3, [pc, #72]	@ (80199e8 <tcp_output_fill_options+0x6c>)
 801999e:	f240 7256 	movw	r2, #1878	@ 0x756
 80199a2:	4912      	ldr	r1, [pc, #72]	@ (80199ec <tcp_output_fill_options+0x70>)
 80199a4:	4812      	ldr	r0, [pc, #72]	@ (80199f0 <tcp_output_fill_options+0x74>)
 80199a6:	f004 fc43 	bl	801e230 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80199aa:	68bb      	ldr	r3, [r7, #8]
 80199ac:	685b      	ldr	r3, [r3, #4]
 80199ae:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80199b0:	69bb      	ldr	r3, [r7, #24]
 80199b2:	3314      	adds	r3, #20
 80199b4:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80199b6:	8bfb      	ldrh	r3, [r7, #30]
 80199b8:	009b      	lsls	r3, r3, #2
 80199ba:	461a      	mov	r2, r3
 80199bc:	79fb      	ldrb	r3, [r7, #7]
 80199be:	009b      	lsls	r3, r3, #2
 80199c0:	f003 0304 	and.w	r3, r3, #4
 80199c4:	4413      	add	r3, r2
 80199c6:	3314      	adds	r3, #20
 80199c8:	69ba      	ldr	r2, [r7, #24]
 80199ca:	4413      	add	r3, r2
 80199cc:	697a      	ldr	r2, [r7, #20]
 80199ce:	429a      	cmp	r2, r3
 80199d0:	d006      	beq.n	80199e0 <tcp_output_fill_options+0x64>
 80199d2:	4b05      	ldr	r3, [pc, #20]	@ (80199e8 <tcp_output_fill_options+0x6c>)
 80199d4:	f240 7275 	movw	r2, #1909	@ 0x775
 80199d8:	4906      	ldr	r1, [pc, #24]	@ (80199f4 <tcp_output_fill_options+0x78>)
 80199da:	4805      	ldr	r0, [pc, #20]	@ (80199f0 <tcp_output_fill_options+0x74>)
 80199dc:	f004 fc28 	bl	801e230 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80199e0:	bf00      	nop
 80199e2:	3720      	adds	r7, #32
 80199e4:	46bd      	mov	sp, r7
 80199e6:	bd80      	pop	{r7, pc}
 80199e8:	08020b68 	.word	0x08020b68
 80199ec:	08021298 	.word	0x08021298
 80199f0:	08020bbc 	.word	0x08020bbc
 80199f4:	08021190 	.word	0x08021190

080199f8 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 80199f8:	b580      	push	{r7, lr}
 80199fa:	b08a      	sub	sp, #40	@ 0x28
 80199fc:	af04      	add	r7, sp, #16
 80199fe:	60f8      	str	r0, [r7, #12]
 8019a00:	60b9      	str	r1, [r7, #8]
 8019a02:	607a      	str	r2, [r7, #4]
 8019a04:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8019a06:	68bb      	ldr	r3, [r7, #8]
 8019a08:	2b00      	cmp	r3, #0
 8019a0a:	d106      	bne.n	8019a1a <tcp_output_control_segment+0x22>
 8019a0c:	4b1c      	ldr	r3, [pc, #112]	@ (8019a80 <tcp_output_control_segment+0x88>)
 8019a0e:	f240 7287 	movw	r2, #1927	@ 0x787
 8019a12:	491c      	ldr	r1, [pc, #112]	@ (8019a84 <tcp_output_control_segment+0x8c>)
 8019a14:	481c      	ldr	r0, [pc, #112]	@ (8019a88 <tcp_output_control_segment+0x90>)
 8019a16:	f004 fc0b 	bl	801e230 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8019a1a:	683a      	ldr	r2, [r7, #0]
 8019a1c:	6879      	ldr	r1, [r7, #4]
 8019a1e:	68f8      	ldr	r0, [r7, #12]
 8019a20:	f7fe ff42 	bl	80188a8 <tcp_route>
 8019a24:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8019a26:	693b      	ldr	r3, [r7, #16]
 8019a28:	2b00      	cmp	r3, #0
 8019a2a:	d102      	bne.n	8019a32 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8019a2c:	23fc      	movs	r3, #252	@ 0xfc
 8019a2e:	75fb      	strb	r3, [r7, #23]
 8019a30:	e01c      	b.n	8019a6c <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8019a32:	68fb      	ldr	r3, [r7, #12]
 8019a34:	2b00      	cmp	r3, #0
 8019a36:	d006      	beq.n	8019a46 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8019a38:	68fb      	ldr	r3, [r7, #12]
 8019a3a:	7adb      	ldrb	r3, [r3, #11]
 8019a3c:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8019a3e:	68fb      	ldr	r3, [r7, #12]
 8019a40:	7a9b      	ldrb	r3, [r3, #10]
 8019a42:	757b      	strb	r3, [r7, #21]
 8019a44:	e003      	b.n	8019a4e <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8019a46:	23ff      	movs	r3, #255	@ 0xff
 8019a48:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8019a4a:	2300      	movs	r3, #0
 8019a4c:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8019a4e:	7dba      	ldrb	r2, [r7, #22]
 8019a50:	693b      	ldr	r3, [r7, #16]
 8019a52:	9302      	str	r3, [sp, #8]
 8019a54:	2306      	movs	r3, #6
 8019a56:	9301      	str	r3, [sp, #4]
 8019a58:	7d7b      	ldrb	r3, [r7, #21]
 8019a5a:	9300      	str	r3, [sp, #0]
 8019a5c:	4613      	mov	r3, r2
 8019a5e:	683a      	ldr	r2, [r7, #0]
 8019a60:	6879      	ldr	r1, [r7, #4]
 8019a62:	68b8      	ldr	r0, [r7, #8]
 8019a64:	f002 fa4e 	bl	801bf04 <ip4_output_if>
 8019a68:	4603      	mov	r3, r0
 8019a6a:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8019a6c:	68b8      	ldr	r0, [r7, #8]
 8019a6e:	f7fa fdcd 	bl	801460c <pbuf_free>
  return err;
 8019a72:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019a76:	4618      	mov	r0, r3
 8019a78:	3718      	adds	r7, #24
 8019a7a:	46bd      	mov	sp, r7
 8019a7c:	bd80      	pop	{r7, pc}
 8019a7e:	bf00      	nop
 8019a80:	08020b68 	.word	0x08020b68
 8019a84:	080212c0 	.word	0x080212c0
 8019a88:	08020bbc 	.word	0x08020bbc

08019a8c <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8019a8c:	b590      	push	{r4, r7, lr}
 8019a8e:	b08b      	sub	sp, #44	@ 0x2c
 8019a90:	af04      	add	r7, sp, #16
 8019a92:	60f8      	str	r0, [r7, #12]
 8019a94:	60b9      	str	r1, [r7, #8]
 8019a96:	607a      	str	r2, [r7, #4]
 8019a98:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8019a9a:	683b      	ldr	r3, [r7, #0]
 8019a9c:	2b00      	cmp	r3, #0
 8019a9e:	d106      	bne.n	8019aae <tcp_rst+0x22>
 8019aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8019b20 <tcp_rst+0x94>)
 8019aa2:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8019aa6:	491f      	ldr	r1, [pc, #124]	@ (8019b24 <tcp_rst+0x98>)
 8019aa8:	481f      	ldr	r0, [pc, #124]	@ (8019b28 <tcp_rst+0x9c>)
 8019aaa:	f004 fbc1 	bl	801e230 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8019aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019ab0:	2b00      	cmp	r3, #0
 8019ab2:	d106      	bne.n	8019ac2 <tcp_rst+0x36>
 8019ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8019b20 <tcp_rst+0x94>)
 8019ab6:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8019aba:	491c      	ldr	r1, [pc, #112]	@ (8019b2c <tcp_rst+0xa0>)
 8019abc:	481a      	ldr	r0, [pc, #104]	@ (8019b28 <tcp_rst+0x9c>)
 8019abe:	f004 fbb7 	bl	801e230 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019ac2:	2300      	movs	r3, #0
 8019ac4:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8019ac6:	f246 0308 	movw	r3, #24584	@ 0x6008
 8019aca:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8019acc:	7dfb      	ldrb	r3, [r7, #23]
 8019ace:	b29c      	uxth	r4, r3
 8019ad0:	68b8      	ldr	r0, [r7, #8]
 8019ad2:	f7f9 f9c3 	bl	8012e5c <lwip_htonl>
 8019ad6:	4602      	mov	r2, r0
 8019ad8:	8abb      	ldrh	r3, [r7, #20]
 8019ada:	9303      	str	r3, [sp, #12]
 8019adc:	2314      	movs	r3, #20
 8019ade:	9302      	str	r3, [sp, #8]
 8019ae0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8019ae2:	9301      	str	r3, [sp, #4]
 8019ae4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8019ae6:	9300      	str	r3, [sp, #0]
 8019ae8:	4613      	mov	r3, r2
 8019aea:	2200      	movs	r2, #0
 8019aec:	4621      	mov	r1, r4
 8019aee:	6878      	ldr	r0, [r7, #4]
 8019af0:	f7ff fe94 	bl	801981c <tcp_output_alloc_header_common>
 8019af4:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8019af6:	693b      	ldr	r3, [r7, #16]
 8019af8:	2b00      	cmp	r3, #0
 8019afa:	d00c      	beq.n	8019b16 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019afc:	7dfb      	ldrb	r3, [r7, #23]
 8019afe:	2200      	movs	r2, #0
 8019b00:	6939      	ldr	r1, [r7, #16]
 8019b02:	68f8      	ldr	r0, [r7, #12]
 8019b04:	f7ff ff3a 	bl	801997c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8019b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019b0a:	683a      	ldr	r2, [r7, #0]
 8019b0c:	6939      	ldr	r1, [r7, #16]
 8019b0e:	68f8      	ldr	r0, [r7, #12]
 8019b10:	f7ff ff72 	bl	80199f8 <tcp_output_control_segment>
 8019b14:	e000      	b.n	8019b18 <tcp_rst+0x8c>
    return;
 8019b16:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8019b18:	371c      	adds	r7, #28
 8019b1a:	46bd      	mov	sp, r7
 8019b1c:	bd90      	pop	{r4, r7, pc}
 8019b1e:	bf00      	nop
 8019b20:	08020b68 	.word	0x08020b68
 8019b24:	080212ec 	.word	0x080212ec
 8019b28:	08020bbc 	.word	0x08020bbc
 8019b2c:	08021308 	.word	0x08021308

08019b30 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8019b30:	b590      	push	{r4, r7, lr}
 8019b32:	b087      	sub	sp, #28
 8019b34:	af00      	add	r7, sp, #0
 8019b36:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8019b38:	2300      	movs	r3, #0
 8019b3a:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8019b3c:	2300      	movs	r3, #0
 8019b3e:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8019b40:	687b      	ldr	r3, [r7, #4]
 8019b42:	2b00      	cmp	r3, #0
 8019b44:	d106      	bne.n	8019b54 <tcp_send_empty_ack+0x24>
 8019b46:	4b28      	ldr	r3, [pc, #160]	@ (8019be8 <tcp_send_empty_ack+0xb8>)
 8019b48:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8019b4c:	4927      	ldr	r1, [pc, #156]	@ (8019bec <tcp_send_empty_ack+0xbc>)
 8019b4e:	4828      	ldr	r0, [pc, #160]	@ (8019bf0 <tcp_send_empty_ack+0xc0>)
 8019b50:	f004 fb6e 	bl	801e230 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019b54:	7dfb      	ldrb	r3, [r7, #23]
 8019b56:	009b      	lsls	r3, r3, #2
 8019b58:	b2db      	uxtb	r3, r3
 8019b5a:	f003 0304 	and.w	r3, r3, #4
 8019b5e:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8019b60:	7d7b      	ldrb	r3, [r7, #21]
 8019b62:	b29c      	uxth	r4, r3
 8019b64:	687b      	ldr	r3, [r7, #4]
 8019b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019b68:	4618      	mov	r0, r3
 8019b6a:	f7f9 f977 	bl	8012e5c <lwip_htonl>
 8019b6e:	4603      	mov	r3, r0
 8019b70:	2200      	movs	r2, #0
 8019b72:	4621      	mov	r1, r4
 8019b74:	6878      	ldr	r0, [r7, #4]
 8019b76:	f7ff fec3 	bl	8019900 <tcp_output_alloc_header>
 8019b7a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019b7c:	693b      	ldr	r3, [r7, #16]
 8019b7e:	2b00      	cmp	r3, #0
 8019b80:	d109      	bne.n	8019b96 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019b82:	687b      	ldr	r3, [r7, #4]
 8019b84:	8b5b      	ldrh	r3, [r3, #26]
 8019b86:	f043 0303 	orr.w	r3, r3, #3
 8019b8a:	b29a      	uxth	r2, r3
 8019b8c:	687b      	ldr	r3, [r7, #4]
 8019b8e:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8019b90:	f06f 0301 	mvn.w	r3, #1
 8019b94:	e023      	b.n	8019bde <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8019b96:	7dbb      	ldrb	r3, [r7, #22]
 8019b98:	7dfa      	ldrb	r2, [r7, #23]
 8019b9a:	6939      	ldr	r1, [r7, #16]
 8019b9c:	6878      	ldr	r0, [r7, #4]
 8019b9e:	f7ff feed 	bl	801997c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019ba2:	687a      	ldr	r2, [r7, #4]
 8019ba4:	687b      	ldr	r3, [r7, #4]
 8019ba6:	3304      	adds	r3, #4
 8019ba8:	6939      	ldr	r1, [r7, #16]
 8019baa:	6878      	ldr	r0, [r7, #4]
 8019bac:	f7ff ff24 	bl	80199f8 <tcp_output_control_segment>
 8019bb0:	4603      	mov	r3, r0
 8019bb2:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8019bb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019bb8:	2b00      	cmp	r3, #0
 8019bba:	d007      	beq.n	8019bcc <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019bbc:	687b      	ldr	r3, [r7, #4]
 8019bbe:	8b5b      	ldrh	r3, [r3, #26]
 8019bc0:	f043 0303 	orr.w	r3, r3, #3
 8019bc4:	b29a      	uxth	r2, r3
 8019bc6:	687b      	ldr	r3, [r7, #4]
 8019bc8:	835a      	strh	r2, [r3, #26]
 8019bca:	e006      	b.n	8019bda <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019bcc:	687b      	ldr	r3, [r7, #4]
 8019bce:	8b5b      	ldrh	r3, [r3, #26]
 8019bd0:	f023 0303 	bic.w	r3, r3, #3
 8019bd4:	b29a      	uxth	r2, r3
 8019bd6:	687b      	ldr	r3, [r7, #4]
 8019bd8:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8019bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019bde:	4618      	mov	r0, r3
 8019be0:	371c      	adds	r7, #28
 8019be2:	46bd      	mov	sp, r7
 8019be4:	bd90      	pop	{r4, r7, pc}
 8019be6:	bf00      	nop
 8019be8:	08020b68 	.word	0x08020b68
 8019bec:	08021324 	.word	0x08021324
 8019bf0:	08020bbc 	.word	0x08020bbc

08019bf4 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8019bf4:	b590      	push	{r4, r7, lr}
 8019bf6:	b087      	sub	sp, #28
 8019bf8:	af00      	add	r7, sp, #0
 8019bfa:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019bfc:	2300      	movs	r3, #0
 8019bfe:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8019c00:	687b      	ldr	r3, [r7, #4]
 8019c02:	2b00      	cmp	r3, #0
 8019c04:	d106      	bne.n	8019c14 <tcp_keepalive+0x20>
 8019c06:	4b18      	ldr	r3, [pc, #96]	@ (8019c68 <tcp_keepalive+0x74>)
 8019c08:	f640 0224 	movw	r2, #2084	@ 0x824
 8019c0c:	4917      	ldr	r1, [pc, #92]	@ (8019c6c <tcp_keepalive+0x78>)
 8019c0e:	4818      	ldr	r0, [pc, #96]	@ (8019c70 <tcp_keepalive+0x7c>)
 8019c10:	f004 fb0e 	bl	801e230 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8019c14:	7dfb      	ldrb	r3, [r7, #23]
 8019c16:	b29c      	uxth	r4, r3
 8019c18:	687b      	ldr	r3, [r7, #4]
 8019c1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019c1c:	3b01      	subs	r3, #1
 8019c1e:	4618      	mov	r0, r3
 8019c20:	f7f9 f91c 	bl	8012e5c <lwip_htonl>
 8019c24:	4603      	mov	r3, r0
 8019c26:	2200      	movs	r2, #0
 8019c28:	4621      	mov	r1, r4
 8019c2a:	6878      	ldr	r0, [r7, #4]
 8019c2c:	f7ff fe68 	bl	8019900 <tcp_output_alloc_header>
 8019c30:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019c32:	693b      	ldr	r3, [r7, #16]
 8019c34:	2b00      	cmp	r3, #0
 8019c36:	d102      	bne.n	8019c3e <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8019c38:	f04f 33ff 	mov.w	r3, #4294967295
 8019c3c:	e010      	b.n	8019c60 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019c3e:	7dfb      	ldrb	r3, [r7, #23]
 8019c40:	2200      	movs	r2, #0
 8019c42:	6939      	ldr	r1, [r7, #16]
 8019c44:	6878      	ldr	r0, [r7, #4]
 8019c46:	f7ff fe99 	bl	801997c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019c4a:	687a      	ldr	r2, [r7, #4]
 8019c4c:	687b      	ldr	r3, [r7, #4]
 8019c4e:	3304      	adds	r3, #4
 8019c50:	6939      	ldr	r1, [r7, #16]
 8019c52:	6878      	ldr	r0, [r7, #4]
 8019c54:	f7ff fed0 	bl	80199f8 <tcp_output_control_segment>
 8019c58:	4603      	mov	r3, r0
 8019c5a:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019c5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019c60:	4618      	mov	r0, r3
 8019c62:	371c      	adds	r7, #28
 8019c64:	46bd      	mov	sp, r7
 8019c66:	bd90      	pop	{r4, r7, pc}
 8019c68:	08020b68 	.word	0x08020b68
 8019c6c:	08021344 	.word	0x08021344
 8019c70:	08020bbc 	.word	0x08020bbc

08019c74 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8019c74:	b590      	push	{r4, r7, lr}
 8019c76:	b08b      	sub	sp, #44	@ 0x2c
 8019c78:	af00      	add	r7, sp, #0
 8019c7a:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019c7c:	2300      	movs	r3, #0
 8019c7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8019c82:	687b      	ldr	r3, [r7, #4]
 8019c84:	2b00      	cmp	r3, #0
 8019c86:	d106      	bne.n	8019c96 <tcp_zero_window_probe+0x22>
 8019c88:	4b4c      	ldr	r3, [pc, #304]	@ (8019dbc <tcp_zero_window_probe+0x148>)
 8019c8a:	f640 024f 	movw	r2, #2127	@ 0x84f
 8019c8e:	494c      	ldr	r1, [pc, #304]	@ (8019dc0 <tcp_zero_window_probe+0x14c>)
 8019c90:	484c      	ldr	r0, [pc, #304]	@ (8019dc4 <tcp_zero_window_probe+0x150>)
 8019c92:	f004 facd 	bl	801e230 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8019c96:	687b      	ldr	r3, [r7, #4]
 8019c98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019c9a:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8019c9c:	6a3b      	ldr	r3, [r7, #32]
 8019c9e:	2b00      	cmp	r3, #0
 8019ca0:	d101      	bne.n	8019ca6 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8019ca2:	2300      	movs	r3, #0
 8019ca4:	e086      	b.n	8019db4 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8019ca6:	687b      	ldr	r3, [r7, #4]
 8019ca8:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8019cac:	2bff      	cmp	r3, #255	@ 0xff
 8019cae:	d007      	beq.n	8019cc0 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8019cb0:	687b      	ldr	r3, [r7, #4]
 8019cb2:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8019cb6:	3301      	adds	r3, #1
 8019cb8:	b2da      	uxtb	r2, r3
 8019cba:	687b      	ldr	r3, [r7, #4]
 8019cbc:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8019cc0:	6a3b      	ldr	r3, [r7, #32]
 8019cc2:	68db      	ldr	r3, [r3, #12]
 8019cc4:	899b      	ldrh	r3, [r3, #12]
 8019cc6:	b29b      	uxth	r3, r3
 8019cc8:	4618      	mov	r0, r3
 8019cca:	f7f9 f8b1 	bl	8012e30 <lwip_htons>
 8019cce:	4603      	mov	r3, r0
 8019cd0:	b2db      	uxtb	r3, r3
 8019cd2:	f003 0301 	and.w	r3, r3, #1
 8019cd6:	2b00      	cmp	r3, #0
 8019cd8:	d005      	beq.n	8019ce6 <tcp_zero_window_probe+0x72>
 8019cda:	6a3b      	ldr	r3, [r7, #32]
 8019cdc:	891b      	ldrh	r3, [r3, #8]
 8019cde:	2b00      	cmp	r3, #0
 8019ce0:	d101      	bne.n	8019ce6 <tcp_zero_window_probe+0x72>
 8019ce2:	2301      	movs	r3, #1
 8019ce4:	e000      	b.n	8019ce8 <tcp_zero_window_probe+0x74>
 8019ce6:	2300      	movs	r3, #0
 8019ce8:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8019cea:	7ffb      	ldrb	r3, [r7, #31]
 8019cec:	2b00      	cmp	r3, #0
 8019cee:	bf0c      	ite	eq
 8019cf0:	2301      	moveq	r3, #1
 8019cf2:	2300      	movne	r3, #0
 8019cf4:	b2db      	uxtb	r3, r3
 8019cf6:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8019cf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019cfc:	b299      	uxth	r1, r3
 8019cfe:	6a3b      	ldr	r3, [r7, #32]
 8019d00:	68db      	ldr	r3, [r3, #12]
 8019d02:	685b      	ldr	r3, [r3, #4]
 8019d04:	8bba      	ldrh	r2, [r7, #28]
 8019d06:	6878      	ldr	r0, [r7, #4]
 8019d08:	f7ff fdfa 	bl	8019900 <tcp_output_alloc_header>
 8019d0c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8019d0e:	69bb      	ldr	r3, [r7, #24]
 8019d10:	2b00      	cmp	r3, #0
 8019d12:	d102      	bne.n	8019d1a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8019d14:	f04f 33ff 	mov.w	r3, #4294967295
 8019d18:	e04c      	b.n	8019db4 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8019d1a:	69bb      	ldr	r3, [r7, #24]
 8019d1c:	685b      	ldr	r3, [r3, #4]
 8019d1e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8019d20:	7ffb      	ldrb	r3, [r7, #31]
 8019d22:	2b00      	cmp	r3, #0
 8019d24:	d011      	beq.n	8019d4a <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8019d26:	697b      	ldr	r3, [r7, #20]
 8019d28:	899b      	ldrh	r3, [r3, #12]
 8019d2a:	b29b      	uxth	r3, r3
 8019d2c:	b21b      	sxth	r3, r3
 8019d2e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8019d32:	b21c      	sxth	r4, r3
 8019d34:	2011      	movs	r0, #17
 8019d36:	f7f9 f87b 	bl	8012e30 <lwip_htons>
 8019d3a:	4603      	mov	r3, r0
 8019d3c:	b21b      	sxth	r3, r3
 8019d3e:	4323      	orrs	r3, r4
 8019d40:	b21b      	sxth	r3, r3
 8019d42:	b29a      	uxth	r2, r3
 8019d44:	697b      	ldr	r3, [r7, #20]
 8019d46:	819a      	strh	r2, [r3, #12]
 8019d48:	e010      	b.n	8019d6c <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8019d4a:	69bb      	ldr	r3, [r7, #24]
 8019d4c:	685b      	ldr	r3, [r3, #4]
 8019d4e:	3314      	adds	r3, #20
 8019d50:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8019d52:	6a3b      	ldr	r3, [r7, #32]
 8019d54:	6858      	ldr	r0, [r3, #4]
 8019d56:	6a3b      	ldr	r3, [r7, #32]
 8019d58:	685b      	ldr	r3, [r3, #4]
 8019d5a:	891a      	ldrh	r2, [r3, #8]
 8019d5c:	6a3b      	ldr	r3, [r7, #32]
 8019d5e:	891b      	ldrh	r3, [r3, #8]
 8019d60:	1ad3      	subs	r3, r2, r3
 8019d62:	b29b      	uxth	r3, r3
 8019d64:	2201      	movs	r2, #1
 8019d66:	6939      	ldr	r1, [r7, #16]
 8019d68:	f7fa fe56 	bl	8014a18 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8019d6c:	6a3b      	ldr	r3, [r7, #32]
 8019d6e:	68db      	ldr	r3, [r3, #12]
 8019d70:	685b      	ldr	r3, [r3, #4]
 8019d72:	4618      	mov	r0, r3
 8019d74:	f7f9 f872 	bl	8012e5c <lwip_htonl>
 8019d78:	4603      	mov	r3, r0
 8019d7a:	3301      	adds	r3, #1
 8019d7c:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8019d7e:	687b      	ldr	r3, [r7, #4]
 8019d80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019d82:	68fb      	ldr	r3, [r7, #12]
 8019d84:	1ad3      	subs	r3, r2, r3
 8019d86:	2b00      	cmp	r3, #0
 8019d88:	da02      	bge.n	8019d90 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8019d8a:	687b      	ldr	r3, [r7, #4]
 8019d8c:	68fa      	ldr	r2, [r7, #12]
 8019d8e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019d90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019d94:	2200      	movs	r2, #0
 8019d96:	69b9      	ldr	r1, [r7, #24]
 8019d98:	6878      	ldr	r0, [r7, #4]
 8019d9a:	f7ff fdef 	bl	801997c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019d9e:	687a      	ldr	r2, [r7, #4]
 8019da0:	687b      	ldr	r3, [r7, #4]
 8019da2:	3304      	adds	r3, #4
 8019da4:	69b9      	ldr	r1, [r7, #24]
 8019da6:	6878      	ldr	r0, [r7, #4]
 8019da8:	f7ff fe26 	bl	80199f8 <tcp_output_control_segment>
 8019dac:	4603      	mov	r3, r0
 8019dae:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019db0:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8019db4:	4618      	mov	r0, r3
 8019db6:	372c      	adds	r7, #44	@ 0x2c
 8019db8:	46bd      	mov	sp, r7
 8019dba:	bd90      	pop	{r4, r7, pc}
 8019dbc:	08020b68 	.word	0x08020b68
 8019dc0:	08021360 	.word	0x08021360
 8019dc4:	08020bbc 	.word	0x08020bbc

08019dc8 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8019dc8:	b580      	push	{r7, lr}
 8019dca:	b082      	sub	sp, #8
 8019dcc:	af00      	add	r7, sp, #0
 8019dce:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8019dd0:	f7fa ff10 	bl	8014bf4 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8019dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8019e00 <tcpip_tcp_timer+0x38>)
 8019dd6:	681b      	ldr	r3, [r3, #0]
 8019dd8:	2b00      	cmp	r3, #0
 8019dda:	d103      	bne.n	8019de4 <tcpip_tcp_timer+0x1c>
 8019ddc:	4b09      	ldr	r3, [pc, #36]	@ (8019e04 <tcpip_tcp_timer+0x3c>)
 8019dde:	681b      	ldr	r3, [r3, #0]
 8019de0:	2b00      	cmp	r3, #0
 8019de2:	d005      	beq.n	8019df0 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019de4:	2200      	movs	r2, #0
 8019de6:	4908      	ldr	r1, [pc, #32]	@ (8019e08 <tcpip_tcp_timer+0x40>)
 8019de8:	20fa      	movs	r0, #250	@ 0xfa
 8019dea:	f000 f8f3 	bl	8019fd4 <sys_timeout>
 8019dee:	e003      	b.n	8019df8 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8019df0:	4b06      	ldr	r3, [pc, #24]	@ (8019e0c <tcpip_tcp_timer+0x44>)
 8019df2:	2200      	movs	r2, #0
 8019df4:	601a      	str	r2, [r3, #0]
  }
}
 8019df6:	bf00      	nop
 8019df8:	bf00      	nop
 8019dfa:	3708      	adds	r7, #8
 8019dfc:	46bd      	mov	sp, r7
 8019dfe:	bd80      	pop	{r7, pc}
 8019e00:	200276fc 	.word	0x200276fc
 8019e04:	20027700 	.word	0x20027700
 8019e08:	08019dc9 	.word	0x08019dc9
 8019e0c:	20027748 	.word	0x20027748

08019e10 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8019e10:	b580      	push	{r7, lr}
 8019e12:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8019e14:	4b0a      	ldr	r3, [pc, #40]	@ (8019e40 <tcp_timer_needed+0x30>)
 8019e16:	681b      	ldr	r3, [r3, #0]
 8019e18:	2b00      	cmp	r3, #0
 8019e1a:	d10f      	bne.n	8019e3c <tcp_timer_needed+0x2c>
 8019e1c:	4b09      	ldr	r3, [pc, #36]	@ (8019e44 <tcp_timer_needed+0x34>)
 8019e1e:	681b      	ldr	r3, [r3, #0]
 8019e20:	2b00      	cmp	r3, #0
 8019e22:	d103      	bne.n	8019e2c <tcp_timer_needed+0x1c>
 8019e24:	4b08      	ldr	r3, [pc, #32]	@ (8019e48 <tcp_timer_needed+0x38>)
 8019e26:	681b      	ldr	r3, [r3, #0]
 8019e28:	2b00      	cmp	r3, #0
 8019e2a:	d007      	beq.n	8019e3c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8019e2c:	4b04      	ldr	r3, [pc, #16]	@ (8019e40 <tcp_timer_needed+0x30>)
 8019e2e:	2201      	movs	r2, #1
 8019e30:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019e32:	2200      	movs	r2, #0
 8019e34:	4905      	ldr	r1, [pc, #20]	@ (8019e4c <tcp_timer_needed+0x3c>)
 8019e36:	20fa      	movs	r0, #250	@ 0xfa
 8019e38:	f000 f8cc 	bl	8019fd4 <sys_timeout>
  }
}
 8019e3c:	bf00      	nop
 8019e3e:	bd80      	pop	{r7, pc}
 8019e40:	20027748 	.word	0x20027748
 8019e44:	200276fc 	.word	0x200276fc
 8019e48:	20027700 	.word	0x20027700
 8019e4c:	08019dc9 	.word	0x08019dc9

08019e50 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8019e50:	b580      	push	{r7, lr}
 8019e52:	b086      	sub	sp, #24
 8019e54:	af00      	add	r7, sp, #0
 8019e56:	60f8      	str	r0, [r7, #12]
 8019e58:	60b9      	str	r1, [r7, #8]
 8019e5a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8019e5c:	200a      	movs	r0, #10
 8019e5e:	f7f9 fcbb 	bl	80137d8 <memp_malloc>
 8019e62:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8019e64:	693b      	ldr	r3, [r7, #16]
 8019e66:	2b00      	cmp	r3, #0
 8019e68:	d109      	bne.n	8019e7e <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8019e6a:	693b      	ldr	r3, [r7, #16]
 8019e6c:	2b00      	cmp	r3, #0
 8019e6e:	d151      	bne.n	8019f14 <sys_timeout_abs+0xc4>
 8019e70:	4b2a      	ldr	r3, [pc, #168]	@ (8019f1c <sys_timeout_abs+0xcc>)
 8019e72:	22be      	movs	r2, #190	@ 0xbe
 8019e74:	492a      	ldr	r1, [pc, #168]	@ (8019f20 <sys_timeout_abs+0xd0>)
 8019e76:	482b      	ldr	r0, [pc, #172]	@ (8019f24 <sys_timeout_abs+0xd4>)
 8019e78:	f004 f9da 	bl	801e230 <iprintf>
    return;
 8019e7c:	e04a      	b.n	8019f14 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8019e7e:	693b      	ldr	r3, [r7, #16]
 8019e80:	2200      	movs	r2, #0
 8019e82:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8019e84:	693b      	ldr	r3, [r7, #16]
 8019e86:	68ba      	ldr	r2, [r7, #8]
 8019e88:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8019e8a:	693b      	ldr	r3, [r7, #16]
 8019e8c:	687a      	ldr	r2, [r7, #4]
 8019e8e:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8019e90:	693b      	ldr	r3, [r7, #16]
 8019e92:	68fa      	ldr	r2, [r7, #12]
 8019e94:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8019e96:	4b24      	ldr	r3, [pc, #144]	@ (8019f28 <sys_timeout_abs+0xd8>)
 8019e98:	681b      	ldr	r3, [r3, #0]
 8019e9a:	2b00      	cmp	r3, #0
 8019e9c:	d103      	bne.n	8019ea6 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8019e9e:	4a22      	ldr	r2, [pc, #136]	@ (8019f28 <sys_timeout_abs+0xd8>)
 8019ea0:	693b      	ldr	r3, [r7, #16]
 8019ea2:	6013      	str	r3, [r2, #0]
    return;
 8019ea4:	e037      	b.n	8019f16 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8019ea6:	693b      	ldr	r3, [r7, #16]
 8019ea8:	685a      	ldr	r2, [r3, #4]
 8019eaa:	4b1f      	ldr	r3, [pc, #124]	@ (8019f28 <sys_timeout_abs+0xd8>)
 8019eac:	681b      	ldr	r3, [r3, #0]
 8019eae:	685b      	ldr	r3, [r3, #4]
 8019eb0:	1ad3      	subs	r3, r2, r3
 8019eb2:	0fdb      	lsrs	r3, r3, #31
 8019eb4:	f003 0301 	and.w	r3, r3, #1
 8019eb8:	b2db      	uxtb	r3, r3
 8019eba:	2b00      	cmp	r3, #0
 8019ebc:	d007      	beq.n	8019ece <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8019ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8019f28 <sys_timeout_abs+0xd8>)
 8019ec0:	681a      	ldr	r2, [r3, #0]
 8019ec2:	693b      	ldr	r3, [r7, #16]
 8019ec4:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8019ec6:	4a18      	ldr	r2, [pc, #96]	@ (8019f28 <sys_timeout_abs+0xd8>)
 8019ec8:	693b      	ldr	r3, [r7, #16]
 8019eca:	6013      	str	r3, [r2, #0]
 8019ecc:	e023      	b.n	8019f16 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8019ece:	4b16      	ldr	r3, [pc, #88]	@ (8019f28 <sys_timeout_abs+0xd8>)
 8019ed0:	681b      	ldr	r3, [r3, #0]
 8019ed2:	617b      	str	r3, [r7, #20]
 8019ed4:	e01a      	b.n	8019f0c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8019ed6:	697b      	ldr	r3, [r7, #20]
 8019ed8:	681b      	ldr	r3, [r3, #0]
 8019eda:	2b00      	cmp	r3, #0
 8019edc:	d00b      	beq.n	8019ef6 <sys_timeout_abs+0xa6>
 8019ede:	693b      	ldr	r3, [r7, #16]
 8019ee0:	685a      	ldr	r2, [r3, #4]
 8019ee2:	697b      	ldr	r3, [r7, #20]
 8019ee4:	681b      	ldr	r3, [r3, #0]
 8019ee6:	685b      	ldr	r3, [r3, #4]
 8019ee8:	1ad3      	subs	r3, r2, r3
 8019eea:	0fdb      	lsrs	r3, r3, #31
 8019eec:	f003 0301 	and.w	r3, r3, #1
 8019ef0:	b2db      	uxtb	r3, r3
 8019ef2:	2b00      	cmp	r3, #0
 8019ef4:	d007      	beq.n	8019f06 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8019ef6:	697b      	ldr	r3, [r7, #20]
 8019ef8:	681a      	ldr	r2, [r3, #0]
 8019efa:	693b      	ldr	r3, [r7, #16]
 8019efc:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8019efe:	697b      	ldr	r3, [r7, #20]
 8019f00:	693a      	ldr	r2, [r7, #16]
 8019f02:	601a      	str	r2, [r3, #0]
        break;
 8019f04:	e007      	b.n	8019f16 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8019f06:	697b      	ldr	r3, [r7, #20]
 8019f08:	681b      	ldr	r3, [r3, #0]
 8019f0a:	617b      	str	r3, [r7, #20]
 8019f0c:	697b      	ldr	r3, [r7, #20]
 8019f0e:	2b00      	cmp	r3, #0
 8019f10:	d1e1      	bne.n	8019ed6 <sys_timeout_abs+0x86>
 8019f12:	e000      	b.n	8019f16 <sys_timeout_abs+0xc6>
    return;
 8019f14:	bf00      	nop
      }
    }
  }
}
 8019f16:	3718      	adds	r7, #24
 8019f18:	46bd      	mov	sp, r7
 8019f1a:	bd80      	pop	{r7, pc}
 8019f1c:	08021384 	.word	0x08021384
 8019f20:	080213b8 	.word	0x080213b8
 8019f24:	080213f8 	.word	0x080213f8
 8019f28:	20027740 	.word	0x20027740

08019f2c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8019f2c:	b580      	push	{r7, lr}
 8019f2e:	b086      	sub	sp, #24
 8019f30:	af00      	add	r7, sp, #0
 8019f32:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8019f34:	687b      	ldr	r3, [r7, #4]
 8019f36:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8019f38:	697b      	ldr	r3, [r7, #20]
 8019f3a:	685b      	ldr	r3, [r3, #4]
 8019f3c:	4798      	blx	r3

  now = sys_now();
 8019f3e:	f7f4 facb 	bl	800e4d8 <sys_now>
 8019f42:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8019f44:	697b      	ldr	r3, [r7, #20]
 8019f46:	681a      	ldr	r2, [r3, #0]
 8019f48:	4b0f      	ldr	r3, [pc, #60]	@ (8019f88 <lwip_cyclic_timer+0x5c>)
 8019f4a:	681b      	ldr	r3, [r3, #0]
 8019f4c:	4413      	add	r3, r2
 8019f4e:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8019f50:	68fa      	ldr	r2, [r7, #12]
 8019f52:	693b      	ldr	r3, [r7, #16]
 8019f54:	1ad3      	subs	r3, r2, r3
 8019f56:	0fdb      	lsrs	r3, r3, #31
 8019f58:	f003 0301 	and.w	r3, r3, #1
 8019f5c:	b2db      	uxtb	r3, r3
 8019f5e:	2b00      	cmp	r3, #0
 8019f60:	d009      	beq.n	8019f76 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8019f62:	697b      	ldr	r3, [r7, #20]
 8019f64:	681a      	ldr	r2, [r3, #0]
 8019f66:	693b      	ldr	r3, [r7, #16]
 8019f68:	4413      	add	r3, r2
 8019f6a:	687a      	ldr	r2, [r7, #4]
 8019f6c:	4907      	ldr	r1, [pc, #28]	@ (8019f8c <lwip_cyclic_timer+0x60>)
 8019f6e:	4618      	mov	r0, r3
 8019f70:	f7ff ff6e 	bl	8019e50 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8019f74:	e004      	b.n	8019f80 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8019f76:	687a      	ldr	r2, [r7, #4]
 8019f78:	4904      	ldr	r1, [pc, #16]	@ (8019f8c <lwip_cyclic_timer+0x60>)
 8019f7a:	68f8      	ldr	r0, [r7, #12]
 8019f7c:	f7ff ff68 	bl	8019e50 <sys_timeout_abs>
}
 8019f80:	bf00      	nop
 8019f82:	3718      	adds	r7, #24
 8019f84:	46bd      	mov	sp, r7
 8019f86:	bd80      	pop	{r7, pc}
 8019f88:	20027744 	.word	0x20027744
 8019f8c:	08019f2d 	.word	0x08019f2d

08019f90 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8019f90:	b580      	push	{r7, lr}
 8019f92:	b082      	sub	sp, #8
 8019f94:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8019f96:	2301      	movs	r3, #1
 8019f98:	607b      	str	r3, [r7, #4]
 8019f9a:	e00e      	b.n	8019fba <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8019f9c:	4a0b      	ldr	r2, [pc, #44]	@ (8019fcc <sys_timeouts_init+0x3c>)
 8019f9e:	687b      	ldr	r3, [r7, #4]
 8019fa0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8019fa4:	687b      	ldr	r3, [r7, #4]
 8019fa6:	00db      	lsls	r3, r3, #3
 8019fa8:	4a08      	ldr	r2, [pc, #32]	@ (8019fcc <sys_timeouts_init+0x3c>)
 8019faa:	4413      	add	r3, r2
 8019fac:	461a      	mov	r2, r3
 8019fae:	4908      	ldr	r1, [pc, #32]	@ (8019fd0 <sys_timeouts_init+0x40>)
 8019fb0:	f000 f810 	bl	8019fd4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8019fb4:	687b      	ldr	r3, [r7, #4]
 8019fb6:	3301      	adds	r3, #1
 8019fb8:	607b      	str	r3, [r7, #4]
 8019fba:	687b      	ldr	r3, [r7, #4]
 8019fbc:	2b02      	cmp	r3, #2
 8019fbe:	d9ed      	bls.n	8019f9c <sys_timeouts_init+0xc>
  }
}
 8019fc0:	bf00      	nop
 8019fc2:	bf00      	nop
 8019fc4:	3708      	adds	r7, #8
 8019fc6:	46bd      	mov	sp, r7
 8019fc8:	bd80      	pop	{r7, pc}
 8019fca:	bf00      	nop
 8019fcc:	080225b8 	.word	0x080225b8
 8019fd0:	08019f2d 	.word	0x08019f2d

08019fd4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8019fd4:	b580      	push	{r7, lr}
 8019fd6:	b086      	sub	sp, #24
 8019fd8:	af00      	add	r7, sp, #0
 8019fda:	60f8      	str	r0, [r7, #12]
 8019fdc:	60b9      	str	r1, [r7, #8]
 8019fde:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8019fe0:	68fb      	ldr	r3, [r7, #12]
 8019fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8019fe6:	d306      	bcc.n	8019ff6 <sys_timeout+0x22>
 8019fe8:	4b0a      	ldr	r3, [pc, #40]	@ (801a014 <sys_timeout+0x40>)
 8019fea:	f240 1229 	movw	r2, #297	@ 0x129
 8019fee:	490a      	ldr	r1, [pc, #40]	@ (801a018 <sys_timeout+0x44>)
 8019ff0:	480a      	ldr	r0, [pc, #40]	@ (801a01c <sys_timeout+0x48>)
 8019ff2:	f004 f91d 	bl	801e230 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8019ff6:	f7f4 fa6f 	bl	800e4d8 <sys_now>
 8019ffa:	4602      	mov	r2, r0
 8019ffc:	68fb      	ldr	r3, [r7, #12]
 8019ffe:	4413      	add	r3, r2
 801a000:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a002:	687a      	ldr	r2, [r7, #4]
 801a004:	68b9      	ldr	r1, [r7, #8]
 801a006:	6978      	ldr	r0, [r7, #20]
 801a008:	f7ff ff22 	bl	8019e50 <sys_timeout_abs>
#endif
}
 801a00c:	bf00      	nop
 801a00e:	3718      	adds	r7, #24
 801a010:	46bd      	mov	sp, r7
 801a012:	bd80      	pop	{r7, pc}
 801a014:	08021384 	.word	0x08021384
 801a018:	08021420 	.word	0x08021420
 801a01c:	080213f8 	.word	0x080213f8

0801a020 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801a020:	b580      	push	{r7, lr}
 801a022:	b084      	sub	sp, #16
 801a024:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801a026:	f7f4 fa57 	bl	800e4d8 <sys_now>
 801a02a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801a02c:	4b17      	ldr	r3, [pc, #92]	@ (801a08c <sys_check_timeouts+0x6c>)
 801a02e:	681b      	ldr	r3, [r3, #0]
 801a030:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801a032:	68bb      	ldr	r3, [r7, #8]
 801a034:	2b00      	cmp	r3, #0
 801a036:	d022      	beq.n	801a07e <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801a038:	68bb      	ldr	r3, [r7, #8]
 801a03a:	685b      	ldr	r3, [r3, #4]
 801a03c:	68fa      	ldr	r2, [r7, #12]
 801a03e:	1ad3      	subs	r3, r2, r3
 801a040:	0fdb      	lsrs	r3, r3, #31
 801a042:	f003 0301 	and.w	r3, r3, #1
 801a046:	b2db      	uxtb	r3, r3
 801a048:	2b00      	cmp	r3, #0
 801a04a:	d11a      	bne.n	801a082 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801a04c:	68bb      	ldr	r3, [r7, #8]
 801a04e:	681b      	ldr	r3, [r3, #0]
 801a050:	4a0e      	ldr	r2, [pc, #56]	@ (801a08c <sys_check_timeouts+0x6c>)
 801a052:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801a054:	68bb      	ldr	r3, [r7, #8]
 801a056:	689b      	ldr	r3, [r3, #8]
 801a058:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801a05a:	68bb      	ldr	r3, [r7, #8]
 801a05c:	68db      	ldr	r3, [r3, #12]
 801a05e:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801a060:	68bb      	ldr	r3, [r7, #8]
 801a062:	685b      	ldr	r3, [r3, #4]
 801a064:	4a0a      	ldr	r2, [pc, #40]	@ (801a090 <sys_check_timeouts+0x70>)
 801a066:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801a068:	68b9      	ldr	r1, [r7, #8]
 801a06a:	200a      	movs	r0, #10
 801a06c:	f7f9 fc2a 	bl	80138c4 <memp_free>
    if (handler != NULL) {
 801a070:	687b      	ldr	r3, [r7, #4]
 801a072:	2b00      	cmp	r3, #0
 801a074:	d0da      	beq.n	801a02c <sys_check_timeouts+0xc>
      handler(arg);
 801a076:	687b      	ldr	r3, [r7, #4]
 801a078:	6838      	ldr	r0, [r7, #0]
 801a07a:	4798      	blx	r3
  do {
 801a07c:	e7d6      	b.n	801a02c <sys_check_timeouts+0xc>
      return;
 801a07e:	bf00      	nop
 801a080:	e000      	b.n	801a084 <sys_check_timeouts+0x64>
      return;
 801a082:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801a084:	3710      	adds	r7, #16
 801a086:	46bd      	mov	sp, r7
 801a088:	bd80      	pop	{r7, pc}
 801a08a:	bf00      	nop
 801a08c:	20027740 	.word	0x20027740
 801a090:	20027744 	.word	0x20027744

0801a094 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801a094:	b580      	push	{r7, lr}
 801a096:	b082      	sub	sp, #8
 801a098:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801a09a:	4b16      	ldr	r3, [pc, #88]	@ (801a0f4 <sys_timeouts_sleeptime+0x60>)
 801a09c:	681b      	ldr	r3, [r3, #0]
 801a09e:	2b00      	cmp	r3, #0
 801a0a0:	d102      	bne.n	801a0a8 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801a0a2:	f04f 33ff 	mov.w	r3, #4294967295
 801a0a6:	e020      	b.n	801a0ea <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801a0a8:	f7f4 fa16 	bl	800e4d8 <sys_now>
 801a0ac:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801a0ae:	4b11      	ldr	r3, [pc, #68]	@ (801a0f4 <sys_timeouts_sleeptime+0x60>)
 801a0b0:	681b      	ldr	r3, [r3, #0]
 801a0b2:	685a      	ldr	r2, [r3, #4]
 801a0b4:	687b      	ldr	r3, [r7, #4]
 801a0b6:	1ad3      	subs	r3, r2, r3
 801a0b8:	0fdb      	lsrs	r3, r3, #31
 801a0ba:	f003 0301 	and.w	r3, r3, #1
 801a0be:	b2db      	uxtb	r3, r3
 801a0c0:	2b00      	cmp	r3, #0
 801a0c2:	d001      	beq.n	801a0c8 <sys_timeouts_sleeptime+0x34>
    return 0;
 801a0c4:	2300      	movs	r3, #0
 801a0c6:	e010      	b.n	801a0ea <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801a0c8:	4b0a      	ldr	r3, [pc, #40]	@ (801a0f4 <sys_timeouts_sleeptime+0x60>)
 801a0ca:	681b      	ldr	r3, [r3, #0]
 801a0cc:	685a      	ldr	r2, [r3, #4]
 801a0ce:	687b      	ldr	r3, [r7, #4]
 801a0d0:	1ad3      	subs	r3, r2, r3
 801a0d2:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801a0d4:	683b      	ldr	r3, [r7, #0]
 801a0d6:	2b00      	cmp	r3, #0
 801a0d8:	da06      	bge.n	801a0e8 <sys_timeouts_sleeptime+0x54>
 801a0da:	4b07      	ldr	r3, [pc, #28]	@ (801a0f8 <sys_timeouts_sleeptime+0x64>)
 801a0dc:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801a0e0:	4906      	ldr	r1, [pc, #24]	@ (801a0fc <sys_timeouts_sleeptime+0x68>)
 801a0e2:	4807      	ldr	r0, [pc, #28]	@ (801a100 <sys_timeouts_sleeptime+0x6c>)
 801a0e4:	f004 f8a4 	bl	801e230 <iprintf>
    return ret;
 801a0e8:	683b      	ldr	r3, [r7, #0]
  }
}
 801a0ea:	4618      	mov	r0, r3
 801a0ec:	3708      	adds	r7, #8
 801a0ee:	46bd      	mov	sp, r7
 801a0f0:	bd80      	pop	{r7, pc}
 801a0f2:	bf00      	nop
 801a0f4:	20027740 	.word	0x20027740
 801a0f8:	08021384 	.word	0x08021384
 801a0fc:	08021458 	.word	0x08021458
 801a100:	080213f8 	.word	0x080213f8

0801a104 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801a104:	b580      	push	{r7, lr}
 801a106:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801a108:	f003 ff92 	bl	801e030 <rand>
 801a10c:	4603      	mov	r3, r0
 801a10e:	b29b      	uxth	r3, r3
 801a110:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801a114:	b29b      	uxth	r3, r3
 801a116:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801a11a:	b29a      	uxth	r2, r3
 801a11c:	4b01      	ldr	r3, [pc, #4]	@ (801a124 <udp_init+0x20>)
 801a11e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801a120:	bf00      	nop
 801a122:	bd80      	pop	{r7, pc}
 801a124:	2000002c 	.word	0x2000002c

0801a128 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801a128:	b480      	push	{r7}
 801a12a:	b083      	sub	sp, #12
 801a12c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801a12e:	2300      	movs	r3, #0
 801a130:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801a132:	4b17      	ldr	r3, [pc, #92]	@ (801a190 <udp_new_port+0x68>)
 801a134:	881b      	ldrh	r3, [r3, #0]
 801a136:	1c5a      	adds	r2, r3, #1
 801a138:	b291      	uxth	r1, r2
 801a13a:	4a15      	ldr	r2, [pc, #84]	@ (801a190 <udp_new_port+0x68>)
 801a13c:	8011      	strh	r1, [r2, #0]
 801a13e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a142:	4293      	cmp	r3, r2
 801a144:	d103      	bne.n	801a14e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801a146:	4b12      	ldr	r3, [pc, #72]	@ (801a190 <udp_new_port+0x68>)
 801a148:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801a14c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a14e:	4b11      	ldr	r3, [pc, #68]	@ (801a194 <udp_new_port+0x6c>)
 801a150:	681b      	ldr	r3, [r3, #0]
 801a152:	603b      	str	r3, [r7, #0]
 801a154:	e011      	b.n	801a17a <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801a156:	683b      	ldr	r3, [r7, #0]
 801a158:	8a5a      	ldrh	r2, [r3, #18]
 801a15a:	4b0d      	ldr	r3, [pc, #52]	@ (801a190 <udp_new_port+0x68>)
 801a15c:	881b      	ldrh	r3, [r3, #0]
 801a15e:	429a      	cmp	r2, r3
 801a160:	d108      	bne.n	801a174 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801a162:	88fb      	ldrh	r3, [r7, #6]
 801a164:	3301      	adds	r3, #1
 801a166:	80fb      	strh	r3, [r7, #6]
 801a168:	88fb      	ldrh	r3, [r7, #6]
 801a16a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801a16e:	d3e0      	bcc.n	801a132 <udp_new_port+0xa>
        return 0;
 801a170:	2300      	movs	r3, #0
 801a172:	e007      	b.n	801a184 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a174:	683b      	ldr	r3, [r7, #0]
 801a176:	68db      	ldr	r3, [r3, #12]
 801a178:	603b      	str	r3, [r7, #0]
 801a17a:	683b      	ldr	r3, [r7, #0]
 801a17c:	2b00      	cmp	r3, #0
 801a17e:	d1ea      	bne.n	801a156 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801a180:	4b03      	ldr	r3, [pc, #12]	@ (801a190 <udp_new_port+0x68>)
 801a182:	881b      	ldrh	r3, [r3, #0]
}
 801a184:	4618      	mov	r0, r3
 801a186:	370c      	adds	r7, #12
 801a188:	46bd      	mov	sp, r7
 801a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a18e:	4770      	bx	lr
 801a190:	2000002c 	.word	0x2000002c
 801a194:	2002774c 	.word	0x2002774c

0801a198 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801a198:	b580      	push	{r7, lr}
 801a19a:	b084      	sub	sp, #16
 801a19c:	af00      	add	r7, sp, #0
 801a19e:	60f8      	str	r0, [r7, #12]
 801a1a0:	60b9      	str	r1, [r7, #8]
 801a1a2:	4613      	mov	r3, r2
 801a1a4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801a1a6:	68fb      	ldr	r3, [r7, #12]
 801a1a8:	2b00      	cmp	r3, #0
 801a1aa:	d105      	bne.n	801a1b8 <udp_input_local_match+0x20>
 801a1ac:	4b27      	ldr	r3, [pc, #156]	@ (801a24c <udp_input_local_match+0xb4>)
 801a1ae:	2287      	movs	r2, #135	@ 0x87
 801a1b0:	4927      	ldr	r1, [pc, #156]	@ (801a250 <udp_input_local_match+0xb8>)
 801a1b2:	4828      	ldr	r0, [pc, #160]	@ (801a254 <udp_input_local_match+0xbc>)
 801a1b4:	f004 f83c 	bl	801e230 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801a1b8:	68bb      	ldr	r3, [r7, #8]
 801a1ba:	2b00      	cmp	r3, #0
 801a1bc:	d105      	bne.n	801a1ca <udp_input_local_match+0x32>
 801a1be:	4b23      	ldr	r3, [pc, #140]	@ (801a24c <udp_input_local_match+0xb4>)
 801a1c0:	2288      	movs	r2, #136	@ 0x88
 801a1c2:	4925      	ldr	r1, [pc, #148]	@ (801a258 <udp_input_local_match+0xc0>)
 801a1c4:	4823      	ldr	r0, [pc, #140]	@ (801a254 <udp_input_local_match+0xbc>)
 801a1c6:	f004 f833 	bl	801e230 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a1ca:	68fb      	ldr	r3, [r7, #12]
 801a1cc:	7a1b      	ldrb	r3, [r3, #8]
 801a1ce:	2b00      	cmp	r3, #0
 801a1d0:	d00b      	beq.n	801a1ea <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a1d2:	68fb      	ldr	r3, [r7, #12]
 801a1d4:	7a1a      	ldrb	r2, [r3, #8]
 801a1d6:	4b21      	ldr	r3, [pc, #132]	@ (801a25c <udp_input_local_match+0xc4>)
 801a1d8:	685b      	ldr	r3, [r3, #4]
 801a1da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a1de:	3301      	adds	r3, #1
 801a1e0:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a1e2:	429a      	cmp	r2, r3
 801a1e4:	d001      	beq.n	801a1ea <udp_input_local_match+0x52>
    return 0;
 801a1e6:	2300      	movs	r3, #0
 801a1e8:	e02b      	b.n	801a242 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801a1ea:	79fb      	ldrb	r3, [r7, #7]
 801a1ec:	2b00      	cmp	r3, #0
 801a1ee:	d018      	beq.n	801a222 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a1f0:	68fb      	ldr	r3, [r7, #12]
 801a1f2:	2b00      	cmp	r3, #0
 801a1f4:	d013      	beq.n	801a21e <udp_input_local_match+0x86>
 801a1f6:	68fb      	ldr	r3, [r7, #12]
 801a1f8:	681b      	ldr	r3, [r3, #0]
 801a1fa:	2b00      	cmp	r3, #0
 801a1fc:	d00f      	beq.n	801a21e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a1fe:	4b17      	ldr	r3, [pc, #92]	@ (801a25c <udp_input_local_match+0xc4>)
 801a200:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a202:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a206:	d00a      	beq.n	801a21e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a208:	68fb      	ldr	r3, [r7, #12]
 801a20a:	681a      	ldr	r2, [r3, #0]
 801a20c:	4b13      	ldr	r3, [pc, #76]	@ (801a25c <udp_input_local_match+0xc4>)
 801a20e:	695b      	ldr	r3, [r3, #20]
 801a210:	405a      	eors	r2, r3
 801a212:	68bb      	ldr	r3, [r7, #8]
 801a214:	3308      	adds	r3, #8
 801a216:	681b      	ldr	r3, [r3, #0]
 801a218:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a21a:	2b00      	cmp	r3, #0
 801a21c:	d110      	bne.n	801a240 <udp_input_local_match+0xa8>
          return 1;
 801a21e:	2301      	movs	r3, #1
 801a220:	e00f      	b.n	801a242 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a222:	68fb      	ldr	r3, [r7, #12]
 801a224:	2b00      	cmp	r3, #0
 801a226:	d009      	beq.n	801a23c <udp_input_local_match+0xa4>
 801a228:	68fb      	ldr	r3, [r7, #12]
 801a22a:	681b      	ldr	r3, [r3, #0]
 801a22c:	2b00      	cmp	r3, #0
 801a22e:	d005      	beq.n	801a23c <udp_input_local_match+0xa4>
 801a230:	68fb      	ldr	r3, [r7, #12]
 801a232:	681a      	ldr	r2, [r3, #0]
 801a234:	4b09      	ldr	r3, [pc, #36]	@ (801a25c <udp_input_local_match+0xc4>)
 801a236:	695b      	ldr	r3, [r3, #20]
 801a238:	429a      	cmp	r2, r3
 801a23a:	d101      	bne.n	801a240 <udp_input_local_match+0xa8>
        return 1;
 801a23c:	2301      	movs	r3, #1
 801a23e:	e000      	b.n	801a242 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801a240:	2300      	movs	r3, #0
}
 801a242:	4618      	mov	r0, r3
 801a244:	3710      	adds	r7, #16
 801a246:	46bd      	mov	sp, r7
 801a248:	bd80      	pop	{r7, pc}
 801a24a:	bf00      	nop
 801a24c:	0802146c 	.word	0x0802146c
 801a250:	0802149c 	.word	0x0802149c
 801a254:	080214c0 	.word	0x080214c0
 801a258:	080214e8 	.word	0x080214e8
 801a25c:	200245f0 	.word	0x200245f0

0801a260 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801a260:	b590      	push	{r4, r7, lr}
 801a262:	b08d      	sub	sp, #52	@ 0x34
 801a264:	af02      	add	r7, sp, #8
 801a266:	6078      	str	r0, [r7, #4]
 801a268:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801a26a:	2300      	movs	r3, #0
 801a26c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801a26e:	687b      	ldr	r3, [r7, #4]
 801a270:	2b00      	cmp	r3, #0
 801a272:	d105      	bne.n	801a280 <udp_input+0x20>
 801a274:	4b7c      	ldr	r3, [pc, #496]	@ (801a468 <udp_input+0x208>)
 801a276:	22cf      	movs	r2, #207	@ 0xcf
 801a278:	497c      	ldr	r1, [pc, #496]	@ (801a46c <udp_input+0x20c>)
 801a27a:	487d      	ldr	r0, [pc, #500]	@ (801a470 <udp_input+0x210>)
 801a27c:	f003 ffd8 	bl	801e230 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801a280:	683b      	ldr	r3, [r7, #0]
 801a282:	2b00      	cmp	r3, #0
 801a284:	d105      	bne.n	801a292 <udp_input+0x32>
 801a286:	4b78      	ldr	r3, [pc, #480]	@ (801a468 <udp_input+0x208>)
 801a288:	22d0      	movs	r2, #208	@ 0xd0
 801a28a:	497a      	ldr	r1, [pc, #488]	@ (801a474 <udp_input+0x214>)
 801a28c:	4878      	ldr	r0, [pc, #480]	@ (801a470 <udp_input+0x210>)
 801a28e:	f003 ffcf 	bl	801e230 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801a292:	687b      	ldr	r3, [r7, #4]
 801a294:	895b      	ldrh	r3, [r3, #10]
 801a296:	2b07      	cmp	r3, #7
 801a298:	d803      	bhi.n	801a2a2 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801a29a:	6878      	ldr	r0, [r7, #4]
 801a29c:	f7fa f9b6 	bl	801460c <pbuf_free>
    goto end;
 801a2a0:	e0de      	b.n	801a460 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801a2a2:	687b      	ldr	r3, [r7, #4]
 801a2a4:	685b      	ldr	r3, [r3, #4]
 801a2a6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801a2a8:	4b73      	ldr	r3, [pc, #460]	@ (801a478 <udp_input+0x218>)
 801a2aa:	695b      	ldr	r3, [r3, #20]
 801a2ac:	4a72      	ldr	r2, [pc, #456]	@ (801a478 <udp_input+0x218>)
 801a2ae:	6812      	ldr	r2, [r2, #0]
 801a2b0:	4611      	mov	r1, r2
 801a2b2:	4618      	mov	r0, r3
 801a2b4:	f001 fefe 	bl	801c0b4 <ip4_addr_isbroadcast_u32>
 801a2b8:	4603      	mov	r3, r0
 801a2ba:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801a2bc:	697b      	ldr	r3, [r7, #20]
 801a2be:	881b      	ldrh	r3, [r3, #0]
 801a2c0:	b29b      	uxth	r3, r3
 801a2c2:	4618      	mov	r0, r3
 801a2c4:	f7f8 fdb4 	bl	8012e30 <lwip_htons>
 801a2c8:	4603      	mov	r3, r0
 801a2ca:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801a2cc:	697b      	ldr	r3, [r7, #20]
 801a2ce:	885b      	ldrh	r3, [r3, #2]
 801a2d0:	b29b      	uxth	r3, r3
 801a2d2:	4618      	mov	r0, r3
 801a2d4:	f7f8 fdac 	bl	8012e30 <lwip_htons>
 801a2d8:	4603      	mov	r3, r0
 801a2da:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801a2dc:	2300      	movs	r3, #0
 801a2de:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801a2e0:	2300      	movs	r3, #0
 801a2e2:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801a2e4:	2300      	movs	r3, #0
 801a2e6:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a2e8:	4b64      	ldr	r3, [pc, #400]	@ (801a47c <udp_input+0x21c>)
 801a2ea:	681b      	ldr	r3, [r3, #0]
 801a2ec:	627b      	str	r3, [r7, #36]	@ 0x24
 801a2ee:	e054      	b.n	801a39a <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801a2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2f2:	8a5b      	ldrh	r3, [r3, #18]
 801a2f4:	89fa      	ldrh	r2, [r7, #14]
 801a2f6:	429a      	cmp	r2, r3
 801a2f8:	d14a      	bne.n	801a390 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801a2fa:	7cfb      	ldrb	r3, [r7, #19]
 801a2fc:	461a      	mov	r2, r3
 801a2fe:	6839      	ldr	r1, [r7, #0]
 801a300:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a302:	f7ff ff49 	bl	801a198 <udp_input_local_match>
 801a306:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801a308:	2b00      	cmp	r3, #0
 801a30a:	d041      	beq.n	801a390 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801a30c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a30e:	7c1b      	ldrb	r3, [r3, #16]
 801a310:	f003 0304 	and.w	r3, r3, #4
 801a314:	2b00      	cmp	r3, #0
 801a316:	d11d      	bne.n	801a354 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801a318:	69fb      	ldr	r3, [r7, #28]
 801a31a:	2b00      	cmp	r3, #0
 801a31c:	d102      	bne.n	801a324 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801a31e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a320:	61fb      	str	r3, [r7, #28]
 801a322:	e017      	b.n	801a354 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801a324:	7cfb      	ldrb	r3, [r7, #19]
 801a326:	2b00      	cmp	r3, #0
 801a328:	d014      	beq.n	801a354 <udp_input+0xf4>
 801a32a:	4b53      	ldr	r3, [pc, #332]	@ (801a478 <udp_input+0x218>)
 801a32c:	695b      	ldr	r3, [r3, #20]
 801a32e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a332:	d10f      	bne.n	801a354 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801a334:	69fb      	ldr	r3, [r7, #28]
 801a336:	681a      	ldr	r2, [r3, #0]
 801a338:	683b      	ldr	r3, [r7, #0]
 801a33a:	3304      	adds	r3, #4
 801a33c:	681b      	ldr	r3, [r3, #0]
 801a33e:	429a      	cmp	r2, r3
 801a340:	d008      	beq.n	801a354 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801a342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a344:	681a      	ldr	r2, [r3, #0]
 801a346:	683b      	ldr	r3, [r7, #0]
 801a348:	3304      	adds	r3, #4
 801a34a:	681b      	ldr	r3, [r3, #0]
 801a34c:	429a      	cmp	r2, r3
 801a34e:	d101      	bne.n	801a354 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801a350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a352:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801a354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a356:	8a9b      	ldrh	r3, [r3, #20]
 801a358:	8a3a      	ldrh	r2, [r7, #16]
 801a35a:	429a      	cmp	r2, r3
 801a35c:	d118      	bne.n	801a390 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a35e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a360:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801a362:	2b00      	cmp	r3, #0
 801a364:	d005      	beq.n	801a372 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801a366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a368:	685a      	ldr	r2, [r3, #4]
 801a36a:	4b43      	ldr	r3, [pc, #268]	@ (801a478 <udp_input+0x218>)
 801a36c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a36e:	429a      	cmp	r2, r3
 801a370:	d10e      	bne.n	801a390 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801a372:	6a3b      	ldr	r3, [r7, #32]
 801a374:	2b00      	cmp	r3, #0
 801a376:	d014      	beq.n	801a3a2 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801a378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a37a:	68da      	ldr	r2, [r3, #12]
 801a37c:	6a3b      	ldr	r3, [r7, #32]
 801a37e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801a380:	4b3e      	ldr	r3, [pc, #248]	@ (801a47c <udp_input+0x21c>)
 801a382:	681a      	ldr	r2, [r3, #0]
 801a384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a386:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801a388:	4a3c      	ldr	r2, [pc, #240]	@ (801a47c <udp_input+0x21c>)
 801a38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a38c:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801a38e:	e008      	b.n	801a3a2 <udp_input+0x142>
      }
    }

    prev = pcb;
 801a390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a392:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a396:	68db      	ldr	r3, [r3, #12]
 801a398:	627b      	str	r3, [r7, #36]	@ 0x24
 801a39a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a39c:	2b00      	cmp	r3, #0
 801a39e:	d1a7      	bne.n	801a2f0 <udp_input+0x90>
 801a3a0:	e000      	b.n	801a3a4 <udp_input+0x144>
        break;
 801a3a2:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801a3a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a3a6:	2b00      	cmp	r3, #0
 801a3a8:	d101      	bne.n	801a3ae <udp_input+0x14e>
    pcb = uncon_pcb;
 801a3aa:	69fb      	ldr	r3, [r7, #28]
 801a3ac:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801a3ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a3b0:	2b00      	cmp	r3, #0
 801a3b2:	d002      	beq.n	801a3ba <udp_input+0x15a>
    for_us = 1;
 801a3b4:	2301      	movs	r3, #1
 801a3b6:	76fb      	strb	r3, [r7, #27]
 801a3b8:	e00a      	b.n	801a3d0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801a3ba:	683b      	ldr	r3, [r7, #0]
 801a3bc:	3304      	adds	r3, #4
 801a3be:	681a      	ldr	r2, [r3, #0]
 801a3c0:	4b2d      	ldr	r3, [pc, #180]	@ (801a478 <udp_input+0x218>)
 801a3c2:	695b      	ldr	r3, [r3, #20]
 801a3c4:	429a      	cmp	r2, r3
 801a3c6:	bf0c      	ite	eq
 801a3c8:	2301      	moveq	r3, #1
 801a3ca:	2300      	movne	r3, #0
 801a3cc:	b2db      	uxtb	r3, r3
 801a3ce:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801a3d0:	7efb      	ldrb	r3, [r7, #27]
 801a3d2:	2b00      	cmp	r3, #0
 801a3d4:	d041      	beq.n	801a45a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801a3d6:	2108      	movs	r1, #8
 801a3d8:	6878      	ldr	r0, [r7, #4]
 801a3da:	f7fa f891 	bl	8014500 <pbuf_remove_header>
 801a3de:	4603      	mov	r3, r0
 801a3e0:	2b00      	cmp	r3, #0
 801a3e2:	d00a      	beq.n	801a3fa <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801a3e4:	4b20      	ldr	r3, [pc, #128]	@ (801a468 <udp_input+0x208>)
 801a3e6:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801a3ea:	4925      	ldr	r1, [pc, #148]	@ (801a480 <udp_input+0x220>)
 801a3ec:	4820      	ldr	r0, [pc, #128]	@ (801a470 <udp_input+0x210>)
 801a3ee:	f003 ff1f 	bl	801e230 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801a3f2:	6878      	ldr	r0, [r7, #4]
 801a3f4:	f7fa f90a 	bl	801460c <pbuf_free>
      goto end;
 801a3f8:	e032      	b.n	801a460 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801a3fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a3fc:	2b00      	cmp	r3, #0
 801a3fe:	d012      	beq.n	801a426 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801a400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a402:	699b      	ldr	r3, [r3, #24]
 801a404:	2b00      	cmp	r3, #0
 801a406:	d00a      	beq.n	801a41e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801a408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a40a:	699c      	ldr	r4, [r3, #24]
 801a40c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a40e:	69d8      	ldr	r0, [r3, #28]
 801a410:	8a3b      	ldrh	r3, [r7, #16]
 801a412:	9300      	str	r3, [sp, #0]
 801a414:	4b1b      	ldr	r3, [pc, #108]	@ (801a484 <udp_input+0x224>)
 801a416:	687a      	ldr	r2, [r7, #4]
 801a418:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801a41a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801a41c:	e021      	b.n	801a462 <udp_input+0x202>
        pbuf_free(p);
 801a41e:	6878      	ldr	r0, [r7, #4]
 801a420:	f7fa f8f4 	bl	801460c <pbuf_free>
        goto end;
 801a424:	e01c      	b.n	801a460 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801a426:	7cfb      	ldrb	r3, [r7, #19]
 801a428:	2b00      	cmp	r3, #0
 801a42a:	d112      	bne.n	801a452 <udp_input+0x1f2>
 801a42c:	4b12      	ldr	r3, [pc, #72]	@ (801a478 <udp_input+0x218>)
 801a42e:	695b      	ldr	r3, [r3, #20]
 801a430:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801a434:	2be0      	cmp	r3, #224	@ 0xe0
 801a436:	d00c      	beq.n	801a452 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801a438:	4b0f      	ldr	r3, [pc, #60]	@ (801a478 <udp_input+0x218>)
 801a43a:	899b      	ldrh	r3, [r3, #12]
 801a43c:	3308      	adds	r3, #8
 801a43e:	b29b      	uxth	r3, r3
 801a440:	b21b      	sxth	r3, r3
 801a442:	4619      	mov	r1, r3
 801a444:	6878      	ldr	r0, [r7, #4]
 801a446:	f7fa f8ce 	bl	80145e6 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801a44a:	2103      	movs	r1, #3
 801a44c:	6878      	ldr	r0, [r7, #4]
 801a44e:	f001 fb11 	bl	801ba74 <icmp_dest_unreach>
      pbuf_free(p);
 801a452:	6878      	ldr	r0, [r7, #4]
 801a454:	f7fa f8da 	bl	801460c <pbuf_free>
  return;
 801a458:	e003      	b.n	801a462 <udp_input+0x202>
    pbuf_free(p);
 801a45a:	6878      	ldr	r0, [r7, #4]
 801a45c:	f7fa f8d6 	bl	801460c <pbuf_free>
  return;
 801a460:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801a462:	372c      	adds	r7, #44	@ 0x2c
 801a464:	46bd      	mov	sp, r7
 801a466:	bd90      	pop	{r4, r7, pc}
 801a468:	0802146c 	.word	0x0802146c
 801a46c:	08021510 	.word	0x08021510
 801a470:	080214c0 	.word	0x080214c0
 801a474:	08021528 	.word	0x08021528
 801a478:	200245f0 	.word	0x200245f0
 801a47c:	2002774c 	.word	0x2002774c
 801a480:	08021544 	.word	0x08021544
 801a484:	20024600 	.word	0x20024600

0801a488 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801a488:	b580      	push	{r7, lr}
 801a48a:	b088      	sub	sp, #32
 801a48c:	af02      	add	r7, sp, #8
 801a48e:	60f8      	str	r0, [r7, #12]
 801a490:	60b9      	str	r1, [r7, #8]
 801a492:	607a      	str	r2, [r7, #4]
 801a494:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801a496:	68fb      	ldr	r3, [r7, #12]
 801a498:	2b00      	cmp	r3, #0
 801a49a:	d109      	bne.n	801a4b0 <udp_sendto+0x28>
 801a49c:	4b23      	ldr	r3, [pc, #140]	@ (801a52c <udp_sendto+0xa4>)
 801a49e:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801a4a2:	4923      	ldr	r1, [pc, #140]	@ (801a530 <udp_sendto+0xa8>)
 801a4a4:	4823      	ldr	r0, [pc, #140]	@ (801a534 <udp_sendto+0xac>)
 801a4a6:	f003 fec3 	bl	801e230 <iprintf>
 801a4aa:	f06f 030f 	mvn.w	r3, #15
 801a4ae:	e038      	b.n	801a522 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801a4b0:	68bb      	ldr	r3, [r7, #8]
 801a4b2:	2b00      	cmp	r3, #0
 801a4b4:	d109      	bne.n	801a4ca <udp_sendto+0x42>
 801a4b6:	4b1d      	ldr	r3, [pc, #116]	@ (801a52c <udp_sendto+0xa4>)
 801a4b8:	f240 2219 	movw	r2, #537	@ 0x219
 801a4bc:	491e      	ldr	r1, [pc, #120]	@ (801a538 <udp_sendto+0xb0>)
 801a4be:	481d      	ldr	r0, [pc, #116]	@ (801a534 <udp_sendto+0xac>)
 801a4c0:	f003 feb6 	bl	801e230 <iprintf>
 801a4c4:	f06f 030f 	mvn.w	r3, #15
 801a4c8:	e02b      	b.n	801a522 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a4ca:	687b      	ldr	r3, [r7, #4]
 801a4cc:	2b00      	cmp	r3, #0
 801a4ce:	d109      	bne.n	801a4e4 <udp_sendto+0x5c>
 801a4d0:	4b16      	ldr	r3, [pc, #88]	@ (801a52c <udp_sendto+0xa4>)
 801a4d2:	f240 221a 	movw	r2, #538	@ 0x21a
 801a4d6:	4919      	ldr	r1, [pc, #100]	@ (801a53c <udp_sendto+0xb4>)
 801a4d8:	4816      	ldr	r0, [pc, #88]	@ (801a534 <udp_sendto+0xac>)
 801a4da:	f003 fea9 	bl	801e230 <iprintf>
 801a4de:	f06f 030f 	mvn.w	r3, #15
 801a4e2:	e01e      	b.n	801a522 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801a4e4:	68fb      	ldr	r3, [r7, #12]
 801a4e6:	7a1b      	ldrb	r3, [r3, #8]
 801a4e8:	2b00      	cmp	r3, #0
 801a4ea:	d006      	beq.n	801a4fa <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801a4ec:	68fb      	ldr	r3, [r7, #12]
 801a4ee:	7a1b      	ldrb	r3, [r3, #8]
 801a4f0:	4618      	mov	r0, r3
 801a4f2:	f7f9 fcfd 	bl	8013ef0 <netif_get_by_index>
 801a4f6:	6178      	str	r0, [r7, #20]
 801a4f8:	e003      	b.n	801a502 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801a4fa:	6878      	ldr	r0, [r7, #4]
 801a4fc:	f001 fb44 	bl	801bb88 <ip4_route>
 801a500:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801a502:	697b      	ldr	r3, [r7, #20]
 801a504:	2b00      	cmp	r3, #0
 801a506:	d102      	bne.n	801a50e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801a508:	f06f 0303 	mvn.w	r3, #3
 801a50c:	e009      	b.n	801a522 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801a50e:	887a      	ldrh	r2, [r7, #2]
 801a510:	697b      	ldr	r3, [r7, #20]
 801a512:	9300      	str	r3, [sp, #0]
 801a514:	4613      	mov	r3, r2
 801a516:	687a      	ldr	r2, [r7, #4]
 801a518:	68b9      	ldr	r1, [r7, #8]
 801a51a:	68f8      	ldr	r0, [r7, #12]
 801a51c:	f000 f810 	bl	801a540 <udp_sendto_if>
 801a520:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801a522:	4618      	mov	r0, r3
 801a524:	3718      	adds	r7, #24
 801a526:	46bd      	mov	sp, r7
 801a528:	bd80      	pop	{r7, pc}
 801a52a:	bf00      	nop
 801a52c:	0802146c 	.word	0x0802146c
 801a530:	08021590 	.word	0x08021590
 801a534:	080214c0 	.word	0x080214c0
 801a538:	080215a8 	.word	0x080215a8
 801a53c:	080215c4 	.word	0x080215c4

0801a540 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801a540:	b580      	push	{r7, lr}
 801a542:	b088      	sub	sp, #32
 801a544:	af02      	add	r7, sp, #8
 801a546:	60f8      	str	r0, [r7, #12]
 801a548:	60b9      	str	r1, [r7, #8]
 801a54a:	607a      	str	r2, [r7, #4]
 801a54c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801a54e:	68fb      	ldr	r3, [r7, #12]
 801a550:	2b00      	cmp	r3, #0
 801a552:	d109      	bne.n	801a568 <udp_sendto_if+0x28>
 801a554:	4b2e      	ldr	r3, [pc, #184]	@ (801a610 <udp_sendto_if+0xd0>)
 801a556:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a55a:	492e      	ldr	r1, [pc, #184]	@ (801a614 <udp_sendto_if+0xd4>)
 801a55c:	482e      	ldr	r0, [pc, #184]	@ (801a618 <udp_sendto_if+0xd8>)
 801a55e:	f003 fe67 	bl	801e230 <iprintf>
 801a562:	f06f 030f 	mvn.w	r3, #15
 801a566:	e04f      	b.n	801a608 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801a568:	68bb      	ldr	r3, [r7, #8]
 801a56a:	2b00      	cmp	r3, #0
 801a56c:	d109      	bne.n	801a582 <udp_sendto_if+0x42>
 801a56e:	4b28      	ldr	r3, [pc, #160]	@ (801a610 <udp_sendto_if+0xd0>)
 801a570:	f240 2281 	movw	r2, #641	@ 0x281
 801a574:	4929      	ldr	r1, [pc, #164]	@ (801a61c <udp_sendto_if+0xdc>)
 801a576:	4828      	ldr	r0, [pc, #160]	@ (801a618 <udp_sendto_if+0xd8>)
 801a578:	f003 fe5a 	bl	801e230 <iprintf>
 801a57c:	f06f 030f 	mvn.w	r3, #15
 801a580:	e042      	b.n	801a608 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a582:	687b      	ldr	r3, [r7, #4]
 801a584:	2b00      	cmp	r3, #0
 801a586:	d109      	bne.n	801a59c <udp_sendto_if+0x5c>
 801a588:	4b21      	ldr	r3, [pc, #132]	@ (801a610 <udp_sendto_if+0xd0>)
 801a58a:	f240 2282 	movw	r2, #642	@ 0x282
 801a58e:	4924      	ldr	r1, [pc, #144]	@ (801a620 <udp_sendto_if+0xe0>)
 801a590:	4821      	ldr	r0, [pc, #132]	@ (801a618 <udp_sendto_if+0xd8>)
 801a592:	f003 fe4d 	bl	801e230 <iprintf>
 801a596:	f06f 030f 	mvn.w	r3, #15
 801a59a:	e035      	b.n	801a608 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801a59c:	6a3b      	ldr	r3, [r7, #32]
 801a59e:	2b00      	cmp	r3, #0
 801a5a0:	d109      	bne.n	801a5b6 <udp_sendto_if+0x76>
 801a5a2:	4b1b      	ldr	r3, [pc, #108]	@ (801a610 <udp_sendto_if+0xd0>)
 801a5a4:	f240 2283 	movw	r2, #643	@ 0x283
 801a5a8:	491e      	ldr	r1, [pc, #120]	@ (801a624 <udp_sendto_if+0xe4>)
 801a5aa:	481b      	ldr	r0, [pc, #108]	@ (801a618 <udp_sendto_if+0xd8>)
 801a5ac:	f003 fe40 	bl	801e230 <iprintf>
 801a5b0:	f06f 030f 	mvn.w	r3, #15
 801a5b4:	e028      	b.n	801a608 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a5b6:	68fb      	ldr	r3, [r7, #12]
 801a5b8:	2b00      	cmp	r3, #0
 801a5ba:	d009      	beq.n	801a5d0 <udp_sendto_if+0x90>
 801a5bc:	68fb      	ldr	r3, [r7, #12]
 801a5be:	681b      	ldr	r3, [r3, #0]
 801a5c0:	2b00      	cmp	r3, #0
 801a5c2:	d005      	beq.n	801a5d0 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801a5c4:	68fb      	ldr	r3, [r7, #12]
 801a5c6:	681b      	ldr	r3, [r3, #0]
 801a5c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a5cc:	2be0      	cmp	r3, #224	@ 0xe0
 801a5ce:	d103      	bne.n	801a5d8 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801a5d0:	6a3b      	ldr	r3, [r7, #32]
 801a5d2:	3304      	adds	r3, #4
 801a5d4:	617b      	str	r3, [r7, #20]
 801a5d6:	e00b      	b.n	801a5f0 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801a5d8:	68fb      	ldr	r3, [r7, #12]
 801a5da:	681a      	ldr	r2, [r3, #0]
 801a5dc:	6a3b      	ldr	r3, [r7, #32]
 801a5de:	3304      	adds	r3, #4
 801a5e0:	681b      	ldr	r3, [r3, #0]
 801a5e2:	429a      	cmp	r2, r3
 801a5e4:	d002      	beq.n	801a5ec <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801a5e6:	f06f 0303 	mvn.w	r3, #3
 801a5ea:	e00d      	b.n	801a608 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801a5ec:	68fb      	ldr	r3, [r7, #12]
 801a5ee:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801a5f0:	887a      	ldrh	r2, [r7, #2]
 801a5f2:	697b      	ldr	r3, [r7, #20]
 801a5f4:	9301      	str	r3, [sp, #4]
 801a5f6:	6a3b      	ldr	r3, [r7, #32]
 801a5f8:	9300      	str	r3, [sp, #0]
 801a5fa:	4613      	mov	r3, r2
 801a5fc:	687a      	ldr	r2, [r7, #4]
 801a5fe:	68b9      	ldr	r1, [r7, #8]
 801a600:	68f8      	ldr	r0, [r7, #12]
 801a602:	f000 f811 	bl	801a628 <udp_sendto_if_src>
 801a606:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801a608:	4618      	mov	r0, r3
 801a60a:	3718      	adds	r7, #24
 801a60c:	46bd      	mov	sp, r7
 801a60e:	bd80      	pop	{r7, pc}
 801a610:	0802146c 	.word	0x0802146c
 801a614:	080215e0 	.word	0x080215e0
 801a618:	080214c0 	.word	0x080214c0
 801a61c:	080215fc 	.word	0x080215fc
 801a620:	08021618 	.word	0x08021618
 801a624:	08021638 	.word	0x08021638

0801a628 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801a628:	b580      	push	{r7, lr}
 801a62a:	b08c      	sub	sp, #48	@ 0x30
 801a62c:	af04      	add	r7, sp, #16
 801a62e:	60f8      	str	r0, [r7, #12]
 801a630:	60b9      	str	r1, [r7, #8]
 801a632:	607a      	str	r2, [r7, #4]
 801a634:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801a636:	68fb      	ldr	r3, [r7, #12]
 801a638:	2b00      	cmp	r3, #0
 801a63a:	d109      	bne.n	801a650 <udp_sendto_if_src+0x28>
 801a63c:	4b65      	ldr	r3, [pc, #404]	@ (801a7d4 <udp_sendto_if_src+0x1ac>)
 801a63e:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801a642:	4965      	ldr	r1, [pc, #404]	@ (801a7d8 <udp_sendto_if_src+0x1b0>)
 801a644:	4865      	ldr	r0, [pc, #404]	@ (801a7dc <udp_sendto_if_src+0x1b4>)
 801a646:	f003 fdf3 	bl	801e230 <iprintf>
 801a64a:	f06f 030f 	mvn.w	r3, #15
 801a64e:	e0bc      	b.n	801a7ca <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801a650:	68bb      	ldr	r3, [r7, #8]
 801a652:	2b00      	cmp	r3, #0
 801a654:	d109      	bne.n	801a66a <udp_sendto_if_src+0x42>
 801a656:	4b5f      	ldr	r3, [pc, #380]	@ (801a7d4 <udp_sendto_if_src+0x1ac>)
 801a658:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801a65c:	4960      	ldr	r1, [pc, #384]	@ (801a7e0 <udp_sendto_if_src+0x1b8>)
 801a65e:	485f      	ldr	r0, [pc, #380]	@ (801a7dc <udp_sendto_if_src+0x1b4>)
 801a660:	f003 fde6 	bl	801e230 <iprintf>
 801a664:	f06f 030f 	mvn.w	r3, #15
 801a668:	e0af      	b.n	801a7ca <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801a66a:	687b      	ldr	r3, [r7, #4]
 801a66c:	2b00      	cmp	r3, #0
 801a66e:	d109      	bne.n	801a684 <udp_sendto_if_src+0x5c>
 801a670:	4b58      	ldr	r3, [pc, #352]	@ (801a7d4 <udp_sendto_if_src+0x1ac>)
 801a672:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801a676:	495b      	ldr	r1, [pc, #364]	@ (801a7e4 <udp_sendto_if_src+0x1bc>)
 801a678:	4858      	ldr	r0, [pc, #352]	@ (801a7dc <udp_sendto_if_src+0x1b4>)
 801a67a:	f003 fdd9 	bl	801e230 <iprintf>
 801a67e:	f06f 030f 	mvn.w	r3, #15
 801a682:	e0a2      	b.n	801a7ca <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801a684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a686:	2b00      	cmp	r3, #0
 801a688:	d109      	bne.n	801a69e <udp_sendto_if_src+0x76>
 801a68a:	4b52      	ldr	r3, [pc, #328]	@ (801a7d4 <udp_sendto_if_src+0x1ac>)
 801a68c:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 801a690:	4955      	ldr	r1, [pc, #340]	@ (801a7e8 <udp_sendto_if_src+0x1c0>)
 801a692:	4852      	ldr	r0, [pc, #328]	@ (801a7dc <udp_sendto_if_src+0x1b4>)
 801a694:	f003 fdcc 	bl	801e230 <iprintf>
 801a698:	f06f 030f 	mvn.w	r3, #15
 801a69c:	e095      	b.n	801a7ca <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801a69e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a6a0:	2b00      	cmp	r3, #0
 801a6a2:	d109      	bne.n	801a6b8 <udp_sendto_if_src+0x90>
 801a6a4:	4b4b      	ldr	r3, [pc, #300]	@ (801a7d4 <udp_sendto_if_src+0x1ac>)
 801a6a6:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801a6aa:	4950      	ldr	r1, [pc, #320]	@ (801a7ec <udp_sendto_if_src+0x1c4>)
 801a6ac:	484b      	ldr	r0, [pc, #300]	@ (801a7dc <udp_sendto_if_src+0x1b4>)
 801a6ae:	f003 fdbf 	bl	801e230 <iprintf>
 801a6b2:	f06f 030f 	mvn.w	r3, #15
 801a6b6:	e088      	b.n	801a7ca <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801a6b8:	68fb      	ldr	r3, [r7, #12]
 801a6ba:	8a5b      	ldrh	r3, [r3, #18]
 801a6bc:	2b00      	cmp	r3, #0
 801a6be:	d10f      	bne.n	801a6e0 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801a6c0:	68f9      	ldr	r1, [r7, #12]
 801a6c2:	68fb      	ldr	r3, [r7, #12]
 801a6c4:	8a5b      	ldrh	r3, [r3, #18]
 801a6c6:	461a      	mov	r2, r3
 801a6c8:	68f8      	ldr	r0, [r7, #12]
 801a6ca:	f000 f893 	bl	801a7f4 <udp_bind>
 801a6ce:	4603      	mov	r3, r0
 801a6d0:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801a6d2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801a6d6:	2b00      	cmp	r3, #0
 801a6d8:	d002      	beq.n	801a6e0 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801a6da:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801a6de:	e074      	b.n	801a7ca <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801a6e0:	68bb      	ldr	r3, [r7, #8]
 801a6e2:	891b      	ldrh	r3, [r3, #8]
 801a6e4:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801a6e8:	4293      	cmp	r3, r2
 801a6ea:	d902      	bls.n	801a6f2 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801a6ec:	f04f 33ff 	mov.w	r3, #4294967295
 801a6f0:	e06b      	b.n	801a7ca <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801a6f2:	2108      	movs	r1, #8
 801a6f4:	68b8      	ldr	r0, [r7, #8]
 801a6f6:	f7f9 fef3 	bl	80144e0 <pbuf_add_header>
 801a6fa:	4603      	mov	r3, r0
 801a6fc:	2b00      	cmp	r3, #0
 801a6fe:	d015      	beq.n	801a72c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801a700:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a704:	2108      	movs	r1, #8
 801a706:	2022      	movs	r0, #34	@ 0x22
 801a708:	f7f9 fc9c 	bl	8014044 <pbuf_alloc>
 801a70c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801a70e:	69fb      	ldr	r3, [r7, #28]
 801a710:	2b00      	cmp	r3, #0
 801a712:	d102      	bne.n	801a71a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801a714:	f04f 33ff 	mov.w	r3, #4294967295
 801a718:	e057      	b.n	801a7ca <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801a71a:	68bb      	ldr	r3, [r7, #8]
 801a71c:	891b      	ldrh	r3, [r3, #8]
 801a71e:	2b00      	cmp	r3, #0
 801a720:	d006      	beq.n	801a730 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801a722:	68b9      	ldr	r1, [r7, #8]
 801a724:	69f8      	ldr	r0, [r7, #28]
 801a726:	f7fa f895 	bl	8014854 <pbuf_chain>
 801a72a:	e001      	b.n	801a730 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801a72c:	68bb      	ldr	r3, [r7, #8]
 801a72e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801a730:	69fb      	ldr	r3, [r7, #28]
 801a732:	895b      	ldrh	r3, [r3, #10]
 801a734:	2b07      	cmp	r3, #7
 801a736:	d806      	bhi.n	801a746 <udp_sendto_if_src+0x11e>
 801a738:	4b26      	ldr	r3, [pc, #152]	@ (801a7d4 <udp_sendto_if_src+0x1ac>)
 801a73a:	f240 320d 	movw	r2, #781	@ 0x30d
 801a73e:	492c      	ldr	r1, [pc, #176]	@ (801a7f0 <udp_sendto_if_src+0x1c8>)
 801a740:	4826      	ldr	r0, [pc, #152]	@ (801a7dc <udp_sendto_if_src+0x1b4>)
 801a742:	f003 fd75 	bl	801e230 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801a746:	69fb      	ldr	r3, [r7, #28]
 801a748:	685b      	ldr	r3, [r3, #4]
 801a74a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801a74c:	68fb      	ldr	r3, [r7, #12]
 801a74e:	8a5b      	ldrh	r3, [r3, #18]
 801a750:	4618      	mov	r0, r3
 801a752:	f7f8 fb6d 	bl	8012e30 <lwip_htons>
 801a756:	4603      	mov	r3, r0
 801a758:	461a      	mov	r2, r3
 801a75a:	697b      	ldr	r3, [r7, #20]
 801a75c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801a75e:	887b      	ldrh	r3, [r7, #2]
 801a760:	4618      	mov	r0, r3
 801a762:	f7f8 fb65 	bl	8012e30 <lwip_htons>
 801a766:	4603      	mov	r3, r0
 801a768:	461a      	mov	r2, r3
 801a76a:	697b      	ldr	r3, [r7, #20]
 801a76c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801a76e:	697b      	ldr	r3, [r7, #20]
 801a770:	2200      	movs	r2, #0
 801a772:	719a      	strb	r2, [r3, #6]
 801a774:	2200      	movs	r2, #0
 801a776:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801a778:	69fb      	ldr	r3, [r7, #28]
 801a77a:	891b      	ldrh	r3, [r3, #8]
 801a77c:	4618      	mov	r0, r3
 801a77e:	f7f8 fb57 	bl	8012e30 <lwip_htons>
 801a782:	4603      	mov	r3, r0
 801a784:	461a      	mov	r2, r3
 801a786:	697b      	ldr	r3, [r7, #20]
 801a788:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801a78a:	2311      	movs	r3, #17
 801a78c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801a78e:	68fb      	ldr	r3, [r7, #12]
 801a790:	7adb      	ldrb	r3, [r3, #11]
 801a792:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801a794:	68fb      	ldr	r3, [r7, #12]
 801a796:	7a9b      	ldrb	r3, [r3, #10]
 801a798:	7cb9      	ldrb	r1, [r7, #18]
 801a79a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a79c:	9202      	str	r2, [sp, #8]
 801a79e:	7cfa      	ldrb	r2, [r7, #19]
 801a7a0:	9201      	str	r2, [sp, #4]
 801a7a2:	9300      	str	r3, [sp, #0]
 801a7a4:	460b      	mov	r3, r1
 801a7a6:	687a      	ldr	r2, [r7, #4]
 801a7a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801a7aa:	69f8      	ldr	r0, [r7, #28]
 801a7ac:	f001 fbd4 	bl	801bf58 <ip4_output_if_src>
 801a7b0:	4603      	mov	r3, r0
 801a7b2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801a7b4:	69fa      	ldr	r2, [r7, #28]
 801a7b6:	68bb      	ldr	r3, [r7, #8]
 801a7b8:	429a      	cmp	r2, r3
 801a7ba:	d004      	beq.n	801a7c6 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801a7bc:	69f8      	ldr	r0, [r7, #28]
 801a7be:	f7f9 ff25 	bl	801460c <pbuf_free>
    q = NULL;
 801a7c2:	2300      	movs	r3, #0
 801a7c4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801a7c6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801a7ca:	4618      	mov	r0, r3
 801a7cc:	3720      	adds	r7, #32
 801a7ce:	46bd      	mov	sp, r7
 801a7d0:	bd80      	pop	{r7, pc}
 801a7d2:	bf00      	nop
 801a7d4:	0802146c 	.word	0x0802146c
 801a7d8:	08021658 	.word	0x08021658
 801a7dc:	080214c0 	.word	0x080214c0
 801a7e0:	08021678 	.word	0x08021678
 801a7e4:	08021698 	.word	0x08021698
 801a7e8:	080216bc 	.word	0x080216bc
 801a7ec:	080216e0 	.word	0x080216e0
 801a7f0:	08021704 	.word	0x08021704

0801a7f4 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801a7f4:	b580      	push	{r7, lr}
 801a7f6:	b086      	sub	sp, #24
 801a7f8:	af00      	add	r7, sp, #0
 801a7fa:	60f8      	str	r0, [r7, #12]
 801a7fc:	60b9      	str	r1, [r7, #8]
 801a7fe:	4613      	mov	r3, r2
 801a800:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801a802:	68bb      	ldr	r3, [r7, #8]
 801a804:	2b00      	cmp	r3, #0
 801a806:	d101      	bne.n	801a80c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801a808:	4b39      	ldr	r3, [pc, #228]	@ (801a8f0 <udp_bind+0xfc>)
 801a80a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801a80c:	68fb      	ldr	r3, [r7, #12]
 801a80e:	2b00      	cmp	r3, #0
 801a810:	d109      	bne.n	801a826 <udp_bind+0x32>
 801a812:	4b38      	ldr	r3, [pc, #224]	@ (801a8f4 <udp_bind+0x100>)
 801a814:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801a818:	4937      	ldr	r1, [pc, #220]	@ (801a8f8 <udp_bind+0x104>)
 801a81a:	4838      	ldr	r0, [pc, #224]	@ (801a8fc <udp_bind+0x108>)
 801a81c:	f003 fd08 	bl	801e230 <iprintf>
 801a820:	f06f 030f 	mvn.w	r3, #15
 801a824:	e060      	b.n	801a8e8 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801a826:	2300      	movs	r3, #0
 801a828:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a82a:	4b35      	ldr	r3, [pc, #212]	@ (801a900 <udp_bind+0x10c>)
 801a82c:	681b      	ldr	r3, [r3, #0]
 801a82e:	617b      	str	r3, [r7, #20]
 801a830:	e009      	b.n	801a846 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801a832:	68fa      	ldr	r2, [r7, #12]
 801a834:	697b      	ldr	r3, [r7, #20]
 801a836:	429a      	cmp	r2, r3
 801a838:	d102      	bne.n	801a840 <udp_bind+0x4c>
      rebind = 1;
 801a83a:	2301      	movs	r3, #1
 801a83c:	74fb      	strb	r3, [r7, #19]
      break;
 801a83e:	e005      	b.n	801a84c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a840:	697b      	ldr	r3, [r7, #20]
 801a842:	68db      	ldr	r3, [r3, #12]
 801a844:	617b      	str	r3, [r7, #20]
 801a846:	697b      	ldr	r3, [r7, #20]
 801a848:	2b00      	cmp	r3, #0
 801a84a:	d1f2      	bne.n	801a832 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801a84c:	88fb      	ldrh	r3, [r7, #6]
 801a84e:	2b00      	cmp	r3, #0
 801a850:	d109      	bne.n	801a866 <udp_bind+0x72>
    port = udp_new_port();
 801a852:	f7ff fc69 	bl	801a128 <udp_new_port>
 801a856:	4603      	mov	r3, r0
 801a858:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801a85a:	88fb      	ldrh	r3, [r7, #6]
 801a85c:	2b00      	cmp	r3, #0
 801a85e:	d12c      	bne.n	801a8ba <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801a860:	f06f 0307 	mvn.w	r3, #7
 801a864:	e040      	b.n	801a8e8 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a866:	4b26      	ldr	r3, [pc, #152]	@ (801a900 <udp_bind+0x10c>)
 801a868:	681b      	ldr	r3, [r3, #0]
 801a86a:	617b      	str	r3, [r7, #20]
 801a86c:	e022      	b.n	801a8b4 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801a86e:	68fa      	ldr	r2, [r7, #12]
 801a870:	697b      	ldr	r3, [r7, #20]
 801a872:	429a      	cmp	r2, r3
 801a874:	d01b      	beq.n	801a8ae <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801a876:	697b      	ldr	r3, [r7, #20]
 801a878:	8a5b      	ldrh	r3, [r3, #18]
 801a87a:	88fa      	ldrh	r2, [r7, #6]
 801a87c:	429a      	cmp	r2, r3
 801a87e:	d116      	bne.n	801a8ae <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a880:	697b      	ldr	r3, [r7, #20]
 801a882:	681a      	ldr	r2, [r3, #0]
 801a884:	68bb      	ldr	r3, [r7, #8]
 801a886:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801a888:	429a      	cmp	r2, r3
 801a88a:	d00d      	beq.n	801a8a8 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a88c:	68bb      	ldr	r3, [r7, #8]
 801a88e:	2b00      	cmp	r3, #0
 801a890:	d00a      	beq.n	801a8a8 <udp_bind+0xb4>
 801a892:	68bb      	ldr	r3, [r7, #8]
 801a894:	681b      	ldr	r3, [r3, #0]
 801a896:	2b00      	cmp	r3, #0
 801a898:	d006      	beq.n	801a8a8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a89a:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a89c:	2b00      	cmp	r3, #0
 801a89e:	d003      	beq.n	801a8a8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a8a0:	697b      	ldr	r3, [r7, #20]
 801a8a2:	681b      	ldr	r3, [r3, #0]
 801a8a4:	2b00      	cmp	r3, #0
 801a8a6:	d102      	bne.n	801a8ae <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801a8a8:	f06f 0307 	mvn.w	r3, #7
 801a8ac:	e01c      	b.n	801a8e8 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a8ae:	697b      	ldr	r3, [r7, #20]
 801a8b0:	68db      	ldr	r3, [r3, #12]
 801a8b2:	617b      	str	r3, [r7, #20]
 801a8b4:	697b      	ldr	r3, [r7, #20]
 801a8b6:	2b00      	cmp	r3, #0
 801a8b8:	d1d9      	bne.n	801a86e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801a8ba:	68bb      	ldr	r3, [r7, #8]
 801a8bc:	2b00      	cmp	r3, #0
 801a8be:	d002      	beq.n	801a8c6 <udp_bind+0xd2>
 801a8c0:	68bb      	ldr	r3, [r7, #8]
 801a8c2:	681b      	ldr	r3, [r3, #0]
 801a8c4:	e000      	b.n	801a8c8 <udp_bind+0xd4>
 801a8c6:	2300      	movs	r3, #0
 801a8c8:	68fa      	ldr	r2, [r7, #12]
 801a8ca:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801a8cc:	68fb      	ldr	r3, [r7, #12]
 801a8ce:	88fa      	ldrh	r2, [r7, #6]
 801a8d0:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801a8d2:	7cfb      	ldrb	r3, [r7, #19]
 801a8d4:	2b00      	cmp	r3, #0
 801a8d6:	d106      	bne.n	801a8e6 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801a8d8:	4b09      	ldr	r3, [pc, #36]	@ (801a900 <udp_bind+0x10c>)
 801a8da:	681a      	ldr	r2, [r3, #0]
 801a8dc:	68fb      	ldr	r3, [r7, #12]
 801a8de:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801a8e0:	4a07      	ldr	r2, [pc, #28]	@ (801a900 <udp_bind+0x10c>)
 801a8e2:	68fb      	ldr	r3, [r7, #12]
 801a8e4:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801a8e6:	2300      	movs	r3, #0
}
 801a8e8:	4618      	mov	r0, r3
 801a8ea:	3718      	adds	r7, #24
 801a8ec:	46bd      	mov	sp, r7
 801a8ee:	bd80      	pop	{r7, pc}
 801a8f0:	080225d0 	.word	0x080225d0
 801a8f4:	0802146c 	.word	0x0802146c
 801a8f8:	08021734 	.word	0x08021734
 801a8fc:	080214c0 	.word	0x080214c0
 801a900:	2002774c 	.word	0x2002774c

0801a904 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801a904:	b580      	push	{r7, lr}
 801a906:	b084      	sub	sp, #16
 801a908:	af00      	add	r7, sp, #0
 801a90a:	60f8      	str	r0, [r7, #12]
 801a90c:	60b9      	str	r1, [r7, #8]
 801a90e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801a910:	68fb      	ldr	r3, [r7, #12]
 801a912:	2b00      	cmp	r3, #0
 801a914:	d107      	bne.n	801a926 <udp_recv+0x22>
 801a916:	4b08      	ldr	r3, [pc, #32]	@ (801a938 <udp_recv+0x34>)
 801a918:	f240 428a 	movw	r2, #1162	@ 0x48a
 801a91c:	4907      	ldr	r1, [pc, #28]	@ (801a93c <udp_recv+0x38>)
 801a91e:	4808      	ldr	r0, [pc, #32]	@ (801a940 <udp_recv+0x3c>)
 801a920:	f003 fc86 	bl	801e230 <iprintf>
 801a924:	e005      	b.n	801a932 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801a926:	68fb      	ldr	r3, [r7, #12]
 801a928:	68ba      	ldr	r2, [r7, #8]
 801a92a:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801a92c:	68fb      	ldr	r3, [r7, #12]
 801a92e:	687a      	ldr	r2, [r7, #4]
 801a930:	61da      	str	r2, [r3, #28]
}
 801a932:	3710      	adds	r7, #16
 801a934:	46bd      	mov	sp, r7
 801a936:	bd80      	pop	{r7, pc}
 801a938:	0802146c 	.word	0x0802146c
 801a93c:	080217a0 	.word	0x080217a0
 801a940:	080214c0 	.word	0x080214c0

0801a944 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801a944:	b580      	push	{r7, lr}
 801a946:	b082      	sub	sp, #8
 801a948:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801a94a:	2000      	movs	r0, #0
 801a94c:	f7f8 ff44 	bl	80137d8 <memp_malloc>
 801a950:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801a952:	687b      	ldr	r3, [r7, #4]
 801a954:	2b00      	cmp	r3, #0
 801a956:	d007      	beq.n	801a968 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801a958:	2220      	movs	r2, #32
 801a95a:	2100      	movs	r1, #0
 801a95c:	6878      	ldr	r0, [r7, #4]
 801a95e:	f003 fdbf 	bl	801e4e0 <memset>
    pcb->ttl = UDP_TTL;
 801a962:	687b      	ldr	r3, [r7, #4]
 801a964:	22ff      	movs	r2, #255	@ 0xff
 801a966:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801a968:	687b      	ldr	r3, [r7, #4]
}
 801a96a:	4618      	mov	r0, r3
 801a96c:	3708      	adds	r7, #8
 801a96e:	46bd      	mov	sp, r7
 801a970:	bd80      	pop	{r7, pc}
	...

0801a974 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801a974:	b480      	push	{r7}
 801a976:	b085      	sub	sp, #20
 801a978:	af00      	add	r7, sp, #0
 801a97a:	6078      	str	r0, [r7, #4]
 801a97c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801a97e:	687b      	ldr	r3, [r7, #4]
 801a980:	2b00      	cmp	r3, #0
 801a982:	d01e      	beq.n	801a9c2 <udp_netif_ip_addr_changed+0x4e>
 801a984:	687b      	ldr	r3, [r7, #4]
 801a986:	681b      	ldr	r3, [r3, #0]
 801a988:	2b00      	cmp	r3, #0
 801a98a:	d01a      	beq.n	801a9c2 <udp_netif_ip_addr_changed+0x4e>
 801a98c:	683b      	ldr	r3, [r7, #0]
 801a98e:	2b00      	cmp	r3, #0
 801a990:	d017      	beq.n	801a9c2 <udp_netif_ip_addr_changed+0x4e>
 801a992:	683b      	ldr	r3, [r7, #0]
 801a994:	681b      	ldr	r3, [r3, #0]
 801a996:	2b00      	cmp	r3, #0
 801a998:	d013      	beq.n	801a9c2 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801a99a:	4b0d      	ldr	r3, [pc, #52]	@ (801a9d0 <udp_netif_ip_addr_changed+0x5c>)
 801a99c:	681b      	ldr	r3, [r3, #0]
 801a99e:	60fb      	str	r3, [r7, #12]
 801a9a0:	e00c      	b.n	801a9bc <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801a9a2:	68fb      	ldr	r3, [r7, #12]
 801a9a4:	681a      	ldr	r2, [r3, #0]
 801a9a6:	687b      	ldr	r3, [r7, #4]
 801a9a8:	681b      	ldr	r3, [r3, #0]
 801a9aa:	429a      	cmp	r2, r3
 801a9ac:	d103      	bne.n	801a9b6 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801a9ae:	683b      	ldr	r3, [r7, #0]
 801a9b0:	681a      	ldr	r2, [r3, #0]
 801a9b2:	68fb      	ldr	r3, [r7, #12]
 801a9b4:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801a9b6:	68fb      	ldr	r3, [r7, #12]
 801a9b8:	68db      	ldr	r3, [r3, #12]
 801a9ba:	60fb      	str	r3, [r7, #12]
 801a9bc:	68fb      	ldr	r3, [r7, #12]
 801a9be:	2b00      	cmp	r3, #0
 801a9c0:	d1ef      	bne.n	801a9a2 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801a9c2:	bf00      	nop
 801a9c4:	3714      	adds	r7, #20
 801a9c6:	46bd      	mov	sp, r7
 801a9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a9cc:	4770      	bx	lr
 801a9ce:	bf00      	nop
 801a9d0:	2002774c 	.word	0x2002774c

0801a9d4 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801a9d4:	b580      	push	{r7, lr}
 801a9d6:	b082      	sub	sp, #8
 801a9d8:	af00      	add	r7, sp, #0
 801a9da:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801a9dc:	4915      	ldr	r1, [pc, #84]	@ (801aa34 <etharp_free_entry+0x60>)
 801a9de:	687a      	ldr	r2, [r7, #4]
 801a9e0:	4613      	mov	r3, r2
 801a9e2:	005b      	lsls	r3, r3, #1
 801a9e4:	4413      	add	r3, r2
 801a9e6:	00db      	lsls	r3, r3, #3
 801a9e8:	440b      	add	r3, r1
 801a9ea:	681b      	ldr	r3, [r3, #0]
 801a9ec:	2b00      	cmp	r3, #0
 801a9ee:	d013      	beq.n	801aa18 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801a9f0:	4910      	ldr	r1, [pc, #64]	@ (801aa34 <etharp_free_entry+0x60>)
 801a9f2:	687a      	ldr	r2, [r7, #4]
 801a9f4:	4613      	mov	r3, r2
 801a9f6:	005b      	lsls	r3, r3, #1
 801a9f8:	4413      	add	r3, r2
 801a9fa:	00db      	lsls	r3, r3, #3
 801a9fc:	440b      	add	r3, r1
 801a9fe:	681b      	ldr	r3, [r3, #0]
 801aa00:	4618      	mov	r0, r3
 801aa02:	f7f9 fe03 	bl	801460c <pbuf_free>
    arp_table[i].q = NULL;
 801aa06:	490b      	ldr	r1, [pc, #44]	@ (801aa34 <etharp_free_entry+0x60>)
 801aa08:	687a      	ldr	r2, [r7, #4]
 801aa0a:	4613      	mov	r3, r2
 801aa0c:	005b      	lsls	r3, r3, #1
 801aa0e:	4413      	add	r3, r2
 801aa10:	00db      	lsls	r3, r3, #3
 801aa12:	440b      	add	r3, r1
 801aa14:	2200      	movs	r2, #0
 801aa16:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801aa18:	4906      	ldr	r1, [pc, #24]	@ (801aa34 <etharp_free_entry+0x60>)
 801aa1a:	687a      	ldr	r2, [r7, #4]
 801aa1c:	4613      	mov	r3, r2
 801aa1e:	005b      	lsls	r3, r3, #1
 801aa20:	4413      	add	r3, r2
 801aa22:	00db      	lsls	r3, r3, #3
 801aa24:	440b      	add	r3, r1
 801aa26:	3314      	adds	r3, #20
 801aa28:	2200      	movs	r2, #0
 801aa2a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801aa2c:	bf00      	nop
 801aa2e:	3708      	adds	r7, #8
 801aa30:	46bd      	mov	sp, r7
 801aa32:	bd80      	pop	{r7, pc}
 801aa34:	20027750 	.word	0x20027750

0801aa38 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801aa38:	b580      	push	{r7, lr}
 801aa3a:	b082      	sub	sp, #8
 801aa3c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801aa3e:	2300      	movs	r3, #0
 801aa40:	607b      	str	r3, [r7, #4]
 801aa42:	e096      	b.n	801ab72 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801aa44:	494f      	ldr	r1, [pc, #316]	@ (801ab84 <etharp_tmr+0x14c>)
 801aa46:	687a      	ldr	r2, [r7, #4]
 801aa48:	4613      	mov	r3, r2
 801aa4a:	005b      	lsls	r3, r3, #1
 801aa4c:	4413      	add	r3, r2
 801aa4e:	00db      	lsls	r3, r3, #3
 801aa50:	440b      	add	r3, r1
 801aa52:	3314      	adds	r3, #20
 801aa54:	781b      	ldrb	r3, [r3, #0]
 801aa56:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801aa58:	78fb      	ldrb	r3, [r7, #3]
 801aa5a:	2b00      	cmp	r3, #0
 801aa5c:	f000 8086 	beq.w	801ab6c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801aa60:	4948      	ldr	r1, [pc, #288]	@ (801ab84 <etharp_tmr+0x14c>)
 801aa62:	687a      	ldr	r2, [r7, #4]
 801aa64:	4613      	mov	r3, r2
 801aa66:	005b      	lsls	r3, r3, #1
 801aa68:	4413      	add	r3, r2
 801aa6a:	00db      	lsls	r3, r3, #3
 801aa6c:	440b      	add	r3, r1
 801aa6e:	3312      	adds	r3, #18
 801aa70:	881b      	ldrh	r3, [r3, #0]
 801aa72:	3301      	adds	r3, #1
 801aa74:	b298      	uxth	r0, r3
 801aa76:	4943      	ldr	r1, [pc, #268]	@ (801ab84 <etharp_tmr+0x14c>)
 801aa78:	687a      	ldr	r2, [r7, #4]
 801aa7a:	4613      	mov	r3, r2
 801aa7c:	005b      	lsls	r3, r3, #1
 801aa7e:	4413      	add	r3, r2
 801aa80:	00db      	lsls	r3, r3, #3
 801aa82:	440b      	add	r3, r1
 801aa84:	3312      	adds	r3, #18
 801aa86:	4602      	mov	r2, r0
 801aa88:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801aa8a:	493e      	ldr	r1, [pc, #248]	@ (801ab84 <etharp_tmr+0x14c>)
 801aa8c:	687a      	ldr	r2, [r7, #4]
 801aa8e:	4613      	mov	r3, r2
 801aa90:	005b      	lsls	r3, r3, #1
 801aa92:	4413      	add	r3, r2
 801aa94:	00db      	lsls	r3, r3, #3
 801aa96:	440b      	add	r3, r1
 801aa98:	3312      	adds	r3, #18
 801aa9a:	881b      	ldrh	r3, [r3, #0]
 801aa9c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801aaa0:	d215      	bcs.n	801aace <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801aaa2:	4938      	ldr	r1, [pc, #224]	@ (801ab84 <etharp_tmr+0x14c>)
 801aaa4:	687a      	ldr	r2, [r7, #4]
 801aaa6:	4613      	mov	r3, r2
 801aaa8:	005b      	lsls	r3, r3, #1
 801aaaa:	4413      	add	r3, r2
 801aaac:	00db      	lsls	r3, r3, #3
 801aaae:	440b      	add	r3, r1
 801aab0:	3314      	adds	r3, #20
 801aab2:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801aab4:	2b01      	cmp	r3, #1
 801aab6:	d10e      	bne.n	801aad6 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801aab8:	4932      	ldr	r1, [pc, #200]	@ (801ab84 <etharp_tmr+0x14c>)
 801aaba:	687a      	ldr	r2, [r7, #4]
 801aabc:	4613      	mov	r3, r2
 801aabe:	005b      	lsls	r3, r3, #1
 801aac0:	4413      	add	r3, r2
 801aac2:	00db      	lsls	r3, r3, #3
 801aac4:	440b      	add	r3, r1
 801aac6:	3312      	adds	r3, #18
 801aac8:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801aaca:	2b04      	cmp	r3, #4
 801aacc:	d903      	bls.n	801aad6 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801aace:	6878      	ldr	r0, [r7, #4]
 801aad0:	f7ff ff80 	bl	801a9d4 <etharp_free_entry>
 801aad4:	e04a      	b.n	801ab6c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801aad6:	492b      	ldr	r1, [pc, #172]	@ (801ab84 <etharp_tmr+0x14c>)
 801aad8:	687a      	ldr	r2, [r7, #4]
 801aada:	4613      	mov	r3, r2
 801aadc:	005b      	lsls	r3, r3, #1
 801aade:	4413      	add	r3, r2
 801aae0:	00db      	lsls	r3, r3, #3
 801aae2:	440b      	add	r3, r1
 801aae4:	3314      	adds	r3, #20
 801aae6:	781b      	ldrb	r3, [r3, #0]
 801aae8:	2b03      	cmp	r3, #3
 801aaea:	d10a      	bne.n	801ab02 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801aaec:	4925      	ldr	r1, [pc, #148]	@ (801ab84 <etharp_tmr+0x14c>)
 801aaee:	687a      	ldr	r2, [r7, #4]
 801aaf0:	4613      	mov	r3, r2
 801aaf2:	005b      	lsls	r3, r3, #1
 801aaf4:	4413      	add	r3, r2
 801aaf6:	00db      	lsls	r3, r3, #3
 801aaf8:	440b      	add	r3, r1
 801aafa:	3314      	adds	r3, #20
 801aafc:	2204      	movs	r2, #4
 801aafe:	701a      	strb	r2, [r3, #0]
 801ab00:	e034      	b.n	801ab6c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801ab02:	4920      	ldr	r1, [pc, #128]	@ (801ab84 <etharp_tmr+0x14c>)
 801ab04:	687a      	ldr	r2, [r7, #4]
 801ab06:	4613      	mov	r3, r2
 801ab08:	005b      	lsls	r3, r3, #1
 801ab0a:	4413      	add	r3, r2
 801ab0c:	00db      	lsls	r3, r3, #3
 801ab0e:	440b      	add	r3, r1
 801ab10:	3314      	adds	r3, #20
 801ab12:	781b      	ldrb	r3, [r3, #0]
 801ab14:	2b04      	cmp	r3, #4
 801ab16:	d10a      	bne.n	801ab2e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801ab18:	491a      	ldr	r1, [pc, #104]	@ (801ab84 <etharp_tmr+0x14c>)
 801ab1a:	687a      	ldr	r2, [r7, #4]
 801ab1c:	4613      	mov	r3, r2
 801ab1e:	005b      	lsls	r3, r3, #1
 801ab20:	4413      	add	r3, r2
 801ab22:	00db      	lsls	r3, r3, #3
 801ab24:	440b      	add	r3, r1
 801ab26:	3314      	adds	r3, #20
 801ab28:	2202      	movs	r2, #2
 801ab2a:	701a      	strb	r2, [r3, #0]
 801ab2c:	e01e      	b.n	801ab6c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801ab2e:	4915      	ldr	r1, [pc, #84]	@ (801ab84 <etharp_tmr+0x14c>)
 801ab30:	687a      	ldr	r2, [r7, #4]
 801ab32:	4613      	mov	r3, r2
 801ab34:	005b      	lsls	r3, r3, #1
 801ab36:	4413      	add	r3, r2
 801ab38:	00db      	lsls	r3, r3, #3
 801ab3a:	440b      	add	r3, r1
 801ab3c:	3314      	adds	r3, #20
 801ab3e:	781b      	ldrb	r3, [r3, #0]
 801ab40:	2b01      	cmp	r3, #1
 801ab42:	d113      	bne.n	801ab6c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801ab44:	490f      	ldr	r1, [pc, #60]	@ (801ab84 <etharp_tmr+0x14c>)
 801ab46:	687a      	ldr	r2, [r7, #4]
 801ab48:	4613      	mov	r3, r2
 801ab4a:	005b      	lsls	r3, r3, #1
 801ab4c:	4413      	add	r3, r2
 801ab4e:	00db      	lsls	r3, r3, #3
 801ab50:	440b      	add	r3, r1
 801ab52:	3308      	adds	r3, #8
 801ab54:	6818      	ldr	r0, [r3, #0]
 801ab56:	687a      	ldr	r2, [r7, #4]
 801ab58:	4613      	mov	r3, r2
 801ab5a:	005b      	lsls	r3, r3, #1
 801ab5c:	4413      	add	r3, r2
 801ab5e:	00db      	lsls	r3, r3, #3
 801ab60:	4a08      	ldr	r2, [pc, #32]	@ (801ab84 <etharp_tmr+0x14c>)
 801ab62:	4413      	add	r3, r2
 801ab64:	3304      	adds	r3, #4
 801ab66:	4619      	mov	r1, r3
 801ab68:	f000 fe6e 	bl	801b848 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ab6c:	687b      	ldr	r3, [r7, #4]
 801ab6e:	3301      	adds	r3, #1
 801ab70:	607b      	str	r3, [r7, #4]
 801ab72:	687b      	ldr	r3, [r7, #4]
 801ab74:	2b09      	cmp	r3, #9
 801ab76:	f77f af65 	ble.w	801aa44 <etharp_tmr+0xc>
      }
    }
  }
}
 801ab7a:	bf00      	nop
 801ab7c:	bf00      	nop
 801ab7e:	3708      	adds	r7, #8
 801ab80:	46bd      	mov	sp, r7
 801ab82:	bd80      	pop	{r7, pc}
 801ab84:	20027750 	.word	0x20027750

0801ab88 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801ab88:	b580      	push	{r7, lr}
 801ab8a:	b08a      	sub	sp, #40	@ 0x28
 801ab8c:	af00      	add	r7, sp, #0
 801ab8e:	60f8      	str	r0, [r7, #12]
 801ab90:	460b      	mov	r3, r1
 801ab92:	607a      	str	r2, [r7, #4]
 801ab94:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801ab96:	230a      	movs	r3, #10
 801ab98:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801ab9a:	230a      	movs	r3, #10
 801ab9c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801ab9e:	230a      	movs	r3, #10
 801aba0:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801aba2:	2300      	movs	r3, #0
 801aba4:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801aba6:	230a      	movs	r3, #10
 801aba8:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801abaa:	2300      	movs	r3, #0
 801abac:	83bb      	strh	r3, [r7, #28]
 801abae:	2300      	movs	r3, #0
 801abb0:	837b      	strh	r3, [r7, #26]
 801abb2:	2300      	movs	r3, #0
 801abb4:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801abb6:	2300      	movs	r3, #0
 801abb8:	843b      	strh	r3, [r7, #32]
 801abba:	e0ae      	b.n	801ad1a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801abbc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801abc0:	49a6      	ldr	r1, [pc, #664]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801abc2:	4613      	mov	r3, r2
 801abc4:	005b      	lsls	r3, r3, #1
 801abc6:	4413      	add	r3, r2
 801abc8:	00db      	lsls	r3, r3, #3
 801abca:	440b      	add	r3, r1
 801abcc:	3314      	adds	r3, #20
 801abce:	781b      	ldrb	r3, [r3, #0]
 801abd0:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801abd2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801abd6:	2b0a      	cmp	r3, #10
 801abd8:	d105      	bne.n	801abe6 <etharp_find_entry+0x5e>
 801abda:	7dfb      	ldrb	r3, [r7, #23]
 801abdc:	2b00      	cmp	r3, #0
 801abde:	d102      	bne.n	801abe6 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801abe0:	8c3b      	ldrh	r3, [r7, #32]
 801abe2:	847b      	strh	r3, [r7, #34]	@ 0x22
 801abe4:	e095      	b.n	801ad12 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801abe6:	7dfb      	ldrb	r3, [r7, #23]
 801abe8:	2b00      	cmp	r3, #0
 801abea:	f000 8092 	beq.w	801ad12 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801abee:	7dfb      	ldrb	r3, [r7, #23]
 801abf0:	2b01      	cmp	r3, #1
 801abf2:	d009      	beq.n	801ac08 <etharp_find_entry+0x80>
 801abf4:	7dfb      	ldrb	r3, [r7, #23]
 801abf6:	2b01      	cmp	r3, #1
 801abf8:	d806      	bhi.n	801ac08 <etharp_find_entry+0x80>
 801abfa:	4b99      	ldr	r3, [pc, #612]	@ (801ae60 <etharp_find_entry+0x2d8>)
 801abfc:	f240 1223 	movw	r2, #291	@ 0x123
 801ac00:	4998      	ldr	r1, [pc, #608]	@ (801ae64 <etharp_find_entry+0x2dc>)
 801ac02:	4899      	ldr	r0, [pc, #612]	@ (801ae68 <etharp_find_entry+0x2e0>)
 801ac04:	f003 fb14 	bl	801e230 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801ac08:	68fb      	ldr	r3, [r7, #12]
 801ac0a:	2b00      	cmp	r3, #0
 801ac0c:	d020      	beq.n	801ac50 <etharp_find_entry+0xc8>
 801ac0e:	68fb      	ldr	r3, [r7, #12]
 801ac10:	6819      	ldr	r1, [r3, #0]
 801ac12:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ac16:	4891      	ldr	r0, [pc, #580]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801ac18:	4613      	mov	r3, r2
 801ac1a:	005b      	lsls	r3, r3, #1
 801ac1c:	4413      	add	r3, r2
 801ac1e:	00db      	lsls	r3, r3, #3
 801ac20:	4403      	add	r3, r0
 801ac22:	3304      	adds	r3, #4
 801ac24:	681b      	ldr	r3, [r3, #0]
 801ac26:	4299      	cmp	r1, r3
 801ac28:	d112      	bne.n	801ac50 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801ac2a:	687b      	ldr	r3, [r7, #4]
 801ac2c:	2b00      	cmp	r3, #0
 801ac2e:	d00c      	beq.n	801ac4a <etharp_find_entry+0xc2>
 801ac30:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ac34:	4989      	ldr	r1, [pc, #548]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801ac36:	4613      	mov	r3, r2
 801ac38:	005b      	lsls	r3, r3, #1
 801ac3a:	4413      	add	r3, r2
 801ac3c:	00db      	lsls	r3, r3, #3
 801ac3e:	440b      	add	r3, r1
 801ac40:	3308      	adds	r3, #8
 801ac42:	681b      	ldr	r3, [r3, #0]
 801ac44:	687a      	ldr	r2, [r7, #4]
 801ac46:	429a      	cmp	r2, r3
 801ac48:	d102      	bne.n	801ac50 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801ac4a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ac4e:	e100      	b.n	801ae52 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801ac50:	7dfb      	ldrb	r3, [r7, #23]
 801ac52:	2b01      	cmp	r3, #1
 801ac54:	d140      	bne.n	801acd8 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801ac56:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ac5a:	4980      	ldr	r1, [pc, #512]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801ac5c:	4613      	mov	r3, r2
 801ac5e:	005b      	lsls	r3, r3, #1
 801ac60:	4413      	add	r3, r2
 801ac62:	00db      	lsls	r3, r3, #3
 801ac64:	440b      	add	r3, r1
 801ac66:	681b      	ldr	r3, [r3, #0]
 801ac68:	2b00      	cmp	r3, #0
 801ac6a:	d01a      	beq.n	801aca2 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801ac6c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ac70:	497a      	ldr	r1, [pc, #488]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801ac72:	4613      	mov	r3, r2
 801ac74:	005b      	lsls	r3, r3, #1
 801ac76:	4413      	add	r3, r2
 801ac78:	00db      	lsls	r3, r3, #3
 801ac7a:	440b      	add	r3, r1
 801ac7c:	3312      	adds	r3, #18
 801ac7e:	881b      	ldrh	r3, [r3, #0]
 801ac80:	8bba      	ldrh	r2, [r7, #28]
 801ac82:	429a      	cmp	r2, r3
 801ac84:	d845      	bhi.n	801ad12 <etharp_find_entry+0x18a>
            old_queue = i;
 801ac86:	8c3b      	ldrh	r3, [r7, #32]
 801ac88:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801ac8a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ac8e:	4973      	ldr	r1, [pc, #460]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801ac90:	4613      	mov	r3, r2
 801ac92:	005b      	lsls	r3, r3, #1
 801ac94:	4413      	add	r3, r2
 801ac96:	00db      	lsls	r3, r3, #3
 801ac98:	440b      	add	r3, r1
 801ac9a:	3312      	adds	r3, #18
 801ac9c:	881b      	ldrh	r3, [r3, #0]
 801ac9e:	83bb      	strh	r3, [r7, #28]
 801aca0:	e037      	b.n	801ad12 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801aca2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aca6:	496d      	ldr	r1, [pc, #436]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801aca8:	4613      	mov	r3, r2
 801acaa:	005b      	lsls	r3, r3, #1
 801acac:	4413      	add	r3, r2
 801acae:	00db      	lsls	r3, r3, #3
 801acb0:	440b      	add	r3, r1
 801acb2:	3312      	adds	r3, #18
 801acb4:	881b      	ldrh	r3, [r3, #0]
 801acb6:	8b7a      	ldrh	r2, [r7, #26]
 801acb8:	429a      	cmp	r2, r3
 801acba:	d82a      	bhi.n	801ad12 <etharp_find_entry+0x18a>
            old_pending = i;
 801acbc:	8c3b      	ldrh	r3, [r7, #32]
 801acbe:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801acc0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801acc4:	4965      	ldr	r1, [pc, #404]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801acc6:	4613      	mov	r3, r2
 801acc8:	005b      	lsls	r3, r3, #1
 801acca:	4413      	add	r3, r2
 801accc:	00db      	lsls	r3, r3, #3
 801acce:	440b      	add	r3, r1
 801acd0:	3312      	adds	r3, #18
 801acd2:	881b      	ldrh	r3, [r3, #0]
 801acd4:	837b      	strh	r3, [r7, #26]
 801acd6:	e01c      	b.n	801ad12 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801acd8:	7dfb      	ldrb	r3, [r7, #23]
 801acda:	2b01      	cmp	r3, #1
 801acdc:	d919      	bls.n	801ad12 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801acde:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ace2:	495e      	ldr	r1, [pc, #376]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801ace4:	4613      	mov	r3, r2
 801ace6:	005b      	lsls	r3, r3, #1
 801ace8:	4413      	add	r3, r2
 801acea:	00db      	lsls	r3, r3, #3
 801acec:	440b      	add	r3, r1
 801acee:	3312      	adds	r3, #18
 801acf0:	881b      	ldrh	r3, [r3, #0]
 801acf2:	8b3a      	ldrh	r2, [r7, #24]
 801acf4:	429a      	cmp	r2, r3
 801acf6:	d80c      	bhi.n	801ad12 <etharp_find_entry+0x18a>
            old_stable = i;
 801acf8:	8c3b      	ldrh	r3, [r7, #32]
 801acfa:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801acfc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad00:	4956      	ldr	r1, [pc, #344]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801ad02:	4613      	mov	r3, r2
 801ad04:	005b      	lsls	r3, r3, #1
 801ad06:	4413      	add	r3, r2
 801ad08:	00db      	lsls	r3, r3, #3
 801ad0a:	440b      	add	r3, r1
 801ad0c:	3312      	adds	r3, #18
 801ad0e:	881b      	ldrh	r3, [r3, #0]
 801ad10:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ad12:	8c3b      	ldrh	r3, [r7, #32]
 801ad14:	3301      	adds	r3, #1
 801ad16:	b29b      	uxth	r3, r3
 801ad18:	843b      	strh	r3, [r7, #32]
 801ad1a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ad1e:	2b09      	cmp	r3, #9
 801ad20:	f77f af4c 	ble.w	801abbc <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801ad24:	7afb      	ldrb	r3, [r7, #11]
 801ad26:	f003 0302 	and.w	r3, r3, #2
 801ad2a:	2b00      	cmp	r3, #0
 801ad2c:	d108      	bne.n	801ad40 <etharp_find_entry+0x1b8>
 801ad2e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801ad32:	2b0a      	cmp	r3, #10
 801ad34:	d107      	bne.n	801ad46 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801ad36:	7afb      	ldrb	r3, [r7, #11]
 801ad38:	f003 0301 	and.w	r3, r3, #1
 801ad3c:	2b00      	cmp	r3, #0
 801ad3e:	d102      	bne.n	801ad46 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801ad40:	f04f 33ff 	mov.w	r3, #4294967295
 801ad44:	e085      	b.n	801ae52 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801ad46:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801ad4a:	2b09      	cmp	r3, #9
 801ad4c:	dc02      	bgt.n	801ad54 <etharp_find_entry+0x1cc>
    i = empty;
 801ad4e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ad50:	843b      	strh	r3, [r7, #32]
 801ad52:	e039      	b.n	801adc8 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801ad54:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801ad58:	2b09      	cmp	r3, #9
 801ad5a:	dc14      	bgt.n	801ad86 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801ad5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801ad5e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801ad60:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad64:	493d      	ldr	r1, [pc, #244]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801ad66:	4613      	mov	r3, r2
 801ad68:	005b      	lsls	r3, r3, #1
 801ad6a:	4413      	add	r3, r2
 801ad6c:	00db      	lsls	r3, r3, #3
 801ad6e:	440b      	add	r3, r1
 801ad70:	681b      	ldr	r3, [r3, #0]
 801ad72:	2b00      	cmp	r3, #0
 801ad74:	d018      	beq.n	801ada8 <etharp_find_entry+0x220>
 801ad76:	4b3a      	ldr	r3, [pc, #232]	@ (801ae60 <etharp_find_entry+0x2d8>)
 801ad78:	f240 126d 	movw	r2, #365	@ 0x16d
 801ad7c:	493b      	ldr	r1, [pc, #236]	@ (801ae6c <etharp_find_entry+0x2e4>)
 801ad7e:	483a      	ldr	r0, [pc, #232]	@ (801ae68 <etharp_find_entry+0x2e0>)
 801ad80:	f003 fa56 	bl	801e230 <iprintf>
 801ad84:	e010      	b.n	801ada8 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801ad86:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801ad8a:	2b09      	cmp	r3, #9
 801ad8c:	dc02      	bgt.n	801ad94 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801ad8e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801ad90:	843b      	strh	r3, [r7, #32]
 801ad92:	e009      	b.n	801ada8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801ad94:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801ad98:	2b09      	cmp	r3, #9
 801ad9a:	dc02      	bgt.n	801ada2 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801ad9c:	8bfb      	ldrh	r3, [r7, #30]
 801ad9e:	843b      	strh	r3, [r7, #32]
 801ada0:	e002      	b.n	801ada8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801ada2:	f04f 33ff 	mov.w	r3, #4294967295
 801ada6:	e054      	b.n	801ae52 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801ada8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801adac:	2b09      	cmp	r3, #9
 801adae:	dd06      	ble.n	801adbe <etharp_find_entry+0x236>
 801adb0:	4b2b      	ldr	r3, [pc, #172]	@ (801ae60 <etharp_find_entry+0x2d8>)
 801adb2:	f240 127f 	movw	r2, #383	@ 0x17f
 801adb6:	492e      	ldr	r1, [pc, #184]	@ (801ae70 <etharp_find_entry+0x2e8>)
 801adb8:	482b      	ldr	r0, [pc, #172]	@ (801ae68 <etharp_find_entry+0x2e0>)
 801adba:	f003 fa39 	bl	801e230 <iprintf>
    etharp_free_entry(i);
 801adbe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801adc2:	4618      	mov	r0, r3
 801adc4:	f7ff fe06 	bl	801a9d4 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801adc8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801adcc:	2b09      	cmp	r3, #9
 801adce:	dd06      	ble.n	801adde <etharp_find_entry+0x256>
 801add0:	4b23      	ldr	r3, [pc, #140]	@ (801ae60 <etharp_find_entry+0x2d8>)
 801add2:	f240 1283 	movw	r2, #387	@ 0x183
 801add6:	4926      	ldr	r1, [pc, #152]	@ (801ae70 <etharp_find_entry+0x2e8>)
 801add8:	4823      	ldr	r0, [pc, #140]	@ (801ae68 <etharp_find_entry+0x2e0>)
 801adda:	f003 fa29 	bl	801e230 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801adde:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ade2:	491e      	ldr	r1, [pc, #120]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801ade4:	4613      	mov	r3, r2
 801ade6:	005b      	lsls	r3, r3, #1
 801ade8:	4413      	add	r3, r2
 801adea:	00db      	lsls	r3, r3, #3
 801adec:	440b      	add	r3, r1
 801adee:	3314      	adds	r3, #20
 801adf0:	781b      	ldrb	r3, [r3, #0]
 801adf2:	2b00      	cmp	r3, #0
 801adf4:	d006      	beq.n	801ae04 <etharp_find_entry+0x27c>
 801adf6:	4b1a      	ldr	r3, [pc, #104]	@ (801ae60 <etharp_find_entry+0x2d8>)
 801adf8:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801adfc:	491d      	ldr	r1, [pc, #116]	@ (801ae74 <etharp_find_entry+0x2ec>)
 801adfe:	481a      	ldr	r0, [pc, #104]	@ (801ae68 <etharp_find_entry+0x2e0>)
 801ae00:	f003 fa16 	bl	801e230 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801ae04:	68fb      	ldr	r3, [r7, #12]
 801ae06:	2b00      	cmp	r3, #0
 801ae08:	d00b      	beq.n	801ae22 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801ae0a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ae0e:	68fb      	ldr	r3, [r7, #12]
 801ae10:	6819      	ldr	r1, [r3, #0]
 801ae12:	4812      	ldr	r0, [pc, #72]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801ae14:	4613      	mov	r3, r2
 801ae16:	005b      	lsls	r3, r3, #1
 801ae18:	4413      	add	r3, r2
 801ae1a:	00db      	lsls	r3, r3, #3
 801ae1c:	4403      	add	r3, r0
 801ae1e:	3304      	adds	r3, #4
 801ae20:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801ae22:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ae26:	490d      	ldr	r1, [pc, #52]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801ae28:	4613      	mov	r3, r2
 801ae2a:	005b      	lsls	r3, r3, #1
 801ae2c:	4413      	add	r3, r2
 801ae2e:	00db      	lsls	r3, r3, #3
 801ae30:	440b      	add	r3, r1
 801ae32:	3312      	adds	r3, #18
 801ae34:	2200      	movs	r2, #0
 801ae36:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801ae38:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ae3c:	4907      	ldr	r1, [pc, #28]	@ (801ae5c <etharp_find_entry+0x2d4>)
 801ae3e:	4613      	mov	r3, r2
 801ae40:	005b      	lsls	r3, r3, #1
 801ae42:	4413      	add	r3, r2
 801ae44:	00db      	lsls	r3, r3, #3
 801ae46:	440b      	add	r3, r1
 801ae48:	3308      	adds	r3, #8
 801ae4a:	687a      	ldr	r2, [r7, #4]
 801ae4c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801ae4e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801ae52:	4618      	mov	r0, r3
 801ae54:	3728      	adds	r7, #40	@ 0x28
 801ae56:	46bd      	mov	sp, r7
 801ae58:	bd80      	pop	{r7, pc}
 801ae5a:	bf00      	nop
 801ae5c:	20027750 	.word	0x20027750
 801ae60:	080217d0 	.word	0x080217d0
 801ae64:	08021808 	.word	0x08021808
 801ae68:	08021848 	.word	0x08021848
 801ae6c:	08021870 	.word	0x08021870
 801ae70:	08021888 	.word	0x08021888
 801ae74:	0802189c 	.word	0x0802189c

0801ae78 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801ae78:	b580      	push	{r7, lr}
 801ae7a:	b088      	sub	sp, #32
 801ae7c:	af02      	add	r7, sp, #8
 801ae7e:	60f8      	str	r0, [r7, #12]
 801ae80:	60b9      	str	r1, [r7, #8]
 801ae82:	607a      	str	r2, [r7, #4]
 801ae84:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801ae86:	68fb      	ldr	r3, [r7, #12]
 801ae88:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801ae8c:	2b06      	cmp	r3, #6
 801ae8e:	d006      	beq.n	801ae9e <etharp_update_arp_entry+0x26>
 801ae90:	4b48      	ldr	r3, [pc, #288]	@ (801afb4 <etharp_update_arp_entry+0x13c>)
 801ae92:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801ae96:	4948      	ldr	r1, [pc, #288]	@ (801afb8 <etharp_update_arp_entry+0x140>)
 801ae98:	4848      	ldr	r0, [pc, #288]	@ (801afbc <etharp_update_arp_entry+0x144>)
 801ae9a:	f003 f9c9 	bl	801e230 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801ae9e:	68bb      	ldr	r3, [r7, #8]
 801aea0:	2b00      	cmp	r3, #0
 801aea2:	d012      	beq.n	801aeca <etharp_update_arp_entry+0x52>
 801aea4:	68bb      	ldr	r3, [r7, #8]
 801aea6:	681b      	ldr	r3, [r3, #0]
 801aea8:	2b00      	cmp	r3, #0
 801aeaa:	d00e      	beq.n	801aeca <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801aeac:	68bb      	ldr	r3, [r7, #8]
 801aeae:	681b      	ldr	r3, [r3, #0]
 801aeb0:	68f9      	ldr	r1, [r7, #12]
 801aeb2:	4618      	mov	r0, r3
 801aeb4:	f001 f8fe 	bl	801c0b4 <ip4_addr_isbroadcast_u32>
 801aeb8:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801aeba:	2b00      	cmp	r3, #0
 801aebc:	d105      	bne.n	801aeca <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801aebe:	68bb      	ldr	r3, [r7, #8]
 801aec0:	681b      	ldr	r3, [r3, #0]
 801aec2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801aec6:	2be0      	cmp	r3, #224	@ 0xe0
 801aec8:	d102      	bne.n	801aed0 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801aeca:	f06f 030f 	mvn.w	r3, #15
 801aece:	e06c      	b.n	801afaa <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801aed0:	78fb      	ldrb	r3, [r7, #3]
 801aed2:	68fa      	ldr	r2, [r7, #12]
 801aed4:	4619      	mov	r1, r3
 801aed6:	68b8      	ldr	r0, [r7, #8]
 801aed8:	f7ff fe56 	bl	801ab88 <etharp_find_entry>
 801aedc:	4603      	mov	r3, r0
 801aede:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801aee0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801aee4:	2b00      	cmp	r3, #0
 801aee6:	da02      	bge.n	801aeee <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801aee8:	8afb      	ldrh	r3, [r7, #22]
 801aeea:	b25b      	sxtb	r3, r3
 801aeec:	e05d      	b.n	801afaa <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801aeee:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801aef2:	4933      	ldr	r1, [pc, #204]	@ (801afc0 <etharp_update_arp_entry+0x148>)
 801aef4:	4613      	mov	r3, r2
 801aef6:	005b      	lsls	r3, r3, #1
 801aef8:	4413      	add	r3, r2
 801aefa:	00db      	lsls	r3, r3, #3
 801aefc:	440b      	add	r3, r1
 801aefe:	3314      	adds	r3, #20
 801af00:	2202      	movs	r2, #2
 801af02:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801af04:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801af08:	492d      	ldr	r1, [pc, #180]	@ (801afc0 <etharp_update_arp_entry+0x148>)
 801af0a:	4613      	mov	r3, r2
 801af0c:	005b      	lsls	r3, r3, #1
 801af0e:	4413      	add	r3, r2
 801af10:	00db      	lsls	r3, r3, #3
 801af12:	440b      	add	r3, r1
 801af14:	3308      	adds	r3, #8
 801af16:	68fa      	ldr	r2, [r7, #12]
 801af18:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801af1a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801af1e:	4613      	mov	r3, r2
 801af20:	005b      	lsls	r3, r3, #1
 801af22:	4413      	add	r3, r2
 801af24:	00db      	lsls	r3, r3, #3
 801af26:	3308      	adds	r3, #8
 801af28:	4a25      	ldr	r2, [pc, #148]	@ (801afc0 <etharp_update_arp_entry+0x148>)
 801af2a:	4413      	add	r3, r2
 801af2c:	3304      	adds	r3, #4
 801af2e:	2206      	movs	r2, #6
 801af30:	6879      	ldr	r1, [r7, #4]
 801af32:	4618      	mov	r0, r3
 801af34:	f003 fba7 	bl	801e686 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801af38:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801af3c:	4920      	ldr	r1, [pc, #128]	@ (801afc0 <etharp_update_arp_entry+0x148>)
 801af3e:	4613      	mov	r3, r2
 801af40:	005b      	lsls	r3, r3, #1
 801af42:	4413      	add	r3, r2
 801af44:	00db      	lsls	r3, r3, #3
 801af46:	440b      	add	r3, r1
 801af48:	3312      	adds	r3, #18
 801af4a:	2200      	movs	r2, #0
 801af4c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801af4e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801af52:	491b      	ldr	r1, [pc, #108]	@ (801afc0 <etharp_update_arp_entry+0x148>)
 801af54:	4613      	mov	r3, r2
 801af56:	005b      	lsls	r3, r3, #1
 801af58:	4413      	add	r3, r2
 801af5a:	00db      	lsls	r3, r3, #3
 801af5c:	440b      	add	r3, r1
 801af5e:	681b      	ldr	r3, [r3, #0]
 801af60:	2b00      	cmp	r3, #0
 801af62:	d021      	beq.n	801afa8 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801af64:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801af68:	4915      	ldr	r1, [pc, #84]	@ (801afc0 <etharp_update_arp_entry+0x148>)
 801af6a:	4613      	mov	r3, r2
 801af6c:	005b      	lsls	r3, r3, #1
 801af6e:	4413      	add	r3, r2
 801af70:	00db      	lsls	r3, r3, #3
 801af72:	440b      	add	r3, r1
 801af74:	681b      	ldr	r3, [r3, #0]
 801af76:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801af78:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801af7c:	4910      	ldr	r1, [pc, #64]	@ (801afc0 <etharp_update_arp_entry+0x148>)
 801af7e:	4613      	mov	r3, r2
 801af80:	005b      	lsls	r3, r3, #1
 801af82:	4413      	add	r3, r2
 801af84:	00db      	lsls	r3, r3, #3
 801af86:	440b      	add	r3, r1
 801af88:	2200      	movs	r2, #0
 801af8a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801af8c:	68fb      	ldr	r3, [r7, #12]
 801af8e:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801af92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801af96:	9300      	str	r3, [sp, #0]
 801af98:	687b      	ldr	r3, [r7, #4]
 801af9a:	6939      	ldr	r1, [r7, #16]
 801af9c:	68f8      	ldr	r0, [r7, #12]
 801af9e:	f001 ff97 	bl	801ced0 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801afa2:	6938      	ldr	r0, [r7, #16]
 801afa4:	f7f9 fb32 	bl	801460c <pbuf_free>
  }
  return ERR_OK;
 801afa8:	2300      	movs	r3, #0
}
 801afaa:	4618      	mov	r0, r3
 801afac:	3718      	adds	r7, #24
 801afae:	46bd      	mov	sp, r7
 801afb0:	bd80      	pop	{r7, pc}
 801afb2:	bf00      	nop
 801afb4:	080217d0 	.word	0x080217d0
 801afb8:	080218c8 	.word	0x080218c8
 801afbc:	08021848 	.word	0x08021848
 801afc0:	20027750 	.word	0x20027750

0801afc4 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801afc4:	b580      	push	{r7, lr}
 801afc6:	b084      	sub	sp, #16
 801afc8:	af00      	add	r7, sp, #0
 801afca:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801afcc:	2300      	movs	r3, #0
 801afce:	60fb      	str	r3, [r7, #12]
 801afd0:	e01e      	b.n	801b010 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801afd2:	4913      	ldr	r1, [pc, #76]	@ (801b020 <etharp_cleanup_netif+0x5c>)
 801afd4:	68fa      	ldr	r2, [r7, #12]
 801afd6:	4613      	mov	r3, r2
 801afd8:	005b      	lsls	r3, r3, #1
 801afda:	4413      	add	r3, r2
 801afdc:	00db      	lsls	r3, r3, #3
 801afde:	440b      	add	r3, r1
 801afe0:	3314      	adds	r3, #20
 801afe2:	781b      	ldrb	r3, [r3, #0]
 801afe4:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801afe6:	7afb      	ldrb	r3, [r7, #11]
 801afe8:	2b00      	cmp	r3, #0
 801afea:	d00e      	beq.n	801b00a <etharp_cleanup_netif+0x46>
 801afec:	490c      	ldr	r1, [pc, #48]	@ (801b020 <etharp_cleanup_netif+0x5c>)
 801afee:	68fa      	ldr	r2, [r7, #12]
 801aff0:	4613      	mov	r3, r2
 801aff2:	005b      	lsls	r3, r3, #1
 801aff4:	4413      	add	r3, r2
 801aff6:	00db      	lsls	r3, r3, #3
 801aff8:	440b      	add	r3, r1
 801affa:	3308      	adds	r3, #8
 801affc:	681b      	ldr	r3, [r3, #0]
 801affe:	687a      	ldr	r2, [r7, #4]
 801b000:	429a      	cmp	r2, r3
 801b002:	d102      	bne.n	801b00a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801b004:	68f8      	ldr	r0, [r7, #12]
 801b006:	f7ff fce5 	bl	801a9d4 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b00a:	68fb      	ldr	r3, [r7, #12]
 801b00c:	3301      	adds	r3, #1
 801b00e:	60fb      	str	r3, [r7, #12]
 801b010:	68fb      	ldr	r3, [r7, #12]
 801b012:	2b09      	cmp	r3, #9
 801b014:	dddd      	ble.n	801afd2 <etharp_cleanup_netif+0xe>
    }
  }
}
 801b016:	bf00      	nop
 801b018:	bf00      	nop
 801b01a:	3710      	adds	r7, #16
 801b01c:	46bd      	mov	sp, r7
 801b01e:	bd80      	pop	{r7, pc}
 801b020:	20027750 	.word	0x20027750

0801b024 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801b024:	b5b0      	push	{r4, r5, r7, lr}
 801b026:	b08a      	sub	sp, #40	@ 0x28
 801b028:	af04      	add	r7, sp, #16
 801b02a:	6078      	str	r0, [r7, #4]
 801b02c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801b02e:	683b      	ldr	r3, [r7, #0]
 801b030:	2b00      	cmp	r3, #0
 801b032:	d107      	bne.n	801b044 <etharp_input+0x20>
 801b034:	4b3d      	ldr	r3, [pc, #244]	@ (801b12c <etharp_input+0x108>)
 801b036:	f240 228a 	movw	r2, #650	@ 0x28a
 801b03a:	493d      	ldr	r1, [pc, #244]	@ (801b130 <etharp_input+0x10c>)
 801b03c:	483d      	ldr	r0, [pc, #244]	@ (801b134 <etharp_input+0x110>)
 801b03e:	f003 f8f7 	bl	801e230 <iprintf>
 801b042:	e06f      	b.n	801b124 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801b044:	687b      	ldr	r3, [r7, #4]
 801b046:	685b      	ldr	r3, [r3, #4]
 801b048:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801b04a:	693b      	ldr	r3, [r7, #16]
 801b04c:	881b      	ldrh	r3, [r3, #0]
 801b04e:	b29b      	uxth	r3, r3
 801b050:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b054:	d10c      	bne.n	801b070 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b056:	693b      	ldr	r3, [r7, #16]
 801b058:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801b05a:	2b06      	cmp	r3, #6
 801b05c:	d108      	bne.n	801b070 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b05e:	693b      	ldr	r3, [r7, #16]
 801b060:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801b062:	2b04      	cmp	r3, #4
 801b064:	d104      	bne.n	801b070 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801b066:	693b      	ldr	r3, [r7, #16]
 801b068:	885b      	ldrh	r3, [r3, #2]
 801b06a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801b06c:	2b08      	cmp	r3, #8
 801b06e:	d003      	beq.n	801b078 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801b070:	6878      	ldr	r0, [r7, #4]
 801b072:	f7f9 facb 	bl	801460c <pbuf_free>
    return;
 801b076:	e055      	b.n	801b124 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801b078:	693b      	ldr	r3, [r7, #16]
 801b07a:	330e      	adds	r3, #14
 801b07c:	681b      	ldr	r3, [r3, #0]
 801b07e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801b080:	693b      	ldr	r3, [r7, #16]
 801b082:	3318      	adds	r3, #24
 801b084:	681b      	ldr	r3, [r3, #0]
 801b086:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801b088:	683b      	ldr	r3, [r7, #0]
 801b08a:	3304      	adds	r3, #4
 801b08c:	681b      	ldr	r3, [r3, #0]
 801b08e:	2b00      	cmp	r3, #0
 801b090:	d102      	bne.n	801b098 <etharp_input+0x74>
    for_us = 0;
 801b092:	2300      	movs	r3, #0
 801b094:	75fb      	strb	r3, [r7, #23]
 801b096:	e009      	b.n	801b0ac <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801b098:	68ba      	ldr	r2, [r7, #8]
 801b09a:	683b      	ldr	r3, [r7, #0]
 801b09c:	3304      	adds	r3, #4
 801b09e:	681b      	ldr	r3, [r3, #0]
 801b0a0:	429a      	cmp	r2, r3
 801b0a2:	bf0c      	ite	eq
 801b0a4:	2301      	moveq	r3, #1
 801b0a6:	2300      	movne	r3, #0
 801b0a8:	b2db      	uxtb	r3, r3
 801b0aa:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801b0ac:	693b      	ldr	r3, [r7, #16]
 801b0ae:	f103 0208 	add.w	r2, r3, #8
 801b0b2:	7dfb      	ldrb	r3, [r7, #23]
 801b0b4:	2b00      	cmp	r3, #0
 801b0b6:	d001      	beq.n	801b0bc <etharp_input+0x98>
 801b0b8:	2301      	movs	r3, #1
 801b0ba:	e000      	b.n	801b0be <etharp_input+0x9a>
 801b0bc:	2302      	movs	r3, #2
 801b0be:	f107 010c 	add.w	r1, r7, #12
 801b0c2:	6838      	ldr	r0, [r7, #0]
 801b0c4:	f7ff fed8 	bl	801ae78 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801b0c8:	693b      	ldr	r3, [r7, #16]
 801b0ca:	88db      	ldrh	r3, [r3, #6]
 801b0cc:	b29b      	uxth	r3, r3
 801b0ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b0d2:	d003      	beq.n	801b0dc <etharp_input+0xb8>
 801b0d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b0d8:	d01e      	beq.n	801b118 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801b0da:	e020      	b.n	801b11e <etharp_input+0xfa>
      if (for_us) {
 801b0dc:	7dfb      	ldrb	r3, [r7, #23]
 801b0de:	2b00      	cmp	r3, #0
 801b0e0:	d01c      	beq.n	801b11c <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801b0e2:	683b      	ldr	r3, [r7, #0]
 801b0e4:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801b0e8:	693b      	ldr	r3, [r7, #16]
 801b0ea:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801b0ee:	683b      	ldr	r3, [r7, #0]
 801b0f0:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801b0f4:	683b      	ldr	r3, [r7, #0]
 801b0f6:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801b0f8:	693a      	ldr	r2, [r7, #16]
 801b0fa:	3208      	adds	r2, #8
        etharp_raw(netif,
 801b0fc:	2102      	movs	r1, #2
 801b0fe:	9103      	str	r1, [sp, #12]
 801b100:	f107 010c 	add.w	r1, r7, #12
 801b104:	9102      	str	r1, [sp, #8]
 801b106:	9201      	str	r2, [sp, #4]
 801b108:	9300      	str	r3, [sp, #0]
 801b10a:	462b      	mov	r3, r5
 801b10c:	4622      	mov	r2, r4
 801b10e:	4601      	mov	r1, r0
 801b110:	6838      	ldr	r0, [r7, #0]
 801b112:	f000 faeb 	bl	801b6ec <etharp_raw>
      break;
 801b116:	e001      	b.n	801b11c <etharp_input+0xf8>
      break;
 801b118:	bf00      	nop
 801b11a:	e000      	b.n	801b11e <etharp_input+0xfa>
      break;
 801b11c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801b11e:	6878      	ldr	r0, [r7, #4]
 801b120:	f7f9 fa74 	bl	801460c <pbuf_free>
}
 801b124:	3718      	adds	r7, #24
 801b126:	46bd      	mov	sp, r7
 801b128:	bdb0      	pop	{r4, r5, r7, pc}
 801b12a:	bf00      	nop
 801b12c:	080217d0 	.word	0x080217d0
 801b130:	08021920 	.word	0x08021920
 801b134:	08021848 	.word	0x08021848

0801b138 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801b138:	b580      	push	{r7, lr}
 801b13a:	b086      	sub	sp, #24
 801b13c:	af02      	add	r7, sp, #8
 801b13e:	60f8      	str	r0, [r7, #12]
 801b140:	60b9      	str	r1, [r7, #8]
 801b142:	4613      	mov	r3, r2
 801b144:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801b146:	79fa      	ldrb	r2, [r7, #7]
 801b148:	4944      	ldr	r1, [pc, #272]	@ (801b25c <etharp_output_to_arp_index+0x124>)
 801b14a:	4613      	mov	r3, r2
 801b14c:	005b      	lsls	r3, r3, #1
 801b14e:	4413      	add	r3, r2
 801b150:	00db      	lsls	r3, r3, #3
 801b152:	440b      	add	r3, r1
 801b154:	3314      	adds	r3, #20
 801b156:	781b      	ldrb	r3, [r3, #0]
 801b158:	2b01      	cmp	r3, #1
 801b15a:	d806      	bhi.n	801b16a <etharp_output_to_arp_index+0x32>
 801b15c:	4b40      	ldr	r3, [pc, #256]	@ (801b260 <etharp_output_to_arp_index+0x128>)
 801b15e:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801b162:	4940      	ldr	r1, [pc, #256]	@ (801b264 <etharp_output_to_arp_index+0x12c>)
 801b164:	4840      	ldr	r0, [pc, #256]	@ (801b268 <etharp_output_to_arp_index+0x130>)
 801b166:	f003 f863 	bl	801e230 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801b16a:	79fa      	ldrb	r2, [r7, #7]
 801b16c:	493b      	ldr	r1, [pc, #236]	@ (801b25c <etharp_output_to_arp_index+0x124>)
 801b16e:	4613      	mov	r3, r2
 801b170:	005b      	lsls	r3, r3, #1
 801b172:	4413      	add	r3, r2
 801b174:	00db      	lsls	r3, r3, #3
 801b176:	440b      	add	r3, r1
 801b178:	3314      	adds	r3, #20
 801b17a:	781b      	ldrb	r3, [r3, #0]
 801b17c:	2b02      	cmp	r3, #2
 801b17e:	d153      	bne.n	801b228 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801b180:	79fa      	ldrb	r2, [r7, #7]
 801b182:	4936      	ldr	r1, [pc, #216]	@ (801b25c <etharp_output_to_arp_index+0x124>)
 801b184:	4613      	mov	r3, r2
 801b186:	005b      	lsls	r3, r3, #1
 801b188:	4413      	add	r3, r2
 801b18a:	00db      	lsls	r3, r3, #3
 801b18c:	440b      	add	r3, r1
 801b18e:	3312      	adds	r3, #18
 801b190:	881b      	ldrh	r3, [r3, #0]
 801b192:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801b196:	d919      	bls.n	801b1cc <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801b198:	79fa      	ldrb	r2, [r7, #7]
 801b19a:	4613      	mov	r3, r2
 801b19c:	005b      	lsls	r3, r3, #1
 801b19e:	4413      	add	r3, r2
 801b1a0:	00db      	lsls	r3, r3, #3
 801b1a2:	4a2e      	ldr	r2, [pc, #184]	@ (801b25c <etharp_output_to_arp_index+0x124>)
 801b1a4:	4413      	add	r3, r2
 801b1a6:	3304      	adds	r3, #4
 801b1a8:	4619      	mov	r1, r3
 801b1aa:	68f8      	ldr	r0, [r7, #12]
 801b1ac:	f000 fb4c 	bl	801b848 <etharp_request>
 801b1b0:	4603      	mov	r3, r0
 801b1b2:	2b00      	cmp	r3, #0
 801b1b4:	d138      	bne.n	801b228 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b1b6:	79fa      	ldrb	r2, [r7, #7]
 801b1b8:	4928      	ldr	r1, [pc, #160]	@ (801b25c <etharp_output_to_arp_index+0x124>)
 801b1ba:	4613      	mov	r3, r2
 801b1bc:	005b      	lsls	r3, r3, #1
 801b1be:	4413      	add	r3, r2
 801b1c0:	00db      	lsls	r3, r3, #3
 801b1c2:	440b      	add	r3, r1
 801b1c4:	3314      	adds	r3, #20
 801b1c6:	2203      	movs	r2, #3
 801b1c8:	701a      	strb	r2, [r3, #0]
 801b1ca:	e02d      	b.n	801b228 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801b1cc:	79fa      	ldrb	r2, [r7, #7]
 801b1ce:	4923      	ldr	r1, [pc, #140]	@ (801b25c <etharp_output_to_arp_index+0x124>)
 801b1d0:	4613      	mov	r3, r2
 801b1d2:	005b      	lsls	r3, r3, #1
 801b1d4:	4413      	add	r3, r2
 801b1d6:	00db      	lsls	r3, r3, #3
 801b1d8:	440b      	add	r3, r1
 801b1da:	3312      	adds	r3, #18
 801b1dc:	881b      	ldrh	r3, [r3, #0]
 801b1de:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801b1e2:	d321      	bcc.n	801b228 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801b1e4:	79fa      	ldrb	r2, [r7, #7]
 801b1e6:	4613      	mov	r3, r2
 801b1e8:	005b      	lsls	r3, r3, #1
 801b1ea:	4413      	add	r3, r2
 801b1ec:	00db      	lsls	r3, r3, #3
 801b1ee:	4a1b      	ldr	r2, [pc, #108]	@ (801b25c <etharp_output_to_arp_index+0x124>)
 801b1f0:	4413      	add	r3, r2
 801b1f2:	1d19      	adds	r1, r3, #4
 801b1f4:	79fa      	ldrb	r2, [r7, #7]
 801b1f6:	4613      	mov	r3, r2
 801b1f8:	005b      	lsls	r3, r3, #1
 801b1fa:	4413      	add	r3, r2
 801b1fc:	00db      	lsls	r3, r3, #3
 801b1fe:	3308      	adds	r3, #8
 801b200:	4a16      	ldr	r2, [pc, #88]	@ (801b25c <etharp_output_to_arp_index+0x124>)
 801b202:	4413      	add	r3, r2
 801b204:	3304      	adds	r3, #4
 801b206:	461a      	mov	r2, r3
 801b208:	68f8      	ldr	r0, [r7, #12]
 801b20a:	f000 fafb 	bl	801b804 <etharp_request_dst>
 801b20e:	4603      	mov	r3, r0
 801b210:	2b00      	cmp	r3, #0
 801b212:	d109      	bne.n	801b228 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b214:	79fa      	ldrb	r2, [r7, #7]
 801b216:	4911      	ldr	r1, [pc, #68]	@ (801b25c <etharp_output_to_arp_index+0x124>)
 801b218:	4613      	mov	r3, r2
 801b21a:	005b      	lsls	r3, r3, #1
 801b21c:	4413      	add	r3, r2
 801b21e:	00db      	lsls	r3, r3, #3
 801b220:	440b      	add	r3, r1
 801b222:	3314      	adds	r3, #20
 801b224:	2203      	movs	r2, #3
 801b226:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801b228:	68fb      	ldr	r3, [r7, #12]
 801b22a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801b22e:	79fa      	ldrb	r2, [r7, #7]
 801b230:	4613      	mov	r3, r2
 801b232:	005b      	lsls	r3, r3, #1
 801b234:	4413      	add	r3, r2
 801b236:	00db      	lsls	r3, r3, #3
 801b238:	3308      	adds	r3, #8
 801b23a:	4a08      	ldr	r2, [pc, #32]	@ (801b25c <etharp_output_to_arp_index+0x124>)
 801b23c:	4413      	add	r3, r2
 801b23e:	3304      	adds	r3, #4
 801b240:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b244:	9200      	str	r2, [sp, #0]
 801b246:	460a      	mov	r2, r1
 801b248:	68b9      	ldr	r1, [r7, #8]
 801b24a:	68f8      	ldr	r0, [r7, #12]
 801b24c:	f001 fe40 	bl	801ced0 <ethernet_output>
 801b250:	4603      	mov	r3, r0
}
 801b252:	4618      	mov	r0, r3
 801b254:	3710      	adds	r7, #16
 801b256:	46bd      	mov	sp, r7
 801b258:	bd80      	pop	{r7, pc}
 801b25a:	bf00      	nop
 801b25c:	20027750 	.word	0x20027750
 801b260:	080217d0 	.word	0x080217d0
 801b264:	08021940 	.word	0x08021940
 801b268:	08021848 	.word	0x08021848

0801b26c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801b26c:	b580      	push	{r7, lr}
 801b26e:	b08a      	sub	sp, #40	@ 0x28
 801b270:	af02      	add	r7, sp, #8
 801b272:	60f8      	str	r0, [r7, #12]
 801b274:	60b9      	str	r1, [r7, #8]
 801b276:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801b278:	687b      	ldr	r3, [r7, #4]
 801b27a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b27c:	68fb      	ldr	r3, [r7, #12]
 801b27e:	2b00      	cmp	r3, #0
 801b280:	d106      	bne.n	801b290 <etharp_output+0x24>
 801b282:	4b73      	ldr	r3, [pc, #460]	@ (801b450 <etharp_output+0x1e4>)
 801b284:	f240 321e 	movw	r2, #798	@ 0x31e
 801b288:	4972      	ldr	r1, [pc, #456]	@ (801b454 <etharp_output+0x1e8>)
 801b28a:	4873      	ldr	r0, [pc, #460]	@ (801b458 <etharp_output+0x1ec>)
 801b28c:	f002 ffd0 	bl	801e230 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801b290:	68bb      	ldr	r3, [r7, #8]
 801b292:	2b00      	cmp	r3, #0
 801b294:	d106      	bne.n	801b2a4 <etharp_output+0x38>
 801b296:	4b6e      	ldr	r3, [pc, #440]	@ (801b450 <etharp_output+0x1e4>)
 801b298:	f240 321f 	movw	r2, #799	@ 0x31f
 801b29c:	496f      	ldr	r1, [pc, #444]	@ (801b45c <etharp_output+0x1f0>)
 801b29e:	486e      	ldr	r0, [pc, #440]	@ (801b458 <etharp_output+0x1ec>)
 801b2a0:	f002 ffc6 	bl	801e230 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801b2a4:	687b      	ldr	r3, [r7, #4]
 801b2a6:	2b00      	cmp	r3, #0
 801b2a8:	d106      	bne.n	801b2b8 <etharp_output+0x4c>
 801b2aa:	4b69      	ldr	r3, [pc, #420]	@ (801b450 <etharp_output+0x1e4>)
 801b2ac:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801b2b0:	496b      	ldr	r1, [pc, #428]	@ (801b460 <etharp_output+0x1f4>)
 801b2b2:	4869      	ldr	r0, [pc, #420]	@ (801b458 <etharp_output+0x1ec>)
 801b2b4:	f002 ffbc 	bl	801e230 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801b2b8:	687b      	ldr	r3, [r7, #4]
 801b2ba:	681b      	ldr	r3, [r3, #0]
 801b2bc:	68f9      	ldr	r1, [r7, #12]
 801b2be:	4618      	mov	r0, r3
 801b2c0:	f000 fef8 	bl	801c0b4 <ip4_addr_isbroadcast_u32>
 801b2c4:	4603      	mov	r3, r0
 801b2c6:	2b00      	cmp	r3, #0
 801b2c8:	d002      	beq.n	801b2d0 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801b2ca:	4b66      	ldr	r3, [pc, #408]	@ (801b464 <etharp_output+0x1f8>)
 801b2cc:	61fb      	str	r3, [r7, #28]
 801b2ce:	e0af      	b.n	801b430 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801b2d0:	687b      	ldr	r3, [r7, #4]
 801b2d2:	681b      	ldr	r3, [r3, #0]
 801b2d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b2d8:	2be0      	cmp	r3, #224	@ 0xe0
 801b2da:	d118      	bne.n	801b30e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801b2dc:	2301      	movs	r3, #1
 801b2de:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801b2e0:	2300      	movs	r3, #0
 801b2e2:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801b2e4:	235e      	movs	r3, #94	@ 0x5e
 801b2e6:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801b2e8:	687b      	ldr	r3, [r7, #4]
 801b2ea:	3301      	adds	r3, #1
 801b2ec:	781b      	ldrb	r3, [r3, #0]
 801b2ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801b2f2:	b2db      	uxtb	r3, r3
 801b2f4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801b2f6:	687b      	ldr	r3, [r7, #4]
 801b2f8:	3302      	adds	r3, #2
 801b2fa:	781b      	ldrb	r3, [r3, #0]
 801b2fc:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801b2fe:	687b      	ldr	r3, [r7, #4]
 801b300:	3303      	adds	r3, #3
 801b302:	781b      	ldrb	r3, [r3, #0]
 801b304:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801b306:	f107 0310 	add.w	r3, r7, #16
 801b30a:	61fb      	str	r3, [r7, #28]
 801b30c:	e090      	b.n	801b430 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b30e:	687b      	ldr	r3, [r7, #4]
 801b310:	681a      	ldr	r2, [r3, #0]
 801b312:	68fb      	ldr	r3, [r7, #12]
 801b314:	3304      	adds	r3, #4
 801b316:	681b      	ldr	r3, [r3, #0]
 801b318:	405a      	eors	r2, r3
 801b31a:	68fb      	ldr	r3, [r7, #12]
 801b31c:	3308      	adds	r3, #8
 801b31e:	681b      	ldr	r3, [r3, #0]
 801b320:	4013      	ands	r3, r2
 801b322:	2b00      	cmp	r3, #0
 801b324:	d012      	beq.n	801b34c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801b326:	687b      	ldr	r3, [r7, #4]
 801b328:	681b      	ldr	r3, [r3, #0]
 801b32a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b32c:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801b330:	4293      	cmp	r3, r2
 801b332:	d00b      	beq.n	801b34c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801b334:	68fb      	ldr	r3, [r7, #12]
 801b336:	330c      	adds	r3, #12
 801b338:	681b      	ldr	r3, [r3, #0]
 801b33a:	2b00      	cmp	r3, #0
 801b33c:	d003      	beq.n	801b346 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801b33e:	68fb      	ldr	r3, [r7, #12]
 801b340:	330c      	adds	r3, #12
 801b342:	61bb      	str	r3, [r7, #24]
 801b344:	e002      	b.n	801b34c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801b346:	f06f 0303 	mvn.w	r3, #3
 801b34a:	e07d      	b.n	801b448 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b34c:	4b46      	ldr	r3, [pc, #280]	@ (801b468 <etharp_output+0x1fc>)
 801b34e:	781b      	ldrb	r3, [r3, #0]
 801b350:	4619      	mov	r1, r3
 801b352:	4a46      	ldr	r2, [pc, #280]	@ (801b46c <etharp_output+0x200>)
 801b354:	460b      	mov	r3, r1
 801b356:	005b      	lsls	r3, r3, #1
 801b358:	440b      	add	r3, r1
 801b35a:	00db      	lsls	r3, r3, #3
 801b35c:	4413      	add	r3, r2
 801b35e:	3314      	adds	r3, #20
 801b360:	781b      	ldrb	r3, [r3, #0]
 801b362:	2b01      	cmp	r3, #1
 801b364:	d925      	bls.n	801b3b2 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b366:	4b40      	ldr	r3, [pc, #256]	@ (801b468 <etharp_output+0x1fc>)
 801b368:	781b      	ldrb	r3, [r3, #0]
 801b36a:	4619      	mov	r1, r3
 801b36c:	4a3f      	ldr	r2, [pc, #252]	@ (801b46c <etharp_output+0x200>)
 801b36e:	460b      	mov	r3, r1
 801b370:	005b      	lsls	r3, r3, #1
 801b372:	440b      	add	r3, r1
 801b374:	00db      	lsls	r3, r3, #3
 801b376:	4413      	add	r3, r2
 801b378:	3308      	adds	r3, #8
 801b37a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b37c:	68fa      	ldr	r2, [r7, #12]
 801b37e:	429a      	cmp	r2, r3
 801b380:	d117      	bne.n	801b3b2 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801b382:	69bb      	ldr	r3, [r7, #24]
 801b384:	681a      	ldr	r2, [r3, #0]
 801b386:	4b38      	ldr	r3, [pc, #224]	@ (801b468 <etharp_output+0x1fc>)
 801b388:	781b      	ldrb	r3, [r3, #0]
 801b38a:	4618      	mov	r0, r3
 801b38c:	4937      	ldr	r1, [pc, #220]	@ (801b46c <etharp_output+0x200>)
 801b38e:	4603      	mov	r3, r0
 801b390:	005b      	lsls	r3, r3, #1
 801b392:	4403      	add	r3, r0
 801b394:	00db      	lsls	r3, r3, #3
 801b396:	440b      	add	r3, r1
 801b398:	3304      	adds	r3, #4
 801b39a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b39c:	429a      	cmp	r2, r3
 801b39e:	d108      	bne.n	801b3b2 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801b3a0:	4b31      	ldr	r3, [pc, #196]	@ (801b468 <etharp_output+0x1fc>)
 801b3a2:	781b      	ldrb	r3, [r3, #0]
 801b3a4:	461a      	mov	r2, r3
 801b3a6:	68b9      	ldr	r1, [r7, #8]
 801b3a8:	68f8      	ldr	r0, [r7, #12]
 801b3aa:	f7ff fec5 	bl	801b138 <etharp_output_to_arp_index>
 801b3ae:	4603      	mov	r3, r0
 801b3b0:	e04a      	b.n	801b448 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b3b2:	2300      	movs	r3, #0
 801b3b4:	75fb      	strb	r3, [r7, #23]
 801b3b6:	e031      	b.n	801b41c <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b3b8:	7dfa      	ldrb	r2, [r7, #23]
 801b3ba:	492c      	ldr	r1, [pc, #176]	@ (801b46c <etharp_output+0x200>)
 801b3bc:	4613      	mov	r3, r2
 801b3be:	005b      	lsls	r3, r3, #1
 801b3c0:	4413      	add	r3, r2
 801b3c2:	00db      	lsls	r3, r3, #3
 801b3c4:	440b      	add	r3, r1
 801b3c6:	3314      	adds	r3, #20
 801b3c8:	781b      	ldrb	r3, [r3, #0]
 801b3ca:	2b01      	cmp	r3, #1
 801b3cc:	d923      	bls.n	801b416 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801b3ce:	7dfa      	ldrb	r2, [r7, #23]
 801b3d0:	4926      	ldr	r1, [pc, #152]	@ (801b46c <etharp_output+0x200>)
 801b3d2:	4613      	mov	r3, r2
 801b3d4:	005b      	lsls	r3, r3, #1
 801b3d6:	4413      	add	r3, r2
 801b3d8:	00db      	lsls	r3, r3, #3
 801b3da:	440b      	add	r3, r1
 801b3dc:	3308      	adds	r3, #8
 801b3de:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b3e0:	68fa      	ldr	r2, [r7, #12]
 801b3e2:	429a      	cmp	r2, r3
 801b3e4:	d117      	bne.n	801b416 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801b3e6:	69bb      	ldr	r3, [r7, #24]
 801b3e8:	6819      	ldr	r1, [r3, #0]
 801b3ea:	7dfa      	ldrb	r2, [r7, #23]
 801b3ec:	481f      	ldr	r0, [pc, #124]	@ (801b46c <etharp_output+0x200>)
 801b3ee:	4613      	mov	r3, r2
 801b3f0:	005b      	lsls	r3, r3, #1
 801b3f2:	4413      	add	r3, r2
 801b3f4:	00db      	lsls	r3, r3, #3
 801b3f6:	4403      	add	r3, r0
 801b3f8:	3304      	adds	r3, #4
 801b3fa:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801b3fc:	4299      	cmp	r1, r3
 801b3fe:	d10a      	bne.n	801b416 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801b400:	4a19      	ldr	r2, [pc, #100]	@ (801b468 <etharp_output+0x1fc>)
 801b402:	7dfb      	ldrb	r3, [r7, #23]
 801b404:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801b406:	7dfb      	ldrb	r3, [r7, #23]
 801b408:	461a      	mov	r2, r3
 801b40a:	68b9      	ldr	r1, [r7, #8]
 801b40c:	68f8      	ldr	r0, [r7, #12]
 801b40e:	f7ff fe93 	bl	801b138 <etharp_output_to_arp_index>
 801b412:	4603      	mov	r3, r0
 801b414:	e018      	b.n	801b448 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b416:	7dfb      	ldrb	r3, [r7, #23]
 801b418:	3301      	adds	r3, #1
 801b41a:	75fb      	strb	r3, [r7, #23]
 801b41c:	7dfb      	ldrb	r3, [r7, #23]
 801b41e:	2b09      	cmp	r3, #9
 801b420:	d9ca      	bls.n	801b3b8 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801b422:	68ba      	ldr	r2, [r7, #8]
 801b424:	69b9      	ldr	r1, [r7, #24]
 801b426:	68f8      	ldr	r0, [r7, #12]
 801b428:	f000 f822 	bl	801b470 <etharp_query>
 801b42c:	4603      	mov	r3, r0
 801b42e:	e00b      	b.n	801b448 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801b430:	68fb      	ldr	r3, [r7, #12]
 801b432:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801b436:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b43a:	9300      	str	r3, [sp, #0]
 801b43c:	69fb      	ldr	r3, [r7, #28]
 801b43e:	68b9      	ldr	r1, [r7, #8]
 801b440:	68f8      	ldr	r0, [r7, #12]
 801b442:	f001 fd45 	bl	801ced0 <ethernet_output>
 801b446:	4603      	mov	r3, r0
}
 801b448:	4618      	mov	r0, r3
 801b44a:	3720      	adds	r7, #32
 801b44c:	46bd      	mov	sp, r7
 801b44e:	bd80      	pop	{r7, pc}
 801b450:	080217d0 	.word	0x080217d0
 801b454:	08021920 	.word	0x08021920
 801b458:	08021848 	.word	0x08021848
 801b45c:	08021970 	.word	0x08021970
 801b460:	08021910 	.word	0x08021910
 801b464:	080225d4 	.word	0x080225d4
 801b468:	20027840 	.word	0x20027840
 801b46c:	20027750 	.word	0x20027750

0801b470 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801b470:	b580      	push	{r7, lr}
 801b472:	b08c      	sub	sp, #48	@ 0x30
 801b474:	af02      	add	r7, sp, #8
 801b476:	60f8      	str	r0, [r7, #12]
 801b478:	60b9      	str	r1, [r7, #8]
 801b47a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801b47c:	68fb      	ldr	r3, [r7, #12]
 801b47e:	3326      	adds	r3, #38	@ 0x26
 801b480:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801b482:	23ff      	movs	r3, #255	@ 0xff
 801b484:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801b488:	2300      	movs	r3, #0
 801b48a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b48c:	68bb      	ldr	r3, [r7, #8]
 801b48e:	681b      	ldr	r3, [r3, #0]
 801b490:	68f9      	ldr	r1, [r7, #12]
 801b492:	4618      	mov	r0, r3
 801b494:	f000 fe0e 	bl	801c0b4 <ip4_addr_isbroadcast_u32>
 801b498:	4603      	mov	r3, r0
 801b49a:	2b00      	cmp	r3, #0
 801b49c:	d10c      	bne.n	801b4b8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b49e:	68bb      	ldr	r3, [r7, #8]
 801b4a0:	681b      	ldr	r3, [r3, #0]
 801b4a2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b4a6:	2be0      	cmp	r3, #224	@ 0xe0
 801b4a8:	d006      	beq.n	801b4b8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b4aa:	68bb      	ldr	r3, [r7, #8]
 801b4ac:	2b00      	cmp	r3, #0
 801b4ae:	d003      	beq.n	801b4b8 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801b4b0:	68bb      	ldr	r3, [r7, #8]
 801b4b2:	681b      	ldr	r3, [r3, #0]
 801b4b4:	2b00      	cmp	r3, #0
 801b4b6:	d102      	bne.n	801b4be <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b4b8:	f06f 030f 	mvn.w	r3, #15
 801b4bc:	e101      	b.n	801b6c2 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801b4be:	68fa      	ldr	r2, [r7, #12]
 801b4c0:	2101      	movs	r1, #1
 801b4c2:	68b8      	ldr	r0, [r7, #8]
 801b4c4:	f7ff fb60 	bl	801ab88 <etharp_find_entry>
 801b4c8:	4603      	mov	r3, r0
 801b4ca:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801b4cc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801b4d0:	2b00      	cmp	r3, #0
 801b4d2:	da02      	bge.n	801b4da <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801b4d4:	8a7b      	ldrh	r3, [r7, #18]
 801b4d6:	b25b      	sxtb	r3, r3
 801b4d8:	e0f3      	b.n	801b6c2 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801b4da:	8a7b      	ldrh	r3, [r7, #18]
 801b4dc:	2b7e      	cmp	r3, #126	@ 0x7e
 801b4de:	d906      	bls.n	801b4ee <etharp_query+0x7e>
 801b4e0:	4b7a      	ldr	r3, [pc, #488]	@ (801b6cc <etharp_query+0x25c>)
 801b4e2:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801b4e6:	497a      	ldr	r1, [pc, #488]	@ (801b6d0 <etharp_query+0x260>)
 801b4e8:	487a      	ldr	r0, [pc, #488]	@ (801b6d4 <etharp_query+0x264>)
 801b4ea:	f002 fea1 	bl	801e230 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801b4ee:	8a7b      	ldrh	r3, [r7, #18]
 801b4f0:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801b4f2:	7c7a      	ldrb	r2, [r7, #17]
 801b4f4:	4978      	ldr	r1, [pc, #480]	@ (801b6d8 <etharp_query+0x268>)
 801b4f6:	4613      	mov	r3, r2
 801b4f8:	005b      	lsls	r3, r3, #1
 801b4fa:	4413      	add	r3, r2
 801b4fc:	00db      	lsls	r3, r3, #3
 801b4fe:	440b      	add	r3, r1
 801b500:	3314      	adds	r3, #20
 801b502:	781b      	ldrb	r3, [r3, #0]
 801b504:	2b00      	cmp	r3, #0
 801b506:	d115      	bne.n	801b534 <etharp_query+0xc4>
    is_new_entry = 1;
 801b508:	2301      	movs	r3, #1
 801b50a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801b50c:	7c7a      	ldrb	r2, [r7, #17]
 801b50e:	4972      	ldr	r1, [pc, #456]	@ (801b6d8 <etharp_query+0x268>)
 801b510:	4613      	mov	r3, r2
 801b512:	005b      	lsls	r3, r3, #1
 801b514:	4413      	add	r3, r2
 801b516:	00db      	lsls	r3, r3, #3
 801b518:	440b      	add	r3, r1
 801b51a:	3314      	adds	r3, #20
 801b51c:	2201      	movs	r2, #1
 801b51e:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801b520:	7c7a      	ldrb	r2, [r7, #17]
 801b522:	496d      	ldr	r1, [pc, #436]	@ (801b6d8 <etharp_query+0x268>)
 801b524:	4613      	mov	r3, r2
 801b526:	005b      	lsls	r3, r3, #1
 801b528:	4413      	add	r3, r2
 801b52a:	00db      	lsls	r3, r3, #3
 801b52c:	440b      	add	r3, r1
 801b52e:	3308      	adds	r3, #8
 801b530:	68fa      	ldr	r2, [r7, #12]
 801b532:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801b534:	7c7a      	ldrb	r2, [r7, #17]
 801b536:	4968      	ldr	r1, [pc, #416]	@ (801b6d8 <etharp_query+0x268>)
 801b538:	4613      	mov	r3, r2
 801b53a:	005b      	lsls	r3, r3, #1
 801b53c:	4413      	add	r3, r2
 801b53e:	00db      	lsls	r3, r3, #3
 801b540:	440b      	add	r3, r1
 801b542:	3314      	adds	r3, #20
 801b544:	781b      	ldrb	r3, [r3, #0]
 801b546:	2b01      	cmp	r3, #1
 801b548:	d011      	beq.n	801b56e <etharp_query+0xfe>
 801b54a:	7c7a      	ldrb	r2, [r7, #17]
 801b54c:	4962      	ldr	r1, [pc, #392]	@ (801b6d8 <etharp_query+0x268>)
 801b54e:	4613      	mov	r3, r2
 801b550:	005b      	lsls	r3, r3, #1
 801b552:	4413      	add	r3, r2
 801b554:	00db      	lsls	r3, r3, #3
 801b556:	440b      	add	r3, r1
 801b558:	3314      	adds	r3, #20
 801b55a:	781b      	ldrb	r3, [r3, #0]
 801b55c:	2b01      	cmp	r3, #1
 801b55e:	d806      	bhi.n	801b56e <etharp_query+0xfe>
 801b560:	4b5a      	ldr	r3, [pc, #360]	@ (801b6cc <etharp_query+0x25c>)
 801b562:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801b566:	495d      	ldr	r1, [pc, #372]	@ (801b6dc <etharp_query+0x26c>)
 801b568:	485a      	ldr	r0, [pc, #360]	@ (801b6d4 <etharp_query+0x264>)
 801b56a:	f002 fe61 	bl	801e230 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801b56e:	6a3b      	ldr	r3, [r7, #32]
 801b570:	2b00      	cmp	r3, #0
 801b572:	d102      	bne.n	801b57a <etharp_query+0x10a>
 801b574:	687b      	ldr	r3, [r7, #4]
 801b576:	2b00      	cmp	r3, #0
 801b578:	d10c      	bne.n	801b594 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801b57a:	68b9      	ldr	r1, [r7, #8]
 801b57c:	68f8      	ldr	r0, [r7, #12]
 801b57e:	f000 f963 	bl	801b848 <etharp_request>
 801b582:	4603      	mov	r3, r0
 801b584:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801b588:	687b      	ldr	r3, [r7, #4]
 801b58a:	2b00      	cmp	r3, #0
 801b58c:	d102      	bne.n	801b594 <etharp_query+0x124>
      return result;
 801b58e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801b592:	e096      	b.n	801b6c2 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801b594:	687b      	ldr	r3, [r7, #4]
 801b596:	2b00      	cmp	r3, #0
 801b598:	d106      	bne.n	801b5a8 <etharp_query+0x138>
 801b59a:	4b4c      	ldr	r3, [pc, #304]	@ (801b6cc <etharp_query+0x25c>)
 801b59c:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801b5a0:	494f      	ldr	r1, [pc, #316]	@ (801b6e0 <etharp_query+0x270>)
 801b5a2:	484c      	ldr	r0, [pc, #304]	@ (801b6d4 <etharp_query+0x264>)
 801b5a4:	f002 fe44 	bl	801e230 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801b5a8:	7c7a      	ldrb	r2, [r7, #17]
 801b5aa:	494b      	ldr	r1, [pc, #300]	@ (801b6d8 <etharp_query+0x268>)
 801b5ac:	4613      	mov	r3, r2
 801b5ae:	005b      	lsls	r3, r3, #1
 801b5b0:	4413      	add	r3, r2
 801b5b2:	00db      	lsls	r3, r3, #3
 801b5b4:	440b      	add	r3, r1
 801b5b6:	3314      	adds	r3, #20
 801b5b8:	781b      	ldrb	r3, [r3, #0]
 801b5ba:	2b01      	cmp	r3, #1
 801b5bc:	d917      	bls.n	801b5ee <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801b5be:	4a49      	ldr	r2, [pc, #292]	@ (801b6e4 <etharp_query+0x274>)
 801b5c0:	7c7b      	ldrb	r3, [r7, #17]
 801b5c2:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801b5c4:	7c7a      	ldrb	r2, [r7, #17]
 801b5c6:	4613      	mov	r3, r2
 801b5c8:	005b      	lsls	r3, r3, #1
 801b5ca:	4413      	add	r3, r2
 801b5cc:	00db      	lsls	r3, r3, #3
 801b5ce:	3308      	adds	r3, #8
 801b5d0:	4a41      	ldr	r2, [pc, #260]	@ (801b6d8 <etharp_query+0x268>)
 801b5d2:	4413      	add	r3, r2
 801b5d4:	3304      	adds	r3, #4
 801b5d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b5da:	9200      	str	r2, [sp, #0]
 801b5dc:	697a      	ldr	r2, [r7, #20]
 801b5de:	6879      	ldr	r1, [r7, #4]
 801b5e0:	68f8      	ldr	r0, [r7, #12]
 801b5e2:	f001 fc75 	bl	801ced0 <ethernet_output>
 801b5e6:	4603      	mov	r3, r0
 801b5e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b5ec:	e067      	b.n	801b6be <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801b5ee:	7c7a      	ldrb	r2, [r7, #17]
 801b5f0:	4939      	ldr	r1, [pc, #228]	@ (801b6d8 <etharp_query+0x268>)
 801b5f2:	4613      	mov	r3, r2
 801b5f4:	005b      	lsls	r3, r3, #1
 801b5f6:	4413      	add	r3, r2
 801b5f8:	00db      	lsls	r3, r3, #3
 801b5fa:	440b      	add	r3, r1
 801b5fc:	3314      	adds	r3, #20
 801b5fe:	781b      	ldrb	r3, [r3, #0]
 801b600:	2b01      	cmp	r3, #1
 801b602:	d15c      	bne.n	801b6be <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801b604:	2300      	movs	r3, #0
 801b606:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801b608:	687b      	ldr	r3, [r7, #4]
 801b60a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b60c:	e01c      	b.n	801b648 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801b60e:	69fb      	ldr	r3, [r7, #28]
 801b610:	895a      	ldrh	r2, [r3, #10]
 801b612:	69fb      	ldr	r3, [r7, #28]
 801b614:	891b      	ldrh	r3, [r3, #8]
 801b616:	429a      	cmp	r2, r3
 801b618:	d10a      	bne.n	801b630 <etharp_query+0x1c0>
 801b61a:	69fb      	ldr	r3, [r7, #28]
 801b61c:	681b      	ldr	r3, [r3, #0]
 801b61e:	2b00      	cmp	r3, #0
 801b620:	d006      	beq.n	801b630 <etharp_query+0x1c0>
 801b622:	4b2a      	ldr	r3, [pc, #168]	@ (801b6cc <etharp_query+0x25c>)
 801b624:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801b628:	492f      	ldr	r1, [pc, #188]	@ (801b6e8 <etharp_query+0x278>)
 801b62a:	482a      	ldr	r0, [pc, #168]	@ (801b6d4 <etharp_query+0x264>)
 801b62c:	f002 fe00 	bl	801e230 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801b630:	69fb      	ldr	r3, [r7, #28]
 801b632:	7b1b      	ldrb	r3, [r3, #12]
 801b634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b638:	2b00      	cmp	r3, #0
 801b63a:	d002      	beq.n	801b642 <etharp_query+0x1d2>
        copy_needed = 1;
 801b63c:	2301      	movs	r3, #1
 801b63e:	61bb      	str	r3, [r7, #24]
        break;
 801b640:	e005      	b.n	801b64e <etharp_query+0x1de>
      }
      p = p->next;
 801b642:	69fb      	ldr	r3, [r7, #28]
 801b644:	681b      	ldr	r3, [r3, #0]
 801b646:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b648:	69fb      	ldr	r3, [r7, #28]
 801b64a:	2b00      	cmp	r3, #0
 801b64c:	d1df      	bne.n	801b60e <etharp_query+0x19e>
    }
    if (copy_needed) {
 801b64e:	69bb      	ldr	r3, [r7, #24]
 801b650:	2b00      	cmp	r3, #0
 801b652:	d007      	beq.n	801b664 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801b654:	687a      	ldr	r2, [r7, #4]
 801b656:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801b65a:	200e      	movs	r0, #14
 801b65c:	f7f9 fa4e 	bl	8014afc <pbuf_clone>
 801b660:	61f8      	str	r0, [r7, #28]
 801b662:	e004      	b.n	801b66e <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801b664:	687b      	ldr	r3, [r7, #4]
 801b666:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801b668:	69f8      	ldr	r0, [r7, #28]
 801b66a:	f7f9 f875 	bl	8014758 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801b66e:	69fb      	ldr	r3, [r7, #28]
 801b670:	2b00      	cmp	r3, #0
 801b672:	d021      	beq.n	801b6b8 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801b674:	7c7a      	ldrb	r2, [r7, #17]
 801b676:	4918      	ldr	r1, [pc, #96]	@ (801b6d8 <etharp_query+0x268>)
 801b678:	4613      	mov	r3, r2
 801b67a:	005b      	lsls	r3, r3, #1
 801b67c:	4413      	add	r3, r2
 801b67e:	00db      	lsls	r3, r3, #3
 801b680:	440b      	add	r3, r1
 801b682:	681b      	ldr	r3, [r3, #0]
 801b684:	2b00      	cmp	r3, #0
 801b686:	d00a      	beq.n	801b69e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801b688:	7c7a      	ldrb	r2, [r7, #17]
 801b68a:	4913      	ldr	r1, [pc, #76]	@ (801b6d8 <etharp_query+0x268>)
 801b68c:	4613      	mov	r3, r2
 801b68e:	005b      	lsls	r3, r3, #1
 801b690:	4413      	add	r3, r2
 801b692:	00db      	lsls	r3, r3, #3
 801b694:	440b      	add	r3, r1
 801b696:	681b      	ldr	r3, [r3, #0]
 801b698:	4618      	mov	r0, r3
 801b69a:	f7f8 ffb7 	bl	801460c <pbuf_free>
      }
      arp_table[i].q = p;
 801b69e:	7c7a      	ldrb	r2, [r7, #17]
 801b6a0:	490d      	ldr	r1, [pc, #52]	@ (801b6d8 <etharp_query+0x268>)
 801b6a2:	4613      	mov	r3, r2
 801b6a4:	005b      	lsls	r3, r3, #1
 801b6a6:	4413      	add	r3, r2
 801b6a8:	00db      	lsls	r3, r3, #3
 801b6aa:	440b      	add	r3, r1
 801b6ac:	69fa      	ldr	r2, [r7, #28]
 801b6ae:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801b6b0:	2300      	movs	r3, #0
 801b6b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b6b6:	e002      	b.n	801b6be <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801b6b8:	23ff      	movs	r3, #255	@ 0xff
 801b6ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801b6be:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801b6c2:	4618      	mov	r0, r3
 801b6c4:	3728      	adds	r7, #40	@ 0x28
 801b6c6:	46bd      	mov	sp, r7
 801b6c8:	bd80      	pop	{r7, pc}
 801b6ca:	bf00      	nop
 801b6cc:	080217d0 	.word	0x080217d0
 801b6d0:	0802197c 	.word	0x0802197c
 801b6d4:	08021848 	.word	0x08021848
 801b6d8:	20027750 	.word	0x20027750
 801b6dc:	0802198c 	.word	0x0802198c
 801b6e0:	08021970 	.word	0x08021970
 801b6e4:	20027840 	.word	0x20027840
 801b6e8:	080219b4 	.word	0x080219b4

0801b6ec <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801b6ec:	b580      	push	{r7, lr}
 801b6ee:	b08a      	sub	sp, #40	@ 0x28
 801b6f0:	af02      	add	r7, sp, #8
 801b6f2:	60f8      	str	r0, [r7, #12]
 801b6f4:	60b9      	str	r1, [r7, #8]
 801b6f6:	607a      	str	r2, [r7, #4]
 801b6f8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801b6fa:	2300      	movs	r3, #0
 801b6fc:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b6fe:	68fb      	ldr	r3, [r7, #12]
 801b700:	2b00      	cmp	r3, #0
 801b702:	d106      	bne.n	801b712 <etharp_raw+0x26>
 801b704:	4b3a      	ldr	r3, [pc, #232]	@ (801b7f0 <etharp_raw+0x104>)
 801b706:	f240 4257 	movw	r2, #1111	@ 0x457
 801b70a:	493a      	ldr	r1, [pc, #232]	@ (801b7f4 <etharp_raw+0x108>)
 801b70c:	483a      	ldr	r0, [pc, #232]	@ (801b7f8 <etharp_raw+0x10c>)
 801b70e:	f002 fd8f 	bl	801e230 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801b712:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b716:	211c      	movs	r1, #28
 801b718:	200e      	movs	r0, #14
 801b71a:	f7f8 fc93 	bl	8014044 <pbuf_alloc>
 801b71e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801b720:	69bb      	ldr	r3, [r7, #24]
 801b722:	2b00      	cmp	r3, #0
 801b724:	d102      	bne.n	801b72c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801b726:	f04f 33ff 	mov.w	r3, #4294967295
 801b72a:	e05d      	b.n	801b7e8 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801b72c:	69bb      	ldr	r3, [r7, #24]
 801b72e:	895b      	ldrh	r3, [r3, #10]
 801b730:	2b1b      	cmp	r3, #27
 801b732:	d806      	bhi.n	801b742 <etharp_raw+0x56>
 801b734:	4b2e      	ldr	r3, [pc, #184]	@ (801b7f0 <etharp_raw+0x104>)
 801b736:	f240 4262 	movw	r2, #1122	@ 0x462
 801b73a:	4930      	ldr	r1, [pc, #192]	@ (801b7fc <etharp_raw+0x110>)
 801b73c:	482e      	ldr	r0, [pc, #184]	@ (801b7f8 <etharp_raw+0x10c>)
 801b73e:	f002 fd77 	bl	801e230 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801b742:	69bb      	ldr	r3, [r7, #24]
 801b744:	685b      	ldr	r3, [r3, #4]
 801b746:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801b748:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b74a:	4618      	mov	r0, r3
 801b74c:	f7f7 fb70 	bl	8012e30 <lwip_htons>
 801b750:	4603      	mov	r3, r0
 801b752:	461a      	mov	r2, r3
 801b754:	697b      	ldr	r3, [r7, #20]
 801b756:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801b758:	68fb      	ldr	r3, [r7, #12]
 801b75a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801b75e:	2b06      	cmp	r3, #6
 801b760:	d006      	beq.n	801b770 <etharp_raw+0x84>
 801b762:	4b23      	ldr	r3, [pc, #140]	@ (801b7f0 <etharp_raw+0x104>)
 801b764:	f240 4269 	movw	r2, #1129	@ 0x469
 801b768:	4925      	ldr	r1, [pc, #148]	@ (801b800 <etharp_raw+0x114>)
 801b76a:	4823      	ldr	r0, [pc, #140]	@ (801b7f8 <etharp_raw+0x10c>)
 801b76c:	f002 fd60 	bl	801e230 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801b770:	697b      	ldr	r3, [r7, #20]
 801b772:	3308      	adds	r3, #8
 801b774:	2206      	movs	r2, #6
 801b776:	6839      	ldr	r1, [r7, #0]
 801b778:	4618      	mov	r0, r3
 801b77a:	f002 ff84 	bl	801e686 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801b77e:	697b      	ldr	r3, [r7, #20]
 801b780:	3312      	adds	r3, #18
 801b782:	2206      	movs	r2, #6
 801b784:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801b786:	4618      	mov	r0, r3
 801b788:	f002 ff7d 	bl	801e686 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801b78c:	697b      	ldr	r3, [r7, #20]
 801b78e:	330e      	adds	r3, #14
 801b790:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b792:	6812      	ldr	r2, [r2, #0]
 801b794:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801b796:	697b      	ldr	r3, [r7, #20]
 801b798:	3318      	adds	r3, #24
 801b79a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b79c:	6812      	ldr	r2, [r2, #0]
 801b79e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801b7a0:	697b      	ldr	r3, [r7, #20]
 801b7a2:	2200      	movs	r2, #0
 801b7a4:	701a      	strb	r2, [r3, #0]
 801b7a6:	2200      	movs	r2, #0
 801b7a8:	f042 0201 	orr.w	r2, r2, #1
 801b7ac:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801b7ae:	697b      	ldr	r3, [r7, #20]
 801b7b0:	2200      	movs	r2, #0
 801b7b2:	f042 0208 	orr.w	r2, r2, #8
 801b7b6:	709a      	strb	r2, [r3, #2]
 801b7b8:	2200      	movs	r2, #0
 801b7ba:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801b7bc:	697b      	ldr	r3, [r7, #20]
 801b7be:	2206      	movs	r2, #6
 801b7c0:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801b7c2:	697b      	ldr	r3, [r7, #20]
 801b7c4:	2204      	movs	r2, #4
 801b7c6:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801b7c8:	f640 0306 	movw	r3, #2054	@ 0x806
 801b7cc:	9300      	str	r3, [sp, #0]
 801b7ce:	687b      	ldr	r3, [r7, #4]
 801b7d0:	68ba      	ldr	r2, [r7, #8]
 801b7d2:	69b9      	ldr	r1, [r7, #24]
 801b7d4:	68f8      	ldr	r0, [r7, #12]
 801b7d6:	f001 fb7b 	bl	801ced0 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801b7da:	69b8      	ldr	r0, [r7, #24]
 801b7dc:	f7f8 ff16 	bl	801460c <pbuf_free>
  p = NULL;
 801b7e0:	2300      	movs	r3, #0
 801b7e2:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801b7e4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b7e8:	4618      	mov	r0, r3
 801b7ea:	3720      	adds	r7, #32
 801b7ec:	46bd      	mov	sp, r7
 801b7ee:	bd80      	pop	{r7, pc}
 801b7f0:	080217d0 	.word	0x080217d0
 801b7f4:	08021920 	.word	0x08021920
 801b7f8:	08021848 	.word	0x08021848
 801b7fc:	080219d0 	.word	0x080219d0
 801b800:	08021a04 	.word	0x08021a04

0801b804 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801b804:	b580      	push	{r7, lr}
 801b806:	b088      	sub	sp, #32
 801b808:	af04      	add	r7, sp, #16
 801b80a:	60f8      	str	r0, [r7, #12]
 801b80c:	60b9      	str	r1, [r7, #8]
 801b80e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b810:	68fb      	ldr	r3, [r7, #12]
 801b812:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801b816:	68fb      	ldr	r3, [r7, #12]
 801b818:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801b81c:	68fb      	ldr	r3, [r7, #12]
 801b81e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b820:	2201      	movs	r2, #1
 801b822:	9203      	str	r2, [sp, #12]
 801b824:	68ba      	ldr	r2, [r7, #8]
 801b826:	9202      	str	r2, [sp, #8]
 801b828:	4a06      	ldr	r2, [pc, #24]	@ (801b844 <etharp_request_dst+0x40>)
 801b82a:	9201      	str	r2, [sp, #4]
 801b82c:	9300      	str	r3, [sp, #0]
 801b82e:	4603      	mov	r3, r0
 801b830:	687a      	ldr	r2, [r7, #4]
 801b832:	68f8      	ldr	r0, [r7, #12]
 801b834:	f7ff ff5a 	bl	801b6ec <etharp_raw>
 801b838:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801b83a:	4618      	mov	r0, r3
 801b83c:	3710      	adds	r7, #16
 801b83e:	46bd      	mov	sp, r7
 801b840:	bd80      	pop	{r7, pc}
 801b842:	bf00      	nop
 801b844:	080225dc 	.word	0x080225dc

0801b848 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801b848:	b580      	push	{r7, lr}
 801b84a:	b082      	sub	sp, #8
 801b84c:	af00      	add	r7, sp, #0
 801b84e:	6078      	str	r0, [r7, #4]
 801b850:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801b852:	4a05      	ldr	r2, [pc, #20]	@ (801b868 <etharp_request+0x20>)
 801b854:	6839      	ldr	r1, [r7, #0]
 801b856:	6878      	ldr	r0, [r7, #4]
 801b858:	f7ff ffd4 	bl	801b804 <etharp_request_dst>
 801b85c:	4603      	mov	r3, r0
}
 801b85e:	4618      	mov	r0, r3
 801b860:	3708      	adds	r7, #8
 801b862:	46bd      	mov	sp, r7
 801b864:	bd80      	pop	{r7, pc}
 801b866:	bf00      	nop
 801b868:	080225d4 	.word	0x080225d4

0801b86c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801b86c:	b580      	push	{r7, lr}
 801b86e:	b08e      	sub	sp, #56	@ 0x38
 801b870:	af04      	add	r7, sp, #16
 801b872:	6078      	str	r0, [r7, #4]
 801b874:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801b876:	4b79      	ldr	r3, [pc, #484]	@ (801ba5c <icmp_input+0x1f0>)
 801b878:	689b      	ldr	r3, [r3, #8]
 801b87a:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801b87c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b87e:	781b      	ldrb	r3, [r3, #0]
 801b880:	f003 030f 	and.w	r3, r3, #15
 801b884:	b2db      	uxtb	r3, r3
 801b886:	009b      	lsls	r3, r3, #2
 801b888:	b2db      	uxtb	r3, r3
 801b88a:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801b88c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b88e:	2b13      	cmp	r3, #19
 801b890:	f240 80cd 	bls.w	801ba2e <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801b894:	687b      	ldr	r3, [r7, #4]
 801b896:	895b      	ldrh	r3, [r3, #10]
 801b898:	2b03      	cmp	r3, #3
 801b89a:	f240 80ca 	bls.w	801ba32 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801b89e:	687b      	ldr	r3, [r7, #4]
 801b8a0:	685b      	ldr	r3, [r3, #4]
 801b8a2:	781b      	ldrb	r3, [r3, #0]
 801b8a4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801b8a8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801b8ac:	2b00      	cmp	r3, #0
 801b8ae:	f000 80b7 	beq.w	801ba20 <icmp_input+0x1b4>
 801b8b2:	2b08      	cmp	r3, #8
 801b8b4:	f040 80b7 	bne.w	801ba26 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801b8b8:	4b69      	ldr	r3, [pc, #420]	@ (801ba60 <icmp_input+0x1f4>)
 801b8ba:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b8bc:	4b67      	ldr	r3, [pc, #412]	@ (801ba5c <icmp_input+0x1f0>)
 801b8be:	695b      	ldr	r3, [r3, #20]
 801b8c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b8c4:	2be0      	cmp	r3, #224	@ 0xe0
 801b8c6:	f000 80bb 	beq.w	801ba40 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801b8ca:	4b64      	ldr	r3, [pc, #400]	@ (801ba5c <icmp_input+0x1f0>)
 801b8cc:	695b      	ldr	r3, [r3, #20]
 801b8ce:	4a63      	ldr	r2, [pc, #396]	@ (801ba5c <icmp_input+0x1f0>)
 801b8d0:	6812      	ldr	r2, [r2, #0]
 801b8d2:	4611      	mov	r1, r2
 801b8d4:	4618      	mov	r0, r3
 801b8d6:	f000 fbed 	bl	801c0b4 <ip4_addr_isbroadcast_u32>
 801b8da:	4603      	mov	r3, r0
 801b8dc:	2b00      	cmp	r3, #0
 801b8de:	f040 80b1 	bne.w	801ba44 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801b8e2:	687b      	ldr	r3, [r7, #4]
 801b8e4:	891b      	ldrh	r3, [r3, #8]
 801b8e6:	2b07      	cmp	r3, #7
 801b8e8:	f240 80a5 	bls.w	801ba36 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b8ec:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b8ee:	330e      	adds	r3, #14
 801b8f0:	4619      	mov	r1, r3
 801b8f2:	6878      	ldr	r0, [r7, #4]
 801b8f4:	f7f8 fdf4 	bl	80144e0 <pbuf_add_header>
 801b8f8:	4603      	mov	r3, r0
 801b8fa:	2b00      	cmp	r3, #0
 801b8fc:	d04b      	beq.n	801b996 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801b8fe:	687b      	ldr	r3, [r7, #4]
 801b900:	891a      	ldrh	r2, [r3, #8]
 801b902:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b904:	4413      	add	r3, r2
 801b906:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801b908:	687b      	ldr	r3, [r7, #4]
 801b90a:	891b      	ldrh	r3, [r3, #8]
 801b90c:	8b7a      	ldrh	r2, [r7, #26]
 801b90e:	429a      	cmp	r2, r3
 801b910:	f0c0 809a 	bcc.w	801ba48 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801b914:	8b7b      	ldrh	r3, [r7, #26]
 801b916:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b91a:	4619      	mov	r1, r3
 801b91c:	200e      	movs	r0, #14
 801b91e:	f7f8 fb91 	bl	8014044 <pbuf_alloc>
 801b922:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801b924:	697b      	ldr	r3, [r7, #20]
 801b926:	2b00      	cmp	r3, #0
 801b928:	f000 8090 	beq.w	801ba4c <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801b92c:	697b      	ldr	r3, [r7, #20]
 801b92e:	895b      	ldrh	r3, [r3, #10]
 801b930:	461a      	mov	r2, r3
 801b932:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b934:	3308      	adds	r3, #8
 801b936:	429a      	cmp	r2, r3
 801b938:	d203      	bcs.n	801b942 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801b93a:	6978      	ldr	r0, [r7, #20]
 801b93c:	f7f8 fe66 	bl	801460c <pbuf_free>
          goto icmperr;
 801b940:	e085      	b.n	801ba4e <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801b942:	697b      	ldr	r3, [r7, #20]
 801b944:	685b      	ldr	r3, [r3, #4]
 801b946:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801b948:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801b94a:	4618      	mov	r0, r3
 801b94c:	f002 fe9b 	bl	801e686 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801b950:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b952:	4619      	mov	r1, r3
 801b954:	6978      	ldr	r0, [r7, #20]
 801b956:	f7f8 fdd3 	bl	8014500 <pbuf_remove_header>
 801b95a:	4603      	mov	r3, r0
 801b95c:	2b00      	cmp	r3, #0
 801b95e:	d009      	beq.n	801b974 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801b960:	4b40      	ldr	r3, [pc, #256]	@ (801ba64 <icmp_input+0x1f8>)
 801b962:	22b6      	movs	r2, #182	@ 0xb6
 801b964:	4940      	ldr	r1, [pc, #256]	@ (801ba68 <icmp_input+0x1fc>)
 801b966:	4841      	ldr	r0, [pc, #260]	@ (801ba6c <icmp_input+0x200>)
 801b968:	f002 fc62 	bl	801e230 <iprintf>
          pbuf_free(r);
 801b96c:	6978      	ldr	r0, [r7, #20]
 801b96e:	f7f8 fe4d 	bl	801460c <pbuf_free>
          goto icmperr;
 801b972:	e06c      	b.n	801ba4e <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801b974:	6879      	ldr	r1, [r7, #4]
 801b976:	6978      	ldr	r0, [r7, #20]
 801b978:	f7f8 ff7c 	bl	8014874 <pbuf_copy>
 801b97c:	4603      	mov	r3, r0
 801b97e:	2b00      	cmp	r3, #0
 801b980:	d003      	beq.n	801b98a <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801b982:	6978      	ldr	r0, [r7, #20]
 801b984:	f7f8 fe42 	bl	801460c <pbuf_free>
          goto icmperr;
 801b988:	e061      	b.n	801ba4e <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801b98a:	6878      	ldr	r0, [r7, #4]
 801b98c:	f7f8 fe3e 	bl	801460c <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801b990:	697b      	ldr	r3, [r7, #20]
 801b992:	607b      	str	r3, [r7, #4]
 801b994:	e00f      	b.n	801b9b6 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b996:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b998:	330e      	adds	r3, #14
 801b99a:	4619      	mov	r1, r3
 801b99c:	6878      	ldr	r0, [r7, #4]
 801b99e:	f7f8 fdaf 	bl	8014500 <pbuf_remove_header>
 801b9a2:	4603      	mov	r3, r0
 801b9a4:	2b00      	cmp	r3, #0
 801b9a6:	d006      	beq.n	801b9b6 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801b9a8:	4b2e      	ldr	r3, [pc, #184]	@ (801ba64 <icmp_input+0x1f8>)
 801b9aa:	22c7      	movs	r2, #199	@ 0xc7
 801b9ac:	4930      	ldr	r1, [pc, #192]	@ (801ba70 <icmp_input+0x204>)
 801b9ae:	482f      	ldr	r0, [pc, #188]	@ (801ba6c <icmp_input+0x200>)
 801b9b0:	f002 fc3e 	bl	801e230 <iprintf>
          goto icmperr;
 801b9b4:	e04b      	b.n	801ba4e <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801b9b6:	687b      	ldr	r3, [r7, #4]
 801b9b8:	685b      	ldr	r3, [r3, #4]
 801b9ba:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801b9bc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b9be:	4619      	mov	r1, r3
 801b9c0:	6878      	ldr	r0, [r7, #4]
 801b9c2:	f7f8 fd8d 	bl	80144e0 <pbuf_add_header>
 801b9c6:	4603      	mov	r3, r0
 801b9c8:	2b00      	cmp	r3, #0
 801b9ca:	d12b      	bne.n	801ba24 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801b9cc:	687b      	ldr	r3, [r7, #4]
 801b9ce:	685b      	ldr	r3, [r3, #4]
 801b9d0:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801b9d2:	69fb      	ldr	r3, [r7, #28]
 801b9d4:	681a      	ldr	r2, [r3, #0]
 801b9d6:	68fb      	ldr	r3, [r7, #12]
 801b9d8:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801b9da:	4b20      	ldr	r3, [pc, #128]	@ (801ba5c <icmp_input+0x1f0>)
 801b9dc:	691a      	ldr	r2, [r3, #16]
 801b9de:	68fb      	ldr	r3, [r7, #12]
 801b9e0:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801b9e2:	693b      	ldr	r3, [r7, #16]
 801b9e4:	2200      	movs	r2, #0
 801b9e6:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801b9e8:	693b      	ldr	r3, [r7, #16]
 801b9ea:	2200      	movs	r2, #0
 801b9ec:	709a      	strb	r2, [r3, #2]
 801b9ee:	2200      	movs	r2, #0
 801b9f0:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801b9f2:	68fb      	ldr	r3, [r7, #12]
 801b9f4:	22ff      	movs	r2, #255	@ 0xff
 801b9f6:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801b9f8:	68fb      	ldr	r3, [r7, #12]
 801b9fa:	2200      	movs	r2, #0
 801b9fc:	729a      	strb	r2, [r3, #10]
 801b9fe:	2200      	movs	r2, #0
 801ba00:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801ba02:	683b      	ldr	r3, [r7, #0]
 801ba04:	9302      	str	r3, [sp, #8]
 801ba06:	2301      	movs	r3, #1
 801ba08:	9301      	str	r3, [sp, #4]
 801ba0a:	2300      	movs	r3, #0
 801ba0c:	9300      	str	r3, [sp, #0]
 801ba0e:	23ff      	movs	r3, #255	@ 0xff
 801ba10:	2200      	movs	r2, #0
 801ba12:	69f9      	ldr	r1, [r7, #28]
 801ba14:	6878      	ldr	r0, [r7, #4]
 801ba16:	f000 fa75 	bl	801bf04 <ip4_output_if>
 801ba1a:	4603      	mov	r3, r0
 801ba1c:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801ba1e:	e001      	b.n	801ba24 <icmp_input+0x1b8>
      break;
 801ba20:	bf00      	nop
 801ba22:	e000      	b.n	801ba26 <icmp_input+0x1ba>
      break;
 801ba24:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801ba26:	6878      	ldr	r0, [r7, #4]
 801ba28:	f7f8 fdf0 	bl	801460c <pbuf_free>
  return;
 801ba2c:	e013      	b.n	801ba56 <icmp_input+0x1ea>
    goto lenerr;
 801ba2e:	bf00      	nop
 801ba30:	e002      	b.n	801ba38 <icmp_input+0x1cc>
    goto lenerr;
 801ba32:	bf00      	nop
 801ba34:	e000      	b.n	801ba38 <icmp_input+0x1cc>
        goto lenerr;
 801ba36:	bf00      	nop
lenerr:
  pbuf_free(p);
 801ba38:	6878      	ldr	r0, [r7, #4]
 801ba3a:	f7f8 fde7 	bl	801460c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ba3e:	e00a      	b.n	801ba56 <icmp_input+0x1ea>
        goto icmperr;
 801ba40:	bf00      	nop
 801ba42:	e004      	b.n	801ba4e <icmp_input+0x1e2>
        goto icmperr;
 801ba44:	bf00      	nop
 801ba46:	e002      	b.n	801ba4e <icmp_input+0x1e2>
          goto icmperr;
 801ba48:	bf00      	nop
 801ba4a:	e000      	b.n	801ba4e <icmp_input+0x1e2>
          goto icmperr;
 801ba4c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801ba4e:	6878      	ldr	r0, [r7, #4]
 801ba50:	f7f8 fddc 	bl	801460c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ba54:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801ba56:	3728      	adds	r7, #40	@ 0x28
 801ba58:	46bd      	mov	sp, r7
 801ba5a:	bd80      	pop	{r7, pc}
 801ba5c:	200245f0 	.word	0x200245f0
 801ba60:	20024604 	.word	0x20024604
 801ba64:	08021a48 	.word	0x08021a48
 801ba68:	08021a80 	.word	0x08021a80
 801ba6c:	08021ab8 	.word	0x08021ab8
 801ba70:	08021ae0 	.word	0x08021ae0

0801ba74 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801ba74:	b580      	push	{r7, lr}
 801ba76:	b082      	sub	sp, #8
 801ba78:	af00      	add	r7, sp, #0
 801ba7a:	6078      	str	r0, [r7, #4]
 801ba7c:	460b      	mov	r3, r1
 801ba7e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801ba80:	78fb      	ldrb	r3, [r7, #3]
 801ba82:	461a      	mov	r2, r3
 801ba84:	2103      	movs	r1, #3
 801ba86:	6878      	ldr	r0, [r7, #4]
 801ba88:	f000 f814 	bl	801bab4 <icmp_send_response>
}
 801ba8c:	bf00      	nop
 801ba8e:	3708      	adds	r7, #8
 801ba90:	46bd      	mov	sp, r7
 801ba92:	bd80      	pop	{r7, pc}

0801ba94 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801ba94:	b580      	push	{r7, lr}
 801ba96:	b082      	sub	sp, #8
 801ba98:	af00      	add	r7, sp, #0
 801ba9a:	6078      	str	r0, [r7, #4]
 801ba9c:	460b      	mov	r3, r1
 801ba9e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801baa0:	78fb      	ldrb	r3, [r7, #3]
 801baa2:	461a      	mov	r2, r3
 801baa4:	210b      	movs	r1, #11
 801baa6:	6878      	ldr	r0, [r7, #4]
 801baa8:	f000 f804 	bl	801bab4 <icmp_send_response>
}
 801baac:	bf00      	nop
 801baae:	3708      	adds	r7, #8
 801bab0:	46bd      	mov	sp, r7
 801bab2:	bd80      	pop	{r7, pc}

0801bab4 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801bab4:	b580      	push	{r7, lr}
 801bab6:	b08c      	sub	sp, #48	@ 0x30
 801bab8:	af04      	add	r7, sp, #16
 801baba:	6078      	str	r0, [r7, #4]
 801babc:	460b      	mov	r3, r1
 801babe:	70fb      	strb	r3, [r7, #3]
 801bac0:	4613      	mov	r3, r2
 801bac2:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801bac4:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801bac8:	2124      	movs	r1, #36	@ 0x24
 801baca:	2022      	movs	r0, #34	@ 0x22
 801bacc:	f7f8 faba 	bl	8014044 <pbuf_alloc>
 801bad0:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801bad2:	69fb      	ldr	r3, [r7, #28]
 801bad4:	2b00      	cmp	r3, #0
 801bad6:	d04c      	beq.n	801bb72 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801bad8:	69fb      	ldr	r3, [r7, #28]
 801bada:	895b      	ldrh	r3, [r3, #10]
 801badc:	2b23      	cmp	r3, #35	@ 0x23
 801bade:	d806      	bhi.n	801baee <icmp_send_response+0x3a>
 801bae0:	4b26      	ldr	r3, [pc, #152]	@ (801bb7c <icmp_send_response+0xc8>)
 801bae2:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801bae6:	4926      	ldr	r1, [pc, #152]	@ (801bb80 <icmp_send_response+0xcc>)
 801bae8:	4826      	ldr	r0, [pc, #152]	@ (801bb84 <icmp_send_response+0xd0>)
 801baea:	f002 fba1 	bl	801e230 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801baee:	687b      	ldr	r3, [r7, #4]
 801baf0:	685b      	ldr	r3, [r3, #4]
 801baf2:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801baf4:	69fb      	ldr	r3, [r7, #28]
 801baf6:	685b      	ldr	r3, [r3, #4]
 801baf8:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801bafa:	697b      	ldr	r3, [r7, #20]
 801bafc:	78fa      	ldrb	r2, [r7, #3]
 801bafe:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801bb00:	697b      	ldr	r3, [r7, #20]
 801bb02:	78ba      	ldrb	r2, [r7, #2]
 801bb04:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801bb06:	697b      	ldr	r3, [r7, #20]
 801bb08:	2200      	movs	r2, #0
 801bb0a:	711a      	strb	r2, [r3, #4]
 801bb0c:	2200      	movs	r2, #0
 801bb0e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801bb10:	697b      	ldr	r3, [r7, #20]
 801bb12:	2200      	movs	r2, #0
 801bb14:	719a      	strb	r2, [r3, #6]
 801bb16:	2200      	movs	r2, #0
 801bb18:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801bb1a:	69fb      	ldr	r3, [r7, #28]
 801bb1c:	685b      	ldr	r3, [r3, #4]
 801bb1e:	f103 0008 	add.w	r0, r3, #8
 801bb22:	687b      	ldr	r3, [r7, #4]
 801bb24:	685b      	ldr	r3, [r3, #4]
 801bb26:	221c      	movs	r2, #28
 801bb28:	4619      	mov	r1, r3
 801bb2a:	f002 fdac 	bl	801e686 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801bb2e:	69bb      	ldr	r3, [r7, #24]
 801bb30:	68db      	ldr	r3, [r3, #12]
 801bb32:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801bb34:	f107 030c 	add.w	r3, r7, #12
 801bb38:	4618      	mov	r0, r3
 801bb3a:	f000 f825 	bl	801bb88 <ip4_route>
 801bb3e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801bb40:	693b      	ldr	r3, [r7, #16]
 801bb42:	2b00      	cmp	r3, #0
 801bb44:	d011      	beq.n	801bb6a <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801bb46:	697b      	ldr	r3, [r7, #20]
 801bb48:	2200      	movs	r2, #0
 801bb4a:	709a      	strb	r2, [r3, #2]
 801bb4c:	2200      	movs	r2, #0
 801bb4e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801bb50:	f107 020c 	add.w	r2, r7, #12
 801bb54:	693b      	ldr	r3, [r7, #16]
 801bb56:	9302      	str	r3, [sp, #8]
 801bb58:	2301      	movs	r3, #1
 801bb5a:	9301      	str	r3, [sp, #4]
 801bb5c:	2300      	movs	r3, #0
 801bb5e:	9300      	str	r3, [sp, #0]
 801bb60:	23ff      	movs	r3, #255	@ 0xff
 801bb62:	2100      	movs	r1, #0
 801bb64:	69f8      	ldr	r0, [r7, #28]
 801bb66:	f000 f9cd 	bl	801bf04 <ip4_output_if>
  }
  pbuf_free(q);
 801bb6a:	69f8      	ldr	r0, [r7, #28]
 801bb6c:	f7f8 fd4e 	bl	801460c <pbuf_free>
 801bb70:	e000      	b.n	801bb74 <icmp_send_response+0xc0>
    return;
 801bb72:	bf00      	nop
}
 801bb74:	3720      	adds	r7, #32
 801bb76:	46bd      	mov	sp, r7
 801bb78:	bd80      	pop	{r7, pc}
 801bb7a:	bf00      	nop
 801bb7c:	08021a48 	.word	0x08021a48
 801bb80:	08021b14 	.word	0x08021b14
 801bb84:	08021ab8 	.word	0x08021ab8

0801bb88 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801bb88:	b480      	push	{r7}
 801bb8a:	b085      	sub	sp, #20
 801bb8c:	af00      	add	r7, sp, #0
 801bb8e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801bb90:	4b33      	ldr	r3, [pc, #204]	@ (801bc60 <ip4_route+0xd8>)
 801bb92:	681b      	ldr	r3, [r3, #0]
 801bb94:	60fb      	str	r3, [r7, #12]
 801bb96:	e036      	b.n	801bc06 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801bb98:	68fb      	ldr	r3, [r7, #12]
 801bb9a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bb9e:	f003 0301 	and.w	r3, r3, #1
 801bba2:	b2db      	uxtb	r3, r3
 801bba4:	2b00      	cmp	r3, #0
 801bba6:	d02b      	beq.n	801bc00 <ip4_route+0x78>
 801bba8:	68fb      	ldr	r3, [r7, #12]
 801bbaa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bbae:	089b      	lsrs	r3, r3, #2
 801bbb0:	f003 0301 	and.w	r3, r3, #1
 801bbb4:	b2db      	uxtb	r3, r3
 801bbb6:	2b00      	cmp	r3, #0
 801bbb8:	d022      	beq.n	801bc00 <ip4_route+0x78>
 801bbba:	68fb      	ldr	r3, [r7, #12]
 801bbbc:	3304      	adds	r3, #4
 801bbbe:	681b      	ldr	r3, [r3, #0]
 801bbc0:	2b00      	cmp	r3, #0
 801bbc2:	d01d      	beq.n	801bc00 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801bbc4:	687b      	ldr	r3, [r7, #4]
 801bbc6:	681a      	ldr	r2, [r3, #0]
 801bbc8:	68fb      	ldr	r3, [r7, #12]
 801bbca:	3304      	adds	r3, #4
 801bbcc:	681b      	ldr	r3, [r3, #0]
 801bbce:	405a      	eors	r2, r3
 801bbd0:	68fb      	ldr	r3, [r7, #12]
 801bbd2:	3308      	adds	r3, #8
 801bbd4:	681b      	ldr	r3, [r3, #0]
 801bbd6:	4013      	ands	r3, r2
 801bbd8:	2b00      	cmp	r3, #0
 801bbda:	d101      	bne.n	801bbe0 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801bbdc:	68fb      	ldr	r3, [r7, #12]
 801bbde:	e038      	b.n	801bc52 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801bbe0:	68fb      	ldr	r3, [r7, #12]
 801bbe2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bbe6:	f003 0302 	and.w	r3, r3, #2
 801bbea:	2b00      	cmp	r3, #0
 801bbec:	d108      	bne.n	801bc00 <ip4_route+0x78>
 801bbee:	687b      	ldr	r3, [r7, #4]
 801bbf0:	681a      	ldr	r2, [r3, #0]
 801bbf2:	68fb      	ldr	r3, [r7, #12]
 801bbf4:	330c      	adds	r3, #12
 801bbf6:	681b      	ldr	r3, [r3, #0]
 801bbf8:	429a      	cmp	r2, r3
 801bbfa:	d101      	bne.n	801bc00 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801bbfc:	68fb      	ldr	r3, [r7, #12]
 801bbfe:	e028      	b.n	801bc52 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801bc00:	68fb      	ldr	r3, [r7, #12]
 801bc02:	681b      	ldr	r3, [r3, #0]
 801bc04:	60fb      	str	r3, [r7, #12]
 801bc06:	68fb      	ldr	r3, [r7, #12]
 801bc08:	2b00      	cmp	r3, #0
 801bc0a:	d1c5      	bne.n	801bb98 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801bc0c:	4b15      	ldr	r3, [pc, #84]	@ (801bc64 <ip4_route+0xdc>)
 801bc0e:	681b      	ldr	r3, [r3, #0]
 801bc10:	2b00      	cmp	r3, #0
 801bc12:	d01a      	beq.n	801bc4a <ip4_route+0xc2>
 801bc14:	4b13      	ldr	r3, [pc, #76]	@ (801bc64 <ip4_route+0xdc>)
 801bc16:	681b      	ldr	r3, [r3, #0]
 801bc18:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bc1c:	f003 0301 	and.w	r3, r3, #1
 801bc20:	2b00      	cmp	r3, #0
 801bc22:	d012      	beq.n	801bc4a <ip4_route+0xc2>
 801bc24:	4b0f      	ldr	r3, [pc, #60]	@ (801bc64 <ip4_route+0xdc>)
 801bc26:	681b      	ldr	r3, [r3, #0]
 801bc28:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bc2c:	f003 0304 	and.w	r3, r3, #4
 801bc30:	2b00      	cmp	r3, #0
 801bc32:	d00a      	beq.n	801bc4a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801bc34:	4b0b      	ldr	r3, [pc, #44]	@ (801bc64 <ip4_route+0xdc>)
 801bc36:	681b      	ldr	r3, [r3, #0]
 801bc38:	3304      	adds	r3, #4
 801bc3a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801bc3c:	2b00      	cmp	r3, #0
 801bc3e:	d004      	beq.n	801bc4a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801bc40:	687b      	ldr	r3, [r7, #4]
 801bc42:	681b      	ldr	r3, [r3, #0]
 801bc44:	b2db      	uxtb	r3, r3
 801bc46:	2b7f      	cmp	r3, #127	@ 0x7f
 801bc48:	d101      	bne.n	801bc4e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801bc4a:	2300      	movs	r3, #0
 801bc4c:	e001      	b.n	801bc52 <ip4_route+0xca>
  }

  return netif_default;
 801bc4e:	4b05      	ldr	r3, [pc, #20]	@ (801bc64 <ip4_route+0xdc>)
 801bc50:	681b      	ldr	r3, [r3, #0]
}
 801bc52:	4618      	mov	r0, r3
 801bc54:	3714      	adds	r7, #20
 801bc56:	46bd      	mov	sp, r7
 801bc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bc5c:	4770      	bx	lr
 801bc5e:	bf00      	nop
 801bc60:	200276e4 	.word	0x200276e4
 801bc64:	200276e8 	.word	0x200276e8

0801bc68 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801bc68:	b580      	push	{r7, lr}
 801bc6a:	b082      	sub	sp, #8
 801bc6c:	af00      	add	r7, sp, #0
 801bc6e:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801bc70:	687b      	ldr	r3, [r7, #4]
 801bc72:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bc76:	f003 0301 	and.w	r3, r3, #1
 801bc7a:	b2db      	uxtb	r3, r3
 801bc7c:	2b00      	cmp	r3, #0
 801bc7e:	d016      	beq.n	801bcae <ip4_input_accept+0x46>
 801bc80:	687b      	ldr	r3, [r7, #4]
 801bc82:	3304      	adds	r3, #4
 801bc84:	681b      	ldr	r3, [r3, #0]
 801bc86:	2b00      	cmp	r3, #0
 801bc88:	d011      	beq.n	801bcae <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bc8a:	4b0b      	ldr	r3, [pc, #44]	@ (801bcb8 <ip4_input_accept+0x50>)
 801bc8c:	695a      	ldr	r2, [r3, #20]
 801bc8e:	687b      	ldr	r3, [r7, #4]
 801bc90:	3304      	adds	r3, #4
 801bc92:	681b      	ldr	r3, [r3, #0]
 801bc94:	429a      	cmp	r2, r3
 801bc96:	d008      	beq.n	801bcaa <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801bc98:	4b07      	ldr	r3, [pc, #28]	@ (801bcb8 <ip4_input_accept+0x50>)
 801bc9a:	695b      	ldr	r3, [r3, #20]
 801bc9c:	6879      	ldr	r1, [r7, #4]
 801bc9e:	4618      	mov	r0, r3
 801bca0:	f000 fa08 	bl	801c0b4 <ip4_addr_isbroadcast_u32>
 801bca4:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bca6:	2b00      	cmp	r3, #0
 801bca8:	d001      	beq.n	801bcae <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801bcaa:	2301      	movs	r3, #1
 801bcac:	e000      	b.n	801bcb0 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801bcae:	2300      	movs	r3, #0
}
 801bcb0:	4618      	mov	r0, r3
 801bcb2:	3708      	adds	r7, #8
 801bcb4:	46bd      	mov	sp, r7
 801bcb6:	bd80      	pop	{r7, pc}
 801bcb8:	200245f0 	.word	0x200245f0

0801bcbc <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801bcbc:	b580      	push	{r7, lr}
 801bcbe:	b086      	sub	sp, #24
 801bcc0:	af00      	add	r7, sp, #0
 801bcc2:	6078      	str	r0, [r7, #4]
 801bcc4:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801bcc6:	687b      	ldr	r3, [r7, #4]
 801bcc8:	685b      	ldr	r3, [r3, #4]
 801bcca:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801bccc:	697b      	ldr	r3, [r7, #20]
 801bcce:	781b      	ldrb	r3, [r3, #0]
 801bcd0:	091b      	lsrs	r3, r3, #4
 801bcd2:	b2db      	uxtb	r3, r3
 801bcd4:	2b04      	cmp	r3, #4
 801bcd6:	d004      	beq.n	801bce2 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801bcd8:	6878      	ldr	r0, [r7, #4]
 801bcda:	f7f8 fc97 	bl	801460c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801bcde:	2300      	movs	r3, #0
 801bce0:	e107      	b.n	801bef2 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801bce2:	697b      	ldr	r3, [r7, #20]
 801bce4:	781b      	ldrb	r3, [r3, #0]
 801bce6:	f003 030f 	and.w	r3, r3, #15
 801bcea:	b2db      	uxtb	r3, r3
 801bcec:	009b      	lsls	r3, r3, #2
 801bcee:	b2db      	uxtb	r3, r3
 801bcf0:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801bcf2:	697b      	ldr	r3, [r7, #20]
 801bcf4:	885b      	ldrh	r3, [r3, #2]
 801bcf6:	b29b      	uxth	r3, r3
 801bcf8:	4618      	mov	r0, r3
 801bcfa:	f7f7 f899 	bl	8012e30 <lwip_htons>
 801bcfe:	4603      	mov	r3, r0
 801bd00:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801bd02:	687b      	ldr	r3, [r7, #4]
 801bd04:	891b      	ldrh	r3, [r3, #8]
 801bd06:	89ba      	ldrh	r2, [r7, #12]
 801bd08:	429a      	cmp	r2, r3
 801bd0a:	d204      	bcs.n	801bd16 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801bd0c:	89bb      	ldrh	r3, [r7, #12]
 801bd0e:	4619      	mov	r1, r3
 801bd10:	6878      	ldr	r0, [r7, #4]
 801bd12:	f7f8 faf5 	bl	8014300 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801bd16:	687b      	ldr	r3, [r7, #4]
 801bd18:	895b      	ldrh	r3, [r3, #10]
 801bd1a:	89fa      	ldrh	r2, [r7, #14]
 801bd1c:	429a      	cmp	r2, r3
 801bd1e:	d807      	bhi.n	801bd30 <ip4_input+0x74>
 801bd20:	687b      	ldr	r3, [r7, #4]
 801bd22:	891b      	ldrh	r3, [r3, #8]
 801bd24:	89ba      	ldrh	r2, [r7, #12]
 801bd26:	429a      	cmp	r2, r3
 801bd28:	d802      	bhi.n	801bd30 <ip4_input+0x74>
 801bd2a:	89fb      	ldrh	r3, [r7, #14]
 801bd2c:	2b13      	cmp	r3, #19
 801bd2e:	d804      	bhi.n	801bd3a <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801bd30:	6878      	ldr	r0, [r7, #4]
 801bd32:	f7f8 fc6b 	bl	801460c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801bd36:	2300      	movs	r3, #0
 801bd38:	e0db      	b.n	801bef2 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801bd3a:	697b      	ldr	r3, [r7, #20]
 801bd3c:	691b      	ldr	r3, [r3, #16]
 801bd3e:	4a6f      	ldr	r2, [pc, #444]	@ (801befc <ip4_input+0x240>)
 801bd40:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801bd42:	697b      	ldr	r3, [r7, #20]
 801bd44:	68db      	ldr	r3, [r3, #12]
 801bd46:	4a6d      	ldr	r2, [pc, #436]	@ (801befc <ip4_input+0x240>)
 801bd48:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801bd4a:	4b6c      	ldr	r3, [pc, #432]	@ (801befc <ip4_input+0x240>)
 801bd4c:	695b      	ldr	r3, [r3, #20]
 801bd4e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801bd52:	2be0      	cmp	r3, #224	@ 0xe0
 801bd54:	d112      	bne.n	801bd7c <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801bd56:	683b      	ldr	r3, [r7, #0]
 801bd58:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bd5c:	f003 0301 	and.w	r3, r3, #1
 801bd60:	b2db      	uxtb	r3, r3
 801bd62:	2b00      	cmp	r3, #0
 801bd64:	d007      	beq.n	801bd76 <ip4_input+0xba>
 801bd66:	683b      	ldr	r3, [r7, #0]
 801bd68:	3304      	adds	r3, #4
 801bd6a:	681b      	ldr	r3, [r3, #0]
 801bd6c:	2b00      	cmp	r3, #0
 801bd6e:	d002      	beq.n	801bd76 <ip4_input+0xba>
      netif = inp;
 801bd70:	683b      	ldr	r3, [r7, #0]
 801bd72:	613b      	str	r3, [r7, #16]
 801bd74:	e02a      	b.n	801bdcc <ip4_input+0x110>
    } else {
      netif = NULL;
 801bd76:	2300      	movs	r3, #0
 801bd78:	613b      	str	r3, [r7, #16]
 801bd7a:	e027      	b.n	801bdcc <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801bd7c:	6838      	ldr	r0, [r7, #0]
 801bd7e:	f7ff ff73 	bl	801bc68 <ip4_input_accept>
 801bd82:	4603      	mov	r3, r0
 801bd84:	2b00      	cmp	r3, #0
 801bd86:	d002      	beq.n	801bd8e <ip4_input+0xd2>
      netif = inp;
 801bd88:	683b      	ldr	r3, [r7, #0]
 801bd8a:	613b      	str	r3, [r7, #16]
 801bd8c:	e01e      	b.n	801bdcc <ip4_input+0x110>
    } else {
      netif = NULL;
 801bd8e:	2300      	movs	r3, #0
 801bd90:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801bd92:	4b5a      	ldr	r3, [pc, #360]	@ (801befc <ip4_input+0x240>)
 801bd94:	695b      	ldr	r3, [r3, #20]
 801bd96:	b2db      	uxtb	r3, r3
 801bd98:	2b7f      	cmp	r3, #127	@ 0x7f
 801bd9a:	d017      	beq.n	801bdcc <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801bd9c:	4b58      	ldr	r3, [pc, #352]	@ (801bf00 <ip4_input+0x244>)
 801bd9e:	681b      	ldr	r3, [r3, #0]
 801bda0:	613b      	str	r3, [r7, #16]
 801bda2:	e00e      	b.n	801bdc2 <ip4_input+0x106>
          if (netif == inp) {
 801bda4:	693a      	ldr	r2, [r7, #16]
 801bda6:	683b      	ldr	r3, [r7, #0]
 801bda8:	429a      	cmp	r2, r3
 801bdaa:	d006      	beq.n	801bdba <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801bdac:	6938      	ldr	r0, [r7, #16]
 801bdae:	f7ff ff5b 	bl	801bc68 <ip4_input_accept>
 801bdb2:	4603      	mov	r3, r0
 801bdb4:	2b00      	cmp	r3, #0
 801bdb6:	d108      	bne.n	801bdca <ip4_input+0x10e>
 801bdb8:	e000      	b.n	801bdbc <ip4_input+0x100>
            continue;
 801bdba:	bf00      	nop
        NETIF_FOREACH(netif) {
 801bdbc:	693b      	ldr	r3, [r7, #16]
 801bdbe:	681b      	ldr	r3, [r3, #0]
 801bdc0:	613b      	str	r3, [r7, #16]
 801bdc2:	693b      	ldr	r3, [r7, #16]
 801bdc4:	2b00      	cmp	r3, #0
 801bdc6:	d1ed      	bne.n	801bda4 <ip4_input+0xe8>
 801bdc8:	e000      	b.n	801bdcc <ip4_input+0x110>
            break;
 801bdca:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801bdcc:	4b4b      	ldr	r3, [pc, #300]	@ (801befc <ip4_input+0x240>)
 801bdce:	691b      	ldr	r3, [r3, #16]
 801bdd0:	6839      	ldr	r1, [r7, #0]
 801bdd2:	4618      	mov	r0, r3
 801bdd4:	f000 f96e 	bl	801c0b4 <ip4_addr_isbroadcast_u32>
 801bdd8:	4603      	mov	r3, r0
 801bdda:	2b00      	cmp	r3, #0
 801bddc:	d105      	bne.n	801bdea <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801bdde:	4b47      	ldr	r3, [pc, #284]	@ (801befc <ip4_input+0x240>)
 801bde0:	691b      	ldr	r3, [r3, #16]
 801bde2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801bde6:	2be0      	cmp	r3, #224	@ 0xe0
 801bde8:	d104      	bne.n	801bdf4 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801bdea:	6878      	ldr	r0, [r7, #4]
 801bdec:	f7f8 fc0e 	bl	801460c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801bdf0:	2300      	movs	r3, #0
 801bdf2:	e07e      	b.n	801bef2 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801bdf4:	693b      	ldr	r3, [r7, #16]
 801bdf6:	2b00      	cmp	r3, #0
 801bdf8:	d104      	bne.n	801be04 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801bdfa:	6878      	ldr	r0, [r7, #4]
 801bdfc:	f7f8 fc06 	bl	801460c <pbuf_free>
    return ERR_OK;
 801be00:	2300      	movs	r3, #0
 801be02:	e076      	b.n	801bef2 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801be04:	697b      	ldr	r3, [r7, #20]
 801be06:	88db      	ldrh	r3, [r3, #6]
 801be08:	b29b      	uxth	r3, r3
 801be0a:	461a      	mov	r2, r3
 801be0c:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801be10:	4013      	ands	r3, r2
 801be12:	2b00      	cmp	r3, #0
 801be14:	d00b      	beq.n	801be2e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801be16:	6878      	ldr	r0, [r7, #4]
 801be18:	f000 fc92 	bl	801c740 <ip4_reass>
 801be1c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801be1e:	687b      	ldr	r3, [r7, #4]
 801be20:	2b00      	cmp	r3, #0
 801be22:	d101      	bne.n	801be28 <ip4_input+0x16c>
      return ERR_OK;
 801be24:	2300      	movs	r3, #0
 801be26:	e064      	b.n	801bef2 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801be28:	687b      	ldr	r3, [r7, #4]
 801be2a:	685b      	ldr	r3, [r3, #4]
 801be2c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801be2e:	4a33      	ldr	r2, [pc, #204]	@ (801befc <ip4_input+0x240>)
 801be30:	693b      	ldr	r3, [r7, #16]
 801be32:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801be34:	4a31      	ldr	r2, [pc, #196]	@ (801befc <ip4_input+0x240>)
 801be36:	683b      	ldr	r3, [r7, #0]
 801be38:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801be3a:	4a30      	ldr	r2, [pc, #192]	@ (801befc <ip4_input+0x240>)
 801be3c:	697b      	ldr	r3, [r7, #20]
 801be3e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801be40:	697b      	ldr	r3, [r7, #20]
 801be42:	781b      	ldrb	r3, [r3, #0]
 801be44:	f003 030f 	and.w	r3, r3, #15
 801be48:	b2db      	uxtb	r3, r3
 801be4a:	009b      	lsls	r3, r3, #2
 801be4c:	b2db      	uxtb	r3, r3
 801be4e:	461a      	mov	r2, r3
 801be50:	4b2a      	ldr	r3, [pc, #168]	@ (801befc <ip4_input+0x240>)
 801be52:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801be54:	89fb      	ldrh	r3, [r7, #14]
 801be56:	4619      	mov	r1, r3
 801be58:	6878      	ldr	r0, [r7, #4]
 801be5a:	f7f8 fb51 	bl	8014500 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801be5e:	697b      	ldr	r3, [r7, #20]
 801be60:	7a5b      	ldrb	r3, [r3, #9]
 801be62:	2b11      	cmp	r3, #17
 801be64:	d006      	beq.n	801be74 <ip4_input+0x1b8>
 801be66:	2b11      	cmp	r3, #17
 801be68:	dc13      	bgt.n	801be92 <ip4_input+0x1d6>
 801be6a:	2b01      	cmp	r3, #1
 801be6c:	d00c      	beq.n	801be88 <ip4_input+0x1cc>
 801be6e:	2b06      	cmp	r3, #6
 801be70:	d005      	beq.n	801be7e <ip4_input+0x1c2>
 801be72:	e00e      	b.n	801be92 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801be74:	6839      	ldr	r1, [r7, #0]
 801be76:	6878      	ldr	r0, [r7, #4]
 801be78:	f7fe f9f2 	bl	801a260 <udp_input>
        break;
 801be7c:	e026      	b.n	801becc <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801be7e:	6839      	ldr	r1, [r7, #0]
 801be80:	6878      	ldr	r0, [r7, #4]
 801be82:	f7fa fa09 	bl	8016298 <tcp_input>
        break;
 801be86:	e021      	b.n	801becc <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801be88:	6839      	ldr	r1, [r7, #0]
 801be8a:	6878      	ldr	r0, [r7, #4]
 801be8c:	f7ff fcee 	bl	801b86c <icmp_input>
        break;
 801be90:	e01c      	b.n	801becc <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801be92:	4b1a      	ldr	r3, [pc, #104]	@ (801befc <ip4_input+0x240>)
 801be94:	695b      	ldr	r3, [r3, #20]
 801be96:	6939      	ldr	r1, [r7, #16]
 801be98:	4618      	mov	r0, r3
 801be9a:	f000 f90b 	bl	801c0b4 <ip4_addr_isbroadcast_u32>
 801be9e:	4603      	mov	r3, r0
 801bea0:	2b00      	cmp	r3, #0
 801bea2:	d10f      	bne.n	801bec4 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801bea4:	4b15      	ldr	r3, [pc, #84]	@ (801befc <ip4_input+0x240>)
 801bea6:	695b      	ldr	r3, [r3, #20]
 801bea8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801beac:	2be0      	cmp	r3, #224	@ 0xe0
 801beae:	d009      	beq.n	801bec4 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801beb0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801beb4:	4619      	mov	r1, r3
 801beb6:	6878      	ldr	r0, [r7, #4]
 801beb8:	f7f8 fb95 	bl	80145e6 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801bebc:	2102      	movs	r1, #2
 801bebe:	6878      	ldr	r0, [r7, #4]
 801bec0:	f7ff fdd8 	bl	801ba74 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801bec4:	6878      	ldr	r0, [r7, #4]
 801bec6:	f7f8 fba1 	bl	801460c <pbuf_free>
        break;
 801beca:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801becc:	4b0b      	ldr	r3, [pc, #44]	@ (801befc <ip4_input+0x240>)
 801bece:	2200      	movs	r2, #0
 801bed0:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801bed2:	4b0a      	ldr	r3, [pc, #40]	@ (801befc <ip4_input+0x240>)
 801bed4:	2200      	movs	r2, #0
 801bed6:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801bed8:	4b08      	ldr	r3, [pc, #32]	@ (801befc <ip4_input+0x240>)
 801beda:	2200      	movs	r2, #0
 801bedc:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801bede:	4b07      	ldr	r3, [pc, #28]	@ (801befc <ip4_input+0x240>)
 801bee0:	2200      	movs	r2, #0
 801bee2:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801bee4:	4b05      	ldr	r3, [pc, #20]	@ (801befc <ip4_input+0x240>)
 801bee6:	2200      	movs	r2, #0
 801bee8:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801beea:	4b04      	ldr	r3, [pc, #16]	@ (801befc <ip4_input+0x240>)
 801beec:	2200      	movs	r2, #0
 801beee:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801bef0:	2300      	movs	r3, #0
}
 801bef2:	4618      	mov	r0, r3
 801bef4:	3718      	adds	r7, #24
 801bef6:	46bd      	mov	sp, r7
 801bef8:	bd80      	pop	{r7, pc}
 801befa:	bf00      	nop
 801befc:	200245f0 	.word	0x200245f0
 801bf00:	200276e4 	.word	0x200276e4

0801bf04 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801bf04:	b580      	push	{r7, lr}
 801bf06:	b08a      	sub	sp, #40	@ 0x28
 801bf08:	af04      	add	r7, sp, #16
 801bf0a:	60f8      	str	r0, [r7, #12]
 801bf0c:	60b9      	str	r1, [r7, #8]
 801bf0e:	607a      	str	r2, [r7, #4]
 801bf10:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801bf12:	68bb      	ldr	r3, [r7, #8]
 801bf14:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801bf16:	687b      	ldr	r3, [r7, #4]
 801bf18:	2b00      	cmp	r3, #0
 801bf1a:	d009      	beq.n	801bf30 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801bf1c:	68bb      	ldr	r3, [r7, #8]
 801bf1e:	2b00      	cmp	r3, #0
 801bf20:	d003      	beq.n	801bf2a <ip4_output_if+0x26>
 801bf22:	68bb      	ldr	r3, [r7, #8]
 801bf24:	681b      	ldr	r3, [r3, #0]
 801bf26:	2b00      	cmp	r3, #0
 801bf28:	d102      	bne.n	801bf30 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801bf2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf2c:	3304      	adds	r3, #4
 801bf2e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801bf30:	78fa      	ldrb	r2, [r7, #3]
 801bf32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bf34:	9302      	str	r3, [sp, #8]
 801bf36:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801bf3a:	9301      	str	r3, [sp, #4]
 801bf3c:	f897 3020 	ldrb.w	r3, [r7, #32]
 801bf40:	9300      	str	r3, [sp, #0]
 801bf42:	4613      	mov	r3, r2
 801bf44:	687a      	ldr	r2, [r7, #4]
 801bf46:	6979      	ldr	r1, [r7, #20]
 801bf48:	68f8      	ldr	r0, [r7, #12]
 801bf4a:	f000 f805 	bl	801bf58 <ip4_output_if_src>
 801bf4e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801bf50:	4618      	mov	r0, r3
 801bf52:	3718      	adds	r7, #24
 801bf54:	46bd      	mov	sp, r7
 801bf56:	bd80      	pop	{r7, pc}

0801bf58 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801bf58:	b580      	push	{r7, lr}
 801bf5a:	b088      	sub	sp, #32
 801bf5c:	af00      	add	r7, sp, #0
 801bf5e:	60f8      	str	r0, [r7, #12]
 801bf60:	60b9      	str	r1, [r7, #8]
 801bf62:	607a      	str	r2, [r7, #4]
 801bf64:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801bf66:	68fb      	ldr	r3, [r7, #12]
 801bf68:	7b9b      	ldrb	r3, [r3, #14]
 801bf6a:	2b01      	cmp	r3, #1
 801bf6c:	d006      	beq.n	801bf7c <ip4_output_if_src+0x24>
 801bf6e:	4b4b      	ldr	r3, [pc, #300]	@ (801c09c <ip4_output_if_src+0x144>)
 801bf70:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801bf74:	494a      	ldr	r1, [pc, #296]	@ (801c0a0 <ip4_output_if_src+0x148>)
 801bf76:	484b      	ldr	r0, [pc, #300]	@ (801c0a4 <ip4_output_if_src+0x14c>)
 801bf78:	f002 f95a 	bl	801e230 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801bf7c:	687b      	ldr	r3, [r7, #4]
 801bf7e:	2b00      	cmp	r3, #0
 801bf80:	d060      	beq.n	801c044 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801bf82:	2314      	movs	r3, #20
 801bf84:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801bf86:	2114      	movs	r1, #20
 801bf88:	68f8      	ldr	r0, [r7, #12]
 801bf8a:	f7f8 faa9 	bl	80144e0 <pbuf_add_header>
 801bf8e:	4603      	mov	r3, r0
 801bf90:	2b00      	cmp	r3, #0
 801bf92:	d002      	beq.n	801bf9a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801bf94:	f06f 0301 	mvn.w	r3, #1
 801bf98:	e07c      	b.n	801c094 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801bf9a:	68fb      	ldr	r3, [r7, #12]
 801bf9c:	685b      	ldr	r3, [r3, #4]
 801bf9e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801bfa0:	68fb      	ldr	r3, [r7, #12]
 801bfa2:	895b      	ldrh	r3, [r3, #10]
 801bfa4:	2b13      	cmp	r3, #19
 801bfa6:	d806      	bhi.n	801bfb6 <ip4_output_if_src+0x5e>
 801bfa8:	4b3c      	ldr	r3, [pc, #240]	@ (801c09c <ip4_output_if_src+0x144>)
 801bfaa:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801bfae:	493e      	ldr	r1, [pc, #248]	@ (801c0a8 <ip4_output_if_src+0x150>)
 801bfb0:	483c      	ldr	r0, [pc, #240]	@ (801c0a4 <ip4_output_if_src+0x14c>)
 801bfb2:	f002 f93d 	bl	801e230 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801bfb6:	69fb      	ldr	r3, [r7, #28]
 801bfb8:	78fa      	ldrb	r2, [r7, #3]
 801bfba:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801bfbc:	69fb      	ldr	r3, [r7, #28]
 801bfbe:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801bfc2:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801bfc4:	687b      	ldr	r3, [r7, #4]
 801bfc6:	681a      	ldr	r2, [r3, #0]
 801bfc8:	69fb      	ldr	r3, [r7, #28]
 801bfca:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801bfcc:	8b7b      	ldrh	r3, [r7, #26]
 801bfce:	089b      	lsrs	r3, r3, #2
 801bfd0:	b29b      	uxth	r3, r3
 801bfd2:	b2db      	uxtb	r3, r3
 801bfd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bfd8:	b2da      	uxtb	r2, r3
 801bfda:	69fb      	ldr	r3, [r7, #28]
 801bfdc:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801bfde:	69fb      	ldr	r3, [r7, #28]
 801bfe0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801bfe4:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801bfe6:	68fb      	ldr	r3, [r7, #12]
 801bfe8:	891b      	ldrh	r3, [r3, #8]
 801bfea:	4618      	mov	r0, r3
 801bfec:	f7f6 ff20 	bl	8012e30 <lwip_htons>
 801bff0:	4603      	mov	r3, r0
 801bff2:	461a      	mov	r2, r3
 801bff4:	69fb      	ldr	r3, [r7, #28]
 801bff6:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801bff8:	69fb      	ldr	r3, [r7, #28]
 801bffa:	2200      	movs	r2, #0
 801bffc:	719a      	strb	r2, [r3, #6]
 801bffe:	2200      	movs	r2, #0
 801c000:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801c002:	4b2a      	ldr	r3, [pc, #168]	@ (801c0ac <ip4_output_if_src+0x154>)
 801c004:	881b      	ldrh	r3, [r3, #0]
 801c006:	4618      	mov	r0, r3
 801c008:	f7f6 ff12 	bl	8012e30 <lwip_htons>
 801c00c:	4603      	mov	r3, r0
 801c00e:	461a      	mov	r2, r3
 801c010:	69fb      	ldr	r3, [r7, #28]
 801c012:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801c014:	4b25      	ldr	r3, [pc, #148]	@ (801c0ac <ip4_output_if_src+0x154>)
 801c016:	881b      	ldrh	r3, [r3, #0]
 801c018:	3301      	adds	r3, #1
 801c01a:	b29a      	uxth	r2, r3
 801c01c:	4b23      	ldr	r3, [pc, #140]	@ (801c0ac <ip4_output_if_src+0x154>)
 801c01e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801c020:	68bb      	ldr	r3, [r7, #8]
 801c022:	2b00      	cmp	r3, #0
 801c024:	d104      	bne.n	801c030 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801c026:	4b22      	ldr	r3, [pc, #136]	@ (801c0b0 <ip4_output_if_src+0x158>)
 801c028:	681a      	ldr	r2, [r3, #0]
 801c02a:	69fb      	ldr	r3, [r7, #28]
 801c02c:	60da      	str	r2, [r3, #12]
 801c02e:	e003      	b.n	801c038 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801c030:	68bb      	ldr	r3, [r7, #8]
 801c032:	681a      	ldr	r2, [r3, #0]
 801c034:	69fb      	ldr	r3, [r7, #28]
 801c036:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801c038:	69fb      	ldr	r3, [r7, #28]
 801c03a:	2200      	movs	r2, #0
 801c03c:	729a      	strb	r2, [r3, #10]
 801c03e:	2200      	movs	r2, #0
 801c040:	72da      	strb	r2, [r3, #11]
 801c042:	e00f      	b.n	801c064 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801c044:	68fb      	ldr	r3, [r7, #12]
 801c046:	895b      	ldrh	r3, [r3, #10]
 801c048:	2b13      	cmp	r3, #19
 801c04a:	d802      	bhi.n	801c052 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801c04c:	f06f 0301 	mvn.w	r3, #1
 801c050:	e020      	b.n	801c094 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801c052:	68fb      	ldr	r3, [r7, #12]
 801c054:	685b      	ldr	r3, [r3, #4]
 801c056:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801c058:	69fb      	ldr	r3, [r7, #28]
 801c05a:	691b      	ldr	r3, [r3, #16]
 801c05c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801c05e:	f107 0314 	add.w	r3, r7, #20
 801c062:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801c064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c066:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c068:	2b00      	cmp	r3, #0
 801c06a:	d00c      	beq.n	801c086 <ip4_output_if_src+0x12e>
 801c06c:	68fb      	ldr	r3, [r7, #12]
 801c06e:	891a      	ldrh	r2, [r3, #8]
 801c070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c072:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801c074:	429a      	cmp	r2, r3
 801c076:	d906      	bls.n	801c086 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801c078:	687a      	ldr	r2, [r7, #4]
 801c07a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801c07c:	68f8      	ldr	r0, [r7, #12]
 801c07e:	f000 fd53 	bl	801cb28 <ip4_frag>
 801c082:	4603      	mov	r3, r0
 801c084:	e006      	b.n	801c094 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801c086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c088:	695b      	ldr	r3, [r3, #20]
 801c08a:	687a      	ldr	r2, [r7, #4]
 801c08c:	68f9      	ldr	r1, [r7, #12]
 801c08e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c090:	4798      	blx	r3
 801c092:	4603      	mov	r3, r0
}
 801c094:	4618      	mov	r0, r3
 801c096:	3720      	adds	r7, #32
 801c098:	46bd      	mov	sp, r7
 801c09a:	bd80      	pop	{r7, pc}
 801c09c:	08021b40 	.word	0x08021b40
 801c0a0:	08021b74 	.word	0x08021b74
 801c0a4:	08021b80 	.word	0x08021b80
 801c0a8:	08021ba8 	.word	0x08021ba8
 801c0ac:	20027842 	.word	0x20027842
 801c0b0:	080225d0 	.word	0x080225d0

0801c0b4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801c0b4:	b480      	push	{r7}
 801c0b6:	b085      	sub	sp, #20
 801c0b8:	af00      	add	r7, sp, #0
 801c0ba:	6078      	str	r0, [r7, #4]
 801c0bc:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801c0be:	687b      	ldr	r3, [r7, #4]
 801c0c0:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801c0c2:	687b      	ldr	r3, [r7, #4]
 801c0c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c0c8:	d002      	beq.n	801c0d0 <ip4_addr_isbroadcast_u32+0x1c>
 801c0ca:	687b      	ldr	r3, [r7, #4]
 801c0cc:	2b00      	cmp	r3, #0
 801c0ce:	d101      	bne.n	801c0d4 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801c0d0:	2301      	movs	r3, #1
 801c0d2:	e02a      	b.n	801c12a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801c0d4:	683b      	ldr	r3, [r7, #0]
 801c0d6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c0da:	f003 0302 	and.w	r3, r3, #2
 801c0de:	2b00      	cmp	r3, #0
 801c0e0:	d101      	bne.n	801c0e6 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801c0e2:	2300      	movs	r3, #0
 801c0e4:	e021      	b.n	801c12a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801c0e6:	683b      	ldr	r3, [r7, #0]
 801c0e8:	3304      	adds	r3, #4
 801c0ea:	681b      	ldr	r3, [r3, #0]
 801c0ec:	687a      	ldr	r2, [r7, #4]
 801c0ee:	429a      	cmp	r2, r3
 801c0f0:	d101      	bne.n	801c0f6 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801c0f2:	2300      	movs	r3, #0
 801c0f4:	e019      	b.n	801c12a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801c0f6:	68fa      	ldr	r2, [r7, #12]
 801c0f8:	683b      	ldr	r3, [r7, #0]
 801c0fa:	3304      	adds	r3, #4
 801c0fc:	681b      	ldr	r3, [r3, #0]
 801c0fe:	405a      	eors	r2, r3
 801c100:	683b      	ldr	r3, [r7, #0]
 801c102:	3308      	adds	r3, #8
 801c104:	681b      	ldr	r3, [r3, #0]
 801c106:	4013      	ands	r3, r2
 801c108:	2b00      	cmp	r3, #0
 801c10a:	d10d      	bne.n	801c128 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c10c:	683b      	ldr	r3, [r7, #0]
 801c10e:	3308      	adds	r3, #8
 801c110:	681b      	ldr	r3, [r3, #0]
 801c112:	43da      	mvns	r2, r3
 801c114:	687b      	ldr	r3, [r7, #4]
 801c116:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801c118:	683b      	ldr	r3, [r7, #0]
 801c11a:	3308      	adds	r3, #8
 801c11c:	681b      	ldr	r3, [r3, #0]
 801c11e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c120:	429a      	cmp	r2, r3
 801c122:	d101      	bne.n	801c128 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801c124:	2301      	movs	r3, #1
 801c126:	e000      	b.n	801c12a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801c128:	2300      	movs	r3, #0
  }
}
 801c12a:	4618      	mov	r0, r3
 801c12c:	3714      	adds	r7, #20
 801c12e:	46bd      	mov	sp, r7
 801c130:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c134:	4770      	bx	lr
	...

0801c138 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801c138:	b580      	push	{r7, lr}
 801c13a:	b084      	sub	sp, #16
 801c13c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801c13e:	2300      	movs	r3, #0
 801c140:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801c142:	4b12      	ldr	r3, [pc, #72]	@ (801c18c <ip_reass_tmr+0x54>)
 801c144:	681b      	ldr	r3, [r3, #0]
 801c146:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801c148:	e018      	b.n	801c17c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801c14a:	68fb      	ldr	r3, [r7, #12]
 801c14c:	7fdb      	ldrb	r3, [r3, #31]
 801c14e:	2b00      	cmp	r3, #0
 801c150:	d00b      	beq.n	801c16a <ip_reass_tmr+0x32>
      r->timer--;
 801c152:	68fb      	ldr	r3, [r7, #12]
 801c154:	7fdb      	ldrb	r3, [r3, #31]
 801c156:	3b01      	subs	r3, #1
 801c158:	b2da      	uxtb	r2, r3
 801c15a:	68fb      	ldr	r3, [r7, #12]
 801c15c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801c15e:	68fb      	ldr	r3, [r7, #12]
 801c160:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801c162:	68fb      	ldr	r3, [r7, #12]
 801c164:	681b      	ldr	r3, [r3, #0]
 801c166:	60fb      	str	r3, [r7, #12]
 801c168:	e008      	b.n	801c17c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801c16a:	68fb      	ldr	r3, [r7, #12]
 801c16c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801c16e:	68fb      	ldr	r3, [r7, #12]
 801c170:	681b      	ldr	r3, [r3, #0]
 801c172:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801c174:	68b9      	ldr	r1, [r7, #8]
 801c176:	6878      	ldr	r0, [r7, #4]
 801c178:	f000 f80a 	bl	801c190 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801c17c:	68fb      	ldr	r3, [r7, #12]
 801c17e:	2b00      	cmp	r3, #0
 801c180:	d1e3      	bne.n	801c14a <ip_reass_tmr+0x12>
    }
  }
}
 801c182:	bf00      	nop
 801c184:	bf00      	nop
 801c186:	3710      	adds	r7, #16
 801c188:	46bd      	mov	sp, r7
 801c18a:	bd80      	pop	{r7, pc}
 801c18c:	20027844 	.word	0x20027844

0801c190 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c190:	b580      	push	{r7, lr}
 801c192:	b088      	sub	sp, #32
 801c194:	af00      	add	r7, sp, #0
 801c196:	6078      	str	r0, [r7, #4]
 801c198:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801c19a:	2300      	movs	r3, #0
 801c19c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801c19e:	683a      	ldr	r2, [r7, #0]
 801c1a0:	687b      	ldr	r3, [r7, #4]
 801c1a2:	429a      	cmp	r2, r3
 801c1a4:	d105      	bne.n	801c1b2 <ip_reass_free_complete_datagram+0x22>
 801c1a6:	4b45      	ldr	r3, [pc, #276]	@ (801c2bc <ip_reass_free_complete_datagram+0x12c>)
 801c1a8:	22ab      	movs	r2, #171	@ 0xab
 801c1aa:	4945      	ldr	r1, [pc, #276]	@ (801c2c0 <ip_reass_free_complete_datagram+0x130>)
 801c1ac:	4845      	ldr	r0, [pc, #276]	@ (801c2c4 <ip_reass_free_complete_datagram+0x134>)
 801c1ae:	f002 f83f 	bl	801e230 <iprintf>
  if (prev != NULL) {
 801c1b2:	683b      	ldr	r3, [r7, #0]
 801c1b4:	2b00      	cmp	r3, #0
 801c1b6:	d00a      	beq.n	801c1ce <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801c1b8:	683b      	ldr	r3, [r7, #0]
 801c1ba:	681b      	ldr	r3, [r3, #0]
 801c1bc:	687a      	ldr	r2, [r7, #4]
 801c1be:	429a      	cmp	r2, r3
 801c1c0:	d005      	beq.n	801c1ce <ip_reass_free_complete_datagram+0x3e>
 801c1c2:	4b3e      	ldr	r3, [pc, #248]	@ (801c2bc <ip_reass_free_complete_datagram+0x12c>)
 801c1c4:	22ad      	movs	r2, #173	@ 0xad
 801c1c6:	4940      	ldr	r1, [pc, #256]	@ (801c2c8 <ip_reass_free_complete_datagram+0x138>)
 801c1c8:	483e      	ldr	r0, [pc, #248]	@ (801c2c4 <ip_reass_free_complete_datagram+0x134>)
 801c1ca:	f002 f831 	bl	801e230 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801c1ce:	687b      	ldr	r3, [r7, #4]
 801c1d0:	685b      	ldr	r3, [r3, #4]
 801c1d2:	685b      	ldr	r3, [r3, #4]
 801c1d4:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801c1d6:	697b      	ldr	r3, [r7, #20]
 801c1d8:	889b      	ldrh	r3, [r3, #4]
 801c1da:	b29b      	uxth	r3, r3
 801c1dc:	2b00      	cmp	r3, #0
 801c1de:	d12a      	bne.n	801c236 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801c1e0:	687b      	ldr	r3, [r7, #4]
 801c1e2:	685b      	ldr	r3, [r3, #4]
 801c1e4:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801c1e6:	697b      	ldr	r3, [r7, #20]
 801c1e8:	681a      	ldr	r2, [r3, #0]
 801c1ea:	687b      	ldr	r3, [r7, #4]
 801c1ec:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801c1ee:	69bb      	ldr	r3, [r7, #24]
 801c1f0:	6858      	ldr	r0, [r3, #4]
 801c1f2:	687b      	ldr	r3, [r7, #4]
 801c1f4:	3308      	adds	r3, #8
 801c1f6:	2214      	movs	r2, #20
 801c1f8:	4619      	mov	r1, r3
 801c1fa:	f002 fa44 	bl	801e686 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801c1fe:	2101      	movs	r1, #1
 801c200:	69b8      	ldr	r0, [r7, #24]
 801c202:	f7ff fc47 	bl	801ba94 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801c206:	69b8      	ldr	r0, [r7, #24]
 801c208:	f7f8 fa8e 	bl	8014728 <pbuf_clen>
 801c20c:	4603      	mov	r3, r0
 801c20e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c210:	8bfa      	ldrh	r2, [r7, #30]
 801c212:	8a7b      	ldrh	r3, [r7, #18]
 801c214:	4413      	add	r3, r2
 801c216:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c21a:	db05      	blt.n	801c228 <ip_reass_free_complete_datagram+0x98>
 801c21c:	4b27      	ldr	r3, [pc, #156]	@ (801c2bc <ip_reass_free_complete_datagram+0x12c>)
 801c21e:	22bc      	movs	r2, #188	@ 0xbc
 801c220:	492a      	ldr	r1, [pc, #168]	@ (801c2cc <ip_reass_free_complete_datagram+0x13c>)
 801c222:	4828      	ldr	r0, [pc, #160]	@ (801c2c4 <ip_reass_free_complete_datagram+0x134>)
 801c224:	f002 f804 	bl	801e230 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c228:	8bfa      	ldrh	r2, [r7, #30]
 801c22a:	8a7b      	ldrh	r3, [r7, #18]
 801c22c:	4413      	add	r3, r2
 801c22e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801c230:	69b8      	ldr	r0, [r7, #24]
 801c232:	f7f8 f9eb 	bl	801460c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801c236:	687b      	ldr	r3, [r7, #4]
 801c238:	685b      	ldr	r3, [r3, #4]
 801c23a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801c23c:	e01f      	b.n	801c27e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801c23e:	69bb      	ldr	r3, [r7, #24]
 801c240:	685b      	ldr	r3, [r3, #4]
 801c242:	617b      	str	r3, [r7, #20]
    pcur = p;
 801c244:	69bb      	ldr	r3, [r7, #24]
 801c246:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801c248:	697b      	ldr	r3, [r7, #20]
 801c24a:	681b      	ldr	r3, [r3, #0]
 801c24c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801c24e:	68f8      	ldr	r0, [r7, #12]
 801c250:	f7f8 fa6a 	bl	8014728 <pbuf_clen>
 801c254:	4603      	mov	r3, r0
 801c256:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c258:	8bfa      	ldrh	r2, [r7, #30]
 801c25a:	8a7b      	ldrh	r3, [r7, #18]
 801c25c:	4413      	add	r3, r2
 801c25e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c262:	db05      	blt.n	801c270 <ip_reass_free_complete_datagram+0xe0>
 801c264:	4b15      	ldr	r3, [pc, #84]	@ (801c2bc <ip_reass_free_complete_datagram+0x12c>)
 801c266:	22cc      	movs	r2, #204	@ 0xcc
 801c268:	4918      	ldr	r1, [pc, #96]	@ (801c2cc <ip_reass_free_complete_datagram+0x13c>)
 801c26a:	4816      	ldr	r0, [pc, #88]	@ (801c2c4 <ip_reass_free_complete_datagram+0x134>)
 801c26c:	f001 ffe0 	bl	801e230 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c270:	8bfa      	ldrh	r2, [r7, #30]
 801c272:	8a7b      	ldrh	r3, [r7, #18]
 801c274:	4413      	add	r3, r2
 801c276:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801c278:	68f8      	ldr	r0, [r7, #12]
 801c27a:	f7f8 f9c7 	bl	801460c <pbuf_free>
  while (p != NULL) {
 801c27e:	69bb      	ldr	r3, [r7, #24]
 801c280:	2b00      	cmp	r3, #0
 801c282:	d1dc      	bne.n	801c23e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801c284:	6839      	ldr	r1, [r7, #0]
 801c286:	6878      	ldr	r0, [r7, #4]
 801c288:	f000 f8c2 	bl	801c410 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801c28c:	4b10      	ldr	r3, [pc, #64]	@ (801c2d0 <ip_reass_free_complete_datagram+0x140>)
 801c28e:	881b      	ldrh	r3, [r3, #0]
 801c290:	8bfa      	ldrh	r2, [r7, #30]
 801c292:	429a      	cmp	r2, r3
 801c294:	d905      	bls.n	801c2a2 <ip_reass_free_complete_datagram+0x112>
 801c296:	4b09      	ldr	r3, [pc, #36]	@ (801c2bc <ip_reass_free_complete_datagram+0x12c>)
 801c298:	22d2      	movs	r2, #210	@ 0xd2
 801c29a:	490e      	ldr	r1, [pc, #56]	@ (801c2d4 <ip_reass_free_complete_datagram+0x144>)
 801c29c:	4809      	ldr	r0, [pc, #36]	@ (801c2c4 <ip_reass_free_complete_datagram+0x134>)
 801c29e:	f001 ffc7 	bl	801e230 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801c2a2:	4b0b      	ldr	r3, [pc, #44]	@ (801c2d0 <ip_reass_free_complete_datagram+0x140>)
 801c2a4:	881a      	ldrh	r2, [r3, #0]
 801c2a6:	8bfb      	ldrh	r3, [r7, #30]
 801c2a8:	1ad3      	subs	r3, r2, r3
 801c2aa:	b29a      	uxth	r2, r3
 801c2ac:	4b08      	ldr	r3, [pc, #32]	@ (801c2d0 <ip_reass_free_complete_datagram+0x140>)
 801c2ae:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801c2b0:	8bfb      	ldrh	r3, [r7, #30]
}
 801c2b2:	4618      	mov	r0, r3
 801c2b4:	3720      	adds	r7, #32
 801c2b6:	46bd      	mov	sp, r7
 801c2b8:	bd80      	pop	{r7, pc}
 801c2ba:	bf00      	nop
 801c2bc:	08021bd8 	.word	0x08021bd8
 801c2c0:	08021c14 	.word	0x08021c14
 801c2c4:	08021c20 	.word	0x08021c20
 801c2c8:	08021c48 	.word	0x08021c48
 801c2cc:	08021c5c 	.word	0x08021c5c
 801c2d0:	20027848 	.word	0x20027848
 801c2d4:	08021c7c 	.word	0x08021c7c

0801c2d8 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801c2d8:	b580      	push	{r7, lr}
 801c2da:	b08a      	sub	sp, #40	@ 0x28
 801c2dc:	af00      	add	r7, sp, #0
 801c2de:	6078      	str	r0, [r7, #4]
 801c2e0:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801c2e2:	2300      	movs	r3, #0
 801c2e4:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801c2e6:	2300      	movs	r3, #0
 801c2e8:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801c2ea:	2300      	movs	r3, #0
 801c2ec:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801c2ee:	2300      	movs	r3, #0
 801c2f0:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801c2f2:	2300      	movs	r3, #0
 801c2f4:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801c2f6:	4b28      	ldr	r3, [pc, #160]	@ (801c398 <ip_reass_remove_oldest_datagram+0xc0>)
 801c2f8:	681b      	ldr	r3, [r3, #0]
 801c2fa:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801c2fc:	e030      	b.n	801c360 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801c2fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c300:	695a      	ldr	r2, [r3, #20]
 801c302:	687b      	ldr	r3, [r7, #4]
 801c304:	68db      	ldr	r3, [r3, #12]
 801c306:	429a      	cmp	r2, r3
 801c308:	d10c      	bne.n	801c324 <ip_reass_remove_oldest_datagram+0x4c>
 801c30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c30c:	699a      	ldr	r2, [r3, #24]
 801c30e:	687b      	ldr	r3, [r7, #4]
 801c310:	691b      	ldr	r3, [r3, #16]
 801c312:	429a      	cmp	r2, r3
 801c314:	d106      	bne.n	801c324 <ip_reass_remove_oldest_datagram+0x4c>
 801c316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c318:	899a      	ldrh	r2, [r3, #12]
 801c31a:	687b      	ldr	r3, [r7, #4]
 801c31c:	889b      	ldrh	r3, [r3, #4]
 801c31e:	b29b      	uxth	r3, r3
 801c320:	429a      	cmp	r2, r3
 801c322:	d014      	beq.n	801c34e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801c324:	693b      	ldr	r3, [r7, #16]
 801c326:	3301      	adds	r3, #1
 801c328:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801c32a:	6a3b      	ldr	r3, [r7, #32]
 801c32c:	2b00      	cmp	r3, #0
 801c32e:	d104      	bne.n	801c33a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801c330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c332:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c334:	69fb      	ldr	r3, [r7, #28]
 801c336:	61bb      	str	r3, [r7, #24]
 801c338:	e009      	b.n	801c34e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801c33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c33c:	7fda      	ldrb	r2, [r3, #31]
 801c33e:	6a3b      	ldr	r3, [r7, #32]
 801c340:	7fdb      	ldrb	r3, [r3, #31]
 801c342:	429a      	cmp	r2, r3
 801c344:	d803      	bhi.n	801c34e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801c346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c348:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c34a:	69fb      	ldr	r3, [r7, #28]
 801c34c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801c34e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c350:	681b      	ldr	r3, [r3, #0]
 801c352:	2b00      	cmp	r3, #0
 801c354:	d001      	beq.n	801c35a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801c356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c358:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801c35a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c35c:	681b      	ldr	r3, [r3, #0]
 801c35e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801c360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c362:	2b00      	cmp	r3, #0
 801c364:	d1cb      	bne.n	801c2fe <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801c366:	6a3b      	ldr	r3, [r7, #32]
 801c368:	2b00      	cmp	r3, #0
 801c36a:	d008      	beq.n	801c37e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801c36c:	69b9      	ldr	r1, [r7, #24]
 801c36e:	6a38      	ldr	r0, [r7, #32]
 801c370:	f7ff ff0e 	bl	801c190 <ip_reass_free_complete_datagram>
 801c374:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801c376:	697a      	ldr	r2, [r7, #20]
 801c378:	68fb      	ldr	r3, [r7, #12]
 801c37a:	4413      	add	r3, r2
 801c37c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801c37e:	697a      	ldr	r2, [r7, #20]
 801c380:	683b      	ldr	r3, [r7, #0]
 801c382:	429a      	cmp	r2, r3
 801c384:	da02      	bge.n	801c38c <ip_reass_remove_oldest_datagram+0xb4>
 801c386:	693b      	ldr	r3, [r7, #16]
 801c388:	2b01      	cmp	r3, #1
 801c38a:	dcac      	bgt.n	801c2e6 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801c38c:	697b      	ldr	r3, [r7, #20]
}
 801c38e:	4618      	mov	r0, r3
 801c390:	3728      	adds	r7, #40	@ 0x28
 801c392:	46bd      	mov	sp, r7
 801c394:	bd80      	pop	{r7, pc}
 801c396:	bf00      	nop
 801c398:	20027844 	.word	0x20027844

0801c39c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801c39c:	b580      	push	{r7, lr}
 801c39e:	b084      	sub	sp, #16
 801c3a0:	af00      	add	r7, sp, #0
 801c3a2:	6078      	str	r0, [r7, #4]
 801c3a4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c3a6:	2004      	movs	r0, #4
 801c3a8:	f7f7 fa16 	bl	80137d8 <memp_malloc>
 801c3ac:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801c3ae:	68fb      	ldr	r3, [r7, #12]
 801c3b0:	2b00      	cmp	r3, #0
 801c3b2:	d110      	bne.n	801c3d6 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801c3b4:	6839      	ldr	r1, [r7, #0]
 801c3b6:	6878      	ldr	r0, [r7, #4]
 801c3b8:	f7ff ff8e 	bl	801c2d8 <ip_reass_remove_oldest_datagram>
 801c3bc:	4602      	mov	r2, r0
 801c3be:	683b      	ldr	r3, [r7, #0]
 801c3c0:	4293      	cmp	r3, r2
 801c3c2:	dc03      	bgt.n	801c3cc <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c3c4:	2004      	movs	r0, #4
 801c3c6:	f7f7 fa07 	bl	80137d8 <memp_malloc>
 801c3ca:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801c3cc:	68fb      	ldr	r3, [r7, #12]
 801c3ce:	2b00      	cmp	r3, #0
 801c3d0:	d101      	bne.n	801c3d6 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801c3d2:	2300      	movs	r3, #0
 801c3d4:	e016      	b.n	801c404 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801c3d6:	2220      	movs	r2, #32
 801c3d8:	2100      	movs	r1, #0
 801c3da:	68f8      	ldr	r0, [r7, #12]
 801c3dc:	f002 f880 	bl	801e4e0 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801c3e0:	68fb      	ldr	r3, [r7, #12]
 801c3e2:	220f      	movs	r2, #15
 801c3e4:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801c3e6:	4b09      	ldr	r3, [pc, #36]	@ (801c40c <ip_reass_enqueue_new_datagram+0x70>)
 801c3e8:	681a      	ldr	r2, [r3, #0]
 801c3ea:	68fb      	ldr	r3, [r7, #12]
 801c3ec:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801c3ee:	4a07      	ldr	r2, [pc, #28]	@ (801c40c <ip_reass_enqueue_new_datagram+0x70>)
 801c3f0:	68fb      	ldr	r3, [r7, #12]
 801c3f2:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801c3f4:	68fb      	ldr	r3, [r7, #12]
 801c3f6:	3308      	adds	r3, #8
 801c3f8:	2214      	movs	r2, #20
 801c3fa:	6879      	ldr	r1, [r7, #4]
 801c3fc:	4618      	mov	r0, r3
 801c3fe:	f002 f942 	bl	801e686 <memcpy>
  return ipr;
 801c402:	68fb      	ldr	r3, [r7, #12]
}
 801c404:	4618      	mov	r0, r3
 801c406:	3710      	adds	r7, #16
 801c408:	46bd      	mov	sp, r7
 801c40a:	bd80      	pop	{r7, pc}
 801c40c:	20027844 	.word	0x20027844

0801c410 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c410:	b580      	push	{r7, lr}
 801c412:	b082      	sub	sp, #8
 801c414:	af00      	add	r7, sp, #0
 801c416:	6078      	str	r0, [r7, #4]
 801c418:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801c41a:	4b10      	ldr	r3, [pc, #64]	@ (801c45c <ip_reass_dequeue_datagram+0x4c>)
 801c41c:	681b      	ldr	r3, [r3, #0]
 801c41e:	687a      	ldr	r2, [r7, #4]
 801c420:	429a      	cmp	r2, r3
 801c422:	d104      	bne.n	801c42e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801c424:	687b      	ldr	r3, [r7, #4]
 801c426:	681b      	ldr	r3, [r3, #0]
 801c428:	4a0c      	ldr	r2, [pc, #48]	@ (801c45c <ip_reass_dequeue_datagram+0x4c>)
 801c42a:	6013      	str	r3, [r2, #0]
 801c42c:	e00d      	b.n	801c44a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801c42e:	683b      	ldr	r3, [r7, #0]
 801c430:	2b00      	cmp	r3, #0
 801c432:	d106      	bne.n	801c442 <ip_reass_dequeue_datagram+0x32>
 801c434:	4b0a      	ldr	r3, [pc, #40]	@ (801c460 <ip_reass_dequeue_datagram+0x50>)
 801c436:	f240 1245 	movw	r2, #325	@ 0x145
 801c43a:	490a      	ldr	r1, [pc, #40]	@ (801c464 <ip_reass_dequeue_datagram+0x54>)
 801c43c:	480a      	ldr	r0, [pc, #40]	@ (801c468 <ip_reass_dequeue_datagram+0x58>)
 801c43e:	f001 fef7 	bl	801e230 <iprintf>
    prev->next = ipr->next;
 801c442:	687b      	ldr	r3, [r7, #4]
 801c444:	681a      	ldr	r2, [r3, #0]
 801c446:	683b      	ldr	r3, [r7, #0]
 801c448:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801c44a:	6879      	ldr	r1, [r7, #4]
 801c44c:	2004      	movs	r0, #4
 801c44e:	f7f7 fa39 	bl	80138c4 <memp_free>
}
 801c452:	bf00      	nop
 801c454:	3708      	adds	r7, #8
 801c456:	46bd      	mov	sp, r7
 801c458:	bd80      	pop	{r7, pc}
 801c45a:	bf00      	nop
 801c45c:	20027844 	.word	0x20027844
 801c460:	08021bd8 	.word	0x08021bd8
 801c464:	08021ca0 	.word	0x08021ca0
 801c468:	08021c20 	.word	0x08021c20

0801c46c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801c46c:	b580      	push	{r7, lr}
 801c46e:	b08c      	sub	sp, #48	@ 0x30
 801c470:	af00      	add	r7, sp, #0
 801c472:	60f8      	str	r0, [r7, #12]
 801c474:	60b9      	str	r1, [r7, #8]
 801c476:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801c478:	2300      	movs	r3, #0
 801c47a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801c47c:	2301      	movs	r3, #1
 801c47e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801c480:	68bb      	ldr	r3, [r7, #8]
 801c482:	685b      	ldr	r3, [r3, #4]
 801c484:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c486:	69fb      	ldr	r3, [r7, #28]
 801c488:	885b      	ldrh	r3, [r3, #2]
 801c48a:	b29b      	uxth	r3, r3
 801c48c:	4618      	mov	r0, r3
 801c48e:	f7f6 fccf 	bl	8012e30 <lwip_htons>
 801c492:	4603      	mov	r3, r0
 801c494:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801c496:	69fb      	ldr	r3, [r7, #28]
 801c498:	781b      	ldrb	r3, [r3, #0]
 801c49a:	f003 030f 	and.w	r3, r3, #15
 801c49e:	b2db      	uxtb	r3, r3
 801c4a0:	009b      	lsls	r3, r3, #2
 801c4a2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801c4a4:	7e7b      	ldrb	r3, [r7, #25]
 801c4a6:	b29b      	uxth	r3, r3
 801c4a8:	8b7a      	ldrh	r2, [r7, #26]
 801c4aa:	429a      	cmp	r2, r3
 801c4ac:	d202      	bcs.n	801c4b4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c4ae:	f04f 33ff 	mov.w	r3, #4294967295
 801c4b2:	e135      	b.n	801c720 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801c4b4:	7e7b      	ldrb	r3, [r7, #25]
 801c4b6:	b29b      	uxth	r3, r3
 801c4b8:	8b7a      	ldrh	r2, [r7, #26]
 801c4ba:	1ad3      	subs	r3, r2, r3
 801c4bc:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801c4be:	69fb      	ldr	r3, [r7, #28]
 801c4c0:	88db      	ldrh	r3, [r3, #6]
 801c4c2:	b29b      	uxth	r3, r3
 801c4c4:	4618      	mov	r0, r3
 801c4c6:	f7f6 fcb3 	bl	8012e30 <lwip_htons>
 801c4ca:	4603      	mov	r3, r0
 801c4cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c4d0:	b29b      	uxth	r3, r3
 801c4d2:	00db      	lsls	r3, r3, #3
 801c4d4:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801c4d6:	68bb      	ldr	r3, [r7, #8]
 801c4d8:	685b      	ldr	r3, [r3, #4]
 801c4da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801c4dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4de:	2200      	movs	r2, #0
 801c4e0:	701a      	strb	r2, [r3, #0]
 801c4e2:	2200      	movs	r2, #0
 801c4e4:	705a      	strb	r2, [r3, #1]
 801c4e6:	2200      	movs	r2, #0
 801c4e8:	709a      	strb	r2, [r3, #2]
 801c4ea:	2200      	movs	r2, #0
 801c4ec:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801c4ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4f0:	8afa      	ldrh	r2, [r7, #22]
 801c4f2:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801c4f4:	8afa      	ldrh	r2, [r7, #22]
 801c4f6:	8b7b      	ldrh	r3, [r7, #26]
 801c4f8:	4413      	add	r3, r2
 801c4fa:	b29a      	uxth	r2, r3
 801c4fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4fe:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801c500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c502:	88db      	ldrh	r3, [r3, #6]
 801c504:	b29b      	uxth	r3, r3
 801c506:	8afa      	ldrh	r2, [r7, #22]
 801c508:	429a      	cmp	r2, r3
 801c50a:	d902      	bls.n	801c512 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c50c:	f04f 33ff 	mov.w	r3, #4294967295
 801c510:	e106      	b.n	801c720 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801c512:	68fb      	ldr	r3, [r7, #12]
 801c514:	685b      	ldr	r3, [r3, #4]
 801c516:	627b      	str	r3, [r7, #36]	@ 0x24
 801c518:	e068      	b.n	801c5ec <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801c51a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c51c:	685b      	ldr	r3, [r3, #4]
 801c51e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801c520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c522:	889b      	ldrh	r3, [r3, #4]
 801c524:	b29a      	uxth	r2, r3
 801c526:	693b      	ldr	r3, [r7, #16]
 801c528:	889b      	ldrh	r3, [r3, #4]
 801c52a:	b29b      	uxth	r3, r3
 801c52c:	429a      	cmp	r2, r3
 801c52e:	d235      	bcs.n	801c59c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801c530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c532:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c534:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801c536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c538:	2b00      	cmp	r3, #0
 801c53a:	d020      	beq.n	801c57e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801c53c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c53e:	889b      	ldrh	r3, [r3, #4]
 801c540:	b29a      	uxth	r2, r3
 801c542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c544:	88db      	ldrh	r3, [r3, #6]
 801c546:	b29b      	uxth	r3, r3
 801c548:	429a      	cmp	r2, r3
 801c54a:	d307      	bcc.n	801c55c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801c54c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c54e:	88db      	ldrh	r3, [r3, #6]
 801c550:	b29a      	uxth	r2, r3
 801c552:	693b      	ldr	r3, [r7, #16]
 801c554:	889b      	ldrh	r3, [r3, #4]
 801c556:	b29b      	uxth	r3, r3
 801c558:	429a      	cmp	r2, r3
 801c55a:	d902      	bls.n	801c562 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c55c:	f04f 33ff 	mov.w	r3, #4294967295
 801c560:	e0de      	b.n	801c720 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801c562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c564:	68ba      	ldr	r2, [r7, #8]
 801c566:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801c568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c56a:	88db      	ldrh	r3, [r3, #6]
 801c56c:	b29a      	uxth	r2, r3
 801c56e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c570:	889b      	ldrh	r3, [r3, #4]
 801c572:	b29b      	uxth	r3, r3
 801c574:	429a      	cmp	r2, r3
 801c576:	d03d      	beq.n	801c5f4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c578:	2300      	movs	r3, #0
 801c57a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801c57c:	e03a      	b.n	801c5f4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801c57e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c580:	88db      	ldrh	r3, [r3, #6]
 801c582:	b29a      	uxth	r2, r3
 801c584:	693b      	ldr	r3, [r7, #16]
 801c586:	889b      	ldrh	r3, [r3, #4]
 801c588:	b29b      	uxth	r3, r3
 801c58a:	429a      	cmp	r2, r3
 801c58c:	d902      	bls.n	801c594 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c58e:	f04f 33ff 	mov.w	r3, #4294967295
 801c592:	e0c5      	b.n	801c720 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801c594:	68fb      	ldr	r3, [r7, #12]
 801c596:	68ba      	ldr	r2, [r7, #8]
 801c598:	605a      	str	r2, [r3, #4]
      break;
 801c59a:	e02b      	b.n	801c5f4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801c59c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c59e:	889b      	ldrh	r3, [r3, #4]
 801c5a0:	b29a      	uxth	r2, r3
 801c5a2:	693b      	ldr	r3, [r7, #16]
 801c5a4:	889b      	ldrh	r3, [r3, #4]
 801c5a6:	b29b      	uxth	r3, r3
 801c5a8:	429a      	cmp	r2, r3
 801c5aa:	d102      	bne.n	801c5b2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c5ac:	f04f 33ff 	mov.w	r3, #4294967295
 801c5b0:	e0b6      	b.n	801c720 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801c5b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c5b4:	889b      	ldrh	r3, [r3, #4]
 801c5b6:	b29a      	uxth	r2, r3
 801c5b8:	693b      	ldr	r3, [r7, #16]
 801c5ba:	88db      	ldrh	r3, [r3, #6]
 801c5bc:	b29b      	uxth	r3, r3
 801c5be:	429a      	cmp	r2, r3
 801c5c0:	d202      	bcs.n	801c5c8 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c5c2:	f04f 33ff 	mov.w	r3, #4294967295
 801c5c6:	e0ab      	b.n	801c720 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801c5c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c5ca:	2b00      	cmp	r3, #0
 801c5cc:	d009      	beq.n	801c5e2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801c5ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c5d0:	88db      	ldrh	r3, [r3, #6]
 801c5d2:	b29a      	uxth	r2, r3
 801c5d4:	693b      	ldr	r3, [r7, #16]
 801c5d6:	889b      	ldrh	r3, [r3, #4]
 801c5d8:	b29b      	uxth	r3, r3
 801c5da:	429a      	cmp	r2, r3
 801c5dc:	d001      	beq.n	801c5e2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c5de:	2300      	movs	r3, #0
 801c5e0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801c5e2:	693b      	ldr	r3, [r7, #16]
 801c5e4:	681b      	ldr	r3, [r3, #0]
 801c5e6:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801c5e8:	693b      	ldr	r3, [r7, #16]
 801c5ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801c5ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5ee:	2b00      	cmp	r3, #0
 801c5f0:	d193      	bne.n	801c51a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801c5f2:	e000      	b.n	801c5f6 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801c5f4:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801c5f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5f8:	2b00      	cmp	r3, #0
 801c5fa:	d12d      	bne.n	801c658 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801c5fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c5fe:	2b00      	cmp	r3, #0
 801c600:	d01c      	beq.n	801c63c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801c602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c604:	88db      	ldrh	r3, [r3, #6]
 801c606:	b29a      	uxth	r2, r3
 801c608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c60a:	889b      	ldrh	r3, [r3, #4]
 801c60c:	b29b      	uxth	r3, r3
 801c60e:	429a      	cmp	r2, r3
 801c610:	d906      	bls.n	801c620 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801c612:	4b45      	ldr	r3, [pc, #276]	@ (801c728 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c614:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801c618:	4944      	ldr	r1, [pc, #272]	@ (801c72c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801c61a:	4845      	ldr	r0, [pc, #276]	@ (801c730 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c61c:	f001 fe08 	bl	801e230 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801c620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c622:	68ba      	ldr	r2, [r7, #8]
 801c624:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801c626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c628:	88db      	ldrh	r3, [r3, #6]
 801c62a:	b29a      	uxth	r2, r3
 801c62c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c62e:	889b      	ldrh	r3, [r3, #4]
 801c630:	b29b      	uxth	r3, r3
 801c632:	429a      	cmp	r2, r3
 801c634:	d010      	beq.n	801c658 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801c636:	2300      	movs	r3, #0
 801c638:	623b      	str	r3, [r7, #32]
 801c63a:	e00d      	b.n	801c658 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801c63c:	68fb      	ldr	r3, [r7, #12]
 801c63e:	685b      	ldr	r3, [r3, #4]
 801c640:	2b00      	cmp	r3, #0
 801c642:	d006      	beq.n	801c652 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801c644:	4b38      	ldr	r3, [pc, #224]	@ (801c728 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c646:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801c64a:	493a      	ldr	r1, [pc, #232]	@ (801c734 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801c64c:	4838      	ldr	r0, [pc, #224]	@ (801c730 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c64e:	f001 fdef 	bl	801e230 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801c652:	68fb      	ldr	r3, [r7, #12]
 801c654:	68ba      	ldr	r2, [r7, #8]
 801c656:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801c658:	687b      	ldr	r3, [r7, #4]
 801c65a:	2b00      	cmp	r3, #0
 801c65c:	d105      	bne.n	801c66a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801c65e:	68fb      	ldr	r3, [r7, #12]
 801c660:	7f9b      	ldrb	r3, [r3, #30]
 801c662:	f003 0301 	and.w	r3, r3, #1
 801c666:	2b00      	cmp	r3, #0
 801c668:	d059      	beq.n	801c71e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801c66a:	6a3b      	ldr	r3, [r7, #32]
 801c66c:	2b00      	cmp	r3, #0
 801c66e:	d04f      	beq.n	801c710 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801c670:	68fb      	ldr	r3, [r7, #12]
 801c672:	685b      	ldr	r3, [r3, #4]
 801c674:	2b00      	cmp	r3, #0
 801c676:	d006      	beq.n	801c686 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801c678:	68fb      	ldr	r3, [r7, #12]
 801c67a:	685b      	ldr	r3, [r3, #4]
 801c67c:	685b      	ldr	r3, [r3, #4]
 801c67e:	889b      	ldrh	r3, [r3, #4]
 801c680:	b29b      	uxth	r3, r3
 801c682:	2b00      	cmp	r3, #0
 801c684:	d002      	beq.n	801c68c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801c686:	2300      	movs	r3, #0
 801c688:	623b      	str	r3, [r7, #32]
 801c68a:	e041      	b.n	801c710 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801c68c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c68e:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801c690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c692:	681b      	ldr	r3, [r3, #0]
 801c694:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801c696:	e012      	b.n	801c6be <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801c698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c69a:	685b      	ldr	r3, [r3, #4]
 801c69c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801c69e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c6a0:	88db      	ldrh	r3, [r3, #6]
 801c6a2:	b29a      	uxth	r2, r3
 801c6a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6a6:	889b      	ldrh	r3, [r3, #4]
 801c6a8:	b29b      	uxth	r3, r3
 801c6aa:	429a      	cmp	r2, r3
 801c6ac:	d002      	beq.n	801c6b4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801c6ae:	2300      	movs	r3, #0
 801c6b0:	623b      	str	r3, [r7, #32]
            break;
 801c6b2:	e007      	b.n	801c6c4 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801c6b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6b6:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801c6b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6ba:	681b      	ldr	r3, [r3, #0]
 801c6bc:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801c6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c6c0:	2b00      	cmp	r3, #0
 801c6c2:	d1e9      	bne.n	801c698 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801c6c4:	6a3b      	ldr	r3, [r7, #32]
 801c6c6:	2b00      	cmp	r3, #0
 801c6c8:	d022      	beq.n	801c710 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801c6ca:	68fb      	ldr	r3, [r7, #12]
 801c6cc:	685b      	ldr	r3, [r3, #4]
 801c6ce:	2b00      	cmp	r3, #0
 801c6d0:	d106      	bne.n	801c6e0 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801c6d2:	4b15      	ldr	r3, [pc, #84]	@ (801c728 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c6d4:	f240 12df 	movw	r2, #479	@ 0x1df
 801c6d8:	4917      	ldr	r1, [pc, #92]	@ (801c738 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c6da:	4815      	ldr	r0, [pc, #84]	@ (801c730 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c6dc:	f001 fda8 	bl	801e230 <iprintf>
          LWIP_ASSERT("sanity check",
 801c6e0:	68fb      	ldr	r3, [r7, #12]
 801c6e2:	685b      	ldr	r3, [r3, #4]
 801c6e4:	685b      	ldr	r3, [r3, #4]
 801c6e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c6e8:	429a      	cmp	r2, r3
 801c6ea:	d106      	bne.n	801c6fa <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801c6ec:	4b0e      	ldr	r3, [pc, #56]	@ (801c728 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c6ee:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801c6f2:	4911      	ldr	r1, [pc, #68]	@ (801c738 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c6f4:	480e      	ldr	r0, [pc, #56]	@ (801c730 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c6f6:	f001 fd9b 	bl	801e230 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801c6fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6fc:	681b      	ldr	r3, [r3, #0]
 801c6fe:	2b00      	cmp	r3, #0
 801c700:	d006      	beq.n	801c710 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801c702:	4b09      	ldr	r3, [pc, #36]	@ (801c728 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c704:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801c708:	490c      	ldr	r1, [pc, #48]	@ (801c73c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801c70a:	4809      	ldr	r0, [pc, #36]	@ (801c730 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c70c:	f001 fd90 	bl	801e230 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801c710:	6a3b      	ldr	r3, [r7, #32]
 801c712:	2b00      	cmp	r3, #0
 801c714:	bf14      	ite	ne
 801c716:	2301      	movne	r3, #1
 801c718:	2300      	moveq	r3, #0
 801c71a:	b2db      	uxtb	r3, r3
 801c71c:	e000      	b.n	801c720 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801c71e:	2300      	movs	r3, #0
}
 801c720:	4618      	mov	r0, r3
 801c722:	3730      	adds	r7, #48	@ 0x30
 801c724:	46bd      	mov	sp, r7
 801c726:	bd80      	pop	{r7, pc}
 801c728:	08021bd8 	.word	0x08021bd8
 801c72c:	08021cbc 	.word	0x08021cbc
 801c730:	08021c20 	.word	0x08021c20
 801c734:	08021cdc 	.word	0x08021cdc
 801c738:	08021d14 	.word	0x08021d14
 801c73c:	08021d24 	.word	0x08021d24

0801c740 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801c740:	b580      	push	{r7, lr}
 801c742:	b08e      	sub	sp, #56	@ 0x38
 801c744:	af00      	add	r7, sp, #0
 801c746:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801c748:	687b      	ldr	r3, [r7, #4]
 801c74a:	685b      	ldr	r3, [r3, #4]
 801c74c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801c74e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c750:	781b      	ldrb	r3, [r3, #0]
 801c752:	f003 030f 	and.w	r3, r3, #15
 801c756:	b2db      	uxtb	r3, r3
 801c758:	009b      	lsls	r3, r3, #2
 801c75a:	b2db      	uxtb	r3, r3
 801c75c:	2b14      	cmp	r3, #20
 801c75e:	f040 8171 	bne.w	801ca44 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801c762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c764:	88db      	ldrh	r3, [r3, #6]
 801c766:	b29b      	uxth	r3, r3
 801c768:	4618      	mov	r0, r3
 801c76a:	f7f6 fb61 	bl	8012e30 <lwip_htons>
 801c76e:	4603      	mov	r3, r0
 801c770:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c774:	b29b      	uxth	r3, r3
 801c776:	00db      	lsls	r3, r3, #3
 801c778:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c77a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c77c:	885b      	ldrh	r3, [r3, #2]
 801c77e:	b29b      	uxth	r3, r3
 801c780:	4618      	mov	r0, r3
 801c782:	f7f6 fb55 	bl	8012e30 <lwip_htons>
 801c786:	4603      	mov	r3, r0
 801c788:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801c78a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c78c:	781b      	ldrb	r3, [r3, #0]
 801c78e:	f003 030f 	and.w	r3, r3, #15
 801c792:	b2db      	uxtb	r3, r3
 801c794:	009b      	lsls	r3, r3, #2
 801c796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801c79a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c79e:	b29b      	uxth	r3, r3
 801c7a0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801c7a2:	429a      	cmp	r2, r3
 801c7a4:	f0c0 8150 	bcc.w	801ca48 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801c7a8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c7ac:	b29b      	uxth	r3, r3
 801c7ae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801c7b0:	1ad3      	subs	r3, r2, r3
 801c7b2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801c7b4:	6878      	ldr	r0, [r7, #4]
 801c7b6:	f7f7 ffb7 	bl	8014728 <pbuf_clen>
 801c7ba:	4603      	mov	r3, r0
 801c7bc:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801c7be:	4b8c      	ldr	r3, [pc, #560]	@ (801c9f0 <ip4_reass+0x2b0>)
 801c7c0:	881b      	ldrh	r3, [r3, #0]
 801c7c2:	461a      	mov	r2, r3
 801c7c4:	8c3b      	ldrh	r3, [r7, #32]
 801c7c6:	4413      	add	r3, r2
 801c7c8:	2b0a      	cmp	r3, #10
 801c7ca:	dd10      	ble.n	801c7ee <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c7cc:	8c3b      	ldrh	r3, [r7, #32]
 801c7ce:	4619      	mov	r1, r3
 801c7d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c7d2:	f7ff fd81 	bl	801c2d8 <ip_reass_remove_oldest_datagram>
 801c7d6:	4603      	mov	r3, r0
 801c7d8:	2b00      	cmp	r3, #0
 801c7da:	f000 8137 	beq.w	801ca4c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801c7de:	4b84      	ldr	r3, [pc, #528]	@ (801c9f0 <ip4_reass+0x2b0>)
 801c7e0:	881b      	ldrh	r3, [r3, #0]
 801c7e2:	461a      	mov	r2, r3
 801c7e4:	8c3b      	ldrh	r3, [r7, #32]
 801c7e6:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c7e8:	2b0a      	cmp	r3, #10
 801c7ea:	f300 812f 	bgt.w	801ca4c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c7ee:	4b81      	ldr	r3, [pc, #516]	@ (801c9f4 <ip4_reass+0x2b4>)
 801c7f0:	681b      	ldr	r3, [r3, #0]
 801c7f2:	633b      	str	r3, [r7, #48]	@ 0x30
 801c7f4:	e015      	b.n	801c822 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801c7f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c7f8:	695a      	ldr	r2, [r3, #20]
 801c7fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c7fc:	68db      	ldr	r3, [r3, #12]
 801c7fe:	429a      	cmp	r2, r3
 801c800:	d10c      	bne.n	801c81c <ip4_reass+0xdc>
 801c802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c804:	699a      	ldr	r2, [r3, #24]
 801c806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c808:	691b      	ldr	r3, [r3, #16]
 801c80a:	429a      	cmp	r2, r3
 801c80c:	d106      	bne.n	801c81c <ip4_reass+0xdc>
 801c80e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c810:	899a      	ldrh	r2, [r3, #12]
 801c812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c814:	889b      	ldrh	r3, [r3, #4]
 801c816:	b29b      	uxth	r3, r3
 801c818:	429a      	cmp	r2, r3
 801c81a:	d006      	beq.n	801c82a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c81c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c81e:	681b      	ldr	r3, [r3, #0]
 801c820:	633b      	str	r3, [r7, #48]	@ 0x30
 801c822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c824:	2b00      	cmp	r3, #0
 801c826:	d1e6      	bne.n	801c7f6 <ip4_reass+0xb6>
 801c828:	e000      	b.n	801c82c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801c82a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801c82c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c82e:	2b00      	cmp	r3, #0
 801c830:	d109      	bne.n	801c846 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801c832:	8c3b      	ldrh	r3, [r7, #32]
 801c834:	4619      	mov	r1, r3
 801c836:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c838:	f7ff fdb0 	bl	801c39c <ip_reass_enqueue_new_datagram>
 801c83c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801c83e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c840:	2b00      	cmp	r3, #0
 801c842:	d11c      	bne.n	801c87e <ip4_reass+0x13e>
      goto nullreturn;
 801c844:	e105      	b.n	801ca52 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c848:	88db      	ldrh	r3, [r3, #6]
 801c84a:	b29b      	uxth	r3, r3
 801c84c:	4618      	mov	r0, r3
 801c84e:	f7f6 faef 	bl	8012e30 <lwip_htons>
 801c852:	4603      	mov	r3, r0
 801c854:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c858:	2b00      	cmp	r3, #0
 801c85a:	d110      	bne.n	801c87e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801c85c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c85e:	89db      	ldrh	r3, [r3, #14]
 801c860:	4618      	mov	r0, r3
 801c862:	f7f6 fae5 	bl	8012e30 <lwip_htons>
 801c866:	4603      	mov	r3, r0
 801c868:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c86c:	2b00      	cmp	r3, #0
 801c86e:	d006      	beq.n	801c87e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801c870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c872:	3308      	adds	r3, #8
 801c874:	2214      	movs	r2, #20
 801c876:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801c878:	4618      	mov	r0, r3
 801c87a:	f001 ff04 	bl	801e686 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801c87e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c880:	88db      	ldrh	r3, [r3, #6]
 801c882:	b29b      	uxth	r3, r3
 801c884:	f003 0320 	and.w	r3, r3, #32
 801c888:	2b00      	cmp	r3, #0
 801c88a:	bf0c      	ite	eq
 801c88c:	2301      	moveq	r3, #1
 801c88e:	2300      	movne	r3, #0
 801c890:	b2db      	uxtb	r3, r3
 801c892:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801c894:	69fb      	ldr	r3, [r7, #28]
 801c896:	2b00      	cmp	r3, #0
 801c898:	d00e      	beq.n	801c8b8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801c89a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801c89c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c89e:	4413      	add	r3, r2
 801c8a0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801c8a2:	8b7a      	ldrh	r2, [r7, #26]
 801c8a4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801c8a6:	429a      	cmp	r2, r3
 801c8a8:	f0c0 80a0 	bcc.w	801c9ec <ip4_reass+0x2ac>
 801c8ac:	8b7b      	ldrh	r3, [r7, #26]
 801c8ae:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801c8b2:	4293      	cmp	r3, r2
 801c8b4:	f200 809a 	bhi.w	801c9ec <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801c8b8:	69fa      	ldr	r2, [r7, #28]
 801c8ba:	6879      	ldr	r1, [r7, #4]
 801c8bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c8be:	f7ff fdd5 	bl	801c46c <ip_reass_chain_frag_into_datagram_and_validate>
 801c8c2:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801c8c4:	697b      	ldr	r3, [r7, #20]
 801c8c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c8ca:	f000 809b 	beq.w	801ca04 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801c8ce:	4b48      	ldr	r3, [pc, #288]	@ (801c9f0 <ip4_reass+0x2b0>)
 801c8d0:	881a      	ldrh	r2, [r3, #0]
 801c8d2:	8c3b      	ldrh	r3, [r7, #32]
 801c8d4:	4413      	add	r3, r2
 801c8d6:	b29a      	uxth	r2, r3
 801c8d8:	4b45      	ldr	r3, [pc, #276]	@ (801c9f0 <ip4_reass+0x2b0>)
 801c8da:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801c8dc:	69fb      	ldr	r3, [r7, #28]
 801c8de:	2b00      	cmp	r3, #0
 801c8e0:	d00d      	beq.n	801c8fe <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801c8e2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801c8e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c8e6:	4413      	add	r3, r2
 801c8e8:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801c8ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c8ec:	8a7a      	ldrh	r2, [r7, #18]
 801c8ee:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801c8f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c8f2:	7f9b      	ldrb	r3, [r3, #30]
 801c8f4:	f043 0301 	orr.w	r3, r3, #1
 801c8f8:	b2da      	uxtb	r2, r3
 801c8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c8fc:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801c8fe:	697b      	ldr	r3, [r7, #20]
 801c900:	2b01      	cmp	r3, #1
 801c902:	d171      	bne.n	801c9e8 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801c904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c906:	8b9b      	ldrh	r3, [r3, #28]
 801c908:	3314      	adds	r3, #20
 801c90a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801c90c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c90e:	685b      	ldr	r3, [r3, #4]
 801c910:	685b      	ldr	r3, [r3, #4]
 801c912:	681b      	ldr	r3, [r3, #0]
 801c914:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801c916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c918:	685b      	ldr	r3, [r3, #4]
 801c91a:	685b      	ldr	r3, [r3, #4]
 801c91c:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801c91e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c920:	3308      	adds	r3, #8
 801c922:	2214      	movs	r2, #20
 801c924:	4619      	mov	r1, r3
 801c926:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c928:	f001 fead 	bl	801e686 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801c92c:	8a3b      	ldrh	r3, [r7, #16]
 801c92e:	4618      	mov	r0, r3
 801c930:	f7f6 fa7e 	bl	8012e30 <lwip_htons>
 801c934:	4603      	mov	r3, r0
 801c936:	461a      	mov	r2, r3
 801c938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c93a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801c93c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c93e:	2200      	movs	r2, #0
 801c940:	719a      	strb	r2, [r3, #6]
 801c942:	2200      	movs	r2, #0
 801c944:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801c946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c948:	2200      	movs	r2, #0
 801c94a:	729a      	strb	r2, [r3, #10]
 801c94c:	2200      	movs	r2, #0
 801c94e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801c950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c952:	685b      	ldr	r3, [r3, #4]
 801c954:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801c956:	e00d      	b.n	801c974 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801c958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c95a:	685b      	ldr	r3, [r3, #4]
 801c95c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801c95e:	2114      	movs	r1, #20
 801c960:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801c962:	f7f7 fdcd 	bl	8014500 <pbuf_remove_header>
      pbuf_cat(p, r);
 801c966:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801c968:	6878      	ldr	r0, [r7, #4]
 801c96a:	f7f7 ff1d 	bl	80147a8 <pbuf_cat>
      r = iprh->next_pbuf;
 801c96e:	68fb      	ldr	r3, [r7, #12]
 801c970:	681b      	ldr	r3, [r3, #0]
 801c972:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801c974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c976:	2b00      	cmp	r3, #0
 801c978:	d1ee      	bne.n	801c958 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801c97a:	4b1e      	ldr	r3, [pc, #120]	@ (801c9f4 <ip4_reass+0x2b4>)
 801c97c:	681b      	ldr	r3, [r3, #0]
 801c97e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c980:	429a      	cmp	r2, r3
 801c982:	d102      	bne.n	801c98a <ip4_reass+0x24a>
      ipr_prev = NULL;
 801c984:	2300      	movs	r3, #0
 801c986:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c988:	e010      	b.n	801c9ac <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c98a:	4b1a      	ldr	r3, [pc, #104]	@ (801c9f4 <ip4_reass+0x2b4>)
 801c98c:	681b      	ldr	r3, [r3, #0]
 801c98e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c990:	e007      	b.n	801c9a2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801c992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c994:	681b      	ldr	r3, [r3, #0]
 801c996:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c998:	429a      	cmp	r2, r3
 801c99a:	d006      	beq.n	801c9aa <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c99c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c99e:	681b      	ldr	r3, [r3, #0]
 801c9a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c9a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c9a4:	2b00      	cmp	r3, #0
 801c9a6:	d1f4      	bne.n	801c992 <ip4_reass+0x252>
 801c9a8:	e000      	b.n	801c9ac <ip4_reass+0x26c>
          break;
 801c9aa:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801c9ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c9ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c9b0:	f7ff fd2e 	bl	801c410 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801c9b4:	6878      	ldr	r0, [r7, #4]
 801c9b6:	f7f7 feb7 	bl	8014728 <pbuf_clen>
 801c9ba:	4603      	mov	r3, r0
 801c9bc:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801c9be:	4b0c      	ldr	r3, [pc, #48]	@ (801c9f0 <ip4_reass+0x2b0>)
 801c9c0:	881b      	ldrh	r3, [r3, #0]
 801c9c2:	8c3a      	ldrh	r2, [r7, #32]
 801c9c4:	429a      	cmp	r2, r3
 801c9c6:	d906      	bls.n	801c9d6 <ip4_reass+0x296>
 801c9c8:	4b0b      	ldr	r3, [pc, #44]	@ (801c9f8 <ip4_reass+0x2b8>)
 801c9ca:	f240 229b 	movw	r2, #667	@ 0x29b
 801c9ce:	490b      	ldr	r1, [pc, #44]	@ (801c9fc <ip4_reass+0x2bc>)
 801c9d0:	480b      	ldr	r0, [pc, #44]	@ (801ca00 <ip4_reass+0x2c0>)
 801c9d2:	f001 fc2d 	bl	801e230 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801c9d6:	4b06      	ldr	r3, [pc, #24]	@ (801c9f0 <ip4_reass+0x2b0>)
 801c9d8:	881a      	ldrh	r2, [r3, #0]
 801c9da:	8c3b      	ldrh	r3, [r7, #32]
 801c9dc:	1ad3      	subs	r3, r2, r3
 801c9de:	b29a      	uxth	r2, r3
 801c9e0:	4b03      	ldr	r3, [pc, #12]	@ (801c9f0 <ip4_reass+0x2b0>)
 801c9e2:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801c9e4:	687b      	ldr	r3, [r7, #4]
 801c9e6:	e038      	b.n	801ca5a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801c9e8:	2300      	movs	r3, #0
 801c9ea:	e036      	b.n	801ca5a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801c9ec:	bf00      	nop
 801c9ee:	e00a      	b.n	801ca06 <ip4_reass+0x2c6>
 801c9f0:	20027848 	.word	0x20027848
 801c9f4:	20027844 	.word	0x20027844
 801c9f8:	08021bd8 	.word	0x08021bd8
 801c9fc:	08021d48 	.word	0x08021d48
 801ca00:	08021c20 	.word	0x08021c20
    goto nullreturn_ipr;
 801ca04:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801ca06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ca08:	2b00      	cmp	r3, #0
 801ca0a:	d106      	bne.n	801ca1a <ip4_reass+0x2da>
 801ca0c:	4b15      	ldr	r3, [pc, #84]	@ (801ca64 <ip4_reass+0x324>)
 801ca0e:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801ca12:	4915      	ldr	r1, [pc, #84]	@ (801ca68 <ip4_reass+0x328>)
 801ca14:	4815      	ldr	r0, [pc, #84]	@ (801ca6c <ip4_reass+0x32c>)
 801ca16:	f001 fc0b 	bl	801e230 <iprintf>
  if (ipr->p == NULL) {
 801ca1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ca1c:	685b      	ldr	r3, [r3, #4]
 801ca1e:	2b00      	cmp	r3, #0
 801ca20:	d116      	bne.n	801ca50 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801ca22:	4b13      	ldr	r3, [pc, #76]	@ (801ca70 <ip4_reass+0x330>)
 801ca24:	681b      	ldr	r3, [r3, #0]
 801ca26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801ca28:	429a      	cmp	r2, r3
 801ca2a:	d006      	beq.n	801ca3a <ip4_reass+0x2fa>
 801ca2c:	4b0d      	ldr	r3, [pc, #52]	@ (801ca64 <ip4_reass+0x324>)
 801ca2e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801ca32:	4910      	ldr	r1, [pc, #64]	@ (801ca74 <ip4_reass+0x334>)
 801ca34:	480d      	ldr	r0, [pc, #52]	@ (801ca6c <ip4_reass+0x32c>)
 801ca36:	f001 fbfb 	bl	801e230 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801ca3a:	2100      	movs	r1, #0
 801ca3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801ca3e:	f7ff fce7 	bl	801c410 <ip_reass_dequeue_datagram>
 801ca42:	e006      	b.n	801ca52 <ip4_reass+0x312>
    goto nullreturn;
 801ca44:	bf00      	nop
 801ca46:	e004      	b.n	801ca52 <ip4_reass+0x312>
    goto nullreturn;
 801ca48:	bf00      	nop
 801ca4a:	e002      	b.n	801ca52 <ip4_reass+0x312>
      goto nullreturn;
 801ca4c:	bf00      	nop
 801ca4e:	e000      	b.n	801ca52 <ip4_reass+0x312>
  }

nullreturn:
 801ca50:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801ca52:	6878      	ldr	r0, [r7, #4]
 801ca54:	f7f7 fdda 	bl	801460c <pbuf_free>
  return NULL;
 801ca58:	2300      	movs	r3, #0
}
 801ca5a:	4618      	mov	r0, r3
 801ca5c:	3738      	adds	r7, #56	@ 0x38
 801ca5e:	46bd      	mov	sp, r7
 801ca60:	bd80      	pop	{r7, pc}
 801ca62:	bf00      	nop
 801ca64:	08021bd8 	.word	0x08021bd8
 801ca68:	08021d64 	.word	0x08021d64
 801ca6c:	08021c20 	.word	0x08021c20
 801ca70:	20027844 	.word	0x20027844
 801ca74:	08021d70 	.word	0x08021d70

0801ca78 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801ca78:	b580      	push	{r7, lr}
 801ca7a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801ca7c:	2005      	movs	r0, #5
 801ca7e:	f7f6 feab 	bl	80137d8 <memp_malloc>
 801ca82:	4603      	mov	r3, r0
}
 801ca84:	4618      	mov	r0, r3
 801ca86:	bd80      	pop	{r7, pc}

0801ca88 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801ca88:	b580      	push	{r7, lr}
 801ca8a:	b082      	sub	sp, #8
 801ca8c:	af00      	add	r7, sp, #0
 801ca8e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801ca90:	687b      	ldr	r3, [r7, #4]
 801ca92:	2b00      	cmp	r3, #0
 801ca94:	d106      	bne.n	801caa4 <ip_frag_free_pbuf_custom_ref+0x1c>
 801ca96:	4b07      	ldr	r3, [pc, #28]	@ (801cab4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801ca98:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801ca9c:	4906      	ldr	r1, [pc, #24]	@ (801cab8 <ip_frag_free_pbuf_custom_ref+0x30>)
 801ca9e:	4807      	ldr	r0, [pc, #28]	@ (801cabc <ip_frag_free_pbuf_custom_ref+0x34>)
 801caa0:	f001 fbc6 	bl	801e230 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801caa4:	6879      	ldr	r1, [r7, #4]
 801caa6:	2005      	movs	r0, #5
 801caa8:	f7f6 ff0c 	bl	80138c4 <memp_free>
}
 801caac:	bf00      	nop
 801caae:	3708      	adds	r7, #8
 801cab0:	46bd      	mov	sp, r7
 801cab2:	bd80      	pop	{r7, pc}
 801cab4:	08021bd8 	.word	0x08021bd8
 801cab8:	08021d90 	.word	0x08021d90
 801cabc:	08021c20 	.word	0x08021c20

0801cac0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801cac0:	b580      	push	{r7, lr}
 801cac2:	b084      	sub	sp, #16
 801cac4:	af00      	add	r7, sp, #0
 801cac6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801cac8:	687b      	ldr	r3, [r7, #4]
 801caca:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801cacc:	68fb      	ldr	r3, [r7, #12]
 801cace:	2b00      	cmp	r3, #0
 801cad0:	d106      	bne.n	801cae0 <ipfrag_free_pbuf_custom+0x20>
 801cad2:	4b11      	ldr	r3, [pc, #68]	@ (801cb18 <ipfrag_free_pbuf_custom+0x58>)
 801cad4:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801cad8:	4910      	ldr	r1, [pc, #64]	@ (801cb1c <ipfrag_free_pbuf_custom+0x5c>)
 801cada:	4811      	ldr	r0, [pc, #68]	@ (801cb20 <ipfrag_free_pbuf_custom+0x60>)
 801cadc:	f001 fba8 	bl	801e230 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801cae0:	68fa      	ldr	r2, [r7, #12]
 801cae2:	687b      	ldr	r3, [r7, #4]
 801cae4:	429a      	cmp	r2, r3
 801cae6:	d006      	beq.n	801caf6 <ipfrag_free_pbuf_custom+0x36>
 801cae8:	4b0b      	ldr	r3, [pc, #44]	@ (801cb18 <ipfrag_free_pbuf_custom+0x58>)
 801caea:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801caee:	490d      	ldr	r1, [pc, #52]	@ (801cb24 <ipfrag_free_pbuf_custom+0x64>)
 801caf0:	480b      	ldr	r0, [pc, #44]	@ (801cb20 <ipfrag_free_pbuf_custom+0x60>)
 801caf2:	f001 fb9d 	bl	801e230 <iprintf>
  if (pcr->original != NULL) {
 801caf6:	68fb      	ldr	r3, [r7, #12]
 801caf8:	695b      	ldr	r3, [r3, #20]
 801cafa:	2b00      	cmp	r3, #0
 801cafc:	d004      	beq.n	801cb08 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801cafe:	68fb      	ldr	r3, [r7, #12]
 801cb00:	695b      	ldr	r3, [r3, #20]
 801cb02:	4618      	mov	r0, r3
 801cb04:	f7f7 fd82 	bl	801460c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801cb08:	68f8      	ldr	r0, [r7, #12]
 801cb0a:	f7ff ffbd 	bl	801ca88 <ip_frag_free_pbuf_custom_ref>
}
 801cb0e:	bf00      	nop
 801cb10:	3710      	adds	r7, #16
 801cb12:	46bd      	mov	sp, r7
 801cb14:	bd80      	pop	{r7, pc}
 801cb16:	bf00      	nop
 801cb18:	08021bd8 	.word	0x08021bd8
 801cb1c:	08021d9c 	.word	0x08021d9c
 801cb20:	08021c20 	.word	0x08021c20
 801cb24:	08021da8 	.word	0x08021da8

0801cb28 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801cb28:	b580      	push	{r7, lr}
 801cb2a:	b094      	sub	sp, #80	@ 0x50
 801cb2c:	af02      	add	r7, sp, #8
 801cb2e:	60f8      	str	r0, [r7, #12]
 801cb30:	60b9      	str	r1, [r7, #8]
 801cb32:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801cb34:	2300      	movs	r3, #0
 801cb36:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801cb3a:	68bb      	ldr	r3, [r7, #8]
 801cb3c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801cb3e:	3b14      	subs	r3, #20
 801cb40:	2b00      	cmp	r3, #0
 801cb42:	da00      	bge.n	801cb46 <ip4_frag+0x1e>
 801cb44:	3307      	adds	r3, #7
 801cb46:	10db      	asrs	r3, r3, #3
 801cb48:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801cb4a:	2314      	movs	r3, #20
 801cb4c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801cb4e:	68fb      	ldr	r3, [r7, #12]
 801cb50:	685b      	ldr	r3, [r3, #4]
 801cb52:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801cb54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cb56:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801cb58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb5a:	781b      	ldrb	r3, [r3, #0]
 801cb5c:	f003 030f 	and.w	r3, r3, #15
 801cb60:	b2db      	uxtb	r3, r3
 801cb62:	009b      	lsls	r3, r3, #2
 801cb64:	b2db      	uxtb	r3, r3
 801cb66:	2b14      	cmp	r3, #20
 801cb68:	d002      	beq.n	801cb70 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801cb6a:	f06f 0305 	mvn.w	r3, #5
 801cb6e:	e110      	b.n	801cd92 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801cb70:	68fb      	ldr	r3, [r7, #12]
 801cb72:	895b      	ldrh	r3, [r3, #10]
 801cb74:	2b13      	cmp	r3, #19
 801cb76:	d809      	bhi.n	801cb8c <ip4_frag+0x64>
 801cb78:	4b88      	ldr	r3, [pc, #544]	@ (801cd9c <ip4_frag+0x274>)
 801cb7a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801cb7e:	4988      	ldr	r1, [pc, #544]	@ (801cda0 <ip4_frag+0x278>)
 801cb80:	4888      	ldr	r0, [pc, #544]	@ (801cda4 <ip4_frag+0x27c>)
 801cb82:	f001 fb55 	bl	801e230 <iprintf>
 801cb86:	f06f 0305 	mvn.w	r3, #5
 801cb8a:	e102      	b.n	801cd92 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801cb8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cb8e:	88db      	ldrh	r3, [r3, #6]
 801cb90:	b29b      	uxth	r3, r3
 801cb92:	4618      	mov	r0, r3
 801cb94:	f7f6 f94c 	bl	8012e30 <lwip_htons>
 801cb98:	4603      	mov	r3, r0
 801cb9a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801cb9c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801cb9e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cba2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801cba6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801cba8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801cbac:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801cbae:	68fb      	ldr	r3, [r7, #12]
 801cbb0:	891b      	ldrh	r3, [r3, #8]
 801cbb2:	3b14      	subs	r3, #20
 801cbb4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801cbb8:	e0e1      	b.n	801cd7e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801cbba:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801cbbc:	00db      	lsls	r3, r3, #3
 801cbbe:	b29b      	uxth	r3, r3
 801cbc0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801cbc4:	4293      	cmp	r3, r2
 801cbc6:	bf28      	it	cs
 801cbc8:	4613      	movcs	r3, r2
 801cbca:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801cbcc:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801cbd0:	2114      	movs	r1, #20
 801cbd2:	200e      	movs	r0, #14
 801cbd4:	f7f7 fa36 	bl	8014044 <pbuf_alloc>
 801cbd8:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801cbda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbdc:	2b00      	cmp	r3, #0
 801cbde:	f000 80d5 	beq.w	801cd8c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801cbe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbe4:	895b      	ldrh	r3, [r3, #10]
 801cbe6:	2b13      	cmp	r3, #19
 801cbe8:	d806      	bhi.n	801cbf8 <ip4_frag+0xd0>
 801cbea:	4b6c      	ldr	r3, [pc, #432]	@ (801cd9c <ip4_frag+0x274>)
 801cbec:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801cbf0:	496d      	ldr	r1, [pc, #436]	@ (801cda8 <ip4_frag+0x280>)
 801cbf2:	486c      	ldr	r0, [pc, #432]	@ (801cda4 <ip4_frag+0x27c>)
 801cbf4:	f001 fb1c 	bl	801e230 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801cbf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbfa:	685b      	ldr	r3, [r3, #4]
 801cbfc:	2214      	movs	r2, #20
 801cbfe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801cc00:	4618      	mov	r0, r3
 801cc02:	f001 fd40 	bl	801e686 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801cc06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc08:	685b      	ldr	r3, [r3, #4]
 801cc0a:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801cc0c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801cc0e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801cc12:	e064      	b.n	801ccde <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801cc14:	68fb      	ldr	r3, [r7, #12]
 801cc16:	895a      	ldrh	r2, [r3, #10]
 801cc18:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801cc1a:	1ad3      	subs	r3, r2, r3
 801cc1c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801cc1e:	68fb      	ldr	r3, [r7, #12]
 801cc20:	895b      	ldrh	r3, [r3, #10]
 801cc22:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801cc24:	429a      	cmp	r2, r3
 801cc26:	d906      	bls.n	801cc36 <ip4_frag+0x10e>
 801cc28:	4b5c      	ldr	r3, [pc, #368]	@ (801cd9c <ip4_frag+0x274>)
 801cc2a:	f240 322d 	movw	r2, #813	@ 0x32d
 801cc2e:	495f      	ldr	r1, [pc, #380]	@ (801cdac <ip4_frag+0x284>)
 801cc30:	485c      	ldr	r0, [pc, #368]	@ (801cda4 <ip4_frag+0x27c>)
 801cc32:	f001 fafd 	bl	801e230 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801cc36:	8bfa      	ldrh	r2, [r7, #30]
 801cc38:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801cc3c:	4293      	cmp	r3, r2
 801cc3e:	bf28      	it	cs
 801cc40:	4613      	movcs	r3, r2
 801cc42:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801cc46:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801cc4a:	2b00      	cmp	r3, #0
 801cc4c:	d105      	bne.n	801cc5a <ip4_frag+0x132>
        poff = 0;
 801cc4e:	2300      	movs	r3, #0
 801cc50:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801cc52:	68fb      	ldr	r3, [r7, #12]
 801cc54:	681b      	ldr	r3, [r3, #0]
 801cc56:	60fb      	str	r3, [r7, #12]
        continue;
 801cc58:	e041      	b.n	801ccde <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801cc5a:	f7ff ff0d 	bl	801ca78 <ip_frag_alloc_pbuf_custom_ref>
 801cc5e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801cc60:	69bb      	ldr	r3, [r7, #24]
 801cc62:	2b00      	cmp	r3, #0
 801cc64:	d103      	bne.n	801cc6e <ip4_frag+0x146>
        pbuf_free(rambuf);
 801cc66:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cc68:	f7f7 fcd0 	bl	801460c <pbuf_free>
        goto memerr;
 801cc6c:	e08f      	b.n	801cd8e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801cc6e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801cc70:	68fb      	ldr	r3, [r7, #12]
 801cc72:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801cc74:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801cc76:	4413      	add	r3, r2
 801cc78:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801cc7c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801cc80:	9201      	str	r2, [sp, #4]
 801cc82:	9300      	str	r3, [sp, #0]
 801cc84:	4603      	mov	r3, r0
 801cc86:	2241      	movs	r2, #65	@ 0x41
 801cc88:	2000      	movs	r0, #0
 801cc8a:	f7f7 fb05 	bl	8014298 <pbuf_alloced_custom>
 801cc8e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801cc90:	697b      	ldr	r3, [r7, #20]
 801cc92:	2b00      	cmp	r3, #0
 801cc94:	d106      	bne.n	801cca4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801cc96:	69b8      	ldr	r0, [r7, #24]
 801cc98:	f7ff fef6 	bl	801ca88 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801cc9c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cc9e:	f7f7 fcb5 	bl	801460c <pbuf_free>
        goto memerr;
 801cca2:	e074      	b.n	801cd8e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801cca4:	68f8      	ldr	r0, [r7, #12]
 801cca6:	f7f7 fd57 	bl	8014758 <pbuf_ref>
      pcr->original = p;
 801ccaa:	69bb      	ldr	r3, [r7, #24]
 801ccac:	68fa      	ldr	r2, [r7, #12]
 801ccae:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801ccb0:	69bb      	ldr	r3, [r7, #24]
 801ccb2:	4a3f      	ldr	r2, [pc, #252]	@ (801cdb0 <ip4_frag+0x288>)
 801ccb4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801ccb6:	6979      	ldr	r1, [r7, #20]
 801ccb8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801ccba:	f7f7 fd75 	bl	80147a8 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801ccbe:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801ccc2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801ccc6:	1ad3      	subs	r3, r2, r3
 801ccc8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801cccc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801ccd0:	2b00      	cmp	r3, #0
 801ccd2:	d004      	beq.n	801ccde <ip4_frag+0x1b6>
        poff = 0;
 801ccd4:	2300      	movs	r3, #0
 801ccd6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801ccd8:	68fb      	ldr	r3, [r7, #12]
 801ccda:	681b      	ldr	r3, [r3, #0]
 801ccdc:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801ccde:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801cce2:	2b00      	cmp	r3, #0
 801cce4:	d196      	bne.n	801cc14 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801cce6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801cce8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801ccec:	4413      	add	r3, r2
 801ccee:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801ccf0:	68bb      	ldr	r3, [r7, #8]
 801ccf2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801ccf4:	f1a3 0213 	sub.w	r2, r3, #19
 801ccf8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801ccfc:	429a      	cmp	r2, r3
 801ccfe:	bfcc      	ite	gt
 801cd00:	2301      	movgt	r3, #1
 801cd02:	2300      	movle	r3, #0
 801cd04:	b2db      	uxtb	r3, r3
 801cd06:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801cd08:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801cd0c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cd10:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801cd12:	6a3b      	ldr	r3, [r7, #32]
 801cd14:	2b00      	cmp	r3, #0
 801cd16:	d002      	beq.n	801cd1e <ip4_frag+0x1f6>
 801cd18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cd1a:	2b00      	cmp	r3, #0
 801cd1c:	d003      	beq.n	801cd26 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801cd1e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801cd20:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801cd24:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801cd26:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801cd28:	4618      	mov	r0, r3
 801cd2a:	f7f6 f881 	bl	8012e30 <lwip_htons>
 801cd2e:	4603      	mov	r3, r0
 801cd30:	461a      	mov	r2, r3
 801cd32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cd34:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801cd36:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801cd38:	3314      	adds	r3, #20
 801cd3a:	b29b      	uxth	r3, r3
 801cd3c:	4618      	mov	r0, r3
 801cd3e:	f7f6 f877 	bl	8012e30 <lwip_htons>
 801cd42:	4603      	mov	r3, r0
 801cd44:	461a      	mov	r2, r3
 801cd46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cd48:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801cd4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cd4c:	2200      	movs	r2, #0
 801cd4e:	729a      	strb	r2, [r3, #10]
 801cd50:	2200      	movs	r2, #0
 801cd52:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801cd54:	68bb      	ldr	r3, [r7, #8]
 801cd56:	695b      	ldr	r3, [r3, #20]
 801cd58:	687a      	ldr	r2, [r7, #4]
 801cd5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801cd5c:	68b8      	ldr	r0, [r7, #8]
 801cd5e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801cd60:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cd62:	f7f7 fc53 	bl	801460c <pbuf_free>
    left = (u16_t)(left - fragsize);
 801cd66:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801cd6a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801cd6c:	1ad3      	subs	r3, r2, r3
 801cd6e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801cd72:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801cd76:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801cd78:	4413      	add	r3, r2
 801cd7a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801cd7e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801cd82:	2b00      	cmp	r3, #0
 801cd84:	f47f af19 	bne.w	801cbba <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801cd88:	2300      	movs	r3, #0
 801cd8a:	e002      	b.n	801cd92 <ip4_frag+0x26a>
      goto memerr;
 801cd8c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801cd8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 801cd92:	4618      	mov	r0, r3
 801cd94:	3748      	adds	r7, #72	@ 0x48
 801cd96:	46bd      	mov	sp, r7
 801cd98:	bd80      	pop	{r7, pc}
 801cd9a:	bf00      	nop
 801cd9c:	08021bd8 	.word	0x08021bd8
 801cda0:	08021db4 	.word	0x08021db4
 801cda4:	08021c20 	.word	0x08021c20
 801cda8:	08021dd0 	.word	0x08021dd0
 801cdac:	08021df0 	.word	0x08021df0
 801cdb0:	0801cac1 	.word	0x0801cac1

0801cdb4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801cdb4:	b580      	push	{r7, lr}
 801cdb6:	b086      	sub	sp, #24
 801cdb8:	af00      	add	r7, sp, #0
 801cdba:	6078      	str	r0, [r7, #4]
 801cdbc:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801cdbe:	230e      	movs	r3, #14
 801cdc0:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801cdc2:	687b      	ldr	r3, [r7, #4]
 801cdc4:	895b      	ldrh	r3, [r3, #10]
 801cdc6:	2b0e      	cmp	r3, #14
 801cdc8:	d96e      	bls.n	801cea8 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801cdca:	687b      	ldr	r3, [r7, #4]
 801cdcc:	7bdb      	ldrb	r3, [r3, #15]
 801cdce:	2b00      	cmp	r3, #0
 801cdd0:	d106      	bne.n	801cde0 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801cdd2:	683b      	ldr	r3, [r7, #0]
 801cdd4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801cdd8:	3301      	adds	r3, #1
 801cdda:	b2da      	uxtb	r2, r3
 801cddc:	687b      	ldr	r3, [r7, #4]
 801cdde:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801cde0:	687b      	ldr	r3, [r7, #4]
 801cde2:	685b      	ldr	r3, [r3, #4]
 801cde4:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801cde6:	693b      	ldr	r3, [r7, #16]
 801cde8:	7b1a      	ldrb	r2, [r3, #12]
 801cdea:	7b5b      	ldrb	r3, [r3, #13]
 801cdec:	021b      	lsls	r3, r3, #8
 801cdee:	4313      	orrs	r3, r2
 801cdf0:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801cdf2:	693b      	ldr	r3, [r7, #16]
 801cdf4:	781b      	ldrb	r3, [r3, #0]
 801cdf6:	f003 0301 	and.w	r3, r3, #1
 801cdfa:	2b00      	cmp	r3, #0
 801cdfc:	d023      	beq.n	801ce46 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801cdfe:	693b      	ldr	r3, [r7, #16]
 801ce00:	781b      	ldrb	r3, [r3, #0]
 801ce02:	2b01      	cmp	r3, #1
 801ce04:	d10f      	bne.n	801ce26 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801ce06:	693b      	ldr	r3, [r7, #16]
 801ce08:	785b      	ldrb	r3, [r3, #1]
 801ce0a:	2b00      	cmp	r3, #0
 801ce0c:	d11b      	bne.n	801ce46 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801ce0e:	693b      	ldr	r3, [r7, #16]
 801ce10:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801ce12:	2b5e      	cmp	r3, #94	@ 0x5e
 801ce14:	d117      	bne.n	801ce46 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801ce16:	687b      	ldr	r3, [r7, #4]
 801ce18:	7b5b      	ldrb	r3, [r3, #13]
 801ce1a:	f043 0310 	orr.w	r3, r3, #16
 801ce1e:	b2da      	uxtb	r2, r3
 801ce20:	687b      	ldr	r3, [r7, #4]
 801ce22:	735a      	strb	r2, [r3, #13]
 801ce24:	e00f      	b.n	801ce46 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801ce26:	693b      	ldr	r3, [r7, #16]
 801ce28:	2206      	movs	r2, #6
 801ce2a:	4928      	ldr	r1, [pc, #160]	@ (801cecc <ethernet_input+0x118>)
 801ce2c:	4618      	mov	r0, r3
 801ce2e:	f001 fb47 	bl	801e4c0 <memcmp>
 801ce32:	4603      	mov	r3, r0
 801ce34:	2b00      	cmp	r3, #0
 801ce36:	d106      	bne.n	801ce46 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801ce38:	687b      	ldr	r3, [r7, #4]
 801ce3a:	7b5b      	ldrb	r3, [r3, #13]
 801ce3c:	f043 0308 	orr.w	r3, r3, #8
 801ce40:	b2da      	uxtb	r2, r3
 801ce42:	687b      	ldr	r3, [r7, #4]
 801ce44:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801ce46:	89fb      	ldrh	r3, [r7, #14]
 801ce48:	2b08      	cmp	r3, #8
 801ce4a:	d003      	beq.n	801ce54 <ethernet_input+0xa0>
 801ce4c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801ce50:	d014      	beq.n	801ce7c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801ce52:	e032      	b.n	801ceba <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801ce54:	683b      	ldr	r3, [r7, #0]
 801ce56:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ce5a:	f003 0308 	and.w	r3, r3, #8
 801ce5e:	2b00      	cmp	r3, #0
 801ce60:	d024      	beq.n	801ceac <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801ce62:	8afb      	ldrh	r3, [r7, #22]
 801ce64:	4619      	mov	r1, r3
 801ce66:	6878      	ldr	r0, [r7, #4]
 801ce68:	f7f7 fb4a 	bl	8014500 <pbuf_remove_header>
 801ce6c:	4603      	mov	r3, r0
 801ce6e:	2b00      	cmp	r3, #0
 801ce70:	d11e      	bne.n	801ceb0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801ce72:	6839      	ldr	r1, [r7, #0]
 801ce74:	6878      	ldr	r0, [r7, #4]
 801ce76:	f7fe ff21 	bl	801bcbc <ip4_input>
      break;
 801ce7a:	e013      	b.n	801cea4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801ce7c:	683b      	ldr	r3, [r7, #0]
 801ce7e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801ce82:	f003 0308 	and.w	r3, r3, #8
 801ce86:	2b00      	cmp	r3, #0
 801ce88:	d014      	beq.n	801ceb4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801ce8a:	8afb      	ldrh	r3, [r7, #22]
 801ce8c:	4619      	mov	r1, r3
 801ce8e:	6878      	ldr	r0, [r7, #4]
 801ce90:	f7f7 fb36 	bl	8014500 <pbuf_remove_header>
 801ce94:	4603      	mov	r3, r0
 801ce96:	2b00      	cmp	r3, #0
 801ce98:	d10e      	bne.n	801ceb8 <ethernet_input+0x104>
        etharp_input(p, netif);
 801ce9a:	6839      	ldr	r1, [r7, #0]
 801ce9c:	6878      	ldr	r0, [r7, #4]
 801ce9e:	f7fe f8c1 	bl	801b024 <etharp_input>
      break;
 801cea2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801cea4:	2300      	movs	r3, #0
 801cea6:	e00c      	b.n	801cec2 <ethernet_input+0x10e>
    goto free_and_return;
 801cea8:	bf00      	nop
 801ceaa:	e006      	b.n	801ceba <ethernet_input+0x106>
        goto free_and_return;
 801ceac:	bf00      	nop
 801ceae:	e004      	b.n	801ceba <ethernet_input+0x106>
        goto free_and_return;
 801ceb0:	bf00      	nop
 801ceb2:	e002      	b.n	801ceba <ethernet_input+0x106>
        goto free_and_return;
 801ceb4:	bf00      	nop
 801ceb6:	e000      	b.n	801ceba <ethernet_input+0x106>
        goto free_and_return;
 801ceb8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801ceba:	6878      	ldr	r0, [r7, #4]
 801cebc:	f7f7 fba6 	bl	801460c <pbuf_free>
  return ERR_OK;
 801cec0:	2300      	movs	r3, #0
}
 801cec2:	4618      	mov	r0, r3
 801cec4:	3718      	adds	r7, #24
 801cec6:	46bd      	mov	sp, r7
 801cec8:	bd80      	pop	{r7, pc}
 801ceca:	bf00      	nop
 801cecc:	080225d4 	.word	0x080225d4

0801ced0 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801ced0:	b580      	push	{r7, lr}
 801ced2:	b086      	sub	sp, #24
 801ced4:	af00      	add	r7, sp, #0
 801ced6:	60f8      	str	r0, [r7, #12]
 801ced8:	60b9      	str	r1, [r7, #8]
 801ceda:	607a      	str	r2, [r7, #4]
 801cedc:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801cede:	8c3b      	ldrh	r3, [r7, #32]
 801cee0:	4618      	mov	r0, r3
 801cee2:	f7f5 ffa5 	bl	8012e30 <lwip_htons>
 801cee6:	4603      	mov	r3, r0
 801cee8:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801ceea:	210e      	movs	r1, #14
 801ceec:	68b8      	ldr	r0, [r7, #8]
 801ceee:	f7f7 faf7 	bl	80144e0 <pbuf_add_header>
 801cef2:	4603      	mov	r3, r0
 801cef4:	2b00      	cmp	r3, #0
 801cef6:	d125      	bne.n	801cf44 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801cef8:	68bb      	ldr	r3, [r7, #8]
 801cefa:	685b      	ldr	r3, [r3, #4]
 801cefc:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801cefe:	693b      	ldr	r3, [r7, #16]
 801cf00:	8afa      	ldrh	r2, [r7, #22]
 801cf02:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801cf04:	693b      	ldr	r3, [r7, #16]
 801cf06:	2206      	movs	r2, #6
 801cf08:	6839      	ldr	r1, [r7, #0]
 801cf0a:	4618      	mov	r0, r3
 801cf0c:	f001 fbbb 	bl	801e686 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801cf10:	693b      	ldr	r3, [r7, #16]
 801cf12:	3306      	adds	r3, #6
 801cf14:	2206      	movs	r2, #6
 801cf16:	6879      	ldr	r1, [r7, #4]
 801cf18:	4618      	mov	r0, r3
 801cf1a:	f001 fbb4 	bl	801e686 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801cf1e:	68fb      	ldr	r3, [r7, #12]
 801cf20:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801cf24:	2b06      	cmp	r3, #6
 801cf26:	d006      	beq.n	801cf36 <ethernet_output+0x66>
 801cf28:	4b0a      	ldr	r3, [pc, #40]	@ (801cf54 <ethernet_output+0x84>)
 801cf2a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801cf2e:	490a      	ldr	r1, [pc, #40]	@ (801cf58 <ethernet_output+0x88>)
 801cf30:	480a      	ldr	r0, [pc, #40]	@ (801cf5c <ethernet_output+0x8c>)
 801cf32:	f001 f97d 	bl	801e230 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801cf36:	68fb      	ldr	r3, [r7, #12]
 801cf38:	699b      	ldr	r3, [r3, #24]
 801cf3a:	68b9      	ldr	r1, [r7, #8]
 801cf3c:	68f8      	ldr	r0, [r7, #12]
 801cf3e:	4798      	blx	r3
 801cf40:	4603      	mov	r3, r0
 801cf42:	e002      	b.n	801cf4a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801cf44:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801cf46:	f06f 0301 	mvn.w	r3, #1
}
 801cf4a:	4618      	mov	r0, r3
 801cf4c:	3718      	adds	r7, #24
 801cf4e:	46bd      	mov	sp, r7
 801cf50:	bd80      	pop	{r7, pc}
 801cf52:	bf00      	nop
 801cf54:	08021e00 	.word	0x08021e00
 801cf58:	08021e38 	.word	0x08021e38
 801cf5c:	08021e6c 	.word	0x08021e6c

0801cf60 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801cf60:	b580      	push	{r7, lr}
 801cf62:	b082      	sub	sp, #8
 801cf64:	af00      	add	r7, sp, #0
 801cf66:	6078      	str	r0, [r7, #4]
 801cf68:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801cf6a:	683b      	ldr	r3, [r7, #0]
 801cf6c:	2200      	movs	r2, #0
 801cf6e:	2104      	movs	r1, #4
 801cf70:	4618      	mov	r0, r3
 801cf72:	f7f2 f8e9 	bl	800f148 <osMessageQueueNew>
 801cf76:	4602      	mov	r2, r0
 801cf78:	687b      	ldr	r3, [r7, #4]
 801cf7a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801cf7c:	687b      	ldr	r3, [r7, #4]
 801cf7e:	681b      	ldr	r3, [r3, #0]
 801cf80:	2b00      	cmp	r3, #0
 801cf82:	d102      	bne.n	801cf8a <sys_mbox_new+0x2a>
    return ERR_MEM;
 801cf84:	f04f 33ff 	mov.w	r3, #4294967295
 801cf88:	e000      	b.n	801cf8c <sys_mbox_new+0x2c>

  return ERR_OK;
 801cf8a:	2300      	movs	r3, #0
}
 801cf8c:	4618      	mov	r0, r3
 801cf8e:	3708      	adds	r7, #8
 801cf90:	46bd      	mov	sp, r7
 801cf92:	bd80      	pop	{r7, pc}

0801cf94 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801cf94:	b580      	push	{r7, lr}
 801cf96:	b084      	sub	sp, #16
 801cf98:	af00      	add	r7, sp, #0
 801cf9a:	6078      	str	r0, [r7, #4]
 801cf9c:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801cf9e:	687b      	ldr	r3, [r7, #4]
 801cfa0:	6818      	ldr	r0, [r3, #0]
 801cfa2:	4639      	mov	r1, r7
 801cfa4:	2300      	movs	r3, #0
 801cfa6:	2200      	movs	r2, #0
 801cfa8:	f7f2 f954 	bl	800f254 <osMessageQueuePut>
 801cfac:	4603      	mov	r3, r0
 801cfae:	2b00      	cmp	r3, #0
 801cfb0:	d102      	bne.n	801cfb8 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801cfb2:	2300      	movs	r3, #0
 801cfb4:	73fb      	strb	r3, [r7, #15]
 801cfb6:	e001      	b.n	801cfbc <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801cfb8:	23ff      	movs	r3, #255	@ 0xff
 801cfba:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801cfbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801cfc0:	4618      	mov	r0, r3
 801cfc2:	3710      	adds	r7, #16
 801cfc4:	46bd      	mov	sp, r7
 801cfc6:	bd80      	pop	{r7, pc}

0801cfc8 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801cfc8:	b580      	push	{r7, lr}
 801cfca:	b086      	sub	sp, #24
 801cfcc:	af00      	add	r7, sp, #0
 801cfce:	60f8      	str	r0, [r7, #12]
 801cfd0:	60b9      	str	r1, [r7, #8]
 801cfd2:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801cfd4:	f7f1 fd1a 	bl	800ea0c <osKernelGetTickCount>
 801cfd8:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801cfda:	687b      	ldr	r3, [r7, #4]
 801cfdc:	2b00      	cmp	r3, #0
 801cfde:	d013      	beq.n	801d008 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801cfe0:	68fb      	ldr	r3, [r7, #12]
 801cfe2:	6818      	ldr	r0, [r3, #0]
 801cfe4:	687b      	ldr	r3, [r7, #4]
 801cfe6:	2200      	movs	r2, #0
 801cfe8:	68b9      	ldr	r1, [r7, #8]
 801cfea:	f7f2 f9a7 	bl	800f33c <osMessageQueueGet>
 801cfee:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801cff0:	693b      	ldr	r3, [r7, #16]
 801cff2:	2b00      	cmp	r3, #0
 801cff4:	d105      	bne.n	801d002 <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801cff6:	f7f1 fd09 	bl	800ea0c <osKernelGetTickCount>
 801cffa:	4602      	mov	r2, r0
 801cffc:	697b      	ldr	r3, [r7, #20]
 801cffe:	1ad3      	subs	r3, r2, r3
 801d000:	e00f      	b.n	801d022 <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801d002:	f04f 33ff 	mov.w	r3, #4294967295
 801d006:	e00c      	b.n	801d022 <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801d008:	68fb      	ldr	r3, [r7, #12]
 801d00a:	6818      	ldr	r0, [r3, #0]
 801d00c:	f04f 33ff 	mov.w	r3, #4294967295
 801d010:	2200      	movs	r2, #0
 801d012:	68b9      	ldr	r1, [r7, #8]
 801d014:	f7f2 f992 	bl	800f33c <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801d018:	f7f1 fcf8 	bl	800ea0c <osKernelGetTickCount>
 801d01c:	4602      	mov	r2, r0
 801d01e:	697b      	ldr	r3, [r7, #20]
 801d020:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801d022:	4618      	mov	r0, r3
 801d024:	3718      	adds	r7, #24
 801d026:	46bd      	mov	sp, r7
 801d028:	bd80      	pop	{r7, pc}

0801d02a <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801d02a:	b480      	push	{r7}
 801d02c:	b083      	sub	sp, #12
 801d02e:	af00      	add	r7, sp, #0
 801d030:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801d032:	687b      	ldr	r3, [r7, #4]
 801d034:	681b      	ldr	r3, [r3, #0]
 801d036:	2b00      	cmp	r3, #0
 801d038:	d101      	bne.n	801d03e <sys_mbox_valid+0x14>
    return 0;
 801d03a:	2300      	movs	r3, #0
 801d03c:	e000      	b.n	801d040 <sys_mbox_valid+0x16>
  else
    return 1;
 801d03e:	2301      	movs	r3, #1
}
 801d040:	4618      	mov	r0, r3
 801d042:	370c      	adds	r7, #12
 801d044:	46bd      	mov	sp, r7
 801d046:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d04a:	4770      	bx	lr

0801d04c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801d04c:	b580      	push	{r7, lr}
 801d04e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801d050:	2000      	movs	r0, #0
 801d052:	f7f1 fdd7 	bl	800ec04 <osMutexNew>
 801d056:	4603      	mov	r3, r0
 801d058:	4a01      	ldr	r2, [pc, #4]	@ (801d060 <sys_init+0x14>)
 801d05a:	6013      	str	r3, [r2, #0]
#endif
}
 801d05c:	bf00      	nop
 801d05e:	bd80      	pop	{r7, pc}
 801d060:	2002784c 	.word	0x2002784c

0801d064 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801d064:	b580      	push	{r7, lr}
 801d066:	b082      	sub	sp, #8
 801d068:	af00      	add	r7, sp, #0
 801d06a:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801d06c:	2000      	movs	r0, #0
 801d06e:	f7f1 fdc9 	bl	800ec04 <osMutexNew>
 801d072:	4602      	mov	r2, r0
 801d074:	687b      	ldr	r3, [r7, #4]
 801d076:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801d078:	687b      	ldr	r3, [r7, #4]
 801d07a:	681b      	ldr	r3, [r3, #0]
 801d07c:	2b00      	cmp	r3, #0
 801d07e:	d102      	bne.n	801d086 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801d080:	f04f 33ff 	mov.w	r3, #4294967295
 801d084:	e000      	b.n	801d088 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801d086:	2300      	movs	r3, #0
}
 801d088:	4618      	mov	r0, r3
 801d08a:	3708      	adds	r7, #8
 801d08c:	46bd      	mov	sp, r7
 801d08e:	bd80      	pop	{r7, pc}

0801d090 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801d090:	b580      	push	{r7, lr}
 801d092:	b082      	sub	sp, #8
 801d094:	af00      	add	r7, sp, #0
 801d096:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801d098:	687b      	ldr	r3, [r7, #4]
 801d09a:	681b      	ldr	r3, [r3, #0]
 801d09c:	f04f 31ff 	mov.w	r1, #4294967295
 801d0a0:	4618      	mov	r0, r3
 801d0a2:	f7f1 fe49 	bl	800ed38 <osMutexAcquire>
#endif
}
 801d0a6:	bf00      	nop
 801d0a8:	3708      	adds	r7, #8
 801d0aa:	46bd      	mov	sp, r7
 801d0ac:	bd80      	pop	{r7, pc}

0801d0ae <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801d0ae:	b580      	push	{r7, lr}
 801d0b0:	b082      	sub	sp, #8
 801d0b2:	af00      	add	r7, sp, #0
 801d0b4:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801d0b6:	687b      	ldr	r3, [r7, #4]
 801d0b8:	681b      	ldr	r3, [r3, #0]
 801d0ba:	4618      	mov	r0, r3
 801d0bc:	f7f1 fe9a 	bl	800edf4 <osMutexRelease>
}
 801d0c0:	bf00      	nop
 801d0c2:	3708      	adds	r7, #8
 801d0c4:	46bd      	mov	sp, r7
 801d0c6:	bd80      	pop	{r7, pc}

0801d0c8 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801d0c8:	b580      	push	{r7, lr}
 801d0ca:	b08e      	sub	sp, #56	@ 0x38
 801d0cc:	af00      	add	r7, sp, #0
 801d0ce:	60f8      	str	r0, [r7, #12]
 801d0d0:	60b9      	str	r1, [r7, #8]
 801d0d2:	607a      	str	r2, [r7, #4]
 801d0d4:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801d0d6:	f107 0314 	add.w	r3, r7, #20
 801d0da:	2224      	movs	r2, #36	@ 0x24
 801d0dc:	2100      	movs	r1, #0
 801d0de:	4618      	mov	r0, r3
 801d0e0:	f001 f9fe 	bl	801e4e0 <memset>
 801d0e4:	68fb      	ldr	r3, [r7, #12]
 801d0e6:	617b      	str	r3, [r7, #20]
 801d0e8:	683b      	ldr	r3, [r7, #0]
 801d0ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 801d0ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801d0ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801d0f0:	f107 0314 	add.w	r3, r7, #20
 801d0f4:	461a      	mov	r2, r3
 801d0f6:	6879      	ldr	r1, [r7, #4]
 801d0f8:	68b8      	ldr	r0, [r7, #8]
 801d0fa:	f7f1 fcaf 	bl	800ea5c <osThreadNew>
 801d0fe:	4603      	mov	r3, r0
#endif
}
 801d100:	4618      	mov	r0, r3
 801d102:	3738      	adds	r7, #56	@ 0x38
 801d104:	46bd      	mov	sp, r7
 801d106:	bd80      	pop	{r7, pc}

0801d108 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801d108:	b580      	push	{r7, lr}
 801d10a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801d10c:	4b04      	ldr	r3, [pc, #16]	@ (801d120 <sys_arch_protect+0x18>)
 801d10e:	681b      	ldr	r3, [r3, #0]
 801d110:	f04f 31ff 	mov.w	r1, #4294967295
 801d114:	4618      	mov	r0, r3
 801d116:	f7f1 fe0f 	bl	800ed38 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801d11a:	2301      	movs	r3, #1
}
 801d11c:	4618      	mov	r0, r3
 801d11e:	bd80      	pop	{r7, pc}
 801d120:	2002784c 	.word	0x2002784c

0801d124 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801d124:	b580      	push	{r7, lr}
 801d126:	b082      	sub	sp, #8
 801d128:	af00      	add	r7, sp, #0
 801d12a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801d12c:	4b04      	ldr	r3, [pc, #16]	@ (801d140 <sys_arch_unprotect+0x1c>)
 801d12e:	681b      	ldr	r3, [r3, #0]
 801d130:	4618      	mov	r0, r3
 801d132:	f7f1 fe5f 	bl	800edf4 <osMutexRelease>
}
 801d136:	bf00      	nop
 801d138:	3708      	adds	r7, #8
 801d13a:	46bd      	mov	sp, r7
 801d13c:	bd80      	pop	{r7, pc}
 801d13e:	bf00      	nop
 801d140:	2002784c 	.word	0x2002784c

0801d144 <adc_testing>:
/*
 * @brief Performs a test on the ADC peripheral using the command protocol.
 * @param command: A pointer to the test_command_t struct.
 * @retval result_t: The result of the test (TEST_PASS or TEST_FAIL).
 */
Result adc_testing(test_command_t* command){
 801d144:	b580      	push	{r7, lr}
 801d146:	b088      	sub	sp, #32
 801d148:	af00      	add	r7, sp, #0
 801d14a:	6078      	str	r0, [r7, #4]
	uint32_t adc_value;
    int32_t difference;
    HAL_StatusTypeDef status;

    // Check for valid command and bit pattern length
	if (command == NULL) {
 801d14c:	687b      	ldr	r3, [r7, #4]
 801d14e:	2b00      	cmp	r3, #0
 801d150:	d102      	bne.n	801d158 <adc_testing+0x14>
//        printf("ADC_TEST: Received NULL command pointer. Skipping.\n\r"); // Debug printf
        return TEST_ERR;
 801d152:	f04f 33ff 	mov.w	r3, #4294967295
 801d156:	e099      	b.n	801d28c <adc_testing+0x148>
	}
	uint32_t expected_adc_result = command->bit_pattern[0];
 801d158:	687b      	ldr	r3, [r7, #4]
 801d15a:	79db      	ldrb	r3, [r3, #7]
 801d15c:	61fb      	str	r3, [r7, #28]
	uint32_t adc_tolerance = (uint32_t)(expected_adc_result * TOLERANCE_PERCENT);
 801d15e:	69fb      	ldr	r3, [r7, #28]
 801d160:	ee07 3a90 	vmov	s15, r3
 801d164:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d168:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 801d294 <adc_testing+0x150>
 801d16c:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d170:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801d174:	ee17 3a90 	vmov	r3, s15
 801d178:	61bb      	str	r3, [r7, #24]

    status = HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 801d17a:	2100      	movs	r1, #0
 801d17c:	4846      	ldr	r0, [pc, #280]	@ (801d298 <adc_testing+0x154>)
 801d17e:	f7e6 fad7 	bl	8003730 <HAL_DAC_Start>
 801d182:	4603      	mov	r3, r0
 801d184:	75bb      	strb	r3, [r7, #22]
    if (status != HAL_OK) {
 801d186:	7dbb      	ldrb	r3, [r7, #22]
 801d188:	2b00      	cmp	r3, #0
 801d18a:	d004      	beq.n	801d196 <adc_testing+0x52>
//        printf("Error: Failed to start DAC conversion. Status: %d\n\r", status); // Debug printf
        vPortFree(command);
 801d18c:	6878      	ldr	r0, [r7, #4]
 801d18e:	f7f5 fb91 	bl	80128b4 <vPortFree>
        return TEST_FAIL;
 801d192:	23ff      	movs	r3, #255	@ 0xff
 801d194:	e07a      	b.n	801d28c <adc_testing+0x148>
    }

	for(uint8_t i=0 ; i< command->iterations ; i++){
 801d196:	2300      	movs	r3, #0
 801d198:	75fb      	strb	r3, [r7, #23]
 801d19a:	e06e      	b.n	801d27a <adc_testing+0x136>

		if(i < command->bit_pattern_length){
 801d19c:	687b      	ldr	r3, [r7, #4]
 801d19e:	799b      	ldrb	r3, [r3, #6]
 801d1a0:	7dfa      	ldrb	r2, [r7, #23]
 801d1a2:	429a      	cmp	r2, r3
 801d1a4:	d214      	bcs.n	801d1d0 <adc_testing+0x8c>
			// Extract the 8-bit expected ADC value from the command's bit pattern
		    expected_adc_result = command->bit_pattern[i];
 801d1a6:	7dfb      	ldrb	r3, [r7, #23]
 801d1a8:	687a      	ldr	r2, [r7, #4]
 801d1aa:	4413      	add	r3, r2
 801d1ac:	79db      	ldrb	r3, [r3, #7]
 801d1ae:	61fb      	str	r3, [r7, #28]
		    // Define a tolerance based on the expected result.
		    adc_tolerance = (uint8_t)(expected_adc_result * TOLERANCE_PERCENT);
 801d1b0:	69fb      	ldr	r3, [r7, #28]
 801d1b2:	ee07 3a90 	vmov	s15, r3
 801d1b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d1ba:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 801d294 <adc_testing+0x150>
 801d1be:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d1c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801d1c6:	edc7 7a00 	vstr	s15, [r7]
 801d1ca:	783b      	ldrb	r3, [r7, #0]
 801d1cc:	b2db      	uxtb	r3, r3
 801d1ce:	61bb      	str	r3, [r7, #24]
		}

	    // Set value to DAC and run
	    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_8B_R, expected_adc_result);
 801d1d0:	69fb      	ldr	r3, [r7, #28]
 801d1d2:	2208      	movs	r2, #8
 801d1d4:	2100      	movs	r1, #0
 801d1d6:	4830      	ldr	r0, [pc, #192]	@ (801d298 <adc_testing+0x154>)
 801d1d8:	f7e6 fb57 	bl	800388a <HAL_DAC_SetValue>
	    HAL_Delay(1); // allow DAC to settle
 801d1dc:	2001      	movs	r0, #1
 801d1de:	f7e5 fa63 	bl	80026a8 <HAL_Delay>

	    // Start ADC conversion
	    status = HAL_ADC_Start_IT(&hadc1);
 801d1e2:	482e      	ldr	r0, [pc, #184]	@ (801d29c <adc_testing+0x158>)
 801d1e4:	f7e5 fafc 	bl	80027e0 <HAL_ADC_Start_IT>
 801d1e8:	4603      	mov	r3, r0
 801d1ea:	75bb      	strb	r3, [r7, #22]
	    if (status != HAL_OK) {
 801d1ec:	7dbb      	ldrb	r3, [r7, #22]
 801d1ee:	2b00      	cmp	r3, #0
 801d1f0:	d007      	beq.n	801d202 <adc_testing+0xbe>
//	        printf("Error: Failed to start ADC conversion. Status: %d\n\r", status); // Debug printf
	    	HAL_ADC_Stop(&hadc1);
 801d1f2:	482a      	ldr	r0, [pc, #168]	@ (801d29c <adc_testing+0x158>)
 801d1f4:	f7e5 fac0 	bl	8002778 <HAL_ADC_Stop>
	        vPortFree(command);
 801d1f8:	6878      	ldr	r0, [r7, #4]
 801d1fa:	f7f5 fb5b 	bl	80128b4 <vPortFree>
	        return TEST_FAIL;
 801d1fe:	23ff      	movs	r3, #255	@ 0xff
 801d200:	e044      	b.n	801d28c <adc_testing+0x148>
	    }

	    // waiting for the ADC conversion to complete and give a semaphore
	    if (xSemaphoreTake(AdcSemHandle, HAL_MAX_DELAY) == pdPASS){
 801d202:	4b27      	ldr	r3, [pc, #156]	@ (801d2a0 <adc_testing+0x15c>)
 801d204:	681b      	ldr	r3, [r3, #0]
 801d206:	f04f 31ff 	mov.w	r1, #4294967295
 801d20a:	4618      	mov	r0, r3
 801d20c:	f7f2 ffaa 	bl	8010164 <xQueueSemaphoreTake>
 801d210:	4603      	mov	r3, r0
 801d212:	2b01      	cmp	r3, #1
 801d214:	d111      	bne.n	801d23a <adc_testing+0xf6>
		  // Get the converted value
		  adc_value = HAL_ADC_GetValue(&hadc1);
 801d216:	4821      	ldr	r0, [pc, #132]	@ (801d29c <adc_testing+0x158>)
 801d218:	f7e5 fcca 	bl	8002bb0 <HAL_ADC_GetValue>
 801d21c:	6138      	str	r0, [r7, #16]
	         vPortFree(command);
	         return TEST_FAIL;
		}

		// Compare the result with the expected value, within a tolerance
		difference = adc_value - expected_adc_result;
 801d21e:	693a      	ldr	r2, [r7, #16]
 801d220:	69fb      	ldr	r3, [r7, #28]
 801d222:	1ad3      	subs	r3, r2, r3
 801d224:	60fb      	str	r3, [r7, #12]
		difference = (difference < 0) ? -difference : difference; //absolute value of the difference
 801d226:	68fb      	ldr	r3, [r7, #12]
 801d228:	2b00      	cmp	r3, #0
 801d22a:	bfb8      	it	lt
 801d22c:	425b      	neglt	r3, r3
 801d22e:	60fb      	str	r3, [r7, #12]

		if (difference > adc_tolerance)
 801d230:	68fb      	ldr	r3, [r7, #12]
 801d232:	69ba      	ldr	r2, [r7, #24]
 801d234:	429a      	cmp	r2, r3
 801d236:	d210      	bcs.n	801d25a <adc_testing+0x116>
 801d238:	e007      	b.n	801d24a <adc_testing+0x106>
	         HAL_ADC_Stop(&hadc1);
 801d23a:	4818      	ldr	r0, [pc, #96]	@ (801d29c <adc_testing+0x158>)
 801d23c:	f7e5 fa9c 	bl	8002778 <HAL_ADC_Stop>
	         vPortFree(command);
 801d240:	6878      	ldr	r0, [r7, #4]
 801d242:	f7f5 fb37 	bl	80128b4 <vPortFree>
	         return TEST_FAIL;
 801d246:	23ff      	movs	r3, #255	@ 0xff
 801d248:	e020      	b.n	801d28c <adc_testing+0x148>
		{
//			  printf("Test failed on iteration %u- Expected Value: %u, ADC value: %lu.\n\r",i+1, expected_adc_result, adc_value); // Debug printf
			  HAL_ADC_Stop(&hadc1);
 801d24a:	4814      	ldr	r0, [pc, #80]	@ (801d29c <adc_testing+0x158>)
 801d24c:	f7e5 fa94 	bl	8002778 <HAL_ADC_Stop>
			  vPortFree(command);
 801d250:	6878      	ldr	r0, [r7, #4]
 801d252:	f7f5 fb2f 	bl	80128b4 <vPortFree>
			  return TEST_FAIL;
 801d256:	23ff      	movs	r3, #255	@ 0xff
 801d258:	e018      	b.n	801d28c <adc_testing+0x148>
//				// Debug printf
//			  printf("ADC value is within tolerance for iteration %u\n\r", i+1);
//			  printf("Expected value=%d >> ADC value =%ld \n\r", expected_adc_result, adc_value);
		}
		// Stop the ADC conversion
		status = HAL_ADC_Stop(&hadc1);
 801d25a:	4810      	ldr	r0, [pc, #64]	@ (801d29c <adc_testing+0x158>)
 801d25c:	f7e5 fa8c 	bl	8002778 <HAL_ADC_Stop>
 801d260:	4603      	mov	r3, r0
 801d262:	75bb      	strb	r3, [r7, #22]
		if (status != HAL_OK) {
 801d264:	7dbb      	ldrb	r3, [r7, #22]
 801d266:	2b00      	cmp	r3, #0
 801d268:	d004      	beq.n	801d274 <adc_testing+0x130>
//			printf("Warning: Failed to stop ADC conversion. Status: %d\n\r", status); // Debug printf
	         vPortFree(command);
 801d26a:	6878      	ldr	r0, [r7, #4]
 801d26c:	f7f5 fb22 	bl	80128b4 <vPortFree>
	         return TEST_FAIL;
 801d270:	23ff      	movs	r3, #255	@ 0xff
 801d272:	e00b      	b.n	801d28c <adc_testing+0x148>
	for(uint8_t i=0 ; i< command->iterations ; i++){
 801d274:	7dfb      	ldrb	r3, [r7, #23]
 801d276:	3301      	adds	r3, #1
 801d278:	75fb      	strb	r3, [r7, #23]
 801d27a:	687b      	ldr	r3, [r7, #4]
 801d27c:	795b      	ldrb	r3, [r3, #5]
 801d27e:	7dfa      	ldrb	r2, [r7, #23]
 801d280:	429a      	cmp	r2, r3
 801d282:	d38b      	bcc.n	801d19c <adc_testing+0x58>
		}
	} // end of iterations

	vPortFree(command);
 801d284:	6878      	ldr	r0, [r7, #4]
 801d286:	f7f5 fb15 	bl	80128b4 <vPortFree>
	return TEST_PASS;
 801d28a:	2301      	movs	r3, #1
}
 801d28c:	4618      	mov	r0, r3
 801d28e:	3720      	adds	r7, #32
 801d290:	46bd      	mov	sp, r7
 801d292:	bd80      	pop	{r7, pc}
 801d294:	3dcccccd 	.word	0x3dcccccd
 801d298:	20000254 	.word	0x20000254
 801d29c:	200001e8 	.word	0x200001e8
 801d2a0:	20000d04 	.word	0x20000d04

0801d2a4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 801d2a4:	b580      	push	{r7, lr}
 801d2a6:	b084      	sub	sp, #16
 801d2a8:	af00      	add	r7, sp, #0
 801d2aa:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801d2ac:	2300      	movs	r3, #0
 801d2ae:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR(AdcSemHandle, &xHigherPriorityTaskWoken);
 801d2b0:	4b0b      	ldr	r3, [pc, #44]	@ (801d2e0 <HAL_ADC_ConvCpltCallback+0x3c>)
 801d2b2:	681b      	ldr	r3, [r3, #0]
 801d2b4:	f107 020c 	add.w	r2, r7, #12
 801d2b8:	4611      	mov	r1, r2
 801d2ba:	4618      	mov	r0, r3
 801d2bc:	f7f2 fdd1 	bl	800fe62 <xQueueGiveFromISR>
//	printf("ADC complete callback fired and gave a semaphore\n\r"); // Debug printf
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801d2c0:	68fb      	ldr	r3, [r7, #12]
 801d2c2:	2b00      	cmp	r3, #0
 801d2c4:	d007      	beq.n	801d2d6 <HAL_ADC_ConvCpltCallback+0x32>
 801d2c6:	4b07      	ldr	r3, [pc, #28]	@ (801d2e4 <HAL_ADC_ConvCpltCallback+0x40>)
 801d2c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801d2cc:	601a      	str	r2, [r3, #0]
 801d2ce:	f3bf 8f4f 	dsb	sy
 801d2d2:	f3bf 8f6f 	isb	sy
}
 801d2d6:	bf00      	nop
 801d2d8:	3710      	adds	r7, #16
 801d2da:	46bd      	mov	sp, r7
 801d2dc:	bd80      	pop	{r7, pc}
 801d2de:	bf00      	nop
 801d2e0:	20000d04 	.word	0x20000d04
 801d2e4:	e000ed04 	.word	0xe000ed04

0801d2e8 <i2c_testing>:
#define I2C_SENDER 		(&hi2c4)   // Master
#define I2C_RECEIVER 	(&hi2c1)   // Slave
#define I2C_SLAVE_ADDR  (120 << 1) // left-shifted 7-bit address


Result i2c_testing(test_command_t* command){
 801d2e8:	b580      	push	{r7, lr}
 801d2ea:	f5ad 7d46 	sub.w	sp, sp, #792	@ 0x318
 801d2ee:	af00      	add	r7, sp, #0
 801d2f0:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d2f4:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d2f8:	6018      	str	r0, [r3, #0]

	uint8_t tx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801d2fa:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d2fe:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801d302:	4618      	mov	r0, r3
 801d304:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801d308:	461a      	mov	r2, r3
 801d30a:	2100      	movs	r1, #0
 801d30c:	f001 f8e8 	bl	801e4e0 <memset>
	uint8_t rx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801d310:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d314:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 801d318:	4618      	mov	r0, r3
 801d31a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801d31e:	461a      	mov	r2, r3
 801d320:	2100      	movs	r1, #0
 801d322:	f001 f8dd 	bl	801e4e0 <memset>
	uint8_t echo_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801d326:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d32a:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 801d32e:	4618      	mov	r0, r3
 801d330:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801d334:	461a      	mov	r2, r3
 801d336:	2100      	movs	r1, #0
 801d338:	f001 f8d2 	bl	801e4e0 <memset>

	HAL_StatusTypeDef status;

	if (command == NULL) {
 801d33c:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d340:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d344:	681b      	ldr	r3, [r3, #0]
 801d346:	2b00      	cmp	r3, #0
 801d348:	d102      	bne.n	801d350 <i2c_testing+0x68>
//        printf("I2C_TEST: Received NULL command pointer. Skipping.\n\r"); // Debug printf
        return TEST_ERR;
 801d34a:	f04f 33ff 	mov.w	r3, #4294967295
 801d34e:	e17b      	b.n	801d648 <i2c_testing+0x360>
	}

    memcpy(tx_buffer, command->bit_pattern, command->bit_pattern_length);
 801d350:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d354:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d358:	681b      	ldr	r3, [r3, #0]
 801d35a:	1dd9      	adds	r1, r3, #7
 801d35c:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d360:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d364:	681b      	ldr	r3, [r3, #0]
 801d366:	799b      	ldrb	r3, [r3, #6]
 801d368:	461a      	mov	r2, r3
 801d36a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801d36e:	4618      	mov	r0, r3
 801d370:	f001 f989 	bl	801e686 <memcpy>

	for(uint8_t i=0 ; i< command->iterations ; i++){
 801d374:	2300      	movs	r3, #0
 801d376:	f887 3317 	strb.w	r3, [r7, #791]	@ 0x317
 801d37a:	e152      	b.n	801d622 <i2c_testing+0x33a>
	    printf("I2C_TEST: Iteration %u/%u -\n\r", i + 1, command->iterations); // Debug printf
 801d37c:	f897 3317 	ldrb.w	r3, [r7, #791]	@ 0x317
 801d380:	1c59      	adds	r1, r3, #1
 801d382:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d386:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d38a:	681b      	ldr	r3, [r3, #0]
 801d38c:	795b      	ldrb	r3, [r3, #5]
 801d38e:	461a      	mov	r2, r3
 801d390:	48b0      	ldr	r0, [pc, #704]	@ (801d654 <i2c_testing+0x36c>)
 801d392:	f000 ff4d 	bl	801e230 <iprintf>
	    memset(rx_buffer, 0, command->bit_pattern_length);
 801d396:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d39a:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d39e:	681b      	ldr	r3, [r3, #0]
 801d3a0:	799b      	ldrb	r3, [r3, #6]
 801d3a2:	461a      	mov	r2, r3
 801d3a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801d3a8:	2100      	movs	r1, #0
 801d3aa:	4618      	mov	r0, r3
 801d3ac:	f001 f898 	bl	801e4e0 <memset>

	    // --- 1. START RECEIVE DMA FIRST (SLAVE) ---
	    status = HAL_I2C_Slave_Receive_DMA(I2C_RECEIVER, echo_buffer, command->bit_pattern_length);
 801d3b0:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d3b4:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d3b8:	681b      	ldr	r3, [r3, #0]
 801d3ba:	799b      	ldrb	r3, [r3, #6]
 801d3bc:	461a      	mov	r2, r3
 801d3be:	f107 0308 	add.w	r3, r7, #8
 801d3c2:	4619      	mov	r1, r3
 801d3c4:	48a4      	ldr	r0, [pc, #656]	@ (801d658 <i2c_testing+0x370>)
 801d3c6:	f7e8 ffbd 	bl	8006344 <HAL_I2C_Slave_Receive_DMA>
 801d3ca:	4603      	mov	r3, r0
 801d3cc:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
	    if (status != HAL_OK) {
 801d3d0:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d3d4:	2b00      	cmp	r3, #0
 801d3d6:	d00e      	beq.n	801d3f6 <i2c_testing+0x10e>
	        printf("Failed to start slave receive DMA: %d\n\r", status); // Debug printf
 801d3d8:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d3dc:	4619      	mov	r1, r3
 801d3de:	489f      	ldr	r0, [pc, #636]	@ (801d65c <i2c_testing+0x374>)
 801d3e0:	f000 ff26 	bl	801e230 <iprintf>
	        vPortFree(command);
 801d3e4:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d3e8:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d3ec:	6818      	ldr	r0, [r3, #0]
 801d3ee:	f7f5 fa61 	bl	80128b4 <vPortFree>
	        return TEST_FAIL;
 801d3f2:	23ff      	movs	r3, #255	@ 0xff
 801d3f4:	e128      	b.n	801d648 <i2c_testing+0x360>
	    }

	    // --- 2. TRANSMIT a block of data via DMA (MASTER) ---
	    status = HAL_I2C_Master_Transmit_DMA(I2C_SENDER, I2C_SLAVE_ADDR, tx_buffer, command->bit_pattern_length);
 801d3f6:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d3fa:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d3fe:	681b      	ldr	r3, [r3, #0]
 801d400:	799b      	ldrb	r3, [r3, #6]
 801d402:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 801d406:	21f0      	movs	r1, #240	@ 0xf0
 801d408:	4895      	ldr	r0, [pc, #596]	@ (801d660 <i2c_testing+0x378>)
 801d40a:	f7e8 fe87 	bl	800611c <HAL_I2C_Master_Transmit_DMA>
 801d40e:	4603      	mov	r3, r0
 801d410:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
	    if (status != HAL_OK) {
 801d414:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d418:	2b00      	cmp	r3, #0
 801d41a:	d014      	beq.n	801d446 <i2c_testing+0x15e>
	        printf("Failed to send DMA on I2C sender: %d\n\r", status); // Debug printf
 801d41c:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d420:	4619      	mov	r1, r3
 801d422:	4890      	ldr	r0, [pc, #576]	@ (801d664 <i2c_testing+0x37c>)
 801d424:	f000 ff04 	bl	801e230 <iprintf>
	        vPortFree(command);
 801d428:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d42c:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d430:	6818      	ldr	r0, [r3, #0]
 801d432:	f7f5 fa3f 	bl	80128b4 <vPortFree>
	        i2c_reset(I2C_SENDER); // Reset the Master on error
 801d436:	488a      	ldr	r0, [pc, #552]	@ (801d660 <i2c_testing+0x378>)
 801d438:	f000 f97a 	bl	801d730 <i2c_reset>
	        i2c_reset(I2C_RECEIVER); // Reset the Slave as a precaution
 801d43c:	4886      	ldr	r0, [pc, #536]	@ (801d658 <i2c_testing+0x370>)
 801d43e:	f000 f977 	bl	801d730 <i2c_reset>
	        return TEST_FAIL;
 801d442:	23ff      	movs	r3, #255	@ 0xff
 801d444:	e100      	b.n	801d648 <i2c_testing+0x360>
	    }

	    // --- 3. WAIT FOR BOTH TX DMA COMPLETION ---
	    if (xSemaphoreTake(I2cTxHandle, TIMEOUT) != pdPASS) {
 801d446:	4b88      	ldr	r3, [pc, #544]	@ (801d668 <i2c_testing+0x380>)
 801d448:	681b      	ldr	r3, [r3, #0]
 801d44a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801d44e:	4618      	mov	r0, r3
 801d450:	f7f2 fe88 	bl	8010164 <xQueueSemaphoreTake>
 801d454:	4603      	mov	r3, r0
 801d456:	2b01      	cmp	r3, #1
 801d458:	d011      	beq.n	801d47e <i2c_testing+0x196>
	         printf("Master TX timeout\n\r"); // Debug printf
 801d45a:	4884      	ldr	r0, [pc, #528]	@ (801d66c <i2c_testing+0x384>)
 801d45c:	f000 fee8 	bl	801e230 <iprintf>
	         vPortFree(command);
 801d460:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d464:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d468:	6818      	ldr	r0, [r3, #0]
 801d46a:	f7f5 fa23 	bl	80128b4 <vPortFree>
	         i2c_reset(I2C_SENDER); // Reset the Master on timeout
 801d46e:	487c      	ldr	r0, [pc, #496]	@ (801d660 <i2c_testing+0x378>)
 801d470:	f000 f95e 	bl	801d730 <i2c_reset>
	         i2c_reset(I2C_RECEIVER); // Reset the Slave as a precaution
 801d474:	4878      	ldr	r0, [pc, #480]	@ (801d658 <i2c_testing+0x370>)
 801d476:	f000 f95b 	bl	801d730 <i2c_reset>
	         return TEST_FAIL;
 801d47a:	23ff      	movs	r3, #255	@ 0xff
 801d47c:	e0e4      	b.n	801d648 <i2c_testing+0x360>
	    }
        else
        {
        	HAL_Delay(1);
 801d47e:	2001      	movs	r0, #1
 801d480:	f7e5 f912 	bl	80026a8 <HAL_Delay>

        	status = HAL_I2C_Slave_Transmit_IT(I2C_RECEIVER, echo_buffer, command->bit_pattern_length);
 801d484:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d488:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d48c:	681b      	ldr	r3, [r3, #0]
 801d48e:	799b      	ldrb	r3, [r3, #6]
 801d490:	461a      	mov	r2, r3
 801d492:	f107 0308 	add.w	r3, r7, #8
 801d496:	4619      	mov	r1, r3
 801d498:	486f      	ldr	r0, [pc, #444]	@ (801d658 <i2c_testing+0x370>)
 801d49a:	f7e8 fdd1 	bl	8006040 <HAL_I2C_Slave_Transmit_IT>
 801d49e:	4603      	mov	r3, r0
 801d4a0:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
			 if (status != HAL_OK){
 801d4a4:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d4a8:	2b00      	cmp	r3, #0
 801d4aa:	d014      	beq.n	801d4d6 <i2c_testing+0x1ee>
				 printf("Failed to echo send on I2C receiver: %d\n\r", status);
 801d4ac:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d4b0:	4619      	mov	r1, r3
 801d4b2:	486f      	ldr	r0, [pc, #444]	@ (801d670 <i2c_testing+0x388>)
 801d4b4:	f000 febc 	bl	801e230 <iprintf>
				 vPortFree(command);
 801d4b8:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d4bc:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d4c0:	6818      	ldr	r0, [r3, #0]
 801d4c2:	f7f5 f9f7 	bl	80128b4 <vPortFree>
				 i2c_reset(I2C_SENDER); // Reset the Master on timeout
 801d4c6:	4866      	ldr	r0, [pc, #408]	@ (801d660 <i2c_testing+0x378>)
 801d4c8:	f000 f932 	bl	801d730 <i2c_reset>
				 i2c_reset(I2C_RECEIVER); // Reset the Slave as a precaution
 801d4cc:	4862      	ldr	r0, [pc, #392]	@ (801d658 <i2c_testing+0x370>)
 801d4ce:	f000 f92f 	bl	801d730 <i2c_reset>
				 return TEST_FAIL;
 801d4d2:	23ff      	movs	r3, #255	@ 0xff
 801d4d4:	e0b8      	b.n	801d648 <i2c_testing+0x360>
			 }
        	// Arm sender receive before receiver transmits back
			 status = HAL_I2C_Master_Receive_IT(I2C_SENDER, I2C_SLAVE_ADDR, rx_buffer, command->bit_pattern_length);
 801d4d6:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d4da:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d4de:	681b      	ldr	r3, [r3, #0]
 801d4e0:	799b      	ldrb	r3, [r3, #6]
 801d4e2:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 801d4e6:	21f0      	movs	r1, #240	@ 0xf0
 801d4e8:	485d      	ldr	r0, [pc, #372]	@ (801d660 <i2c_testing+0x378>)
 801d4ea:	f7e8 fd39 	bl	8005f60 <HAL_I2C_Master_Receive_IT>
 801d4ee:	4603      	mov	r3, r0
 801d4f0:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
			if (status != HAL_OK) {
 801d4f4:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d4f8:	2b00      	cmp	r3, #0
 801d4fa:	d00e      	beq.n	801d51a <i2c_testing+0x232>
				printf("Sender Failed to start receive back: %d\n\r", status);
 801d4fc:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801d500:	4619      	mov	r1, r3
 801d502:	485c      	ldr	r0, [pc, #368]	@ (801d674 <i2c_testing+0x38c>)
 801d504:	f000 fe94 	bl	801e230 <iprintf>
				vPortFree(command);
 801d508:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d50c:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d510:	6818      	ldr	r0, [r3, #0]
 801d512:	f7f5 f9cf 	bl	80128b4 <vPortFree>
				return TEST_FAIL;
 801d516:	23ff      	movs	r3, #255	@ 0xff
 801d518:	e096      	b.n	801d648 <i2c_testing+0x360>
			}

        }
	    //  WAIT FOR BOTH RX DMA COMPLETION
	    if (xSemaphoreTake(I2cRxHandle, TIMEOUT) != pdPASS) {
 801d51a:	4b57      	ldr	r3, [pc, #348]	@ (801d678 <i2c_testing+0x390>)
 801d51c:	681b      	ldr	r3, [r3, #0]
 801d51e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801d522:	4618      	mov	r0, r3
 801d524:	f7f2 fe1e 	bl	8010164 <xQueueSemaphoreTake>
 801d528:	4603      	mov	r3, r0
 801d52a:	2b01      	cmp	r3, #1
 801d52c:	d011      	beq.n	801d552 <i2c_testing+0x26a>
	         printf("Slave RX timeout\n\r"); // Debug printf
 801d52e:	4853      	ldr	r0, [pc, #332]	@ (801d67c <i2c_testing+0x394>)
 801d530:	f000 fe7e 	bl	801e230 <iprintf>
	         vPortFree(command);
 801d534:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d538:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d53c:	6818      	ldr	r0, [r3, #0]
 801d53e:	f7f5 f9b9 	bl	80128b4 <vPortFree>
			 i2c_reset(I2C_SENDER); // Reset the Master on timeout
 801d542:	4847      	ldr	r0, [pc, #284]	@ (801d660 <i2c_testing+0x378>)
 801d544:	f000 f8f4 	bl	801d730 <i2c_reset>
	         i2c_reset(I2C_RECEIVER); // Reset the Slave as a precaution
 801d548:	4843      	ldr	r0, [pc, #268]	@ (801d658 <i2c_testing+0x370>)
 801d54a:	f000 f8f1 	bl	801d730 <i2c_reset>
	         return TEST_FAIL;
 801d54e:	23ff      	movs	r3, #255	@ 0xff
 801d550:	e07a      	b.n	801d648 <i2c_testing+0x360>
	    }

	    // --- 4. COMPARE SENT vs. RECEIVED data ---
	    if (command->bit_pattern_length > 100) {
 801d552:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d556:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d55a:	681b      	ldr	r3, [r3, #0]
 801d55c:	799b      	ldrb	r3, [r3, #6]
 801d55e:	2b64      	cmp	r3, #100	@ 0x64
 801d560:	d92c      	bls.n	801d5bc <i2c_testing+0x2d4>
	        uint32_t sent_crc = calculate_crc(tx_buffer, command->bit_pattern_length);
 801d562:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d566:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d56a:	681b      	ldr	r3, [r3, #0]
 801d56c:	799b      	ldrb	r3, [r3, #6]
 801d56e:	461a      	mov	r2, r3
 801d570:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801d574:	4611      	mov	r1, r2
 801d576:	4618      	mov	r0, r3
 801d578:	f7e3 fdf4 	bl	8001164 <calculate_crc>
 801d57c:	f8c7 030c 	str.w	r0, [r7, #780]	@ 0x30c
	        uint32_t received_crc = calculate_crc(rx_buffer, command->bit_pattern_length);
 801d580:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d584:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d588:	681b      	ldr	r3, [r3, #0]
 801d58a:	799b      	ldrb	r3, [r3, #6]
 801d58c:	461a      	mov	r2, r3
 801d58e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801d592:	4611      	mov	r1, r2
 801d594:	4618      	mov	r0, r3
 801d596:	f7e3 fde5 	bl	8001164 <calculate_crc>
 801d59a:	f8c7 0308 	str.w	r0, [r7, #776]	@ 0x308
	        if (sent_crc != received_crc) {
 801d59e:	f8d7 230c 	ldr.w	r2, [r7, #780]	@ 0x30c
 801d5a2:	f8d7 3308 	ldr.w	r3, [r7, #776]	@ 0x308
 801d5a6:	429a      	cmp	r2, r3
 801d5a8:	d02c      	beq.n	801d604 <i2c_testing+0x31c>
//	            printf("I2C_TEST: CRC mismatch on iteration %u.\n\r", i + 1); // Debug printf
	            vPortFree(command);
 801d5aa:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d5ae:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d5b2:	6818      	ldr	r0, [r3, #0]
 801d5b4:	f7f5 f97e 	bl	80128b4 <vPortFree>
	            return TEST_FAIL;
 801d5b8:	23ff      	movs	r3, #255	@ 0xff
 801d5ba:	e045      	b.n	801d648 <i2c_testing+0x360>
	        }
	    } else {
	        int comp = memcmp(tx_buffer, rx_buffer, command->bit_pattern_length);
 801d5bc:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d5c0:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d5c4:	681b      	ldr	r3, [r3, #0]
 801d5c6:	799b      	ldrb	r3, [r3, #6]
 801d5c8:	461a      	mov	r2, r3
 801d5ca:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 801d5ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801d5d2:	4618      	mov	r0, r3
 801d5d4:	f000 ff74 	bl	801e4c0 <memcmp>
 801d5d8:	f8c7 0310 	str.w	r0, [r7, #784]	@ 0x310
	        if (comp != 0) {
 801d5dc:	f8d7 3310 	ldr.w	r3, [r7, #784]	@ 0x310
 801d5e0:	2b00      	cmp	r3, #0
 801d5e2:	d00f      	beq.n	801d604 <i2c_testing+0x31c>
	            printf("Data mismatch on iteration %u.\n\r", i + 1); // Debug printf
 801d5e4:	f897 3317 	ldrb.w	r3, [r7, #791]	@ 0x317
 801d5e8:	3301      	adds	r3, #1
 801d5ea:	4619      	mov	r1, r3
 801d5ec:	4824      	ldr	r0, [pc, #144]	@ (801d680 <i2c_testing+0x398>)
 801d5ee:	f000 fe1f 	bl	801e230 <iprintf>
	            vPortFree(command);
 801d5f2:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d5f6:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d5fa:	6818      	ldr	r0, [r3, #0]
 801d5fc:	f7f5 f95a 	bl	80128b4 <vPortFree>
	            return TEST_FAIL;
 801d600:	23ff      	movs	r3, #255	@ 0xff
 801d602:	e021      	b.n	801d648 <i2c_testing+0x360>
	        }
	    }
	    printf("Data Match on iteration %u.\n\r", i + 1); // Debug printf
 801d604:	f897 3317 	ldrb.w	r3, [r7, #791]	@ 0x317
 801d608:	3301      	adds	r3, #1
 801d60a:	4619      	mov	r1, r3
 801d60c:	481d      	ldr	r0, [pc, #116]	@ (801d684 <i2c_testing+0x39c>)
 801d60e:	f000 fe0f 	bl	801e230 <iprintf>

        osDelay(10);
 801d612:	200a      	movs	r0, #10
 801d614:	f7f1 fac8 	bl	800eba8 <osDelay>
	for(uint8_t i=0 ; i< command->iterations ; i++){
 801d618:	f897 3317 	ldrb.w	r3, [r7, #791]	@ 0x317
 801d61c:	3301      	adds	r3, #1
 801d61e:	f887 3317 	strb.w	r3, [r7, #791]	@ 0x317
 801d622:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d626:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d62a:	681b      	ldr	r3, [r3, #0]
 801d62c:	795b      	ldrb	r3, [r3, #5]
 801d62e:	f897 2317 	ldrb.w	r2, [r7, #791]	@ 0x317
 801d632:	429a      	cmp	r2, r3
 801d634:	f4ff aea2 	bcc.w	801d37c <i2c_testing+0x94>
	}
    vPortFree(command);
 801d638:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801d63c:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801d640:	6818      	ldr	r0, [r3, #0]
 801d642:	f7f5 f937 	bl	80128b4 <vPortFree>
    return TEST_PASS;
 801d646:	2301      	movs	r3, #1
}
 801d648:	4618      	mov	r0, r3
 801d64a:	f507 7746 	add.w	r7, r7, #792	@ 0x318
 801d64e:	46bd      	mov	sp, r7
 801d650:	bd80      	pop	{r7, pc}
 801d652:	bf00      	nop
 801d654:	08021e94 	.word	0x08021e94
 801d658:	20000268 	.word	0x20000268
 801d65c:	08021eb4 	.word	0x08021eb4
 801d660:	200002bc 	.word	0x200002bc
 801d664:	08021edc 	.word	0x08021edc
 801d668:	20000cfc 	.word	0x20000cfc
 801d66c:	08021f04 	.word	0x08021f04
 801d670:	08021f18 	.word	0x08021f18
 801d674:	08021f44 	.word	0x08021f44
 801d678:	20000cf8 	.word	0x20000cf8
 801d67c:	08021f70 	.word	0x08021f70
 801d680:	08021f84 	.word	0x08021f84
 801d684:	08021fa8 	.word	0x08021fa8

0801d688 <HAL_I2C_MasterTxCpltCallback>:


void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 801d688:	b580      	push	{r7, lr}
 801d68a:	b084      	sub	sp, #16
 801d68c:	af00      	add	r7, sp, #0
 801d68e:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801d690:	2300      	movs	r3, #0
 801d692:	60fb      	str	r3, [r7, #12]

    if (hi2c->Instance == I2C_SENDER->Instance) // Check the instance of your sender UART
 801d694:	687b      	ldr	r3, [r7, #4]
 801d696:	681a      	ldr	r2, [r3, #0]
 801d698:	4b0d      	ldr	r3, [pc, #52]	@ (801d6d0 <HAL_I2C_MasterTxCpltCallback+0x48>)
 801d69a:	681b      	ldr	r3, [r3, #0]
 801d69c:	429a      	cmp	r2, r3
 801d69e:	d107      	bne.n	801d6b0 <HAL_I2C_MasterTxCpltCallback+0x28>
    {
//        printf("Master TX callback fired\n\r"); // Debug printf
        xSemaphoreGiveFromISR(I2cTxHandle, &xHigherPriorityTaskWoken);
 801d6a0:	4b0c      	ldr	r3, [pc, #48]	@ (801d6d4 <HAL_I2C_MasterTxCpltCallback+0x4c>)
 801d6a2:	681b      	ldr	r3, [r3, #0]
 801d6a4:	f107 020c 	add.w	r2, r7, #12
 801d6a8:	4611      	mov	r1, r2
 801d6aa:	4618      	mov	r0, r3
 801d6ac:	f7f2 fbd9 	bl	800fe62 <xQueueGiveFromISR>
    }
    else
    {
    	UNUSED(hi2c);
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801d6b0:	68fb      	ldr	r3, [r7, #12]
 801d6b2:	2b00      	cmp	r3, #0
 801d6b4:	d007      	beq.n	801d6c6 <HAL_I2C_MasterTxCpltCallback+0x3e>
 801d6b6:	4b08      	ldr	r3, [pc, #32]	@ (801d6d8 <HAL_I2C_MasterTxCpltCallback+0x50>)
 801d6b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801d6bc:	601a      	str	r2, [r3, #0]
 801d6be:	f3bf 8f4f 	dsb	sy
 801d6c2:	f3bf 8f6f 	isb	sy
}
 801d6c6:	bf00      	nop
 801d6c8:	3710      	adds	r7, #16
 801d6ca:	46bd      	mov	sp, r7
 801d6cc:	bd80      	pop	{r7, pc}
 801d6ce:	bf00      	nop
 801d6d0:	200002bc 	.word	0x200002bc
 801d6d4:	20000cfc 	.word	0x20000cfc
 801d6d8:	e000ed04 	.word	0xe000ed04

0801d6dc <HAL_I2C_MasterRxCpltCallback>:
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 801d6dc:	b580      	push	{r7, lr}
 801d6de:	b084      	sub	sp, #16
 801d6e0:	af00      	add	r7, sp, #0
 801d6e2:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801d6e4:	2300      	movs	r3, #0
 801d6e6:	60fb      	str	r3, [r7, #12]

    if (hi2c->Instance == I2C_SENDER->Instance) // Check the instance of your sender UART
 801d6e8:	687b      	ldr	r3, [r7, #4]
 801d6ea:	681a      	ldr	r2, [r3, #0]
 801d6ec:	4b0d      	ldr	r3, [pc, #52]	@ (801d724 <HAL_I2C_MasterRxCpltCallback+0x48>)
 801d6ee:	681b      	ldr	r3, [r3, #0]
 801d6f0:	429a      	cmp	r2, r3
 801d6f2:	d107      	bne.n	801d704 <HAL_I2C_MasterRxCpltCallback+0x28>
    {
//        printf("Master RX callback fired\n\r"); // Debug printf
        xSemaphoreGiveFromISR(I2cRxHandle, &xHigherPriorityTaskWoken);
 801d6f4:	4b0c      	ldr	r3, [pc, #48]	@ (801d728 <HAL_I2C_MasterRxCpltCallback+0x4c>)
 801d6f6:	681b      	ldr	r3, [r3, #0]
 801d6f8:	f107 020c 	add.w	r2, r7, #12
 801d6fc:	4611      	mov	r1, r2
 801d6fe:	4618      	mov	r0, r3
 801d700:	f7f2 fbaf 	bl	800fe62 <xQueueGiveFromISR>
    }
    else
    {
    	UNUSED(hi2c);
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801d704:	68fb      	ldr	r3, [r7, #12]
 801d706:	2b00      	cmp	r3, #0
 801d708:	d007      	beq.n	801d71a <HAL_I2C_MasterRxCpltCallback+0x3e>
 801d70a:	4b08      	ldr	r3, [pc, #32]	@ (801d72c <HAL_I2C_MasterRxCpltCallback+0x50>)
 801d70c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801d710:	601a      	str	r2, [r3, #0]
 801d712:	f3bf 8f4f 	dsb	sy
 801d716:	f3bf 8f6f 	isb	sy
}
 801d71a:	bf00      	nop
 801d71c:	3710      	adds	r7, #16
 801d71e:	46bd      	mov	sp, r7
 801d720:	bd80      	pop	{r7, pc}
 801d722:	bf00      	nop
 801d724:	200002bc 	.word	0x200002bc
 801d728:	20000cf8 	.word	0x20000cf8
 801d72c:	e000ed04 	.word	0xe000ed04

0801d730 <i2c_reset>:
// reset the I2C peripheral
void i2c_reset(I2C_HandleTypeDef *hi2c) {
 801d730:	b580      	push	{r7, lr}
 801d732:	b082      	sub	sp, #8
 801d734:	af00      	add	r7, sp, #0
 801d736:	6078      	str	r0, [r7, #4]
    if (HAL_I2C_DeInit(hi2c) != HAL_OK) {
 801d738:	6878      	ldr	r0, [r7, #4]
 801d73a:	f7e8 fbe1 	bl	8005f00 <HAL_I2C_DeInit>
 801d73e:	4603      	mov	r3, r0
 801d740:	2b00      	cmp	r3, #0
 801d742:	d001      	beq.n	801d748 <i2c_reset+0x18>
        // Log a fatal error, the peripheral is in an unrecoverable state
        Error_Handler();
 801d744:	f7e3 fe1a 	bl	800137c <Error_Handler>
//        printf("Failed to de-initialize I2C peripheral!\n\r"); // Debug printf
    }
    if (HAL_I2C_Init(hi2c) != HAL_OK) {
 801d748:	6878      	ldr	r0, [r7, #4]
 801d74a:	f7e8 fb3d 	bl	8005dc8 <HAL_I2C_Init>
 801d74e:	4603      	mov	r3, r0
 801d750:	2b00      	cmp	r3, #0
 801d752:	d001      	beq.n	801d758 <i2c_reset+0x28>
        // Log a fatal error
        Error_Handler();
 801d754:	f7e3 fe12 	bl	800137c <Error_Handler>
//        printf("Failed to re-initialize I2C peripheral!\n\r"); // Debug printf
    }
}
 801d758:	bf00      	nop
 801d75a:	3708      	adds	r7, #8
 801d75c:	46bd      	mov	sp, r7
 801d75e:	bd80      	pop	{r7, pc}

0801d760 <spi_testing>:
 */
#define SPI_SENDER 	    (&hspi1) // Master
#define SPI_RECEIVER	(&hspi2) // Slave


Result spi_testing(test_command_t* command){
 801d760:	b580      	push	{r7, lr}
 801d762:	b086      	sub	sp, #24
 801d764:	af00      	add	r7, sp, #0
 801d766:	6078      	str	r0, [r7, #4]
	static uint8_t rx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
	static uint8_t echo_rx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};

	HAL_StatusTypeDef status;

	if (command == NULL) {
 801d768:	687b      	ldr	r3, [r7, #4]
 801d76a:	2b00      	cmp	r3, #0
 801d76c:	d105      	bne.n	801d77a <spi_testing+0x1a>
        printf("SPI_TEST: Received NULL command pointer. Skipping.\n");
 801d76e:	489a      	ldr	r0, [pc, #616]	@ (801d9d8 <spi_testing+0x278>)
 801d770:	f000 fdc6 	bl	801e300 <puts>
        return TEST_ERR;
 801d774:	f04f 33ff 	mov.w	r3, #4294967295
 801d778:	e129      	b.n	801d9ce <spi_testing+0x26e>
	}

    memcpy(tx_buffer, command->bit_pattern, command->bit_pattern_length);
 801d77a:	687b      	ldr	r3, [r7, #4]
 801d77c:	1dd9      	adds	r1, r3, #7
 801d77e:	687b      	ldr	r3, [r7, #4]
 801d780:	799b      	ldrb	r3, [r3, #6]
 801d782:	461a      	mov	r2, r3
 801d784:	4895      	ldr	r0, [pc, #596]	@ (801d9dc <spi_testing+0x27c>)
 801d786:	f000 ff7e 	bl	801e686 <memcpy>

	for(uint8_t i = 0; i < command->iterations; i++)
 801d78a:	2300      	movs	r3, #0
 801d78c:	75fb      	strb	r3, [r7, #23]
 801d78e:	e114      	b.n	801d9ba <spi_testing+0x25a>
	{
	    printf("SPI_TEST: Iteration %u/%u -\n\r", i + 1, command->iterations);
 801d790:	7dfb      	ldrb	r3, [r7, #23]
 801d792:	1c59      	adds	r1, r3, #1
 801d794:	687b      	ldr	r3, [r7, #4]
 801d796:	795b      	ldrb	r3, [r3, #5]
 801d798:	461a      	mov	r2, r3
 801d79a:	4891      	ldr	r0, [pc, #580]	@ (801d9e0 <spi_testing+0x280>)
 801d79c:	f000 fd48 	bl	801e230 <iprintf>
	    memset(rx_buffer, 0, command->bit_pattern_length);
 801d7a0:	687b      	ldr	r3, [r7, #4]
 801d7a2:	799b      	ldrb	r3, [r3, #6]
 801d7a4:	461a      	mov	r2, r3
 801d7a6:	2100      	movs	r1, #0
 801d7a8:	488e      	ldr	r0, [pc, #568]	@ (801d9e4 <spi_testing+0x284>)
 801d7aa:	f000 fe99 	bl	801e4e0 <memset>

	    HAL_SPI_Abort(SPI_SENDER);
 801d7ae:	488e      	ldr	r0, [pc, #568]	@ (801d9e8 <spi_testing+0x288>)
 801d7b0:	f7ec f966 	bl	8009a80 <HAL_SPI_Abort>
	    HAL_SPI_Abort(SPI_RECEIVER);
 801d7b4:	488d      	ldr	r0, [pc, #564]	@ (801d9ec <spi_testing+0x28c>)
 801d7b6:	f7ec f963 	bl	8009a80 <HAL_SPI_Abort>

	    // 1. Prepare Slave for a Receive Operation
	    status = HAL_SPI_Receive_IT(SPI_RECEIVER, echo_rx_buffer, command->bit_pattern_length);
 801d7ba:	687b      	ldr	r3, [r7, #4]
 801d7bc:	799b      	ldrb	r3, [r3, #6]
 801d7be:	461a      	mov	r2, r3
 801d7c0:	498b      	ldr	r1, [pc, #556]	@ (801d9f0 <spi_testing+0x290>)
 801d7c2:	488a      	ldr	r0, [pc, #552]	@ (801d9ec <spi_testing+0x28c>)
 801d7c4:	f7eb ffb8 	bl	8009738 <HAL_SPI_Receive_IT>
 801d7c8:	4603      	mov	r3, r0
 801d7ca:	75bb      	strb	r3, [r7, #22]
	    if (status != HAL_OK) {
 801d7cc:	7dbb      	ldrb	r3, [r7, #22]
 801d7ce:	2b00      	cmp	r3, #0
 801d7d0:	d009      	beq.n	801d7e6 <spi_testing+0x86>
	        printf("Failed to start slave receive: %d\n\r", status);
 801d7d2:	7dbb      	ldrb	r3, [r7, #22]
 801d7d4:	4619      	mov	r1, r3
 801d7d6:	4887      	ldr	r0, [pc, #540]	@ (801d9f4 <spi_testing+0x294>)
 801d7d8:	f000 fd2a 	bl	801e230 <iprintf>
	        vPortFree(command);
 801d7dc:	6878      	ldr	r0, [r7, #4]
 801d7de:	f7f5 f869 	bl	80128b4 <vPortFree>
	        return TEST_FAIL;
 801d7e2:	23ff      	movs	r3, #255	@ 0xff
 801d7e4:	e0f3      	b.n	801d9ce <spi_testing+0x26e>
	    }

	    // 2. Master Transmits data
	    status = HAL_SPI_Transmit_IT(SPI_SENDER, tx_buffer, command->bit_pattern_length);
 801d7e6:	687b      	ldr	r3, [r7, #4]
 801d7e8:	799b      	ldrb	r3, [r3, #6]
 801d7ea:	461a      	mov	r2, r3
 801d7ec:	497b      	ldr	r1, [pc, #492]	@ (801d9dc <spi_testing+0x27c>)
 801d7ee:	487e      	ldr	r0, [pc, #504]	@ (801d9e8 <spi_testing+0x288>)
 801d7f0:	f7eb ff06 	bl	8009600 <HAL_SPI_Transmit_IT>
 801d7f4:	4603      	mov	r3, r0
 801d7f6:	75bb      	strb	r3, [r7, #22]
	    if (status != HAL_OK) {
 801d7f8:	7dbb      	ldrb	r3, [r7, #22]
 801d7fa:	2b00      	cmp	r3, #0
 801d7fc:	d00c      	beq.n	801d818 <spi_testing+0xb8>
	        printf("Failed to start master transmit: %d\n\r", status);
 801d7fe:	7dbb      	ldrb	r3, [r7, #22]
 801d800:	4619      	mov	r1, r3
 801d802:	487d      	ldr	r0, [pc, #500]	@ (801d9f8 <spi_testing+0x298>)
 801d804:	f000 fd14 	bl	801e230 <iprintf>
	        vPortFree(command);
 801d808:	6878      	ldr	r0, [r7, #4]
 801d80a:	f7f5 f853 	bl	80128b4 <vPortFree>
	        HAL_SPI_Abort_IT(SPI_RECEIVER);
 801d80e:	4877      	ldr	r0, [pc, #476]	@ (801d9ec <spi_testing+0x28c>)
 801d810:	f7ec fa56 	bl	8009cc0 <HAL_SPI_Abort_IT>
	        return TEST_FAIL;
 801d814:	23ff      	movs	r3, #255	@ 0xff
 801d816:	e0da      	b.n	801d9ce <spi_testing+0x26e>
	    }

	    // 3. Wait for the Master's Transmit to complete
	    if (xSemaphoreTake(SpiTxHandle, TIMEOUT) != pdPASS) {
 801d818:	4b78      	ldr	r3, [pc, #480]	@ (801d9fc <spi_testing+0x29c>)
 801d81a:	681b      	ldr	r3, [r3, #0]
 801d81c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801d820:	4618      	mov	r0, r3
 801d822:	f7f2 fc9f 	bl	8010164 <xQueueSemaphoreTake>
 801d826:	4603      	mov	r3, r0
 801d828:	2b01      	cmp	r3, #1
 801d82a:	d00d      	beq.n	801d848 <spi_testing+0xe8>
	         printf("Master TX timeout\n\r");
 801d82c:	4874      	ldr	r0, [pc, #464]	@ (801da00 <spi_testing+0x2a0>)
 801d82e:	f000 fcff 	bl	801e230 <iprintf>
	         vPortFree(command);
 801d832:	6878      	ldr	r0, [r7, #4]
 801d834:	f7f5 f83e 	bl	80128b4 <vPortFree>
	         HAL_SPI_Abort_IT(SPI_SENDER);
 801d838:	486b      	ldr	r0, [pc, #428]	@ (801d9e8 <spi_testing+0x288>)
 801d83a:	f7ec fa41 	bl	8009cc0 <HAL_SPI_Abort_IT>
		     HAL_SPI_Abort_IT(SPI_RECEIVER);
 801d83e:	486b      	ldr	r0, [pc, #428]	@ (801d9ec <spi_testing+0x28c>)
 801d840:	f7ec fa3e 	bl	8009cc0 <HAL_SPI_Abort_IT>
		     return TEST_FAIL;
 801d844:	23ff      	movs	r3, #255	@ 0xff
 801d846:	e0c2      	b.n	801d9ce <spi_testing+0x26e>
	    else
	    {

	    }
	    // 4. Wait for the Slave's Receive to complete, which triggers its echo back
	    if (xSemaphoreTake(SpiSlaveRxHandle, TIMEOUT) != pdPASS) {
 801d848:	4b6e      	ldr	r3, [pc, #440]	@ (801da04 <spi_testing+0x2a4>)
 801d84a:	681b      	ldr	r3, [r3, #0]
 801d84c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801d850:	4618      	mov	r0, r3
 801d852:	f7f2 fc87 	bl	8010164 <xQueueSemaphoreTake>
 801d856:	4603      	mov	r3, r0
 801d858:	2b01      	cmp	r3, #1
 801d85a:	d00d      	beq.n	801d878 <spi_testing+0x118>
	         printf("Slave RX timeout\n\r");
 801d85c:	486a      	ldr	r0, [pc, #424]	@ (801da08 <spi_testing+0x2a8>)
 801d85e:	f000 fce7 	bl	801e230 <iprintf>
	         vPortFree(command);
 801d862:	6878      	ldr	r0, [r7, #4]
 801d864:	f7f5 f826 	bl	80128b4 <vPortFree>
	         HAL_SPI_Abort_IT(SPI_SENDER);
 801d868:	485f      	ldr	r0, [pc, #380]	@ (801d9e8 <spi_testing+0x288>)
 801d86a:	f7ec fa29 	bl	8009cc0 <HAL_SPI_Abort_IT>
		     HAL_SPI_Abort_IT(SPI_RECEIVER);
 801d86e:	485f      	ldr	r0, [pc, #380]	@ (801d9ec <spi_testing+0x28c>)
 801d870:	f7ec fa26 	bl	8009cc0 <HAL_SPI_Abort_IT>
	         return TEST_FAIL;
 801d874:	23ff      	movs	r3, #255	@ 0xff
 801d876:	e0aa      	b.n	801d9ce <spi_testing+0x26e>
	    }
	    else
	    {
	    	// 5. Now, prepare Master to Receive the Echoed data
		    status = HAL_SPI_Receive_IT(SPI_SENDER, rx_buffer, command->bit_pattern_length);
 801d878:	687b      	ldr	r3, [r7, #4]
 801d87a:	799b      	ldrb	r3, [r3, #6]
 801d87c:	461a      	mov	r2, r3
 801d87e:	4959      	ldr	r1, [pc, #356]	@ (801d9e4 <spi_testing+0x284>)
 801d880:	4859      	ldr	r0, [pc, #356]	@ (801d9e8 <spi_testing+0x288>)
 801d882:	f7eb ff59 	bl	8009738 <HAL_SPI_Receive_IT>
 801d886:	4603      	mov	r3, r0
 801d888:	75bb      	strb	r3, [r7, #22]
		    if (status != HAL_OK) {
 801d88a:	7dbb      	ldrb	r3, [r7, #22]
 801d88c:	2b00      	cmp	r3, #0
 801d88e:	d00f      	beq.n	801d8b0 <spi_testing+0x150>
		        printf("Failed to start master Rx: %d\n\r", status);
 801d890:	7dbb      	ldrb	r3, [r7, #22]
 801d892:	4619      	mov	r1, r3
 801d894:	485d      	ldr	r0, [pc, #372]	@ (801da0c <spi_testing+0x2ac>)
 801d896:	f000 fccb 	bl	801e230 <iprintf>
		        vPortFree(command);
 801d89a:	6878      	ldr	r0, [r7, #4]
 801d89c:	f7f5 f80a 	bl	80128b4 <vPortFree>
		        HAL_SPI_Abort_IT(SPI_SENDER);
 801d8a0:	4851      	ldr	r0, [pc, #324]	@ (801d9e8 <spi_testing+0x288>)
 801d8a2:	f7ec fa0d 	bl	8009cc0 <HAL_SPI_Abort_IT>
			    HAL_SPI_Abort_IT(SPI_RECEIVER);
 801d8a6:	4851      	ldr	r0, [pc, #324]	@ (801d9ec <spi_testing+0x28c>)
 801d8a8:	f7ec fa0a 	bl	8009cc0 <HAL_SPI_Abort_IT>
		        return TEST_FAIL;
 801d8ac:	23ff      	movs	r3, #255	@ 0xff
 801d8ae:	e08e      	b.n	801d9ce <spi_testing+0x26e>
		    }
		    status = HAL_SPI_Transmit_IT(SPI_RECEIVER, echo_rx_buffer, command->bit_pattern_length);
 801d8b0:	687b      	ldr	r3, [r7, #4]
 801d8b2:	799b      	ldrb	r3, [r3, #6]
 801d8b4:	461a      	mov	r2, r3
 801d8b6:	494e      	ldr	r1, [pc, #312]	@ (801d9f0 <spi_testing+0x290>)
 801d8b8:	484c      	ldr	r0, [pc, #304]	@ (801d9ec <spi_testing+0x28c>)
 801d8ba:	f7eb fea1 	bl	8009600 <HAL_SPI_Transmit_IT>
 801d8be:	4603      	mov	r3, r0
 801d8c0:	75bb      	strb	r3, [r7, #22]
		    if (status != HAL_OK) {
 801d8c2:	7dbb      	ldrb	r3, [r7, #22]
 801d8c4:	2b00      	cmp	r3, #0
 801d8c6:	d00f      	beq.n	801d8e8 <spi_testing+0x188>
		        printf("Failed to start slave transmit: %d\n\r", status);
 801d8c8:	7dbb      	ldrb	r3, [r7, #22]
 801d8ca:	4619      	mov	r1, r3
 801d8cc:	4850      	ldr	r0, [pc, #320]	@ (801da10 <spi_testing+0x2b0>)
 801d8ce:	f000 fcaf 	bl	801e230 <iprintf>
		        vPortFree(command);
 801d8d2:	6878      	ldr	r0, [r7, #4]
 801d8d4:	f7f4 ffee 	bl	80128b4 <vPortFree>
		        HAL_SPI_Abort_IT(SPI_RECEIVER);
 801d8d8:	4844      	ldr	r0, [pc, #272]	@ (801d9ec <spi_testing+0x28c>)
 801d8da:	f7ec f9f1 	bl	8009cc0 <HAL_SPI_Abort_IT>
		        HAL_SPI_Abort_IT(SPI_SENDER);
 801d8de:	4842      	ldr	r0, [pc, #264]	@ (801d9e8 <spi_testing+0x288>)
 801d8e0:	f7ec f9ee 	bl	8009cc0 <HAL_SPI_Abort_IT>
		        return TEST_FAIL;
 801d8e4:	23ff      	movs	r3, #255	@ 0xff
 801d8e6:	e072      	b.n	801d9ce <spi_testing+0x26e>
		    }

	    }

	    // 6. Wait for Master's final Receive to complete
	    if (xSemaphoreTake(SpiRxHandle, TIMEOUT) != pdPASS) {
 801d8e8:	4b4a      	ldr	r3, [pc, #296]	@ (801da14 <spi_testing+0x2b4>)
 801d8ea:	681b      	ldr	r3, [r3, #0]
 801d8ec:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801d8f0:	4618      	mov	r0, r3
 801d8f2:	f7f2 fc37 	bl	8010164 <xQueueSemaphoreTake>
 801d8f6:	4603      	mov	r3, r0
 801d8f8:	2b01      	cmp	r3, #1
 801d8fa:	d00d      	beq.n	801d918 <spi_testing+0x1b8>
	         printf("Master RX timeout\n\r");
 801d8fc:	4846      	ldr	r0, [pc, #280]	@ (801da18 <spi_testing+0x2b8>)
 801d8fe:	f000 fc97 	bl	801e230 <iprintf>
	         vPortFree(command);
 801d902:	6878      	ldr	r0, [r7, #4]
 801d904:	f7f4 ffd6 	bl	80128b4 <vPortFree>
		     HAL_SPI_Abort_IT(SPI_SENDER);
 801d908:	4837      	ldr	r0, [pc, #220]	@ (801d9e8 <spi_testing+0x288>)
 801d90a:	f7ec f9d9 	bl	8009cc0 <HAL_SPI_Abort_IT>
	         HAL_SPI_Abort_IT(SPI_RECEIVER);
 801d90e:	4837      	ldr	r0, [pc, #220]	@ (801d9ec <spi_testing+0x28c>)
 801d910:	f7ec f9d6 	bl	8009cc0 <HAL_SPI_Abort_IT>
	         return TEST_FAIL;
 801d914:	23ff      	movs	r3, #255	@ 0xff
 801d916:	e05a      	b.n	801d9ce <spi_testing+0x26e>
	    }

	    // 7. Compare Sent vs. Received data
	    if (command->bit_pattern_length > 100) {
 801d918:	687b      	ldr	r3, [r7, #4]
 801d91a:	799b      	ldrb	r3, [r3, #6]
 801d91c:	2b64      	cmp	r3, #100	@ 0x64
 801d91e:	d91c      	bls.n	801d95a <spi_testing+0x1fa>
	        uint32_t sent_crc = calculate_crc(tx_buffer, command->bit_pattern_length);
 801d920:	687b      	ldr	r3, [r7, #4]
 801d922:	799b      	ldrb	r3, [r3, #6]
 801d924:	4619      	mov	r1, r3
 801d926:	482d      	ldr	r0, [pc, #180]	@ (801d9dc <spi_testing+0x27c>)
 801d928:	f7e3 fc1c 	bl	8001164 <calculate_crc>
 801d92c:	60f8      	str	r0, [r7, #12]
	        uint32_t received_crc = calculate_crc(rx_buffer, command->bit_pattern_length);
 801d92e:	687b      	ldr	r3, [r7, #4]
 801d930:	799b      	ldrb	r3, [r3, #6]
 801d932:	4619      	mov	r1, r3
 801d934:	482b      	ldr	r0, [pc, #172]	@ (801d9e4 <spi_testing+0x284>)
 801d936:	f7e3 fc15 	bl	8001164 <calculate_crc>
 801d93a:	60b8      	str	r0, [r7, #8]
	        if (sent_crc != received_crc) {
 801d93c:	68fa      	ldr	r2, [r7, #12]
 801d93e:	68bb      	ldr	r3, [r7, #8]
 801d940:	429a      	cmp	r2, r3
 801d942:	d02e      	beq.n	801d9a2 <spi_testing+0x242>
	            printf("SPI_TEST: CRC mismatch on iteration %u.\n", i + 1);
 801d944:	7dfb      	ldrb	r3, [r7, #23]
 801d946:	3301      	adds	r3, #1
 801d948:	4619      	mov	r1, r3
 801d94a:	4834      	ldr	r0, [pc, #208]	@ (801da1c <spi_testing+0x2bc>)
 801d94c:	f000 fc70 	bl	801e230 <iprintf>
	            vPortFree(command);
 801d950:	6878      	ldr	r0, [r7, #4]
 801d952:	f7f4 ffaf 	bl	80128b4 <vPortFree>
	            return TEST_FAIL;
 801d956:	23ff      	movs	r3, #255	@ 0xff
 801d958:	e039      	b.n	801d9ce <spi_testing+0x26e>
	        }
	    }
	    else
	    {
	        int comp = memcmp(tx_buffer, rx_buffer, command->bit_pattern_length);
 801d95a:	687b      	ldr	r3, [r7, #4]
 801d95c:	799b      	ldrb	r3, [r3, #6]
 801d95e:	461a      	mov	r2, r3
 801d960:	4920      	ldr	r1, [pc, #128]	@ (801d9e4 <spi_testing+0x284>)
 801d962:	481e      	ldr	r0, [pc, #120]	@ (801d9dc <spi_testing+0x27c>)
 801d964:	f000 fdac 	bl	801e4c0 <memcmp>
 801d968:	6138      	str	r0, [r7, #16]
	        if (comp != 0) {
 801d96a:	693b      	ldr	r3, [r7, #16]
 801d96c:	2b00      	cmp	r3, #0
 801d96e:	d018      	beq.n	801d9a2 <spi_testing+0x242>
	            printf("Data mismatch on iteration %u.\n", i + 1);
 801d970:	7dfb      	ldrb	r3, [r7, #23]
 801d972:	3301      	adds	r3, #1
 801d974:	4619      	mov	r1, r3
 801d976:	482a      	ldr	r0, [pc, #168]	@ (801da20 <spi_testing+0x2c0>)
 801d978:	f000 fc5a 	bl	801e230 <iprintf>
				printf("Sent: %.*s\n", command->bit_pattern_length, tx_buffer);
 801d97c:	687b      	ldr	r3, [r7, #4]
 801d97e:	799b      	ldrb	r3, [r3, #6]
 801d980:	4a16      	ldr	r2, [pc, #88]	@ (801d9dc <spi_testing+0x27c>)
 801d982:	4619      	mov	r1, r3
 801d984:	4827      	ldr	r0, [pc, #156]	@ (801da24 <spi_testing+0x2c4>)
 801d986:	f000 fc53 	bl	801e230 <iprintf>
				printf("Recv: %.*s\n", command->bit_pattern_length, rx_buffer);
 801d98a:	687b      	ldr	r3, [r7, #4]
 801d98c:	799b      	ldrb	r3, [r3, #6]
 801d98e:	4a15      	ldr	r2, [pc, #84]	@ (801d9e4 <spi_testing+0x284>)
 801d990:	4619      	mov	r1, r3
 801d992:	4825      	ldr	r0, [pc, #148]	@ (801da28 <spi_testing+0x2c8>)
 801d994:	f000 fc4c 	bl	801e230 <iprintf>
	            vPortFree(command);
 801d998:	6878      	ldr	r0, [r7, #4]
 801d99a:	f7f4 ff8b 	bl	80128b4 <vPortFree>
	            return TEST_FAIL;
 801d99e:	23ff      	movs	r3, #255	@ 0xff
 801d9a0:	e015      	b.n	801d9ce <spi_testing+0x26e>
	        }
	    }
	    printf("Data Match on iteration %u.\n", i + 1);
 801d9a2:	7dfb      	ldrb	r3, [r7, #23]
 801d9a4:	3301      	adds	r3, #1
 801d9a6:	4619      	mov	r1, r3
 801d9a8:	4820      	ldr	r0, [pc, #128]	@ (801da2c <spi_testing+0x2cc>)
 801d9aa:	f000 fc41 	bl	801e230 <iprintf>

        osDelay(10);
 801d9ae:	200a      	movs	r0, #10
 801d9b0:	f7f1 f8fa 	bl	800eba8 <osDelay>
	for(uint8_t i = 0; i < command->iterations; i++)
 801d9b4:	7dfb      	ldrb	r3, [r7, #23]
 801d9b6:	3301      	adds	r3, #1
 801d9b8:	75fb      	strb	r3, [r7, #23]
 801d9ba:	687b      	ldr	r3, [r7, #4]
 801d9bc:	795b      	ldrb	r3, [r3, #5]
 801d9be:	7dfa      	ldrb	r2, [r7, #23]
 801d9c0:	429a      	cmp	r2, r3
 801d9c2:	f4ff aee5 	bcc.w	801d790 <spi_testing+0x30>
	}
    vPortFree(command);
 801d9c6:	6878      	ldr	r0, [r7, #4]
 801d9c8:	f7f4 ff74 	bl	80128b4 <vPortFree>
    return TEST_PASS;
 801d9cc:	2301      	movs	r3, #1
}
 801d9ce:	4618      	mov	r0, r3
 801d9d0:	3718      	adds	r7, #24
 801d9d2:	46bd      	mov	sp, r7
 801d9d4:	bd80      	pop	{r7, pc}
 801d9d6:	bf00      	nop
 801d9d8:	08021fc8 	.word	0x08021fc8
 801d9dc:	20027850 	.word	0x20027850
 801d9e0:	08021ffc 	.word	0x08021ffc
 801d9e4:	20027950 	.word	0x20027950
 801d9e8:	200003d0 	.word	0x200003d0
 801d9ec:	20000434 	.word	0x20000434
 801d9f0:	20027a50 	.word	0x20027a50
 801d9f4:	0802201c 	.word	0x0802201c
 801d9f8:	08022040 	.word	0x08022040
 801d9fc:	20000d0c 	.word	0x20000d0c
 801da00:	08022068 	.word	0x08022068
 801da04:	20000d10 	.word	0x20000d10
 801da08:	0802207c 	.word	0x0802207c
 801da0c:	08022090 	.word	0x08022090
 801da10:	080220b0 	.word	0x080220b0
 801da14:	20000d00 	.word	0x20000d00
 801da18:	080220d8 	.word	0x080220d8
 801da1c:	080220ec 	.word	0x080220ec
 801da20:	08022118 	.word	0x08022118
 801da24:	08022138 	.word	0x08022138
 801da28:	08022144 	.word	0x08022144
 801da2c:	08022150 	.word	0x08022150

0801da30 <HAL_SPI_TxCpltCallback>:

// Tx Complete Callback
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 801da30:	b580      	push	{r7, lr}
 801da32:	b084      	sub	sp, #16
 801da34:	af00      	add	r7, sp, #0
 801da36:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801da38:	2300      	movs	r3, #0
 801da3a:	60fb      	str	r3, [r7, #12]
    if (hspi->Instance == SPI_SENDER->Instance)
 801da3c:	687b      	ldr	r3, [r7, #4]
 801da3e:	681a      	ldr	r2, [r3, #0]
 801da40:	4b13      	ldr	r3, [pc, #76]	@ (801da90 <HAL_SPI_TxCpltCallback+0x60>)
 801da42:	681b      	ldr	r3, [r3, #0]
 801da44:	429a      	cmp	r2, r3
 801da46:	d10b      	bne.n	801da60 <HAL_SPI_TxCpltCallback+0x30>
    {
        xSemaphoreGiveFromISR(SpiTxHandle, &xHigherPriorityTaskWoken);
 801da48:	4b12      	ldr	r3, [pc, #72]	@ (801da94 <HAL_SPI_TxCpltCallback+0x64>)
 801da4a:	681b      	ldr	r3, [r3, #0]
 801da4c:	f107 020c 	add.w	r2, r7, #12
 801da50:	4611      	mov	r1, r2
 801da52:	4618      	mov	r0, r3
 801da54:	f7f2 fa05 	bl	800fe62 <xQueueGiveFromISR>
        printf("Master Tx callback fired\n\r");
 801da58:	480f      	ldr	r0, [pc, #60]	@ (801da98 <HAL_SPI_TxCpltCallback+0x68>)
 801da5a:	f000 fbe9 	bl	801e230 <iprintf>
 801da5e:	e008      	b.n	801da72 <HAL_SPI_TxCpltCallback+0x42>
    }
    else if(hspi->Instance == SPI_RECEIVER->Instance)
 801da60:	687b      	ldr	r3, [r7, #4]
 801da62:	681a      	ldr	r2, [r3, #0]
 801da64:	4b0d      	ldr	r3, [pc, #52]	@ (801da9c <HAL_SPI_TxCpltCallback+0x6c>)
 801da66:	681b      	ldr	r3, [r3, #0]
 801da68:	429a      	cmp	r2, r3
 801da6a:	d102      	bne.n	801da72 <HAL_SPI_TxCpltCallback+0x42>
    {
        printf("Slave Tx callback fired\n\r");
 801da6c:	480c      	ldr	r0, [pc, #48]	@ (801daa0 <HAL_SPI_TxCpltCallback+0x70>)
 801da6e:	f000 fbdf 	bl	801e230 <iprintf>
    }
    else
    {
    	UNUSED(hspi);
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801da72:	68fb      	ldr	r3, [r7, #12]
 801da74:	2b00      	cmp	r3, #0
 801da76:	d007      	beq.n	801da88 <HAL_SPI_TxCpltCallback+0x58>
 801da78:	4b0a      	ldr	r3, [pc, #40]	@ (801daa4 <HAL_SPI_TxCpltCallback+0x74>)
 801da7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801da7e:	601a      	str	r2, [r3, #0]
 801da80:	f3bf 8f4f 	dsb	sy
 801da84:	f3bf 8f6f 	isb	sy
}
 801da88:	bf00      	nop
 801da8a:	3710      	adds	r7, #16
 801da8c:	46bd      	mov	sp, r7
 801da8e:	bd80      	pop	{r7, pc}
 801da90:	200003d0 	.word	0x200003d0
 801da94:	20000d0c 	.word	0x20000d0c
 801da98:	08022170 	.word	0x08022170
 801da9c:	20000434 	.word	0x20000434
 801daa0:	0802218c 	.word	0x0802218c
 801daa4:	e000ed04 	.word	0xe000ed04

0801daa8 <HAL_SPI_RxCpltCallback>:

// Rx Complete Callback
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 801daa8:	b580      	push	{r7, lr}
 801daaa:	b084      	sub	sp, #16
 801daac:	af00      	add	r7, sp, #0
 801daae:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801dab0:	2300      	movs	r3, #0
 801dab2:	60fb      	str	r3, [r7, #12]
    if (hspi->Instance == SPI_RECEIVER->Instance)
 801dab4:	687b      	ldr	r3, [r7, #4]
 801dab6:	681a      	ldr	r2, [r3, #0]
 801dab8:	4b17      	ldr	r3, [pc, #92]	@ (801db18 <HAL_SPI_RxCpltCallback+0x70>)
 801daba:	681b      	ldr	r3, [r3, #0]
 801dabc:	429a      	cmp	r2, r3
 801dabe:	d10b      	bne.n	801dad8 <HAL_SPI_RxCpltCallback+0x30>
    {
        xSemaphoreGiveFromISR(SpiSlaveRxHandle, &xHigherPriorityTaskWoken);
 801dac0:	4b16      	ldr	r3, [pc, #88]	@ (801db1c <HAL_SPI_RxCpltCallback+0x74>)
 801dac2:	681b      	ldr	r3, [r3, #0]
 801dac4:	f107 020c 	add.w	r2, r7, #12
 801dac8:	4611      	mov	r1, r2
 801daca:	4618      	mov	r0, r3
 801dacc:	f7f2 f9c9 	bl	800fe62 <xQueueGiveFromISR>
        printf("Slave Rx callback fired, starting echo\n\r");
 801dad0:	4813      	ldr	r0, [pc, #76]	@ (801db20 <HAL_SPI_RxCpltCallback+0x78>)
 801dad2:	f000 fbad 	bl	801e230 <iprintf>
 801dad6:	e010      	b.n	801dafa <HAL_SPI_RxCpltCallback+0x52>
//    	memcpy(slave_tx_buffer, slave_rx_buffer,  SPI_RECEIVER->RxXferSize);

    }
    else if (hspi->Instance == SPI_SENDER->Instance)
 801dad8:	687b      	ldr	r3, [r7, #4]
 801dada:	681a      	ldr	r2, [r3, #0]
 801dadc:	4b11      	ldr	r3, [pc, #68]	@ (801db24 <HAL_SPI_RxCpltCallback+0x7c>)
 801dade:	681b      	ldr	r3, [r3, #0]
 801dae0:	429a      	cmp	r2, r3
 801dae2:	d10a      	bne.n	801dafa <HAL_SPI_RxCpltCallback+0x52>
    {
        printf("Master Rx callback fired\n\r");
 801dae4:	4810      	ldr	r0, [pc, #64]	@ (801db28 <HAL_SPI_RxCpltCallback+0x80>)
 801dae6:	f000 fba3 	bl	801e230 <iprintf>
        xSemaphoreGiveFromISR(SpiRxHandle, &xHigherPriorityTaskWoken);
 801daea:	4b10      	ldr	r3, [pc, #64]	@ (801db2c <HAL_SPI_RxCpltCallback+0x84>)
 801daec:	681b      	ldr	r3, [r3, #0]
 801daee:	f107 020c 	add.w	r2, r7, #12
 801daf2:	4611      	mov	r1, r2
 801daf4:	4618      	mov	r0, r3
 801daf6:	f7f2 f9b4 	bl	800fe62 <xQueueGiveFromISR>
    }
    else
    {
    	UNUSED(hspi);
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801dafa:	68fb      	ldr	r3, [r7, #12]
 801dafc:	2b00      	cmp	r3, #0
 801dafe:	d007      	beq.n	801db10 <HAL_SPI_RxCpltCallback+0x68>
 801db00:	4b0b      	ldr	r3, [pc, #44]	@ (801db30 <HAL_SPI_RxCpltCallback+0x88>)
 801db02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801db06:	601a      	str	r2, [r3, #0]
 801db08:	f3bf 8f4f 	dsb	sy
 801db0c:	f3bf 8f6f 	isb	sy
}
 801db10:	bf00      	nop
 801db12:	3710      	adds	r7, #16
 801db14:	46bd      	mov	sp, r7
 801db16:	bd80      	pop	{r7, pc}
 801db18:	20000434 	.word	0x20000434
 801db1c:	20000d10 	.word	0x20000d10
 801db20:	080221a8 	.word	0x080221a8
 801db24:	200003d0 	.word	0x200003d0
 801db28:	080221d4 	.word	0x080221d4
 801db2c:	20000d00 	.word	0x20000d00
 801db30:	e000ed04 	.word	0xe000ed04

0801db34 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 801db34:	b580      	push	{r7, lr}
 801db36:	b084      	sub	sp, #16
 801db38:	af00      	add	r7, sp, #0
 801db3a:	6078      	str	r0, [r7, #4]

    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801db3c:	2300      	movs	r3, #0
 801db3e:	60fb      	str	r3, [r7, #12]
    if (hspi->Instance == SPI_RECEIVER->Instance)
 801db40:	687b      	ldr	r3, [r7, #4]
 801db42:	681a      	ldr	r2, [r3, #0]
 801db44:	4b13      	ldr	r3, [pc, #76]	@ (801db94 <HAL_SPI_TxRxCpltCallback+0x60>)
 801db46:	681b      	ldr	r3, [r3, #0]
 801db48:	429a      	cmp	r2, r3
 801db4a:	d103      	bne.n	801db54 <HAL_SPI_TxRxCpltCallback+0x20>
    {
//        xSemaphoreGiveFromISR(SpiSlaveRxHandle, &xHigherPriorityTaskWoken);
        printf("Slave RxTx callback fired\n\r");
 801db4c:	4812      	ldr	r0, [pc, #72]	@ (801db98 <HAL_SPI_TxRxCpltCallback+0x64>)
 801db4e:	f000 fb6f 	bl	801e230 <iprintf>
 801db52:	e010      	b.n	801db76 <HAL_SPI_TxRxCpltCallback+0x42>
    }
    else if (hspi->Instance == SPI_SENDER->Instance)
 801db54:	687b      	ldr	r3, [r7, #4]
 801db56:	681a      	ldr	r2, [r3, #0]
 801db58:	4b10      	ldr	r3, [pc, #64]	@ (801db9c <HAL_SPI_TxRxCpltCallback+0x68>)
 801db5a:	681b      	ldr	r3, [r3, #0]
 801db5c:	429a      	cmp	r2, r3
 801db5e:	d10a      	bne.n	801db76 <HAL_SPI_TxRxCpltCallback+0x42>
    {
        xSemaphoreGiveFromISR(SpiTxHandle, &xHigherPriorityTaskWoken);
 801db60:	4b0f      	ldr	r3, [pc, #60]	@ (801dba0 <HAL_SPI_TxRxCpltCallback+0x6c>)
 801db62:	681b      	ldr	r3, [r3, #0]
 801db64:	f107 020c 	add.w	r2, r7, #12
 801db68:	4611      	mov	r1, r2
 801db6a:	4618      	mov	r0, r3
 801db6c:	f7f2 f979 	bl	800fe62 <xQueueGiveFromISR>
        printf("Master TxRx callback fired\n\r");
 801db70:	480c      	ldr	r0, [pc, #48]	@ (801dba4 <HAL_SPI_TxRxCpltCallback+0x70>)
 801db72:	f000 fb5d 	bl	801e230 <iprintf>
    }
    else
    {
    	UNUSED(hspi);
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801db76:	68fb      	ldr	r3, [r7, #12]
 801db78:	2b00      	cmp	r3, #0
 801db7a:	d007      	beq.n	801db8c <HAL_SPI_TxRxCpltCallback+0x58>
 801db7c:	4b0a      	ldr	r3, [pc, #40]	@ (801dba8 <HAL_SPI_TxRxCpltCallback+0x74>)
 801db7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801db82:	601a      	str	r2, [r3, #0]
 801db84:	f3bf 8f4f 	dsb	sy
 801db88:	f3bf 8f6f 	isb	sy
}
 801db8c:	bf00      	nop
 801db8e:	3710      	adds	r7, #16
 801db90:	46bd      	mov	sp, r7
 801db92:	bd80      	pop	{r7, pc}
 801db94:	20000434 	.word	0x20000434
 801db98:	080221f0 	.word	0x080221f0
 801db9c:	200003d0 	.word	0x200003d0
 801dba0:	20000d0c 	.word	0x20000d0c
 801dba4:	0802220c 	.word	0x0802220c
 801dba8:	e000ed04 	.word	0xe000ed04

0801dbac <timer_testing>:
#include "timer_test.h"

uint16_t tick_count = 0;

Result timer_testing(test_command_t* command){
 801dbac:	b580      	push	{r7, lr}
 801dbae:	b084      	sub	sp, #16
 801dbb0:	af00      	add	r7, sp, #0
 801dbb2:	6078      	str	r0, [r7, #4]

	uint16_t start_val ,end_val;

	if (command == NULL) {
 801dbb4:	687b      	ldr	r3, [r7, #4]
 801dbb6:	2b00      	cmp	r3, #0
 801dbb8:	d102      	bne.n	801dbc0 <timer_testing+0x14>
//        printf("Received NULL command pointer. Skipping.\n\r"); // Debug printf
        return TEST_ERR;
 801dbba:	f04f 33ff 	mov.w	r3, #4294967295
 801dbbe:	e025      	b.n	801dc0c <timer_testing+0x60>
	}

	// Start Timer
	HAL_TIM_Base_Start_IT(&htim7);
 801dbc0:	4814      	ldr	r0, [pc, #80]	@ (801dc14 <timer_testing+0x68>)
 801dbc2:	f7ed fa7d 	bl	800b0c0 <HAL_TIM_Base_Start_IT>

	for(uint8_t i=0 ; i< command->iterations ; i++){
 801dbc6:	2300      	movs	r3, #0
 801dbc8:	73fb      	strb	r3, [r7, #15]
 801dbca:	e013      	b.n	801dbf4 <timer_testing+0x48>

	    if (xSemaphoreTake(TimSemHandle, pdMS_TO_TICKS(200)) != pdPASS) {
 801dbcc:	4b12      	ldr	r3, [pc, #72]	@ (801dc18 <timer_testing+0x6c>)
 801dbce:	681b      	ldr	r3, [r3, #0]
 801dbd0:	21c8      	movs	r1, #200	@ 0xc8
 801dbd2:	4618      	mov	r0, r3
 801dbd4:	f7f2 fac6 	bl	8010164 <xQueueSemaphoreTake>
 801dbd8:	4603      	mov	r3, r0
 801dbda:	2b01      	cmp	r3, #1
 801dbdc:	d004      	beq.n	801dbe8 <timer_testing+0x3c>
//			printf("Fail on iteration %u.\n\r",i+1); // Debug printf
	         vPortFree(command);
 801dbde:	6878      	ldr	r0, [r7, #4]
 801dbe0:	f7f4 fe68 	bl	80128b4 <vPortFree>
	         return TEST_FAIL;
 801dbe4:	23ff      	movs	r3, #255	@ 0xff
 801dbe6:	e011      	b.n	801dc0c <timer_testing+0x60>
	    }

//		printf("success on iteration %u.\n\r", i + 1); // Debug printf
        osDelay(10); // Small delay between iterations to prevent overwhelming the UUT or the system
 801dbe8:	200a      	movs	r0, #10
 801dbea:	f7f0 ffdd 	bl	800eba8 <osDelay>
	for(uint8_t i=0 ; i< command->iterations ; i++){
 801dbee:	7bfb      	ldrb	r3, [r7, #15]
 801dbf0:	3301      	adds	r3, #1
 801dbf2:	73fb      	strb	r3, [r7, #15]
 801dbf4:	687b      	ldr	r3, [r7, #4]
 801dbf6:	795b      	ldrb	r3, [r3, #5]
 801dbf8:	7bfa      	ldrb	r2, [r7, #15]
 801dbfa:	429a      	cmp	r2, r3
 801dbfc:	d3e6      	bcc.n	801dbcc <timer_testing+0x20>
	}// end of iterations

    // Stop Timer after the test is complete
	HAL_TIM_Base_Stop_IT(&htim7);
 801dbfe:	4805      	ldr	r0, [pc, #20]	@ (801dc14 <timer_testing+0x68>)
 801dc00:	f7ed fad6 	bl	800b1b0 <HAL_TIM_Base_Stop_IT>

    vPortFree(command);
 801dc04:	6878      	ldr	r0, [r7, #4]
 801dc06:	f7f4 fe55 	bl	80128b4 <vPortFree>
    return TEST_PASS;
 801dc0a:	2301      	movs	r3, #1
}
 801dc0c:	4618      	mov	r0, r3
 801dc0e:	3710      	adds	r7, #16
 801dc10:	46bd      	mov	sp, r7
 801dc12:	bd80      	pop	{r7, pc}
 801dc14:	20000558 	.word	0x20000558
 801dc18:	20000d08 	.word	0x20000d08

0801dc1c <uart_testing>:
 */

#define UART_SENDER 		(&huart2)
#define UART_RECEIVER 		(&huart4)

Result uart_testing(test_command_t* command){
 801dc1c:	b580      	push	{r7, lr}
 801dc1e:	f5ad 7d46 	sub.w	sp, sp, #792	@ 0x318
 801dc22:	af00      	add	r7, sp, #0
 801dc24:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dc28:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dc2c:	6018      	str	r0, [r3, #0]

	uint8_t tx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801dc2e:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dc32:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801dc36:	4618      	mov	r0, r3
 801dc38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801dc3c:	461a      	mov	r2, r3
 801dc3e:	2100      	movs	r1, #0
 801dc40:	f000 fc4e 	bl	801e4e0 <memset>
	uint8_t rx_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801dc44:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dc48:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 801dc4c:	4618      	mov	r0, r3
 801dc4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801dc52:	461a      	mov	r2, r3
 801dc54:	2100      	movs	r1, #0
 801dc56:	f000 fc43 	bl	801e4e0 <memset>
	uint8_t echo_buffer[MAX_BIT_PATTERN_LENGTH] = {0};
 801dc5a:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dc5e:	f5a3 7344 	sub.w	r3, r3, #784	@ 0x310
 801dc62:	4618      	mov	r0, r3
 801dc64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801dc68:	461a      	mov	r2, r3
 801dc6a:	2100      	movs	r1, #0
 801dc6c:	f000 fc38 	bl	801e4e0 <memset>

	HAL_StatusTypeDef rx_status, tx_status;

	if (command == NULL) {
 801dc70:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dc74:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dc78:	681b      	ldr	r3, [r3, #0]
 801dc7a:	2b00      	cmp	r3, #0
 801dc7c:	d105      	bne.n	801dc8a <uart_testing+0x6e>
        printf("UART_TEST: Received NULL command pointer. Skipping.\n\r"); // Debug printf
 801dc7e:	48b2      	ldr	r0, [pc, #712]	@ (801df48 <uart_testing+0x32c>)
 801dc80:	f000 fad6 	bl	801e230 <iprintf>
        return TEST_ERR;
 801dc84:	f04f 33ff 	mov.w	r3, #4294967295
 801dc88:	e158      	b.n	801df3c <uart_testing+0x320>
	}

	// Copy pattern to TX buffer
    memcpy(tx_buffer, command->bit_pattern, command->bit_pattern_length);
 801dc8a:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dc8e:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dc92:	681b      	ldr	r3, [r3, #0]
 801dc94:	1dd9      	adds	r1, r3, #7
 801dc96:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dc9a:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dc9e:	681b      	ldr	r3, [r3, #0]
 801dca0:	799b      	ldrb	r3, [r3, #6]
 801dca2:	461a      	mov	r2, r3
 801dca4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801dca8:	4618      	mov	r0, r3
 801dcaa:	f000 fcec 	bl	801e686 <memcpy>

    for(uint8_t i=0 ; i< command->iterations ; i++){
 801dcae:	2300      	movs	r3, #0
 801dcb0:	f887 3317 	strb.w	r3, [r7, #791]	@ 0x317
 801dcb4:	e12f      	b.n	801df16 <uart_testing+0x2fa>
//        printf("UART_TEST: Iteration %u/%u:\n\r", i + 1, command->iterations); // Debug printf
        memset(rx_buffer, 0, command->bit_pattern_length);
 801dcb6:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dcba:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dcbe:	681b      	ldr	r3, [r3, #0]
 801dcc0:	799b      	ldrb	r3, [r3, #6]
 801dcc2:	461a      	mov	r2, r3
 801dcc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801dcc8:	2100      	movs	r1, #0
 801dcca:	4618      	mov	r0, r3
 801dccc:	f000 fc08 	bl	801e4e0 <memset>

        // RECEIVER start to RECEIVE DMA
        rx_status = HAL_UART_Receive_DMA(UART_RECEIVER, echo_buffer, command->bit_pattern_length);
 801dcd0:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dcd4:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dcd8:	681b      	ldr	r3, [r3, #0]
 801dcda:	799b      	ldrb	r3, [r3, #6]
 801dcdc:	461a      	mov	r2, r3
 801dcde:	f107 0308 	add.w	r3, r7, #8
 801dce2:	4619      	mov	r1, r3
 801dce4:	4899      	ldr	r0, [pc, #612]	@ (801df4c <uart_testing+0x330>)
 801dce6:	f7ed ff0b 	bl	800bb00 <HAL_UART_Receive_DMA>
 801dcea:	4603      	mov	r3, r0
 801dcec:	f887 3316 	strb.w	r3, [r7, #790]	@ 0x316
        if (rx_status != HAL_OK) {
 801dcf0:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801dcf4:	2b00      	cmp	r3, #0
 801dcf6:	d00e      	beq.n	801dd16 <uart_testing+0xfa>
            printf("Receiver Failed to start receive: %d\n\r", rx_status);
 801dcf8:	f897 3316 	ldrb.w	r3, [r7, #790]	@ 0x316
 801dcfc:	4619      	mov	r1, r3
 801dcfe:	4894      	ldr	r0, [pc, #592]	@ (801df50 <uart_testing+0x334>)
 801dd00:	f000 fa96 	bl	801e230 <iprintf>
            vPortFree(command);
 801dd04:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dd08:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dd0c:	6818      	ldr	r0, [r3, #0]
 801dd0e:	f7f4 fdd1 	bl	80128b4 <vPortFree>
            return TEST_FAIL;
 801dd12:	23ff      	movs	r3, #255	@ 0xff
 801dd14:	e112      	b.n	801df3c <uart_testing+0x320>
        }
        // Arm sender receive before receiver transmits back
        if (HAL_UART_Receive_IT(UART_SENDER, rx_buffer, command->bit_pattern_length) != HAL_OK) {
 801dd16:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dd1a:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dd1e:	681b      	ldr	r3, [r3, #0]
 801dd20:	799b      	ldrb	r3, [r3, #6]
 801dd22:	461a      	mov	r2, r3
 801dd24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801dd28:	4619      	mov	r1, r3
 801dd2a:	488a      	ldr	r0, [pc, #552]	@ (801df54 <uart_testing+0x338>)
 801dd2c:	f7ed fe28 	bl	800b980 <HAL_UART_Receive_IT>
 801dd30:	4603      	mov	r3, r0
 801dd32:	2b00      	cmp	r3, #0
 801dd34:	d00b      	beq.n	801dd4e <uart_testing+0x132>
            printf("Sender Failed to start receive back\n\r");
 801dd36:	4888      	ldr	r0, [pc, #544]	@ (801df58 <uart_testing+0x33c>)
 801dd38:	f000 fa7a 	bl	801e230 <iprintf>
            vPortFree(command);
 801dd3c:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dd40:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dd44:	6818      	ldr	r0, [r3, #0]
 801dd46:	f7f4 fdb5 	bl	80128b4 <vPortFree>
            return TEST_FAIL;
 801dd4a:	23ff      	movs	r3, #255	@ 0xff
 801dd4c:	e0f6      	b.n	801df3c <uart_testing+0x320>
        }

        // SENDER TRANSMIT a block of data via DMA
        tx_status = HAL_UART_Transmit_DMA(UART_SENDER, tx_buffer, command->bit_pattern_length);
 801dd4e:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dd52:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dd56:	681b      	ldr	r3, [r3, #0]
 801dd58:	799b      	ldrb	r3, [r3, #6]
 801dd5a:	461a      	mov	r2, r3
 801dd5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801dd60:	4619      	mov	r1, r3
 801dd62:	487c      	ldr	r0, [pc, #496]	@ (801df54 <uart_testing+0x338>)
 801dd64:	f7ed fe50 	bl	800ba08 <HAL_UART_Transmit_DMA>
 801dd68:	4603      	mov	r3, r0
 801dd6a:	f887 3315 	strb.w	r3, [r7, #789]	@ 0x315
        if (tx_status != HAL_OK) {
 801dd6e:	f897 3315 	ldrb.w	r3, [r7, #789]	@ 0x315
 801dd72:	2b00      	cmp	r3, #0
 801dd74:	d011      	beq.n	801dd9a <uart_testing+0x17e>
            printf("Failed to send on UART sender: %d\n\r", tx_status);
 801dd76:	f897 3315 	ldrb.w	r3, [r7, #789]	@ 0x315
 801dd7a:	4619      	mov	r1, r3
 801dd7c:	4877      	ldr	r0, [pc, #476]	@ (801df5c <uart_testing+0x340>)
 801dd7e:	f000 fa57 	bl	801e230 <iprintf>
            vPortFree(command);
 801dd82:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dd86:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dd8a:	6818      	ldr	r0, [r3, #0]
 801dd8c:	f7f4 fd92 	bl	80128b4 <vPortFree>
            HAL_UART_DMAStop(UART_RECEIVER);
 801dd90:	486e      	ldr	r0, [pc, #440]	@ (801df4c <uart_testing+0x330>)
 801dd92:	f7ed fef9 	bl	800bb88 <HAL_UART_DMAStop>
            return TEST_FAIL;
 801dd96:	23ff      	movs	r3, #255	@ 0xff
 801dd98:	e0d0      	b.n	801df3c <uart_testing+0x320>
        }
        // WAIT FOR TX COMPLETION
        if (xSemaphoreTake(UartTxHandle, TIMEOUT) != pdPASS) {
 801dd9a:	4b71      	ldr	r3, [pc, #452]	@ (801df60 <uart_testing+0x344>)
 801dd9c:	681b      	ldr	r3, [r3, #0]
 801dd9e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801dda2:	4618      	mov	r0, r3
 801dda4:	f7f2 f9de 	bl	8010164 <xQueueSemaphoreTake>
 801dda8:	4603      	mov	r3, r0
 801ddaa:	2b01      	cmp	r3, #1
 801ddac:	d011      	beq.n	801ddd2 <uart_testing+0x1b6>
             printf("fail to get TxSemaphore\n\r");
 801ddae:	486d      	ldr	r0, [pc, #436]	@ (801df64 <uart_testing+0x348>)
 801ddb0:	f000 fa3e 	bl	801e230 <iprintf>
             vPortFree(command);
 801ddb4:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801ddb8:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801ddbc:	6818      	ldr	r0, [r3, #0]
 801ddbe:	f7f4 fd79 	bl	80128b4 <vPortFree>
             HAL_UART_DMAStop(UART_RECEIVER);
 801ddc2:	4862      	ldr	r0, [pc, #392]	@ (801df4c <uart_testing+0x330>)
 801ddc4:	f7ed fee0 	bl	800bb88 <HAL_UART_DMAStop>
             HAL_UART_DMAStop(UART_SENDER);
 801ddc8:	4862      	ldr	r0, [pc, #392]	@ (801df54 <uart_testing+0x338>)
 801ddca:	f7ed fedd 	bl	800bb88 <HAL_UART_DMAStop>
             return TEST_FAIL;
 801ddce:	23ff      	movs	r3, #255	@ 0xff
 801ddd0:	e0b4      	b.n	801df3c <uart_testing+0x320>
        }
        else
        {
			 if (HAL_UART_Transmit_IT(UART_RECEIVER, echo_buffer, command->bit_pattern_length) != HAL_OK){
 801ddd2:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801ddd6:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801ddda:	681b      	ldr	r3, [r3, #0]
 801dddc:	799b      	ldrb	r3, [r3, #6]
 801ddde:	461a      	mov	r2, r3
 801dde0:	f107 0308 	add.w	r3, r7, #8
 801dde4:	4619      	mov	r1, r3
 801dde6:	4859      	ldr	r0, [pc, #356]	@ (801df4c <uart_testing+0x330>)
 801dde8:	f7ed fd6c 	bl	800b8c4 <HAL_UART_Transmit_IT>
 801ddec:	4603      	mov	r3, r0
 801ddee:	2b00      	cmp	r3, #0
 801ddf0:	d014      	beq.n	801de1c <uart_testing+0x200>
				 printf("Failed to echo send on UART receiver: %d\n\r", tx_status);
 801ddf2:	f897 3315 	ldrb.w	r3, [r7, #789]	@ 0x315
 801ddf6:	4619      	mov	r1, r3
 801ddf8:	485b      	ldr	r0, [pc, #364]	@ (801df68 <uart_testing+0x34c>)
 801ddfa:	f000 fa19 	bl	801e230 <iprintf>
				 vPortFree(command);
 801ddfe:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801de02:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801de06:	6818      	ldr	r0, [r3, #0]
 801de08:	f7f4 fd54 	bl	80128b4 <vPortFree>
				 HAL_UART_DMAStop(UART_RECEIVER);
 801de0c:	484f      	ldr	r0, [pc, #316]	@ (801df4c <uart_testing+0x330>)
 801de0e:	f7ed febb 	bl	800bb88 <HAL_UART_DMAStop>
	             HAL_UART_DMAStop(UART_SENDER);
 801de12:	4850      	ldr	r0, [pc, #320]	@ (801df54 <uart_testing+0x338>)
 801de14:	f7ed feb8 	bl	800bb88 <HAL_UART_DMAStop>
				 return TEST_FAIL;
 801de18:	23ff      	movs	r3, #255	@ 0xff
 801de1a:	e08f      	b.n	801df3c <uart_testing+0x320>
			 }
        }

        // WAIT FOR RECEIVER RX COMPLETION
        if (xSemaphoreTake(UartRxHandle, TIMEOUT) != pdPASS) {
 801de1c:	4b53      	ldr	r3, [pc, #332]	@ (801df6c <uart_testing+0x350>)
 801de1e:	681b      	ldr	r3, [r3, #0]
 801de20:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801de24:	4618      	mov	r0, r3
 801de26:	f7f2 f99d 	bl	8010164 <xQueueSemaphoreTake>
 801de2a:	4603      	mov	r3, r0
 801de2c:	2b01      	cmp	r3, #1
 801de2e:	d011      	beq.n	801de54 <uart_testing+0x238>
            printf("fail to get RxSemaphore\n\r");
 801de30:	484f      	ldr	r0, [pc, #316]	@ (801df70 <uart_testing+0x354>)
 801de32:	f000 f9fd 	bl	801e230 <iprintf>
            vPortFree(command);
 801de36:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801de3a:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801de3e:	6818      	ldr	r0, [r3, #0]
 801de40:	f7f4 fd38 	bl	80128b4 <vPortFree>
            HAL_UART_DMAStop(UART_SENDER);
 801de44:	4843      	ldr	r0, [pc, #268]	@ (801df54 <uart_testing+0x338>)
 801de46:	f7ed fe9f 	bl	800bb88 <HAL_UART_DMAStop>
            HAL_UART_DMAStop(UART_RECEIVER);
 801de4a:	4840      	ldr	r0, [pc, #256]	@ (801df4c <uart_testing+0x330>)
 801de4c:	f7ed fe9c 	bl	800bb88 <HAL_UART_DMAStop>
            return TEST_FAIL;
 801de50:	23ff      	movs	r3, #255	@ 0xff
 801de52:	e073      	b.n	801df3c <uart_testing+0x320>
        }


	    // COMPARE SENT vs. RECEIVED data
	    if (command->bit_pattern_length > 100) {
 801de54:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801de58:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801de5c:	681b      	ldr	r3, [r3, #0]
 801de5e:	799b      	ldrb	r3, [r3, #6]
 801de60:	2b64      	cmp	r3, #100	@ 0x64
 801de62:	d92c      	bls.n	801debe <uart_testing+0x2a2>
//			printf("bit_pattern_length more than 100\n\r"); // Debug printf

			// Use CRC comparison for large data
			uint32_t sent_crc = calculate_crc(tx_buffer, command->bit_pattern_length);
 801de64:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801de68:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801de6c:	681b      	ldr	r3, [r3, #0]
 801de6e:	799b      	ldrb	r3, [r3, #6]
 801de70:	461a      	mov	r2, r3
 801de72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801de76:	4611      	mov	r1, r2
 801de78:	4618      	mov	r0, r3
 801de7a:	f7e3 f973 	bl	8001164 <calculate_crc>
 801de7e:	f8c7 030c 	str.w	r0, [r7, #780]	@ 0x30c
			uint32_t received_crc = calculate_crc(rx_buffer, command->bit_pattern_length);
 801de82:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801de86:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801de8a:	681b      	ldr	r3, [r3, #0]
 801de8c:	799b      	ldrb	r3, [r3, #6]
 801de8e:	461a      	mov	r2, r3
 801de90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801de94:	4611      	mov	r1, r2
 801de96:	4618      	mov	r0, r3
 801de98:	f7e3 f964 	bl	8001164 <calculate_crc>
 801de9c:	f8c7 0308 	str.w	r0, [r7, #776]	@ 0x308
			if (sent_crc != received_crc) {
 801dea0:	f8d7 230c 	ldr.w	r2, [r7, #780]	@ 0x30c
 801dea4:	f8d7 3308 	ldr.w	r3, [r7, #776]	@ 0x308
 801dea8:	429a      	cmp	r2, r3
 801deaa:	d025      	beq.n	801def8 <uart_testing+0x2dc>
				// Debug printf
//				printf("UART_TEST: CRC mismatch on iteration %u. Sent CRC: 0x%lX, Received CRC: 0x%lX\n\r",
//					   i + 1, sent_crc, received_crc);
				vPortFree(command);
 801deac:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801deb0:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801deb4:	6818      	ldr	r0, [r3, #0]
 801deb6:	f7f4 fcfd 	bl	80128b4 <vPortFree>
				return TEST_FAIL;
 801deba:	23ff      	movs	r3, #255	@ 0xff
 801debc:	e03e      	b.n	801df3c <uart_testing+0x320>
			}
	    }
	    else {
			int comp = memcmp(tx_buffer, rx_buffer, command->bit_pattern_length);
 801debe:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801dec2:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801dec6:	681b      	ldr	r3, [r3, #0]
 801dec8:	799b      	ldrb	r3, [r3, #6]
 801deca:	461a      	mov	r2, r3
 801decc:	f507 7184 	add.w	r1, r7, #264	@ 0x108
 801ded0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 801ded4:	4618      	mov	r0, r3
 801ded6:	f000 faf3 	bl	801e4c0 <memcmp>
 801deda:	f8c7 0310 	str.w	r0, [r7, #784]	@ 0x310
			if (comp != 0) {
 801dede:	f8d7 3310 	ldr.w	r3, [r7, #784]	@ 0x310
 801dee2:	2b00      	cmp	r3, #0
 801dee4:	d008      	beq.n	801def8 <uart_testing+0x2dc>
//				// Debug printf
//				printf("Data mismatch on iteration %u.\n\r", i + 1);
//				printf("Sent: %.*s\n\r", command->bit_pattern_length, tx_buffer);
//				printf("Recv: %.*s\n\r", command->bit_pattern_length, rx_buffer);
				vPortFree(command);
 801dee6:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801deea:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801deee:	6818      	ldr	r0, [r3, #0]
 801def0:	f7f4 fce0 	bl	80128b4 <vPortFree>
				return TEST_FAIL;
 801def4:	23ff      	movs	r3, #255	@ 0xff
 801def6:	e021      	b.n	801df3c <uart_testing+0x320>
			}
	    }
	    printf("Data Match on iteration %u.\n\r", i + 1); // Debug printf
 801def8:	f897 3317 	ldrb.w	r3, [r7, #791]	@ 0x317
 801defc:	3301      	adds	r3, #1
 801defe:	4619      	mov	r1, r3
 801df00:	481c      	ldr	r0, [pc, #112]	@ (801df74 <uart_testing+0x358>)
 801df02:	f000 f995 	bl	801e230 <iprintf>

        osDelay(10); // Small delay between iterations to prevent overwhelming the UUT or the system
 801df06:	200a      	movs	r0, #10
 801df08:	f7f0 fe4e 	bl	800eba8 <osDelay>
    for(uint8_t i=0 ; i< command->iterations ; i++){
 801df0c:	f897 3317 	ldrb.w	r3, [r7, #791]	@ 0x317
 801df10:	3301      	adds	r3, #1
 801df12:	f887 3317 	strb.w	r3, [r7, #791]	@ 0x317
 801df16:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801df1a:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801df1e:	681b      	ldr	r3, [r3, #0]
 801df20:	795b      	ldrb	r3, [r3, #5]
 801df22:	f897 2317 	ldrb.w	r2, [r7, #791]	@ 0x317
 801df26:	429a      	cmp	r2, r3
 801df28:	f4ff aec5 	bcc.w	801dcb6 <uart_testing+0x9a>
	}
    vPortFree(command);
 801df2c:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 801df30:	f5a3 7345 	sub.w	r3, r3, #788	@ 0x314
 801df34:	6818      	ldr	r0, [r3, #0]
 801df36:	f7f4 fcbd 	bl	80128b4 <vPortFree>
    return TEST_PASS;
 801df3a:	2301      	movs	r3, #1
}
 801df3c:	4618      	mov	r0, r3
 801df3e:	f507 7746 	add.w	r7, r7, #792	@ 0x318
 801df42:	46bd      	mov	sp, r7
 801df44:	bd80      	pop	{r7, pc}
 801df46:	bf00      	nop
 801df48:	0802222c 	.word	0x0802222c
 801df4c:	200005a4 	.word	0x200005a4
 801df50:	08022264 	.word	0x08022264
 801df54:	2000062c 	.word	0x2000062c
 801df58:	0802228c 	.word	0x0802228c
 801df5c:	080222b4 	.word	0x080222b4
 801df60:	20000cf4 	.word	0x20000cf4
 801df64:	080222d8 	.word	0x080222d8
 801df68:	080222f4 	.word	0x080222f4
 801df6c:	20000cf0 	.word	0x20000cf0
 801df70:	08022320 	.word	0x08022320
 801df74:	0802233c 	.word	0x0802233c

0801df78 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 801df78:	b480      	push	{r7}
 801df7a:	b085      	sub	sp, #20
 801df7c:	af00      	add	r7, sp, #0
 801df7e:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801df80:	2300      	movs	r3, #0
 801df82:	60fb      	str	r3, [r7, #12]

    if (huart->Instance == UART_RECEIVER->Instance)
 801df84:	687b      	ldr	r3, [r7, #4]
 801df86:	681a      	ldr	r2, [r3, #0]
 801df88:	4b09      	ldr	r3, [pc, #36]	@ (801dfb0 <HAL_UART_TxCpltCallback+0x38>)
 801df8a:	681b      	ldr	r3, [r3, #0]
 801df8c:	429a      	cmp	r2, r3
    }
    else
    {
    	UNUSED(huart);
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801df8e:	68fb      	ldr	r3, [r7, #12]
 801df90:	2b00      	cmp	r3, #0
 801df92:	d007      	beq.n	801dfa4 <HAL_UART_TxCpltCallback+0x2c>
 801df94:	4b07      	ldr	r3, [pc, #28]	@ (801dfb4 <HAL_UART_TxCpltCallback+0x3c>)
 801df96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801df9a:	601a      	str	r2, [r3, #0]
 801df9c:	f3bf 8f4f 	dsb	sy
 801dfa0:	f3bf 8f6f 	isb	sy
}
 801dfa4:	bf00      	nop
 801dfa6:	3714      	adds	r7, #20
 801dfa8:	46bd      	mov	sp, r7
 801dfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dfae:	4770      	bx	lr
 801dfb0:	200005a4 	.word	0x200005a4
 801dfb4:	e000ed04 	.word	0xe000ed04

0801dfb8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801dfb8:	b580      	push	{r7, lr}
 801dfba:	b084      	sub	sp, #16
 801dfbc:	af00      	add	r7, sp, #0
 801dfbe:	6078      	str	r0, [r7, #4]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801dfc0:	2300      	movs	r3, #0
 801dfc2:	60fb      	str	r3, [r7, #12]

    if (huart->Instance == UART_RECEIVER->Instance)
 801dfc4:	687b      	ldr	r3, [r7, #4]
 801dfc6:	681a      	ldr	r2, [r3, #0]
 801dfc8:	4b14      	ldr	r3, [pc, #80]	@ (801e01c <HAL_UART_RxCpltCallback+0x64>)
 801dfca:	681b      	ldr	r3, [r3, #0]
 801dfcc:	429a      	cmp	r2, r3
 801dfce:	d108      	bne.n	801dfe2 <HAL_UART_RxCpltCallback+0x2a>
    {
        xSemaphoreGiveFromISR(UartTxHandle, &xHigherPriorityTaskWoken);
 801dfd0:	4b13      	ldr	r3, [pc, #76]	@ (801e020 <HAL_UART_RxCpltCallback+0x68>)
 801dfd2:	681b      	ldr	r3, [r3, #0]
 801dfd4:	f107 020c 	add.w	r2, r7, #12
 801dfd8:	4611      	mov	r1, r2
 801dfda:	4618      	mov	r0, r3
 801dfdc:	f7f1 ff41 	bl	800fe62 <xQueueGiveFromISR>
 801dfe0:	e00d      	b.n	801dffe <HAL_UART_RxCpltCallback+0x46>
//        printf("Receiver Rx callback fired \n\r"); // Debug printf
    }
    else if (huart->Instance == UART_SENDER->Instance)
 801dfe2:	687b      	ldr	r3, [r7, #4]
 801dfe4:	681a      	ldr	r2, [r3, #0]
 801dfe6:	4b0f      	ldr	r3, [pc, #60]	@ (801e024 <HAL_UART_RxCpltCallback+0x6c>)
 801dfe8:	681b      	ldr	r3, [r3, #0]
 801dfea:	429a      	cmp	r2, r3
 801dfec:	d107      	bne.n	801dffe <HAL_UART_RxCpltCallback+0x46>
    {
        xSemaphoreGiveFromISR(UartRxHandle, &xHigherPriorityTaskWoken);
 801dfee:	4b0e      	ldr	r3, [pc, #56]	@ (801e028 <HAL_UART_RxCpltCallback+0x70>)
 801dff0:	681b      	ldr	r3, [r3, #0]
 801dff2:	f107 020c 	add.w	r2, r7, #12
 801dff6:	4611      	mov	r1, r2
 801dff8:	4618      	mov	r0, r3
 801dffa:	f7f1 ff32 	bl	800fe62 <xQueueGiveFromISR>
    }
    else
    {
    	UNUSED(huart);
    }
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801dffe:	68fb      	ldr	r3, [r7, #12]
 801e000:	2b00      	cmp	r3, #0
 801e002:	d007      	beq.n	801e014 <HAL_UART_RxCpltCallback+0x5c>
 801e004:	4b09      	ldr	r3, [pc, #36]	@ (801e02c <HAL_UART_RxCpltCallback+0x74>)
 801e006:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801e00a:	601a      	str	r2, [r3, #0]
 801e00c:	f3bf 8f4f 	dsb	sy
 801e010:	f3bf 8f6f 	isb	sy
}
 801e014:	bf00      	nop
 801e016:	3710      	adds	r7, #16
 801e018:	46bd      	mov	sp, r7
 801e01a:	bd80      	pop	{r7, pc}
 801e01c:	200005a4 	.word	0x200005a4
 801e020:	20000cf4 	.word	0x20000cf4
 801e024:	2000062c 	.word	0x2000062c
 801e028:	20000cf0 	.word	0x20000cf0
 801e02c:	e000ed04 	.word	0xe000ed04

0801e030 <rand>:
 801e030:	4b16      	ldr	r3, [pc, #88]	@ (801e08c <rand+0x5c>)
 801e032:	b510      	push	{r4, lr}
 801e034:	681c      	ldr	r4, [r3, #0]
 801e036:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801e038:	b9b3      	cbnz	r3, 801e068 <rand+0x38>
 801e03a:	2018      	movs	r0, #24
 801e03c:	f000 fb9a 	bl	801e774 <malloc>
 801e040:	4602      	mov	r2, r0
 801e042:	6320      	str	r0, [r4, #48]	@ 0x30
 801e044:	b920      	cbnz	r0, 801e050 <rand+0x20>
 801e046:	4b12      	ldr	r3, [pc, #72]	@ (801e090 <rand+0x60>)
 801e048:	4812      	ldr	r0, [pc, #72]	@ (801e094 <rand+0x64>)
 801e04a:	2152      	movs	r1, #82	@ 0x52
 801e04c:	f000 fb2a 	bl	801e6a4 <__assert_func>
 801e050:	4911      	ldr	r1, [pc, #68]	@ (801e098 <rand+0x68>)
 801e052:	4b12      	ldr	r3, [pc, #72]	@ (801e09c <rand+0x6c>)
 801e054:	e9c0 1300 	strd	r1, r3, [r0]
 801e058:	4b11      	ldr	r3, [pc, #68]	@ (801e0a0 <rand+0x70>)
 801e05a:	6083      	str	r3, [r0, #8]
 801e05c:	230b      	movs	r3, #11
 801e05e:	8183      	strh	r3, [r0, #12]
 801e060:	2100      	movs	r1, #0
 801e062:	2001      	movs	r0, #1
 801e064:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801e068:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e06a:	480e      	ldr	r0, [pc, #56]	@ (801e0a4 <rand+0x74>)
 801e06c:	690b      	ldr	r3, [r1, #16]
 801e06e:	694c      	ldr	r4, [r1, #20]
 801e070:	4a0d      	ldr	r2, [pc, #52]	@ (801e0a8 <rand+0x78>)
 801e072:	4358      	muls	r0, r3
 801e074:	fb02 0004 	mla	r0, r2, r4, r0
 801e078:	fba3 3202 	umull	r3, r2, r3, r2
 801e07c:	3301      	adds	r3, #1
 801e07e:	eb40 0002 	adc.w	r0, r0, r2
 801e082:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801e086:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801e08a:	bd10      	pop	{r4, pc}
 801e08c:	2000003c 	.word	0x2000003c
 801e090:	080225e2 	.word	0x080225e2
 801e094:	080225f9 	.word	0x080225f9
 801e098:	abcd330e 	.word	0xabcd330e
 801e09c:	e66d1234 	.word	0xe66d1234
 801e0a0:	0005deec 	.word	0x0005deec
 801e0a4:	5851f42d 	.word	0x5851f42d
 801e0a8:	4c957f2d 	.word	0x4c957f2d

0801e0ac <std>:
 801e0ac:	2300      	movs	r3, #0
 801e0ae:	b510      	push	{r4, lr}
 801e0b0:	4604      	mov	r4, r0
 801e0b2:	e9c0 3300 	strd	r3, r3, [r0]
 801e0b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e0ba:	6083      	str	r3, [r0, #8]
 801e0bc:	8181      	strh	r1, [r0, #12]
 801e0be:	6643      	str	r3, [r0, #100]	@ 0x64
 801e0c0:	81c2      	strh	r2, [r0, #14]
 801e0c2:	6183      	str	r3, [r0, #24]
 801e0c4:	4619      	mov	r1, r3
 801e0c6:	2208      	movs	r2, #8
 801e0c8:	305c      	adds	r0, #92	@ 0x5c
 801e0ca:	f000 fa09 	bl	801e4e0 <memset>
 801e0ce:	4b0d      	ldr	r3, [pc, #52]	@ (801e104 <std+0x58>)
 801e0d0:	6263      	str	r3, [r4, #36]	@ 0x24
 801e0d2:	4b0d      	ldr	r3, [pc, #52]	@ (801e108 <std+0x5c>)
 801e0d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e0d6:	4b0d      	ldr	r3, [pc, #52]	@ (801e10c <std+0x60>)
 801e0d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e0da:	4b0d      	ldr	r3, [pc, #52]	@ (801e110 <std+0x64>)
 801e0dc:	6323      	str	r3, [r4, #48]	@ 0x30
 801e0de:	4b0d      	ldr	r3, [pc, #52]	@ (801e114 <std+0x68>)
 801e0e0:	6224      	str	r4, [r4, #32]
 801e0e2:	429c      	cmp	r4, r3
 801e0e4:	d006      	beq.n	801e0f4 <std+0x48>
 801e0e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e0ea:	4294      	cmp	r4, r2
 801e0ec:	d002      	beq.n	801e0f4 <std+0x48>
 801e0ee:	33d0      	adds	r3, #208	@ 0xd0
 801e0f0:	429c      	cmp	r4, r3
 801e0f2:	d105      	bne.n	801e100 <std+0x54>
 801e0f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801e0f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e0fc:	f000 bac0 	b.w	801e680 <__retarget_lock_init_recursive>
 801e100:	bd10      	pop	{r4, pc}
 801e102:	bf00      	nop
 801e104:	0801e311 	.word	0x0801e311
 801e108:	0801e333 	.word	0x0801e333
 801e10c:	0801e36b 	.word	0x0801e36b
 801e110:	0801e38f 	.word	0x0801e38f
 801e114:	20027b50 	.word	0x20027b50

0801e118 <stdio_exit_handler>:
 801e118:	4a02      	ldr	r2, [pc, #8]	@ (801e124 <stdio_exit_handler+0xc>)
 801e11a:	4903      	ldr	r1, [pc, #12]	@ (801e128 <stdio_exit_handler+0x10>)
 801e11c:	4803      	ldr	r0, [pc, #12]	@ (801e12c <stdio_exit_handler+0x14>)
 801e11e:	f000 b869 	b.w	801e1f4 <_fwalk_sglue>
 801e122:	bf00      	nop
 801e124:	20000030 	.word	0x20000030
 801e128:	0801ef85 	.word	0x0801ef85
 801e12c:	20000040 	.word	0x20000040

0801e130 <cleanup_stdio>:
 801e130:	6841      	ldr	r1, [r0, #4]
 801e132:	4b0c      	ldr	r3, [pc, #48]	@ (801e164 <cleanup_stdio+0x34>)
 801e134:	4299      	cmp	r1, r3
 801e136:	b510      	push	{r4, lr}
 801e138:	4604      	mov	r4, r0
 801e13a:	d001      	beq.n	801e140 <cleanup_stdio+0x10>
 801e13c:	f000 ff22 	bl	801ef84 <_fflush_r>
 801e140:	68a1      	ldr	r1, [r4, #8]
 801e142:	4b09      	ldr	r3, [pc, #36]	@ (801e168 <cleanup_stdio+0x38>)
 801e144:	4299      	cmp	r1, r3
 801e146:	d002      	beq.n	801e14e <cleanup_stdio+0x1e>
 801e148:	4620      	mov	r0, r4
 801e14a:	f000 ff1b 	bl	801ef84 <_fflush_r>
 801e14e:	68e1      	ldr	r1, [r4, #12]
 801e150:	4b06      	ldr	r3, [pc, #24]	@ (801e16c <cleanup_stdio+0x3c>)
 801e152:	4299      	cmp	r1, r3
 801e154:	d004      	beq.n	801e160 <cleanup_stdio+0x30>
 801e156:	4620      	mov	r0, r4
 801e158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e15c:	f000 bf12 	b.w	801ef84 <_fflush_r>
 801e160:	bd10      	pop	{r4, pc}
 801e162:	bf00      	nop
 801e164:	20027b50 	.word	0x20027b50
 801e168:	20027bb8 	.word	0x20027bb8
 801e16c:	20027c20 	.word	0x20027c20

0801e170 <global_stdio_init.part.0>:
 801e170:	b510      	push	{r4, lr}
 801e172:	4b0b      	ldr	r3, [pc, #44]	@ (801e1a0 <global_stdio_init.part.0+0x30>)
 801e174:	4c0b      	ldr	r4, [pc, #44]	@ (801e1a4 <global_stdio_init.part.0+0x34>)
 801e176:	4a0c      	ldr	r2, [pc, #48]	@ (801e1a8 <global_stdio_init.part.0+0x38>)
 801e178:	601a      	str	r2, [r3, #0]
 801e17a:	4620      	mov	r0, r4
 801e17c:	2200      	movs	r2, #0
 801e17e:	2104      	movs	r1, #4
 801e180:	f7ff ff94 	bl	801e0ac <std>
 801e184:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e188:	2201      	movs	r2, #1
 801e18a:	2109      	movs	r1, #9
 801e18c:	f7ff ff8e 	bl	801e0ac <std>
 801e190:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e194:	2202      	movs	r2, #2
 801e196:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e19a:	2112      	movs	r1, #18
 801e19c:	f7ff bf86 	b.w	801e0ac <std>
 801e1a0:	20027c88 	.word	0x20027c88
 801e1a4:	20027b50 	.word	0x20027b50
 801e1a8:	0801e119 	.word	0x0801e119

0801e1ac <__sfp_lock_acquire>:
 801e1ac:	4801      	ldr	r0, [pc, #4]	@ (801e1b4 <__sfp_lock_acquire+0x8>)
 801e1ae:	f000 ba68 	b.w	801e682 <__retarget_lock_acquire_recursive>
 801e1b2:	bf00      	nop
 801e1b4:	20027c91 	.word	0x20027c91

0801e1b8 <__sfp_lock_release>:
 801e1b8:	4801      	ldr	r0, [pc, #4]	@ (801e1c0 <__sfp_lock_release+0x8>)
 801e1ba:	f000 ba63 	b.w	801e684 <__retarget_lock_release_recursive>
 801e1be:	bf00      	nop
 801e1c0:	20027c91 	.word	0x20027c91

0801e1c4 <__sinit>:
 801e1c4:	b510      	push	{r4, lr}
 801e1c6:	4604      	mov	r4, r0
 801e1c8:	f7ff fff0 	bl	801e1ac <__sfp_lock_acquire>
 801e1cc:	6a23      	ldr	r3, [r4, #32]
 801e1ce:	b11b      	cbz	r3, 801e1d8 <__sinit+0x14>
 801e1d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e1d4:	f7ff bff0 	b.w	801e1b8 <__sfp_lock_release>
 801e1d8:	4b04      	ldr	r3, [pc, #16]	@ (801e1ec <__sinit+0x28>)
 801e1da:	6223      	str	r3, [r4, #32]
 801e1dc:	4b04      	ldr	r3, [pc, #16]	@ (801e1f0 <__sinit+0x2c>)
 801e1de:	681b      	ldr	r3, [r3, #0]
 801e1e0:	2b00      	cmp	r3, #0
 801e1e2:	d1f5      	bne.n	801e1d0 <__sinit+0xc>
 801e1e4:	f7ff ffc4 	bl	801e170 <global_stdio_init.part.0>
 801e1e8:	e7f2      	b.n	801e1d0 <__sinit+0xc>
 801e1ea:	bf00      	nop
 801e1ec:	0801e131 	.word	0x0801e131
 801e1f0:	20027c88 	.word	0x20027c88

0801e1f4 <_fwalk_sglue>:
 801e1f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e1f8:	4607      	mov	r7, r0
 801e1fa:	4688      	mov	r8, r1
 801e1fc:	4614      	mov	r4, r2
 801e1fe:	2600      	movs	r6, #0
 801e200:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e204:	f1b9 0901 	subs.w	r9, r9, #1
 801e208:	d505      	bpl.n	801e216 <_fwalk_sglue+0x22>
 801e20a:	6824      	ldr	r4, [r4, #0]
 801e20c:	2c00      	cmp	r4, #0
 801e20e:	d1f7      	bne.n	801e200 <_fwalk_sglue+0xc>
 801e210:	4630      	mov	r0, r6
 801e212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e216:	89ab      	ldrh	r3, [r5, #12]
 801e218:	2b01      	cmp	r3, #1
 801e21a:	d907      	bls.n	801e22c <_fwalk_sglue+0x38>
 801e21c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e220:	3301      	adds	r3, #1
 801e222:	d003      	beq.n	801e22c <_fwalk_sglue+0x38>
 801e224:	4629      	mov	r1, r5
 801e226:	4638      	mov	r0, r7
 801e228:	47c0      	blx	r8
 801e22a:	4306      	orrs	r6, r0
 801e22c:	3568      	adds	r5, #104	@ 0x68
 801e22e:	e7e9      	b.n	801e204 <_fwalk_sglue+0x10>

0801e230 <iprintf>:
 801e230:	b40f      	push	{r0, r1, r2, r3}
 801e232:	b507      	push	{r0, r1, r2, lr}
 801e234:	4906      	ldr	r1, [pc, #24]	@ (801e250 <iprintf+0x20>)
 801e236:	ab04      	add	r3, sp, #16
 801e238:	6808      	ldr	r0, [r1, #0]
 801e23a:	f853 2b04 	ldr.w	r2, [r3], #4
 801e23e:	6881      	ldr	r1, [r0, #8]
 801e240:	9301      	str	r3, [sp, #4]
 801e242:	f000 fb77 	bl	801e934 <_vfiprintf_r>
 801e246:	b003      	add	sp, #12
 801e248:	f85d eb04 	ldr.w	lr, [sp], #4
 801e24c:	b004      	add	sp, #16
 801e24e:	4770      	bx	lr
 801e250:	2000003c 	.word	0x2000003c

0801e254 <_puts_r>:
 801e254:	6a03      	ldr	r3, [r0, #32]
 801e256:	b570      	push	{r4, r5, r6, lr}
 801e258:	6884      	ldr	r4, [r0, #8]
 801e25a:	4605      	mov	r5, r0
 801e25c:	460e      	mov	r6, r1
 801e25e:	b90b      	cbnz	r3, 801e264 <_puts_r+0x10>
 801e260:	f7ff ffb0 	bl	801e1c4 <__sinit>
 801e264:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e266:	07db      	lsls	r3, r3, #31
 801e268:	d405      	bmi.n	801e276 <_puts_r+0x22>
 801e26a:	89a3      	ldrh	r3, [r4, #12]
 801e26c:	0598      	lsls	r0, r3, #22
 801e26e:	d402      	bmi.n	801e276 <_puts_r+0x22>
 801e270:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e272:	f000 fa06 	bl	801e682 <__retarget_lock_acquire_recursive>
 801e276:	89a3      	ldrh	r3, [r4, #12]
 801e278:	0719      	lsls	r1, r3, #28
 801e27a:	d502      	bpl.n	801e282 <_puts_r+0x2e>
 801e27c:	6923      	ldr	r3, [r4, #16]
 801e27e:	2b00      	cmp	r3, #0
 801e280:	d135      	bne.n	801e2ee <_puts_r+0x9a>
 801e282:	4621      	mov	r1, r4
 801e284:	4628      	mov	r0, r5
 801e286:	f000 f8c5 	bl	801e414 <__swsetup_r>
 801e28a:	b380      	cbz	r0, 801e2ee <_puts_r+0x9a>
 801e28c:	f04f 35ff 	mov.w	r5, #4294967295
 801e290:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e292:	07da      	lsls	r2, r3, #31
 801e294:	d405      	bmi.n	801e2a2 <_puts_r+0x4e>
 801e296:	89a3      	ldrh	r3, [r4, #12]
 801e298:	059b      	lsls	r3, r3, #22
 801e29a:	d402      	bmi.n	801e2a2 <_puts_r+0x4e>
 801e29c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e29e:	f000 f9f1 	bl	801e684 <__retarget_lock_release_recursive>
 801e2a2:	4628      	mov	r0, r5
 801e2a4:	bd70      	pop	{r4, r5, r6, pc}
 801e2a6:	2b00      	cmp	r3, #0
 801e2a8:	da04      	bge.n	801e2b4 <_puts_r+0x60>
 801e2aa:	69a2      	ldr	r2, [r4, #24]
 801e2ac:	429a      	cmp	r2, r3
 801e2ae:	dc17      	bgt.n	801e2e0 <_puts_r+0x8c>
 801e2b0:	290a      	cmp	r1, #10
 801e2b2:	d015      	beq.n	801e2e0 <_puts_r+0x8c>
 801e2b4:	6823      	ldr	r3, [r4, #0]
 801e2b6:	1c5a      	adds	r2, r3, #1
 801e2b8:	6022      	str	r2, [r4, #0]
 801e2ba:	7019      	strb	r1, [r3, #0]
 801e2bc:	68a3      	ldr	r3, [r4, #8]
 801e2be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801e2c2:	3b01      	subs	r3, #1
 801e2c4:	60a3      	str	r3, [r4, #8]
 801e2c6:	2900      	cmp	r1, #0
 801e2c8:	d1ed      	bne.n	801e2a6 <_puts_r+0x52>
 801e2ca:	2b00      	cmp	r3, #0
 801e2cc:	da11      	bge.n	801e2f2 <_puts_r+0x9e>
 801e2ce:	4622      	mov	r2, r4
 801e2d0:	210a      	movs	r1, #10
 801e2d2:	4628      	mov	r0, r5
 801e2d4:	f000 f85f 	bl	801e396 <__swbuf_r>
 801e2d8:	3001      	adds	r0, #1
 801e2da:	d0d7      	beq.n	801e28c <_puts_r+0x38>
 801e2dc:	250a      	movs	r5, #10
 801e2de:	e7d7      	b.n	801e290 <_puts_r+0x3c>
 801e2e0:	4622      	mov	r2, r4
 801e2e2:	4628      	mov	r0, r5
 801e2e4:	f000 f857 	bl	801e396 <__swbuf_r>
 801e2e8:	3001      	adds	r0, #1
 801e2ea:	d1e7      	bne.n	801e2bc <_puts_r+0x68>
 801e2ec:	e7ce      	b.n	801e28c <_puts_r+0x38>
 801e2ee:	3e01      	subs	r6, #1
 801e2f0:	e7e4      	b.n	801e2bc <_puts_r+0x68>
 801e2f2:	6823      	ldr	r3, [r4, #0]
 801e2f4:	1c5a      	adds	r2, r3, #1
 801e2f6:	6022      	str	r2, [r4, #0]
 801e2f8:	220a      	movs	r2, #10
 801e2fa:	701a      	strb	r2, [r3, #0]
 801e2fc:	e7ee      	b.n	801e2dc <_puts_r+0x88>
	...

0801e300 <puts>:
 801e300:	4b02      	ldr	r3, [pc, #8]	@ (801e30c <puts+0xc>)
 801e302:	4601      	mov	r1, r0
 801e304:	6818      	ldr	r0, [r3, #0]
 801e306:	f7ff bfa5 	b.w	801e254 <_puts_r>
 801e30a:	bf00      	nop
 801e30c:	2000003c 	.word	0x2000003c

0801e310 <__sread>:
 801e310:	b510      	push	{r4, lr}
 801e312:	460c      	mov	r4, r1
 801e314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e318:	f000 f96a 	bl	801e5f0 <_read_r>
 801e31c:	2800      	cmp	r0, #0
 801e31e:	bfab      	itete	ge
 801e320:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801e322:	89a3      	ldrhlt	r3, [r4, #12]
 801e324:	181b      	addge	r3, r3, r0
 801e326:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801e32a:	bfac      	ite	ge
 801e32c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801e32e:	81a3      	strhlt	r3, [r4, #12]
 801e330:	bd10      	pop	{r4, pc}

0801e332 <__swrite>:
 801e332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e336:	461f      	mov	r7, r3
 801e338:	898b      	ldrh	r3, [r1, #12]
 801e33a:	05db      	lsls	r3, r3, #23
 801e33c:	4605      	mov	r5, r0
 801e33e:	460c      	mov	r4, r1
 801e340:	4616      	mov	r6, r2
 801e342:	d505      	bpl.n	801e350 <__swrite+0x1e>
 801e344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e348:	2302      	movs	r3, #2
 801e34a:	2200      	movs	r2, #0
 801e34c:	f000 f93e 	bl	801e5cc <_lseek_r>
 801e350:	89a3      	ldrh	r3, [r4, #12]
 801e352:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e356:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801e35a:	81a3      	strh	r3, [r4, #12]
 801e35c:	4632      	mov	r2, r6
 801e35e:	463b      	mov	r3, r7
 801e360:	4628      	mov	r0, r5
 801e362:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e366:	f000 b955 	b.w	801e614 <_write_r>

0801e36a <__sseek>:
 801e36a:	b510      	push	{r4, lr}
 801e36c:	460c      	mov	r4, r1
 801e36e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e372:	f000 f92b 	bl	801e5cc <_lseek_r>
 801e376:	1c43      	adds	r3, r0, #1
 801e378:	89a3      	ldrh	r3, [r4, #12]
 801e37a:	bf15      	itete	ne
 801e37c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801e37e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801e382:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801e386:	81a3      	strheq	r3, [r4, #12]
 801e388:	bf18      	it	ne
 801e38a:	81a3      	strhne	r3, [r4, #12]
 801e38c:	bd10      	pop	{r4, pc}

0801e38e <__sclose>:
 801e38e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e392:	f000 b8ad 	b.w	801e4f0 <_close_r>

0801e396 <__swbuf_r>:
 801e396:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e398:	460e      	mov	r6, r1
 801e39a:	4614      	mov	r4, r2
 801e39c:	4605      	mov	r5, r0
 801e39e:	b118      	cbz	r0, 801e3a8 <__swbuf_r+0x12>
 801e3a0:	6a03      	ldr	r3, [r0, #32]
 801e3a2:	b90b      	cbnz	r3, 801e3a8 <__swbuf_r+0x12>
 801e3a4:	f7ff ff0e 	bl	801e1c4 <__sinit>
 801e3a8:	69a3      	ldr	r3, [r4, #24]
 801e3aa:	60a3      	str	r3, [r4, #8]
 801e3ac:	89a3      	ldrh	r3, [r4, #12]
 801e3ae:	071a      	lsls	r2, r3, #28
 801e3b0:	d501      	bpl.n	801e3b6 <__swbuf_r+0x20>
 801e3b2:	6923      	ldr	r3, [r4, #16]
 801e3b4:	b943      	cbnz	r3, 801e3c8 <__swbuf_r+0x32>
 801e3b6:	4621      	mov	r1, r4
 801e3b8:	4628      	mov	r0, r5
 801e3ba:	f000 f82b 	bl	801e414 <__swsetup_r>
 801e3be:	b118      	cbz	r0, 801e3c8 <__swbuf_r+0x32>
 801e3c0:	f04f 37ff 	mov.w	r7, #4294967295
 801e3c4:	4638      	mov	r0, r7
 801e3c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e3c8:	6823      	ldr	r3, [r4, #0]
 801e3ca:	6922      	ldr	r2, [r4, #16]
 801e3cc:	1a98      	subs	r0, r3, r2
 801e3ce:	6963      	ldr	r3, [r4, #20]
 801e3d0:	b2f6      	uxtb	r6, r6
 801e3d2:	4283      	cmp	r3, r0
 801e3d4:	4637      	mov	r7, r6
 801e3d6:	dc05      	bgt.n	801e3e4 <__swbuf_r+0x4e>
 801e3d8:	4621      	mov	r1, r4
 801e3da:	4628      	mov	r0, r5
 801e3dc:	f000 fdd2 	bl	801ef84 <_fflush_r>
 801e3e0:	2800      	cmp	r0, #0
 801e3e2:	d1ed      	bne.n	801e3c0 <__swbuf_r+0x2a>
 801e3e4:	68a3      	ldr	r3, [r4, #8]
 801e3e6:	3b01      	subs	r3, #1
 801e3e8:	60a3      	str	r3, [r4, #8]
 801e3ea:	6823      	ldr	r3, [r4, #0]
 801e3ec:	1c5a      	adds	r2, r3, #1
 801e3ee:	6022      	str	r2, [r4, #0]
 801e3f0:	701e      	strb	r6, [r3, #0]
 801e3f2:	6962      	ldr	r2, [r4, #20]
 801e3f4:	1c43      	adds	r3, r0, #1
 801e3f6:	429a      	cmp	r2, r3
 801e3f8:	d004      	beq.n	801e404 <__swbuf_r+0x6e>
 801e3fa:	89a3      	ldrh	r3, [r4, #12]
 801e3fc:	07db      	lsls	r3, r3, #31
 801e3fe:	d5e1      	bpl.n	801e3c4 <__swbuf_r+0x2e>
 801e400:	2e0a      	cmp	r6, #10
 801e402:	d1df      	bne.n	801e3c4 <__swbuf_r+0x2e>
 801e404:	4621      	mov	r1, r4
 801e406:	4628      	mov	r0, r5
 801e408:	f000 fdbc 	bl	801ef84 <_fflush_r>
 801e40c:	2800      	cmp	r0, #0
 801e40e:	d0d9      	beq.n	801e3c4 <__swbuf_r+0x2e>
 801e410:	e7d6      	b.n	801e3c0 <__swbuf_r+0x2a>
	...

0801e414 <__swsetup_r>:
 801e414:	b538      	push	{r3, r4, r5, lr}
 801e416:	4b29      	ldr	r3, [pc, #164]	@ (801e4bc <__swsetup_r+0xa8>)
 801e418:	4605      	mov	r5, r0
 801e41a:	6818      	ldr	r0, [r3, #0]
 801e41c:	460c      	mov	r4, r1
 801e41e:	b118      	cbz	r0, 801e428 <__swsetup_r+0x14>
 801e420:	6a03      	ldr	r3, [r0, #32]
 801e422:	b90b      	cbnz	r3, 801e428 <__swsetup_r+0x14>
 801e424:	f7ff fece 	bl	801e1c4 <__sinit>
 801e428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e42c:	0719      	lsls	r1, r3, #28
 801e42e:	d422      	bmi.n	801e476 <__swsetup_r+0x62>
 801e430:	06da      	lsls	r2, r3, #27
 801e432:	d407      	bmi.n	801e444 <__swsetup_r+0x30>
 801e434:	2209      	movs	r2, #9
 801e436:	602a      	str	r2, [r5, #0]
 801e438:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e43c:	81a3      	strh	r3, [r4, #12]
 801e43e:	f04f 30ff 	mov.w	r0, #4294967295
 801e442:	e033      	b.n	801e4ac <__swsetup_r+0x98>
 801e444:	0758      	lsls	r0, r3, #29
 801e446:	d512      	bpl.n	801e46e <__swsetup_r+0x5a>
 801e448:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e44a:	b141      	cbz	r1, 801e45e <__swsetup_r+0x4a>
 801e44c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801e450:	4299      	cmp	r1, r3
 801e452:	d002      	beq.n	801e45a <__swsetup_r+0x46>
 801e454:	4628      	mov	r0, r5
 801e456:	f000 f943 	bl	801e6e0 <_free_r>
 801e45a:	2300      	movs	r3, #0
 801e45c:	6363      	str	r3, [r4, #52]	@ 0x34
 801e45e:	89a3      	ldrh	r3, [r4, #12]
 801e460:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801e464:	81a3      	strh	r3, [r4, #12]
 801e466:	2300      	movs	r3, #0
 801e468:	6063      	str	r3, [r4, #4]
 801e46a:	6923      	ldr	r3, [r4, #16]
 801e46c:	6023      	str	r3, [r4, #0]
 801e46e:	89a3      	ldrh	r3, [r4, #12]
 801e470:	f043 0308 	orr.w	r3, r3, #8
 801e474:	81a3      	strh	r3, [r4, #12]
 801e476:	6923      	ldr	r3, [r4, #16]
 801e478:	b94b      	cbnz	r3, 801e48e <__swsetup_r+0x7a>
 801e47a:	89a3      	ldrh	r3, [r4, #12]
 801e47c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801e480:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801e484:	d003      	beq.n	801e48e <__swsetup_r+0x7a>
 801e486:	4621      	mov	r1, r4
 801e488:	4628      	mov	r0, r5
 801e48a:	f000 fddb 	bl	801f044 <__smakebuf_r>
 801e48e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e492:	f013 0201 	ands.w	r2, r3, #1
 801e496:	d00a      	beq.n	801e4ae <__swsetup_r+0x9a>
 801e498:	2200      	movs	r2, #0
 801e49a:	60a2      	str	r2, [r4, #8]
 801e49c:	6962      	ldr	r2, [r4, #20]
 801e49e:	4252      	negs	r2, r2
 801e4a0:	61a2      	str	r2, [r4, #24]
 801e4a2:	6922      	ldr	r2, [r4, #16]
 801e4a4:	b942      	cbnz	r2, 801e4b8 <__swsetup_r+0xa4>
 801e4a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801e4aa:	d1c5      	bne.n	801e438 <__swsetup_r+0x24>
 801e4ac:	bd38      	pop	{r3, r4, r5, pc}
 801e4ae:	0799      	lsls	r1, r3, #30
 801e4b0:	bf58      	it	pl
 801e4b2:	6962      	ldrpl	r2, [r4, #20]
 801e4b4:	60a2      	str	r2, [r4, #8]
 801e4b6:	e7f4      	b.n	801e4a2 <__swsetup_r+0x8e>
 801e4b8:	2000      	movs	r0, #0
 801e4ba:	e7f7      	b.n	801e4ac <__swsetup_r+0x98>
 801e4bc:	2000003c 	.word	0x2000003c

0801e4c0 <memcmp>:
 801e4c0:	b510      	push	{r4, lr}
 801e4c2:	3901      	subs	r1, #1
 801e4c4:	4402      	add	r2, r0
 801e4c6:	4290      	cmp	r0, r2
 801e4c8:	d101      	bne.n	801e4ce <memcmp+0xe>
 801e4ca:	2000      	movs	r0, #0
 801e4cc:	e005      	b.n	801e4da <memcmp+0x1a>
 801e4ce:	7803      	ldrb	r3, [r0, #0]
 801e4d0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e4d4:	42a3      	cmp	r3, r4
 801e4d6:	d001      	beq.n	801e4dc <memcmp+0x1c>
 801e4d8:	1b18      	subs	r0, r3, r4
 801e4da:	bd10      	pop	{r4, pc}
 801e4dc:	3001      	adds	r0, #1
 801e4de:	e7f2      	b.n	801e4c6 <memcmp+0x6>

0801e4e0 <memset>:
 801e4e0:	4402      	add	r2, r0
 801e4e2:	4603      	mov	r3, r0
 801e4e4:	4293      	cmp	r3, r2
 801e4e6:	d100      	bne.n	801e4ea <memset+0xa>
 801e4e8:	4770      	bx	lr
 801e4ea:	f803 1b01 	strb.w	r1, [r3], #1
 801e4ee:	e7f9      	b.n	801e4e4 <memset+0x4>

0801e4f0 <_close_r>:
 801e4f0:	b538      	push	{r3, r4, r5, lr}
 801e4f2:	4d06      	ldr	r5, [pc, #24]	@ (801e50c <_close_r+0x1c>)
 801e4f4:	2300      	movs	r3, #0
 801e4f6:	4604      	mov	r4, r0
 801e4f8:	4608      	mov	r0, r1
 801e4fa:	602b      	str	r3, [r5, #0]
 801e4fc:	f7e3 fefa 	bl	80022f4 <_close>
 801e500:	1c43      	adds	r3, r0, #1
 801e502:	d102      	bne.n	801e50a <_close_r+0x1a>
 801e504:	682b      	ldr	r3, [r5, #0]
 801e506:	b103      	cbz	r3, 801e50a <_close_r+0x1a>
 801e508:	6023      	str	r3, [r4, #0]
 801e50a:	bd38      	pop	{r3, r4, r5, pc}
 801e50c:	20027c8c 	.word	0x20027c8c

0801e510 <_reclaim_reent>:
 801e510:	4b2d      	ldr	r3, [pc, #180]	@ (801e5c8 <_reclaim_reent+0xb8>)
 801e512:	681b      	ldr	r3, [r3, #0]
 801e514:	4283      	cmp	r3, r0
 801e516:	b570      	push	{r4, r5, r6, lr}
 801e518:	4604      	mov	r4, r0
 801e51a:	d053      	beq.n	801e5c4 <_reclaim_reent+0xb4>
 801e51c:	69c3      	ldr	r3, [r0, #28]
 801e51e:	b31b      	cbz	r3, 801e568 <_reclaim_reent+0x58>
 801e520:	68db      	ldr	r3, [r3, #12]
 801e522:	b163      	cbz	r3, 801e53e <_reclaim_reent+0x2e>
 801e524:	2500      	movs	r5, #0
 801e526:	69e3      	ldr	r3, [r4, #28]
 801e528:	68db      	ldr	r3, [r3, #12]
 801e52a:	5959      	ldr	r1, [r3, r5]
 801e52c:	b9b1      	cbnz	r1, 801e55c <_reclaim_reent+0x4c>
 801e52e:	3504      	adds	r5, #4
 801e530:	2d80      	cmp	r5, #128	@ 0x80
 801e532:	d1f8      	bne.n	801e526 <_reclaim_reent+0x16>
 801e534:	69e3      	ldr	r3, [r4, #28]
 801e536:	4620      	mov	r0, r4
 801e538:	68d9      	ldr	r1, [r3, #12]
 801e53a:	f000 f8d1 	bl	801e6e0 <_free_r>
 801e53e:	69e3      	ldr	r3, [r4, #28]
 801e540:	6819      	ldr	r1, [r3, #0]
 801e542:	b111      	cbz	r1, 801e54a <_reclaim_reent+0x3a>
 801e544:	4620      	mov	r0, r4
 801e546:	f000 f8cb 	bl	801e6e0 <_free_r>
 801e54a:	69e3      	ldr	r3, [r4, #28]
 801e54c:	689d      	ldr	r5, [r3, #8]
 801e54e:	b15d      	cbz	r5, 801e568 <_reclaim_reent+0x58>
 801e550:	4629      	mov	r1, r5
 801e552:	4620      	mov	r0, r4
 801e554:	682d      	ldr	r5, [r5, #0]
 801e556:	f000 f8c3 	bl	801e6e0 <_free_r>
 801e55a:	e7f8      	b.n	801e54e <_reclaim_reent+0x3e>
 801e55c:	680e      	ldr	r6, [r1, #0]
 801e55e:	4620      	mov	r0, r4
 801e560:	f000 f8be 	bl	801e6e0 <_free_r>
 801e564:	4631      	mov	r1, r6
 801e566:	e7e1      	b.n	801e52c <_reclaim_reent+0x1c>
 801e568:	6961      	ldr	r1, [r4, #20]
 801e56a:	b111      	cbz	r1, 801e572 <_reclaim_reent+0x62>
 801e56c:	4620      	mov	r0, r4
 801e56e:	f000 f8b7 	bl	801e6e0 <_free_r>
 801e572:	69e1      	ldr	r1, [r4, #28]
 801e574:	b111      	cbz	r1, 801e57c <_reclaim_reent+0x6c>
 801e576:	4620      	mov	r0, r4
 801e578:	f000 f8b2 	bl	801e6e0 <_free_r>
 801e57c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e57e:	b111      	cbz	r1, 801e586 <_reclaim_reent+0x76>
 801e580:	4620      	mov	r0, r4
 801e582:	f000 f8ad 	bl	801e6e0 <_free_r>
 801e586:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e588:	b111      	cbz	r1, 801e590 <_reclaim_reent+0x80>
 801e58a:	4620      	mov	r0, r4
 801e58c:	f000 f8a8 	bl	801e6e0 <_free_r>
 801e590:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801e592:	b111      	cbz	r1, 801e59a <_reclaim_reent+0x8a>
 801e594:	4620      	mov	r0, r4
 801e596:	f000 f8a3 	bl	801e6e0 <_free_r>
 801e59a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801e59c:	b111      	cbz	r1, 801e5a4 <_reclaim_reent+0x94>
 801e59e:	4620      	mov	r0, r4
 801e5a0:	f000 f89e 	bl	801e6e0 <_free_r>
 801e5a4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801e5a6:	b111      	cbz	r1, 801e5ae <_reclaim_reent+0x9e>
 801e5a8:	4620      	mov	r0, r4
 801e5aa:	f000 f899 	bl	801e6e0 <_free_r>
 801e5ae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801e5b0:	b111      	cbz	r1, 801e5b8 <_reclaim_reent+0xa8>
 801e5b2:	4620      	mov	r0, r4
 801e5b4:	f000 f894 	bl	801e6e0 <_free_r>
 801e5b8:	6a23      	ldr	r3, [r4, #32]
 801e5ba:	b11b      	cbz	r3, 801e5c4 <_reclaim_reent+0xb4>
 801e5bc:	4620      	mov	r0, r4
 801e5be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e5c2:	4718      	bx	r3
 801e5c4:	bd70      	pop	{r4, r5, r6, pc}
 801e5c6:	bf00      	nop
 801e5c8:	2000003c 	.word	0x2000003c

0801e5cc <_lseek_r>:
 801e5cc:	b538      	push	{r3, r4, r5, lr}
 801e5ce:	4d07      	ldr	r5, [pc, #28]	@ (801e5ec <_lseek_r+0x20>)
 801e5d0:	4604      	mov	r4, r0
 801e5d2:	4608      	mov	r0, r1
 801e5d4:	4611      	mov	r1, r2
 801e5d6:	2200      	movs	r2, #0
 801e5d8:	602a      	str	r2, [r5, #0]
 801e5da:	461a      	mov	r2, r3
 801e5dc:	f7e3 feb1 	bl	8002342 <_lseek>
 801e5e0:	1c43      	adds	r3, r0, #1
 801e5e2:	d102      	bne.n	801e5ea <_lseek_r+0x1e>
 801e5e4:	682b      	ldr	r3, [r5, #0]
 801e5e6:	b103      	cbz	r3, 801e5ea <_lseek_r+0x1e>
 801e5e8:	6023      	str	r3, [r4, #0]
 801e5ea:	bd38      	pop	{r3, r4, r5, pc}
 801e5ec:	20027c8c 	.word	0x20027c8c

0801e5f0 <_read_r>:
 801e5f0:	b538      	push	{r3, r4, r5, lr}
 801e5f2:	4d07      	ldr	r5, [pc, #28]	@ (801e610 <_read_r+0x20>)
 801e5f4:	4604      	mov	r4, r0
 801e5f6:	4608      	mov	r0, r1
 801e5f8:	4611      	mov	r1, r2
 801e5fa:	2200      	movs	r2, #0
 801e5fc:	602a      	str	r2, [r5, #0]
 801e5fe:	461a      	mov	r2, r3
 801e600:	f7e3 fe3f 	bl	8002282 <_read>
 801e604:	1c43      	adds	r3, r0, #1
 801e606:	d102      	bne.n	801e60e <_read_r+0x1e>
 801e608:	682b      	ldr	r3, [r5, #0]
 801e60a:	b103      	cbz	r3, 801e60e <_read_r+0x1e>
 801e60c:	6023      	str	r3, [r4, #0]
 801e60e:	bd38      	pop	{r3, r4, r5, pc}
 801e610:	20027c8c 	.word	0x20027c8c

0801e614 <_write_r>:
 801e614:	b538      	push	{r3, r4, r5, lr}
 801e616:	4d07      	ldr	r5, [pc, #28]	@ (801e634 <_write_r+0x20>)
 801e618:	4604      	mov	r4, r0
 801e61a:	4608      	mov	r0, r1
 801e61c:	4611      	mov	r1, r2
 801e61e:	2200      	movs	r2, #0
 801e620:	602a      	str	r2, [r5, #0]
 801e622:	461a      	mov	r2, r3
 801e624:	f7e3 fe4a 	bl	80022bc <_write>
 801e628:	1c43      	adds	r3, r0, #1
 801e62a:	d102      	bne.n	801e632 <_write_r+0x1e>
 801e62c:	682b      	ldr	r3, [r5, #0]
 801e62e:	b103      	cbz	r3, 801e632 <_write_r+0x1e>
 801e630:	6023      	str	r3, [r4, #0]
 801e632:	bd38      	pop	{r3, r4, r5, pc}
 801e634:	20027c8c 	.word	0x20027c8c

0801e638 <__libc_init_array>:
 801e638:	b570      	push	{r4, r5, r6, lr}
 801e63a:	4d0d      	ldr	r5, [pc, #52]	@ (801e670 <__libc_init_array+0x38>)
 801e63c:	4c0d      	ldr	r4, [pc, #52]	@ (801e674 <__libc_init_array+0x3c>)
 801e63e:	1b64      	subs	r4, r4, r5
 801e640:	10a4      	asrs	r4, r4, #2
 801e642:	2600      	movs	r6, #0
 801e644:	42a6      	cmp	r6, r4
 801e646:	d109      	bne.n	801e65c <__libc_init_array+0x24>
 801e648:	4d0b      	ldr	r5, [pc, #44]	@ (801e678 <__libc_init_array+0x40>)
 801e64a:	4c0c      	ldr	r4, [pc, #48]	@ (801e67c <__libc_init_array+0x44>)
 801e64c:	f000 fdb4 	bl	801f1b8 <_init>
 801e650:	1b64      	subs	r4, r4, r5
 801e652:	10a4      	asrs	r4, r4, #2
 801e654:	2600      	movs	r6, #0
 801e656:	42a6      	cmp	r6, r4
 801e658:	d105      	bne.n	801e666 <__libc_init_array+0x2e>
 801e65a:	bd70      	pop	{r4, r5, r6, pc}
 801e65c:	f855 3b04 	ldr.w	r3, [r5], #4
 801e660:	4798      	blx	r3
 801e662:	3601      	adds	r6, #1
 801e664:	e7ee      	b.n	801e644 <__libc_init_array+0xc>
 801e666:	f855 3b04 	ldr.w	r3, [r5], #4
 801e66a:	4798      	blx	r3
 801e66c:	3601      	adds	r6, #1
 801e66e:	e7f2      	b.n	801e656 <__libc_init_array+0x1e>
 801e670:	080226c8 	.word	0x080226c8
 801e674:	080226c8 	.word	0x080226c8
 801e678:	080226c8 	.word	0x080226c8
 801e67c:	080226cc 	.word	0x080226cc

0801e680 <__retarget_lock_init_recursive>:
 801e680:	4770      	bx	lr

0801e682 <__retarget_lock_acquire_recursive>:
 801e682:	4770      	bx	lr

0801e684 <__retarget_lock_release_recursive>:
 801e684:	4770      	bx	lr

0801e686 <memcpy>:
 801e686:	440a      	add	r2, r1
 801e688:	4291      	cmp	r1, r2
 801e68a:	f100 33ff 	add.w	r3, r0, #4294967295
 801e68e:	d100      	bne.n	801e692 <memcpy+0xc>
 801e690:	4770      	bx	lr
 801e692:	b510      	push	{r4, lr}
 801e694:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e698:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e69c:	4291      	cmp	r1, r2
 801e69e:	d1f9      	bne.n	801e694 <memcpy+0xe>
 801e6a0:	bd10      	pop	{r4, pc}
	...

0801e6a4 <__assert_func>:
 801e6a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e6a6:	4614      	mov	r4, r2
 801e6a8:	461a      	mov	r2, r3
 801e6aa:	4b09      	ldr	r3, [pc, #36]	@ (801e6d0 <__assert_func+0x2c>)
 801e6ac:	681b      	ldr	r3, [r3, #0]
 801e6ae:	4605      	mov	r5, r0
 801e6b0:	68d8      	ldr	r0, [r3, #12]
 801e6b2:	b14c      	cbz	r4, 801e6c8 <__assert_func+0x24>
 801e6b4:	4b07      	ldr	r3, [pc, #28]	@ (801e6d4 <__assert_func+0x30>)
 801e6b6:	9100      	str	r1, [sp, #0]
 801e6b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e6bc:	4906      	ldr	r1, [pc, #24]	@ (801e6d8 <__assert_func+0x34>)
 801e6be:	462b      	mov	r3, r5
 801e6c0:	f000 fc88 	bl	801efd4 <fiprintf>
 801e6c4:	f000 fd2c 	bl	801f120 <abort>
 801e6c8:	4b04      	ldr	r3, [pc, #16]	@ (801e6dc <__assert_func+0x38>)
 801e6ca:	461c      	mov	r4, r3
 801e6cc:	e7f3      	b.n	801e6b6 <__assert_func+0x12>
 801e6ce:	bf00      	nop
 801e6d0:	2000003c 	.word	0x2000003c
 801e6d4:	08022651 	.word	0x08022651
 801e6d8:	0802265e 	.word	0x0802265e
 801e6dc:	0802268c 	.word	0x0802268c

0801e6e0 <_free_r>:
 801e6e0:	b538      	push	{r3, r4, r5, lr}
 801e6e2:	4605      	mov	r5, r0
 801e6e4:	2900      	cmp	r1, #0
 801e6e6:	d041      	beq.n	801e76c <_free_r+0x8c>
 801e6e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e6ec:	1f0c      	subs	r4, r1, #4
 801e6ee:	2b00      	cmp	r3, #0
 801e6f0:	bfb8      	it	lt
 801e6f2:	18e4      	addlt	r4, r4, r3
 801e6f4:	f000 f8e8 	bl	801e8c8 <__malloc_lock>
 801e6f8:	4a1d      	ldr	r2, [pc, #116]	@ (801e770 <_free_r+0x90>)
 801e6fa:	6813      	ldr	r3, [r2, #0]
 801e6fc:	b933      	cbnz	r3, 801e70c <_free_r+0x2c>
 801e6fe:	6063      	str	r3, [r4, #4]
 801e700:	6014      	str	r4, [r2, #0]
 801e702:	4628      	mov	r0, r5
 801e704:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e708:	f000 b8e4 	b.w	801e8d4 <__malloc_unlock>
 801e70c:	42a3      	cmp	r3, r4
 801e70e:	d908      	bls.n	801e722 <_free_r+0x42>
 801e710:	6820      	ldr	r0, [r4, #0]
 801e712:	1821      	adds	r1, r4, r0
 801e714:	428b      	cmp	r3, r1
 801e716:	bf01      	itttt	eq
 801e718:	6819      	ldreq	r1, [r3, #0]
 801e71a:	685b      	ldreq	r3, [r3, #4]
 801e71c:	1809      	addeq	r1, r1, r0
 801e71e:	6021      	streq	r1, [r4, #0]
 801e720:	e7ed      	b.n	801e6fe <_free_r+0x1e>
 801e722:	461a      	mov	r2, r3
 801e724:	685b      	ldr	r3, [r3, #4]
 801e726:	b10b      	cbz	r3, 801e72c <_free_r+0x4c>
 801e728:	42a3      	cmp	r3, r4
 801e72a:	d9fa      	bls.n	801e722 <_free_r+0x42>
 801e72c:	6811      	ldr	r1, [r2, #0]
 801e72e:	1850      	adds	r0, r2, r1
 801e730:	42a0      	cmp	r0, r4
 801e732:	d10b      	bne.n	801e74c <_free_r+0x6c>
 801e734:	6820      	ldr	r0, [r4, #0]
 801e736:	4401      	add	r1, r0
 801e738:	1850      	adds	r0, r2, r1
 801e73a:	4283      	cmp	r3, r0
 801e73c:	6011      	str	r1, [r2, #0]
 801e73e:	d1e0      	bne.n	801e702 <_free_r+0x22>
 801e740:	6818      	ldr	r0, [r3, #0]
 801e742:	685b      	ldr	r3, [r3, #4]
 801e744:	6053      	str	r3, [r2, #4]
 801e746:	4408      	add	r0, r1
 801e748:	6010      	str	r0, [r2, #0]
 801e74a:	e7da      	b.n	801e702 <_free_r+0x22>
 801e74c:	d902      	bls.n	801e754 <_free_r+0x74>
 801e74e:	230c      	movs	r3, #12
 801e750:	602b      	str	r3, [r5, #0]
 801e752:	e7d6      	b.n	801e702 <_free_r+0x22>
 801e754:	6820      	ldr	r0, [r4, #0]
 801e756:	1821      	adds	r1, r4, r0
 801e758:	428b      	cmp	r3, r1
 801e75a:	bf04      	itt	eq
 801e75c:	6819      	ldreq	r1, [r3, #0]
 801e75e:	685b      	ldreq	r3, [r3, #4]
 801e760:	6063      	str	r3, [r4, #4]
 801e762:	bf04      	itt	eq
 801e764:	1809      	addeq	r1, r1, r0
 801e766:	6021      	streq	r1, [r4, #0]
 801e768:	6054      	str	r4, [r2, #4]
 801e76a:	e7ca      	b.n	801e702 <_free_r+0x22>
 801e76c:	bd38      	pop	{r3, r4, r5, pc}
 801e76e:	bf00      	nop
 801e770:	20027c98 	.word	0x20027c98

0801e774 <malloc>:
 801e774:	4b02      	ldr	r3, [pc, #8]	@ (801e780 <malloc+0xc>)
 801e776:	4601      	mov	r1, r0
 801e778:	6818      	ldr	r0, [r3, #0]
 801e77a:	f000 b825 	b.w	801e7c8 <_malloc_r>
 801e77e:	bf00      	nop
 801e780:	2000003c 	.word	0x2000003c

0801e784 <sbrk_aligned>:
 801e784:	b570      	push	{r4, r5, r6, lr}
 801e786:	4e0f      	ldr	r6, [pc, #60]	@ (801e7c4 <sbrk_aligned+0x40>)
 801e788:	460c      	mov	r4, r1
 801e78a:	6831      	ldr	r1, [r6, #0]
 801e78c:	4605      	mov	r5, r0
 801e78e:	b911      	cbnz	r1, 801e796 <sbrk_aligned+0x12>
 801e790:	f000 fcb6 	bl	801f100 <_sbrk_r>
 801e794:	6030      	str	r0, [r6, #0]
 801e796:	4621      	mov	r1, r4
 801e798:	4628      	mov	r0, r5
 801e79a:	f000 fcb1 	bl	801f100 <_sbrk_r>
 801e79e:	1c43      	adds	r3, r0, #1
 801e7a0:	d103      	bne.n	801e7aa <sbrk_aligned+0x26>
 801e7a2:	f04f 34ff 	mov.w	r4, #4294967295
 801e7a6:	4620      	mov	r0, r4
 801e7a8:	bd70      	pop	{r4, r5, r6, pc}
 801e7aa:	1cc4      	adds	r4, r0, #3
 801e7ac:	f024 0403 	bic.w	r4, r4, #3
 801e7b0:	42a0      	cmp	r0, r4
 801e7b2:	d0f8      	beq.n	801e7a6 <sbrk_aligned+0x22>
 801e7b4:	1a21      	subs	r1, r4, r0
 801e7b6:	4628      	mov	r0, r5
 801e7b8:	f000 fca2 	bl	801f100 <_sbrk_r>
 801e7bc:	3001      	adds	r0, #1
 801e7be:	d1f2      	bne.n	801e7a6 <sbrk_aligned+0x22>
 801e7c0:	e7ef      	b.n	801e7a2 <sbrk_aligned+0x1e>
 801e7c2:	bf00      	nop
 801e7c4:	20027c94 	.word	0x20027c94

0801e7c8 <_malloc_r>:
 801e7c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e7cc:	1ccd      	adds	r5, r1, #3
 801e7ce:	f025 0503 	bic.w	r5, r5, #3
 801e7d2:	3508      	adds	r5, #8
 801e7d4:	2d0c      	cmp	r5, #12
 801e7d6:	bf38      	it	cc
 801e7d8:	250c      	movcc	r5, #12
 801e7da:	2d00      	cmp	r5, #0
 801e7dc:	4606      	mov	r6, r0
 801e7de:	db01      	blt.n	801e7e4 <_malloc_r+0x1c>
 801e7e0:	42a9      	cmp	r1, r5
 801e7e2:	d904      	bls.n	801e7ee <_malloc_r+0x26>
 801e7e4:	230c      	movs	r3, #12
 801e7e6:	6033      	str	r3, [r6, #0]
 801e7e8:	2000      	movs	r0, #0
 801e7ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e7ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801e8c4 <_malloc_r+0xfc>
 801e7f2:	f000 f869 	bl	801e8c8 <__malloc_lock>
 801e7f6:	f8d8 3000 	ldr.w	r3, [r8]
 801e7fa:	461c      	mov	r4, r3
 801e7fc:	bb44      	cbnz	r4, 801e850 <_malloc_r+0x88>
 801e7fe:	4629      	mov	r1, r5
 801e800:	4630      	mov	r0, r6
 801e802:	f7ff ffbf 	bl	801e784 <sbrk_aligned>
 801e806:	1c43      	adds	r3, r0, #1
 801e808:	4604      	mov	r4, r0
 801e80a:	d158      	bne.n	801e8be <_malloc_r+0xf6>
 801e80c:	f8d8 4000 	ldr.w	r4, [r8]
 801e810:	4627      	mov	r7, r4
 801e812:	2f00      	cmp	r7, #0
 801e814:	d143      	bne.n	801e89e <_malloc_r+0xd6>
 801e816:	2c00      	cmp	r4, #0
 801e818:	d04b      	beq.n	801e8b2 <_malloc_r+0xea>
 801e81a:	6823      	ldr	r3, [r4, #0]
 801e81c:	4639      	mov	r1, r7
 801e81e:	4630      	mov	r0, r6
 801e820:	eb04 0903 	add.w	r9, r4, r3
 801e824:	f000 fc6c 	bl	801f100 <_sbrk_r>
 801e828:	4581      	cmp	r9, r0
 801e82a:	d142      	bne.n	801e8b2 <_malloc_r+0xea>
 801e82c:	6821      	ldr	r1, [r4, #0]
 801e82e:	1a6d      	subs	r5, r5, r1
 801e830:	4629      	mov	r1, r5
 801e832:	4630      	mov	r0, r6
 801e834:	f7ff ffa6 	bl	801e784 <sbrk_aligned>
 801e838:	3001      	adds	r0, #1
 801e83a:	d03a      	beq.n	801e8b2 <_malloc_r+0xea>
 801e83c:	6823      	ldr	r3, [r4, #0]
 801e83e:	442b      	add	r3, r5
 801e840:	6023      	str	r3, [r4, #0]
 801e842:	f8d8 3000 	ldr.w	r3, [r8]
 801e846:	685a      	ldr	r2, [r3, #4]
 801e848:	bb62      	cbnz	r2, 801e8a4 <_malloc_r+0xdc>
 801e84a:	f8c8 7000 	str.w	r7, [r8]
 801e84e:	e00f      	b.n	801e870 <_malloc_r+0xa8>
 801e850:	6822      	ldr	r2, [r4, #0]
 801e852:	1b52      	subs	r2, r2, r5
 801e854:	d420      	bmi.n	801e898 <_malloc_r+0xd0>
 801e856:	2a0b      	cmp	r2, #11
 801e858:	d917      	bls.n	801e88a <_malloc_r+0xc2>
 801e85a:	1961      	adds	r1, r4, r5
 801e85c:	42a3      	cmp	r3, r4
 801e85e:	6025      	str	r5, [r4, #0]
 801e860:	bf18      	it	ne
 801e862:	6059      	strne	r1, [r3, #4]
 801e864:	6863      	ldr	r3, [r4, #4]
 801e866:	bf08      	it	eq
 801e868:	f8c8 1000 	streq.w	r1, [r8]
 801e86c:	5162      	str	r2, [r4, r5]
 801e86e:	604b      	str	r3, [r1, #4]
 801e870:	4630      	mov	r0, r6
 801e872:	f000 f82f 	bl	801e8d4 <__malloc_unlock>
 801e876:	f104 000b 	add.w	r0, r4, #11
 801e87a:	1d23      	adds	r3, r4, #4
 801e87c:	f020 0007 	bic.w	r0, r0, #7
 801e880:	1ac2      	subs	r2, r0, r3
 801e882:	bf1c      	itt	ne
 801e884:	1a1b      	subne	r3, r3, r0
 801e886:	50a3      	strne	r3, [r4, r2]
 801e888:	e7af      	b.n	801e7ea <_malloc_r+0x22>
 801e88a:	6862      	ldr	r2, [r4, #4]
 801e88c:	42a3      	cmp	r3, r4
 801e88e:	bf0c      	ite	eq
 801e890:	f8c8 2000 	streq.w	r2, [r8]
 801e894:	605a      	strne	r2, [r3, #4]
 801e896:	e7eb      	b.n	801e870 <_malloc_r+0xa8>
 801e898:	4623      	mov	r3, r4
 801e89a:	6864      	ldr	r4, [r4, #4]
 801e89c:	e7ae      	b.n	801e7fc <_malloc_r+0x34>
 801e89e:	463c      	mov	r4, r7
 801e8a0:	687f      	ldr	r7, [r7, #4]
 801e8a2:	e7b6      	b.n	801e812 <_malloc_r+0x4a>
 801e8a4:	461a      	mov	r2, r3
 801e8a6:	685b      	ldr	r3, [r3, #4]
 801e8a8:	42a3      	cmp	r3, r4
 801e8aa:	d1fb      	bne.n	801e8a4 <_malloc_r+0xdc>
 801e8ac:	2300      	movs	r3, #0
 801e8ae:	6053      	str	r3, [r2, #4]
 801e8b0:	e7de      	b.n	801e870 <_malloc_r+0xa8>
 801e8b2:	230c      	movs	r3, #12
 801e8b4:	6033      	str	r3, [r6, #0]
 801e8b6:	4630      	mov	r0, r6
 801e8b8:	f000 f80c 	bl	801e8d4 <__malloc_unlock>
 801e8bc:	e794      	b.n	801e7e8 <_malloc_r+0x20>
 801e8be:	6005      	str	r5, [r0, #0]
 801e8c0:	e7d6      	b.n	801e870 <_malloc_r+0xa8>
 801e8c2:	bf00      	nop
 801e8c4:	20027c98 	.word	0x20027c98

0801e8c8 <__malloc_lock>:
 801e8c8:	4801      	ldr	r0, [pc, #4]	@ (801e8d0 <__malloc_lock+0x8>)
 801e8ca:	f7ff beda 	b.w	801e682 <__retarget_lock_acquire_recursive>
 801e8ce:	bf00      	nop
 801e8d0:	20027c90 	.word	0x20027c90

0801e8d4 <__malloc_unlock>:
 801e8d4:	4801      	ldr	r0, [pc, #4]	@ (801e8dc <__malloc_unlock+0x8>)
 801e8d6:	f7ff bed5 	b.w	801e684 <__retarget_lock_release_recursive>
 801e8da:	bf00      	nop
 801e8dc:	20027c90 	.word	0x20027c90

0801e8e0 <__sfputc_r>:
 801e8e0:	6893      	ldr	r3, [r2, #8]
 801e8e2:	3b01      	subs	r3, #1
 801e8e4:	2b00      	cmp	r3, #0
 801e8e6:	b410      	push	{r4}
 801e8e8:	6093      	str	r3, [r2, #8]
 801e8ea:	da08      	bge.n	801e8fe <__sfputc_r+0x1e>
 801e8ec:	6994      	ldr	r4, [r2, #24]
 801e8ee:	42a3      	cmp	r3, r4
 801e8f0:	db01      	blt.n	801e8f6 <__sfputc_r+0x16>
 801e8f2:	290a      	cmp	r1, #10
 801e8f4:	d103      	bne.n	801e8fe <__sfputc_r+0x1e>
 801e8f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e8fa:	f7ff bd4c 	b.w	801e396 <__swbuf_r>
 801e8fe:	6813      	ldr	r3, [r2, #0]
 801e900:	1c58      	adds	r0, r3, #1
 801e902:	6010      	str	r0, [r2, #0]
 801e904:	7019      	strb	r1, [r3, #0]
 801e906:	4608      	mov	r0, r1
 801e908:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e90c:	4770      	bx	lr

0801e90e <__sfputs_r>:
 801e90e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e910:	4606      	mov	r6, r0
 801e912:	460f      	mov	r7, r1
 801e914:	4614      	mov	r4, r2
 801e916:	18d5      	adds	r5, r2, r3
 801e918:	42ac      	cmp	r4, r5
 801e91a:	d101      	bne.n	801e920 <__sfputs_r+0x12>
 801e91c:	2000      	movs	r0, #0
 801e91e:	e007      	b.n	801e930 <__sfputs_r+0x22>
 801e920:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e924:	463a      	mov	r2, r7
 801e926:	4630      	mov	r0, r6
 801e928:	f7ff ffda 	bl	801e8e0 <__sfputc_r>
 801e92c:	1c43      	adds	r3, r0, #1
 801e92e:	d1f3      	bne.n	801e918 <__sfputs_r+0xa>
 801e930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801e934 <_vfiprintf_r>:
 801e934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e938:	460d      	mov	r5, r1
 801e93a:	b09d      	sub	sp, #116	@ 0x74
 801e93c:	4614      	mov	r4, r2
 801e93e:	4698      	mov	r8, r3
 801e940:	4606      	mov	r6, r0
 801e942:	b118      	cbz	r0, 801e94c <_vfiprintf_r+0x18>
 801e944:	6a03      	ldr	r3, [r0, #32]
 801e946:	b90b      	cbnz	r3, 801e94c <_vfiprintf_r+0x18>
 801e948:	f7ff fc3c 	bl	801e1c4 <__sinit>
 801e94c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e94e:	07d9      	lsls	r1, r3, #31
 801e950:	d405      	bmi.n	801e95e <_vfiprintf_r+0x2a>
 801e952:	89ab      	ldrh	r3, [r5, #12]
 801e954:	059a      	lsls	r2, r3, #22
 801e956:	d402      	bmi.n	801e95e <_vfiprintf_r+0x2a>
 801e958:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e95a:	f7ff fe92 	bl	801e682 <__retarget_lock_acquire_recursive>
 801e95e:	89ab      	ldrh	r3, [r5, #12]
 801e960:	071b      	lsls	r3, r3, #28
 801e962:	d501      	bpl.n	801e968 <_vfiprintf_r+0x34>
 801e964:	692b      	ldr	r3, [r5, #16]
 801e966:	b99b      	cbnz	r3, 801e990 <_vfiprintf_r+0x5c>
 801e968:	4629      	mov	r1, r5
 801e96a:	4630      	mov	r0, r6
 801e96c:	f7ff fd52 	bl	801e414 <__swsetup_r>
 801e970:	b170      	cbz	r0, 801e990 <_vfiprintf_r+0x5c>
 801e972:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e974:	07dc      	lsls	r4, r3, #31
 801e976:	d504      	bpl.n	801e982 <_vfiprintf_r+0x4e>
 801e978:	f04f 30ff 	mov.w	r0, #4294967295
 801e97c:	b01d      	add	sp, #116	@ 0x74
 801e97e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e982:	89ab      	ldrh	r3, [r5, #12]
 801e984:	0598      	lsls	r0, r3, #22
 801e986:	d4f7      	bmi.n	801e978 <_vfiprintf_r+0x44>
 801e988:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e98a:	f7ff fe7b 	bl	801e684 <__retarget_lock_release_recursive>
 801e98e:	e7f3      	b.n	801e978 <_vfiprintf_r+0x44>
 801e990:	2300      	movs	r3, #0
 801e992:	9309      	str	r3, [sp, #36]	@ 0x24
 801e994:	2320      	movs	r3, #32
 801e996:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801e99a:	f8cd 800c 	str.w	r8, [sp, #12]
 801e99e:	2330      	movs	r3, #48	@ 0x30
 801e9a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801eb50 <_vfiprintf_r+0x21c>
 801e9a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801e9a8:	f04f 0901 	mov.w	r9, #1
 801e9ac:	4623      	mov	r3, r4
 801e9ae:	469a      	mov	sl, r3
 801e9b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e9b4:	b10a      	cbz	r2, 801e9ba <_vfiprintf_r+0x86>
 801e9b6:	2a25      	cmp	r2, #37	@ 0x25
 801e9b8:	d1f9      	bne.n	801e9ae <_vfiprintf_r+0x7a>
 801e9ba:	ebba 0b04 	subs.w	fp, sl, r4
 801e9be:	d00b      	beq.n	801e9d8 <_vfiprintf_r+0xa4>
 801e9c0:	465b      	mov	r3, fp
 801e9c2:	4622      	mov	r2, r4
 801e9c4:	4629      	mov	r1, r5
 801e9c6:	4630      	mov	r0, r6
 801e9c8:	f7ff ffa1 	bl	801e90e <__sfputs_r>
 801e9cc:	3001      	adds	r0, #1
 801e9ce:	f000 80a7 	beq.w	801eb20 <_vfiprintf_r+0x1ec>
 801e9d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e9d4:	445a      	add	r2, fp
 801e9d6:	9209      	str	r2, [sp, #36]	@ 0x24
 801e9d8:	f89a 3000 	ldrb.w	r3, [sl]
 801e9dc:	2b00      	cmp	r3, #0
 801e9de:	f000 809f 	beq.w	801eb20 <_vfiprintf_r+0x1ec>
 801e9e2:	2300      	movs	r3, #0
 801e9e4:	f04f 32ff 	mov.w	r2, #4294967295
 801e9e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e9ec:	f10a 0a01 	add.w	sl, sl, #1
 801e9f0:	9304      	str	r3, [sp, #16]
 801e9f2:	9307      	str	r3, [sp, #28]
 801e9f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801e9f8:	931a      	str	r3, [sp, #104]	@ 0x68
 801e9fa:	4654      	mov	r4, sl
 801e9fc:	2205      	movs	r2, #5
 801e9fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ea02:	4853      	ldr	r0, [pc, #332]	@ (801eb50 <_vfiprintf_r+0x21c>)
 801ea04:	f7e1 fc04 	bl	8000210 <memchr>
 801ea08:	9a04      	ldr	r2, [sp, #16]
 801ea0a:	b9d8      	cbnz	r0, 801ea44 <_vfiprintf_r+0x110>
 801ea0c:	06d1      	lsls	r1, r2, #27
 801ea0e:	bf44      	itt	mi
 801ea10:	2320      	movmi	r3, #32
 801ea12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ea16:	0713      	lsls	r3, r2, #28
 801ea18:	bf44      	itt	mi
 801ea1a:	232b      	movmi	r3, #43	@ 0x2b
 801ea1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ea20:	f89a 3000 	ldrb.w	r3, [sl]
 801ea24:	2b2a      	cmp	r3, #42	@ 0x2a
 801ea26:	d015      	beq.n	801ea54 <_vfiprintf_r+0x120>
 801ea28:	9a07      	ldr	r2, [sp, #28]
 801ea2a:	4654      	mov	r4, sl
 801ea2c:	2000      	movs	r0, #0
 801ea2e:	f04f 0c0a 	mov.w	ip, #10
 801ea32:	4621      	mov	r1, r4
 801ea34:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ea38:	3b30      	subs	r3, #48	@ 0x30
 801ea3a:	2b09      	cmp	r3, #9
 801ea3c:	d94b      	bls.n	801ead6 <_vfiprintf_r+0x1a2>
 801ea3e:	b1b0      	cbz	r0, 801ea6e <_vfiprintf_r+0x13a>
 801ea40:	9207      	str	r2, [sp, #28]
 801ea42:	e014      	b.n	801ea6e <_vfiprintf_r+0x13a>
 801ea44:	eba0 0308 	sub.w	r3, r0, r8
 801ea48:	fa09 f303 	lsl.w	r3, r9, r3
 801ea4c:	4313      	orrs	r3, r2
 801ea4e:	9304      	str	r3, [sp, #16]
 801ea50:	46a2      	mov	sl, r4
 801ea52:	e7d2      	b.n	801e9fa <_vfiprintf_r+0xc6>
 801ea54:	9b03      	ldr	r3, [sp, #12]
 801ea56:	1d19      	adds	r1, r3, #4
 801ea58:	681b      	ldr	r3, [r3, #0]
 801ea5a:	9103      	str	r1, [sp, #12]
 801ea5c:	2b00      	cmp	r3, #0
 801ea5e:	bfbb      	ittet	lt
 801ea60:	425b      	neglt	r3, r3
 801ea62:	f042 0202 	orrlt.w	r2, r2, #2
 801ea66:	9307      	strge	r3, [sp, #28]
 801ea68:	9307      	strlt	r3, [sp, #28]
 801ea6a:	bfb8      	it	lt
 801ea6c:	9204      	strlt	r2, [sp, #16]
 801ea6e:	7823      	ldrb	r3, [r4, #0]
 801ea70:	2b2e      	cmp	r3, #46	@ 0x2e
 801ea72:	d10a      	bne.n	801ea8a <_vfiprintf_r+0x156>
 801ea74:	7863      	ldrb	r3, [r4, #1]
 801ea76:	2b2a      	cmp	r3, #42	@ 0x2a
 801ea78:	d132      	bne.n	801eae0 <_vfiprintf_r+0x1ac>
 801ea7a:	9b03      	ldr	r3, [sp, #12]
 801ea7c:	1d1a      	adds	r2, r3, #4
 801ea7e:	681b      	ldr	r3, [r3, #0]
 801ea80:	9203      	str	r2, [sp, #12]
 801ea82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801ea86:	3402      	adds	r4, #2
 801ea88:	9305      	str	r3, [sp, #20]
 801ea8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801eb60 <_vfiprintf_r+0x22c>
 801ea8e:	7821      	ldrb	r1, [r4, #0]
 801ea90:	2203      	movs	r2, #3
 801ea92:	4650      	mov	r0, sl
 801ea94:	f7e1 fbbc 	bl	8000210 <memchr>
 801ea98:	b138      	cbz	r0, 801eaaa <_vfiprintf_r+0x176>
 801ea9a:	9b04      	ldr	r3, [sp, #16]
 801ea9c:	eba0 000a 	sub.w	r0, r0, sl
 801eaa0:	2240      	movs	r2, #64	@ 0x40
 801eaa2:	4082      	lsls	r2, r0
 801eaa4:	4313      	orrs	r3, r2
 801eaa6:	3401      	adds	r4, #1
 801eaa8:	9304      	str	r3, [sp, #16]
 801eaaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 801eaae:	4829      	ldr	r0, [pc, #164]	@ (801eb54 <_vfiprintf_r+0x220>)
 801eab0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801eab4:	2206      	movs	r2, #6
 801eab6:	f7e1 fbab 	bl	8000210 <memchr>
 801eaba:	2800      	cmp	r0, #0
 801eabc:	d03f      	beq.n	801eb3e <_vfiprintf_r+0x20a>
 801eabe:	4b26      	ldr	r3, [pc, #152]	@ (801eb58 <_vfiprintf_r+0x224>)
 801eac0:	bb1b      	cbnz	r3, 801eb0a <_vfiprintf_r+0x1d6>
 801eac2:	9b03      	ldr	r3, [sp, #12]
 801eac4:	3307      	adds	r3, #7
 801eac6:	f023 0307 	bic.w	r3, r3, #7
 801eaca:	3308      	adds	r3, #8
 801eacc:	9303      	str	r3, [sp, #12]
 801eace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ead0:	443b      	add	r3, r7
 801ead2:	9309      	str	r3, [sp, #36]	@ 0x24
 801ead4:	e76a      	b.n	801e9ac <_vfiprintf_r+0x78>
 801ead6:	fb0c 3202 	mla	r2, ip, r2, r3
 801eada:	460c      	mov	r4, r1
 801eadc:	2001      	movs	r0, #1
 801eade:	e7a8      	b.n	801ea32 <_vfiprintf_r+0xfe>
 801eae0:	2300      	movs	r3, #0
 801eae2:	3401      	adds	r4, #1
 801eae4:	9305      	str	r3, [sp, #20]
 801eae6:	4619      	mov	r1, r3
 801eae8:	f04f 0c0a 	mov.w	ip, #10
 801eaec:	4620      	mov	r0, r4
 801eaee:	f810 2b01 	ldrb.w	r2, [r0], #1
 801eaf2:	3a30      	subs	r2, #48	@ 0x30
 801eaf4:	2a09      	cmp	r2, #9
 801eaf6:	d903      	bls.n	801eb00 <_vfiprintf_r+0x1cc>
 801eaf8:	2b00      	cmp	r3, #0
 801eafa:	d0c6      	beq.n	801ea8a <_vfiprintf_r+0x156>
 801eafc:	9105      	str	r1, [sp, #20]
 801eafe:	e7c4      	b.n	801ea8a <_vfiprintf_r+0x156>
 801eb00:	fb0c 2101 	mla	r1, ip, r1, r2
 801eb04:	4604      	mov	r4, r0
 801eb06:	2301      	movs	r3, #1
 801eb08:	e7f0      	b.n	801eaec <_vfiprintf_r+0x1b8>
 801eb0a:	ab03      	add	r3, sp, #12
 801eb0c:	9300      	str	r3, [sp, #0]
 801eb0e:	462a      	mov	r2, r5
 801eb10:	4b12      	ldr	r3, [pc, #72]	@ (801eb5c <_vfiprintf_r+0x228>)
 801eb12:	a904      	add	r1, sp, #16
 801eb14:	4630      	mov	r0, r6
 801eb16:	f3af 8000 	nop.w
 801eb1a:	4607      	mov	r7, r0
 801eb1c:	1c78      	adds	r0, r7, #1
 801eb1e:	d1d6      	bne.n	801eace <_vfiprintf_r+0x19a>
 801eb20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801eb22:	07d9      	lsls	r1, r3, #31
 801eb24:	d405      	bmi.n	801eb32 <_vfiprintf_r+0x1fe>
 801eb26:	89ab      	ldrh	r3, [r5, #12]
 801eb28:	059a      	lsls	r2, r3, #22
 801eb2a:	d402      	bmi.n	801eb32 <_vfiprintf_r+0x1fe>
 801eb2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801eb2e:	f7ff fda9 	bl	801e684 <__retarget_lock_release_recursive>
 801eb32:	89ab      	ldrh	r3, [r5, #12]
 801eb34:	065b      	lsls	r3, r3, #25
 801eb36:	f53f af1f 	bmi.w	801e978 <_vfiprintf_r+0x44>
 801eb3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801eb3c:	e71e      	b.n	801e97c <_vfiprintf_r+0x48>
 801eb3e:	ab03      	add	r3, sp, #12
 801eb40:	9300      	str	r3, [sp, #0]
 801eb42:	462a      	mov	r2, r5
 801eb44:	4b05      	ldr	r3, [pc, #20]	@ (801eb5c <_vfiprintf_r+0x228>)
 801eb46:	a904      	add	r1, sp, #16
 801eb48:	4630      	mov	r0, r6
 801eb4a:	f000 f879 	bl	801ec40 <_printf_i>
 801eb4e:	e7e4      	b.n	801eb1a <_vfiprintf_r+0x1e6>
 801eb50:	0802268d 	.word	0x0802268d
 801eb54:	08022697 	.word	0x08022697
 801eb58:	00000000 	.word	0x00000000
 801eb5c:	0801e90f 	.word	0x0801e90f
 801eb60:	08022693 	.word	0x08022693

0801eb64 <_printf_common>:
 801eb64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801eb68:	4616      	mov	r6, r2
 801eb6a:	4698      	mov	r8, r3
 801eb6c:	688a      	ldr	r2, [r1, #8]
 801eb6e:	690b      	ldr	r3, [r1, #16]
 801eb70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801eb74:	4293      	cmp	r3, r2
 801eb76:	bfb8      	it	lt
 801eb78:	4613      	movlt	r3, r2
 801eb7a:	6033      	str	r3, [r6, #0]
 801eb7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801eb80:	4607      	mov	r7, r0
 801eb82:	460c      	mov	r4, r1
 801eb84:	b10a      	cbz	r2, 801eb8a <_printf_common+0x26>
 801eb86:	3301      	adds	r3, #1
 801eb88:	6033      	str	r3, [r6, #0]
 801eb8a:	6823      	ldr	r3, [r4, #0]
 801eb8c:	0699      	lsls	r1, r3, #26
 801eb8e:	bf42      	ittt	mi
 801eb90:	6833      	ldrmi	r3, [r6, #0]
 801eb92:	3302      	addmi	r3, #2
 801eb94:	6033      	strmi	r3, [r6, #0]
 801eb96:	6825      	ldr	r5, [r4, #0]
 801eb98:	f015 0506 	ands.w	r5, r5, #6
 801eb9c:	d106      	bne.n	801ebac <_printf_common+0x48>
 801eb9e:	f104 0a19 	add.w	sl, r4, #25
 801eba2:	68e3      	ldr	r3, [r4, #12]
 801eba4:	6832      	ldr	r2, [r6, #0]
 801eba6:	1a9b      	subs	r3, r3, r2
 801eba8:	42ab      	cmp	r3, r5
 801ebaa:	dc26      	bgt.n	801ebfa <_printf_common+0x96>
 801ebac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801ebb0:	6822      	ldr	r2, [r4, #0]
 801ebb2:	3b00      	subs	r3, #0
 801ebb4:	bf18      	it	ne
 801ebb6:	2301      	movne	r3, #1
 801ebb8:	0692      	lsls	r2, r2, #26
 801ebba:	d42b      	bmi.n	801ec14 <_printf_common+0xb0>
 801ebbc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801ebc0:	4641      	mov	r1, r8
 801ebc2:	4638      	mov	r0, r7
 801ebc4:	47c8      	blx	r9
 801ebc6:	3001      	adds	r0, #1
 801ebc8:	d01e      	beq.n	801ec08 <_printf_common+0xa4>
 801ebca:	6823      	ldr	r3, [r4, #0]
 801ebcc:	6922      	ldr	r2, [r4, #16]
 801ebce:	f003 0306 	and.w	r3, r3, #6
 801ebd2:	2b04      	cmp	r3, #4
 801ebd4:	bf02      	ittt	eq
 801ebd6:	68e5      	ldreq	r5, [r4, #12]
 801ebd8:	6833      	ldreq	r3, [r6, #0]
 801ebda:	1aed      	subeq	r5, r5, r3
 801ebdc:	68a3      	ldr	r3, [r4, #8]
 801ebde:	bf0c      	ite	eq
 801ebe0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801ebe4:	2500      	movne	r5, #0
 801ebe6:	4293      	cmp	r3, r2
 801ebe8:	bfc4      	itt	gt
 801ebea:	1a9b      	subgt	r3, r3, r2
 801ebec:	18ed      	addgt	r5, r5, r3
 801ebee:	2600      	movs	r6, #0
 801ebf0:	341a      	adds	r4, #26
 801ebf2:	42b5      	cmp	r5, r6
 801ebf4:	d11a      	bne.n	801ec2c <_printf_common+0xc8>
 801ebf6:	2000      	movs	r0, #0
 801ebf8:	e008      	b.n	801ec0c <_printf_common+0xa8>
 801ebfa:	2301      	movs	r3, #1
 801ebfc:	4652      	mov	r2, sl
 801ebfe:	4641      	mov	r1, r8
 801ec00:	4638      	mov	r0, r7
 801ec02:	47c8      	blx	r9
 801ec04:	3001      	adds	r0, #1
 801ec06:	d103      	bne.n	801ec10 <_printf_common+0xac>
 801ec08:	f04f 30ff 	mov.w	r0, #4294967295
 801ec0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ec10:	3501      	adds	r5, #1
 801ec12:	e7c6      	b.n	801eba2 <_printf_common+0x3e>
 801ec14:	18e1      	adds	r1, r4, r3
 801ec16:	1c5a      	adds	r2, r3, #1
 801ec18:	2030      	movs	r0, #48	@ 0x30
 801ec1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801ec1e:	4422      	add	r2, r4
 801ec20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801ec24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801ec28:	3302      	adds	r3, #2
 801ec2a:	e7c7      	b.n	801ebbc <_printf_common+0x58>
 801ec2c:	2301      	movs	r3, #1
 801ec2e:	4622      	mov	r2, r4
 801ec30:	4641      	mov	r1, r8
 801ec32:	4638      	mov	r0, r7
 801ec34:	47c8      	blx	r9
 801ec36:	3001      	adds	r0, #1
 801ec38:	d0e6      	beq.n	801ec08 <_printf_common+0xa4>
 801ec3a:	3601      	adds	r6, #1
 801ec3c:	e7d9      	b.n	801ebf2 <_printf_common+0x8e>
	...

0801ec40 <_printf_i>:
 801ec40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ec44:	7e0f      	ldrb	r7, [r1, #24]
 801ec46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801ec48:	2f78      	cmp	r7, #120	@ 0x78
 801ec4a:	4691      	mov	r9, r2
 801ec4c:	4680      	mov	r8, r0
 801ec4e:	460c      	mov	r4, r1
 801ec50:	469a      	mov	sl, r3
 801ec52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801ec56:	d807      	bhi.n	801ec68 <_printf_i+0x28>
 801ec58:	2f62      	cmp	r7, #98	@ 0x62
 801ec5a:	d80a      	bhi.n	801ec72 <_printf_i+0x32>
 801ec5c:	2f00      	cmp	r7, #0
 801ec5e:	f000 80d1 	beq.w	801ee04 <_printf_i+0x1c4>
 801ec62:	2f58      	cmp	r7, #88	@ 0x58
 801ec64:	f000 80b8 	beq.w	801edd8 <_printf_i+0x198>
 801ec68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ec6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801ec70:	e03a      	b.n	801ece8 <_printf_i+0xa8>
 801ec72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801ec76:	2b15      	cmp	r3, #21
 801ec78:	d8f6      	bhi.n	801ec68 <_printf_i+0x28>
 801ec7a:	a101      	add	r1, pc, #4	@ (adr r1, 801ec80 <_printf_i+0x40>)
 801ec7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801ec80:	0801ecd9 	.word	0x0801ecd9
 801ec84:	0801eced 	.word	0x0801eced
 801ec88:	0801ec69 	.word	0x0801ec69
 801ec8c:	0801ec69 	.word	0x0801ec69
 801ec90:	0801ec69 	.word	0x0801ec69
 801ec94:	0801ec69 	.word	0x0801ec69
 801ec98:	0801eced 	.word	0x0801eced
 801ec9c:	0801ec69 	.word	0x0801ec69
 801eca0:	0801ec69 	.word	0x0801ec69
 801eca4:	0801ec69 	.word	0x0801ec69
 801eca8:	0801ec69 	.word	0x0801ec69
 801ecac:	0801edeb 	.word	0x0801edeb
 801ecb0:	0801ed17 	.word	0x0801ed17
 801ecb4:	0801eda5 	.word	0x0801eda5
 801ecb8:	0801ec69 	.word	0x0801ec69
 801ecbc:	0801ec69 	.word	0x0801ec69
 801ecc0:	0801ee0d 	.word	0x0801ee0d
 801ecc4:	0801ec69 	.word	0x0801ec69
 801ecc8:	0801ed17 	.word	0x0801ed17
 801eccc:	0801ec69 	.word	0x0801ec69
 801ecd0:	0801ec69 	.word	0x0801ec69
 801ecd4:	0801edad 	.word	0x0801edad
 801ecd8:	6833      	ldr	r3, [r6, #0]
 801ecda:	1d1a      	adds	r2, r3, #4
 801ecdc:	681b      	ldr	r3, [r3, #0]
 801ecde:	6032      	str	r2, [r6, #0]
 801ece0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ece4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801ece8:	2301      	movs	r3, #1
 801ecea:	e09c      	b.n	801ee26 <_printf_i+0x1e6>
 801ecec:	6833      	ldr	r3, [r6, #0]
 801ecee:	6820      	ldr	r0, [r4, #0]
 801ecf0:	1d19      	adds	r1, r3, #4
 801ecf2:	6031      	str	r1, [r6, #0]
 801ecf4:	0606      	lsls	r6, r0, #24
 801ecf6:	d501      	bpl.n	801ecfc <_printf_i+0xbc>
 801ecf8:	681d      	ldr	r5, [r3, #0]
 801ecfa:	e003      	b.n	801ed04 <_printf_i+0xc4>
 801ecfc:	0645      	lsls	r5, r0, #25
 801ecfe:	d5fb      	bpl.n	801ecf8 <_printf_i+0xb8>
 801ed00:	f9b3 5000 	ldrsh.w	r5, [r3]
 801ed04:	2d00      	cmp	r5, #0
 801ed06:	da03      	bge.n	801ed10 <_printf_i+0xd0>
 801ed08:	232d      	movs	r3, #45	@ 0x2d
 801ed0a:	426d      	negs	r5, r5
 801ed0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ed10:	4858      	ldr	r0, [pc, #352]	@ (801ee74 <_printf_i+0x234>)
 801ed12:	230a      	movs	r3, #10
 801ed14:	e011      	b.n	801ed3a <_printf_i+0xfa>
 801ed16:	6821      	ldr	r1, [r4, #0]
 801ed18:	6833      	ldr	r3, [r6, #0]
 801ed1a:	0608      	lsls	r0, r1, #24
 801ed1c:	f853 5b04 	ldr.w	r5, [r3], #4
 801ed20:	d402      	bmi.n	801ed28 <_printf_i+0xe8>
 801ed22:	0649      	lsls	r1, r1, #25
 801ed24:	bf48      	it	mi
 801ed26:	b2ad      	uxthmi	r5, r5
 801ed28:	2f6f      	cmp	r7, #111	@ 0x6f
 801ed2a:	4852      	ldr	r0, [pc, #328]	@ (801ee74 <_printf_i+0x234>)
 801ed2c:	6033      	str	r3, [r6, #0]
 801ed2e:	bf14      	ite	ne
 801ed30:	230a      	movne	r3, #10
 801ed32:	2308      	moveq	r3, #8
 801ed34:	2100      	movs	r1, #0
 801ed36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801ed3a:	6866      	ldr	r6, [r4, #4]
 801ed3c:	60a6      	str	r6, [r4, #8]
 801ed3e:	2e00      	cmp	r6, #0
 801ed40:	db05      	blt.n	801ed4e <_printf_i+0x10e>
 801ed42:	6821      	ldr	r1, [r4, #0]
 801ed44:	432e      	orrs	r6, r5
 801ed46:	f021 0104 	bic.w	r1, r1, #4
 801ed4a:	6021      	str	r1, [r4, #0]
 801ed4c:	d04b      	beq.n	801ede6 <_printf_i+0x1a6>
 801ed4e:	4616      	mov	r6, r2
 801ed50:	fbb5 f1f3 	udiv	r1, r5, r3
 801ed54:	fb03 5711 	mls	r7, r3, r1, r5
 801ed58:	5dc7      	ldrb	r7, [r0, r7]
 801ed5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801ed5e:	462f      	mov	r7, r5
 801ed60:	42bb      	cmp	r3, r7
 801ed62:	460d      	mov	r5, r1
 801ed64:	d9f4      	bls.n	801ed50 <_printf_i+0x110>
 801ed66:	2b08      	cmp	r3, #8
 801ed68:	d10b      	bne.n	801ed82 <_printf_i+0x142>
 801ed6a:	6823      	ldr	r3, [r4, #0]
 801ed6c:	07df      	lsls	r7, r3, #31
 801ed6e:	d508      	bpl.n	801ed82 <_printf_i+0x142>
 801ed70:	6923      	ldr	r3, [r4, #16]
 801ed72:	6861      	ldr	r1, [r4, #4]
 801ed74:	4299      	cmp	r1, r3
 801ed76:	bfde      	ittt	le
 801ed78:	2330      	movle	r3, #48	@ 0x30
 801ed7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801ed7e:	f106 36ff 	addle.w	r6, r6, #4294967295
 801ed82:	1b92      	subs	r2, r2, r6
 801ed84:	6122      	str	r2, [r4, #16]
 801ed86:	f8cd a000 	str.w	sl, [sp]
 801ed8a:	464b      	mov	r3, r9
 801ed8c:	aa03      	add	r2, sp, #12
 801ed8e:	4621      	mov	r1, r4
 801ed90:	4640      	mov	r0, r8
 801ed92:	f7ff fee7 	bl	801eb64 <_printf_common>
 801ed96:	3001      	adds	r0, #1
 801ed98:	d14a      	bne.n	801ee30 <_printf_i+0x1f0>
 801ed9a:	f04f 30ff 	mov.w	r0, #4294967295
 801ed9e:	b004      	add	sp, #16
 801eda0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801eda4:	6823      	ldr	r3, [r4, #0]
 801eda6:	f043 0320 	orr.w	r3, r3, #32
 801edaa:	6023      	str	r3, [r4, #0]
 801edac:	4832      	ldr	r0, [pc, #200]	@ (801ee78 <_printf_i+0x238>)
 801edae:	2778      	movs	r7, #120	@ 0x78
 801edb0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801edb4:	6823      	ldr	r3, [r4, #0]
 801edb6:	6831      	ldr	r1, [r6, #0]
 801edb8:	061f      	lsls	r7, r3, #24
 801edba:	f851 5b04 	ldr.w	r5, [r1], #4
 801edbe:	d402      	bmi.n	801edc6 <_printf_i+0x186>
 801edc0:	065f      	lsls	r7, r3, #25
 801edc2:	bf48      	it	mi
 801edc4:	b2ad      	uxthmi	r5, r5
 801edc6:	6031      	str	r1, [r6, #0]
 801edc8:	07d9      	lsls	r1, r3, #31
 801edca:	bf44      	itt	mi
 801edcc:	f043 0320 	orrmi.w	r3, r3, #32
 801edd0:	6023      	strmi	r3, [r4, #0]
 801edd2:	b11d      	cbz	r5, 801eddc <_printf_i+0x19c>
 801edd4:	2310      	movs	r3, #16
 801edd6:	e7ad      	b.n	801ed34 <_printf_i+0xf4>
 801edd8:	4826      	ldr	r0, [pc, #152]	@ (801ee74 <_printf_i+0x234>)
 801edda:	e7e9      	b.n	801edb0 <_printf_i+0x170>
 801eddc:	6823      	ldr	r3, [r4, #0]
 801edde:	f023 0320 	bic.w	r3, r3, #32
 801ede2:	6023      	str	r3, [r4, #0]
 801ede4:	e7f6      	b.n	801edd4 <_printf_i+0x194>
 801ede6:	4616      	mov	r6, r2
 801ede8:	e7bd      	b.n	801ed66 <_printf_i+0x126>
 801edea:	6833      	ldr	r3, [r6, #0]
 801edec:	6825      	ldr	r5, [r4, #0]
 801edee:	6961      	ldr	r1, [r4, #20]
 801edf0:	1d18      	adds	r0, r3, #4
 801edf2:	6030      	str	r0, [r6, #0]
 801edf4:	062e      	lsls	r6, r5, #24
 801edf6:	681b      	ldr	r3, [r3, #0]
 801edf8:	d501      	bpl.n	801edfe <_printf_i+0x1be>
 801edfa:	6019      	str	r1, [r3, #0]
 801edfc:	e002      	b.n	801ee04 <_printf_i+0x1c4>
 801edfe:	0668      	lsls	r0, r5, #25
 801ee00:	d5fb      	bpl.n	801edfa <_printf_i+0x1ba>
 801ee02:	8019      	strh	r1, [r3, #0]
 801ee04:	2300      	movs	r3, #0
 801ee06:	6123      	str	r3, [r4, #16]
 801ee08:	4616      	mov	r6, r2
 801ee0a:	e7bc      	b.n	801ed86 <_printf_i+0x146>
 801ee0c:	6833      	ldr	r3, [r6, #0]
 801ee0e:	1d1a      	adds	r2, r3, #4
 801ee10:	6032      	str	r2, [r6, #0]
 801ee12:	681e      	ldr	r6, [r3, #0]
 801ee14:	6862      	ldr	r2, [r4, #4]
 801ee16:	2100      	movs	r1, #0
 801ee18:	4630      	mov	r0, r6
 801ee1a:	f7e1 f9f9 	bl	8000210 <memchr>
 801ee1e:	b108      	cbz	r0, 801ee24 <_printf_i+0x1e4>
 801ee20:	1b80      	subs	r0, r0, r6
 801ee22:	6060      	str	r0, [r4, #4]
 801ee24:	6863      	ldr	r3, [r4, #4]
 801ee26:	6123      	str	r3, [r4, #16]
 801ee28:	2300      	movs	r3, #0
 801ee2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ee2e:	e7aa      	b.n	801ed86 <_printf_i+0x146>
 801ee30:	6923      	ldr	r3, [r4, #16]
 801ee32:	4632      	mov	r2, r6
 801ee34:	4649      	mov	r1, r9
 801ee36:	4640      	mov	r0, r8
 801ee38:	47d0      	blx	sl
 801ee3a:	3001      	adds	r0, #1
 801ee3c:	d0ad      	beq.n	801ed9a <_printf_i+0x15a>
 801ee3e:	6823      	ldr	r3, [r4, #0]
 801ee40:	079b      	lsls	r3, r3, #30
 801ee42:	d413      	bmi.n	801ee6c <_printf_i+0x22c>
 801ee44:	68e0      	ldr	r0, [r4, #12]
 801ee46:	9b03      	ldr	r3, [sp, #12]
 801ee48:	4298      	cmp	r0, r3
 801ee4a:	bfb8      	it	lt
 801ee4c:	4618      	movlt	r0, r3
 801ee4e:	e7a6      	b.n	801ed9e <_printf_i+0x15e>
 801ee50:	2301      	movs	r3, #1
 801ee52:	4632      	mov	r2, r6
 801ee54:	4649      	mov	r1, r9
 801ee56:	4640      	mov	r0, r8
 801ee58:	47d0      	blx	sl
 801ee5a:	3001      	adds	r0, #1
 801ee5c:	d09d      	beq.n	801ed9a <_printf_i+0x15a>
 801ee5e:	3501      	adds	r5, #1
 801ee60:	68e3      	ldr	r3, [r4, #12]
 801ee62:	9903      	ldr	r1, [sp, #12]
 801ee64:	1a5b      	subs	r3, r3, r1
 801ee66:	42ab      	cmp	r3, r5
 801ee68:	dcf2      	bgt.n	801ee50 <_printf_i+0x210>
 801ee6a:	e7eb      	b.n	801ee44 <_printf_i+0x204>
 801ee6c:	2500      	movs	r5, #0
 801ee6e:	f104 0619 	add.w	r6, r4, #25
 801ee72:	e7f5      	b.n	801ee60 <_printf_i+0x220>
 801ee74:	0802269e 	.word	0x0802269e
 801ee78:	080226af 	.word	0x080226af

0801ee7c <__sflush_r>:
 801ee7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ee80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ee84:	0716      	lsls	r6, r2, #28
 801ee86:	4605      	mov	r5, r0
 801ee88:	460c      	mov	r4, r1
 801ee8a:	d454      	bmi.n	801ef36 <__sflush_r+0xba>
 801ee8c:	684b      	ldr	r3, [r1, #4]
 801ee8e:	2b00      	cmp	r3, #0
 801ee90:	dc02      	bgt.n	801ee98 <__sflush_r+0x1c>
 801ee92:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801ee94:	2b00      	cmp	r3, #0
 801ee96:	dd48      	ble.n	801ef2a <__sflush_r+0xae>
 801ee98:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ee9a:	2e00      	cmp	r6, #0
 801ee9c:	d045      	beq.n	801ef2a <__sflush_r+0xae>
 801ee9e:	2300      	movs	r3, #0
 801eea0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801eea4:	682f      	ldr	r7, [r5, #0]
 801eea6:	6a21      	ldr	r1, [r4, #32]
 801eea8:	602b      	str	r3, [r5, #0]
 801eeaa:	d030      	beq.n	801ef0e <__sflush_r+0x92>
 801eeac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801eeae:	89a3      	ldrh	r3, [r4, #12]
 801eeb0:	0759      	lsls	r1, r3, #29
 801eeb2:	d505      	bpl.n	801eec0 <__sflush_r+0x44>
 801eeb4:	6863      	ldr	r3, [r4, #4]
 801eeb6:	1ad2      	subs	r2, r2, r3
 801eeb8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801eeba:	b10b      	cbz	r3, 801eec0 <__sflush_r+0x44>
 801eebc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801eebe:	1ad2      	subs	r2, r2, r3
 801eec0:	2300      	movs	r3, #0
 801eec2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801eec4:	6a21      	ldr	r1, [r4, #32]
 801eec6:	4628      	mov	r0, r5
 801eec8:	47b0      	blx	r6
 801eeca:	1c43      	adds	r3, r0, #1
 801eecc:	89a3      	ldrh	r3, [r4, #12]
 801eece:	d106      	bne.n	801eede <__sflush_r+0x62>
 801eed0:	6829      	ldr	r1, [r5, #0]
 801eed2:	291d      	cmp	r1, #29
 801eed4:	d82b      	bhi.n	801ef2e <__sflush_r+0xb2>
 801eed6:	4a2a      	ldr	r2, [pc, #168]	@ (801ef80 <__sflush_r+0x104>)
 801eed8:	40ca      	lsrs	r2, r1
 801eeda:	07d6      	lsls	r6, r2, #31
 801eedc:	d527      	bpl.n	801ef2e <__sflush_r+0xb2>
 801eede:	2200      	movs	r2, #0
 801eee0:	6062      	str	r2, [r4, #4]
 801eee2:	04d9      	lsls	r1, r3, #19
 801eee4:	6922      	ldr	r2, [r4, #16]
 801eee6:	6022      	str	r2, [r4, #0]
 801eee8:	d504      	bpl.n	801eef4 <__sflush_r+0x78>
 801eeea:	1c42      	adds	r2, r0, #1
 801eeec:	d101      	bne.n	801eef2 <__sflush_r+0x76>
 801eeee:	682b      	ldr	r3, [r5, #0]
 801eef0:	b903      	cbnz	r3, 801eef4 <__sflush_r+0x78>
 801eef2:	6560      	str	r0, [r4, #84]	@ 0x54
 801eef4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801eef6:	602f      	str	r7, [r5, #0]
 801eef8:	b1b9      	cbz	r1, 801ef2a <__sflush_r+0xae>
 801eefa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801eefe:	4299      	cmp	r1, r3
 801ef00:	d002      	beq.n	801ef08 <__sflush_r+0x8c>
 801ef02:	4628      	mov	r0, r5
 801ef04:	f7ff fbec 	bl	801e6e0 <_free_r>
 801ef08:	2300      	movs	r3, #0
 801ef0a:	6363      	str	r3, [r4, #52]	@ 0x34
 801ef0c:	e00d      	b.n	801ef2a <__sflush_r+0xae>
 801ef0e:	2301      	movs	r3, #1
 801ef10:	4628      	mov	r0, r5
 801ef12:	47b0      	blx	r6
 801ef14:	4602      	mov	r2, r0
 801ef16:	1c50      	adds	r0, r2, #1
 801ef18:	d1c9      	bne.n	801eeae <__sflush_r+0x32>
 801ef1a:	682b      	ldr	r3, [r5, #0]
 801ef1c:	2b00      	cmp	r3, #0
 801ef1e:	d0c6      	beq.n	801eeae <__sflush_r+0x32>
 801ef20:	2b1d      	cmp	r3, #29
 801ef22:	d001      	beq.n	801ef28 <__sflush_r+0xac>
 801ef24:	2b16      	cmp	r3, #22
 801ef26:	d11e      	bne.n	801ef66 <__sflush_r+0xea>
 801ef28:	602f      	str	r7, [r5, #0]
 801ef2a:	2000      	movs	r0, #0
 801ef2c:	e022      	b.n	801ef74 <__sflush_r+0xf8>
 801ef2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ef32:	b21b      	sxth	r3, r3
 801ef34:	e01b      	b.n	801ef6e <__sflush_r+0xf2>
 801ef36:	690f      	ldr	r7, [r1, #16]
 801ef38:	2f00      	cmp	r7, #0
 801ef3a:	d0f6      	beq.n	801ef2a <__sflush_r+0xae>
 801ef3c:	0793      	lsls	r3, r2, #30
 801ef3e:	680e      	ldr	r6, [r1, #0]
 801ef40:	bf08      	it	eq
 801ef42:	694b      	ldreq	r3, [r1, #20]
 801ef44:	600f      	str	r7, [r1, #0]
 801ef46:	bf18      	it	ne
 801ef48:	2300      	movne	r3, #0
 801ef4a:	eba6 0807 	sub.w	r8, r6, r7
 801ef4e:	608b      	str	r3, [r1, #8]
 801ef50:	f1b8 0f00 	cmp.w	r8, #0
 801ef54:	dde9      	ble.n	801ef2a <__sflush_r+0xae>
 801ef56:	6a21      	ldr	r1, [r4, #32]
 801ef58:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801ef5a:	4643      	mov	r3, r8
 801ef5c:	463a      	mov	r2, r7
 801ef5e:	4628      	mov	r0, r5
 801ef60:	47b0      	blx	r6
 801ef62:	2800      	cmp	r0, #0
 801ef64:	dc08      	bgt.n	801ef78 <__sflush_r+0xfc>
 801ef66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ef6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ef6e:	81a3      	strh	r3, [r4, #12]
 801ef70:	f04f 30ff 	mov.w	r0, #4294967295
 801ef74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ef78:	4407      	add	r7, r0
 801ef7a:	eba8 0800 	sub.w	r8, r8, r0
 801ef7e:	e7e7      	b.n	801ef50 <__sflush_r+0xd4>
 801ef80:	20400001 	.word	0x20400001

0801ef84 <_fflush_r>:
 801ef84:	b538      	push	{r3, r4, r5, lr}
 801ef86:	690b      	ldr	r3, [r1, #16]
 801ef88:	4605      	mov	r5, r0
 801ef8a:	460c      	mov	r4, r1
 801ef8c:	b913      	cbnz	r3, 801ef94 <_fflush_r+0x10>
 801ef8e:	2500      	movs	r5, #0
 801ef90:	4628      	mov	r0, r5
 801ef92:	bd38      	pop	{r3, r4, r5, pc}
 801ef94:	b118      	cbz	r0, 801ef9e <_fflush_r+0x1a>
 801ef96:	6a03      	ldr	r3, [r0, #32]
 801ef98:	b90b      	cbnz	r3, 801ef9e <_fflush_r+0x1a>
 801ef9a:	f7ff f913 	bl	801e1c4 <__sinit>
 801ef9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801efa2:	2b00      	cmp	r3, #0
 801efa4:	d0f3      	beq.n	801ef8e <_fflush_r+0xa>
 801efa6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801efa8:	07d0      	lsls	r0, r2, #31
 801efaa:	d404      	bmi.n	801efb6 <_fflush_r+0x32>
 801efac:	0599      	lsls	r1, r3, #22
 801efae:	d402      	bmi.n	801efb6 <_fflush_r+0x32>
 801efb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801efb2:	f7ff fb66 	bl	801e682 <__retarget_lock_acquire_recursive>
 801efb6:	4628      	mov	r0, r5
 801efb8:	4621      	mov	r1, r4
 801efba:	f7ff ff5f 	bl	801ee7c <__sflush_r>
 801efbe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801efc0:	07da      	lsls	r2, r3, #31
 801efc2:	4605      	mov	r5, r0
 801efc4:	d4e4      	bmi.n	801ef90 <_fflush_r+0xc>
 801efc6:	89a3      	ldrh	r3, [r4, #12]
 801efc8:	059b      	lsls	r3, r3, #22
 801efca:	d4e1      	bmi.n	801ef90 <_fflush_r+0xc>
 801efcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801efce:	f7ff fb59 	bl	801e684 <__retarget_lock_release_recursive>
 801efd2:	e7dd      	b.n	801ef90 <_fflush_r+0xc>

0801efd4 <fiprintf>:
 801efd4:	b40e      	push	{r1, r2, r3}
 801efd6:	b503      	push	{r0, r1, lr}
 801efd8:	4601      	mov	r1, r0
 801efda:	ab03      	add	r3, sp, #12
 801efdc:	4805      	ldr	r0, [pc, #20]	@ (801eff4 <fiprintf+0x20>)
 801efde:	f853 2b04 	ldr.w	r2, [r3], #4
 801efe2:	6800      	ldr	r0, [r0, #0]
 801efe4:	9301      	str	r3, [sp, #4]
 801efe6:	f7ff fca5 	bl	801e934 <_vfiprintf_r>
 801efea:	b002      	add	sp, #8
 801efec:	f85d eb04 	ldr.w	lr, [sp], #4
 801eff0:	b003      	add	sp, #12
 801eff2:	4770      	bx	lr
 801eff4:	2000003c 	.word	0x2000003c

0801eff8 <__swhatbuf_r>:
 801eff8:	b570      	push	{r4, r5, r6, lr}
 801effa:	460c      	mov	r4, r1
 801effc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f000:	2900      	cmp	r1, #0
 801f002:	b096      	sub	sp, #88	@ 0x58
 801f004:	4615      	mov	r5, r2
 801f006:	461e      	mov	r6, r3
 801f008:	da0d      	bge.n	801f026 <__swhatbuf_r+0x2e>
 801f00a:	89a3      	ldrh	r3, [r4, #12]
 801f00c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801f010:	f04f 0100 	mov.w	r1, #0
 801f014:	bf14      	ite	ne
 801f016:	2340      	movne	r3, #64	@ 0x40
 801f018:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801f01c:	2000      	movs	r0, #0
 801f01e:	6031      	str	r1, [r6, #0]
 801f020:	602b      	str	r3, [r5, #0]
 801f022:	b016      	add	sp, #88	@ 0x58
 801f024:	bd70      	pop	{r4, r5, r6, pc}
 801f026:	466a      	mov	r2, sp
 801f028:	f000 f848 	bl	801f0bc <_fstat_r>
 801f02c:	2800      	cmp	r0, #0
 801f02e:	dbec      	blt.n	801f00a <__swhatbuf_r+0x12>
 801f030:	9901      	ldr	r1, [sp, #4]
 801f032:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801f036:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801f03a:	4259      	negs	r1, r3
 801f03c:	4159      	adcs	r1, r3
 801f03e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801f042:	e7eb      	b.n	801f01c <__swhatbuf_r+0x24>

0801f044 <__smakebuf_r>:
 801f044:	898b      	ldrh	r3, [r1, #12]
 801f046:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f048:	079d      	lsls	r5, r3, #30
 801f04a:	4606      	mov	r6, r0
 801f04c:	460c      	mov	r4, r1
 801f04e:	d507      	bpl.n	801f060 <__smakebuf_r+0x1c>
 801f050:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801f054:	6023      	str	r3, [r4, #0]
 801f056:	6123      	str	r3, [r4, #16]
 801f058:	2301      	movs	r3, #1
 801f05a:	6163      	str	r3, [r4, #20]
 801f05c:	b003      	add	sp, #12
 801f05e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f060:	ab01      	add	r3, sp, #4
 801f062:	466a      	mov	r2, sp
 801f064:	f7ff ffc8 	bl	801eff8 <__swhatbuf_r>
 801f068:	9f00      	ldr	r7, [sp, #0]
 801f06a:	4605      	mov	r5, r0
 801f06c:	4639      	mov	r1, r7
 801f06e:	4630      	mov	r0, r6
 801f070:	f7ff fbaa 	bl	801e7c8 <_malloc_r>
 801f074:	b948      	cbnz	r0, 801f08a <__smakebuf_r+0x46>
 801f076:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f07a:	059a      	lsls	r2, r3, #22
 801f07c:	d4ee      	bmi.n	801f05c <__smakebuf_r+0x18>
 801f07e:	f023 0303 	bic.w	r3, r3, #3
 801f082:	f043 0302 	orr.w	r3, r3, #2
 801f086:	81a3      	strh	r3, [r4, #12]
 801f088:	e7e2      	b.n	801f050 <__smakebuf_r+0xc>
 801f08a:	89a3      	ldrh	r3, [r4, #12]
 801f08c:	6020      	str	r0, [r4, #0]
 801f08e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f092:	81a3      	strh	r3, [r4, #12]
 801f094:	9b01      	ldr	r3, [sp, #4]
 801f096:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801f09a:	b15b      	cbz	r3, 801f0b4 <__smakebuf_r+0x70>
 801f09c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f0a0:	4630      	mov	r0, r6
 801f0a2:	f000 f81d 	bl	801f0e0 <_isatty_r>
 801f0a6:	b128      	cbz	r0, 801f0b4 <__smakebuf_r+0x70>
 801f0a8:	89a3      	ldrh	r3, [r4, #12]
 801f0aa:	f023 0303 	bic.w	r3, r3, #3
 801f0ae:	f043 0301 	orr.w	r3, r3, #1
 801f0b2:	81a3      	strh	r3, [r4, #12]
 801f0b4:	89a3      	ldrh	r3, [r4, #12]
 801f0b6:	431d      	orrs	r5, r3
 801f0b8:	81a5      	strh	r5, [r4, #12]
 801f0ba:	e7cf      	b.n	801f05c <__smakebuf_r+0x18>

0801f0bc <_fstat_r>:
 801f0bc:	b538      	push	{r3, r4, r5, lr}
 801f0be:	4d07      	ldr	r5, [pc, #28]	@ (801f0dc <_fstat_r+0x20>)
 801f0c0:	2300      	movs	r3, #0
 801f0c2:	4604      	mov	r4, r0
 801f0c4:	4608      	mov	r0, r1
 801f0c6:	4611      	mov	r1, r2
 801f0c8:	602b      	str	r3, [r5, #0]
 801f0ca:	f7e3 f91f 	bl	800230c <_fstat>
 801f0ce:	1c43      	adds	r3, r0, #1
 801f0d0:	d102      	bne.n	801f0d8 <_fstat_r+0x1c>
 801f0d2:	682b      	ldr	r3, [r5, #0]
 801f0d4:	b103      	cbz	r3, 801f0d8 <_fstat_r+0x1c>
 801f0d6:	6023      	str	r3, [r4, #0]
 801f0d8:	bd38      	pop	{r3, r4, r5, pc}
 801f0da:	bf00      	nop
 801f0dc:	20027c8c 	.word	0x20027c8c

0801f0e0 <_isatty_r>:
 801f0e0:	b538      	push	{r3, r4, r5, lr}
 801f0e2:	4d06      	ldr	r5, [pc, #24]	@ (801f0fc <_isatty_r+0x1c>)
 801f0e4:	2300      	movs	r3, #0
 801f0e6:	4604      	mov	r4, r0
 801f0e8:	4608      	mov	r0, r1
 801f0ea:	602b      	str	r3, [r5, #0]
 801f0ec:	f7e3 f91e 	bl	800232c <_isatty>
 801f0f0:	1c43      	adds	r3, r0, #1
 801f0f2:	d102      	bne.n	801f0fa <_isatty_r+0x1a>
 801f0f4:	682b      	ldr	r3, [r5, #0]
 801f0f6:	b103      	cbz	r3, 801f0fa <_isatty_r+0x1a>
 801f0f8:	6023      	str	r3, [r4, #0]
 801f0fa:	bd38      	pop	{r3, r4, r5, pc}
 801f0fc:	20027c8c 	.word	0x20027c8c

0801f100 <_sbrk_r>:
 801f100:	b538      	push	{r3, r4, r5, lr}
 801f102:	4d06      	ldr	r5, [pc, #24]	@ (801f11c <_sbrk_r+0x1c>)
 801f104:	2300      	movs	r3, #0
 801f106:	4604      	mov	r4, r0
 801f108:	4608      	mov	r0, r1
 801f10a:	602b      	str	r3, [r5, #0]
 801f10c:	f7e3 f926 	bl	800235c <_sbrk>
 801f110:	1c43      	adds	r3, r0, #1
 801f112:	d102      	bne.n	801f11a <_sbrk_r+0x1a>
 801f114:	682b      	ldr	r3, [r5, #0]
 801f116:	b103      	cbz	r3, 801f11a <_sbrk_r+0x1a>
 801f118:	6023      	str	r3, [r4, #0]
 801f11a:	bd38      	pop	{r3, r4, r5, pc}
 801f11c:	20027c8c 	.word	0x20027c8c

0801f120 <abort>:
 801f120:	b508      	push	{r3, lr}
 801f122:	2006      	movs	r0, #6
 801f124:	f000 f82c 	bl	801f180 <raise>
 801f128:	2001      	movs	r0, #1
 801f12a:	f7e3 f89f 	bl	800226c <_exit>

0801f12e <_raise_r>:
 801f12e:	291f      	cmp	r1, #31
 801f130:	b538      	push	{r3, r4, r5, lr}
 801f132:	4605      	mov	r5, r0
 801f134:	460c      	mov	r4, r1
 801f136:	d904      	bls.n	801f142 <_raise_r+0x14>
 801f138:	2316      	movs	r3, #22
 801f13a:	6003      	str	r3, [r0, #0]
 801f13c:	f04f 30ff 	mov.w	r0, #4294967295
 801f140:	bd38      	pop	{r3, r4, r5, pc}
 801f142:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801f144:	b112      	cbz	r2, 801f14c <_raise_r+0x1e>
 801f146:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f14a:	b94b      	cbnz	r3, 801f160 <_raise_r+0x32>
 801f14c:	4628      	mov	r0, r5
 801f14e:	f000 f831 	bl	801f1b4 <_getpid_r>
 801f152:	4622      	mov	r2, r4
 801f154:	4601      	mov	r1, r0
 801f156:	4628      	mov	r0, r5
 801f158:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f15c:	f000 b818 	b.w	801f190 <_kill_r>
 801f160:	2b01      	cmp	r3, #1
 801f162:	d00a      	beq.n	801f17a <_raise_r+0x4c>
 801f164:	1c59      	adds	r1, r3, #1
 801f166:	d103      	bne.n	801f170 <_raise_r+0x42>
 801f168:	2316      	movs	r3, #22
 801f16a:	6003      	str	r3, [r0, #0]
 801f16c:	2001      	movs	r0, #1
 801f16e:	e7e7      	b.n	801f140 <_raise_r+0x12>
 801f170:	2100      	movs	r1, #0
 801f172:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801f176:	4620      	mov	r0, r4
 801f178:	4798      	blx	r3
 801f17a:	2000      	movs	r0, #0
 801f17c:	e7e0      	b.n	801f140 <_raise_r+0x12>
	...

0801f180 <raise>:
 801f180:	4b02      	ldr	r3, [pc, #8]	@ (801f18c <raise+0xc>)
 801f182:	4601      	mov	r1, r0
 801f184:	6818      	ldr	r0, [r3, #0]
 801f186:	f7ff bfd2 	b.w	801f12e <_raise_r>
 801f18a:	bf00      	nop
 801f18c:	2000003c 	.word	0x2000003c

0801f190 <_kill_r>:
 801f190:	b538      	push	{r3, r4, r5, lr}
 801f192:	4d07      	ldr	r5, [pc, #28]	@ (801f1b0 <_kill_r+0x20>)
 801f194:	2300      	movs	r3, #0
 801f196:	4604      	mov	r4, r0
 801f198:	4608      	mov	r0, r1
 801f19a:	4611      	mov	r1, r2
 801f19c:	602b      	str	r3, [r5, #0]
 801f19e:	f7e3 f853 	bl	8002248 <_kill>
 801f1a2:	1c43      	adds	r3, r0, #1
 801f1a4:	d102      	bne.n	801f1ac <_kill_r+0x1c>
 801f1a6:	682b      	ldr	r3, [r5, #0]
 801f1a8:	b103      	cbz	r3, 801f1ac <_kill_r+0x1c>
 801f1aa:	6023      	str	r3, [r4, #0]
 801f1ac:	bd38      	pop	{r3, r4, r5, pc}
 801f1ae:	bf00      	nop
 801f1b0:	20027c8c 	.word	0x20027c8c

0801f1b4 <_getpid_r>:
 801f1b4:	f7e3 b840 	b.w	8002238 <_getpid>

0801f1b8 <_init>:
 801f1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f1ba:	bf00      	nop
 801f1bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f1be:	bc08      	pop	{r3}
 801f1c0:	469e      	mov	lr, r3
 801f1c2:	4770      	bx	lr

0801f1c4 <_fini>:
 801f1c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f1c6:	bf00      	nop
 801f1c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f1ca:	bc08      	pop	{r3}
 801f1cc:	469e      	mov	lr, r3
 801f1ce:	4770      	bx	lr
