INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programming/Projects/CNN-on-FPGA/CNN.srcs/sources_1/new/VecMul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VecMul'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programming/Projects/CNN-on-FPGA/CNN.srcs/sources_1/new/CNN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CNN'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programming/Projects/CNN-on-FPGA/CNN.srcs/sources_1/new/Conv_mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Conv_mul'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programming/Projects/CNN-on-FPGA/CNN.srcs/sources_1/new/Convolutional_layer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Convolutional_layer'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Programming/Projects/CNN-on-FPGA/CNN.srcs/sim_1/new/testBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testBench'
