// Seed: 592164858
module module_0 (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    output tri1 id_3,
    input uwire id_4,
    output tri1 id_5
);
  assign id_5 = id_1;
  assign #id_7 id_3 = id_0;
  logic [7:0] id_8;
  assign id_8[1] = 1;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input tri id_2,
    input supply1 id_3,
    output wand id_4,
    output tri id_5,
    output tri1 id_6,
    output wor id_7,
    output wand id_8
);
  wire id_10, id_11;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_8,
      id_3,
      id_1
  );
  assign modCall_1.type_0 = 0;
endmodule
