{"vcs1":{"timestamp_begin":1739432722.492462938, "rt":0.26, "ut":0.13, "st":0.09}}
{"vcselab":{"timestamp_begin":1739432722.832906473, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739432723.148571604, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739432722.267963209}
{"VCS_COMP_START_TIME": 1739432722.267963209}
{"VCS_COMP_END_TIME": 1739432723.367750253}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150348}}
