
Kdasu001_LabProject.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000006a  00800100  0000124a  000012de  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000124a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000079  0080016a  0080016a  00001348  2**0
                  ALLOC
  3 .stab         00001bfc  00000000  00000000  00001348  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000075e  00000000  00000000  00002f44  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000078  00000000  00000000  000036a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000324  00000000  00000000  0000371a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00000b3b  00000000  00000000  00003a3e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000397  00000000  00000000  00004579  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000ec0  00000000  00000000  00004910  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000240  00000000  00000000  000057d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000500  00000000  00000000  00005a10  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000bfa  00000000  00000000  00005f10  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 000000a4  00000000  00000000  00006b0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000028  00000000  00000000  00006bae  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 df 02 	jmp	0x5be	; 0x5be <__vector_13>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e4       	ldi	r29, 0x40	; 64
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ea e4       	ldi	r30, 0x4A	; 74
      a0:	f2 e1       	ldi	r31, 0x12	; 18
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	aa 36       	cpi	r26, 0x6A	; 106
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	11 e0       	ldi	r17, 0x01	; 1
      b4:	aa e6       	ldi	r26, 0x6A	; 106
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a3 3e       	cpi	r26, 0xE3	; 227
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 dd 05 	call	0xbba	; 0xbba <main>
      c6:	0c 94 23 09 	jmp	0x1246	; 0x1246 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <delay_ms>:

void delay_ms(int miliSec) //for 8 Mhz crystal

{
    int i,j;
    for(i=0;i<miliSec;i++)
      ce:	18 16       	cp	r1, r24
      d0:	19 06       	cpc	r1, r25
      d2:	5c f0       	brlt	.+22     	; 0xea <delay_ms+0x1c>
      d4:	08 95       	ret
    for(j=0;j<775;j++)
  {
   asm("nop");
      d6:	00 00       	nop
      d8:	21 50       	subi	r18, 0x01	; 1
      da:	30 40       	sbci	r19, 0x00	; 0
void delay_ms(int miliSec) //for 8 Mhz crystal

{
    int i,j;
    for(i=0;i<miliSec;i++)
    for(j=0;j<775;j++)
      dc:	e1 f7       	brne	.-8      	; 0xd6 <delay_ms+0x8>

void delay_ms(int miliSec) //for 8 Mhz crystal

{
    int i,j;
    for(i=0;i<miliSec;i++)
      de:	4f 5f       	subi	r20, 0xFF	; 255
      e0:	5f 4f       	sbci	r21, 0xFF	; 255
      e2:	48 17       	cp	r20, r24
      e4:	59 07       	cpc	r21, r25
      e6:	29 f4       	brne	.+10     	; 0xf2 <delay_ms+0x24>
      e8:	08 95       	ret
      ea:	40 e0       	ldi	r20, 0x00	; 0
      ec:	50 e0       	ldi	r21, 0x00	; 0
   }
}

void delay_ms(int miliSec) //for 8 Mhz crystal

{
      ee:	67 e0       	ldi	r22, 0x07	; 7
      f0:	73 e0       	ldi	r23, 0x03	; 3
      f2:	9b 01       	movw	r18, r22
      f4:	f0 cf       	rjmp	.-32     	; 0xd6 <delay_ms+0x8>

000000f6 <LCD_WriteData>:
   CLR_BIT(CONTROL_BUS,E);
   delay_ms(2); // ClearScreen requires 1.52ms to execute
}

void LCD_WriteData(unsigned char Data) {
   SET_BIT(CONTROL_BUS,RS);
      f6:	28 9a       	sbi	0x05, 0	; 5
   DATA_BUS = Data;
      f8:	8b b9       	out	0x0b, r24	; 11
   SET_BIT(CONTROL_BUS,E);
      fa:	29 9a       	sbi	0x05, 1	; 5
   asm("nop");
      fc:	00 00       	nop
   CLR_BIT(CONTROL_BUS,E);
      fe:	29 98       	cbi	0x05, 1	; 5
   delay_ms(1);
     100:	81 e0       	ldi	r24, 0x01	; 1
     102:	90 e0       	ldi	r25, 0x00	; 0
     104:	0e 94 67 00 	call	0xce	; 0xce <delay_ms>
}
     108:	08 95       	ret

0000010a <LCD_WriteCommand>:
	LCD_WriteCommand(0x01);
	delay_ms(10);						 
}

void LCD_WriteCommand (unsigned char Command) {
   CLR_BIT(CONTROL_BUS,RS);
     10a:	28 98       	cbi	0x05, 0	; 5
   DATA_BUS = Command;
     10c:	8b b9       	out	0x0b, r24	; 11
   SET_BIT(CONTROL_BUS,E);
     10e:	29 9a       	sbi	0x05, 1	; 5
   asm("nop");
     110:	00 00       	nop
   CLR_BIT(CONTROL_BUS,E);
     112:	29 98       	cbi	0x05, 1	; 5
   delay_ms(2); // ClearScreen requires 1.52ms to execute
     114:	82 e0       	ldi	r24, 0x02	; 2
     116:	90 e0       	ldi	r25, 0x00	; 0
     118:	0e 94 67 00 	call	0xce	; 0xce <delay_ms>
}
     11c:	08 95       	ret

0000011e <LCD_Cursor>:
      LCD_WriteData(*string++);
   }
}

void LCD_Cursor(unsigned char column) {
   if ( column < 17 ) { // 16x1 LCD: column < 9
     11e:	81 31       	cpi	r24, 0x11	; 17
     120:	20 f4       	brcc	.+8      	; 0x12a <LCD_Cursor+0xc>
						// 16x2 LCD: column < 17
      LCD_WriteCommand(0x80 + column - 1);
     122:	81 58       	subi	r24, 0x81	; 129
     124:	0e 94 85 00 	call	0x10a	; 0x10a <LCD_WriteCommand>
     128:	08 95       	ret
   } else {
      LCD_WriteCommand(0xB8 + column - 9);	// 16x1 LCD: column - 1
     12a:	81 55       	subi	r24, 0x51	; 81
     12c:	0e 94 85 00 	call	0x10a	; 0x10a <LCD_WriteCommand>
     130:	08 95       	ret

00000132 <LCD_DisplayString>:
   asm("nop");
   CLR_BIT(CONTROL_BUS,E);
   delay_ms(1);
}

void LCD_DisplayString( unsigned char column, const unsigned char* string) {
     132:	1f 93       	push	r17
     134:	cf 93       	push	r28
     136:	df 93       	push	r29
     138:	eb 01       	movw	r28, r22
   //LCD_ClearScreen();
   unsigned char c = column;
   while(*string) {
     13a:	98 81       	ld	r25, Y
     13c:	99 23       	and	r25, r25
     13e:	11 f4       	brne	.+4      	; 0x144 <LCD_DisplayString+0x12>
     140:	0b c0       	rjmp	.+22     	; 0x158 <LCD_DisplayString+0x26>
      LCD_Cursor(c++);
     142:	81 2f       	mov	r24, r17
     144:	18 2f       	mov	r17, r24
     146:	1f 5f       	subi	r17, 0xFF	; 255
     148:	0e 94 8f 00 	call	0x11e	; 0x11e <LCD_Cursor>
      LCD_WriteData(*string++);
     14c:	89 91       	ld	r24, Y+
     14e:	0e 94 7b 00 	call	0xf6	; 0xf6 <LCD_WriteData>
}

void LCD_DisplayString( unsigned char column, const unsigned char* string) {
   //LCD_ClearScreen();
   unsigned char c = column;
   while(*string) {
     152:	88 81       	ld	r24, Y
     154:	88 23       	and	r24, r24
     156:	a9 f7       	brne	.-22     	; 0x142 <LCD_DisplayString+0x10>
      LCD_Cursor(c++);
      LCD_WriteData(*string++);
   }
}
     158:	df 91       	pop	r29
     15a:	cf 91       	pop	r28
     15c:	1f 91       	pop	r17
     15e:	08 95       	ret

00000160 <LCD_ClearScreen>:
#define E 1			// pin number of uC connected to pin 6 of LCD disp.

/*-------------------------------------------------------------------------*/

void LCD_ClearScreen(void) {
   LCD_WriteCommand(0x01);
     160:	81 e0       	ldi	r24, 0x01	; 1
     162:	0e 94 85 00 	call	0x10a	; 0x10a <LCD_WriteCommand>
}
     166:	08 95       	ret

00000168 <LCD_init>:

void LCD_init(void) {

    //wait for 100 ms.
	delay_ms(100);
     168:	84 e6       	ldi	r24, 0x64	; 100
     16a:	90 e0       	ldi	r25, 0x00	; 0
     16c:	0e 94 67 00 	call	0xce	; 0xce <delay_ms>
	LCD_WriteCommand(0x38);
     170:	88 e3       	ldi	r24, 0x38	; 56
     172:	0e 94 85 00 	call	0x10a	; 0x10a <LCD_WriteCommand>
	LCD_WriteCommand(0x06);
     176:	86 e0       	ldi	r24, 0x06	; 6
     178:	0e 94 85 00 	call	0x10a	; 0x10a <LCD_WriteCommand>
	LCD_WriteCommand(0x0f);
     17c:	8f e0       	ldi	r24, 0x0F	; 15
     17e:	0e 94 85 00 	call	0x10a	; 0x10a <LCD_WriteCommand>
	LCD_WriteCommand(0x01);
     182:	81 e0       	ldi	r24, 0x01	; 1
     184:	0e 94 85 00 	call	0x10a	; 0x10a <LCD_WriteCommand>
	delay_ms(10);						 
     188:	8a e0       	ldi	r24, 0x0A	; 10
     18a:	90 e0       	ldi	r25, 0x00	; 0
     18c:	0e 94 67 00 	call	0xce	; 0xce <delay_ms>
}
     190:	08 95       	ret

00000192 <TitleScreen>:
*/ 

enum SM1_States { SM1_start, press, gamestart };
// Monitors button connected to PA0. When the button is
// pressed, shared variable "pause" is toggled.
int TitleScreen(int state) {
     192:	ef 92       	push	r14
     194:	ff 92       	push	r15
     196:	1f 93       	push	r17
     198:	cf 93       	push	r28
     19a:	df 93       	push	r29
     19c:	9c 01       	movw	r18, r24
	unsigned char LENGTH_OF_LCD = 16;
	unsigned char cursor_position = 1;
	unsigned char counter = 0x00;
	
	//State machine transitions
	switch (state) {
     19e:	81 30       	cpi	r24, 0x01	; 1
     1a0:	91 05       	cpc	r25, r1
     1a2:	59 f0       	breq	.+22     	; 0x1ba <TitleScreen+0x28>
     1a4:	82 30       	cpi	r24, 0x02	; 2
     1a6:	91 05       	cpc	r25, r1
     1a8:	71 f0       	breq	.+28     	; 0x1c6 <TitleScreen+0x34>
     1aa:	00 97       	sbiw	r24, 0x00	; 0
     1ac:	79 f4       	brne	.+30     	; 0x1cc <TitleScreen+0x3a>
		case SM1_start:
			state = SM1_start;
			if(button1){
     1ae:	80 91 7b 01 	lds	r24, 0x017B
     1b2:	88 23       	and	r24, r24
     1b4:	09 f0       	breq	.+2      	; 0x1b8 <TitleScreen+0x26>
     1b6:	59 c0       	rjmp	.+178    	; 0x26a <TitleScreen+0xd8>
     1b8:	09 c0       	rjmp	.+18     	; 0x1cc <TitleScreen+0x3a>
				state = press;
			}
			break;
		case press:
			if(button1){
     1ba:	80 91 7b 01 	lds	r24, 0x017B
     1be:	88 23       	and	r24, r24
     1c0:	09 f4       	brne	.+2      	; 0x1c4 <TitleScreen+0x32>
     1c2:	60 c0       	rjmp	.+192    	; 0x284 <TitleScreen+0xf2>
     1c4:	57 c0       	rjmp	.+174    	; 0x274 <TitleScreen+0xe2>
				state = gamestart;
			}
			break;
		case gamestart:
			state = gamestart;
			if(game_start = 0x00){
     1c6:	10 92 78 01 	sts	0x0178, r1
				state = SM1_start;
			}
			break;
     1ca:	5c c0       	rjmp	.+184    	; 0x284 <TitleScreen+0xf2>
			break;
	}
	//State machine actions
	switch(state) {
		case SM1_start: 
			for (counter = 0, cursor_position = array_position; counter < LENGTH_OF_LCD; cursor_position = cursor_position + 1, counter = counter + 1) {
     1cc:	a0 91 72 01 	lds	r26, 0x0172
     1d0:	0f 2e       	mov	r0, r31
     1d2:	f1 ea       	ldi	r31, 0xA1	; 161
     1d4:	ef 2e       	mov	r14, r31
     1d6:	f1 e0       	ldi	r31, 0x01	; 1
     1d8:	ff 2e       	mov	r15, r31
     1da:	f0 2d       	mov	r31, r0
*/ 

enum SM1_States { SM1_start, press, gamestart };
// Monitors button connected to PA0. When the button is
// pressed, shared variable "pause" is toggled.
int TitleScreen(int state) {
     1dc:	97 01       	movw	r18, r14
     1de:	20 5f       	subi	r18, 0xF0	; 240
     1e0:	3f 4f       	sbci	r19, 0xFF	; 255
     1e2:	f7 01       	movw	r30, r14
		case SM1_start: 
			for (counter = 0, cursor_position = array_position; counter < LENGTH_OF_LCD; cursor_position = cursor_position + 1, counter = counter + 1) {
				if (cursor_position > sizeof(message)) {
					cursor_position = 1;
				}
				if (cursor_position - 1 >= 0) { display[counter] = message[cursor_position - 1]; }
     1e4:	4a e3       	ldi	r20, 0x3A	; 58
     1e6:	51 e0       	ldi	r21, 0x01	; 1
     1e8:	60 e0       	ldi	r22, 0x00	; 0
     1ea:	70 e0       	ldi	r23, 0x00	; 0
	//State machine actions
	switch(state) {
		case SM1_start: 
			for (counter = 0, cursor_position = array_position; counter < LENGTH_OF_LCD; cursor_position = cursor_position + 1, counter = counter + 1) {
				if (cursor_position > sizeof(message)) {
					cursor_position = 1;
     1ec:	b1 e0       	ldi	r27, 0x01	; 1
	}
	//State machine actions
	switch(state) {
		case SM1_start: 
			for (counter = 0, cursor_position = array_position; counter < LENGTH_OF_LCD; cursor_position = cursor_position + 1, counter = counter + 1) {
				if (cursor_position > sizeof(message)) {
     1ee:	a6 32       	cpi	r26, 0x26	; 38
     1f0:	28 f4       	brcc	.+10     	; 0x1fc <TitleScreen+0x6a>
					cursor_position = 1;
				}
				if (cursor_position - 1 >= 0) { display[counter] = message[cursor_position - 1]; }
     1f2:	8a 2f       	mov	r24, r26
     1f4:	90 e0       	ldi	r25, 0x00	; 0
     1f6:	01 97       	sbiw	r24, 0x01	; 1
     1f8:	42 f0       	brmi	.+16     	; 0x20a <TitleScreen+0x78>
     1fa:	02 c0       	rjmp	.+4      	; 0x200 <TitleScreen+0x6e>
     1fc:	cb 01       	movw	r24, r22
	//State machine actions
	switch(state) {
		case SM1_start: 
			for (counter = 0, cursor_position = array_position; counter < LENGTH_OF_LCD; cursor_position = cursor_position + 1, counter = counter + 1) {
				if (cursor_position > sizeof(message)) {
					cursor_position = 1;
     1fe:	ab 2f       	mov	r26, r27
				}
				if (cursor_position - 1 >= 0) { display[counter] = message[cursor_position - 1]; }
     200:	84 0f       	add	r24, r20
     202:	95 1f       	adc	r25, r21
     204:	ec 01       	movw	r28, r24
     206:	88 81       	ld	r24, Y
     208:	80 83       	st	Z, r24
     20a:	31 96       	adiw	r30, 0x01	; 1
			break;
	}
	//State machine actions
	switch(state) {
		case SM1_start: 
			for (counter = 0, cursor_position = array_position; counter < LENGTH_OF_LCD; cursor_position = cursor_position + 1, counter = counter + 1) {
     20c:	e2 17       	cp	r30, r18
     20e:	f3 07       	cpc	r31, r19
     210:	11 f0       	breq	.+4      	; 0x216 <TitleScreen+0x84>
     212:	af 5f       	subi	r26, 0xFF	; 255
     214:	ec cf       	rjmp	.-40     	; 0x1ee <TitleScreen+0x5c>
     216:	11 e0       	ldi	r17, 0x01	; 1
				}
				if (cursor_position - 1 >= 0) { display[counter] = message[cursor_position - 1]; }
			}
			
			for (counter = 0, cursor_position = 1; counter < LENGTH_OF_LCD; cursor_position = cursor_position + 1, counter = counter + 1) {
				LCD_Cursor(cursor_position);
     218:	81 2f       	mov	r24, r17
     21a:	0e 94 8f 00 	call	0x11e	; 0x11e <LCD_Cursor>
				LCD_WriteData(display[counter]);
     21e:	f7 01       	movw	r30, r14
     220:	81 91       	ld	r24, Z+
     222:	7f 01       	movw	r14, r30
     224:	0e 94 7b 00 	call	0xf6	; 0xf6 <LCD_WriteData>
					cursor_position = 1;
				}
				if (cursor_position - 1 >= 0) { display[counter] = message[cursor_position - 1]; }
			}
			
			for (counter = 0, cursor_position = 1; counter < LENGTH_OF_LCD; cursor_position = cursor_position + 1, counter = counter + 1) {
     228:	1f 5f       	subi	r17, 0xFF	; 255
     22a:	11 31       	cpi	r17, 0x11	; 17
     22c:	a9 f7       	brne	.-22     	; 0x218 <TitleScreen+0x86>
				LCD_Cursor(cursor_position);
				LCD_WriteData(display[counter]);
			}	
			array_position = array_position + 1;
     22e:	80 91 72 01 	lds	r24, 0x0172
     232:	8f 5f       	subi	r24, 0xFF	; 255
     234:	80 93 72 01 	sts	0x0172, r24
			if (array_position == (int) sizeof(message)) {
     238:	85 32       	cpi	r24, 0x25	; 37
     23a:	d1 f4       	brne	.+52     	; 0x270 <TitleScreen+0xde>
				array_position = 0;
     23c:	10 92 72 01 	sts	0x0172, r1
     240:	20 e0       	ldi	r18, 0x00	; 0
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	17 c0       	rjmp	.+46     	; 0x274 <TitleScreen+0xe2>
			break;
		case press:
			break;
		case gamestart:
			if(gs_disply == 0x00){
				LCD_DisplayString(1,"||||||||||||||||");
     246:	81 e0       	ldi	r24, 0x01	; 1
     248:	60 e0       	ldi	r22, 0x00	; 0
     24a:	71 e0       	ldi	r23, 0x01	; 1
     24c:	0e 94 99 00 	call	0x132	; 0x132 <LCD_DisplayString>
				LCD_Cursor(17);
     250:	81 e1       	ldi	r24, 0x11	; 17
     252:	0e 94 8f 00 	call	0x11e	; 0x11e <LCD_Cursor>
				game_start = 0x01;
     256:	81 e0       	ldi	r24, 0x01	; 1
     258:	80 93 78 01 	sts	0x0178, r24
				game_over = 0x00;
     25c:	10 92 77 01 	sts	0x0177, r1
				gs_disply = 0x01;
     260:	80 93 79 01 	sts	0x0179, r24
     264:	22 e0       	ldi	r18, 0x02	; 2
     266:	30 e0       	ldi	r19, 0x00	; 0
     268:	05 c0       	rjmp	.+10     	; 0x274 <TitleScreen+0xe2>
	
	//State machine transitions
	switch (state) {
		case SM1_start:
			state = SM1_start;
			if(button1){
     26a:	21 e0       	ldi	r18, 0x01	; 1
     26c:	30 e0       	ldi	r19, 0x00	; 0
     26e:	02 c0       	rjmp	.+4      	; 0x274 <TitleScreen+0xe2>
			for (counter = 0, cursor_position = 1; counter < LENGTH_OF_LCD; cursor_position = cursor_position + 1, counter = counter + 1) {
				LCD_Cursor(cursor_position);
				LCD_WriteData(display[counter]);
			}	
			array_position = array_position + 1;
			if (array_position == (int) sizeof(message)) {
     270:	20 e0       	ldi	r18, 0x00	; 0
     272:	30 e0       	ldi	r19, 0x00	; 0
			}				
			break;
		default: break;
	}
	return state;
}
     274:	82 2f       	mov	r24, r18
     276:	93 2f       	mov	r25, r19
     278:	df 91       	pop	r29
     27a:	cf 91       	pop	r28
     27c:	1f 91       	pop	r17
     27e:	ff 90       	pop	r15
     280:	ef 90       	pop	r14
     282:	08 95       	ret
			}			
			break;
		case press:
			break;
		case gamestart:
			if(gs_disply == 0x00){
     284:	80 91 79 01 	lds	r24, 0x0179
     288:	88 23       	and	r24, r24
     28a:	e9 f2       	breq	.-70     	; 0x246 <TitleScreen+0xb4>
     28c:	22 e0       	ldi	r18, 0x02	; 2
     28e:	30 e0       	ldi	r19, 0x00	; 0
     290:	f1 cf       	rjmp	.-30     	; 0x274 <TitleScreen+0xe2>

00000292 <SetBit>:
#include <avr/io.h>
#include <avr/interrupt.h>

// Bit-access functions
unsigned char SetBit(unsigned char x, unsigned char k, unsigned char b) {
	return (b ? x | (0x01 << k) : x & ~(0x01 << k));
     292:	44 23       	and	r20, r20
     294:	51 f0       	breq	.+20     	; 0x2aa <SetBit+0x18>
     296:	41 e0       	ldi	r20, 0x01	; 1
     298:	50 e0       	ldi	r21, 0x00	; 0
     29a:	9a 01       	movw	r18, r20
     29c:	02 c0       	rjmp	.+4      	; 0x2a2 <SetBit+0x10>
     29e:	22 0f       	add	r18, r18
     2a0:	33 1f       	adc	r19, r19
     2a2:	6a 95       	dec	r22
     2a4:	e2 f7       	brpl	.-8      	; 0x29e <SetBit+0xc>
     2a6:	82 2b       	or	r24, r18
     2a8:	08 95       	ret
     2aa:	21 e0       	ldi	r18, 0x01	; 1
     2ac:	30 e0       	ldi	r19, 0x00	; 0
     2ae:	a9 01       	movw	r20, r18
     2b0:	02 c0       	rjmp	.+4      	; 0x2b6 <SetBit+0x24>
     2b2:	44 0f       	add	r20, r20
     2b4:	55 1f       	adc	r21, r21
     2b6:	6a 95       	dec	r22
     2b8:	e2 f7       	brpl	.-8      	; 0x2b2 <SetBit+0x20>
     2ba:	ba 01       	movw	r22, r20
     2bc:	60 95       	com	r22
     2be:	86 23       	and	r24, r22
}
     2c0:	08 95       	ret

000002c2 <GetBit>:
unsigned char GetBit(unsigned char x, unsigned char k) {
	return ((x & (0x01 << k)) != 0);
     2c2:	90 e0       	ldi	r25, 0x00	; 0
     2c4:	02 c0       	rjmp	.+4      	; 0x2ca <GetBit+0x8>
     2c6:	95 95       	asr	r25
     2c8:	87 95       	ror	r24
     2ca:	6a 95       	dec	r22
     2cc:	e2 f7       	brpl	.-8      	; 0x2c6 <GetBit+0x4>
}
     2ce:	81 70       	andi	r24, 0x01	; 1
     2d0:	08 95       	ret

000002d2 <findGCD>:
	int (*TickFct)(int);
} task;


unsigned long int findGCD (unsigned long int a, unsigned long int b)
{
     2d2:	ef 92       	push	r14
     2d4:	ff 92       	push	r15
     2d6:	0f 93       	push	r16
     2d8:	1f 93       	push	r17
     2da:	e2 2e       	mov	r14, r18
     2dc:	f3 2e       	mov	r15, r19
     2de:	04 2f       	mov	r16, r20
     2e0:	15 2f       	mov	r17, r21
     2e2:	04 c0       	rjmp	.+8      	; 0x2ec <findGCD+0x1a>
	unsigned long int c;
	while(1){
		c = a%b;
		if(c==0){return b;}
		a = b;
		b = c;
     2e4:	eb 2e       	mov	r14, r27
     2e6:	fa 2e       	mov	r15, r26
     2e8:	0f 2f       	mov	r16, r31
     2ea:	1e 2f       	mov	r17, r30

unsigned long int findGCD (unsigned long int a, unsigned long int b)
{
	unsigned long int c;
	while(1){
		c = a%b;
     2ec:	2e 2d       	mov	r18, r14
     2ee:	3f 2d       	mov	r19, r15
     2f0:	40 2f       	mov	r20, r16
     2f2:	51 2f       	mov	r21, r17
     2f4:	0e 94 55 08 	call	0x10aa	; 0x10aa <__udivmodsi4>
     2f8:	9b 01       	movw	r18, r22
     2fa:	ac 01       	movw	r20, r24
     2fc:	6e 2d       	mov	r22, r14
     2fe:	7f 2d       	mov	r23, r15
     300:	80 2f       	mov	r24, r16
     302:	91 2f       	mov	r25, r17
		if(c==0){return b;}
		a = b;
		b = c;
     304:	b2 2f       	mov	r27, r18
     306:	a3 2f       	mov	r26, r19
     308:	f4 2f       	mov	r31, r20
     30a:	e5 2f       	mov	r30, r21
unsigned long int findGCD (unsigned long int a, unsigned long int b)
{
	unsigned long int c;
	while(1){
		c = a%b;
		if(c==0){return b;}
     30c:	21 15       	cp	r18, r1
     30e:	31 05       	cpc	r19, r1
     310:	41 05       	cpc	r20, r1
     312:	51 05       	cpc	r21, r1
     314:	39 f7       	brne	.-50     	; 0x2e4 <findGCD+0x12>
		a = b;
		b = c;
	}
	return 0;
}
     316:	1f 91       	pop	r17
     318:	0f 91       	pop	r16
     31a:	ff 90       	pop	r15
     31c:	ef 90       	pop	r14
     31e:	08 95       	ret

00000320 <ADC_init>:

void ADC_init() {
ADCSRA |= (1 << ADEN) | (1 << ADSC) | (1 << ADATE);
     320:	ea e7       	ldi	r30, 0x7A	; 122
     322:	f0 e0       	ldi	r31, 0x00	; 0
     324:	80 81       	ld	r24, Z
     326:	80 6e       	ori	r24, 0xE0	; 224
     328:	80 83       	st	Z, r24
// ADEN: setting this bit enables analog-to-digital conversion.
// ADSC: setting this bit starts the first conversion.
// ADATE: setting this bit enables auto-triggering. Since we are
// in Free Running Mode, a new conversion will trigger
// whenever the previous conversion completes.
}
     32a:	08 95       	ret

0000032c <GetKeypadKey>:

unsigned char GetKeypadKey() {
	// Check keys in col 1
	// Enable col 4 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0xEF;
     32c:	8f ee       	ldi	r24, 0xEF	; 239
     32e:	88 b9       	out	0x08, r24	; 8
	asm("nop");
     330:	00 00       	nop
	if (GetBit(PINC,0)==0) { return('1'); }
     332:	86 b1       	in	r24, 0x06	; 6
     334:	60 e0       	ldi	r22, 0x00	; 0
     336:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     33a:	88 23       	and	r24, r24
     33c:	09 f4       	brne	.+2      	; 0x340 <GetKeypadKey+0x14>
     33e:	6d c0       	rjmp	.+218    	; 0x41a <GetKeypadKey+0xee>
	if (GetBit(PINC,1)==0) { return('4'); }
     340:	86 b1       	in	r24, 0x06	; 6
     342:	61 e0       	ldi	r22, 0x01	; 1
     344:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     348:	88 23       	and	r24, r24
     34a:	09 f4       	brne	.+2      	; 0x34e <GetKeypadKey+0x22>
     34c:	68 c0       	rjmp	.+208    	; 0x41e <GetKeypadKey+0xf2>
	if (GetBit(PINC,2)==0) { return('7'); }
     34e:	86 b1       	in	r24, 0x06	; 6
     350:	62 e0       	ldi	r22, 0x02	; 2
     352:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     356:	88 23       	and	r24, r24
     358:	09 f4       	brne	.+2      	; 0x35c <GetKeypadKey+0x30>
     35a:	63 c0       	rjmp	.+198    	; 0x422 <GetKeypadKey+0xf6>
	if (GetBit(PINC,3)==0) { return('*'); }
     35c:	86 b1       	in	r24, 0x06	; 6
     35e:	63 e0       	ldi	r22, 0x03	; 3
     360:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     364:	88 23       	and	r24, r24
     366:	09 f4       	brne	.+2      	; 0x36a <GetKeypadKey+0x3e>
     368:	5e c0       	rjmp	.+188    	; 0x426 <GetKeypadKey+0xfa>
	// Check keys in col 2
	// Enable col 5 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0xDF;
     36a:	8f ed       	ldi	r24, 0xDF	; 223
     36c:	88 b9       	out	0x08, r24	; 8
	asm("nop");
     36e:	00 00       	nop
	if (GetBit(PINC,0)==0) { return('2'); }
     370:	86 b1       	in	r24, 0x06	; 6
     372:	60 e0       	ldi	r22, 0x00	; 0
     374:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     378:	88 23       	and	r24, r24
     37a:	09 f4       	brne	.+2      	; 0x37e <GetKeypadKey+0x52>
     37c:	56 c0       	rjmp	.+172    	; 0x42a <GetKeypadKey+0xfe>
	if (GetBit(PINC,1)==0) { return('5'); }
     37e:	86 b1       	in	r24, 0x06	; 6
     380:	61 e0       	ldi	r22, 0x01	; 1
     382:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     386:	88 23       	and	r24, r24
     388:	09 f4       	brne	.+2      	; 0x38c <GetKeypadKey+0x60>
     38a:	51 c0       	rjmp	.+162    	; 0x42e <GetKeypadKey+0x102>
	if (GetBit(PINC,2)==0) { return('8'); }
     38c:	86 b1       	in	r24, 0x06	; 6
     38e:	62 e0       	ldi	r22, 0x02	; 2
     390:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     394:	88 23       	and	r24, r24
     396:	09 f4       	brne	.+2      	; 0x39a <GetKeypadKey+0x6e>
     398:	4c c0       	rjmp	.+152    	; 0x432 <GetKeypadKey+0x106>
	if (GetBit(PINC,3)==0) { return('0'); }
     39a:	86 b1       	in	r24, 0x06	; 6
     39c:	63 e0       	ldi	r22, 0x03	; 3
     39e:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     3a2:	88 23       	and	r24, r24
     3a4:	09 f4       	brne	.+2      	; 0x3a8 <GetKeypadKey+0x7c>
     3a6:	47 c0       	rjmp	.+142    	; 0x436 <GetKeypadKey+0x10a>
	// ... *****FINISH*****
	// Check keys in col 3
	// Enable col 6 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0xBF;
     3a8:	8f eb       	ldi	r24, 0xBF	; 191
     3aa:	88 b9       	out	0x08, r24	; 8
	asm("nop");
     3ac:	00 00       	nop
	if (GetBit(PINC,0)==0) { return('3'); }
     3ae:	86 b1       	in	r24, 0x06	; 6
     3b0:	60 e0       	ldi	r22, 0x00	; 0
     3b2:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     3b6:	88 23       	and	r24, r24
     3b8:	09 f4       	brne	.+2      	; 0x3bc <GetKeypadKey+0x90>
     3ba:	3f c0       	rjmp	.+126    	; 0x43a <GetKeypadKey+0x10e>
	if (GetBit(PINC,1)==0) { return('6'); }
     3bc:	86 b1       	in	r24, 0x06	; 6
     3be:	61 e0       	ldi	r22, 0x01	; 1
     3c0:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     3c4:	88 23       	and	r24, r24
     3c6:	d9 f1       	breq	.+118    	; 0x43e <GetKeypadKey+0x112>
	if (GetBit(PINC,2)==0) { return('9'); }
     3c8:	86 b1       	in	r24, 0x06	; 6
     3ca:	62 e0       	ldi	r22, 0x02	; 2
     3cc:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     3d0:	88 23       	and	r24, r24
     3d2:	b9 f1       	breq	.+110    	; 0x442 <GetKeypadKey+0x116>
	if (GetBit(PINC,3)==0) { return('#'); }
     3d4:	86 b1       	in	r24, 0x06	; 6
     3d6:	63 e0       	ldi	r22, 0x03	; 3
     3d8:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     3dc:	88 23       	and	r24, r24
     3de:	99 f1       	breq	.+102    	; 0x446 <GetKeypadKey+0x11a>
		
	PORTC = 0x7F;
     3e0:	8f e7       	ldi	r24, 0x7F	; 127
     3e2:	88 b9       	out	0x08, r24	; 8
	asm("nop");
     3e4:	00 00       	nop
	if (GetBit(PINC,0)==0) { return('A'); }
     3e6:	86 b1       	in	r24, 0x06	; 6
     3e8:	60 e0       	ldi	r22, 0x00	; 0
     3ea:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     3ee:	88 23       	and	r24, r24
     3f0:	61 f1       	breq	.+88     	; 0x44a <GetKeypadKey+0x11e>
	if (GetBit(PINC,1)==0) { return('B'); }
     3f2:	86 b1       	in	r24, 0x06	; 6
     3f4:	61 e0       	ldi	r22, 0x01	; 1
     3f6:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     3fa:	88 23       	and	r24, r24
     3fc:	41 f1       	breq	.+80     	; 0x44e <GetKeypadKey+0x122>
	if (GetBit(PINC,2)==0) { return('C'); }
     3fe:	86 b1       	in	r24, 0x06	; 6
     400:	62 e0       	ldi	r22, 0x02	; 2
     402:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     406:	88 23       	and	r24, r24
     408:	21 f1       	breq	.+72     	; 0x452 <GetKeypadKey+0x126>
	if (GetBit(PINC,3)==0) { return('D'); }
     40a:	86 b1       	in	r24, 0x06	; 6
     40c:	63 e0       	ldi	r22, 0x03	; 3
     40e:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     412:	88 23       	and	r24, r24
     414:	01 f5       	brne	.+64     	; 0x456 <GetKeypadKey+0x12a>
     416:	84 e4       	ldi	r24, 0x44	; 68
     418:	08 95       	ret
	// Check keys in col 1
	// Enable col 4 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0xEF;
	asm("nop");
	if (GetBit(PINC,0)==0) { return('1'); }
     41a:	81 e3       	ldi	r24, 0x31	; 49
     41c:	08 95       	ret
	if (GetBit(PINC,1)==0) { return('4'); }
     41e:	84 e3       	ldi	r24, 0x34	; 52
     420:	08 95       	ret
	if (GetBit(PINC,2)==0) { return('7'); }
     422:	87 e3       	ldi	r24, 0x37	; 55
     424:	08 95       	ret
	if (GetBit(PINC,3)==0) { return('*'); }
     426:	8a e2       	ldi	r24, 0x2A	; 42
     428:	08 95       	ret
	// Check keys in col 2
	// Enable col 5 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0xDF;
	asm("nop");
	if (GetBit(PINC,0)==0) { return('2'); }
     42a:	82 e3       	ldi	r24, 0x32	; 50
     42c:	08 95       	ret
	if (GetBit(PINC,1)==0) { return('5'); }
     42e:	85 e3       	ldi	r24, 0x35	; 53
     430:	08 95       	ret
	if (GetBit(PINC,2)==0) { return('8'); }
     432:	88 e3       	ldi	r24, 0x38	; 56
     434:	08 95       	ret
	if (GetBit(PINC,3)==0) { return('0'); }
     436:	80 e3       	ldi	r24, 0x30	; 48
     438:	08 95       	ret
	// Check keys in col 3
	// Enable col 6 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0xBF;
	asm("nop");
	if (GetBit(PINC,0)==0) { return('3'); }
     43a:	83 e3       	ldi	r24, 0x33	; 51
     43c:	08 95       	ret
	if (GetBit(PINC,1)==0) { return('6'); }
     43e:	86 e3       	ldi	r24, 0x36	; 54
     440:	08 95       	ret
	if (GetBit(PINC,2)==0) { return('9'); }
     442:	89 e3       	ldi	r24, 0x39	; 57
     444:	08 95       	ret
	if (GetBit(PINC,3)==0) { return('#'); }
     446:	83 e2       	ldi	r24, 0x23	; 35
     448:	08 95       	ret
		
	PORTC = 0x7F;
	asm("nop");
	if (GetBit(PINC,0)==0) { return('A'); }
     44a:	81 e4       	ldi	r24, 0x41	; 65
     44c:	08 95       	ret
	if (GetBit(PINC,1)==0) { return('B'); }
     44e:	82 e4       	ldi	r24, 0x42	; 66
     450:	08 95       	ret
	if (GetBit(PINC,2)==0) { return('C'); }
     452:	83 e4       	ldi	r24, 0x43	; 67
     454:	08 95       	ret
	if (GetBit(PINC,3)==0) { return('D'); }
	// ... *****FINISH*****
	return('\0'); // default value
     456:	80 e0       	ldi	r24, 0x00	; 0
}
     458:	08 95       	ret

0000045a <set_PWM>:


	
void set_PWM(double frequency) {
     45a:	cf 92       	push	r12
     45c:	df 92       	push	r13
     45e:	ef 92       	push	r14
     460:	ff 92       	push	r15
     462:	1f 93       	push	r17
     464:	6b 01       	movw	r12, r22
     466:	7c 01       	movw	r14, r24
  // Keeps track of the currently set frequency
  // Will only update the registers when the frequency
  // changes, plays music uninterrupted.
	static double current_frequency;
	if (frequency != current_frequency) {
     468:	20 91 9d 01 	lds	r18, 0x019D
     46c:	30 91 9e 01 	lds	r19, 0x019E
     470:	40 91 9f 01 	lds	r20, 0x019F
     474:	50 91 a0 01 	lds	r21, 0x01A0
     478:	0e 94 c9 06 	call	0xd92	; 0xd92 <__cmpsf2>
     47c:	88 23       	and	r24, r24
     47e:	09 f4       	brne	.+2      	; 0x482 <set_PWM+0x28>
     480:	5c c0       	rjmp	.+184    	; 0x53a <set_PWM+0xe0>

		if (!frequency) TCCR3B &= 0x08; //stops timer/counter
     482:	11 e0       	ldi	r17, 0x01	; 1
     484:	c7 01       	movw	r24, r14
     486:	b6 01       	movw	r22, r12
     488:	20 e0       	ldi	r18, 0x00	; 0
     48a:	30 e0       	ldi	r19, 0x00	; 0
     48c:	a9 01       	movw	r20, r18
     48e:	0e 94 c9 06 	call	0xd92	; 0xd92 <__cmpsf2>
     492:	88 23       	and	r24, r24
     494:	09 f4       	brne	.+2      	; 0x498 <set_PWM+0x3e>
     496:	10 e0       	ldi	r17, 0x00	; 0
     498:	11 23       	and	r17, r17
     49a:	31 f4       	brne	.+12     	; 0x4a8 <set_PWM+0x4e>
     49c:	e1 e9       	ldi	r30, 0x91	; 145
     49e:	f0 e0       	ldi	r31, 0x00	; 0
     4a0:	80 81       	ld	r24, Z
     4a2:	88 70       	andi	r24, 0x08	; 8
     4a4:	80 83       	st	Z, r24
     4a6:	05 c0       	rjmp	.+10     	; 0x4b2 <set_PWM+0x58>
		else TCCR3B |= 0x03; // resumes/continues timer/counter
     4a8:	e1 e9       	ldi	r30, 0x91	; 145
     4aa:	f0 e0       	ldi	r31, 0x00	; 0
     4ac:	80 81       	ld	r24, Z
     4ae:	83 60       	ori	r24, 0x03	; 3
     4b0:	80 83       	st	Z, r24
	
		// prevents OCR3A from overflowing, using prescaler 64
		// 0.954 is smallest frequency that will not result in overflow
		if (frequency < 0.954) OCR3A = 0xFFFF;
     4b2:	c7 01       	movw	r24, r14
     4b4:	b6 01       	movw	r22, r12
     4b6:	28 e5       	ldi	r18, 0x58	; 88
     4b8:	39 e3       	ldi	r19, 0x39	; 57
     4ba:	44 e7       	ldi	r20, 0x74	; 116
     4bc:	5f e3       	ldi	r21, 0x3F	; 63
     4be:	0e 94 c9 06 	call	0xd92	; 0xd92 <__cmpsf2>
     4c2:	88 23       	and	r24, r24
     4c4:	3c f4       	brge	.+14     	; 0x4d4 <set_PWM+0x7a>
     4c6:	8f ef       	ldi	r24, 0xFF	; 255
     4c8:	9f ef       	ldi	r25, 0xFF	; 255
     4ca:	90 93 99 00 	sts	0x0099, r25
     4ce:	80 93 98 00 	sts	0x0098, r24
     4d2:	27 c0       	rjmp	.+78     	; 0x522 <set_PWM+0xc8>
	
		// prevents OCR3A from underflowing, using prescaler 64					// 31250 is largest frequency that will not result in underflow
		else if (frequency > 31250) OCR3A = 0x0000;
     4d4:	c7 01       	movw	r24, r14
     4d6:	b6 01       	movw	r22, r12
     4d8:	20 e0       	ldi	r18, 0x00	; 0
     4da:	34 e2       	ldi	r19, 0x24	; 36
     4dc:	44 ef       	ldi	r20, 0xF4	; 244
     4de:	56 e4       	ldi	r21, 0x46	; 70
     4e0:	0e 94 db 07 	call	0xfb6	; 0xfb6 <__gesf2>
     4e4:	18 16       	cp	r1, r24
     4e6:	2c f4       	brge	.+10     	; 0x4f2 <set_PWM+0x98>
     4e8:	10 92 99 00 	sts	0x0099, r1
     4ec:	10 92 98 00 	sts	0x0098, r1
     4f0:	18 c0       	rjmp	.+48     	; 0x522 <set_PWM+0xc8>
	
		// set OCR3A based on desired frequency
		else OCR3A = (short)(8000000 / (128 * frequency)) - 1;
     4f2:	c7 01       	movw	r24, r14
     4f4:	b6 01       	movw	r22, r12
     4f6:	20 e0       	ldi	r18, 0x00	; 0
     4f8:	30 e0       	ldi	r19, 0x00	; 0
     4fa:	40 e0       	ldi	r20, 0x00	; 0
     4fc:	53 e4       	ldi	r21, 0x43	; 67
     4fe:	0e 94 df 07 	call	0xfbe	; 0xfbe <__mulsf3>
     502:	9b 01       	movw	r18, r22
     504:	ac 01       	movw	r20, r24
     506:	60 e0       	ldi	r22, 0x00	; 0
     508:	74 e2       	ldi	r23, 0x24	; 36
     50a:	84 ef       	ldi	r24, 0xF4	; 244
     50c:	9a e4       	ldi	r25, 0x4A	; 74
     50e:	0e 94 cd 06 	call	0xd9a	; 0xd9a <__divsf3>
     512:	0e 94 35 07 	call	0xe6a	; 0xe6a <__fixsfsi>
     516:	61 50       	subi	r22, 0x01	; 1
     518:	70 40       	sbci	r23, 0x00	; 0
     51a:	70 93 99 00 	sts	0x0099, r23
     51e:	60 93 98 00 	sts	0x0098, r22

		TCNT3 = 0; // resets counter
     522:	10 92 95 00 	sts	0x0095, r1
     526:	10 92 94 00 	sts	0x0094, r1
		current_frequency = frequency;
     52a:	c0 92 9d 01 	sts	0x019D, r12
     52e:	d0 92 9e 01 	sts	0x019E, r13
     532:	e0 92 9f 01 	sts	0x019F, r14
     536:	f0 92 a0 01 	sts	0x01A0, r15
		}
}
     53a:	1f 91       	pop	r17
     53c:	ff 90       	pop	r15
     53e:	ef 90       	pop	r14
     540:	df 90       	pop	r13
     542:	cf 90       	pop	r12
     544:	08 95       	ret

00000546 <PWM_on>:

void PWM_on() {
	TCCR3A = (1 << COM3A0);
     546:	80 e4       	ldi	r24, 0x40	; 64
     548:	80 93 90 00 	sts	0x0090, r24
	// COM3A0: Toggle PB6 on compare match between counter and OCR3A
	TCCR3B = (1 << WGM32) | (1 << CS31) | (1 << CS30);
     54c:	8b e0       	ldi	r24, 0x0B	; 11
     54e:	80 93 91 00 	sts	0x0091, r24
	// WGM32: When counter (TCNT3) matches OCR3A, reset counter
	// CS31 & CS30: Set a prescaler of 64
	set_PWM(0);
     552:	60 e0       	ldi	r22, 0x00	; 0
     554:	70 e0       	ldi	r23, 0x00	; 0
     556:	cb 01       	movw	r24, r22
     558:	0e 94 2d 02 	call	0x45a	; 0x45a <set_PWM>
}
     55c:	08 95       	ret

0000055e <PWM_off>:

void PWM_off() {
	TCCR3A = 0x00;
     55e:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
     562:	10 92 91 00 	sts	0x0091, r1
}
     566:	08 95       	ret

00000568 <TimerOn>:
	// bit3 = 0: CTC mode (clear timer on compare)
	// bit2bit1bit0=011: pre-scaler /64
	// 00001011: 0x0B
	// SO, 8 MHz clock or 8,000,000 /64 = 125,000 ticks/s
	// Thus, TCNT1 register will count at 125,000 ticks/s
	TCCR1B = 0x0B;
     568:	8b e0       	ldi	r24, 0x0B	; 11
     56a:	80 93 81 00 	sts	0x0081, r24
	// AVR output compare register OCR1A.
	// Timer interrupt will be generated when TCNT1==OCR1A
	// We want a 1 ms tick. 0.001 s * 125,000 ticks/s = 125
	// So when TCNT1 register equals 125,
	// 1 ms has passed. Thus, we compare to 125.
	OCR1A = 125;// AVR timer interrupt mask register
     56e:	8d e7       	ldi	r24, 0x7D	; 125
     570:	90 e0       	ldi	r25, 0x00	; 0
     572:	90 93 89 00 	sts	0x0089, r25
     576:	80 93 88 00 	sts	0x0088, r24
	// bit1: OCIE1A -- enables compare match interrupt
	TIMSK1 = 0x02;
     57a:	82 e0       	ldi	r24, 0x02	; 2
     57c:	80 93 6f 00 	sts	0x006F, r24
	//Initialize avr counter
	TCNT1=0;
     580:	10 92 85 00 	sts	0x0085, r1
     584:	10 92 84 00 	sts	0x0084, r1
	// TimerISR will be called every _avr_timer_cntcurr milliseconds
	_avr_timer_cntcurr = _avr_timer_M;
     588:	80 91 34 01 	lds	r24, 0x0134
     58c:	90 91 35 01 	lds	r25, 0x0135
     590:	a0 91 36 01 	lds	r26, 0x0136
     594:	b0 91 37 01 	lds	r27, 0x0137
     598:	80 93 6b 01 	sts	0x016B, r24
     59c:	90 93 6c 01 	sts	0x016C, r25
     5a0:	a0 93 6d 01 	sts	0x016D, r26
     5a4:	b0 93 6e 01 	sts	0x016E, r27
	//Enable global interrupts: 0x80: 1000000
	SREG |= 0x80;
     5a8:	8f b7       	in	r24, 0x3f	; 63
     5aa:	80 68       	ori	r24, 0x80	; 128
     5ac:	8f bf       	out	0x3f, r24	; 63
}
     5ae:	08 95       	ret

000005b0 <TimerOff>:

void TimerOff() {
	// bit3bit1bit0=000: timer off
	TCCR1B = 0x00;
     5b0:	10 92 81 00 	sts	0x0081, r1
}
     5b4:	08 95       	ret

000005b6 <TimerISR>:

void TimerISR() {
	TimerFlag = 1;
     5b6:	81 e0       	ldi	r24, 0x01	; 1
     5b8:	80 93 6a 01 	sts	0x016A, r24
}
     5bc:	08 95       	ret

000005be <__vector_13>:

// In our approach, the C programmer does not touch this ISR, but rather TimerISR()
ISR(TIMER1_COMPA_vect) {
     5be:	1f 92       	push	r1
     5c0:	0f 92       	push	r0
     5c2:	0f b6       	in	r0, 0x3f	; 63
     5c4:	0f 92       	push	r0
     5c6:	0b b6       	in	r0, 0x3b	; 59
     5c8:	0f 92       	push	r0
     5ca:	11 24       	eor	r1, r1
     5cc:	2f 93       	push	r18
     5ce:	3f 93       	push	r19
     5d0:	4f 93       	push	r20
     5d2:	5f 93       	push	r21
     5d4:	6f 93       	push	r22
     5d6:	7f 93       	push	r23
     5d8:	8f 93       	push	r24
     5da:	9f 93       	push	r25
     5dc:	af 93       	push	r26
     5de:	bf 93       	push	r27
     5e0:	ef 93       	push	r30
     5e2:	ff 93       	push	r31
	// CPU automatically calls when TCNT1 == OCR1
	// (every 1 ms per TimerOn settings)
	// Count down to 0 rather than up to TOP (results in a more efficient comparison)
	_avr_timer_cntcurr--;
     5e4:	80 91 6b 01 	lds	r24, 0x016B
     5e8:	90 91 6c 01 	lds	r25, 0x016C
     5ec:	a0 91 6d 01 	lds	r26, 0x016D
     5f0:	b0 91 6e 01 	lds	r27, 0x016E
     5f4:	01 97       	sbiw	r24, 0x01	; 1
     5f6:	a1 09       	sbc	r26, r1
     5f8:	b1 09       	sbc	r27, r1
     5fa:	80 93 6b 01 	sts	0x016B, r24
     5fe:	90 93 6c 01 	sts	0x016C, r25
     602:	a0 93 6d 01 	sts	0x016D, r26
     606:	b0 93 6e 01 	sts	0x016E, r27
	if (_avr_timer_cntcurr == 0) {
     60a:	00 97       	sbiw	r24, 0x00	; 0
     60c:	a1 05       	cpc	r26, r1
     60e:	b1 05       	cpc	r27, r1
     610:	91 f4       	brne	.+36     	; 0x636 <__vector_13+0x78>
		// Call the ISR that the user uses
		TimerISR();
     612:	0e 94 db 02 	call	0x5b6	; 0x5b6 <TimerISR>
		_avr_timer_cntcurr = _avr_timer_M;
     616:	80 91 34 01 	lds	r24, 0x0134
     61a:	90 91 35 01 	lds	r25, 0x0135
     61e:	a0 91 36 01 	lds	r26, 0x0136
     622:	b0 91 37 01 	lds	r27, 0x0137
     626:	80 93 6b 01 	sts	0x016B, r24
     62a:	90 93 6c 01 	sts	0x016C, r25
     62e:	a0 93 6d 01 	sts	0x016D, r26
     632:	b0 93 6e 01 	sts	0x016E, r27
	}
}
     636:	ff 91       	pop	r31
     638:	ef 91       	pop	r30
     63a:	bf 91       	pop	r27
     63c:	af 91       	pop	r26
     63e:	9f 91       	pop	r25
     640:	8f 91       	pop	r24
     642:	7f 91       	pop	r23
     644:	6f 91       	pop	r22
     646:	5f 91       	pop	r21
     648:	4f 91       	pop	r20
     64a:	3f 91       	pop	r19
     64c:	2f 91       	pop	r18
     64e:	0f 90       	pop	r0
     650:	0b be       	out	0x3b, r0	; 59
     652:	0f 90       	pop	r0
     654:	0f be       	out	0x3f, r0	; 63
     656:	0f 90       	pop	r0
     658:	1f 90       	pop	r1
     65a:	18 95       	reti

0000065c <TimerSet>:

// Set TimerISR() to tick every M ms
void TimerSet(unsigned long M) {
	_avr_timer_M = M;
     65c:	60 93 34 01 	sts	0x0134, r22
     660:	70 93 35 01 	sts	0x0135, r23
     664:	80 93 36 01 	sts	0x0136, r24
     668:	90 93 37 01 	sts	0x0137, r25
	_avr_timer_cntcurr = _avr_timer_M;
     66c:	60 93 6b 01 	sts	0x016B, r22
     670:	70 93 6c 01 	sts	0x016C, r23
     674:	80 93 6d 01 	sts	0x016D, r24
     678:	90 93 6e 01 	sts	0x016E, r25
}
     67c:	08 95       	ret

0000067e <generate_random>:
#ifndef HELPER_FUNCTIONS_H_
#define HELPER_FUNCTIONS_H_


unsigned char generate_random(){
		unsigned char pick = rand() % 16 + 1;
     67e:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <rand>
     682:	60 e1       	ldi	r22, 0x10	; 16
     684:	70 e0       	ldi	r23, 0x00	; 0
     686:	0e 94 42 08 	call	0x1084	; 0x1084 <__divmodhi4>
		return pick;
}
     68a:	8f 5f       	subi	r24, 0xFF	; 255
     68c:	08 95       	ret

0000068e <calc_postion>:

char calc_postion(short max, short adc_value)
{
	short spacing = max / 16;
	
	if(adc_value > max){
     68e:	86 17       	cp	r24, r22
     690:	97 07       	cpc	r25, r23
     692:	0c f4       	brge	.+2      	; 0x696 <calc_postion+0x8>
     694:	e4 c0       	rjmp	.+456    	; 0x85e <calc_postion+0x1d0>
		return pick;
}

char calc_postion(short max, short adc_value)
{
	short spacing = max / 16;
     696:	9c 01       	movw	r18, r24
     698:	99 23       	and	r25, r25
     69a:	14 f4       	brge	.+4      	; 0x6a0 <calc_postion+0x12>
     69c:	21 5f       	subi	r18, 0xF1	; 241
     69e:	3f 4f       	sbci	r19, 0xFF	; 255
     6a0:	35 95       	asr	r19
     6a2:	27 95       	ror	r18
     6a4:	35 95       	asr	r19
     6a6:	27 95       	ror	r18
     6a8:	35 95       	asr	r19
     6aa:	27 95       	ror	r18
     6ac:	35 95       	asr	r19
     6ae:	27 95       	ror	r18
	
	if(adc_value > max){
		return 16;
	}else if(adc_value > (max - (1 * spacing))){
     6b0:	ac 01       	movw	r20, r24
     6b2:	42 1b       	sub	r20, r18
     6b4:	53 0b       	sbc	r21, r19
     6b6:	46 17       	cp	r20, r22
     6b8:	57 07       	cpc	r21, r23
     6ba:	0c f4       	brge	.+2      	; 0x6be <calc_postion+0x30>
     6bc:	d2 c0       	rjmp	.+420    	; 0x862 <calc_postion+0x1d4>
		return 15;
	}else if(adc_value > (max - (2 * spacing))){
     6be:	a9 01       	movw	r20, r18
     6c0:	44 0f       	add	r20, r20
     6c2:	55 1f       	adc	r21, r21
     6c4:	fc 01       	movw	r30, r24
     6c6:	e4 1b       	sub	r30, r20
     6c8:	f5 0b       	sbc	r31, r21
     6ca:	e6 17       	cp	r30, r22
     6cc:	f7 07       	cpc	r31, r23
     6ce:	0c f4       	brge	.+2      	; 0x6d2 <calc_postion+0x44>
     6d0:	ca c0       	rjmp	.+404    	; 0x866 <calc_postion+0x1d8>
		return 14;
	}else if(adc_value > (max - (3 * spacing))){
     6d2:	a9 01       	movw	r20, r18
     6d4:	44 0f       	add	r20, r20
     6d6:	55 1f       	adc	r21, r21
     6d8:	42 0f       	add	r20, r18
     6da:	53 1f       	adc	r21, r19
     6dc:	fc 01       	movw	r30, r24
     6de:	e4 1b       	sub	r30, r20
     6e0:	f5 0b       	sbc	r31, r21
     6e2:	e6 17       	cp	r30, r22
     6e4:	f7 07       	cpc	r31, r23
     6e6:	0c f4       	brge	.+2      	; 0x6ea <calc_postion+0x5c>
     6e8:	c0 c0       	rjmp	.+384    	; 0x86a <calc_postion+0x1dc>
		return 13;
	}else if(adc_value > (max - (4 * spacing))){
     6ea:	a9 01       	movw	r20, r18
     6ec:	44 0f       	add	r20, r20
     6ee:	55 1f       	adc	r21, r21
     6f0:	44 0f       	add	r20, r20
     6f2:	55 1f       	adc	r21, r21
     6f4:	fc 01       	movw	r30, r24
     6f6:	e4 1b       	sub	r30, r20
     6f8:	f5 0b       	sbc	r31, r21
     6fa:	e6 17       	cp	r30, r22
     6fc:	f7 07       	cpc	r31, r23
     6fe:	0c f4       	brge	.+2      	; 0x702 <calc_postion+0x74>
     700:	b6 c0       	rjmp	.+364    	; 0x86e <calc_postion+0x1e0>
		return 12;
	}else if(adc_value > (max - (5 * spacing))){
     702:	a9 01       	movw	r20, r18
     704:	44 0f       	add	r20, r20
     706:	55 1f       	adc	r21, r21
     708:	44 0f       	add	r20, r20
     70a:	55 1f       	adc	r21, r21
     70c:	42 0f       	add	r20, r18
     70e:	53 1f       	adc	r21, r19
     710:	fc 01       	movw	r30, r24
     712:	e4 1b       	sub	r30, r20
     714:	f5 0b       	sbc	r31, r21
     716:	e6 17       	cp	r30, r22
     718:	f7 07       	cpc	r31, r23
     71a:	0c f4       	brge	.+2      	; 0x71e <calc_postion+0x90>
     71c:	aa c0       	rjmp	.+340    	; 0x872 <calc_postion+0x1e4>
		return 11;
	}else if(adc_value > (max - (6 * spacing))){
     71e:	a9 01       	movw	r20, r18
     720:	44 0f       	add	r20, r20
     722:	55 1f       	adc	r21, r21
     724:	42 0f       	add	r20, r18
     726:	53 1f       	adc	r21, r19
     728:	44 0f       	add	r20, r20
     72a:	55 1f       	adc	r21, r21
     72c:	fc 01       	movw	r30, r24
     72e:	e4 1b       	sub	r30, r20
     730:	f5 0b       	sbc	r31, r21
     732:	e6 17       	cp	r30, r22
     734:	f7 07       	cpc	r31, r23
     736:	0c f4       	brge	.+2      	; 0x73a <calc_postion+0xac>
     738:	9e c0       	rjmp	.+316    	; 0x876 <calc_postion+0x1e8>
		return 10;
	}else if(adc_value > (max - (7 * spacing))){
     73a:	a9 01       	movw	r20, r18
     73c:	44 0f       	add	r20, r20
     73e:	55 1f       	adc	r21, r21
     740:	44 0f       	add	r20, r20
     742:	55 1f       	adc	r21, r21
     744:	44 0f       	add	r20, r20
     746:	55 1f       	adc	r21, r21
     748:	f9 01       	movw	r30, r18
     74a:	e4 1b       	sub	r30, r20
     74c:	f5 0b       	sbc	r31, r21
     74e:	af 01       	movw	r20, r30
     750:	48 0f       	add	r20, r24
     752:	59 1f       	adc	r21, r25
     754:	46 17       	cp	r20, r22
     756:	57 07       	cpc	r21, r23
     758:	0c f4       	brge	.+2      	; 0x75c <calc_postion+0xce>
     75a:	8f c0       	rjmp	.+286    	; 0x87a <calc_postion+0x1ec>
		return 9;
	}else if(adc_value > (max - (8 * spacing))){
     75c:	a9 01       	movw	r20, r18
     75e:	44 0f       	add	r20, r20
     760:	55 1f       	adc	r21, r21
     762:	44 0f       	add	r20, r20
     764:	55 1f       	adc	r21, r21
     766:	44 0f       	add	r20, r20
     768:	55 1f       	adc	r21, r21
     76a:	fc 01       	movw	r30, r24
     76c:	e4 1b       	sub	r30, r20
     76e:	f5 0b       	sbc	r31, r21
     770:	e6 17       	cp	r30, r22
     772:	f7 07       	cpc	r31, r23
     774:	0c f4       	brge	.+2      	; 0x778 <calc_postion+0xea>
     776:	83 c0       	rjmp	.+262    	; 0x87e <calc_postion+0x1f0>
		return 8;
	}else if(adc_value > (max - (9 * spacing))){
     778:	a9 01       	movw	r20, r18
     77a:	44 0f       	add	r20, r20
     77c:	55 1f       	adc	r21, r21
     77e:	44 0f       	add	r20, r20
     780:	55 1f       	adc	r21, r21
     782:	44 0f       	add	r20, r20
     784:	55 1f       	adc	r21, r21
     786:	42 0f       	add	r20, r18
     788:	53 1f       	adc	r21, r19
     78a:	fc 01       	movw	r30, r24
     78c:	e4 1b       	sub	r30, r20
     78e:	f5 0b       	sbc	r31, r21
     790:	e6 17       	cp	r30, r22
     792:	f7 07       	cpc	r31, r23
     794:	0c f4       	brge	.+2      	; 0x798 <calc_postion+0x10a>
     796:	75 c0       	rjmp	.+234    	; 0x882 <calc_postion+0x1f4>
		return 7;
	}else if(adc_value > (max - (10 * spacing))){
     798:	f9 01       	movw	r30, r18
     79a:	ee 0f       	add	r30, r30
     79c:	ff 1f       	adc	r31, r31
     79e:	a9 01       	movw	r20, r18
     7a0:	44 0f       	add	r20, r20
     7a2:	55 1f       	adc	r21, r21
     7a4:	44 0f       	add	r20, r20
     7a6:	55 1f       	adc	r21, r21
     7a8:	44 0f       	add	r20, r20
     7aa:	55 1f       	adc	r21, r21
     7ac:	4e 0f       	add	r20, r30
     7ae:	5f 1f       	adc	r21, r31
     7b0:	fc 01       	movw	r30, r24
     7b2:	e4 1b       	sub	r30, r20
     7b4:	f5 0b       	sbc	r31, r21
     7b6:	e6 17       	cp	r30, r22
     7b8:	f7 07       	cpc	r31, r23
     7ba:	0c f4       	brge	.+2      	; 0x7be <calc_postion+0x130>
     7bc:	64 c0       	rjmp	.+200    	; 0x886 <calc_postion+0x1f8>
		return 6;
	}else if(adc_value > (max - (11 * spacing))){
     7be:	e5 ef       	ldi	r30, 0xF5	; 245
     7c0:	ff ef       	ldi	r31, 0xFF	; 255
     7c2:	2e 9f       	mul	r18, r30
     7c4:	a0 01       	movw	r20, r0
     7c6:	2f 9f       	mul	r18, r31
     7c8:	50 0d       	add	r21, r0
     7ca:	3e 9f       	mul	r19, r30
     7cc:	50 0d       	add	r21, r0
     7ce:	11 24       	eor	r1, r1
     7d0:	48 0f       	add	r20, r24
     7d2:	59 1f       	adc	r21, r25
     7d4:	46 17       	cp	r20, r22
     7d6:	57 07       	cpc	r21, r23
     7d8:	0c f4       	brge	.+2      	; 0x7dc <calc_postion+0x14e>
     7da:	57 c0       	rjmp	.+174    	; 0x88a <calc_postion+0x1fc>
		return 5;
	}else if(adc_value > (max - (12 * spacing))){
     7dc:	a9 01       	movw	r20, r18
     7de:	44 0f       	add	r20, r20
     7e0:	55 1f       	adc	r21, r21
     7e2:	42 0f       	add	r20, r18
     7e4:	53 1f       	adc	r21, r19
     7e6:	44 0f       	add	r20, r20
     7e8:	55 1f       	adc	r21, r21
     7ea:	44 0f       	add	r20, r20
     7ec:	55 1f       	adc	r21, r21
     7ee:	fc 01       	movw	r30, r24
     7f0:	e4 1b       	sub	r30, r20
     7f2:	f5 0b       	sbc	r31, r21
     7f4:	e6 17       	cp	r30, r22
     7f6:	f7 07       	cpc	r31, r23
     7f8:	0c f4       	brge	.+2      	; 0x7fc <calc_postion+0x16e>
     7fa:	49 c0       	rjmp	.+146    	; 0x88e <calc_postion+0x200>
		return 4;
	}else if(adc_value > (max - (13 * spacing))){
     7fc:	e3 ef       	ldi	r30, 0xF3	; 243
     7fe:	ff ef       	ldi	r31, 0xFF	; 255
     800:	2e 9f       	mul	r18, r30
     802:	a0 01       	movw	r20, r0
     804:	2f 9f       	mul	r18, r31
     806:	50 0d       	add	r21, r0
     808:	3e 9f       	mul	r19, r30
     80a:	50 0d       	add	r21, r0
     80c:	11 24       	eor	r1, r1
     80e:	48 0f       	add	r20, r24
     810:	59 1f       	adc	r21, r25
     812:	46 17       	cp	r20, r22
     814:	57 07       	cpc	r21, r23
     816:	ec f1       	brlt	.+122    	; 0x892 <calc_postion+0x204>
		return 3;
	}else if(adc_value > (max - (14 * spacing))){
     818:	a9 01       	movw	r20, r18
     81a:	44 0f       	add	r20, r20
     81c:	55 1f       	adc	r21, r21
     81e:	fa 01       	movw	r30, r20
     820:	ee 0f       	add	r30, r30
     822:	ff 1f       	adc	r31, r31
     824:	ee 0f       	add	r30, r30
     826:	ff 1f       	adc	r31, r31
     828:	ee 0f       	add	r30, r30
     82a:	ff 1f       	adc	r31, r31
     82c:	4e 1b       	sub	r20, r30
     82e:	5f 0b       	sbc	r21, r31
     830:	48 0f       	add	r20, r24
     832:	59 1f       	adc	r21, r25
     834:	46 17       	cp	r20, r22
     836:	57 07       	cpc	r21, r23
     838:	74 f1       	brlt	.+92     	; 0x896 <calc_postion+0x208>
		return 2;
	}else if(adc_value > (max - (15 * spacing))){
     83a:	e1 ef       	ldi	r30, 0xF1	; 241
     83c:	ff ef       	ldi	r31, 0xFF	; 255
     83e:	2e 9f       	mul	r18, r30
     840:	a0 01       	movw	r20, r0
     842:	2f 9f       	mul	r18, r31
     844:	50 0d       	add	r21, r0
     846:	3e 9f       	mul	r19, r30
     848:	50 0d       	add	r21, r0
     84a:	11 24       	eor	r1, r1
     84c:	9a 01       	movw	r18, r20
     84e:	28 0f       	add	r18, r24
     850:	39 1f       	adc	r19, r25
char calc_postion(short max, short adc_value)
{
	short spacing = max / 16;
	
	if(adc_value > max){
		return 16;
     852:	81 e0       	ldi	r24, 0x01	; 1
     854:	26 17       	cp	r18, r22
     856:	37 07       	cpc	r19, r23
     858:	fc f0       	brlt	.+62     	; 0x898 <calc_postion+0x20a>
     85a:	80 e0       	ldi	r24, 0x00	; 0
     85c:	08 95       	ret
     85e:	80 e1       	ldi	r24, 0x10	; 16
     860:	08 95       	ret
	}else if(adc_value > (max - (1 * spacing))){
		return 15;
     862:	8f e0       	ldi	r24, 0x0F	; 15
     864:	08 95       	ret
	}else if(adc_value > (max - (2 * spacing))){
		return 14;
     866:	8e e0       	ldi	r24, 0x0E	; 14
     868:	08 95       	ret
	}else if(adc_value > (max - (3 * spacing))){
		return 13;
     86a:	8d e0       	ldi	r24, 0x0D	; 13
     86c:	08 95       	ret
	}else if(adc_value > (max - (4 * spacing))){
		return 12;
     86e:	8c e0       	ldi	r24, 0x0C	; 12
     870:	08 95       	ret
	}else if(adc_value > (max - (5 * spacing))){
		return 11;
     872:	8b e0       	ldi	r24, 0x0B	; 11
     874:	08 95       	ret
	}else if(adc_value > (max - (6 * spacing))){
		return 10;
     876:	8a e0       	ldi	r24, 0x0A	; 10
     878:	08 95       	ret
	}else if(adc_value > (max - (7 * spacing))){
		return 9;
     87a:	89 e0       	ldi	r24, 0x09	; 9
     87c:	08 95       	ret
	}else if(adc_value > (max - (8 * spacing))){
		return 8;
     87e:	88 e0       	ldi	r24, 0x08	; 8
     880:	08 95       	ret
	}else if(adc_value > (max - (9 * spacing))){
		return 7;
     882:	87 e0       	ldi	r24, 0x07	; 7
     884:	08 95       	ret
	}else if(adc_value > (max - (10 * spacing))){
		return 6;
     886:	86 e0       	ldi	r24, 0x06	; 6
     888:	08 95       	ret
	}else if(adc_value > (max - (11 * spacing))){
		return 5;
     88a:	85 e0       	ldi	r24, 0x05	; 5
     88c:	08 95       	ret
	}else if(adc_value > (max - (12 * spacing))){
		return 4;
     88e:	84 e0       	ldi	r24, 0x04	; 4
     890:	08 95       	ret
	}else if(adc_value > (max - (13 * spacing))){
		return 3;
     892:	83 e0       	ldi	r24, 0x03	; 3
     894:	08 95       	ret
	}else if(adc_value > (max - (14 * spacing))){
		return 2;
     896:	82 e0       	ldi	r24, 0x02	; 2
		return 1;
	}else{
		return 0;
	}
	
}
     898:	08 95       	ret

0000089a <get_position>:

char get_position(char array_len, short adc_val)
{
	if(array_len >= 17){
     89a:	81 31       	cpi	r24, 0x11	; 17
     89c:	28 f0       	brcs	.+10     	; 0x8a8 <get_position+0xe>
		return calc_postion(80, adc_val);
     89e:	80 e5       	ldi	r24, 0x50	; 80
     8a0:	90 e0       	ldi	r25, 0x00	; 0
     8a2:	0e 94 47 03 	call	0x68e	; 0x68e <calc_postion>
     8a6:	08 95       	ret
	}else if(array_len >= 15){
     8a8:	8f 30       	cpi	r24, 0x0F	; 15
     8aa:	28 f0       	brcs	.+10     	; 0x8b6 <get_position+0x1c>
		return calc_postion(228, adc_val);
     8ac:	84 ee       	ldi	r24, 0xE4	; 228
     8ae:	90 e0       	ldi	r25, 0x00	; 0
     8b0:	0e 94 47 03 	call	0x68e	; 0x68e <calc_postion>
     8b4:	08 95       	ret
	}else if(array_len >= 11){
     8b6:	8b 30       	cpi	r24, 0x0B	; 11
     8b8:	28 f0       	brcs	.+10     	; 0x8c4 <get_position+0x2a>
		return calc_postion(368, adc_val);
     8ba:	80 e7       	ldi	r24, 0x70	; 112
     8bc:	91 e0       	ldi	r25, 0x01	; 1
     8be:	0e 94 47 03 	call	0x68e	; 0x68e <calc_postion>
     8c2:	08 95       	ret
	}else if(array_len >= 7){
     8c4:	87 30       	cpi	r24, 0x07	; 7
     8c6:	28 f0       	brcs	.+10     	; 0x8d2 <get_position+0x38>
		return calc_postion(448, adc_val);
     8c8:	80 ec       	ldi	r24, 0xC0	; 192
     8ca:	91 e0       	ldi	r25, 0x01	; 1
     8cc:	0e 94 47 03 	call	0x68e	; 0x68e <calc_postion>
     8d0:	08 95       	ret
	}else if(array_len >= 3){
     8d2:	83 30       	cpi	r24, 0x03	; 3
     8d4:	28 f0       	brcs	.+10     	; 0x8e0 <get_position+0x46>
		return calc_postion(528, adc_val);
     8d6:	80 e1       	ldi	r24, 0x10	; 16
     8d8:	92 e0       	ldi	r25, 0x02	; 2
     8da:	0e 94 47 03 	call	0x68e	; 0x68e <calc_postion>
     8de:	08 95       	ret
	}
	
	return 1;
     8e0:	81 e0       	ldi	r24, 0x01	; 1
}
     8e2:	08 95       	ret

000008e4 <SM_Scroll>:
}



enum SM_ScrollStates {idle_sc,sm1_state1};
int SM_Scroll(int state){
     8e4:	9c 01       	movw	r18, r24

	switch(state){ //Transitions
     8e6:	00 97       	sbiw	r24, 0x00	; 0
     8e8:	21 f0       	breq	.+8      	; 0x8f2 <SM_Scroll+0xe>
     8ea:	81 30       	cpi	r24, 0x01	; 1
     8ec:	91 05       	cpc	r25, r1
     8ee:	99 f5       	brne	.+102    	; 0x956 <SM_Scroll+0x72>
     8f0:	05 c0       	rjmp	.+10     	; 0x8fc <SM_Scroll+0x18>
		case idle_sc:
			if(game_start == 0x01){
     8f2:	80 91 78 01 	lds	r24, 0x0178
     8f6:	81 30       	cpi	r24, 0x01	; 1
     8f8:	99 f5       	brne	.+102    	; 0x960 <SM_Scroll+0x7c>
     8fa:	35 c0       	rjmp	.+106    	; 0x966 <SM_Scroll+0x82>
			}else{
				state = idle_sc;
			}
			break;
		case sm1_state1:
			adc_value = ADC;
     8fc:	20 91 78 00 	lds	r18, 0x0078
     900:	30 91 79 00 	lds	r19, 0x0079
     904:	20 93 75 01 	sts	0x0175, r18
     908:	30 93 76 01 	sts	0x0176, r19
			current_position = get_position(array_len, adc_value);
     90c:	80 91 39 01 	lds	r24, 0x0139
     910:	62 2f       	mov	r22, r18
     912:	73 2f       	mov	r23, r19
     914:	0e 94 4d 04 	call	0x89a	; 0x89a <get_position>
     918:	80 93 38 01 	sts	0x0138, r24
			state = sm1_state1;
			if(game_over == 0x01){
     91c:	80 91 77 01 	lds	r24, 0x0177
     920:	81 30       	cpi	r24, 0x01	; 1
     922:	09 f5       	brne	.+66     	; 0x966 <SM_Scroll+0x82>
     924:	1b c0       	rjmp	.+54     	; 0x95c <SM_Scroll+0x78>
	switch(state){ //State Actions
		case idle_sc:
			break;
		case sm1_state1:
			if(current_position != previous_position){
				LCD_Cursor(current_position + 16);
     926:	80 5f       	subi	r24, 0xF0	; 240
     928:	0e 94 8f 00 	call	0x11e	; 0x11e <LCD_Cursor>
				previous_position = current_position;
     92c:	80 91 38 01 	lds	r24, 0x0138
     930:	80 93 70 01 	sts	0x0170, r24
				//play cursor sound
				set_PWM(25);
     934:	60 e0       	ldi	r22, 0x00	; 0
     936:	70 e0       	ldi	r23, 0x00	; 0
     938:	88 ec       	ldi	r24, 0xC8	; 200
     93a:	91 e4       	ldi	r25, 0x41	; 65
     93c:	0e 94 2d 02 	call	0x45a	; 0x45a <set_PWM>
     940:	21 e0       	ldi	r18, 0x01	; 1
     942:	30 e0       	ldi	r19, 0x00	; 0
     944:	0d c0       	rjmp	.+26     	; 0x960 <SM_Scroll+0x7c>
			}else{
				set_PWM(0);
     946:	60 e0       	ldi	r22, 0x00	; 0
     948:	70 e0       	ldi	r23, 0x00	; 0
     94a:	cb 01       	movw	r24, r22
     94c:	0e 94 2d 02 	call	0x45a	; 0x45a <set_PWM>
     950:	21 e0       	ldi	r18, 0x01	; 1
     952:	30 e0       	ldi	r19, 0x00	; 0
     954:	05 c0       	rjmp	.+10     	; 0x960 <SM_Scroll+0x7c>
			}else{
				state = sm1_state1;
			}
			break;
		default:
			state = idle_sc;
     956:	20 e0       	ldi	r18, 0x00	; 0
     958:	30 e0       	ldi	r19, 0x00	; 0
     95a:	02 c0       	rjmp	.+4      	; 0x960 <SM_Scroll+0x7c>
			break;
		case sm1_state1:
			adc_value = ADC;
			current_position = get_position(array_len, adc_value);
			state = sm1_state1;
			if(game_over == 0x01){
     95c:	20 e0       	ldi	r18, 0x00	; 0
     95e:	30 e0       	ldi	r19, 0x00	; 0
		default:
			break;
	}
	
	return state;
}	
     960:	82 2f       	mov	r24, r18
     962:	93 2f       	mov	r25, r19
     964:	08 95       	ret
	
	switch(state){ //State Actions
		case idle_sc:
			break;
		case sm1_state1:
			if(current_position != previous_position){
     966:	80 91 38 01 	lds	r24, 0x0138
     96a:	90 91 70 01 	lds	r25, 0x0170
     96e:	89 17       	cp	r24, r25
     970:	d1 f6       	brne	.-76     	; 0x926 <SM_Scroll+0x42>
     972:	e9 cf       	rjmp	.-46     	; 0x946 <SM_Scroll+0x62>

00000974 <itoHEX>:


char itoHEX(unsigned char i)
{	
	if(i == 16){
     974:	80 31       	cpi	r24, 0x10	; 16
     976:	11 f1       	breq	.+68     	; 0x9bc <itoHEX+0x48>
		return 0x10;
	}else if(i == 15){
     978:	8f 30       	cpi	r24, 0x0F	; 15
     97a:	11 f1       	breq	.+68     	; 0x9c0 <itoHEX+0x4c>
		return 0x0F;
	}else if(i == 14){
     97c:	8e 30       	cpi	r24, 0x0E	; 14
     97e:	11 f1       	breq	.+68     	; 0x9c4 <itoHEX+0x50>
		return 0x0E;
	}else if(i == 13){
     980:	8d 30       	cpi	r24, 0x0D	; 13
     982:	11 f1       	breq	.+68     	; 0x9c8 <itoHEX+0x54>
		return 0x0D;
	}else if(i == 12){
     984:	8c 30       	cpi	r24, 0x0C	; 12
     986:	11 f1       	breq	.+68     	; 0x9cc <itoHEX+0x58>
		return 0x0C;
	}else if(i == 11){
     988:	8b 30       	cpi	r24, 0x0B	; 11
     98a:	11 f1       	breq	.+68     	; 0x9d0 <itoHEX+0x5c>
		return 0x0B;
	}else if(i == 10){
     98c:	8a 30       	cpi	r24, 0x0A	; 10
     98e:	11 f1       	breq	.+68     	; 0x9d4 <itoHEX+0x60>
		return 0x0A;
	}else if(i == 9){
     990:	89 30       	cpi	r24, 0x09	; 9
     992:	11 f1       	breq	.+68     	; 0x9d8 <itoHEX+0x64>
		return 0x09;
	}else if(i == 8){
     994:	88 30       	cpi	r24, 0x08	; 8
     996:	11 f1       	breq	.+68     	; 0x9dc <itoHEX+0x68>
		return 0x08;
	}else if(i == 7){
     998:	87 30       	cpi	r24, 0x07	; 7
     99a:	11 f1       	breq	.+68     	; 0x9e0 <itoHEX+0x6c>
		return 0x07;
	}else if(i == 6){
     99c:	86 30       	cpi	r24, 0x06	; 6
     99e:	11 f1       	breq	.+68     	; 0x9e4 <itoHEX+0x70>
		return 0x06;
	}else if(i == 5){
     9a0:	85 30       	cpi	r24, 0x05	; 5
     9a2:	11 f1       	breq	.+68     	; 0x9e8 <itoHEX+0x74>
		return 0x05;
	}else if(i == 4){
     9a4:	84 30       	cpi	r24, 0x04	; 4
     9a6:	11 f1       	breq	.+68     	; 0x9ec <itoHEX+0x78>
		return 0x04;
	}else if(i == 3){
     9a8:	83 30       	cpi	r24, 0x03	; 3
     9aa:	11 f1       	breq	.+68     	; 0x9f0 <itoHEX+0x7c>
		return 0x03;
	}else if(i == 2){
     9ac:	82 30       	cpi	r24, 0x02	; 2
     9ae:	11 f1       	breq	.+68     	; 0x9f4 <itoHEX+0x80>
		return 0x02;
	}else if(i == 1){
     9b0:	81 30       	cpi	r24, 0x01	; 1
     9b2:	11 f1       	breq	.+68     	; 0x9f8 <itoHEX+0x84>
		return 0x01;
	}else if(i == 0){
     9b4:	88 23       	and	r24, r24
     9b6:	11 f5       	brne	.+68     	; 0x9fc <itoHEX+0x88>
		return 0x15;
     9b8:	85 e1       	ldi	r24, 0x15	; 21
     9ba:	08 95       	ret


char itoHEX(unsigned char i)
{	
	if(i == 16){
		return 0x10;
     9bc:	80 e1       	ldi	r24, 0x10	; 16
     9be:	08 95       	ret
	}else if(i == 15){
		return 0x0F;
     9c0:	8f e0       	ldi	r24, 0x0F	; 15
     9c2:	08 95       	ret
	}else if(i == 14){
		return 0x0E;
     9c4:	8e e0       	ldi	r24, 0x0E	; 14
     9c6:	08 95       	ret
	}else if(i == 13){
		return 0x0D;
     9c8:	8d e0       	ldi	r24, 0x0D	; 13
     9ca:	08 95       	ret
	}else if(i == 12){
		return 0x0C;
     9cc:	8c e0       	ldi	r24, 0x0C	; 12
     9ce:	08 95       	ret
	}else if(i == 11){
		return 0x0B;
     9d0:	8b e0       	ldi	r24, 0x0B	; 11
     9d2:	08 95       	ret
	}else if(i == 10){
		return 0x0A;
     9d4:	8a e0       	ldi	r24, 0x0A	; 10
     9d6:	08 95       	ret
	}else if(i == 9){
		return 0x09;
     9d8:	89 e0       	ldi	r24, 0x09	; 9
     9da:	08 95       	ret
	}else if(i == 8){
		return 0x08;
     9dc:	88 e0       	ldi	r24, 0x08	; 8
     9de:	08 95       	ret
	}else if(i == 7){
		return 0x07;
     9e0:	87 e0       	ldi	r24, 0x07	; 7
     9e2:	08 95       	ret
	}else if(i == 6){
		return 0x06;
     9e4:	86 e0       	ldi	r24, 0x06	; 6
     9e6:	08 95       	ret
	}else if(i == 5){
		return 0x05;
     9e8:	85 e0       	ldi	r24, 0x05	; 5
     9ea:	08 95       	ret
	}else if(i == 4){
		return 0x04;
     9ec:	84 e0       	ldi	r24, 0x04	; 4
     9ee:	08 95       	ret
	}else if(i == 3){
		return 0x03;
     9f0:	83 e0       	ldi	r24, 0x03	; 3
     9f2:	08 95       	ret
	}else if(i == 2){
		return 0x02;
     9f4:	82 e0       	ldi	r24, 0x02	; 2
     9f6:	08 95       	ret
	}else if(i == 1){
		return 0x01;
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	08 95       	ret
	}else if(i == 0){
		return 0x15;
	}else{
		return 0x1F;
     9fc:	8f e1       	ldi	r24, 0x1F	; 31
	}
	
}
     9fe:	08 95       	ret

00000a00 <GamePlayLogic>:
}	


enum GamePlayStates {idleGPS, playing, pressGPS, validateGPS, success, success_press};

int GamePlayLogic(int state){
     a00:	0f 93       	push	r16
     a02:	1f 93       	push	r17
     a04:	cf 93       	push	r28
     a06:	df 93       	push	r29
     a08:	9c 01       	movw	r18, r24
	switch(state){ //Transitions
     a0a:	82 30       	cpi	r24, 0x02	; 2
     a0c:	91 05       	cpc	r25, r1
     a0e:	71 f1       	breq	.+92     	; 0xa6c <GamePlayLogic+0x6c>
     a10:	83 30       	cpi	r24, 0x03	; 3
     a12:	91 05       	cpc	r25, r1
     a14:	3c f4       	brge	.+14     	; 0xa24 <GamePlayLogic+0x24>
     a16:	00 97       	sbiw	r24, 0x00	; 0
     a18:	71 f0       	breq	.+28     	; 0xa36 <GamePlayLogic+0x36>
     a1a:	81 30       	cpi	r24, 0x01	; 1
     a1c:	91 05       	cpc	r25, r1
     a1e:	09 f0       	breq	.+2      	; 0xa22 <GamePlayLogic+0x22>
     a20:	b5 c0       	rjmp	.+362    	; 0xb8c <GamePlayLogic+0x18c>
     a22:	0f c0       	rjmp	.+30     	; 0xa42 <GamePlayLogic+0x42>
     a24:	83 30       	cpi	r24, 0x03	; 3
     a26:	91 05       	cpc	r25, r1
     a28:	09 f4       	brne	.+2      	; 0xa2c <GamePlayLogic+0x2c>
     a2a:	46 c0       	rjmp	.+140    	; 0xab8 <GamePlayLogic+0xb8>
     a2c:	84 30       	cpi	r24, 0x04	; 4
     a2e:	91 05       	cpc	r25, r1
     a30:	09 f0       	breq	.+2      	; 0xa34 <GamePlayLogic+0x34>
     a32:	ac c0       	rjmp	.+344    	; 0xb8c <GamePlayLogic+0x18c>
     a34:	20 c0       	rjmp	.+64     	; 0xa76 <GamePlayLogic+0x76>
		case idleGPS:
			if(game_start == 0x01){
     a36:	80 91 78 01 	lds	r24, 0x0178
     a3a:	81 30       	cpi	r24, 0x01	; 1
     a3c:	09 f0       	breq	.+2      	; 0xa40 <GamePlayLogic+0x40>
     a3e:	a6 c0       	rjmp	.+332    	; 0xb8c <GamePlayLogic+0x18c>
     a40:	3b c0       	rjmp	.+118    	; 0xab8 <GamePlayLogic+0xb8>
				state = playing;
			}
			break;
		case playing:
			if(game_over == 0x01){
     a42:	80 91 77 01 	lds	r24, 0x0177
     a46:	81 30       	cpi	r24, 0x01	; 1
     a48:	21 f4       	brne	.+8      	; 0xa52 <GamePlayLogic+0x52>
				state = idleGPS;
				array_len = 3;
     a4a:	83 e0       	ldi	r24, 0x03	; 3
     a4c:	80 93 39 01 	sts	0x0139, r24
     a50:	9d c0       	rjmp	.+314    	; 0xb8c <GamePlayLogic+0x18c>
			}else if(cp_array_pos == array_len){
     a52:	90 91 71 01 	lds	r25, 0x0171
     a56:	80 91 39 01 	lds	r24, 0x0139
     a5a:	98 17       	cp	r25, r24
     a5c:	09 f4       	brne	.+2      	; 0xa60 <GamePlayLogic+0x60>
     a5e:	5c c0       	rjmp	.+184    	; 0xb18 <GamePlayLogic+0x118>
				state = success;
			}else if(button1){
     a60:	80 91 7b 01 	lds	r24, 0x017B
     a64:	88 23       	and	r24, r24
     a66:	09 f0       	breq	.+2      	; 0xa6a <GamePlayLogic+0x6a>
     a68:	7f c0       	rjmp	.+254    	; 0xb68 <GamePlayLogic+0x168>
     a6a:	26 c0       	rjmp	.+76     	; 0xab8 <GamePlayLogic+0xb8>
				state = pressGPS;
			}
			break;
		case pressGPS:
			if(button1){
     a6c:	80 91 7b 01 	lds	r24, 0x017B
     a70:	88 23       	and	r24, r24
     a72:	79 f1       	breq	.+94     	; 0xad2 <GamePlayLogic+0xd2>
     a74:	84 c0       	rjmp	.+264    	; 0xb7e <GamePlayLogic+0x17e>
			break;
		case validateGPS:
			state = playing;
			break;
		case success:
			if(button1){
     a76:	80 91 7b 01 	lds	r24, 0x017B
     a7a:	88 23       	and	r24, r24
     a7c:	09 f4       	brne	.+2      	; 0xa80 <GamePlayLogic+0x80>
     a7e:	4c c0       	rjmp	.+152    	; 0xb18 <GamePlayLogic+0x118>
     a80:	5f c0       	rjmp	.+190    	; 0xb40 <GamePlayLogic+0x140>
	
	switch(state){//State Actions
		case idleGPS:
			//initialize // for array_len
			iter = 0;
			for(iter = 0; iter < array_len; iter++){
     a82:	c0 e0       	ldi	r28, 0x00	; 0
     a84:	d0 e0       	ldi	r29, 0x00	; 0
				correct_pins[iter] = generate_random();
     a86:	01 eb       	ldi	r16, 0xB1	; 177
     a88:	11 e0       	ldi	r17, 0x01	; 1
     a8a:	0e 94 3f 03 	call	0x67e	; 0x67e <generate_random>
     a8e:	c0 0f       	add	r28, r16
     a90:	d1 1f       	adc	r29, r17
     a92:	88 83       	st	Y, r24
	
	switch(state){//State Actions
		case idleGPS:
			//initialize // for array_len
			iter = 0;
			for(iter = 0; iter < array_len; iter++){
     a94:	c0 91 73 01 	lds	r28, 0x0173
     a98:	d0 91 74 01 	lds	r29, 0x0174
     a9c:	21 96       	adiw	r28, 0x01	; 1
     a9e:	d0 93 74 01 	sts	0x0174, r29
     aa2:	c0 93 73 01 	sts	0x0173, r28
     aa6:	80 91 39 01 	lds	r24, 0x0139
     aaa:	90 e0       	ldi	r25, 0x00	; 0
     aac:	c8 17       	cp	r28, r24
     aae:	d9 07       	cpc	r29, r25
     ab0:	64 f3       	brlt	.-40     	; 0xa8a <GamePlayLogic+0x8a>
     ab2:	20 e0       	ldi	r18, 0x00	; 0
     ab4:	30 e0       	ldi	r19, 0x00	; 0
     ab6:	63 c0       	rjmp	.+198    	; 0xb7e <GamePlayLogic+0x17e>
				correct_pins[iter] = generate_random();
			}
			break;
		case playing:
			PORTC = itoHEX(correct_pins[cp_array_pos]);
     ab8:	80 91 71 01 	lds	r24, 0x0171
     abc:	e1 eb       	ldi	r30, 0xB1	; 177
     abe:	f1 e0       	ldi	r31, 0x01	; 1
     ac0:	e8 0f       	add	r30, r24
     ac2:	f1 1d       	adc	r31, r1
     ac4:	80 81       	ld	r24, Z
     ac6:	0e 94 ba 04 	call	0x974	; 0x974 <itoHEX>
     aca:	88 b9       	out	0x08, r24	; 8
			break;
     acc:	21 e0       	ldi	r18, 0x01	; 1
     ace:	30 e0       	ldi	r19, 0x00	; 0
     ad0:	56 c0       	rjmp	.+172    	; 0xb7e <GamePlayLogic+0x17e>
		case pressGPS:
			break;
		case validateGPS:
			if(current_position == correct_pins[cp_array_pos] && cp_array_pos < array_len){
     ad2:	90 91 71 01 	lds	r25, 0x0171
     ad6:	e1 eb       	ldi	r30, 0xB1	; 177
     ad8:	f1 e0       	ldi	r31, 0x01	; 1
     ada:	e9 0f       	add	r30, r25
     adc:	f1 1d       	adc	r31, r1
     ade:	80 81       	ld	r24, Z
     ae0:	20 91 38 01 	lds	r18, 0x0138
     ae4:	82 17       	cp	r24, r18
     ae6:	09 f0       	breq	.+2      	; 0xaea <GamePlayLogic+0xea>
     ae8:	42 c0       	rjmp	.+132    	; 0xb6e <GamePlayLogic+0x16e>
     aea:	20 91 39 01 	lds	r18, 0x0139
     aee:	92 17       	cp	r25, r18
     af0:	08 f0       	brcs	.+2      	; 0xaf4 <GamePlayLogic+0xf4>
     af2:	40 c0       	rjmp	.+128    	; 0xb74 <GamePlayLogic+0x174>
				LCD_Cursor(current_position);
     af4:	0e 94 8f 00 	call	0x11e	; 0x11e <LCD_Cursor>
				LCD_WriteData('^');
     af8:	8e e5       	ldi	r24, 0x5E	; 94
     afa:	0e 94 7b 00 	call	0xf6	; 0xf6 <LCD_WriteData>
				LCD_Cursor(current_position + 16);
     afe:	80 91 38 01 	lds	r24, 0x0138
     b02:	80 5f       	subi	r24, 0xF0	; 240
     b04:	0e 94 8f 00 	call	0x11e	; 0x11e <LCD_Cursor>
				cp_array_pos++;
     b08:	80 91 71 01 	lds	r24, 0x0171
     b0c:	8f 5f       	subi	r24, 0xFF	; 255
     b0e:	80 93 71 01 	sts	0x0171, r24
     b12:	23 e0       	ldi	r18, 0x03	; 3
     b14:	30 e0       	ldi	r19, 0x00	; 0
     b16:	33 c0       	rjmp	.+102    	; 0xb7e <GamePlayLogic+0x17e>
			}
			break;
		case success:
			if(win_disply == 0x00){
     b18:	80 91 7a 01 	lds	r24, 0x017A
     b1c:	88 23       	and	r24, r24
     b1e:	69 f5       	brne	.+90     	; 0xb7a <GamePlayLogic+0x17a>
				LCD_DisplayString(1,"Successful Pick!!");
     b20:	81 e0       	ldi	r24, 0x01	; 1
     b22:	61 e1       	ldi	r22, 0x11	; 17
     b24:	71 e0       	ldi	r23, 0x01	; 1
     b26:	0e 94 99 00 	call	0x132	; 0x132 <LCD_DisplayString>
				LCD_DisplayString(17,"Press button now");
     b2a:	81 e1       	ldi	r24, 0x11	; 17
     b2c:	63 e2       	ldi	r22, 0x23	; 35
     b2e:	71 e0       	ldi	r23, 0x01	; 1
     b30:	0e 94 99 00 	call	0x132	; 0x132 <LCD_DisplayString>
				win_disply = 0x01;
     b34:	81 e0       	ldi	r24, 0x01	; 1
     b36:	80 93 7a 01 	sts	0x017A, r24
     b3a:	24 e0       	ldi	r18, 0x04	; 4
     b3c:	30 e0       	ldi	r19, 0x00	; 0
     b3e:	1f c0       	rjmp	.+62     	; 0xb7e <GamePlayLogic+0x17e>
			}			
			break;
		case success_press:
			LCD_ClearScreen();
     b40:	0e 94 b0 00 	call	0x160	; 0x160 <LCD_ClearScreen>
			LCD_DisplayString(1, "||||||||||||||||");
     b44:	81 e0       	ldi	r24, 0x01	; 1
     b46:	60 e0       	ldi	r22, 0x00	; 0
     b48:	71 e0       	ldi	r23, 0x01	; 1
     b4a:	0e 94 99 00 	call	0x132	; 0x132 <LCD_DisplayString>
			LCD_Cursor(17);
     b4e:	81 e1       	ldi	r24, 0x11	; 17
     b50:	0e 94 8f 00 	call	0x11e	; 0x11e <LCD_Cursor>
			cp_array_pos = 0;
     b54:	10 92 71 01 	sts	0x0171, r1
			array_len++;
     b58:	80 91 39 01 	lds	r24, 0x0139
     b5c:	8f 5f       	subi	r24, 0xFF	; 255
     b5e:	80 93 39 01 	sts	0x0139, r24
     b62:	25 e0       	ldi	r18, 0x05	; 5
     b64:	30 e0       	ldi	r19, 0x00	; 0
     b66:	0b c0       	rjmp	.+22     	; 0xb7e <GamePlayLogic+0x17e>
			if(game_over == 0x01){
				state = idleGPS;
				array_len = 3;
			}else if(cp_array_pos == array_len){
				state = success;
			}else if(button1){
     b68:	22 e0       	ldi	r18, 0x02	; 2
     b6a:	30 e0       	ldi	r19, 0x00	; 0
     b6c:	08 c0       	rjmp	.+16     	; 0xb7e <GamePlayLogic+0x17e>
			PORTC = itoHEX(correct_pins[cp_array_pos]);
			break;
		case pressGPS:
			break;
		case validateGPS:
			if(current_position == correct_pins[cp_array_pos] && cp_array_pos < array_len){
     b6e:	23 e0       	ldi	r18, 0x03	; 3
     b70:	30 e0       	ldi	r19, 0x00	; 0
     b72:	05 c0       	rjmp	.+10     	; 0xb7e <GamePlayLogic+0x17e>
     b74:	23 e0       	ldi	r18, 0x03	; 3
     b76:	30 e0       	ldi	r19, 0x00	; 0
     b78:	02 c0       	rjmp	.+4      	; 0xb7e <GamePlayLogic+0x17e>
				LCD_Cursor(current_position + 16);
				cp_array_pos++;
			}
			break;
		case success:
			if(win_disply == 0x00){
     b7a:	24 e0       	ldi	r18, 0x04	; 4
     b7c:	30 e0       	ldi	r19, 0x00	; 0
			array_len++;
		default:
			break;
	}
	return state;
}
     b7e:	82 2f       	mov	r24, r18
     b80:	93 2f       	mov	r25, r19
     b82:	df 91       	pop	r29
     b84:	cf 91       	pop	r28
     b86:	1f 91       	pop	r17
     b88:	0f 91       	pop	r16
     b8a:	08 95       	ret
	}
	
	switch(state){//State Actions
		case idleGPS:
			//initialize // for array_len
			iter = 0;
     b8c:	10 92 74 01 	sts	0x0174, r1
     b90:	10 92 73 01 	sts	0x0173, r1
			for(iter = 0; iter < array_len; iter++){
     b94:	80 91 39 01 	lds	r24, 0x0139
     b98:	88 23       	and	r24, r24
     b9a:	09 f0       	breq	.+2      	; 0xb9e <GamePlayLogic+0x19e>
     b9c:	72 cf       	rjmp	.-284    	; 0xa82 <GamePlayLogic+0x82>
     b9e:	20 e0       	ldi	r18, 0x00	; 0
     ba0:	30 e0       	ldi	r19, 0x00	; 0
     ba2:	ed cf       	rjmp	.-38     	; 0xb7e <GamePlayLogic+0x17e>

00000ba4 <LP_LCD_init>:
}

/*     Functions          */

void LP_LCD_init(unsigned long int GCD){
	TimerSet(GCD);
     ba4:	0e 94 2e 03 	call	0x65c	; 0x65c <TimerSet>
	TimerOn();
     ba8:	0e 94 b4 02 	call	0x568	; 0x568 <TimerOn>
	ADC_init();
     bac:	0e 94 90 01 	call	0x320	; 0x320 <ADC_init>
	PWM_on();
     bb0:	0e 94 a3 02 	call	0x546	; 0x546 <PWM_on>
	LCD_init();
     bb4:	0e 94 b4 00 	call	0x168	; 0x168 <LCD_init>
}
     bb8:	08 95       	ret

00000bba <main>:


/*     Main          */

int main(void)
{
     bba:	af 92       	push	r10
     bbc:	bf 92       	push	r11
     bbe:	cf 92       	push	r12
     bc0:	df 92       	push	r13
     bc2:	ef 92       	push	r14
     bc4:	ff 92       	push	r15
     bc6:	0f 93       	push	r16
     bc8:	1f 93       	push	r17
     bca:	df 93       	push	r29
     bcc:	cf 93       	push	r28
     bce:	00 d0       	rcall	.+0      	; 0xbd0 <main+0x16>
     bd0:	00 d0       	rcall	.+0      	; 0xbd2 <main+0x18>
     bd2:	00 d0       	rcall	.+0      	; 0xbd4 <main+0x1a>
     bd4:	cd b7       	in	r28, 0x3d	; 61
     bd6:	de b7       	in	r29, 0x3e	; 62
	DDRA = 0x00; PORTA = 0xFF;
     bd8:	11 b8       	out	0x01, r1	; 1
     bda:	8f ef       	ldi	r24, 0xFF	; 255
     bdc:	82 b9       	out	0x02, r24	; 2
	DDRB = 0x0F3; PORTB = 0x0C;
     bde:	93 ef       	ldi	r25, 0xF3	; 243
     be0:	94 b9       	out	0x04, r25	; 4
     be2:	9c e0       	ldi	r25, 0x0C	; 12
     be4:	95 b9       	out	0x05, r25	; 5
	//DDRB = 0xFF; PORTB = 0x00;
	DDRC = 0xFF; PORTC = 0x00;
     be6:	87 b9       	out	0x07, r24	; 7
     be8:	18 b8       	out	0x08, r1	; 8
	DDRD = 0xFF; PORTD = 0x00;
     bea:	8a b9       	out	0x0a, r24	; 10
     bec:	1b b8       	out	0x0b, r1	; 11
	unsigned long int SMTick1_calc = 500; // write to screen 
	unsigned long int SMTick2_calc = 50; // scroll
	unsigned long int SMTick3_calc = 50; // validate check
	
	unsigned long int tmpGCD = 1;
	tmpGCD = findGCD(SMTick1_calc, SMTick2_calc);
     bee:	64 ef       	ldi	r22, 0xF4	; 244
     bf0:	71 e0       	ldi	r23, 0x01	; 1
     bf2:	80 e0       	ldi	r24, 0x00	; 0
     bf4:	90 e0       	ldi	r25, 0x00	; 0
     bf6:	22 e3       	ldi	r18, 0x32	; 50
     bf8:	30 e0       	ldi	r19, 0x00	; 0
     bfa:	40 e0       	ldi	r20, 0x00	; 0
     bfc:	50 e0       	ldi	r21, 0x00	; 0
     bfe:	0e 94 69 01 	call	0x2d2	; 0x2d2 <findGCD>
	tmpGCD = findGCD(tmpGCD, SMTick3_calc);
     c02:	22 e3       	ldi	r18, 0x32	; 50
     c04:	30 e0       	ldi	r19, 0x00	; 0
     c06:	40 e0       	ldi	r20, 0x00	; 0
     c08:	50 e0       	ldi	r21, 0x00	; 0
     c0a:	0e 94 69 01 	call	0x2d2	; 0x2d2 <findGCD>
     c0e:	7b 01       	movw	r14, r22
     c10:	8c 01       	movw	r16, r24
	
	unsigned long int GCD = tmpGCD;
	
	unsigned long int SMTick1_period = SMTick1_calc/GCD;
     c12:	64 ef       	ldi	r22, 0xF4	; 244
     c14:	71 e0       	ldi	r23, 0x01	; 1
     c16:	80 e0       	ldi	r24, 0x00	; 0
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	a8 01       	movw	r20, r16
     c1c:	97 01       	movw	r18, r14
     c1e:	0e 94 55 08 	call	0x10aa	; 0x10aa <__udivmodsi4>
     c22:	c2 2e       	mov	r12, r18
     c24:	a3 2e       	mov	r10, r19
     c26:	d4 2e       	mov	r13, r20
     c28:	b5 2e       	mov	r11, r21
	unsigned long int SMTick2_period = SMTick2_calc/GCD;
     c2a:	62 e3       	ldi	r22, 0x32	; 50
     c2c:	70 e0       	ldi	r23, 0x00	; 0
     c2e:	80 e0       	ldi	r24, 0x00	; 0
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	a8 01       	movw	r20, r16
     c34:	97 01       	movw	r18, r14
     c36:	0e 94 55 08 	call	0x10aa	; 0x10aa <__udivmodsi4>
     c3a:	72 2f       	mov	r23, r18
     c3c:	63 2f       	mov	r22, r19
     c3e:	34 2f       	mov	r19, r20
     c40:	25 2f       	mov	r18, r21
	unsigned long int SMTick3_period = SMTick3_calc/GCD;
	
	//Declare an array of tasks
	static task task1, task2, task3;
	task *tasks[] = { &task1, &task2, &task3};
     c42:	de 01       	movw	r26, r28
     c44:	11 96       	adiw	r26, 0x01	; 1
     c46:	ef e5       	ldi	r30, 0x5F	; 95
     c48:	f1 e0       	ldi	r31, 0x01	; 1
     c4a:	86 e0       	ldi	r24, 0x06	; 6
     c4c:	01 90       	ld	r0, Z+
     c4e:	0d 92       	st	X+, r0
     c50:	81 50       	subi	r24, 0x01	; 1
     c52:	e1 f7       	brne	.-8      	; 0xc4c <main+0x92>
	const unsigned short numTasks = sizeof(tasks)/sizeof(task*);
	
	// Task 1
	task1.state = -1;
     c54:	82 e9       	ldi	r24, 0x92	; 146
     c56:	91 e0       	ldi	r25, 0x01	; 1
     c58:	4f ef       	ldi	r20, 0xFF	; 255
     c5a:	40 93 92 01 	sts	0x0192, r20
	task1.period = SMTick1_period;
     c5e:	fc 01       	movw	r30, r24
     c60:	31 96       	adiw	r30, 0x01	; 1
     c62:	c0 92 93 01 	sts	0x0193, r12
     c66:	a1 82       	std	Z+1, r10	; 0x01
     c68:	d2 82       	std	Z+2, r13	; 0x02
     c6a:	b3 82       	std	Z+3, r11	; 0x03
	task1.elapsedTime = SMTick1_period;
     c6c:	fc 01       	movw	r30, r24
     c6e:	35 96       	adiw	r30, 0x05	; 5
     c70:	c0 92 97 01 	sts	0x0197, r12
     c74:	a1 82       	std	Z+1, r10	; 0x01
     c76:	d2 82       	std	Z+2, r13	; 0x02
     c78:	b3 82       	std	Z+3, r11	; 0x03
	task1.TickFct = &TitleScreen;
     c7a:	89 ec       	ldi	r24, 0xC9	; 201
     c7c:	90 e0       	ldi	r25, 0x00	; 0
     c7e:	90 93 9c 01 	sts	0x019C, r25
     c82:	80 93 9b 01 	sts	0x019B, r24
	
	// Task 2
	task2.state = -1;
     c86:	e7 e8       	ldi	r30, 0x87	; 135
     c88:	f1 e0       	ldi	r31, 0x01	; 1
     c8a:	40 93 87 01 	sts	0x0187, r20
	task2.period = SMTick2_period;
     c8e:	df 01       	movw	r26, r30
     c90:	11 96       	adiw	r26, 0x01	; 1
     c92:	70 93 88 01 	sts	0x0188, r23
     c96:	11 96       	adiw	r26, 0x01	; 1
     c98:	6c 93       	st	X, r22
     c9a:	11 97       	sbiw	r26, 0x01	; 1
     c9c:	12 96       	adiw	r26, 0x02	; 2
     c9e:	3c 93       	st	X, r19
     ca0:	12 97       	sbiw	r26, 0x02	; 2
     ca2:	13 96       	adiw	r26, 0x03	; 3
     ca4:	2c 93       	st	X, r18
	task2.elapsedTime = SMTick2_period;
     ca6:	35 96       	adiw	r30, 0x05	; 5
     ca8:	70 93 8c 01 	sts	0x018C, r23
     cac:	61 83       	std	Z+1, r22	; 0x01
     cae:	32 83       	std	Z+2, r19	; 0x02
     cb0:	23 83       	std	Z+3, r18	; 0x03
	task2.TickFct = &SM_Scroll;
     cb2:	82 e7       	ldi	r24, 0x72	; 114
     cb4:	94 e0       	ldi	r25, 0x04	; 4
     cb6:	90 93 91 01 	sts	0x0191, r25
     cba:	80 93 90 01 	sts	0x0190, r24
	
	// Task 3
	task3.state = -1;
     cbe:	ec e7       	ldi	r30, 0x7C	; 124
     cc0:	f1 e0       	ldi	r31, 0x01	; 1
     cc2:	40 93 7c 01 	sts	0x017C, r20
	task3.period = SMTick3_period;
     cc6:	df 01       	movw	r26, r30
     cc8:	11 96       	adiw	r26, 0x01	; 1
     cca:	70 93 7d 01 	sts	0x017D, r23
     cce:	11 96       	adiw	r26, 0x01	; 1
     cd0:	6c 93       	st	X, r22
     cd2:	11 97       	sbiw	r26, 0x01	; 1
     cd4:	12 96       	adiw	r26, 0x02	; 2
     cd6:	3c 93       	st	X, r19
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	13 96       	adiw	r26, 0x03	; 3
     cdc:	2c 93       	st	X, r18
	task3.elapsedTime = SMTick3_period;
     cde:	35 96       	adiw	r30, 0x05	; 5
     ce0:	70 93 81 01 	sts	0x0181, r23
     ce4:	61 83       	std	Z+1, r22	; 0x01
     ce6:	32 83       	std	Z+2, r19	; 0x02
     ce8:	23 83       	std	Z+3, r18	; 0x03
	task3.TickFct = &GamePlayLogic;
     cea:	80 e0       	ldi	r24, 0x00	; 0
     cec:	95 e0       	ldi	r25, 0x05	; 5
     cee:	90 93 86 01 	sts	0x0186, r25
     cf2:	80 93 85 01 	sts	0x0185, r24
	

	LP_LCD_init(GCD);
     cf6:	c8 01       	movw	r24, r16
     cf8:	b7 01       	movw	r22, r14
     cfa:	0e 94 d2 05 	call	0xba4	; 0xba4 <LP_LCD_init>
	
	unsigned short i;	
	while(1) {
		button1 = GetBit(~PINA, 1);
     cfe:	5e 01       	movw	r10, r28
     d00:	08 94       	sec
     d02:	a1 1c       	adc	r10, r1
     d04:	b1 1c       	adc	r11, r1



/*     Main          */

int main(void)
     d06:	0f 2e       	mov	r0, r31
     d08:	f7 e0       	ldi	r31, 0x07	; 7
     d0a:	cf 2e       	mov	r12, r31
     d0c:	dd 24       	eor	r13, r13
     d0e:	f0 2d       	mov	r31, r0
     d10:	cc 0e       	add	r12, r28
     d12:	dd 1e       	adc	r13, r29

	LP_LCD_init(GCD);
	
	unsigned short i;	
	while(1) {
		button1 = GetBit(~PINA, 1);
     d14:	80 b1       	in	r24, 0x00	; 0
     d16:	80 95       	com	r24
     d18:	61 e0       	ldi	r22, 0x01	; 1
     d1a:	0e 94 61 01 	call	0x2c2	; 0x2c2 <GetBit>
     d1e:	80 93 7b 01 	sts	0x017B, r24
     d22:	75 01       	movw	r14, r10
		// Scheduler code
		//set_PWM(400);
		for ( i = 0; i < numTasks; i++ ) {
			// Task is ready to tick
			if ( tasks[i]->elapsedTime == tasks[i]->period ) {
     d24:	d7 01       	movw	r26, r14
     d26:	0d 91       	ld	r16, X+
     d28:	1d 91       	ld	r17, X+
     d2a:	7d 01       	movw	r14, r26
     d2c:	f8 01       	movw	r30, r16
     d2e:	25 81       	ldd	r18, Z+5	; 0x05
     d30:	36 81       	ldd	r19, Z+6	; 0x06
     d32:	47 81       	ldd	r20, Z+7	; 0x07
     d34:	50 85       	ldd	r21, Z+8	; 0x08
     d36:	81 81       	ldd	r24, Z+1	; 0x01
     d38:	92 81       	ldd	r25, Z+2	; 0x02
     d3a:	a3 81       	ldd	r26, Z+3	; 0x03
     d3c:	b4 81       	ldd	r27, Z+4	; 0x04
     d3e:	28 17       	cp	r18, r24
     d40:	39 07       	cpc	r19, r25
     d42:	4a 07       	cpc	r20, r26
     d44:	5b 07       	cpc	r21, r27
     d46:	79 f4       	brne	.+30     	; 0xd66 <main+0x1ac>
				// Setting next state for task
				tasks[i]->state = tasks[i]->TickFct(tasks[i]->state);
     d48:	80 81       	ld	r24, Z
     d4a:	01 84       	ldd	r0, Z+9	; 0x09
     d4c:	f2 85       	ldd	r31, Z+10	; 0x0a
     d4e:	e0 2d       	mov	r30, r0
     d50:	99 27       	eor	r25, r25
     d52:	87 fd       	sbrc	r24, 7
     d54:	90 95       	com	r25
     d56:	09 95       	icall
     d58:	d8 01       	movw	r26, r16
     d5a:	8c 93       	st	X, r24
				// Reset elapsed time for next tick.
				tasks[i]->elapsedTime = 0;
     d5c:	f8 01       	movw	r30, r16
     d5e:	15 82       	std	Z+5, r1	; 0x05
     d60:	16 82       	std	Z+6, r1	; 0x06
     d62:	17 82       	std	Z+7, r1	; 0x07
     d64:	10 86       	std	Z+8, r1	; 0x08
			}
			tasks[i]->elapsedTime += 1;
     d66:	f8 01       	movw	r30, r16
     d68:	85 81       	ldd	r24, Z+5	; 0x05
     d6a:	96 81       	ldd	r25, Z+6	; 0x06
     d6c:	a7 81       	ldd	r26, Z+7	; 0x07
     d6e:	b0 85       	ldd	r27, Z+8	; 0x08
     d70:	01 96       	adiw	r24, 0x01	; 1
     d72:	a1 1d       	adc	r26, r1
     d74:	b1 1d       	adc	r27, r1
     d76:	85 83       	std	Z+5, r24	; 0x05
     d78:	96 83       	std	Z+6, r25	; 0x06
     d7a:	a7 83       	std	Z+7, r26	; 0x07
     d7c:	b0 87       	std	Z+8, r27	; 0x08
	unsigned short i;	
	while(1) {
		button1 = GetBit(~PINA, 1);
		// Scheduler code
		//set_PWM(400);
		for ( i = 0; i < numTasks; i++ ) {
     d7e:	ec 14       	cp	r14, r12
     d80:	fd 04       	cpc	r15, r13
     d82:	81 f6       	brne	.-96     	; 0xd24 <main+0x16a>
				// Reset elapsed time for next tick.
				tasks[i]->elapsedTime = 0;
			}
			tasks[i]->elapsedTime += 1;
		}
		while(!TimerFlag);
     d84:	80 91 6a 01 	lds	r24, 0x016A
     d88:	88 23       	and	r24, r24
     d8a:	e1 f3       	breq	.-8      	; 0xd84 <main+0x1ca>
		TimerFlag = 0;
     d8c:	10 92 6a 01 	sts	0x016A, r1
	}
     d90:	c1 cf       	rjmp	.-126    	; 0xd14 <main+0x15a>

00000d92 <__cmpsf2>:
     d92:	9c d0       	rcall	.+312    	; 0xecc <__fp_cmp>
     d94:	08 f4       	brcc	.+2      	; 0xd98 <__cmpsf2+0x6>
     d96:	81 e0       	ldi	r24, 0x01	; 1
     d98:	08 95       	ret

00000d9a <__divsf3>:
     d9a:	0c d0       	rcall	.+24     	; 0xdb4 <__divsf3x>
     d9c:	d2 c0       	rjmp	.+420    	; 0xf42 <__fp_round>
     d9e:	ca d0       	rcall	.+404    	; 0xf34 <__fp_pscB>
     da0:	40 f0       	brcs	.+16     	; 0xdb2 <__divsf3+0x18>
     da2:	c1 d0       	rcall	.+386    	; 0xf26 <__fp_pscA>
     da4:	30 f0       	brcs	.+12     	; 0xdb2 <__divsf3+0x18>
     da6:	21 f4       	brne	.+8      	; 0xdb0 <__divsf3+0x16>
     da8:	5f 3f       	cpi	r21, 0xFF	; 255
     daa:	19 f0       	breq	.+6      	; 0xdb2 <__divsf3+0x18>
     dac:	b3 c0       	rjmp	.+358    	; 0xf14 <__fp_inf>
     dae:	51 11       	cpse	r21, r1
     db0:	fc c0       	rjmp	.+504    	; 0xfaa <__fp_szero>
     db2:	b6 c0       	rjmp	.+364    	; 0xf20 <__fp_nan>

00000db4 <__divsf3x>:
     db4:	d7 d0       	rcall	.+430    	; 0xf64 <__fp_split3>
     db6:	98 f3       	brcs	.-26     	; 0xd9e <__divsf3+0x4>

00000db8 <__divsf3_pse>:
     db8:	99 23       	and	r25, r25
     dba:	c9 f3       	breq	.-14     	; 0xdae <__divsf3+0x14>
     dbc:	55 23       	and	r21, r21
     dbe:	b1 f3       	breq	.-20     	; 0xdac <__divsf3+0x12>
     dc0:	95 1b       	sub	r25, r21
     dc2:	55 0b       	sbc	r21, r21
     dc4:	bb 27       	eor	r27, r27
     dc6:	aa 27       	eor	r26, r26
     dc8:	62 17       	cp	r22, r18
     dca:	73 07       	cpc	r23, r19
     dcc:	84 07       	cpc	r24, r20
     dce:	38 f0       	brcs	.+14     	; 0xdde <__divsf3_pse+0x26>
     dd0:	9f 5f       	subi	r25, 0xFF	; 255
     dd2:	5f 4f       	sbci	r21, 0xFF	; 255
     dd4:	22 0f       	add	r18, r18
     dd6:	33 1f       	adc	r19, r19
     dd8:	44 1f       	adc	r20, r20
     dda:	aa 1f       	adc	r26, r26
     ddc:	a9 f3       	breq	.-22     	; 0xdc8 <__divsf3_pse+0x10>
     dde:	33 d0       	rcall	.+102    	; 0xe46 <__divsf3_pse+0x8e>
     de0:	0e 2e       	mov	r0, r30
     de2:	3a f0       	brmi	.+14     	; 0xdf2 <__divsf3_pse+0x3a>
     de4:	e0 e8       	ldi	r30, 0x80	; 128
     de6:	30 d0       	rcall	.+96     	; 0xe48 <__divsf3_pse+0x90>
     de8:	91 50       	subi	r25, 0x01	; 1
     dea:	50 40       	sbci	r21, 0x00	; 0
     dec:	e6 95       	lsr	r30
     dee:	00 1c       	adc	r0, r0
     df0:	ca f7       	brpl	.-14     	; 0xde4 <__divsf3_pse+0x2c>
     df2:	29 d0       	rcall	.+82     	; 0xe46 <__divsf3_pse+0x8e>
     df4:	fe 2f       	mov	r31, r30
     df6:	27 d0       	rcall	.+78     	; 0xe46 <__divsf3_pse+0x8e>
     df8:	66 0f       	add	r22, r22
     dfa:	77 1f       	adc	r23, r23
     dfc:	88 1f       	adc	r24, r24
     dfe:	bb 1f       	adc	r27, r27
     e00:	26 17       	cp	r18, r22
     e02:	37 07       	cpc	r19, r23
     e04:	48 07       	cpc	r20, r24
     e06:	ab 07       	cpc	r26, r27
     e08:	b0 e8       	ldi	r27, 0x80	; 128
     e0a:	09 f0       	breq	.+2      	; 0xe0e <__divsf3_pse+0x56>
     e0c:	bb 0b       	sbc	r27, r27
     e0e:	80 2d       	mov	r24, r0
     e10:	bf 01       	movw	r22, r30
     e12:	ff 27       	eor	r31, r31
     e14:	93 58       	subi	r25, 0x83	; 131
     e16:	5f 4f       	sbci	r21, 0xFF	; 255
     e18:	2a f0       	brmi	.+10     	; 0xe24 <__divsf3_pse+0x6c>
     e1a:	9e 3f       	cpi	r25, 0xFE	; 254
     e1c:	51 05       	cpc	r21, r1
     e1e:	68 f0       	brcs	.+26     	; 0xe3a <__divsf3_pse+0x82>
     e20:	79 c0       	rjmp	.+242    	; 0xf14 <__fp_inf>
     e22:	c3 c0       	rjmp	.+390    	; 0xfaa <__fp_szero>
     e24:	5f 3f       	cpi	r21, 0xFF	; 255
     e26:	ec f3       	brlt	.-6      	; 0xe22 <__divsf3_pse+0x6a>
     e28:	98 3e       	cpi	r25, 0xE8	; 232
     e2a:	dc f3       	brlt	.-10     	; 0xe22 <__divsf3_pse+0x6a>
     e2c:	86 95       	lsr	r24
     e2e:	77 95       	ror	r23
     e30:	67 95       	ror	r22
     e32:	b7 95       	ror	r27
     e34:	f7 95       	ror	r31
     e36:	9f 5f       	subi	r25, 0xFF	; 255
     e38:	c9 f7       	brne	.-14     	; 0xe2c <__divsf3_pse+0x74>
     e3a:	88 0f       	add	r24, r24
     e3c:	91 1d       	adc	r25, r1
     e3e:	96 95       	lsr	r25
     e40:	87 95       	ror	r24
     e42:	97 f9       	bld	r25, 7
     e44:	08 95       	ret
     e46:	e1 e0       	ldi	r30, 0x01	; 1
     e48:	66 0f       	add	r22, r22
     e4a:	77 1f       	adc	r23, r23
     e4c:	88 1f       	adc	r24, r24
     e4e:	bb 1f       	adc	r27, r27
     e50:	62 17       	cp	r22, r18
     e52:	73 07       	cpc	r23, r19
     e54:	84 07       	cpc	r24, r20
     e56:	ba 07       	cpc	r27, r26
     e58:	20 f0       	brcs	.+8      	; 0xe62 <__divsf3_pse+0xaa>
     e5a:	62 1b       	sub	r22, r18
     e5c:	73 0b       	sbc	r23, r19
     e5e:	84 0b       	sbc	r24, r20
     e60:	ba 0b       	sbc	r27, r26
     e62:	ee 1f       	adc	r30, r30
     e64:	88 f7       	brcc	.-30     	; 0xe48 <__divsf3_pse+0x90>
     e66:	e0 95       	com	r30
     e68:	08 95       	ret

00000e6a <__fixsfsi>:
     e6a:	04 d0       	rcall	.+8      	; 0xe74 <__fixunssfsi>
     e6c:	68 94       	set
     e6e:	b1 11       	cpse	r27, r1
     e70:	9c c0       	rjmp	.+312    	; 0xfaa <__fp_szero>
     e72:	08 95       	ret

00000e74 <__fixunssfsi>:
     e74:	7f d0       	rcall	.+254    	; 0xf74 <__fp_splitA>
     e76:	88 f0       	brcs	.+34     	; 0xe9a <__fixunssfsi+0x26>
     e78:	9f 57       	subi	r25, 0x7F	; 127
     e7a:	90 f0       	brcs	.+36     	; 0xea0 <__fixunssfsi+0x2c>
     e7c:	b9 2f       	mov	r27, r25
     e7e:	99 27       	eor	r25, r25
     e80:	b7 51       	subi	r27, 0x17	; 23
     e82:	a0 f0       	brcs	.+40     	; 0xeac <__fixunssfsi+0x38>
     e84:	d1 f0       	breq	.+52     	; 0xeba <__fixunssfsi+0x46>
     e86:	66 0f       	add	r22, r22
     e88:	77 1f       	adc	r23, r23
     e8a:	88 1f       	adc	r24, r24
     e8c:	99 1f       	adc	r25, r25
     e8e:	1a f0       	brmi	.+6      	; 0xe96 <__fixunssfsi+0x22>
     e90:	ba 95       	dec	r27
     e92:	c9 f7       	brne	.-14     	; 0xe86 <__fixunssfsi+0x12>
     e94:	12 c0       	rjmp	.+36     	; 0xeba <__fixunssfsi+0x46>
     e96:	b1 30       	cpi	r27, 0x01	; 1
     e98:	81 f0       	breq	.+32     	; 0xeba <__fixunssfsi+0x46>
     e9a:	86 d0       	rcall	.+268    	; 0xfa8 <__fp_zero>
     e9c:	b1 e0       	ldi	r27, 0x01	; 1
     e9e:	08 95       	ret
     ea0:	83 c0       	rjmp	.+262    	; 0xfa8 <__fp_zero>
     ea2:	67 2f       	mov	r22, r23
     ea4:	78 2f       	mov	r23, r24
     ea6:	88 27       	eor	r24, r24
     ea8:	b8 5f       	subi	r27, 0xF8	; 248
     eaa:	39 f0       	breq	.+14     	; 0xeba <__fixunssfsi+0x46>
     eac:	b9 3f       	cpi	r27, 0xF9	; 249
     eae:	cc f3       	brlt	.-14     	; 0xea2 <__fixunssfsi+0x2e>
     eb0:	86 95       	lsr	r24
     eb2:	77 95       	ror	r23
     eb4:	67 95       	ror	r22
     eb6:	b3 95       	inc	r27
     eb8:	d9 f7       	brne	.-10     	; 0xeb0 <__fixunssfsi+0x3c>
     eba:	3e f4       	brtc	.+14     	; 0xeca <__fixunssfsi+0x56>
     ebc:	90 95       	com	r25
     ebe:	80 95       	com	r24
     ec0:	70 95       	com	r23
     ec2:	61 95       	neg	r22
     ec4:	7f 4f       	sbci	r23, 0xFF	; 255
     ec6:	8f 4f       	sbci	r24, 0xFF	; 255
     ec8:	9f 4f       	sbci	r25, 0xFF	; 255
     eca:	08 95       	ret

00000ecc <__fp_cmp>:
     ecc:	99 0f       	add	r25, r25
     ece:	00 08       	sbc	r0, r0
     ed0:	55 0f       	add	r21, r21
     ed2:	aa 0b       	sbc	r26, r26
     ed4:	e0 e8       	ldi	r30, 0x80	; 128
     ed6:	fe ef       	ldi	r31, 0xFE	; 254
     ed8:	16 16       	cp	r1, r22
     eda:	17 06       	cpc	r1, r23
     edc:	e8 07       	cpc	r30, r24
     ede:	f9 07       	cpc	r31, r25
     ee0:	c0 f0       	brcs	.+48     	; 0xf12 <__fp_cmp+0x46>
     ee2:	12 16       	cp	r1, r18
     ee4:	13 06       	cpc	r1, r19
     ee6:	e4 07       	cpc	r30, r20
     ee8:	f5 07       	cpc	r31, r21
     eea:	98 f0       	brcs	.+38     	; 0xf12 <__fp_cmp+0x46>
     eec:	62 1b       	sub	r22, r18
     eee:	73 0b       	sbc	r23, r19
     ef0:	84 0b       	sbc	r24, r20
     ef2:	95 0b       	sbc	r25, r21
     ef4:	39 f4       	brne	.+14     	; 0xf04 <__fp_cmp+0x38>
     ef6:	0a 26       	eor	r0, r26
     ef8:	61 f0       	breq	.+24     	; 0xf12 <__fp_cmp+0x46>
     efa:	23 2b       	or	r18, r19
     efc:	24 2b       	or	r18, r20
     efe:	25 2b       	or	r18, r21
     f00:	21 f4       	brne	.+8      	; 0xf0a <__fp_cmp+0x3e>
     f02:	08 95       	ret
     f04:	0a 26       	eor	r0, r26
     f06:	09 f4       	brne	.+2      	; 0xf0a <__fp_cmp+0x3e>
     f08:	a1 40       	sbci	r26, 0x01	; 1
     f0a:	a6 95       	lsr	r26
     f0c:	8f ef       	ldi	r24, 0xFF	; 255
     f0e:	81 1d       	adc	r24, r1
     f10:	81 1d       	adc	r24, r1
     f12:	08 95       	ret

00000f14 <__fp_inf>:
     f14:	97 f9       	bld	r25, 7
     f16:	9f 67       	ori	r25, 0x7F	; 127
     f18:	80 e8       	ldi	r24, 0x80	; 128
     f1a:	70 e0       	ldi	r23, 0x00	; 0
     f1c:	60 e0       	ldi	r22, 0x00	; 0
     f1e:	08 95       	ret

00000f20 <__fp_nan>:
     f20:	9f ef       	ldi	r25, 0xFF	; 255
     f22:	80 ec       	ldi	r24, 0xC0	; 192
     f24:	08 95       	ret

00000f26 <__fp_pscA>:
     f26:	00 24       	eor	r0, r0
     f28:	0a 94       	dec	r0
     f2a:	16 16       	cp	r1, r22
     f2c:	17 06       	cpc	r1, r23
     f2e:	18 06       	cpc	r1, r24
     f30:	09 06       	cpc	r0, r25
     f32:	08 95       	ret

00000f34 <__fp_pscB>:
     f34:	00 24       	eor	r0, r0
     f36:	0a 94       	dec	r0
     f38:	12 16       	cp	r1, r18
     f3a:	13 06       	cpc	r1, r19
     f3c:	14 06       	cpc	r1, r20
     f3e:	05 06       	cpc	r0, r21
     f40:	08 95       	ret

00000f42 <__fp_round>:
     f42:	09 2e       	mov	r0, r25
     f44:	03 94       	inc	r0
     f46:	00 0c       	add	r0, r0
     f48:	11 f4       	brne	.+4      	; 0xf4e <__fp_round+0xc>
     f4a:	88 23       	and	r24, r24
     f4c:	52 f0       	brmi	.+20     	; 0xf62 <__fp_round+0x20>
     f4e:	bb 0f       	add	r27, r27
     f50:	40 f4       	brcc	.+16     	; 0xf62 <__fp_round+0x20>
     f52:	bf 2b       	or	r27, r31
     f54:	11 f4       	brne	.+4      	; 0xf5a <__fp_round+0x18>
     f56:	60 ff       	sbrs	r22, 0
     f58:	04 c0       	rjmp	.+8      	; 0xf62 <__fp_round+0x20>
     f5a:	6f 5f       	subi	r22, 0xFF	; 255
     f5c:	7f 4f       	sbci	r23, 0xFF	; 255
     f5e:	8f 4f       	sbci	r24, 0xFF	; 255
     f60:	9f 4f       	sbci	r25, 0xFF	; 255
     f62:	08 95       	ret

00000f64 <__fp_split3>:
     f64:	57 fd       	sbrc	r21, 7
     f66:	90 58       	subi	r25, 0x80	; 128
     f68:	44 0f       	add	r20, r20
     f6a:	55 1f       	adc	r21, r21
     f6c:	59 f0       	breq	.+22     	; 0xf84 <__fp_splitA+0x10>
     f6e:	5f 3f       	cpi	r21, 0xFF	; 255
     f70:	71 f0       	breq	.+28     	; 0xf8e <__fp_splitA+0x1a>
     f72:	47 95       	ror	r20

00000f74 <__fp_splitA>:
     f74:	88 0f       	add	r24, r24
     f76:	97 fb       	bst	r25, 7
     f78:	99 1f       	adc	r25, r25
     f7a:	61 f0       	breq	.+24     	; 0xf94 <__fp_splitA+0x20>
     f7c:	9f 3f       	cpi	r25, 0xFF	; 255
     f7e:	79 f0       	breq	.+30     	; 0xf9e <__fp_splitA+0x2a>
     f80:	87 95       	ror	r24
     f82:	08 95       	ret
     f84:	12 16       	cp	r1, r18
     f86:	13 06       	cpc	r1, r19
     f88:	14 06       	cpc	r1, r20
     f8a:	55 1f       	adc	r21, r21
     f8c:	f2 cf       	rjmp	.-28     	; 0xf72 <__fp_split3+0xe>
     f8e:	46 95       	lsr	r20
     f90:	f1 df       	rcall	.-30     	; 0xf74 <__fp_splitA>
     f92:	08 c0       	rjmp	.+16     	; 0xfa4 <__fp_splitA+0x30>
     f94:	16 16       	cp	r1, r22
     f96:	17 06       	cpc	r1, r23
     f98:	18 06       	cpc	r1, r24
     f9a:	99 1f       	adc	r25, r25
     f9c:	f1 cf       	rjmp	.-30     	; 0xf80 <__fp_splitA+0xc>
     f9e:	86 95       	lsr	r24
     fa0:	71 05       	cpc	r23, r1
     fa2:	61 05       	cpc	r22, r1
     fa4:	08 94       	sec
     fa6:	08 95       	ret

00000fa8 <__fp_zero>:
     fa8:	e8 94       	clt

00000faa <__fp_szero>:
     faa:	bb 27       	eor	r27, r27
     fac:	66 27       	eor	r22, r22
     fae:	77 27       	eor	r23, r23
     fb0:	cb 01       	movw	r24, r22
     fb2:	97 f9       	bld	r25, 7
     fb4:	08 95       	ret

00000fb6 <__gesf2>:
     fb6:	8a df       	rcall	.-236    	; 0xecc <__fp_cmp>
     fb8:	08 f4       	brcc	.+2      	; 0xfbc <__gesf2+0x6>
     fba:	8f ef       	ldi	r24, 0xFF	; 255
     fbc:	08 95       	ret

00000fbe <__mulsf3>:
     fbe:	0b d0       	rcall	.+22     	; 0xfd6 <__mulsf3x>
     fc0:	c0 cf       	rjmp	.-128    	; 0xf42 <__fp_round>
     fc2:	b1 df       	rcall	.-158    	; 0xf26 <__fp_pscA>
     fc4:	28 f0       	brcs	.+10     	; 0xfd0 <__mulsf3+0x12>
     fc6:	b6 df       	rcall	.-148    	; 0xf34 <__fp_pscB>
     fc8:	18 f0       	brcs	.+6      	; 0xfd0 <__mulsf3+0x12>
     fca:	95 23       	and	r25, r21
     fcc:	09 f0       	breq	.+2      	; 0xfd0 <__mulsf3+0x12>
     fce:	a2 cf       	rjmp	.-188    	; 0xf14 <__fp_inf>
     fd0:	a7 cf       	rjmp	.-178    	; 0xf20 <__fp_nan>
     fd2:	11 24       	eor	r1, r1
     fd4:	ea cf       	rjmp	.-44     	; 0xfaa <__fp_szero>

00000fd6 <__mulsf3x>:
     fd6:	c6 df       	rcall	.-116    	; 0xf64 <__fp_split3>
     fd8:	a0 f3       	brcs	.-24     	; 0xfc2 <__mulsf3+0x4>

00000fda <__mulsf3_pse>:
     fda:	95 9f       	mul	r25, r21
     fdc:	d1 f3       	breq	.-12     	; 0xfd2 <__mulsf3+0x14>
     fde:	95 0f       	add	r25, r21
     fe0:	50 e0       	ldi	r21, 0x00	; 0
     fe2:	55 1f       	adc	r21, r21
     fe4:	62 9f       	mul	r22, r18
     fe6:	f0 01       	movw	r30, r0
     fe8:	72 9f       	mul	r23, r18
     fea:	bb 27       	eor	r27, r27
     fec:	f0 0d       	add	r31, r0
     fee:	b1 1d       	adc	r27, r1
     ff0:	63 9f       	mul	r22, r19
     ff2:	aa 27       	eor	r26, r26
     ff4:	f0 0d       	add	r31, r0
     ff6:	b1 1d       	adc	r27, r1
     ff8:	aa 1f       	adc	r26, r26
     ffa:	64 9f       	mul	r22, r20
     ffc:	66 27       	eor	r22, r22
     ffe:	b0 0d       	add	r27, r0
    1000:	a1 1d       	adc	r26, r1
    1002:	66 1f       	adc	r22, r22
    1004:	82 9f       	mul	r24, r18
    1006:	22 27       	eor	r18, r18
    1008:	b0 0d       	add	r27, r0
    100a:	a1 1d       	adc	r26, r1
    100c:	62 1f       	adc	r22, r18
    100e:	73 9f       	mul	r23, r19
    1010:	b0 0d       	add	r27, r0
    1012:	a1 1d       	adc	r26, r1
    1014:	62 1f       	adc	r22, r18
    1016:	83 9f       	mul	r24, r19
    1018:	a0 0d       	add	r26, r0
    101a:	61 1d       	adc	r22, r1
    101c:	22 1f       	adc	r18, r18
    101e:	74 9f       	mul	r23, r20
    1020:	33 27       	eor	r19, r19
    1022:	a0 0d       	add	r26, r0
    1024:	61 1d       	adc	r22, r1
    1026:	23 1f       	adc	r18, r19
    1028:	84 9f       	mul	r24, r20
    102a:	60 0d       	add	r22, r0
    102c:	21 1d       	adc	r18, r1
    102e:	82 2f       	mov	r24, r18
    1030:	76 2f       	mov	r23, r22
    1032:	6a 2f       	mov	r22, r26
    1034:	11 24       	eor	r1, r1
    1036:	9f 57       	subi	r25, 0x7F	; 127
    1038:	50 40       	sbci	r21, 0x00	; 0
    103a:	8a f0       	brmi	.+34     	; 0x105e <__mulsf3_pse+0x84>
    103c:	e1 f0       	breq	.+56     	; 0x1076 <__mulsf3_pse+0x9c>
    103e:	88 23       	and	r24, r24
    1040:	4a f0       	brmi	.+18     	; 0x1054 <__mulsf3_pse+0x7a>
    1042:	ee 0f       	add	r30, r30
    1044:	ff 1f       	adc	r31, r31
    1046:	bb 1f       	adc	r27, r27
    1048:	66 1f       	adc	r22, r22
    104a:	77 1f       	adc	r23, r23
    104c:	88 1f       	adc	r24, r24
    104e:	91 50       	subi	r25, 0x01	; 1
    1050:	50 40       	sbci	r21, 0x00	; 0
    1052:	a9 f7       	brne	.-22     	; 0x103e <__mulsf3_pse+0x64>
    1054:	9e 3f       	cpi	r25, 0xFE	; 254
    1056:	51 05       	cpc	r21, r1
    1058:	70 f0       	brcs	.+28     	; 0x1076 <__mulsf3_pse+0x9c>
    105a:	5c cf       	rjmp	.-328    	; 0xf14 <__fp_inf>
    105c:	a6 cf       	rjmp	.-180    	; 0xfaa <__fp_szero>
    105e:	5f 3f       	cpi	r21, 0xFF	; 255
    1060:	ec f3       	brlt	.-6      	; 0x105c <__mulsf3_pse+0x82>
    1062:	98 3e       	cpi	r25, 0xE8	; 232
    1064:	dc f3       	brlt	.-10     	; 0x105c <__mulsf3_pse+0x82>
    1066:	86 95       	lsr	r24
    1068:	77 95       	ror	r23
    106a:	67 95       	ror	r22
    106c:	b7 95       	ror	r27
    106e:	f7 95       	ror	r31
    1070:	e7 95       	ror	r30
    1072:	9f 5f       	subi	r25, 0xFF	; 255
    1074:	c1 f7       	brne	.-16     	; 0x1066 <__mulsf3_pse+0x8c>
    1076:	fe 2b       	or	r31, r30
    1078:	88 0f       	add	r24, r24
    107a:	91 1d       	adc	r25, r1
    107c:	96 95       	lsr	r25
    107e:	87 95       	ror	r24
    1080:	97 f9       	bld	r25, 7
    1082:	08 95       	ret

00001084 <__divmodhi4>:
    1084:	97 fb       	bst	r25, 7
    1086:	09 2e       	mov	r0, r25
    1088:	07 26       	eor	r0, r23
    108a:	0a d0       	rcall	.+20     	; 0x10a0 <__divmodhi4_neg1>
    108c:	77 fd       	sbrc	r23, 7
    108e:	04 d0       	rcall	.+8      	; 0x1098 <__divmodhi4_neg2>
    1090:	2e d0       	rcall	.+92     	; 0x10ee <__udivmodhi4>
    1092:	06 d0       	rcall	.+12     	; 0x10a0 <__divmodhi4_neg1>
    1094:	00 20       	and	r0, r0
    1096:	1a f4       	brpl	.+6      	; 0x109e <__divmodhi4_exit>

00001098 <__divmodhi4_neg2>:
    1098:	70 95       	com	r23
    109a:	61 95       	neg	r22
    109c:	7f 4f       	sbci	r23, 0xFF	; 255

0000109e <__divmodhi4_exit>:
    109e:	08 95       	ret

000010a0 <__divmodhi4_neg1>:
    10a0:	f6 f7       	brtc	.-4      	; 0x109e <__divmodhi4_exit>
    10a2:	90 95       	com	r25
    10a4:	81 95       	neg	r24
    10a6:	9f 4f       	sbci	r25, 0xFF	; 255
    10a8:	08 95       	ret

000010aa <__udivmodsi4>:
    10aa:	a1 e2       	ldi	r26, 0x21	; 33
    10ac:	1a 2e       	mov	r1, r26
    10ae:	aa 1b       	sub	r26, r26
    10b0:	bb 1b       	sub	r27, r27
    10b2:	fd 01       	movw	r30, r26
    10b4:	0d c0       	rjmp	.+26     	; 0x10d0 <__udivmodsi4_ep>

000010b6 <__udivmodsi4_loop>:
    10b6:	aa 1f       	adc	r26, r26
    10b8:	bb 1f       	adc	r27, r27
    10ba:	ee 1f       	adc	r30, r30
    10bc:	ff 1f       	adc	r31, r31
    10be:	a2 17       	cp	r26, r18
    10c0:	b3 07       	cpc	r27, r19
    10c2:	e4 07       	cpc	r30, r20
    10c4:	f5 07       	cpc	r31, r21
    10c6:	20 f0       	brcs	.+8      	; 0x10d0 <__udivmodsi4_ep>
    10c8:	a2 1b       	sub	r26, r18
    10ca:	b3 0b       	sbc	r27, r19
    10cc:	e4 0b       	sbc	r30, r20
    10ce:	f5 0b       	sbc	r31, r21

000010d0 <__udivmodsi4_ep>:
    10d0:	66 1f       	adc	r22, r22
    10d2:	77 1f       	adc	r23, r23
    10d4:	88 1f       	adc	r24, r24
    10d6:	99 1f       	adc	r25, r25
    10d8:	1a 94       	dec	r1
    10da:	69 f7       	brne	.-38     	; 0x10b6 <__udivmodsi4_loop>
    10dc:	60 95       	com	r22
    10de:	70 95       	com	r23
    10e0:	80 95       	com	r24
    10e2:	90 95       	com	r25
    10e4:	9b 01       	movw	r18, r22
    10e6:	ac 01       	movw	r20, r24
    10e8:	bd 01       	movw	r22, r26
    10ea:	cf 01       	movw	r24, r30
    10ec:	08 95       	ret

000010ee <__udivmodhi4>:
    10ee:	aa 1b       	sub	r26, r26
    10f0:	bb 1b       	sub	r27, r27
    10f2:	51 e1       	ldi	r21, 0x11	; 17
    10f4:	07 c0       	rjmp	.+14     	; 0x1104 <__udivmodhi4_ep>

000010f6 <__udivmodhi4_loop>:
    10f6:	aa 1f       	adc	r26, r26
    10f8:	bb 1f       	adc	r27, r27
    10fa:	a6 17       	cp	r26, r22
    10fc:	b7 07       	cpc	r27, r23
    10fe:	10 f0       	brcs	.+4      	; 0x1104 <__udivmodhi4_ep>
    1100:	a6 1b       	sub	r26, r22
    1102:	b7 0b       	sbc	r27, r23

00001104 <__udivmodhi4_ep>:
    1104:	88 1f       	adc	r24, r24
    1106:	99 1f       	adc	r25, r25
    1108:	5a 95       	dec	r21
    110a:	a9 f7       	brne	.-22     	; 0x10f6 <__udivmodhi4_loop>
    110c:	80 95       	com	r24
    110e:	90 95       	com	r25
    1110:	bc 01       	movw	r22, r24
    1112:	cd 01       	movw	r24, r26
    1114:	08 95       	ret

00001116 <do_rand>:
    1116:	af 92       	push	r10
    1118:	bf 92       	push	r11
    111a:	cf 92       	push	r12
    111c:	df 92       	push	r13
    111e:	ef 92       	push	r14
    1120:	ff 92       	push	r15
    1122:	0f 93       	push	r16
    1124:	1f 93       	push	r17
    1126:	cf 93       	push	r28
    1128:	df 93       	push	r29
    112a:	ec 01       	movw	r28, r24
    112c:	68 81       	ld	r22, Y
    112e:	79 81       	ldd	r23, Y+1	; 0x01
    1130:	8a 81       	ldd	r24, Y+2	; 0x02
    1132:	9b 81       	ldd	r25, Y+3	; 0x03
    1134:	61 15       	cp	r22, r1
    1136:	71 05       	cpc	r23, r1
    1138:	81 05       	cpc	r24, r1
    113a:	91 05       	cpc	r25, r1
    113c:	21 f4       	brne	.+8      	; 0x1146 <do_rand+0x30>
    113e:	64 e2       	ldi	r22, 0x24	; 36
    1140:	79 ed       	ldi	r23, 0xD9	; 217
    1142:	8b e5       	ldi	r24, 0x5B	; 91
    1144:	97 e0       	ldi	r25, 0x07	; 7
    1146:	2d e1       	ldi	r18, 0x1D	; 29
    1148:	33 ef       	ldi	r19, 0xF3	; 243
    114a:	41 e0       	ldi	r20, 0x01	; 1
    114c:	50 e0       	ldi	r21, 0x00	; 0
    114e:	0e 94 08 09 	call	0x1210	; 0x1210 <__divmodsi4>
    1152:	79 01       	movw	r14, r18
    1154:	8a 01       	movw	r16, r20
    1156:	27 ea       	ldi	r18, 0xA7	; 167
    1158:	31 e4       	ldi	r19, 0x41	; 65
    115a:	40 e0       	ldi	r20, 0x00	; 0
    115c:	50 e0       	ldi	r21, 0x00	; 0
    115e:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <__mulsi3>
    1162:	5b 01       	movw	r10, r22
    1164:	6c 01       	movw	r12, r24
    1166:	c8 01       	movw	r24, r16
    1168:	b7 01       	movw	r22, r14
    116a:	2c ee       	ldi	r18, 0xEC	; 236
    116c:	34 ef       	ldi	r19, 0xF4	; 244
    116e:	4f ef       	ldi	r20, 0xFF	; 255
    1170:	5f ef       	ldi	r21, 0xFF	; 255
    1172:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <__mulsi3>
    1176:	6a 0d       	add	r22, r10
    1178:	7b 1d       	adc	r23, r11
    117a:	8c 1d       	adc	r24, r12
    117c:	9d 1d       	adc	r25, r13
    117e:	97 ff       	sbrs	r25, 7
    1180:	04 c0       	rjmp	.+8      	; 0x118a <do_rand+0x74>
    1182:	61 50       	subi	r22, 0x01	; 1
    1184:	70 40       	sbci	r23, 0x00	; 0
    1186:	80 40       	sbci	r24, 0x00	; 0
    1188:	90 48       	sbci	r25, 0x80	; 128
    118a:	68 83       	st	Y, r22
    118c:	79 83       	std	Y+1, r23	; 0x01
    118e:	8a 83       	std	Y+2, r24	; 0x02
    1190:	9b 83       	std	Y+3, r25	; 0x03
    1192:	7f 77       	andi	r23, 0x7F	; 127
    1194:	cb 01       	movw	r24, r22
    1196:	df 91       	pop	r29
    1198:	cf 91       	pop	r28
    119a:	1f 91       	pop	r17
    119c:	0f 91       	pop	r16
    119e:	ff 90       	pop	r15
    11a0:	ef 90       	pop	r14
    11a2:	df 90       	pop	r13
    11a4:	cf 90       	pop	r12
    11a6:	bf 90       	pop	r11
    11a8:	af 90       	pop	r10
    11aa:	08 95       	ret

000011ac <rand_r>:
    11ac:	0e 94 8b 08 	call	0x1116	; 0x1116 <do_rand>
    11b0:	08 95       	ret

000011b2 <rand>:
    11b2:	85 e6       	ldi	r24, 0x65	; 101
    11b4:	91 e0       	ldi	r25, 0x01	; 1
    11b6:	0e 94 8b 08 	call	0x1116	; 0x1116 <do_rand>
    11ba:	08 95       	ret

000011bc <srand>:
    11bc:	a0 e0       	ldi	r26, 0x00	; 0
    11be:	b0 e0       	ldi	r27, 0x00	; 0
    11c0:	80 93 65 01 	sts	0x0165, r24
    11c4:	90 93 66 01 	sts	0x0166, r25
    11c8:	a0 93 67 01 	sts	0x0167, r26
    11cc:	b0 93 68 01 	sts	0x0168, r27
    11d0:	08 95       	ret

000011d2 <__mulsi3>:
    11d2:	62 9f       	mul	r22, r18
    11d4:	d0 01       	movw	r26, r0
    11d6:	73 9f       	mul	r23, r19
    11d8:	f0 01       	movw	r30, r0
    11da:	82 9f       	mul	r24, r18
    11dc:	e0 0d       	add	r30, r0
    11de:	f1 1d       	adc	r31, r1
    11e0:	64 9f       	mul	r22, r20
    11e2:	e0 0d       	add	r30, r0
    11e4:	f1 1d       	adc	r31, r1
    11e6:	92 9f       	mul	r25, r18
    11e8:	f0 0d       	add	r31, r0
    11ea:	83 9f       	mul	r24, r19
    11ec:	f0 0d       	add	r31, r0
    11ee:	74 9f       	mul	r23, r20
    11f0:	f0 0d       	add	r31, r0
    11f2:	65 9f       	mul	r22, r21
    11f4:	f0 0d       	add	r31, r0
    11f6:	99 27       	eor	r25, r25
    11f8:	72 9f       	mul	r23, r18
    11fa:	b0 0d       	add	r27, r0
    11fc:	e1 1d       	adc	r30, r1
    11fe:	f9 1f       	adc	r31, r25
    1200:	63 9f       	mul	r22, r19
    1202:	b0 0d       	add	r27, r0
    1204:	e1 1d       	adc	r30, r1
    1206:	f9 1f       	adc	r31, r25
    1208:	bd 01       	movw	r22, r26
    120a:	cf 01       	movw	r24, r30
    120c:	11 24       	eor	r1, r1
    120e:	08 95       	ret

00001210 <__divmodsi4>:
    1210:	97 fb       	bst	r25, 7
    1212:	09 2e       	mov	r0, r25
    1214:	05 26       	eor	r0, r21
    1216:	0e d0       	rcall	.+28     	; 0x1234 <__divmodsi4_neg1>
    1218:	57 fd       	sbrc	r21, 7
    121a:	04 d0       	rcall	.+8      	; 0x1224 <__divmodsi4_neg2>
    121c:	46 df       	rcall	.-372    	; 0x10aa <__udivmodsi4>
    121e:	0a d0       	rcall	.+20     	; 0x1234 <__divmodsi4_neg1>
    1220:	00 1c       	adc	r0, r0
    1222:	38 f4       	brcc	.+14     	; 0x1232 <__divmodsi4_exit>

00001224 <__divmodsi4_neg2>:
    1224:	50 95       	com	r21
    1226:	40 95       	com	r20
    1228:	30 95       	com	r19
    122a:	21 95       	neg	r18
    122c:	3f 4f       	sbci	r19, 0xFF	; 255
    122e:	4f 4f       	sbci	r20, 0xFF	; 255
    1230:	5f 4f       	sbci	r21, 0xFF	; 255

00001232 <__divmodsi4_exit>:
    1232:	08 95       	ret

00001234 <__divmodsi4_neg1>:
    1234:	f6 f7       	brtc	.-4      	; 0x1232 <__divmodsi4_exit>
    1236:	90 95       	com	r25
    1238:	80 95       	com	r24
    123a:	70 95       	com	r23
    123c:	61 95       	neg	r22
    123e:	7f 4f       	sbci	r23, 0xFF	; 255
    1240:	8f 4f       	sbci	r24, 0xFF	; 255
    1242:	9f 4f       	sbci	r25, 0xFF	; 255
    1244:	08 95       	ret

00001246 <_exit>:
    1246:	f8 94       	cli

00001248 <__stop_program>:
    1248:	ff cf       	rjmp	.-2      	; 0x1248 <__stop_program>
