# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../share/codes/4.3_afifo/afifo.v" \
"../../../../../../../share/codes/4.3_afifo/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
