<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a454d2762876f06cd629404d9c78624ac"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aceb586a737ac908f49d963b35a6eda94"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7a830ca427e37f0d42ec2206b46b4786"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a7a830ca427e37f0d42ec2206b46b4786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7cb863c1595623493d727c526f5c657"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:ab7cb863c1595623493d727c526f5c657"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#ab7cb863c1595623493d727c526f5c657">More...</a><br /></td></tr>
<tr class="separator:ab7cb863c1595623493d727c526f5c657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94df22d7eb6d4135edc1cccf268c5e09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a94df22d7eb6d4135edc1cccf268c5e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a94df22d7eb6d4135edc1cccf268c5e09">More...</a><br /></td></tr>
<tr class="separator:a94df22d7eb6d4135edc1cccf268c5e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18771d042c02694ced8ced3aa6d7ccb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a18771d042c02694ced8ced3aa6d7ccb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a18771d042c02694ced8ced3aa6d7ccb6">More...</a><br /></td></tr>
<tr class="separator:a18771d042c02694ced8ced3aa6d7ccb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08e05edadbb5803c66ce9a6e6439b94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:ac08e05edadbb5803c66ce9a6e6439b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#ac08e05edadbb5803c66ce9a6e6439b94">More...</a><br /></td></tr>
<tr class="separator:ac08e05edadbb5803c66ce9a6e6439b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a5debbc25df4b2f7be49e91e2a4f3f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a0a5debbc25df4b2f7be49e91e2a4f3f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a0a5debbc25df4b2f7be49e91e2a4f3f4">More...</a><br /></td></tr>
<tr class="separator:a0a5debbc25df4b2f7be49e91e2a4f3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa45e81b71f0357fb97a5f61e421f34e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:aaa45e81b71f0357fb97a5f61e421f34e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#aaa45e81b71f0357fb97a5f61e421f34e">More...</a><br /></td></tr>
<tr class="separator:aaa45e81b71f0357fb97a5f61e421f34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8e73b49fd85c9492729c89dc902757"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a1f8e73b49fd85c9492729c89dc902757"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a1f8e73b49fd85c9492729c89dc902757">More...</a><br /></td></tr>
<tr class="separator:a1f8e73b49fd85c9492729c89dc902757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aaaab7f2d5242cd00a130360839e259"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a1aaaab7f2d5242cd00a130360839e259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a1aaaab7f2d5242cd00a130360839e259">More...</a><br /></td></tr>
<tr class="separator:a1aaaab7f2d5242cd00a130360839e259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ef36cf4fe4c438bb350e6e18ce04ea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a6ef36cf4fe4c438bb350e6e18ce04ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a6ef36cf4fe4c438bb350e6e18ce04ea0">More...</a><br /></td></tr>
<tr class="separator:a6ef36cf4fe4c438bb350e6e18ce04ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf607b1437b1c5c804b5cfd79d0b35b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:accf607b1437b1c5c804b5cfd79d0b35b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#accf607b1437b1c5c804b5cfd79d0b35b">More...</a><br /></td></tr>
<tr class="separator:accf607b1437b1c5c804b5cfd79d0b35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1166ad757632ddbac83a476bbab54c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:adb1166ad757632ddbac83a476bbab54c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#adb1166ad757632ddbac83a476bbab54c">More...</a><br /></td></tr>
<tr class="separator:adb1166ad757632ddbac83a476bbab54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e8b8af621c9a5418867fb9bbe600f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a95e8b8af621c9a5418867fb9bbe600f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a95e8b8af621c9a5418867fb9bbe600f8">More...</a><br /></td></tr>
<tr class="separator:a95e8b8af621c9a5418867fb9bbe600f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f48c5623e9bbcb65f993981c10170c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:aa3f48c5623e9bbcb65f993981c10170c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#aa3f48c5623e9bbcb65f993981c10170c">More...</a><br /></td></tr>
<tr class="separator:aa3f48c5623e9bbcb65f993981c10170c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28da730ffa7f4566c8c28274e616d3de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a28da730ffa7f4566c8c28274e616d3de"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a28da730ffa7f4566c8c28274e616d3de">More...</a><br /></td></tr>
<tr class="separator:a28da730ffa7f4566c8c28274e616d3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f82785bf2eb73efbb60ec67d0285d34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a5f82785bf2eb73efbb60ec67d0285d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a5f82785bf2eb73efbb60ec67d0285d34">More...</a><br /></td></tr>
<tr class="separator:a5f82785bf2eb73efbb60ec67d0285d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b2c11eff5e7f61988ff01d38c14644"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:ae8b2c11eff5e7f61988ff01d38c14644"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#ae8b2c11eff5e7f61988ff01d38c14644">More...</a><br /></td></tr>
<tr class="separator:ae8b2c11eff5e7f61988ff01d38c14644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b6c037454dcfb028b045e199ac092b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a8b6c037454dcfb028b045e199ac092b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a8b6c037454dcfb028b045e199ac092b3">More...</a><br /></td></tr>
<tr class="separator:a8b6c037454dcfb028b045e199ac092b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178e3e30263188240d3a5065620a4861"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a178e3e30263188240d3a5065620a4861"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a178e3e30263188240d3a5065620a4861">More...</a><br /></td></tr>
<tr class="separator:a178e3e30263188240d3a5065620a4861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af6f10fd3a6d1154282ba3bda92ee41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a8af6f10fd3a6d1154282ba3bda92ee41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a8af6f10fd3a6d1154282ba3bda92ee41">More...</a><br /></td></tr>
<tr class="separator:a8af6f10fd3a6d1154282ba3bda92ee41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349d33119b9ec8f035771a6d3bf80e09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a349d33119b9ec8f035771a6d3bf80e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a349d33119b9ec8f035771a6d3bf80e09">More...</a><br /></td></tr>
<tr class="separator:a349d33119b9ec8f035771a6d3bf80e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64937f39e45347c103bc3009a369e9f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a64937f39e45347c103bc3009a369e9f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d9/d40/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d214_1_1_0d218.html#a64937f39e45347c103bc3009a369e9f0">More...</a><br /></td></tr>
<tr class="separator:a64937f39e45347c103bc3009a369e9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb586a737ac908f49d963b35a6eda94"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aceb586a737ac908f49d963b35a6eda94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afecf7a4bac59870129581a783d782b41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:afecf7a4bac59870129581a783d782b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454d2762876f06cd629404d9c78624ac"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a454d2762876f06cd629404d9c78624ac">EAX</a></td></tr>
<tr class="separator:a454d2762876f06cd629404d9c78624ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c9c1bb6646ac7462750a169bbff5b8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3168be86ebf6b845462c922854f4f9ba"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abcc413e959fc609d908049dc300145d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:abcc413e959fc609d908049dc300145d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d4/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d215_1_1_0d232.html#abcc413e959fc609d908049dc300145d1">More...</a><br /></td></tr>
<tr class="separator:abcc413e959fc609d908049dc300145d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa81c273c804721bf6c668cd55cdda552"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:aa81c273c804721bf6c668cd55cdda552"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/deb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d215_1_1_0d232.html#aa81c273c804721bf6c668cd55cdda552">More...</a><br /></td></tr>
<tr class="separator:aa81c273c804721bf6c668cd55cdda552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3168be86ebf6b845462c922854f4f9ba"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3168be86ebf6b845462c922854f4f9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a10b3c4d77a52704fbec2276ba0f95d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a3a10b3c4d77a52704fbec2276ba0f95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c9c1bb6646ac7462750a169bbff5b8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ad0c9c1bb6646ac7462750a169bbff5b8">EBX</a></td></tr>
<tr class="separator:ad0c9c1bb6646ac7462750a169bbff5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157b7cc825ecbf2a65a51a280cb8927c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acd22775ebaacd5d0c7dacec47da237b2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3845b7bc1a799ad8745c4bef501b1d58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a3845b7bc1a799ad8745c4bef501b1d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d4d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d216_1_1_0d236.html#a3845b7bc1a799ad8745c4bef501b1d58">More...</a><br /></td></tr>
<tr class="separator:a3845b7bc1a799ad8745c4bef501b1d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd22775ebaacd5d0c7dacec47da237b2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acd22775ebaacd5d0c7dacec47da237b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a627637f973795118f11fffc40cff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ad4a627637f973795118f11fffc40cff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157b7cc825ecbf2a65a51a280cb8927c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a157b7cc825ecbf2a65a51a280cb8927c">ECX</a></td></tr>
<tr class="separator:a157b7cc825ecbf2a65a51a280cb8927c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaac719317a45f8b603286eddaa81158"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae9dc1f1d9f79067258c12b1593bdcda0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac184e07c538e9c7df387300139e09a83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:ac184e07c538e9c7df387300139e09a83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d217_1_1_0d239.html#ac184e07c538e9c7df387300139e09a83">More...</a><br /></td></tr>
<tr class="separator:ac184e07c538e9c7df387300139e09a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61800bba61b95c170d76f89033c60548"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a61800bba61b95c170d76f89033c60548"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d8/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d217_1_1_0d239.html#a61800bba61b95c170d76f89033c60548">More...</a><br /></td></tr>
<tr class="separator:a61800bba61b95c170d76f89033c60548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb89d5de07a1d54d90c32661f0493ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a5cb89d5de07a1d54d90c32661f0493ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d8/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d217_1_1_0d239.html#a5cb89d5de07a1d54d90c32661f0493ce">More...</a><br /></td></tr>
<tr class="separator:a5cb89d5de07a1d54d90c32661f0493ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee1a375fd33c81e8c52d5c6932c161da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:aee1a375fd33c81e8c52d5c6932c161da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d217_1_1_0d239.html#aee1a375fd33c81e8c52d5c6932c161da">More...</a><br /></td></tr>
<tr class="separator:aee1a375fd33c81e8c52d5c6932c161da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af01da39edfc33084fe2007a4e79df7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a7af01da39edfc33084fe2007a4e79df7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d8/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d217_1_1_0d239.html#a7af01da39edfc33084fe2007a4e79df7">More...</a><br /></td></tr>
<tr class="separator:a7af01da39edfc33084fe2007a4e79df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6606e99c70378346330fbbb2405e40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:acc6606e99c70378346330fbbb2405e40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d217_1_1_0d239.html#acc6606e99c70378346330fbbb2405e40">More...</a><br /></td></tr>
<tr class="separator:acc6606e99c70378346330fbbb2405e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9dc1f1d9f79067258c12b1593bdcda0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae9dc1f1d9f79067258c12b1593bdcda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ea1d628786e761defaa7191cbc3b7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:af9ea1d628786e761defaa7191cbc3b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaac719317a45f8b603286eddaa81158"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#adaac719317a45f8b603286eddaa81158">EDX</a></td></tr>
<tr class="separator:adaac719317a45f8b603286eddaa81158"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a454d2762876f06cd629404d9c78624ac">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ad0c9c1bb6646ac7462750a169bbff5b8">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a157b7cc825ecbf2a65a51a280cb8927c">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#adaac719317a45f8b603286eddaa81158">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a157b7cc825ecbf2a65a51a280cb8927c"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a157b7cc825ecbf2a65a51a280cb8927c">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@216 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a454d2762876f06cd629404d9c78624ac"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a454d2762876f06cd629404d9c78624ac">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@214 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ad0c9c1bb6646ac7462750a169bbff5b8"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ad0c9c1bb6646ac7462750a169bbff5b8">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@215 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_adaac719317a45f8b603286eddaa81158"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#adaac719317a45f8b603286eddaa81158">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@217 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a454d2762876f06cd629404d9c78624ac">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ad0c9c1bb6646ac7462750a169bbff5b8">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a157b7cc825ecbf2a65a51a280cb8927c">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#adaac719317a45f8b603286eddaa81158">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a454d2762876f06cd629404d9c78624ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a454d2762876f06cd629404d9c78624ac">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ad0c9c1bb6646ac7462750a169bbff5b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0c9c1bb6646ac7462750a169bbff5b8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a157b7cc825ecbf2a65a51a280cb8927c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a157b7cc825ecbf2a65a51a280cb8927c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="adaac719317a45f8b603286eddaa81158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaac719317a45f8b603286eddaa81158">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
