# I/O Lanes in Each Bank

The following tables list the number of I/Os and lanes in each bank for each device and package option.

|<br /> Devices<br />|<br /> Packages<br />|<br /> North<br /> Corner I/Os<br />|South Corner I/Os|West Corner I/Os|
|Bank 0|Bank 7|Bank 1|Bank 3|Bank 2|Bank 6|Bank 4|Bank 5|
|HSIO|Lanes|HSIO|Lanes|HSIO|Lanes|JTAG|GPIO|Lanes|HSIO|Lanes|GPIO|Lanes|GPIO|Lanes|
|------------------------------------------------|-------------------------------------------------|------------------------------------------------------------------------------|-----------------|----------------|
|------|------|------|------|------|------|------|------|
|----|-----|----|-----|----|-----|----|----|-----|----|-----|----|-----|----|-----|
|MPF100|FCSG325|36|3|0|0|48|4|13|48|4|0|0|38|3|0|0|
|MPF200|FCSG325\_14.5x11|36|3|0|0|48|4|13|48|4|0|0|38|3|0|0|
|MPF200|FCSG536|60|5|0|0|60|5|13|96|8|0|0|84|7|0|0|
|MPF300|FCSG536|60|5|0|0|60|5|13|96|8|0|0|84|7|0|0|
|MPF100|FCVG484|60|5|0|0|60|5|13|96|8|0|0|68|5|0|0|
|MPF200|FCVG484|60|5|0|0|60|5|13|96|8|0|0|68|5|0|0|
|MPF300|FCVG484|60|5|0|0|60|5|13|96|8|0|0|68|5|0|0|
|MPF100|FCG484|48|4|0|0|48|4|13|84|7|0|0|64|5|0|0|
|MPF200|FCG484|48|4|0|0|48|4|13|84|7|0|0|64|5|0|0|
|MPF300|FCG484|48|4|0|0|48|4|13|84|7|0|0|64|5|0|0|
|MPF200|FCG784|72|6|24|2|60|5|13|96|8|0|0|92|7|44|3|
|MPF300|FCG784|72|6|24|2|60|5|13|96|8|0|0|92|7|44|3|
|MPF500|FCG784|72|6|24|2|60|5|13|96|8|0|0|92|7|44|3|
|MPF300|FCG1152|72|6|72|6|60|5|13|96|8|72|6|92|7|48|4|
|MPF500|FCG1152|72|6|96|8|60|5|13|96|8|96|8|92|7|72|6|

|Devices|Packages|North Corner I/Os|South Corner I/Os|West Corner I/Os|
|Bank 6|Bank 8|Bank 0|Bank 3|Bank 1|Bank 9|Bank 4|Bank 2|Bank 5|Bank 7|Bank 6|
|MSS HSIO|HSIO|Lanes|HSIO|Lanes|DEDIO|GPIO|Lanes|GPIO|Lanes|MSSIO|MSSIO|SGMII|GPIO|Lanes|MSS HSIO|
|-------|--------|-----------------|-----------------|----------------|
|------|------|------|------|------|------|------|------|------|------|------|
|--------|----|-----|----|-----|-----|----|-----|----|-----|-----|-----|-----|----|-----|--------|
|MPFS025|FCS325\_11x11|22|0|0|32|2|13|48|4|0|0|14|24|10|0|0|32|
|MPFS095|FCS325\_14.5x11|22|0|0|32|2|13|48|4|0|0|14|24|10|0|0|32|
|MPFS095|FCS536|44|0|0|60|5|13|84|7|0|0|14|24|10|24|2|44|
|MPFS160|FCS536|44|0|0|60|5|13|84|7|0|0|14|24|10|24|2|44|
|MPFS250|FCS536|44|0|0|60|5|13|84|7|0|0|14|24|10|24|2|44|
|MPFS025|FCV484|44|0|0|60|5|13|48|4|0|0|14|24|10|0|0|44|
|MPFS095|FCV484|44|0|0|60|5|13|84|7|0|0|14|24|10|0|0|44|
|MPFS160|FCV484|44|0|0|60|5|13|84|7|0|0|14|24|10|0|0|44|
|MPFS250|FCV484|44|0|0|60|5|13|84|7|0|0|14|24|10|0|0|44|
|MPFS095|FCV784|44|60|5|84|7|13|72|6|60|5|14|24|10|0|0|44|
|MPFS160|FCV784|44|60|5|84|7|13|72|6|72|6|14|24|10|24|2|44|
|MPFS250|FCV784|44|60|5|84|7|13|72|6|84|7|14|24|10|24|2|44|
|MPFS250|FC1152|44|60|5|84|7|13|72|6|96|8|14|24|10|60|5|44|
|MPFS460|FC1152|44|60|5|120|10|13|72|6|120|10|14|24|10|96|8|44|
|MPFS460|CG1509|44|60|5|120|10|13|72|6|132|11|14|24|10|132|11|44|

**Important:** Connectivity restrictions apply to the lanes listed as follows with regard to IOCDR and any IOD generic Rx interfaces using regional clock. This also implies a design cannot migrate from the MPF300, which has complete regional clock connectivity to the other devices with the listed impacted lanes.

The impacted lanes are as follows \(as documented in the associated Package Pin Assignment<br /> Table \(PPAT\)\): MPF100, MPF200: DDR\_S\_3 \(Bank 2, Lane 3\)â€¨MPF500: DDR\_S\_6 \(Bank 2, Lane<br /> 6\), DDR\_N\_9 \(Bank 7, Lane 9\)

Full duplex 1GbE and SGMII IOCDR are supported in the GPIO banks and permit only one per<br /> lane. See [Full Duplex 1GbE and SGMII IOCDR](GUID-05A35363-9255-45FE-B112-67BF5D886441.md).

**Parent topic:**[I/O Lanes](GUID-B00CC829-4AAC-4FE2-9326-48D393B06ED3.md)

