
*** Running vivado
    with args -log SevenSeg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SevenSeg.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SevenSeg.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.srcs/utils_1/imports/synth_1/SevenSeg.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.srcs/utils_1/imports/synth_1/SevenSeg.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top SevenSeg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8844 
WARNING: [Synth 8-1958] event expressions must result in a singular type [C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.srcs/sources_1/new/SevenSeg.sv:86]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 724.242 ; gain = 183.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SevenSeg' [C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.srcs/sources_1/new/SevenSeg.sv:75]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDriver' [C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.srcs/sources_1/new/SevenSeg.sv:37]
	Parameter N bound to: 8 - type: integer 
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter DISP_CLK_FREQ bound to: 400 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SevenSegTranslator' [C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.srcs/sources_1/new/SevenSeg.sv:4]
INFO: [Synth 8-226] default block is never used [C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.srcs/sources_1/new/SevenSeg.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegTranslator' (1#1) [C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.srcs/sources_1/new/SevenSeg.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDriver' (2#1) [C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.srcs/sources_1/new/SevenSeg.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'SevenSeg' (3#1) [C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.srcs/sources_1/new/SevenSeg.sv:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 762.863 ; gain = 222.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 762.863 ; gain = 222.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 762.863 ; gain = 222.594
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.srcs/constrs_1/new/SevenSeg.xdc]
Finished Parsing XDC File [C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.srcs/constrs_1/new/SevenSeg.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.srcs/constrs_1/new/SevenSeg.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SevenSeg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SevenSeg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 879.539 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 879.539 ; gain = 339.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 879.539 ; gain = 339.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 879.539 ; gain = 339.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 879.539 ; gain = 339.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
Module SevenSegDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[31]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[30]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[29]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[28]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[23]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[22]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[21]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[20]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[15]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[14]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[13]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[12]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[7]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[6]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[5]
WARNING: [Synth 8-3331] design SevenSegDriver has unconnected port data[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 879.539 ; gain = 339.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 884.355 ; gain = 344.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 885.500 ; gain = 345.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 917.586 ; gain = 377.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 932.473 ; gain = 392.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 932.473 ; gain = 392.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 932.473 ; gain = 392.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 932.473 ; gain = 392.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 932.473 ; gain = 392.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 932.473 ; gain = 392.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   237|
|3     |LUT1   |    43|
|4     |LUT2   |    84|
|5     |LUT3   |   306|
|6     |LUT4   |   335|
|7     |LUT5   |   379|
|8     |LUT6   |   392|
|9     |MUXF7  |     1|
|10    |FDRE   |    35|
|11    |IBUF   |     9|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |  1838|
|2     |  sdd    |SevenSegDriver |    79|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 932.473 ; gain = 392.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 932.473 ; gain = 275.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 932.473 ; gain = 392.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 238 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SevenSeg' is not ideal for floorplanning, since the cellview 'SevenSeg' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 947.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 947.461 ; gain = 656.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 947.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/iCloudDrive/~SchoolWork/Spring2024/ECE_4305/Drivers/SevenSeg/SevenSeg.runs/synth_1/SevenSeg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SevenSeg_utilization_synth.rpt -pb SevenSeg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 25 02:32:14 2024...
