#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18c2580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18b9f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x18f7c70 .functor NOT 1, L_0x18f96f0, C4<0>, C4<0>, C4<0>;
L_0x18f9450 .functor XOR 1, L_0x18f92f0, L_0x18f93b0, C4<0>, C4<0>;
L_0x18f95e0 .functor XOR 1, L_0x18f9450, L_0x18f9510, C4<0>, C4<0>;
v0x18f6fa0_0 .net *"_ivl_10", 0 0, L_0x18f9510;  1 drivers
v0x18f70a0_0 .net *"_ivl_12", 0 0, L_0x18f95e0;  1 drivers
v0x18f7180_0 .net *"_ivl_2", 0 0, L_0x18f9230;  1 drivers
v0x18f7270_0 .net *"_ivl_4", 0 0, L_0x18f92f0;  1 drivers
v0x18f7350_0 .net *"_ivl_6", 0 0, L_0x18f93b0;  1 drivers
v0x18f7480_0 .net *"_ivl_8", 0 0, L_0x18f9450;  1 drivers
v0x18f7560_0 .var "clk", 0 0;
v0x18f7600_0 .var/2u "stats1", 159 0;
v0x18f76c0_0 .var/2u "strobe", 0 0;
v0x18f7810_0 .net "tb_match", 0 0, L_0x18f96f0;  1 drivers
v0x18f78d0_0 .net "tb_mismatch", 0 0, L_0x18f7c70;  1 drivers
v0x18f7990_0 .net "x", 0 0, v0x18f45d0_0;  1 drivers
v0x18f7a30_0 .net "y", 0 0, v0x18f4690_0;  1 drivers
v0x18f7ad0_0 .net "z_dut", 0 0, L_0x18f90d0;  1 drivers
v0x18f7ba0_0 .net "z_ref", 0 0, L_0x18f7de0;  1 drivers
L_0x18f9230 .concat [ 1 0 0 0], L_0x18f7de0;
L_0x18f92f0 .concat [ 1 0 0 0], L_0x18f7de0;
L_0x18f93b0 .concat [ 1 0 0 0], L_0x18f90d0;
L_0x18f9510 .concat [ 1 0 0 0], L_0x18f7de0;
L_0x18f96f0 .cmp/eeq 1, L_0x18f9230, L_0x18f95e0;
S_0x18c0bc0 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x18b9f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x18f7d40 .functor NOT 1, v0x18f4690_0, C4<0>, C4<0>, C4<0>;
L_0x18f7de0 .functor OR 1, v0x18f45d0_0, L_0x18f7d40, C4<0>, C4<0>;
v0x18c3b70_0 .net *"_ivl_0", 0 0, L_0x18f7d40;  1 drivers
v0x18c3c10_0 .net "x", 0 0, v0x18f45d0_0;  alias, 1 drivers
v0x18f40d0_0 .net "y", 0 0, v0x18f4690_0;  alias, 1 drivers
v0x18f4170_0 .net "z", 0 0, L_0x18f7de0;  alias, 1 drivers
S_0x18f42b0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x18b9f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x18f44f0_0 .net "clk", 0 0, v0x18f7560_0;  1 drivers
v0x18f45d0_0 .var "x", 0 0;
v0x18f4690_0 .var "y", 0 0;
E_0x189f1d0 .event negedge, v0x18f44f0_0;
E_0x18a1650/0 .event negedge, v0x18f44f0_0;
E_0x18a1650/1 .event posedge, v0x18f44f0_0;
E_0x18a1650 .event/or E_0x18a1650/0, E_0x18a1650/1;
S_0x18f4730 .scope module, "top_module1" "top_module" 3 76, 4 15 0, S_0x18b9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x18f8fd0 .functor OR 1, L_0x18f8040, L_0x18f8600, C4<0>, C4<0>;
L_0x18f9040 .functor AND 1, L_0x18f8200, L_0x18f8dd0, C4<1>, C4<1>;
L_0x18f90d0 .functor XOR 1, L_0x18f8fd0, L_0x18f9040, C4<0>, C4<0>;
v0x18f66a0_0 .net "a1", 0 0, L_0x18f8040;  1 drivers
v0x18f6740_0 .net "a2", 0 0, L_0x18f8200;  1 drivers
v0x18f6810_0 .net "and_out", 0 0, L_0x18f9040;  1 drivers
v0x18f68e0_0 .net "b1", 0 0, L_0x18f8600;  1 drivers
v0x18f69b0_0 .net "b2", 0 0, L_0x18f8dd0;  1 drivers
v0x18f6aa0_0 .net "or_out", 0 0, L_0x18f8fd0;  1 drivers
v0x18f6b40_0 .net "x", 0 0, v0x18f45d0_0;  alias, 1 drivers
v0x18f6be0_0 .net "y", 0 0, v0x18f4690_0;  alias, 1 drivers
v0x18f6c80_0 .net "z", 0 0, L_0x18f90d0;  alias, 1 drivers
S_0x18f4910 .scope module, "inst_a1" "A" 4 22, 4 1 0, S_0x18f4730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x18f7fb0 .functor XOR 1, v0x18f45d0_0, v0x18f4690_0, C4<0>, C4<0>;
L_0x18f8040 .functor AND 1, L_0x18f7fb0, v0x18f45d0_0, C4<1>, C4<1>;
v0x18f4b80_0 .net *"_ivl_0", 0 0, L_0x18f7fb0;  1 drivers
v0x18f4c80_0 .net "x", 0 0, v0x18f45d0_0;  alias, 1 drivers
v0x18f4d90_0 .net "y", 0 0, v0x18f4690_0;  alias, 1 drivers
v0x18f4e80_0 .net "z", 0 0, L_0x18f8040;  alias, 1 drivers
S_0x18f4f80 .scope module, "inst_a2" "A" 4 23, 4 1 0, S_0x18f4730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x18f8170 .functor XOR 1, v0x18f45d0_0, v0x18f4690_0, C4<0>, C4<0>;
L_0x18f8200 .functor AND 1, L_0x18f8170, v0x18f45d0_0, C4<1>, C4<1>;
v0x18f51d0_0 .net *"_ivl_0", 0 0, L_0x18f8170;  1 drivers
v0x18f52d0_0 .net "x", 0 0, v0x18f45d0_0;  alias, 1 drivers
v0x18f5390_0 .net "y", 0 0, v0x18f4690_0;  alias, 1 drivers
v0x18f5430_0 .net "z", 0 0, L_0x18f8200;  alias, 1 drivers
S_0x18f5530 .scope module, "inst_b1" "B" 4 25, 4 8 0, S_0x18f4730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x18f8330 .functor NOT 1, v0x18f4690_0, C4<0>, C4<0>, C4<0>;
L_0x18f83c0 .functor AND 1, v0x18f45d0_0, L_0x18f8330, C4<1>, C4<1>;
L_0x18f84a0 .functor NOT 1, v0x18f45d0_0, C4<0>, C4<0>, C4<0>;
L_0x18f8510 .functor AND 1, L_0x18f84a0, v0x18f4690_0, C4<1>, C4<1>;
L_0x18f8600/d .functor OR 1, L_0x18f83c0, L_0x18f8510, C4<0>, C4<0>;
L_0x18f8600 .delay 1 (5000000000000,5000000000000,5000000000000) L_0x18f8600/d;
v0x18f57b0_0 .net *"_ivl_0", 0 0, L_0x18f8330;  1 drivers
v0x18f5890_0 .net *"_ivl_2", 0 0, L_0x18f83c0;  1 drivers
v0x18f5970_0 .net *"_ivl_4", 0 0, L_0x18f84a0;  1 drivers
v0x18f5a60_0 .net *"_ivl_6", 0 0, L_0x18f8510;  1 drivers
v0x18f5b40_0 .net "x", 0 0, v0x18f45d0_0;  alias, 1 drivers
v0x18f5c30_0 .net "y", 0 0, v0x18f4690_0;  alias, 1 drivers
v0x18f5d60_0 .net "z", 0 0, L_0x18f8600;  alias, 1 drivers
S_0x18f5ea0 .scope module, "inst_b2" "B" 4 26, 4 8 0, S_0x18f4730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x18f8910 .functor NOT 1, v0x18f4690_0, C4<0>, C4<0>, C4<0>;
L_0x18f8980 .functor AND 1, v0x18f45d0_0, L_0x18f8910, C4<1>, C4<1>;
L_0x18f8a60 .functor NOT 1, v0x18f45d0_0, C4<0>, C4<0>, C4<0>;
L_0x18f8ce0 .functor AND 1, L_0x18f8a60, v0x18f4690_0, C4<1>, C4<1>;
L_0x18f8dd0/d .functor OR 1, L_0x18f8980, L_0x18f8ce0, C4<0>, C4<0>;
L_0x18f8dd0 .delay 1 (5000000000000,5000000000000,5000000000000) L_0x18f8dd0/d;
v0x18f60a0_0 .net *"_ivl_0", 0 0, L_0x18f8910;  1 drivers
v0x18f61a0_0 .net *"_ivl_2", 0 0, L_0x18f8980;  1 drivers
v0x18f6280_0 .net *"_ivl_4", 0 0, L_0x18f8a60;  1 drivers
v0x18f6340_0 .net *"_ivl_6", 0 0, L_0x18f8ce0;  1 drivers
v0x18f6420_0 .net "x", 0 0, v0x18f45d0_0;  alias, 1 drivers
v0x18f64c0_0 .net "y", 0 0, v0x18f4690_0;  alias, 1 drivers
v0x18f6560_0 .net "z", 0 0, L_0x18f8dd0;  alias, 1 drivers
S_0x18f6df0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x18b9f30;
 .timescale -12 -12;
E_0x18a1790 .event anyedge, v0x18f76c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18f76c0_0;
    %nor/r;
    %assign/vec4 v0x18f76c0_0, 0;
    %wait E_0x18a1790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18f42b0;
T_1 ;
    %wait E_0x18a1650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x18f4690_0, 0;
    %assign/vec4 v0x18f45d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x18f42b0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x189f1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x18b9f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f7560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f76c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18b9f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x18f7560_0;
    %inv;
    %store/vec4 v0x18f7560_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x18b9f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18f44f0_0, v0x18f78d0_0, v0x18f7990_0, v0x18f7a30_0, v0x18f7ba0_0, v0x18f7ad0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18b9f30;
T_6 ;
    %load/vec4 v0x18f7600_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x18f7600_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18f7600_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x18f7600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f7600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18f7600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f7600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x18b9f30;
T_7 ;
    %wait E_0x18a1650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f7600_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7600_0, 4, 32;
    %load/vec4 v0x18f7810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x18f7600_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7600_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f7600_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7600_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x18f7ba0_0;
    %load/vec4 v0x18f7ba0_0;
    %load/vec4 v0x18f7ad0_0;
    %xor;
    %load/vec4 v0x18f7ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x18f7600_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7600_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x18f7600_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7600_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/mt2015_q4/iter0/response20/top_module.sv";
