============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Wed Jul  3 23:24:07 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_bnr.v
RUN-1001 : Project manager successfully analyzed 33 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 33161442492416"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 40 trigger nets, 40 data nets.
KIT-1004 : Chipwatcher code = 0000100110010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD_HDMI_DAFENQI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD_HDMI_DAFENQI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD_HDMI_DAFENQI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=130) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=130) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=130)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=130)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 7842/29 useful/useless nets, 5840/18 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 7495/24 useful/useless nets, 6265/20 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 406 better
SYN-1014 : Optimize round 2
SYN-1032 : 7169/45 useful/useless nets, 5939/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.006010s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (66.8%)

RUN-1004 : used memory is 195 MB, reserved memory is 164 MB, peak memory is 198 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7173/79 useful/useless nets, 5951/43 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 125 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 36 instances.
SYN-2501 : Optimize round 1, 74 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 7657/3 useful/useless nets, 6435/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 28780, tnet num: 7657, tinst num: 6434, tnode num: 38280, tedge num: 46914.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7657 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 234 (3.47), #lev = 7 (1.84)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 226 (3.55), #lev = 7 (1.82)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 564 instances into 226 LUTs, name keeping = 75%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 399 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 120 adder to BLE ...
SYN-4008 : Packed 120 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.568897s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (81.7%)

RUN-1004 : used memory is 201 MB, reserved memory is 173 MB, peak memory is 248 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.718848s wall, 2.000000s user + 0.031250s system = 2.031250s CPU (74.7%)

RUN-1004 : used memory is 201 MB, reserved memory is 174 MB, peak memory is 248 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (277 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/bnr/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/bnr/pclk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 5782 instances
RUN-0007 : 1743 luts, 2987 seqs, 615 mslices, 338 lslices, 71 pads, 19 brams, 0 dsps
RUN-1001 : There are total 7004 nets
RUN-1001 : 4679 nets have 2 pins
RUN-1001 : 1785 nets have [3 - 5] pins
RUN-1001 : 375 nets have [6 - 10] pins
RUN-1001 : 117 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     105     
RUN-1001 :   No   |  No   |  Yes  |    2193     
RUN-1001 :   No   |  Yes  |  No   |     54      
RUN-1001 :   Yes  |  No   |  No   |     54      
RUN-1001 :   Yes  |  No   |  Yes  |     581     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  23   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 45
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5780 instances, 1743 luts, 2987 seqs, 953 slices, 161 macros(953 instances: 615 mslices 338 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 1852 pins
PHY-0007 : Cell area utilization is 18%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 27343, tnet num: 7002, tinst num: 5780, tnode num: 36922, tedge num: 45658.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.728182s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (85.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.70009e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5780.
PHY-3001 : End clustering;  0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.18334e+06, overlap = 65.25
PHY-3002 : Step(2): len = 959993, overlap = 66
PHY-3002 : Step(3): len = 610253, overlap = 67.3438
PHY-3002 : Step(4): len = 531277, overlap = 68.0625
PHY-3002 : Step(5): len = 453551, overlap = 69
PHY-3002 : Step(6): len = 404045, overlap = 65.9688
PHY-3002 : Step(7): len = 352481, overlap = 82.7188
PHY-3002 : Step(8): len = 314805, overlap = 95.2812
PHY-3002 : Step(9): len = 283380, overlap = 100.688
PHY-3002 : Step(10): len = 256357, overlap = 113.406
PHY-3002 : Step(11): len = 241549, overlap = 132.75
PHY-3002 : Step(12): len = 219135, overlap = 139.781
PHY-3002 : Step(13): len = 205296, overlap = 146.938
PHY-3002 : Step(14): len = 192928, overlap = 153.594
PHY-3002 : Step(15): len = 183881, overlap = 165.625
PHY-3002 : Step(16): len = 177442, overlap = 174.938
PHY-3002 : Step(17): len = 164436, overlap = 175.938
PHY-3002 : Step(18): len = 158118, overlap = 176.562
PHY-3002 : Step(19): len = 153453, overlap = 181.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.41664e-05
PHY-3002 : Step(20): len = 161787, overlap = 179.344
PHY-3002 : Step(21): len = 167747, overlap = 176.969
PHY-3002 : Step(22): len = 170208, overlap = 174.438
PHY-3002 : Step(23): len = 170053, overlap = 170.781
PHY-3002 : Step(24): len = 160597, overlap = 152.312
PHY-3002 : Step(25): len = 160674, overlap = 130.094
PHY-3002 : Step(26): len = 159036, overlap = 120.312
PHY-3002 : Step(27): len = 159547, overlap = 116.219
PHY-3002 : Step(28): len = 158952, overlap = 117.344
PHY-3002 : Step(29): len = 159222, overlap = 120.062
PHY-3002 : Step(30): len = 157987, overlap = 119.562
PHY-3002 : Step(31): len = 157744, overlap = 119.562
PHY-3002 : Step(32): len = 156914, overlap = 110.969
PHY-3002 : Step(33): len = 156734, overlap = 113.5
PHY-3002 : Step(34): len = 156737, overlap = 120.938
PHY-3002 : Step(35): len = 156871, overlap = 121.312
PHY-3002 : Step(36): len = 156839, overlap = 121.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.83327e-05
PHY-3002 : Step(37): len = 159072, overlap = 121.75
PHY-3002 : Step(38): len = 159133, overlap = 121.719
PHY-3002 : Step(39): len = 159310, overlap = 113.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.66655e-05
PHY-3002 : Step(40): len = 161270, overlap = 118.469
PHY-3002 : Step(41): len = 161745, overlap = 118.5
PHY-3002 : Step(42): len = 163838, overlap = 112.844
PHY-3002 : Step(43): len = 164265, overlap = 103.906
PHY-3002 : Step(44): len = 164040, overlap = 101.781
PHY-3002 : Step(45): len = 163948, overlap = 104.562
PHY-3002 : Step(46): len = 164440, overlap = 105.062
PHY-3002 : Step(47): len = 164574, overlap = 109.062
PHY-3002 : Step(48): len = 164110, overlap = 108.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000113331
PHY-3002 : Step(49): len = 164837, overlap = 104.438
PHY-3002 : Step(50): len = 164945, overlap = 104.062
PHY-3002 : Step(51): len = 165253, overlap = 103.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017429s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 23%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.148195s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69924e-06
PHY-3002 : Step(52): len = 199855, overlap = 191.5
PHY-3002 : Step(53): len = 199709, overlap = 197.469
PHY-3002 : Step(54): len = 195751, overlap = 197.219
PHY-3002 : Step(55): len = 197177, overlap = 192.312
PHY-3002 : Step(56): len = 189936, overlap = 188.406
PHY-3002 : Step(57): len = 189982, overlap = 185.094
PHY-3002 : Step(58): len = 187444, overlap = 189.438
PHY-3002 : Step(59): len = 187388, overlap = 186.219
PHY-3002 : Step(60): len = 186242, overlap = 192.938
PHY-3002 : Step(61): len = 187283, overlap = 195.219
PHY-3002 : Step(62): len = 187991, overlap = 191.219
PHY-3002 : Step(63): len = 184086, overlap = 199.5
PHY-3002 : Step(64): len = 183924, overlap = 200.125
PHY-3002 : Step(65): len = 182683, overlap = 204.594
PHY-3002 : Step(66): len = 178198, overlap = 218.469
PHY-3002 : Step(67): len = 178258, overlap = 217.969
PHY-3002 : Step(68): len = 175174, overlap = 225.062
PHY-3002 : Step(69): len = 174904, overlap = 226.188
PHY-3002 : Step(70): len = 173672, overlap = 230.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.39849e-06
PHY-3002 : Step(71): len = 172947, overlap = 229.438
PHY-3002 : Step(72): len = 173034, overlap = 227.938
PHY-3002 : Step(73): len = 173034, overlap = 227.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.0797e-05
PHY-3002 : Step(74): len = 176651, overlap = 214.312
PHY-3002 : Step(75): len = 176882, overlap = 213.625
PHY-3002 : Step(76): len = 177763, overlap = 209.75
PHY-3002 : Step(77): len = 178267, overlap = 201.781
PHY-3002 : Step(78): len = 178699, overlap = 194.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.15939e-05
PHY-3002 : Step(79): len = 180361, overlap = 191.781
PHY-3002 : Step(80): len = 181039, overlap = 192.531
PHY-3002 : Step(81): len = 187217, overlap = 174.25
PHY-3002 : Step(82): len = 194429, overlap = 133.75
PHY-3002 : Step(83): len = 189289, overlap = 151.562
PHY-3002 : Step(84): len = 188708, overlap = 152.188
PHY-3002 : Step(85): len = 188037, overlap = 152.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.31879e-05
PHY-3002 : Step(86): len = 189495, overlap = 145.656
PHY-3002 : Step(87): len = 189636, overlap = 145.75
PHY-3002 : Step(88): len = 191885, overlap = 122.562
PHY-3002 : Step(89): len = 192618, overlap = 122.25
PHY-3002 : Step(90): len = 195884, overlap = 104.281
PHY-3002 : Step(91): len = 193357, overlap = 105.719
PHY-3002 : Step(92): len = 193132, overlap = 104.5
PHY-3002 : Step(93): len = 191476, overlap = 108.312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.63758e-05
PHY-3002 : Step(94): len = 192179, overlap = 106.281
PHY-3002 : Step(95): len = 192557, overlap = 106
PHY-3002 : Step(96): len = 192728, overlap = 106.188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000172752
PHY-3002 : Step(97): len = 196921, overlap = 101.125
PHY-3002 : Step(98): len = 197852, overlap = 98.9062
PHY-3002 : Step(99): len = 201316, overlap = 86.2812
PHY-3002 : Step(100): len = 197069, overlap = 88.4688
PHY-3002 : Step(101): len = 195392, overlap = 90.3125
PHY-3002 : Step(102): len = 195266, overlap = 91.4062
PHY-3002 : Step(103): len = 194243, overlap = 98.5625
PHY-3002 : Step(104): len = 194136, overlap = 98.2188
PHY-3002 : Step(105): len = 193170, overlap = 103.344
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000345503
PHY-3002 : Step(106): len = 193918, overlap = 89.9062
PHY-3002 : Step(107): len = 194480, overlap = 91.3125
PHY-3002 : Step(108): len = 194480, overlap = 91.3125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000691006
PHY-3002 : Step(109): len = 194966, overlap = 94
PHY-3002 : Step(110): len = 195704, overlap = 94.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 23%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.141521s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (77.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27364e-05
PHY-3002 : Step(111): len = 197239, overlap = 223.562
PHY-3002 : Step(112): len = 197239, overlap = 223.562
PHY-3002 : Step(113): len = 195398, overlap = 216.969
PHY-3002 : Step(114): len = 195306, overlap = 217.188
PHY-3002 : Step(115): len = 194655, overlap = 217.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.54729e-05
PHY-3002 : Step(116): len = 196744, overlap = 208.281
PHY-3002 : Step(117): len = 197259, overlap = 207.719
PHY-3002 : Step(118): len = 199806, overlap = 185.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.09458e-05
PHY-3002 : Step(119): len = 203116, overlap = 172.281
PHY-3002 : Step(120): len = 204053, overlap = 172.156
PHY-3002 : Step(121): len = 207440, overlap = 155.656
PHY-3002 : Step(122): len = 207751, overlap = 148.469
PHY-3002 : Step(123): len = 207825, overlap = 146.094
PHY-3002 : Step(124): len = 207732, overlap = 145.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000181892
PHY-3002 : Step(125): len = 209496, overlap = 132.969
PHY-3002 : Step(126): len = 210077, overlap = 132.125
PHY-3002 : Step(127): len = 211112, overlap = 129.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000363783
PHY-3002 : Step(128): len = 212675, overlap = 132.062
PHY-3002 : Step(129): len = 214788, overlap = 122.406
PHY-3002 : Step(130): len = 215994, overlap = 118.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000727566
PHY-3002 : Step(131): len = 217074, overlap = 116.969
PHY-3002 : Step(132): len = 217690, overlap = 117.062
PHY-3002 : Step(133): len = 218153, overlap = 111.719
PHY-3002 : Step(134): len = 218476, overlap = 106.938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00145513
PHY-3002 : Step(135): len = 219132, overlap = 106.094
PHY-3002 : Step(136): len = 219593, overlap = 106
PHY-3002 : Step(137): len = 219358, overlap = 107.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00291027
PHY-3002 : Step(138): len = 219650, overlap = 107.5
PHY-3002 : Step(139): len = 220087, overlap = 107.312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 27343, tnet num: 7002, tinst num: 5780, tnode num: 36922, tedge num: 45658.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 376.66 peak overflow 4.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7004.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 257272, over cnt = 981(2%), over = 3701, worst = 22
PHY-1001 : End global iterations;  0.432341s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (65.1%)

PHY-1001 : Congestion index: top1 = 58.71, top5 = 43.87, top10 = 36.50, top15 = 31.86.
PHY-1001 : End incremental global routing;  0.538595s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (69.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.212138s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (66.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.887574s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (59.9%)

OPT-1001 : Current memory(MB): used = 304, reserve = 272, peak = 304.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5588/7004.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 257272, over cnt = 981(2%), over = 3701, worst = 22
PHY-1002 : len = 277440, over cnt = 637(1%), over = 1510, worst = 15
PHY-1002 : len = 288712, over cnt = 188(0%), over = 368, worst = 15
PHY-1002 : len = 291936, over cnt = 21(0%), over = 27, worst = 3
PHY-1002 : len = 292480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.516053s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (45.4%)

PHY-1001 : Congestion index: top1 = 47.59, top5 = 39.78, top10 = 35.07, top15 = 31.73.
OPT-1001 : End congestion update;  0.626614s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (52.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.181856s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (43.0%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.808716s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (50.2%)

OPT-1001 : Current memory(MB): used = 309, reserve = 277, peak = 309.
OPT-1001 : End physical optimization;  2.730219s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (57.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1743 LUT to BLE ...
SYN-4008 : Packed 1743 LUT and 1026 SEQ to BLE.
SYN-4003 : Packing 1961 remaining SEQ's ...
SYN-4005 : Packed 680 SEQ with LUT/SLICE
SYN-4006 : 231 single LUT's are left
SYN-4006 : 1281 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 3024/4236 primitive instances ...
PHY-3001 : End packing;  0.284189s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (60.5%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 2660 instances
RUN-1001 : 1280 mslices, 1281 lslices, 71 pads, 19 brams, 0 dsps
RUN-1001 : There are total 6089 nets
RUN-1001 : 3811 nets have 2 pins
RUN-1001 : 1723 nets have [3 - 5] pins
RUN-1001 : 397 nets have [6 - 10] pins
RUN-1001 : 112 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 2658 instances, 2561 slices, 161 macros(953 instances: 615 mslices 338 lslices)
PHY-3001 : Cell area utilization is 32%
PHY-3001 : After packing: Len = 222981, Over = 160.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 22695, tnet num: 6087, tinst num: 2658, tnode num: 29330, tedge num: 39820.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6087 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.827947s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (79.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.28142e-05
PHY-3002 : Step(140): len = 218391, overlap = 164.25
PHY-3002 : Step(141): len = 216180, overlap = 164.5
PHY-3002 : Step(142): len = 210849, overlap = 176.75
PHY-3002 : Step(143): len = 207618, overlap = 179.5
PHY-3002 : Step(144): len = 206719, overlap = 176.25
PHY-3002 : Step(145): len = 205453, overlap = 174.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.56285e-05
PHY-3002 : Step(146): len = 207446, overlap = 165.25
PHY-3002 : Step(147): len = 208163, overlap = 162.75
PHY-3002 : Step(148): len = 210374, overlap = 158.25
PHY-3002 : Step(149): len = 211820, overlap = 155.75
PHY-3002 : Step(150): len = 212439, overlap = 153.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.12569e-05
PHY-3002 : Step(151): len = 214817, overlap = 150
PHY-3002 : Step(152): len = 215453, overlap = 146.25
PHY-3002 : Step(153): len = 218309, overlap = 132.25
PHY-3002 : Step(154): len = 219548, overlap = 124.25
PHY-3002 : Step(155): len = 221109, overlap = 125
PHY-3002 : Step(156): len = 220502, overlap = 121.25
PHY-3002 : Step(157): len = 220376, overlap = 124
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.681276s wall, 0.015625s user + 0.343750s system = 0.359375s CPU (52.8%)

PHY-3001 : Trial Legalized: Len = 256785
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6087 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.140767s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (88.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000156264
PHY-3002 : Step(158): len = 244668, overlap = 14
PHY-3002 : Step(159): len = 235295, overlap = 40.5
PHY-3002 : Step(160): len = 232240, overlap = 48
PHY-3002 : Step(161): len = 230393, overlap = 51.75
PHY-3002 : Step(162): len = 228858, overlap = 55.25
PHY-3002 : Step(163): len = 228198, overlap = 58.5
PHY-3002 : Step(164): len = 227984, overlap = 59.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000312529
PHY-3002 : Step(165): len = 229168, overlap = 56.75
PHY-3002 : Step(166): len = 230076, overlap = 55.25
PHY-3002 : Step(167): len = 230844, overlap = 55.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000625058
PHY-3002 : Step(168): len = 231398, overlap = 54.25
PHY-3002 : Step(169): len = 231576, overlap = 54
PHY-3002 : Step(170): len = 232199, overlap = 55.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007922s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 242568, Over = 0
PHY-3001 : Spreading special nets. 41 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021703s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.0%)

PHY-3001 : 58 instances has been re-located, deltaX = 15, deltaY = 39, maxDist = 2.
PHY-3001 : Final: Len = 243688, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 22695, tnet num: 6087, tinst num: 2659, tnode num: 29330, tedge num: 39820.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 237/6089.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 287088, over cnt = 708(2%), over = 1162, worst = 9
PHY-1002 : len = 292240, over cnt = 363(1%), over = 513, worst = 6
PHY-1002 : len = 295528, over cnt = 160(0%), over = 236, worst = 4
PHY-1002 : len = 298016, over cnt = 6(0%), over = 11, worst = 4
PHY-1002 : len = 298040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.737593s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (59.3%)

PHY-1001 : Congestion index: top1 = 40.58, top5 = 34.07, top10 = 30.58, top15 = 28.08.
PHY-1001 : End incremental global routing;  0.878830s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (60.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6087 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.187962s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (74.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.168761s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (64.2%)

OPT-1001 : Current memory(MB): used = 316, reserve = 285, peak = 316.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5351/6089.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 298040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030182s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.5%)

PHY-1001 : Congestion index: top1 = 40.58, top5 = 34.07, top10 = 30.58, top15 = 28.08.
OPT-1001 : End congestion update;  0.151545s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (82.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6087 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.118395s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (52.8%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.270168s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (69.4%)

OPT-1001 : Current memory(MB): used = 319, reserve = 287, peak = 319.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6087 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.119576s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (91.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5351/6089.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 298040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031074s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.6%)

PHY-1001 : Congestion index: top1 = 40.58, top5 = 34.07, top10 = 30.58, top15 = 28.08.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6087 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.138630s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (56.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 40.172414
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.717355s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (66.7%)

RUN-1003 : finish command "place" in  16.154204s wall, 9.968750s user + 2.421875s system = 12.390625s CPU (76.7%)

RUN-1004 : used memory is 300 MB, reserved memory is 269 MB, peak memory is 319 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2661 instances
RUN-1001 : 1280 mslices, 1281 lslices, 71 pads, 19 brams, 0 dsps
RUN-1001 : There are total 6089 nets
RUN-1001 : 3811 nets have 2 pins
RUN-1001 : 1723 nets have [3 - 5] pins
RUN-1001 : 397 nets have [6 - 10] pins
RUN-1001 : 112 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 22695, tnet num: 6087, tinst num: 2659, tnode num: 29330, tedge num: 39820.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1280 mslices, 1281 lslices, 71 pads, 19 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6087 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 286056, over cnt = 696(1%), over = 1140, worst = 9
PHY-1002 : len = 291216, over cnt = 357(1%), over = 504, worst = 6
PHY-1002 : len = 294096, over cnt = 191(0%), over = 272, worst = 5
PHY-1002 : len = 297336, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 297400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.740496s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (71.7%)

PHY-1001 : Congestion index: top1 = 40.37, top5 = 34.08, top10 = 30.47, top15 = 27.96.
PHY-1001 : End global routing;  0.858783s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (72.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 349, reserve = 319, peak = 352.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 602, reserve = 576, peak = 602.
PHY-1001 : End build detailed router design. 3.592837s wall, 2.718750s user + 0.093750s system = 2.812500s CPU (78.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 94520, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.469581s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (81.1%)

PHY-1001 : Current memory(MB): used = 635, reserve = 610, peak = 635.
PHY-1001 : End phase 1; 3.475267s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (80.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 753344, over cnt = 141(0%), over = 141, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 637, reserve = 611, peak = 637.
PHY-1001 : End initial routed; 17.812457s wall, 13.875000s user + 0.140625s system = 14.015625s CPU (78.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5283(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.026003s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (70.1%)

PHY-1001 : Current memory(MB): used = 643, reserve = 618, peak = 643.
PHY-1001 : End phase 2; 18.838600s wall, 14.593750s user + 0.140625s system = 14.734375s CPU (78.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 753344, over cnt = 141(0%), over = 141, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.031672s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 752136, over cnt = 54(0%), over = 54, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.111375s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (56.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 751832, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.097896s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (31.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 751832, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.062734s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (49.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5283(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.976564s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (65.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 26 feed throughs used by 24 nets
PHY-1001 : End commit to database; 0.633626s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (71.5%)

PHY-1001 : Current memory(MB): used = 674, reserve = 649, peak = 674.
PHY-1001 : End phase 3; 2.116284s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (64.2%)

PHY-1003 : Routed, final wirelength = 751832
PHY-1001 : Current memory(MB): used = 676, reserve = 651, peak = 676.
PHY-1001 : End export database. 0.021871s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.4%)

PHY-1001 : End detail routing;  28.297163s wall, 21.656250s user + 0.250000s system = 21.906250s CPU (77.4%)

RUN-1003 : finish command "route" in  30.080909s wall, 22.890625s user + 0.281250s system = 23.171875s CPU (77.0%)

RUN-1004 : used memory is 676 MB, reserved memory is 651 MB, peak memory is 676 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     3708   out of  19600   18.92%
#reg                     2992   out of  19600   15.27%
#le                      4989
  #lut only              1997   out of   4989   40.03%
  #reg only              1281   out of   4989   25.68%
  #lut&reg               1711   out of   4989   34.30%
#dsp                        0   out of     29    0.00%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                   10   out of     16   62.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                         Fanout
#1        u_hdmi_top/bnr/pclk                         GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                     1012
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                     176
#3        config_inst_syn_9                           GCLK               config             config_inst.jtck                               159
#4        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                     153
#5        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                               81
#6        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_hdmi_top/dpc/t3_med_of_med_b[1]_syn_12.q0    63
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                     34
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                     23
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                     0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |4989   |2755    |953     |2996    |19      |0       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |578    |364     |100     |351     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |209    |151     |40      |87      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |36     |36      |0       |18      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |158    |110     |40      |54      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |15     |5       |0       |15      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |369    |213     |60      |264     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |144    |74      |18      |117     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |15     |0       |0       |15      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |39     |22      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |35     |31      |0       |35      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |143    |82      |18      |117     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |14     |6       |0       |14      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |41     |24      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |34     |28      |0       |34      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |3169   |1558    |637     |1869    |8       |0       |
|    bnr                             |isp_bnr                                    |796    |179     |133     |578     |4       |0       |
|      linebuffer                    |shift_register                             |59     |43      |16      |31      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    dpc                             |isp_dpc                                    |1933   |1058    |407     |1112    |4       |0       |
|      linebuffer                    |shift_register                             |68     |52      |16      |31      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |10     |10      |0       |5       |1       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |290    |233     |36      |140     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |290    |233     |36      |140     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |80     |66      |12      |26      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |85     |69      |12      |33      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |78     |63      |12      |34      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |21     |18      |0       |21      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |7      |2       |0       |7       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |9      |7       |0       |9       |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |10     |8       |0       |10      |0       |0       |
|    u_video_driver                  |video_driver                               |150    |88      |61      |39      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |349    |266     |45      |213     |0       |0       |
|    u_sd_init                       |sd_init                                    |213    |161     |30      |110     |0       |0       |
|    u_sd_read                       |sd_read                                    |136    |105     |15      |103     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |294    |209     |72      |162     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |597    |356     |99      |396     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |597    |356     |99      |396     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |276    |152     |0       |259     |0       |0       |
|        reg_inst                    |register                                   |274    |150     |0       |257     |0       |0       |
|        tap_inst                    |tap                                        |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                    |321    |204     |99      |137     |0       |0       |
|        bus_inst                    |bus_top                                    |124    |77      |42      |45      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |50     |32      |18      |15      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                    |50     |31      |18      |14      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                    |16     |6       |6       |8       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |109    |80      |29      |57      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3798  
    #2          2       1050  
    #3          3       455   
    #4          4       218   
    #5        5-10      407   
    #6        11-50     130   
    #7       51-100      5    
    #8       101-500     2    
    #9        >500       1    
  Average     2.45            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 22695, tnet num: 6087, tinst num: 2659, tnode num: 29330, tedge num: 39820.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 6087 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/bnr/pclk
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: c9a8ec57b5731660ecb435825e720b35765bc1943dc0a2185b524f937127ee2f -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2659
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6089, pip num: 53049
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 26
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2365 valid insts, and 154748 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011100000000100110010011
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  4.807165s wall, 24.203125s user + 0.343750s system = 24.546875s CPU (510.6%)

RUN-1004 : used memory is 657 MB, reserved memory is 642 MB, peak memory is 858 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240703_232406.log"
