    ____  ____
   /   /\/   /
  /___/  \  /    VENDOR      : Xilinx Inc.
  \   \   \/     VERSION     : 10.1.03 (K.39)
   \   \         APPLICATION : compxlib
   /   /         CONTENTS    : Compilation Log
  /___/   /\     FILENAME    : compxlib.log
  \   \  /  \    CREATED ON  : Sat Dec  6 17:37:54 2014
   \___\/\___\

Library Source => '/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE'
Compilation Mode = FAST
Scheduling library compilation for VIRTEX-II 

Signature:-
------------------------------------------------------------------------------
compxlib -s mti_se
         -arch virtex2
         -lib unisim
         -lib unimacro
         -lib simprim
         -lib xilinxcorelib
         -l verilog
         -dir /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE
         -log compxlib.log
         -w
         -p /afs/csail.mit.edu/proj/redsocs/modeltech/linux
------------------------------------------------------------------------------
MTI => Model Technology ModelSim SE vlog 6.4a Compiler 2008.08 Aug 28 2008
Compiling Xilinx HDL Libraries for ModelSim SE Simulator
Language => verilog
Backing up setup files if any...
Output directory => '/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/mti_se'

--> Compiling verilog unisim library

ERROR:CAEInterfaces:444 - COMPXLIB[file]: unable to remove directory '/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/mti_se/unisims_ver'
