#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Feb  5 12:40:28 2023
# Process ID: 32404
# Current directory: /home/steeve/projects/apple-1-video-terminal-on-fpga/src/testbenches
# Command line: vivado
# Log file: /home/steeve/projects/apple-1-video-terminal-on-fpga/src/testbenches/vivado.log
# Journal file: /home/steeve/projects/apple-1-video-terminal-on-fpga/src/testbenches/vivado.jou
# Running On: spock, OS: Linux, CPU Frequency: 2194.881 MHz, CPU Physical cores: 4, Host memory: 8335 MB
#-----------------------------------------------------------
start_gui
create_project test_ip /home/steeve/projects/test_ip -part xc7a35tftg256-1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_gen
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {200.0} \
  CONFIG.CLKOUT1_JITTER {355.651} \
  CONFIG.CLKOUT1_PHASE_ERROR {237.634} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {14.31818} \
  CONFIG.CLK_OUT1_PORT {clk_out} \
  CONFIG.Component_Name {clk_gen} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {39.375} \
  CONFIG.MMCM_CLKIN1_PERIOD {20.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {68.750} \
  CONFIG.MMCM_DIVCLK_DIVIDE {2} \
  CONFIG.PRIMARY_PORT {clk_in} \
  CONFIG.PRIM_IN_FREQ {50.000} \
] [get_ips clk_gen]
generate_target {instantiation_template} [get_files /home/steeve/projects/test_ip/test_ip.srcs/sources_1/ip/clk_gen/clk_gen.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/steeve/projects/test_ip/test_ip.srcs/sources_1/ip/clk_gen/clk_gen.xci]
catch { config_ip_cache -export [get_ips -all clk_gen] }
export_ip_user_files -of_objects [get_files /home/steeve/projects/test_ip/test_ip.srcs/sources_1/ip/clk_gen/clk_gen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/steeve/projects/test_ip/test_ip.srcs/sources_1/ip/clk_gen/clk_gen.xci]
launch_runs clk_gen_synth_1 -jobs 2
wait_on_run clk_gen_synth_1
export_simulation -of_objects [get_files /home/steeve/projects/test_ip/test_ip.srcs/sources_1/ip/clk_gen/clk_gen.xci] -directory /home/steeve/projects/test_ip/test_ip.ip_user_files/sim_scripts -ip_user_files_dir /home/steeve/projects/test_ip/test_ip.ip_user_files -ipstatic_source_dir /home/steeve/projects/test_ip/test_ip.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/steeve/projects/test_ip/test_ip.cache/compile_simlib/modelsim} {questa=/home/steeve/projects/test_ip/test_ip.cache/compile_simlib/questa} {xcelium=/home/steeve/projects/test_ip/test_ip.cache/compile_simlib/xcelium} {vcs=/home/steeve/projects/test_ip/test_ip.cache/compile_simlib/vcs} {riviera=/home/steeve/projects/test_ip/test_ip.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
stop_gui
