<profile>

<section name = "Vitis HLS Report for 'matmul_plain'" level="0">
<item name = "Date">Sun Nov  3 23:22:34 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Matmul_no_op</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4167, 4167, 41.670 us, 41.670 us, 4168, 4168, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_15_1_VITIS_LOOP_16_2">4165, 4165, 86, 16, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1352, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">12, 5, 3091, 2855, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 557, -</column>
<column name="Register">-, -, 3329, 288, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">4, ~0, 2, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="ctrl_s_axi_U">ctrl_s_axi, 0, 0, 246, 424, 0</column>
<column name="dataAB_m_axi_U">dataAB_m_axi, 4, 0, 830, 694, 0</column>
<column name="dataA_m_axi_U">dataA_m_axi, 4, 0, 830, 694, 0</column>
<column name="dataB_m_axi_U">dataB_m_axi, 4, 0, 830, 694, 0</column>
<column name="fadd_32ns_32ns_32_4_full_dsp_1_U1">fadd_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U2">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 135, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15_1_fu_530_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln15_2_fu_500_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln15_fu_474_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln16_fu_1031_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln19_10_fu_836_p2">+, 0, 0, 71, 64, 10</column>
<column name="add_ln19_11_fu_870_p2">+, 0, 0, 71, 64, 10</column>
<column name="add_ln19_12_fu_904_p2">+, 0, 0, 71, 64, 10</column>
<column name="add_ln19_13_fu_938_p2">+, 0, 0, 71, 64, 10</column>
<column name="add_ln19_14_fu_972_p2">+, 0, 0, 71, 64, 10</column>
<column name="add_ln19_15_fu_997_p2">+, 0, 0, 71, 64, 10</column>
<column name="add_ln19_1_fu_602_p2">+, 0, 0, 71, 64, 7</column>
<column name="add_ln19_2_fu_627_p2">+, 0, 0, 71, 64, 8</column>
<column name="add_ln19_3_fu_652_p2">+, 0, 0, 71, 64, 8</column>
<column name="add_ln19_4_fu_677_p2">+, 0, 0, 71, 64, 9</column>
<column name="add_ln19_5_fu_702_p2">+, 0, 0, 71, 64, 9</column>
<column name="add_ln19_6_fu_727_p2">+, 0, 0, 71, 64, 9</column>
<column name="add_ln19_7_fu_752_p2">+, 0, 0, 71, 64, 9</column>
<column name="add_ln19_8_fu_777_p2">+, 0, 0, 71, 64, 10</column>
<column name="add_ln19_9_fu_802_p2">+, 0, 0, 71, 64, 10</column>
<column name="add_ln19_fu_571_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state81_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state87_pp0_stage5_iter5">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln15_1_fu_596_p2">icmp, 0, 0, 17, 9, 10</column>
<column name="icmp_ln15_fu_468_p2">icmp, 0, 0, 17, 9, 10</column>
<column name="icmp_ln16_fu_486_p2">icmp, 0, 0, 13, 5, 6</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage9_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="select_ln15_1_fu_506_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln15_fu_492_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">97, 19, 1, 19</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="dataAB_blk_n_AW">9, 2, 1, 2</column>
<column name="dataAB_blk_n_B">9, 2, 1, 2</column>
<column name="dataAB_blk_n_W">9, 2, 1, 2</column>
<column name="dataA_blk_n_AR">9, 2, 1, 2</column>
<column name="dataA_blk_n_R">9, 2, 1, 2</column>
<column name="dataB_ARADDR">81, 17, 64, 1088</column>
<column name="dataB_blk_n_AR">9, 2, 1, 2</column>
<column name="dataB_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_412_p0">37, 7, 32, 224</column>
<column name="grp_fu_412_p1">81, 17, 32, 544</column>
<column name="grp_fu_417_p0">81, 17, 32, 544</column>
<column name="grp_fu_417_p1">81, 17, 32, 544</column>
<column name="i_fu_152">9, 2, 5, 10</column>
<column name="indvar_flatten_fu_156">9, 2, 9, 18</column>
<column name="j_fu_148">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="AB_read_reg_1185">64, 0, 64, 0</column>
<column name="A_read_reg_1195">64, 0, 64, 0</column>
<column name="B_read_reg_1190">64, 0, 64, 0</column>
<column name="add_ln15_reg_1204">9, 0, 9, 0</column>
<column name="add_ln19_reg_1225">64, 0, 64, 0</column>
<column name="ap_CS_fsm">18, 0, 18, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="dataA_addr_reg_1219">64, 0, 64, 0</column>
<column name="dataB_addr_10_read_reg_1534">32, 0, 32, 0</column>
<column name="dataB_addr_10_reg_1328">64, 0, 64, 0</column>
<column name="dataB_addr_11_read_reg_1554">32, 0, 32, 0</column>
<column name="dataB_addr_11_reg_1349">64, 0, 64, 0</column>
<column name="dataB_addr_12_read_reg_1574">32, 0, 32, 0</column>
<column name="dataB_addr_12_reg_1375">64, 0, 64, 0</column>
<column name="dataB_addr_13_read_reg_1594">32, 0, 32, 0</column>
<column name="dataB_addr_13_reg_1401">64, 0, 64, 0</column>
<column name="dataB_addr_14_read_reg_1614">32, 0, 32, 0</column>
<column name="dataB_addr_14_reg_1427">64, 0, 64, 0</column>
<column name="dataB_addr_15_read_reg_1634">32, 0, 32, 0</column>
<column name="dataB_addr_15_reg_1433">64, 0, 64, 0</column>
<column name="dataB_addr_1_read_reg_1323">32, 0, 32, 0</column>
<column name="dataB_addr_1_reg_1254">64, 0, 64, 0</column>
<column name="dataB_addr_2_read_reg_1344">32, 0, 32, 0</column>
<column name="dataB_addr_2_reg_1260">64, 0, 64, 0</column>
<column name="dataB_addr_3_read_reg_1370">32, 0, 32, 0</column>
<column name="dataB_addr_3_reg_1266">64, 0, 64, 0</column>
<column name="dataB_addr_4_read_reg_1396">32, 0, 32, 0</column>
<column name="dataB_addr_4_reg_1272">64, 0, 64, 0</column>
<column name="dataB_addr_5_read_reg_1422">32, 0, 32, 0</column>
<column name="dataB_addr_5_reg_1278">64, 0, 64, 0</column>
<column name="dataB_addr_6_read_reg_1454">32, 0, 32, 0</column>
<column name="dataB_addr_6_reg_1284">64, 0, 64, 0</column>
<column name="dataB_addr_7_read_reg_1474">32, 0, 32, 0</column>
<column name="dataB_addr_7_reg_1290">64, 0, 64, 0</column>
<column name="dataB_addr_8_read_reg_1494">32, 0, 32, 0</column>
<column name="dataB_addr_8_reg_1296">64, 0, 64, 0</column>
<column name="dataB_addr_9_read_reg_1514">32, 0, 32, 0</column>
<column name="dataB_addr_9_reg_1307">64, 0, 64, 0</column>
<column name="dataB_addr_read_reg_1302">32, 0, 32, 0</column>
<column name="dataB_addr_reg_1244">64, 0, 64, 0</column>
<column name="first_iter_0_reg_398">1, 0, 1, 0</column>
<column name="i_fu_152">5, 0, 5, 0</column>
<column name="icmp_ln15_1_reg_1250">1, 0, 1, 0</column>
<column name="icmp_ln15_reg_1200">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_156">9, 0, 9, 0</column>
<column name="j_fu_148">5, 0, 5, 0</column>
<column name="mul_10_reg_1599">32, 0, 32, 0</column>
<column name="mul_11_reg_1619">32, 0, 32, 0</column>
<column name="mul_12_reg_1639">32, 0, 32, 0</column>
<column name="mul_13_reg_1654">32, 0, 32, 0</column>
<column name="mul_14_reg_1659">32, 0, 32, 0</column>
<column name="mul_1_reg_1381">32, 0, 32, 0</column>
<column name="mul_2_reg_1407">32, 0, 32, 0</column>
<column name="mul_3_reg_1439">32, 0, 32, 0</column>
<column name="mul_4_reg_1459">32, 0, 32, 0</column>
<column name="mul_5_reg_1479">32, 0, 32, 0</column>
<column name="mul_5_reg_1479_pp0_iter2_reg">32, 0, 32, 0</column>
<column name="mul_6_reg_1499">32, 0, 32, 0</column>
<column name="mul_6_reg_1499_pp0_iter2_reg">32, 0, 32, 0</column>
<column name="mul_7_reg_1519">32, 0, 32, 0</column>
<column name="mul_7_reg_1519_pp0_iter2_reg">32, 0, 32, 0</column>
<column name="mul_8_reg_1539">32, 0, 32, 0</column>
<column name="mul_8_reg_1539_pp0_iter2_reg">32, 0, 32, 0</column>
<column name="mul_9_reg_1559">32, 0, 32, 0</column>
<column name="mul_reg_1355">32, 0, 32, 0</column>
<column name="mul_s_reg_1579">32, 0, 32, 0</column>
<column name="reg_421">32, 0, 32, 0</column>
<column name="reg_425">32, 0, 32, 0</column>
<column name="reg_430">32, 0, 32, 0</column>
<column name="reg_435">32, 0, 32, 0</column>
<column name="reg_440">32, 0, 32, 0</column>
<column name="reg_445">32, 0, 32, 0</column>
<column name="select_ln15_1_reg_1214">5, 0, 5, 0</column>
<column name="select_ln15_reg_1209">5, 0, 5, 0</column>
<column name="first_iter_0_reg_398">64, 32, 1, 0</column>
<column name="icmp_ln15_1_reg_1250">64, 32, 1, 0</column>
<column name="mul_10_reg_1599">64, 32, 32, 0</column>
<column name="mul_11_reg_1619">64, 32, 32, 0</column>
<column name="mul_12_reg_1639">64, 32, 32, 0</column>
<column name="mul_13_reg_1654">64, 32, 32, 0</column>
<column name="mul_14_reg_1659">64, 32, 32, 0</column>
<column name="mul_9_reg_1559">64, 32, 32, 0</column>
<column name="mul_s_reg_1579">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_ctrl_AWVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_AWREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_AWADDR">in, 6, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WDATA">in, 32, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_WSTRB">in, 4, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARVALID">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARREADY">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_ARADDR">in, 6, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RVALID">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RREADY">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RDATA">out, 32, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_RRESP">out, 2, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BVALID">out, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BREADY">in, 1, s_axi, ctrl, scalar</column>
<column name="s_axi_ctrl_BRESP">out, 2, s_axi, ctrl, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul_plain, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, matmul_plain, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, matmul_plain, return value</column>
<column name="m_axi_dataA_AWVALID">out, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_AWREADY">in, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_AWADDR">out, 64, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_AWID">out, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_AWLEN">out, 8, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_AWSIZE">out, 3, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_AWBURST">out, 2, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_AWLOCK">out, 2, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_AWCACHE">out, 4, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_AWPROT">out, 3, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_AWQOS">out, 4, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_AWREGION">out, 4, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_AWUSER">out, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_WVALID">out, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_WREADY">in, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_WDATA">out, 32, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_WSTRB">out, 4, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_WLAST">out, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_WID">out, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_WUSER">out, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_ARVALID">out, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_ARREADY">in, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_ARADDR">out, 64, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_ARID">out, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_ARLEN">out, 8, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_ARSIZE">out, 3, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_ARBURST">out, 2, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_ARLOCK">out, 2, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_ARCACHE">out, 4, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_ARPROT">out, 3, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_ARQOS">out, 4, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_ARREGION">out, 4, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_ARUSER">out, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_RVALID">in, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_RREADY">out, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_RDATA">in, 32, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_RLAST">in, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_RID">in, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_RUSER">in, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_RRESP">in, 2, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_BVALID">in, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_BREADY">out, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_BRESP">in, 2, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_BID">in, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataA_BUSER">in, 1, m_axi, dataA, pointer</column>
<column name="m_axi_dataB_AWVALID">out, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_AWREADY">in, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_AWADDR">out, 64, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_AWID">out, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_AWLEN">out, 8, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_AWSIZE">out, 3, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_AWBURST">out, 2, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_AWLOCK">out, 2, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_AWCACHE">out, 4, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_AWPROT">out, 3, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_AWQOS">out, 4, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_AWREGION">out, 4, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_AWUSER">out, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_WVALID">out, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_WREADY">in, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_WDATA">out, 32, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_WSTRB">out, 4, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_WLAST">out, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_WID">out, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_WUSER">out, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_ARVALID">out, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_ARREADY">in, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_ARADDR">out, 64, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_ARID">out, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_ARLEN">out, 8, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_ARSIZE">out, 3, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_ARBURST">out, 2, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_ARLOCK">out, 2, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_ARCACHE">out, 4, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_ARPROT">out, 3, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_ARQOS">out, 4, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_ARREGION">out, 4, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_ARUSER">out, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_RVALID">in, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_RREADY">out, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_RDATA">in, 32, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_RLAST">in, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_RID">in, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_RUSER">in, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_RRESP">in, 2, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_BVALID">in, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_BREADY">out, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_BRESP">in, 2, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_BID">in, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataB_BUSER">in, 1, m_axi, dataB, pointer</column>
<column name="m_axi_dataAB_AWVALID">out, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_AWREADY">in, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_AWADDR">out, 64, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_AWID">out, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_AWLEN">out, 8, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_AWSIZE">out, 3, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_AWBURST">out, 2, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_AWLOCK">out, 2, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_AWCACHE">out, 4, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_AWPROT">out, 3, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_AWQOS">out, 4, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_AWREGION">out, 4, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_AWUSER">out, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_WVALID">out, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_WREADY">in, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_WDATA">out, 32, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_WSTRB">out, 4, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_WLAST">out, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_WID">out, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_WUSER">out, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_ARVALID">out, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_ARREADY">in, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_ARADDR">out, 64, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_ARID">out, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_ARLEN">out, 8, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_ARSIZE">out, 3, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_ARBURST">out, 2, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_ARLOCK">out, 2, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_ARCACHE">out, 4, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_ARPROT">out, 3, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_ARQOS">out, 4, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_ARREGION">out, 4, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_ARUSER">out, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_RVALID">in, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_RREADY">out, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_RDATA">in, 32, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_RLAST">in, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_RID">in, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_RUSER">in, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_RRESP">in, 2, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_BVALID">in, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_BREADY">out, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_BRESP">in, 2, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_BID">in, 1, m_axi, dataAB, pointer</column>
<column name="m_axi_dataAB_BUSER">in, 1, m_axi, dataAB, pointer</column>
</table>
</item>
</section>
</profile>
