

================================================================
== Vivado HLS Report for 'Loop_D_i1_proc5'
================================================================
* Date:           Mon Feb 21 13:58:40 2022

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.186|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2113|  2113|  2113|  2113|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- D_i1    |  2112|  2112|        66|          -|          -|    32|    no    |
        | + D_j1   |    64|    64|         2|          -|          -|    32|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     95|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     72|    -|
|Register         |        -|      -|      61|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      61|    167|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |D_pipe_2_V_din      |     +    |      0|  0|  39|          32|           1|
    |i1_fu_83_p2         |     +    |      0|  0|  15|           6|           1|
    |j1_fu_95_p2         |     +    |      0|  0|  15|           6|           1|
    |ap_block_state3     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln27_fu_77_p2  |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln28_fu_89_p2  |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  95|          58|          19|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |B_pipe_1_V_blk_n  |   9|          2|    1|          2|
    |D_pipe_2_V_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm         |  27|          5|    1|          5|
    |ap_done           |   9|          2|    1|          2|
    |i1_0_reg_55       |   9|          2|    6|         12|
    |j1_0_reg_66       |   9|          2|    6|         12|
    +------------------+----+-----------+-----+-----------+
    |Total             |  72|         15|   16|         35|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   4|   0|    4|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    |i1_0_reg_55    |   6|   0|    6|          0|
    |i1_reg_110     |   6|   0|    6|          0|
    |j1_0_reg_66    |   6|   0|    6|          0|
    |j1_reg_118     |   6|   0|    6|          0|
    |tmp_2_reg_123  |  32|   0|   32|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  61|   0|   61|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | Loop_D_i1_proc5 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | Loop_D_i1_proc5 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | Loop_D_i1_proc5 | return value |
|ap_done             | out |    1| ap_ctrl_hs | Loop_D_i1_proc5 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | Loop_D_i1_proc5 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | Loop_D_i1_proc5 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | Loop_D_i1_proc5 | return value |
|B_pipe_1_V_dout     |  in |   32|   ap_fifo  |    B_pipe_1_V   |    pointer   |
|B_pipe_1_V_empty_n  |  in |    1|   ap_fifo  |    B_pipe_1_V   |    pointer   |
|B_pipe_1_V_read     | out |    1|   ap_fifo  |    B_pipe_1_V   |    pointer   |
|D_pipe_2_V_din      | out |   32|   ap_fifo  |    D_pipe_2_V   |    pointer   |
|D_pipe_2_V_full_n   |  in |    1|   ap_fifo  |    D_pipe_2_V   |    pointer   |
|D_pipe_2_V_write    | out |    1|   ap_fifo  |    D_pipe_2_V   |    pointer   |
+--------------------+-----+-----+------------+-----------------+--------------+

