

================================================================
== Vivado HLS Report for 'stream_in_row_l0'
================================================================
* Date:           Tue May 10 21:15:48 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 1.943 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      325| 4.000 ns | 1.300 us |    1|  325|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      323|      323|         3|          1|          1|   322|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     71|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        -|      -|      83|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      83|    155|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |w_fu_191_p2                       |     +    |      0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_109                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_132                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op22_read_state3     |    and   |      0|  0|   2|           1|           1|
    |empty_80_fu_197_p2                |   icmp   |      0|  0|  13|           9|           9|
    |empty_81_fu_203_p2                |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln22_fu_185_p2               |   icmp   |      0|  0|  13|           9|           9|
    |empty_82_fu_209_p2                |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  71|          45|          29|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_w_0_phi_fu_162_p4          |   9|          2|    9|         18|
    |ap_phi_reg_pp0_iter1_p_016_0_reg_170  |   9|          2|   24|         48|
    |ap_phi_reg_pp0_iter2_p_016_0_reg_170  |   9|          2|   24|         48|
    |in_V_V_blk_n                          |   9|          2|    1|          2|
    |w_0_reg_158                           |   9|          2|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  84|         18|   70|        142|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_016_0_reg_170  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_p_016_0_reg_170  |  24|   0|   24|          0|
    |empty_82_reg_240                      |   1|   0|    1|          0|
    |icmp_ln22_reg_231                     |   1|   0|    1|          0|
    |w_0_reg_158                           |   9|   0|    9|          0|
    |w_0_reg_158_pp0_iter1_reg             |   9|   0|    9|          0|
    |w_reg_235                             |   9|   0|    9|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  83|   0|   83|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | stream_in_row_l0 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | stream_in_row_l0 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | stream_in_row_l0 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | stream_in_row_l0 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | stream_in_row_l0 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | stream_in_row_l0 | return value |
|in_V_V_dout              |  in |   24|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n           |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read              | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|row_buffer_0_V_address1  | out |    9|  ap_memory |  row_buffer_0_V  |     array    |
|row_buffer_0_V_ce1       | out |    1|  ap_memory |  row_buffer_0_V  |     array    |
|row_buffer_0_V_we1       | out |    1|  ap_memory |  row_buffer_0_V  |     array    |
|row_buffer_0_V_d1        | out |   24|  ap_memory |  row_buffer_0_V  |     array    |
|row_buffer_1_V_address1  | out |    9|  ap_memory |  row_buffer_1_V  |     array    |
|row_buffer_1_V_ce1       | out |    1|  ap_memory |  row_buffer_1_V  |     array    |
|row_buffer_1_V_we1       | out |    1|  ap_memory |  row_buffer_1_V  |     array    |
|row_buffer_1_V_d1        | out |   24|  ap_memory |  row_buffer_1_V  |     array    |
|row_buffer_2_V_address1  | out |    9|  ap_memory |  row_buffer_2_V  |     array    |
|row_buffer_2_V_ce1       | out |    1|  ap_memory |  row_buffer_2_V  |     array    |
|row_buffer_2_V_we1       | out |    1|  ap_memory |  row_buffer_2_V  |     array    |
|row_buffer_2_V_d1        | out |   24|  ap_memory |  row_buffer_2_V  |     array    |
|row_buffer_3_V_address1  | out |    9|  ap_memory |  row_buffer_3_V  |     array    |
|row_buffer_3_V_ce1       | out |    1|  ap_memory |  row_buffer_3_V  |     array    |
|row_buffer_3_V_we1       | out |    1|  ap_memory |  row_buffer_3_V  |     array    |
|row_buffer_3_V_d1        | out |   24|  ap_memory |  row_buffer_3_V  |     array    |
|skip_flag                |  in |    1|   ap_none  |     skip_flag    |    scalar    |
|rowBufferIdx_V           |  in |    2|   ap_none  |  rowBufferIdx_V  |    scalar    |
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([322 x i24]* %row_buffer_0_V, [322 x i24]* %row_buffer_1_V, [322 x i24]* %row_buffer_2_V, [322 x i24]* %row_buffer_3_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rowBufferIdx_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %rowBufferIdx_V)"   --->   Operation 8 'read' 'rowBufferIdx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%skip_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %skip_flag)"   --->   Operation 9 'read' 'skip_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %skip_flag_read, label %.loopexit, label %.preheader.preheader" [./src/conv2d_l0.hpp:19]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.75ns)   --->   "br label %.preheader" [./src/conv2d_l0.hpp:22]   --->   Operation 11 'br' <Predicate = (!skip_flag_read)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%w_0 = phi i9 [ %w, %hls_label_20_end ], [ 0, %.preheader.preheader ]"   --->   Operation 12 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln22 = icmp eq i9 %w_0, -190" [./src/conv2d_l0.hpp:22]   --->   Operation 13 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 322, i64 322, i64 322)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.92ns)   --->   "%w = add i9 %w_0, 1" [./src/conv2d_l0.hpp:22]   --->   Operation 15 'add' 'w' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.loopexit.loopexit, label %hls_label_20_begin" [./src/conv2d_l0.hpp:22]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.85ns)   --->   "%empty_80 = icmp eq i9 %w_0, -191" [./src/conv2d_l0.hpp:22]   --->   Operation 17 'icmp' 'empty_80' <Predicate = (!icmp_ln22)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.85ns)   --->   "%empty_81 = icmp eq i9 %w_0, 0" [./src/conv2d_l0.hpp:22]   --->   Operation 18 'icmp' 'empty_81' <Predicate = (!icmp_ln22)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.33ns)   --->   "%empty_82 = or i1 %empty_81, %empty_80" [./src/conv2d_l0.hpp:22]   --->   Operation 19 'or' 'empty_82' <Predicate = (!icmp_ln22)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.75ns)   --->   "br i1 %empty_82, label %._crit_edge23, label %1" [./src/conv2d_l0.hpp:22]   --->   Operation 20 'br' <Predicate = (!icmp_ln22)> <Delay = 0.75>
ST_2 : Operation 21 [1/1] (0.88ns)   --->   "switch i2 %rowBufferIdx_V_read, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [./src/conv2d_l0.hpp:30]   --->   Operation 21 'switch' <Predicate = (!icmp_ln22)> <Delay = 0.88>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 22 [1/1] (1.75ns)   --->   "%tmp_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [./src/conv2d_l0.hpp:26]   --->   Operation 22 'read' 'tmp_V' <Predicate = (!icmp_ln22 & !empty_82)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1024> <FIFO>
ST_3 : Operation 23 [1/1] (0.75ns)   --->   "br label %._crit_edge23" [./src/conv2d_l0.hpp:27]   --->   Operation 23 'br' <Predicate = (!icmp_ln22 & !empty_82)> <Delay = 0.75>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50026)" [./src/conv2d_l0.hpp:22]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_l0.hpp:23]   --->   Operation 25 'specpipeline' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%p_016_0 = phi i24 [ %tmp_V, %1 ], [ 0, %hls_label_20_begin ]"   --->   Operation 26 'phi' 'p_016_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i9 %w_0 to i64" [./src/conv2d_l0.hpp:30]   --->   Operation 27 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%row_buffer_0_V_addr = getelementptr [322 x i24]* %row_buffer_0_V, i64 0, i64 %zext_ln30" [./src/conv2d_l0.hpp:30]   --->   Operation 28 'getelementptr' 'row_buffer_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%row_buffer_1_V_addr = getelementptr [322 x i24]* %row_buffer_1_V, i64 0, i64 %zext_ln30" [./src/conv2d_l0.hpp:30]   --->   Operation 29 'getelementptr' 'row_buffer_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%row_buffer_2_V_addr = getelementptr [322 x i24]* %row_buffer_2_V, i64 0, i64 %zext_ln30" [./src/conv2d_l0.hpp:30]   --->   Operation 30 'getelementptr' 'row_buffer_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%row_buffer_3_V_addr = getelementptr [322 x i24]* %row_buffer_3_V, i64 0, i64 %zext_ln30" [./src/conv2d_l0.hpp:30]   --->   Operation 31 'getelementptr' 'row_buffer_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.35ns)   --->   "store i24 %p_016_0, i24* %row_buffer_2_V_addr, align 4" [./src/conv2d_l0.hpp:30]   --->   Operation 32 'store' <Predicate = (rowBufferIdx_V_read == 2)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %hls_label_20_end" [./src/conv2d_l0.hpp:30]   --->   Operation 33 'br' <Predicate = (rowBufferIdx_V_read == 2)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.35ns)   --->   "store i24 %p_016_0, i24* %row_buffer_1_V_addr, align 4" [./src/conv2d_l0.hpp:30]   --->   Operation 34 'store' <Predicate = (rowBufferIdx_V_read == 1)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br label %hls_label_20_end" [./src/conv2d_l0.hpp:30]   --->   Operation 35 'br' <Predicate = (rowBufferIdx_V_read == 1)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.35ns)   --->   "store i24 %p_016_0, i24* %row_buffer_0_V_addr, align 4" [./src/conv2d_l0.hpp:30]   --->   Operation 36 'store' <Predicate = (rowBufferIdx_V_read == 0)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %hls_label_20_end" [./src/conv2d_l0.hpp:30]   --->   Operation 37 'br' <Predicate = (rowBufferIdx_V_read == 0)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.35ns)   --->   "store i24 %p_016_0, i24* %row_buffer_3_V_addr, align 4" [./src/conv2d_l0.hpp:30]   --->   Operation 38 'store' <Predicate = (rowBufferIdx_V_read == 3)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %hls_label_20_end" [./src/conv2d_l0.hpp:30]   --->   Operation 39 'br' <Predicate = (rowBufferIdx_V_read == 3)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50026, i32 %tmp)" [./src/conv2d_l0.hpp:31]   --->   Operation 40 'specregionend' 'empty_83' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader" [./src/conv2d_l0.hpp:22]   --->   Operation 41 'br' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 42 'br' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_l0.hpp:32]   --->   Operation 43 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ row_buffer_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ row_buffer_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ row_buffer_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ row_buffer_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ skip_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rowBufferIdx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 000000]
specmemcore_ln0     (specmemcore      ) [ 000000]
rowBufferIdx_V_read (read             ) [ 001110]
skip_flag_read      (read             ) [ 011111]
br_ln19             (br               ) [ 000000]
br_ln22             (br               ) [ 011110]
w_0                 (phi              ) [ 001110]
icmp_ln22           (icmp             ) [ 001110]
empty               (speclooptripcount) [ 000000]
w                   (add              ) [ 011110]
br_ln22             (br               ) [ 000000]
empty_80            (icmp             ) [ 000000]
empty_81            (icmp             ) [ 000000]
empty_82            (or               ) [ 001110]
br_ln22             (br               ) [ 001110]
switch_ln30         (switch           ) [ 000000]
tmp_V               (read             ) [ 001110]
br_ln27             (br               ) [ 001110]
tmp                 (specregionbegin  ) [ 000000]
specpipeline_ln23   (specpipeline     ) [ 000000]
p_016_0             (phi              ) [ 001010]
zext_ln30           (zext             ) [ 000000]
row_buffer_0_V_addr (getelementptr    ) [ 000000]
row_buffer_1_V_addr (getelementptr    ) [ 000000]
row_buffer_2_V_addr (getelementptr    ) [ 000000]
row_buffer_3_V_addr (getelementptr    ) [ 000000]
store_ln30          (store            ) [ 000000]
br_ln30             (br               ) [ 000000]
store_ln30          (store            ) [ 000000]
br_ln30             (br               ) [ 000000]
store_ln30          (store            ) [ 000000]
br_ln30             (br               ) [ 000000]
store_ln30          (store            ) [ 000000]
br_ln30             (br               ) [ 000000]
empty_83            (specregionend    ) [ 000000]
br_ln22             (br               ) [ 011110]
br_ln0              (br               ) [ 000000]
ret_ln32            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_buffer_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_0_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="row_buffer_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_1_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="row_buffer_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_2_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="row_buffer_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_3_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="skip_flag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_flag"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rowBufferIdx_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowBufferIdx_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49978"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50026"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="rowBufferIdx_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowBufferIdx_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="skip_flag_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip_flag_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_V_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="24" slack="0"/>
<pin id="86" dir="0" index="1" bw="24" slack="0"/>
<pin id="87" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="row_buffer_0_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="24" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="9" slack="0"/>
<pin id="94" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_0_V_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="row_buffer_1_V_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="24" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="9" slack="0"/>
<pin id="101" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_1_V_addr/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="row_buffer_2_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="24" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="9" slack="0"/>
<pin id="108" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_2_V_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="row_buffer_3_V_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="24" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="9" slack="0"/>
<pin id="115" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_3_V_addr/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln30_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="9" slack="0"/>
<pin id="124" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="126" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln30_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="9" slack="0"/>
<pin id="134" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="136" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln30_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="9" slack="0"/>
<pin id="144" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="146" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln30_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="0"/>
<pin id="153" dir="0" index="4" bw="9" slack="0"/>
<pin id="154" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="24" slack="2147483647"/>
<pin id="156" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="w_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="1"/>
<pin id="160" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="w_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="w_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="p_016_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="24" slack="2"/>
<pin id="172" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_016_0 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_016_0_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="2"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_016_0/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln22_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="9" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="w_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="empty_80_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="9" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_80/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="empty_81_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="9" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_81/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="empty_82_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_82/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln30_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="2"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/4 "/>
</bind>
</comp>

<comp id="223" class="1005" name="rowBufferIdx_V_read_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="1"/>
<pin id="225" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="rowBufferIdx_V_read "/>
</bind>
</comp>

<comp id="227" class="1005" name="skip_flag_read_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="skip_flag_read "/>
</bind>
</comp>

<comp id="231" class="1005" name="icmp_ln22_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="235" class="1005" name="w_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="0"/>
<pin id="237" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="240" class="1005" name="empty_82_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_82 "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="1"/>
<pin id="246" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="68" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="68" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="68" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="68" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="127"><net_src comp="104" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="137"><net_src comp="97" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="147"><net_src comp="90" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="157"><net_src comp="111" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="118" pin=4"/></net>

<net id="182"><net_src comp="174" pin="4"/><net_sink comp="128" pin=4"/></net>

<net id="183"><net_src comp="174" pin="4"/><net_sink comp="138" pin=4"/></net>

<net id="184"><net_src comp="174" pin="4"/><net_sink comp="148" pin=4"/></net>

<net id="189"><net_src comp="162" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="162" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="162" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="162" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="197" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="158" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="226"><net_src comp="72" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="78" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="185" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="191" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="243"><net_src comp="209" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="84" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="174" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_V | {}
	Port: row_buffer_0_V | {4 }
	Port: row_buffer_1_V | {4 }
	Port: row_buffer_2_V | {4 }
	Port: row_buffer_3_V | {4 }
 - Input state : 
	Port: stream_in_row_l0 : in_V_V | {3 }
	Port: stream_in_row_l0 : skip_flag | {1 }
	Port: stream_in_row_l0 : rowBufferIdx_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln22 : 1
		w : 1
		br_ln22 : 2
		empty_80 : 1
		empty_81 : 1
		empty_82 : 2
		br_ln22 : 2
	State 3
	State 4
		row_buffer_0_V_addr : 1
		row_buffer_1_V_addr : 1
		row_buffer_2_V_addr : 1
		row_buffer_3_V_addr : 1
		store_ln30 : 2
		store_ln30 : 2
		store_ln30 : 2
		store_ln30 : 2
		empty_83 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln22_fu_185        |    0    |    13   |
|   icmp   |         empty_80_fu_197        |    0    |    13   |
|          |         empty_81_fu_203        |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    add   |            w_fu_191            |    0    |    16   |
|----------|--------------------------------|---------|---------|
|    or    |         empty_82_fu_209        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          | rowBufferIdx_V_read_read_fu_72 |    0    |    0    |
|   read   |    skip_flag_read_read_fu_78   |    0    |    0    |
|          |        tmp_V_read_fu_84        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln30_fu_215        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    57   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      empty_82_reg_240     |    1   |
|     icmp_ln22_reg_231     |    1   |
|      p_016_0_reg_170      |   24   |
|rowBufferIdx_V_read_reg_223|    2   |
|   skip_flag_read_reg_227  |    1   |
|       tmp_V_reg_244       |   24   |
|        w_0_reg_158        |    9   |
|         w_reg_235         |    9   |
+---------------------------+--------+
|           Total           |   71   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| w_0_reg_158 |  p0  |   2  |   9  |   18   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   18   ||  0.755  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   71   |   66   |
+-----------+--------+--------+--------+
