# Reading pref.tcl
# do Count2_4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/andre/LSD/LSD/P7/P2/CounterUpDown4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:36 on May 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/andre/LSD/LSD/P7/P2/CounterUpDown4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CounterUpDown4
# -- Compiling architecture Behavioral of CounterUpDown4
# End time: 12:29:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.counterupdown4
# vsim work.counterupdown4 
# Start time: 12:29:39 on May 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counterupdown4(behavioral)
add wave -position end  sim:/counterupdown4/reset
add wave -position end  sim:/counterupdown4/clk
add wave -position end  sim:/counterupdown4/enable
add wave -position end  sim:/counterupdown4/upDown_n
add wave -position end  sim:/counterupdown4/cntOut
add wave -position end  sim:/counterupdown4/s_cntValue
vcom -reportprogress 300 -work work C:/Users/andre/LSD/LSD/P7/P2/CounterUpDown4_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:12 on May 11,2022
# vcom -reportprogress 300 -work work C:/Users/andre/LSD/LSD/P7/P2/CounterUpDown4_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CounterUpDown4_Tb
# -- Compiling architecture Stimulus of CounterUpDown4_Tb
# -- Loading entity CounterUpDown4
# End time: 12:30:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/andre/LSD/LSD/P7/P2/CounterUpDown4_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:13 on May 11,2022
# vcom -reportprogress 300 -work work C:/Users/andre/LSD/LSD/P7/P2/CounterUpDown4_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CounterUpDown4_Tb
# -- Compiling architecture Stimulus of CounterUpDown4_Tb
# -- Loading entity CounterUpDown4
# End time: 12:30:13 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
vsim work.counterupdown4_tb
# End time: 12:30:58 on May 11,2022, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim work.counterupdown4_tb 
# Start time: 12:30:58 on May 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counterupdown4_tb(stimulus)
# Loading work.counterupdown4(behavioral)
add wave -position end  sim:/counterupdown4_tb/s_reset
add wave -position end  sim:/counterupdown4_tb/s_clk
add wave -position end  sim:/counterupdown4_tb/s_enable
add wave -position end  sim:/counterupdown4_tb/s_upDown_n
add wave -position end  sim:/counterupdown4_tb/s_cntOut
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/andre/LSD/LSD/P7/P2/simulation/modelsim/wave.do
# End time: 12:32:04 on May 11,2022, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
