{"vcs1":{"timestamp_begin":1731218780.801094310, "rt":2.43, "ut":1.17, "st":0.20}}
{"vcselab":{"timestamp_begin":1731218783.295759769, "rt":1.23, "ut":0.31, "st":0.13}}
{"link":{"timestamp_begin":1731218784.594270092, "rt":0.26, "ut":0.09, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731218780.284948271}
{"VCS_COMP_START_TIME": 1731218780.284948271}
{"VCS_COMP_END_TIME": 1731218786.115332072}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 333884}}
{"stitch_vcselab": {"peak_mem": 231552}}
