
Circuit_Analyser.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ce8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08006eb8  08006eb8  00007eb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007150  08007150  0000905c  2**0
                  CONTENTS
  4 .ARM          00000008  08007150  08007150  00008150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007158  08007158  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007158  08007158  00008158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800715c  0800715c  0000815c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08007160  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000428c  2000005c  080071bc  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200042e8  080071bc  000092e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010087  00000000  00000000  0000908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025a8  00000000  00000000  00019113  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f58  00000000  00000000  0001b6c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bfa  00000000  00000000  0001c618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023d5d  00000000  00000000  0001d212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012c42  00000000  00000000  00040f6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfd1c  00000000  00000000  00053bb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001338cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049bc  00000000  00000000  00133910  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001382cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006ea0 	.word	0x08006ea0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08006ea0 	.word	0x08006ea0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2uiz>:
 8000bbc:	004a      	lsls	r2, r1, #1
 8000bbe:	d211      	bcs.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc4:	d211      	bcs.n	8000bea <__aeabi_d2uiz+0x2e>
 8000bc6:	d50d      	bpl.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd0:	d40e      	bmi.n	8000bf0 <__aeabi_d2uiz+0x34>
 8000bd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d102      	bne.n	8000bf6 <__aeabi_d2uiz+0x3a>
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf4:	4770      	bx	lr
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c10:	f000 b96a 	b.w	8000ee8 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f806 	bl	8000c2c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9d08      	ldr	r5, [sp, #32]
 8000c32:	460c      	mov	r4, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14e      	bne.n	8000cd6 <__udivmoddi4+0xaa>
 8000c38:	4694      	mov	ip, r2
 8000c3a:	458c      	cmp	ip, r1
 8000c3c:	4686      	mov	lr, r0
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	d962      	bls.n	8000d0a <__udivmoddi4+0xde>
 8000c44:	b14a      	cbz	r2, 8000c5a <__udivmoddi4+0x2e>
 8000c46:	f1c2 0320 	rsb	r3, r2, #32
 8000c4a:	4091      	lsls	r1, r2
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c54:	4319      	orrs	r1, r3
 8000c56:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c5a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5e:	fa1f f68c 	uxth.w	r6, ip
 8000c62:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c66:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c6a:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c72:	fb04 f106 	mul.w	r1, r4, r6
 8000c76:	4299      	cmp	r1, r3
 8000c78:	d90a      	bls.n	8000c90 <__udivmoddi4+0x64>
 8000c7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c82:	f080 8112 	bcs.w	8000eaa <__udivmoddi4+0x27e>
 8000c86:	4299      	cmp	r1, r3
 8000c88:	f240 810f 	bls.w	8000eaa <__udivmoddi4+0x27e>
 8000c8c:	3c02      	subs	r4, #2
 8000c8e:	4463      	add	r3, ip
 8000c90:	1a59      	subs	r1, r3, r1
 8000c92:	fa1f f38e 	uxth.w	r3, lr
 8000c96:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c9a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca2:	fb00 f606 	mul.w	r6, r0, r6
 8000ca6:	429e      	cmp	r6, r3
 8000ca8:	d90a      	bls.n	8000cc0 <__udivmoddi4+0x94>
 8000caa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cae:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cb2:	f080 80fc 	bcs.w	8000eae <__udivmoddi4+0x282>
 8000cb6:	429e      	cmp	r6, r3
 8000cb8:	f240 80f9 	bls.w	8000eae <__udivmoddi4+0x282>
 8000cbc:	4463      	add	r3, ip
 8000cbe:	3802      	subs	r0, #2
 8000cc0:	1b9b      	subs	r3, r3, r6
 8000cc2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	b11d      	cbz	r5, 8000cd2 <__udivmoddi4+0xa6>
 8000cca:	40d3      	lsrs	r3, r2
 8000ccc:	2200      	movs	r2, #0
 8000cce:	e9c5 3200 	strd	r3, r2, [r5]
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d905      	bls.n	8000ce6 <__udivmoddi4+0xba>
 8000cda:	b10d      	cbz	r5, 8000ce0 <__udivmoddi4+0xb4>
 8000cdc:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	4608      	mov	r0, r1
 8000ce4:	e7f5      	b.n	8000cd2 <__udivmoddi4+0xa6>
 8000ce6:	fab3 f183 	clz	r1, r3
 8000cea:	2900      	cmp	r1, #0
 8000cec:	d146      	bne.n	8000d7c <__udivmoddi4+0x150>
 8000cee:	42a3      	cmp	r3, r4
 8000cf0:	d302      	bcc.n	8000cf8 <__udivmoddi4+0xcc>
 8000cf2:	4290      	cmp	r0, r2
 8000cf4:	f0c0 80f0 	bcc.w	8000ed8 <__udivmoddi4+0x2ac>
 8000cf8:	1a86      	subs	r6, r0, r2
 8000cfa:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfe:	2001      	movs	r0, #1
 8000d00:	2d00      	cmp	r5, #0
 8000d02:	d0e6      	beq.n	8000cd2 <__udivmoddi4+0xa6>
 8000d04:	e9c5 6300 	strd	r6, r3, [r5]
 8000d08:	e7e3      	b.n	8000cd2 <__udivmoddi4+0xa6>
 8000d0a:	2a00      	cmp	r2, #0
 8000d0c:	f040 8090 	bne.w	8000e30 <__udivmoddi4+0x204>
 8000d10:	eba1 040c 	sub.w	r4, r1, ip
 8000d14:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d18:	fa1f f78c 	uxth.w	r7, ip
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d26:	fb08 4416 	mls	r4, r8, r6, r4
 8000d2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2e:	fb07 f006 	mul.w	r0, r7, r6
 8000d32:	4298      	cmp	r0, r3
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x11c>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3e:	d202      	bcs.n	8000d46 <__udivmoddi4+0x11a>
 8000d40:	4298      	cmp	r0, r3
 8000d42:	f200 80cd 	bhi.w	8000ee0 <__udivmoddi4+0x2b4>
 8000d46:	4626      	mov	r6, r4
 8000d48:	1a1c      	subs	r4, r3, r0
 8000d4a:	fa1f f38e 	uxth.w	r3, lr
 8000d4e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d52:	fb08 4410 	mls	r4, r8, r0, r4
 8000d56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d5a:	fb00 f707 	mul.w	r7, r0, r7
 8000d5e:	429f      	cmp	r7, r3
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0x148>
 8000d62:	eb1c 0303 	adds.w	r3, ip, r3
 8000d66:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x146>
 8000d6c:	429f      	cmp	r7, r3
 8000d6e:	f200 80b0 	bhi.w	8000ed2 <__udivmoddi4+0x2a6>
 8000d72:	4620      	mov	r0, r4
 8000d74:	1bdb      	subs	r3, r3, r7
 8000d76:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0x9c>
 8000d7c:	f1c1 0620 	rsb	r6, r1, #32
 8000d80:	408b      	lsls	r3, r1
 8000d82:	fa22 f706 	lsr.w	r7, r2, r6
 8000d86:	431f      	orrs	r7, r3
 8000d88:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d8c:	fa04 f301 	lsl.w	r3, r4, r1
 8000d90:	ea43 030c 	orr.w	r3, r3, ip
 8000d94:	40f4      	lsrs	r4, r6
 8000d96:	fa00 f801 	lsl.w	r8, r0, r1
 8000d9a:	0c38      	lsrs	r0, r7, #16
 8000d9c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000da0:	fbb4 fef0 	udiv	lr, r4, r0
 8000da4:	fa1f fc87 	uxth.w	ip, r7
 8000da8:	fb00 441e 	mls	r4, r0, lr, r4
 8000dac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000db0:	fb0e f90c 	mul.w	r9, lr, ip
 8000db4:	45a1      	cmp	r9, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	d90a      	bls.n	8000dd2 <__udivmoddi4+0x1a6>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dc2:	f080 8084 	bcs.w	8000ece <__udivmoddi4+0x2a2>
 8000dc6:	45a1      	cmp	r9, r4
 8000dc8:	f240 8081 	bls.w	8000ece <__udivmoddi4+0x2a2>
 8000dcc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dd0:	443c      	add	r4, r7
 8000dd2:	eba4 0409 	sub.w	r4, r4, r9
 8000dd6:	fa1f f983 	uxth.w	r9, r3
 8000dda:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dde:	fb00 4413 	mls	r4, r0, r3, r4
 8000de2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d907      	bls.n	8000dfe <__udivmoddi4+0x1d2>
 8000dee:	193c      	adds	r4, r7, r4
 8000df0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df4:	d267      	bcs.n	8000ec6 <__udivmoddi4+0x29a>
 8000df6:	45a4      	cmp	ip, r4
 8000df8:	d965      	bls.n	8000ec6 <__udivmoddi4+0x29a>
 8000dfa:	3b02      	subs	r3, #2
 8000dfc:	443c      	add	r4, r7
 8000dfe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e02:	fba0 9302 	umull	r9, r3, r0, r2
 8000e06:	eba4 040c 	sub.w	r4, r4, ip
 8000e0a:	429c      	cmp	r4, r3
 8000e0c:	46ce      	mov	lr, r9
 8000e0e:	469c      	mov	ip, r3
 8000e10:	d351      	bcc.n	8000eb6 <__udivmoddi4+0x28a>
 8000e12:	d04e      	beq.n	8000eb2 <__udivmoddi4+0x286>
 8000e14:	b155      	cbz	r5, 8000e2c <__udivmoddi4+0x200>
 8000e16:	ebb8 030e 	subs.w	r3, r8, lr
 8000e1a:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e22:	40cb      	lsrs	r3, r1
 8000e24:	431e      	orrs	r6, r3
 8000e26:	40cc      	lsrs	r4, r1
 8000e28:	e9c5 6400 	strd	r6, r4, [r5]
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	e750      	b.n	8000cd2 <__udivmoddi4+0xa6>
 8000e30:	f1c2 0320 	rsb	r3, r2, #32
 8000e34:	fa20 f103 	lsr.w	r1, r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa24 f303 	lsr.w	r3, r4, r3
 8000e40:	4094      	lsls	r4, r2
 8000e42:	430c      	orrs	r4, r1
 8000e44:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e48:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e4c:	fa1f f78c 	uxth.w	r7, ip
 8000e50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e54:	fb08 3110 	mls	r1, r8, r0, r3
 8000e58:	0c23      	lsrs	r3, r4, #16
 8000e5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5e:	fb00 f107 	mul.w	r1, r0, r7
 8000e62:	4299      	cmp	r1, r3
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x24c>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6e:	d22c      	bcs.n	8000eca <__udivmoddi4+0x29e>
 8000e70:	4299      	cmp	r1, r3
 8000e72:	d92a      	bls.n	8000eca <__udivmoddi4+0x29e>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1a5b      	subs	r3, r3, r1
 8000e7a:	b2a4      	uxth	r4, r4
 8000e7c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e80:	fb08 3311 	mls	r3, r8, r1, r3
 8000e84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e88:	fb01 f307 	mul.w	r3, r1, r7
 8000e8c:	42a3      	cmp	r3, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x276>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e98:	d213      	bcs.n	8000ec2 <__udivmoddi4+0x296>
 8000e9a:	42a3      	cmp	r3, r4
 8000e9c:	d911      	bls.n	8000ec2 <__udivmoddi4+0x296>
 8000e9e:	3902      	subs	r1, #2
 8000ea0:	4464      	add	r4, ip
 8000ea2:	1ae4      	subs	r4, r4, r3
 8000ea4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea8:	e739      	b.n	8000d1e <__udivmoddi4+0xf2>
 8000eaa:	4604      	mov	r4, r0
 8000eac:	e6f0      	b.n	8000c90 <__udivmoddi4+0x64>
 8000eae:	4608      	mov	r0, r1
 8000eb0:	e706      	b.n	8000cc0 <__udivmoddi4+0x94>
 8000eb2:	45c8      	cmp	r8, r9
 8000eb4:	d2ae      	bcs.n	8000e14 <__udivmoddi4+0x1e8>
 8000eb6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eba:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ebe:	3801      	subs	r0, #1
 8000ec0:	e7a8      	b.n	8000e14 <__udivmoddi4+0x1e8>
 8000ec2:	4631      	mov	r1, r6
 8000ec4:	e7ed      	b.n	8000ea2 <__udivmoddi4+0x276>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	e799      	b.n	8000dfe <__udivmoddi4+0x1d2>
 8000eca:	4630      	mov	r0, r6
 8000ecc:	e7d4      	b.n	8000e78 <__udivmoddi4+0x24c>
 8000ece:	46d6      	mov	lr, sl
 8000ed0:	e77f      	b.n	8000dd2 <__udivmoddi4+0x1a6>
 8000ed2:	4463      	add	r3, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e74d      	b.n	8000d74 <__udivmoddi4+0x148>
 8000ed8:	4606      	mov	r6, r0
 8000eda:	4623      	mov	r3, r4
 8000edc:	4608      	mov	r0, r1
 8000ede:	e70f      	b.n	8000d00 <__udivmoddi4+0xd4>
 8000ee0:	3e02      	subs	r6, #2
 8000ee2:	4463      	add	r3, ip
 8000ee4:	e730      	b.n	8000d48 <__udivmoddi4+0x11c>
 8000ee6:	bf00      	nop

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	0000      	movs	r0, r0
	...

08000ef0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ef6:	f000 ff95 	bl	8001e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000efa:	f000 f8db 	bl	80010b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000efe:	f000 fb19 	bl	8001534 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f02:	f000 fad9 	bl	80014b8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f06:	f000 faad 	bl	8001464 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000f0a:	f000 f941 	bl	8001190 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000f0e:	f000 fa0d 	bl	800132c <MX_TIM2_Init>
  MX_DAC_Init();
 8000f12:	f000 f9e1 	bl	80012d8 <MX_DAC_Init>
  MX_ADC2_Init();
 8000f16:	f000 f98d 	bl	8001234 <MX_ADC2_Init>
  MX_TIM8_Init();
 8000f1a:	f000 fa53 	bl	80013c4 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  // NOTE: tim2 has been configured to 10kHz by setting ARR=99 and PSC=83

  // Create sine LookUpTable, this table will contain samples from only one sine period
  for (int i = 0; i < LUT_SAMPLES; i++){
 8000f1e:	2300      	movs	r3, #0
 8000f20:	607b      	str	r3, [r7, #4]
 8000f22:	e039      	b.n	8000f98 <main+0xa8>
	  DAC_buffer[i] = (uint16_t)((4095.0f/2.0f) * (1.0f + sin(2.0f*M_PI*i/LUT_SAMPLES)));
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f7ff fb1d 	bl	8000564 <__aeabi_i2d>
 8000f2a:	a360      	add	r3, pc, #384	@ (adr r3, 80010ac <main+0x1bc>)
 8000f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f30:	f7ff fb82 	bl	8000638 <__aeabi_dmul>
 8000f34:	4602      	mov	r2, r0
 8000f36:	460b      	mov	r3, r1
 8000f38:	4610      	mov	r0, r2
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	f04f 0200 	mov.w	r2, #0
 8000f40:	4b51      	ldr	r3, [pc, #324]	@ (8001088 <main+0x198>)
 8000f42:	f7ff fca3 	bl	800088c <__aeabi_ddiv>
 8000f46:	4602      	mov	r2, r0
 8000f48:	460b      	mov	r3, r1
 8000f4a:	ec43 2b17 	vmov	d7, r2, r3
 8000f4e:	eeb0 0a47 	vmov.f32	s0, s14
 8000f52:	eef0 0a67 	vmov.f32	s1, s15
 8000f56:	f004 ff73 	bl	8005e40 <sin>
 8000f5a:	ec51 0b10 	vmov	r0, r1, d0
 8000f5e:	f04f 0200 	mov.w	r2, #0
 8000f62:	4b4a      	ldr	r3, [pc, #296]	@ (800108c <main+0x19c>)
 8000f64:	f7ff f9b2 	bl	80002cc <__adddf3>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	460b      	mov	r3, r1
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	4619      	mov	r1, r3
 8000f70:	a343      	add	r3, pc, #268	@ (adr r3, 8001080 <main+0x190>)
 8000f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f76:	f7ff fb5f 	bl	8000638 <__aeabi_dmul>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	4610      	mov	r0, r2
 8000f80:	4619      	mov	r1, r3
 8000f82:	f7ff fe1b 	bl	8000bbc <__aeabi_d2uiz>
 8000f86:	4603      	mov	r3, r0
 8000f88:	b299      	uxth	r1, r3
 8000f8a:	4a41      	ldr	r2, [pc, #260]	@ (8001090 <main+0x1a0>)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i = 0; i < LUT_SAMPLES; i++){
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3301      	adds	r3, #1
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000f9e:	dbc1      	blt.n	8000f24 <main+0x34>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Check if the frequency analysis button has been pushed (input pulled down)
	  if (HAL_GPIO_ReadPin(BTN_FREQ_GPIO_Port, BTN_FREQ_Pin) == GPIO_PIN_RESET){
 8000fa0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fa4:	483b      	ldr	r0, [pc, #236]	@ (8001094 <main+0x1a4>)
 8000fa6:	f002 fcff 	bl	80039a8 <HAL_GPIO_ReadPin>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d116      	bne.n	8000fde <main+0xee>
		  // Wait some time to avoid bouncing capture
		  HAL_Delay(50);
 8000fb0:	2032      	movs	r0, #50	@ 0x32
 8000fb2:	f000 ffa9 	bl	8001f08 <HAL_Delay>

		  // Check if the button is still pushed after the bouncing
		  if (HAL_GPIO_ReadPin(BTN_FREQ_GPIO_Port, BTN_FREQ_Pin) == GPIO_PIN_RESET){
 8000fb6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fba:	4836      	ldr	r0, [pc, #216]	@ (8001094 <main+0x1a4>)
 8000fbc:	f002 fcf4 	bl	80039a8 <HAL_GPIO_ReadPin>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d102      	bne.n	8000fcc <main+0xdc>
			  current_state = MODE_FREQ_ANALYSIS;
 8000fc6:	4b34      	ldr	r3, [pc, #208]	@ (8001098 <main+0x1a8>)
 8000fc8:	2202      	movs	r2, #2
 8000fca:	701a      	strb	r2, [r3, #0]
		  }

		  // Wait until the button is released
		  while(HAL_GPIO_ReadPin(BTN_FREQ_GPIO_Port, BTN_FREQ_Pin) == GPIO_PIN_RESET);
 8000fcc:	bf00      	nop
 8000fce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fd2:	4830      	ldr	r0, [pc, #192]	@ (8001094 <main+0x1a4>)
 8000fd4:	f002 fce8 	bl	80039a8 <HAL_GPIO_ReadPin>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d0f7      	beq.n	8000fce <main+0xde>
	  }

	  if (HAL_GPIO_ReadPin(BTN_STEP_GPIO_Port, BTN_STEP_Pin) == GPIO_PIN_RESET){
 8000fde:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fe2:	482c      	ldr	r0, [pc, #176]	@ (8001094 <main+0x1a4>)
 8000fe4:	f002 fce0 	bl	80039a8 <HAL_GPIO_ReadPin>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d116      	bne.n	800101c <main+0x12c>
		  // Wait some time to avoid bouncing capture
		  HAL_Delay(50);
 8000fee:	2032      	movs	r0, #50	@ 0x32
 8000ff0:	f000 ff8a 	bl	8001f08 <HAL_Delay>

		  // Check if the button is still pushed after the bouncing
		  if (HAL_GPIO_ReadPin(BTN_STEP_GPIO_Port, BTN_STEP_Pin) == GPIO_PIN_RESET){
 8000ff4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ff8:	4826      	ldr	r0, [pc, #152]	@ (8001094 <main+0x1a4>)
 8000ffa:	f002 fcd5 	bl	80039a8 <HAL_GPIO_ReadPin>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d102      	bne.n	800100a <main+0x11a>
			  current_state = MODE_STEP_RESPONSE;
 8001004:	4b24      	ldr	r3, [pc, #144]	@ (8001098 <main+0x1a8>)
 8001006:	2201      	movs	r2, #1
 8001008:	701a      	strb	r2, [r3, #0]
		  }

		  // Wait until the button is released
		  while(HAL_GPIO_ReadPin(BTN_FREQ_GPIO_Port, BTN_FREQ_Pin) == GPIO_PIN_RESET);
 800100a:	bf00      	nop
 800100c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001010:	4820      	ldr	r0, [pc, #128]	@ (8001094 <main+0x1a4>)
 8001012:	f002 fcc9 	bl	80039a8 <HAL_GPIO_ReadPin>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d0f7      	beq.n	800100c <main+0x11c>
	  }


	  if (current_state == MODE_STEP_RESPONSE){
 800101c:	4b1e      	ldr	r3, [pc, #120]	@ (8001098 <main+0x1a8>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d104      	bne.n	800102e <main+0x13e>
		  // Start step response routine
		  stepResponse();
 8001024:	f000 fb44 	bl	80016b0 <stepResponse>

		  // Reset system state
		  current_state = MODE_IDLE;
 8001028:	4b1b      	ldr	r3, [pc, #108]	@ (8001098 <main+0x1a8>)
 800102a:	2200      	movs	r2, #0
 800102c:	701a      	strb	r2, [r3, #0]
	  }

	  if (current_state == MODE_FREQ_ANALYSIS){
 800102e:	4b1a      	ldr	r3, [pc, #104]	@ (8001098 <main+0x1a8>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	2b02      	cmp	r3, #2
 8001034:	d104      	bne.n	8001040 <main+0x150>
		  // Start frequency analysis routine
		  freqAnalysis();
 8001036:	f000 fb6b 	bl	8001710 <freqAnalysis>

		  // Reset system state
		  current_state = MODE_IDLE;
 800103a:	4b17      	ldr	r3, [pc, #92]	@ (8001098 <main+0x1a8>)
 800103c:	2200      	movs	r2, #0
 800103e:	701a      	strb	r2, [r3, #0]

	  }

	  if (current_state == MODE_MEASURE_COMPLETE_STEP || current_state == MODE_MEASURE_COMPLETE_FREQ){
 8001040:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <main+0x1a8>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b03      	cmp	r3, #3
 8001046:	d003      	beq.n	8001050 <main+0x160>
 8001048:	4b13      	ldr	r3, [pc, #76]	@ (8001098 <main+0x1a8>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b04      	cmp	r3, #4
 800104e:	d1a7      	bne.n	8000fa0 <main+0xb0>

		  // Pass the appropriate buffer and header string depending on the performed measurement
		  if (current_state == MODE_MEASURE_COMPLETE_STEP){
 8001050:	4b11      	ldr	r3, [pc, #68]	@ (8001098 <main+0x1a8>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	2b03      	cmp	r3, #3
 8001056:	d105      	bne.n	8001064 <main+0x174>
			  sendData(ADC_step_buffer, STEP_SAMPLES, "MODE: STEP");
 8001058:	4a10      	ldr	r2, [pc, #64]	@ (800109c <main+0x1ac>)
 800105a:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800105e:	4810      	ldr	r0, [pc, #64]	@ (80010a0 <main+0x1b0>)
 8001060:	f000 fb86 	bl	8001770 <sendData>
		  }

		  if (current_state == MODE_MEASURE_COMPLETE_FREQ){
 8001064:	4b0c      	ldr	r3, [pc, #48]	@ (8001098 <main+0x1a8>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b04      	cmp	r3, #4
 800106a:	d105      	bne.n	8001078 <main+0x188>
			  sendData(ADC_freq_buffer, (LUT_SAMPLES*5), "MODE: FREQ");
 800106c:	4a0d      	ldr	r2, [pc, #52]	@ (80010a4 <main+0x1b4>)
 800106e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001072:	480d      	ldr	r0, [pc, #52]	@ (80010a8 <main+0x1b8>)
 8001074:	f000 fb7c 	bl	8001770 <sendData>
		  }

		  // Reset completed flag
		  current_state = MODE_IDLE;
 8001078:	4b07      	ldr	r3, [pc, #28]	@ (8001098 <main+0x1a8>)
 800107a:	2200      	movs	r2, #0
 800107c:	701a      	strb	r2, [r3, #0]
	  if (HAL_GPIO_ReadPin(BTN_FREQ_GPIO_Port, BTN_FREQ_Pin) == GPIO_PIN_RESET){
 800107e:	e78f      	b.n	8000fa0 <main+0xb0>
 8001080:	00000000 	.word	0x00000000
 8001084:	409ffe00 	.word	0x409ffe00
 8001088:	408f4000 	.word	0x408f4000
 800108c:	3ff00000 	.word	0x3ff00000
 8001090:	200039c4 	.word	0x200039c4
 8001094:	40020800 	.word	0x40020800
 8001098:	20004194 	.word	0x20004194
 800109c:	08006eb8 	.word	0x08006eb8
 80010a0:	20000314 	.word	0x20000314
 80010a4:	08006ec4 	.word	0x08006ec4
 80010a8:	200012b4 	.word	0x200012b4
 80010ac:	54442d18 	.word	0x54442d18
 80010b0:	401921fb 	.word	0x401921fb

080010b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b094      	sub	sp, #80	@ 0x50
 80010b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ba:	f107 031c 	add.w	r3, r7, #28
 80010be:	2234      	movs	r2, #52	@ 0x34
 80010c0:	2100      	movs	r1, #0
 80010c2:	4618      	mov	r0, r3
 80010c4:	f004 fa3c 	bl	8005540 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c8:	f107 0308 	add.w	r3, r7, #8
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d8:	2300      	movs	r3, #0
 80010da:	607b      	str	r3, [r7, #4]
 80010dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001188 <SystemClock_Config+0xd4>)
 80010de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e0:	4a29      	ldr	r2, [pc, #164]	@ (8001188 <SystemClock_Config+0xd4>)
 80010e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80010e8:	4b27      	ldr	r3, [pc, #156]	@ (8001188 <SystemClock_Config+0xd4>)
 80010ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010f0:	607b      	str	r3, [r7, #4]
 80010f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80010f4:	2300      	movs	r3, #0
 80010f6:	603b      	str	r3, [r7, #0]
 80010f8:	4b24      	ldr	r3, [pc, #144]	@ (800118c <SystemClock_Config+0xd8>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001100:	4a22      	ldr	r2, [pc, #136]	@ (800118c <SystemClock_Config+0xd8>)
 8001102:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001106:	6013      	str	r3, [r2, #0]
 8001108:	4b20      	ldr	r3, [pc, #128]	@ (800118c <SystemClock_Config+0xd8>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001110:	603b      	str	r3, [r7, #0]
 8001112:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001114:	2302      	movs	r3, #2
 8001116:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001118:	2301      	movs	r3, #1
 800111a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800111c:	2310      	movs	r3, #16
 800111e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001120:	2302      	movs	r3, #2
 8001122:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001124:	2300      	movs	r3, #0
 8001126:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001128:	2310      	movs	r3, #16
 800112a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800112c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001130:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001132:	2304      	movs	r3, #4
 8001134:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001136:	2302      	movs	r3, #2
 8001138:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800113a:	2302      	movs	r3, #2
 800113c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800113e:	f107 031c 	add.w	r3, r7, #28
 8001142:	4618      	mov	r0, r3
 8001144:	f002 ffd0 	bl	80040e8 <HAL_RCC_OscConfig>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800114e:	f000 fba2 	bl	8001896 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001152:	230f      	movs	r3, #15
 8001154:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001156:	2302      	movs	r3, #2
 8001158:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800115e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001162:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001164:	2300      	movs	r3, #0
 8001166:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001168:	f107 0308 	add.w	r3, r7, #8
 800116c:	2102      	movs	r1, #2
 800116e:	4618      	mov	r0, r3
 8001170:	f002 fc70 	bl	8003a54 <HAL_RCC_ClockConfig>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800117a:	f000 fb8c 	bl	8001896 <Error_Handler>
  }
}
 800117e:	bf00      	nop
 8001180:	3750      	adds	r7, #80	@ 0x50
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40023800 	.word	0x40023800
 800118c:	40007000 	.word	0x40007000

08001190 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001196:	463b      	mov	r3, r7
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011a2:	4b22      	ldr	r3, [pc, #136]	@ (800122c <MX_ADC1_Init+0x9c>)
 80011a4:	4a22      	ldr	r2, [pc, #136]	@ (8001230 <MX_ADC1_Init+0xa0>)
 80011a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011a8:	4b20      	ldr	r3, [pc, #128]	@ (800122c <MX_ADC1_Init+0x9c>)
 80011aa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80011ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011b0:	4b1e      	ldr	r3, [pc, #120]	@ (800122c <MX_ADC1_Init+0x9c>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80011b6:	4b1d      	ldr	r3, [pc, #116]	@ (800122c <MX_ADC1_Init+0x9c>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011bc:	4b1b      	ldr	r3, [pc, #108]	@ (800122c <MX_ADC1_Init+0x9c>)
 80011be:	2200      	movs	r2, #0
 80011c0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011c2:	4b1a      	ldr	r3, [pc, #104]	@ (800122c <MX_ADC1_Init+0x9c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80011ca:	4b18      	ldr	r3, [pc, #96]	@ (800122c <MX_ADC1_Init+0x9c>)
 80011cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80011d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80011d2:	4b16      	ldr	r3, [pc, #88]	@ (800122c <MX_ADC1_Init+0x9c>)
 80011d4:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80011d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011da:	4b14      	ldr	r3, [pc, #80]	@ (800122c <MX_ADC1_Init+0x9c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80011e0:	4b12      	ldr	r3, [pc, #72]	@ (800122c <MX_ADC1_Init+0x9c>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80011e6:	4b11      	ldr	r3, [pc, #68]	@ (800122c <MX_ADC1_Init+0x9c>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011ee:	4b0f      	ldr	r3, [pc, #60]	@ (800122c <MX_ADC1_Init+0x9c>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011f4:	480d      	ldr	r0, [pc, #52]	@ (800122c <MX_ADC1_Init+0x9c>)
 80011f6:	f000 feab 	bl	8001f50 <HAL_ADC_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001200:	f000 fb49 	bl	8001896 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001204:	2300      	movs	r3, #0
 8001206:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001208:	2301      	movs	r3, #1
 800120a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800120c:	2307      	movs	r3, #7
 800120e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001210:	463b      	mov	r3, r7
 8001212:	4619      	mov	r1, r3
 8001214:	4805      	ldr	r0, [pc, #20]	@ (800122c <MX_ADC1_Init+0x9c>)
 8001216:	f001 f861 	bl	80022dc <HAL_ADC_ConfigChannel>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001220:	f000 fb39 	bl	8001896 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001224:	bf00      	nop
 8001226:	3710      	adds	r7, #16
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	20000078 	.word	0x20000078
 8001230:	40012000 	.word	0x40012000

08001234 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800123a:	463b      	mov	r3, r7
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001246:	4b22      	ldr	r3, [pc, #136]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 8001248:	4a22      	ldr	r2, [pc, #136]	@ (80012d4 <MX_ADC2_Init+0xa0>)
 800124a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800124c:	4b20      	ldr	r3, [pc, #128]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 800124e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001252:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001254:	4b1e      	ldr	r3, [pc, #120]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800125a:	4b1d      	ldr	r3, [pc, #116]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 800125c:	2200      	movs	r2, #0
 800125e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001260:	4b1b      	ldr	r3, [pc, #108]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 8001262:	2200      	movs	r2, #0
 8001264:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001266:	4b1a      	ldr	r3, [pc, #104]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 8001268:	2200      	movs	r2, #0
 800126a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800126e:	4b18      	ldr	r3, [pc, #96]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 8001270:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001274:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 8001276:	4b16      	ldr	r3, [pc, #88]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 8001278:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 800127c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800127e:	4b14      	ldr	r3, [pc, #80]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 8001280:	2200      	movs	r2, #0
 8001282:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001284:	4b12      	ldr	r3, [pc, #72]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 8001286:	2201      	movs	r2, #1
 8001288:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800128a:	4b11      	ldr	r3, [pc, #68]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 800128c:	2201      	movs	r2, #1
 800128e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001292:	4b0f      	ldr	r3, [pc, #60]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 8001294:	2201      	movs	r2, #1
 8001296:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001298:	480d      	ldr	r0, [pc, #52]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 800129a:	f000 fe59 	bl	8001f50 <HAL_ADC_Init>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 80012a4:	f000 faf7 	bl	8001896 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80012a8:	2301      	movs	r3, #1
 80012aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012ac:	2301      	movs	r3, #1
 80012ae:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 80012b0:	2306      	movs	r3, #6
 80012b2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80012b4:	463b      	mov	r3, r7
 80012b6:	4619      	mov	r1, r3
 80012b8:	4805      	ldr	r0, [pc, #20]	@ (80012d0 <MX_ADC2_Init+0x9c>)
 80012ba:	f001 f80f 	bl	80022dc <HAL_ADC_ConfigChannel>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 80012c4:	f000 fae7 	bl	8001896 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80012c8:	bf00      	nop
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	200000c0 	.word	0x200000c0
 80012d4:	40012100 	.word	0x40012100

080012d8 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80012de:	463b      	mov	r3, r7
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80012e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001324 <MX_DAC_Init+0x4c>)
 80012e8:	4a0f      	ldr	r2, [pc, #60]	@ (8001328 <MX_DAC_Init+0x50>)
 80012ea:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80012ec:	480d      	ldr	r0, [pc, #52]	@ (8001324 <MX_DAC_Init+0x4c>)
 80012ee:	f001 fbb6 	bl	8002a5e <HAL_DAC_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80012f8:	f000 facd 	bl	8001896 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80012fc:	230c      	movs	r3, #12
 80012fe:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001300:	2300      	movs	r3, #0
 8001302:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001304:	463b      	mov	r3, r7
 8001306:	2200      	movs	r2, #0
 8001308:	4619      	mov	r1, r3
 800130a:	4806      	ldr	r0, [pc, #24]	@ (8001324 <MX_DAC_Init+0x4c>)
 800130c:	f001 fcf5 	bl	8002cfa <HAL_DAC_ConfigChannel>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001316:	f000 fabe 	bl	8001896 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	200001c8 	.word	0x200001c8
 8001328:	40007400 	.word	0x40007400

0800132c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001332:	f107 0308 	add.w	r3, r7, #8
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
 800133e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001340:	463b      	mov	r3, r7
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001348:	4b1d      	ldr	r3, [pc, #116]	@ (80013c0 <MX_TIM2_Init+0x94>)
 800134a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800134e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001350:	4b1b      	ldr	r3, [pc, #108]	@ (80013c0 <MX_TIM2_Init+0x94>)
 8001352:	2253      	movs	r2, #83	@ 0x53
 8001354:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001356:	4b1a      	ldr	r3, [pc, #104]	@ (80013c0 <MX_TIM2_Init+0x94>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800135c:	4b18      	ldr	r3, [pc, #96]	@ (80013c0 <MX_TIM2_Init+0x94>)
 800135e:	2263      	movs	r2, #99	@ 0x63
 8001360:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001362:	4b17      	ldr	r3, [pc, #92]	@ (80013c0 <MX_TIM2_Init+0x94>)
 8001364:	2200      	movs	r2, #0
 8001366:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001368:	4b15      	ldr	r3, [pc, #84]	@ (80013c0 <MX_TIM2_Init+0x94>)
 800136a:	2200      	movs	r2, #0
 800136c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800136e:	4814      	ldr	r0, [pc, #80]	@ (80013c0 <MX_TIM2_Init+0x94>)
 8001370:	f003 f958 	bl	8004624 <HAL_TIM_Base_Init>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800137a:	f000 fa8c 	bl	8001896 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800137e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001382:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001384:	f107 0308 	add.w	r3, r7, #8
 8001388:	4619      	mov	r1, r3
 800138a:	480d      	ldr	r0, [pc, #52]	@ (80013c0 <MX_TIM2_Init+0x94>)
 800138c:	f003 fa29 	bl	80047e2 <HAL_TIM_ConfigClockSource>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001396:	f000 fa7e 	bl	8001896 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800139a:	2320      	movs	r3, #32
 800139c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800139e:	2300      	movs	r3, #0
 80013a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013a2:	463b      	mov	r3, r7
 80013a4:	4619      	mov	r1, r3
 80013a6:	4806      	ldr	r0, [pc, #24]	@ (80013c0 <MX_TIM2_Init+0x94>)
 80013a8:	f003 fc22 	bl	8004bf0 <HAL_TIMEx_MasterConfigSynchronization>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80013b2:	f000 fa70 	bl	8001896 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013b6:	bf00      	nop
 80013b8:	3718      	adds	r7, #24
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	2000023c 	.word	0x2000023c

080013c4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ca:	f107 0308 	add.w	r3, r7, #8
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	605a      	str	r2, [r3, #4]
 80013d4:	609a      	str	r2, [r3, #8]
 80013d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d8:	463b      	mov	r3, r7
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80013e0:	4b1e      	ldr	r3, [pc, #120]	@ (800145c <MX_TIM8_Init+0x98>)
 80013e2:	4a1f      	ldr	r2, [pc, #124]	@ (8001460 <MX_TIM8_Init+0x9c>)
 80013e4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80013e6:	4b1d      	ldr	r3, [pc, #116]	@ (800145c <MX_TIM8_Init+0x98>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ec:	4b1b      	ldr	r3, [pc, #108]	@ (800145c <MX_TIM8_Init+0x98>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 8399;
 80013f2:	4b1a      	ldr	r3, [pc, #104]	@ (800145c <MX_TIM8_Init+0x98>)
 80013f4:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80013f8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013fa:	4b18      	ldr	r3, [pc, #96]	@ (800145c <MX_TIM8_Init+0x98>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001400:	4b16      	ldr	r3, [pc, #88]	@ (800145c <MX_TIM8_Init+0x98>)
 8001402:	2200      	movs	r2, #0
 8001404:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001406:	4b15      	ldr	r3, [pc, #84]	@ (800145c <MX_TIM8_Init+0x98>)
 8001408:	2200      	movs	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800140c:	4813      	ldr	r0, [pc, #76]	@ (800145c <MX_TIM8_Init+0x98>)
 800140e:	f003 f909 	bl	8004624 <HAL_TIM_Base_Init>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8001418:	f000 fa3d 	bl	8001896 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800141c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001420:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001422:	f107 0308 	add.w	r3, r7, #8
 8001426:	4619      	mov	r1, r3
 8001428:	480c      	ldr	r0, [pc, #48]	@ (800145c <MX_TIM8_Init+0x98>)
 800142a:	f003 f9da 	bl	80047e2 <HAL_TIM_ConfigClockSource>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8001434:	f000 fa2f 	bl	8001896 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001438:	2320      	movs	r3, #32
 800143a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143c:	2300      	movs	r3, #0
 800143e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001440:	463b      	mov	r3, r7
 8001442:	4619      	mov	r1, r3
 8001444:	4805      	ldr	r0, [pc, #20]	@ (800145c <MX_TIM8_Init+0x98>)
 8001446:	f003 fbd3 	bl	8004bf0 <HAL_TIMEx_MasterConfigSynchronization>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8001450:	f000 fa21 	bl	8001896 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001454:	bf00      	nop
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000284 	.word	0x20000284
 8001460:	40010400 	.word	0x40010400

08001464 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001468:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 800146a:	4a12      	ldr	r2, [pc, #72]	@ (80014b4 <MX_USART2_UART_Init+0x50>)
 800146c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800146e:	4b10      	ldr	r3, [pc, #64]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001470:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001474:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001476:	4b0e      	ldr	r3, [pc, #56]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800147c:	4b0c      	ldr	r3, [pc, #48]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 800147e:	2200      	movs	r2, #0
 8001480:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001482:	4b0b      	ldr	r3, [pc, #44]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001484:	2200      	movs	r2, #0
 8001486:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001488:	4b09      	ldr	r3, [pc, #36]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 800148a:	220c      	movs	r2, #12
 800148c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800148e:	4b08      	ldr	r3, [pc, #32]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001494:	4b06      	ldr	r3, [pc, #24]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 8001496:	2200      	movs	r2, #0
 8001498:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800149a:	4805      	ldr	r0, [pc, #20]	@ (80014b0 <MX_USART2_UART_Init+0x4c>)
 800149c:	f003 fc24 	bl	8004ce8 <HAL_UART_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014a6:	f000 f9f6 	bl	8001896 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	200002cc 	.word	0x200002cc
 80014b4:	40004400 	.word	0x40004400

080014b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	607b      	str	r3, [r7, #4]
 80014c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001530 <MX_DMA_Init+0x78>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	4a1a      	ldr	r2, [pc, #104]	@ (8001530 <MX_DMA_Init+0x78>)
 80014c8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ce:	4b18      	ldr	r3, [pc, #96]	@ (8001530 <MX_DMA_Init+0x78>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	603b      	str	r3, [r7, #0]
 80014de:	4b14      	ldr	r3, [pc, #80]	@ (8001530 <MX_DMA_Init+0x78>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	4a13      	ldr	r2, [pc, #76]	@ (8001530 <MX_DMA_Init+0x78>)
 80014e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ea:	4b11      	ldr	r3, [pc, #68]	@ (8001530 <MX_DMA_Init+0x78>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014f2:	603b      	str	r3, [r7, #0]
 80014f4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80014f6:	2200      	movs	r2, #0
 80014f8:	2100      	movs	r1, #0
 80014fa:	2010      	movs	r0, #16
 80014fc:	f001 fa79 	bl	80029f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001500:	2010      	movs	r0, #16
 8001502:	f001 fa92 	bl	8002a2a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 3, 0);
 8001506:	2200      	movs	r2, #0
 8001508:	2103      	movs	r1, #3
 800150a:	2038      	movs	r0, #56	@ 0x38
 800150c:	f001 fa71 	bl	80029f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001510:	2038      	movs	r0, #56	@ 0x38
 8001512:	f001 fa8a 	bl	8002a2a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001516:	2200      	movs	r2, #0
 8001518:	2100      	movs	r1, #0
 800151a:	203a      	movs	r0, #58	@ 0x3a
 800151c:	f001 fa69 	bl	80029f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001520:	203a      	movs	r0, #58	@ 0x3a
 8001522:	f001 fa82 	bl	8002a2a <HAL_NVIC_EnableIRQ>

}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40023800 	.word	0x40023800

08001534 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	@ 0x28
 8001538:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	609a      	str	r2, [r3, #8]
 8001546:	60da      	str	r2, [r3, #12]
 8001548:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
 800154e:	4b39      	ldr	r3, [pc, #228]	@ (8001634 <MX_GPIO_Init+0x100>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001552:	4a38      	ldr	r2, [pc, #224]	@ (8001634 <MX_GPIO_Init+0x100>)
 8001554:	f043 0304 	orr.w	r3, r3, #4
 8001558:	6313      	str	r3, [r2, #48]	@ 0x30
 800155a:	4b36      	ldr	r3, [pc, #216]	@ (8001634 <MX_GPIO_Init+0x100>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155e:	f003 0304 	and.w	r3, r3, #4
 8001562:	613b      	str	r3, [r7, #16]
 8001564:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	4b32      	ldr	r3, [pc, #200]	@ (8001634 <MX_GPIO_Init+0x100>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	4a31      	ldr	r2, [pc, #196]	@ (8001634 <MX_GPIO_Init+0x100>)
 8001570:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001574:	6313      	str	r3, [r2, #48]	@ 0x30
 8001576:	4b2f      	ldr	r3, [pc, #188]	@ (8001634 <MX_GPIO_Init+0x100>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	60bb      	str	r3, [r7, #8]
 8001586:	4b2b      	ldr	r3, [pc, #172]	@ (8001634 <MX_GPIO_Init+0x100>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	4a2a      	ldr	r2, [pc, #168]	@ (8001634 <MX_GPIO_Init+0x100>)
 800158c:	f043 0301 	orr.w	r3, r3, #1
 8001590:	6313      	str	r3, [r2, #48]	@ 0x30
 8001592:	4b28      	ldr	r3, [pc, #160]	@ (8001634 <MX_GPIO_Init+0x100>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	60bb      	str	r3, [r7, #8]
 800159c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	607b      	str	r3, [r7, #4]
 80015a2:	4b24      	ldr	r3, [pc, #144]	@ (8001634 <MX_GPIO_Init+0x100>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	4a23      	ldr	r2, [pc, #140]	@ (8001634 <MX_GPIO_Init+0x100>)
 80015a8:	f043 0302 	orr.w	r3, r3, #2
 80015ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ae:	4b21      	ldr	r3, [pc, #132]	@ (8001634 <MX_GPIO_Init+0x100>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	607b      	str	r3, [r7, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|STEP_Pin, GPIO_PIN_RESET);
 80015ba:	2200      	movs	r2, #0
 80015bc:	f248 0120 	movw	r1, #32800	@ 0x8020
 80015c0:	481d      	ldr	r0, [pc, #116]	@ (8001638 <MX_GPIO_Init+0x104>)
 80015c2:	f002 fa09 	bl	80039d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015cc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80015d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015d6:	f107 0314 	add.w	r3, r7, #20
 80015da:	4619      	mov	r1, r3
 80015dc:	4817      	ldr	r0, [pc, #92]	@ (800163c <MX_GPIO_Init+0x108>)
 80015de:	f002 f84f 	bl	8003680 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin STEP_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|STEP_Pin;
 80015e2:	f248 0320 	movw	r3, #32800	@ 0x8020
 80015e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e8:	2301      	movs	r3, #1
 80015ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f0:	2300      	movs	r3, #0
 80015f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f4:	f107 0314 	add.w	r3, r7, #20
 80015f8:	4619      	mov	r1, r3
 80015fa:	480f      	ldr	r0, [pc, #60]	@ (8001638 <MX_GPIO_Init+0x104>)
 80015fc:	f002 f840 	bl	8003680 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_FREQ_Pin BTN_STEP_Pin */
  GPIO_InitStruct.Pin = BTN_FREQ_Pin|BTN_STEP_Pin;
 8001600:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001604:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001606:	2300      	movs	r3, #0
 8001608:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800160a:	2301      	movs	r3, #1
 800160c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800160e:	f107 0314 	add.w	r3, r7, #20
 8001612:	4619      	mov	r1, r3
 8001614:	4809      	ldr	r0, [pc, #36]	@ (800163c <MX_GPIO_Init+0x108>)
 8001616:	f002 f833 	bl	8003680 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800161a:	2200      	movs	r2, #0
 800161c:	2100      	movs	r1, #0
 800161e:	2028      	movs	r0, #40	@ 0x28
 8001620:	f001 f9e7 	bl	80029f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001624:	2028      	movs	r0, #40	@ 0x28
 8001626:	f001 fa00 	bl	8002a2a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800162a:	bf00      	nop
 800162c:	3728      	adds	r7, #40	@ 0x28
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40023800 	.word	0x40023800
 8001638:	40020000 	.word	0x40020000
 800163c:	40020800 	.word	0x40020800

08001640 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1){
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a10      	ldr	r2, [pc, #64]	@ (8001690 <HAL_ADC_ConvCpltCallback+0x50>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d108      	bne.n	8001664 <HAL_ADC_ConvCpltCallback+0x24>
		// Stop timer and dma when the acquisition is complete
		HAL_TIM_Base_Stop(&htim2);
 8001652:	4810      	ldr	r0, [pc, #64]	@ (8001694 <HAL_ADC_ConvCpltCallback+0x54>)
 8001654:	f003 f89e 	bl	8004794 <HAL_TIM_Base_Stop>
		HAL_ADC_Stop_DMA(&hadc1);
 8001658:	480f      	ldr	r0, [pc, #60]	@ (8001698 <HAL_ADC_ConvCpltCallback+0x58>)
 800165a:	f000 fdd1 	bl	8002200 <HAL_ADC_Stop_DMA>

		// Set measure complete state
		current_state = MODE_MEASURE_COMPLETE_STEP;
 800165e:	4b0f      	ldr	r3, [pc, #60]	@ (800169c <HAL_ADC_ConvCpltCallback+0x5c>)
 8001660:	2203      	movs	r2, #3
 8001662:	701a      	strb	r2, [r3, #0]

	}

	if (hadc->Instance == ADC2){
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a0d      	ldr	r2, [pc, #52]	@ (80016a0 <HAL_ADC_ConvCpltCallback+0x60>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d10c      	bne.n	8001688 <HAL_ADC_ConvCpltCallback+0x48>
		// Stop timer and dma when the acquisition is complete
		HAL_TIM_Base_Stop(&htim8);
 800166e:	480d      	ldr	r0, [pc, #52]	@ (80016a4 <HAL_ADC_ConvCpltCallback+0x64>)
 8001670:	f003 f890 	bl	8004794 <HAL_TIM_Base_Stop>
		HAL_ADC_Stop_DMA(&hadc2);
 8001674:	480c      	ldr	r0, [pc, #48]	@ (80016a8 <HAL_ADC_ConvCpltCallback+0x68>)
 8001676:	f000 fdc3 	bl	8002200 <HAL_ADC_Stop_DMA>
		HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 800167a:	2100      	movs	r1, #0
 800167c:	480b      	ldr	r0, [pc, #44]	@ (80016ac <HAL_ADC_ConvCpltCallback+0x6c>)
 800167e:	f001 fad1 	bl	8002c24 <HAL_DAC_Stop_DMA>

		// Set measure complete state
		current_state = MODE_MEASURE_COMPLETE_FREQ;
 8001682:	4b06      	ldr	r3, [pc, #24]	@ (800169c <HAL_ADC_ConvCpltCallback+0x5c>)
 8001684:	2204      	movs	r2, #4
 8001686:	701a      	strb	r2, [r3, #0]

	}

}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40012000 	.word	0x40012000
 8001694:	2000023c 	.word	0x2000023c
 8001698:	20000078 	.word	0x20000078
 800169c:	20004194 	.word	0x20004194
 80016a0:	40012100 	.word	0x40012100
 80016a4:	20000284 	.word	0x20000284
 80016a8:	200000c0 	.word	0x200000c0
 80016ac:	200001c8 	.word	0x200001c8

080016b0 <stepResponse>:

void stepResponse(void){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
	// Configure the DAC pin to analog input to avoid short circuits
	setPinMode(DAC_GPIO_Port, DAC_Pin, GPIO_MODE_INPUT);
 80016b4:	2200      	movs	r2, #0
 80016b6:	2110      	movs	r1, #16
 80016b8:	4811      	ldr	r0, [pc, #68]	@ (8001700 <stepResponse+0x50>)
 80016ba:	f000 f8cb 	bl	8001854 <setPinMode>

	// Configure the step pin to digital output in order to produce the step signal
	setPinMode(STEP_GPIO_Port, STEP_Pin, GPIO_MODE_OUTPUT_PP);
 80016be:	2201      	movs	r2, #1
 80016c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016c4:	480e      	ldr	r0, [pc, #56]	@ (8001700 <stepResponse+0x50>)
 80016c6:	f000 f8c5 	bl	8001854 <setPinMode>


	// Wait to ensure the capacitor is fully discharged
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80016ca:	2200      	movs	r2, #0
 80016cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016d0:	480b      	ldr	r0, [pc, #44]	@ (8001700 <stepResponse+0x50>)
 80016d2:	f002 f981 	bl	80039d8 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80016d6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80016da:	f000 fc15 	bl	8001f08 <HAL_Delay>

	// Start DMA ADC conversion, still waiting for the timer trigger
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_step_buffer, STEP_SAMPLES);
 80016de:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80016e2:	4908      	ldr	r1, [pc, #32]	@ (8001704 <stepResponse+0x54>)
 80016e4:	4808      	ldr	r0, [pc, #32]	@ (8001708 <stepResponse+0x58>)
 80016e6:	f000 fc77 	bl	8001fd8 <HAL_ADC_Start_DMA>

	// Start the timer that triggers the ADC conversion
	HAL_TIM_Base_Start(&htim2);
 80016ea:	4808      	ldr	r0, [pc, #32]	@ (800170c <stepResponse+0x5c>)
 80016ec:	f002 ffea 	bl	80046c4 <HAL_TIM_Base_Start>

	// Send a voltage step to the circuit
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80016f0:	2201      	movs	r2, #1
 80016f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016f6:	4802      	ldr	r0, [pc, #8]	@ (8001700 <stepResponse+0x50>)
 80016f8:	f002 f96e 	bl	80039d8 <HAL_GPIO_WritePin>
}
 80016fc:	bf00      	nop
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	40020000 	.word	0x40020000
 8001704:	20000314 	.word	0x20000314
 8001708:	20000078 	.word	0x20000078
 800170c:	2000023c 	.word	0x2000023c

08001710 <freqAnalysis>:

void freqAnalysis(void){
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af02      	add	r7, sp, #8
	// Configure the step pin to analog input to avoid short circuits
	setPinMode(STEP_GPIO_Port, STEP_Pin, GPIO_MODE_INPUT);
 8001716:	2200      	movs	r2, #0
 8001718:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800171c:	480e      	ldr	r0, [pc, #56]	@ (8001758 <freqAnalysis+0x48>)
 800171e:	f000 f899 	bl	8001854 <setPinMode>

	// Configure the DAC pin to analog output in order to produce the sine signal
	setPinMode(DAC_GPIO_Port, DAC_Pin, GPIO_MODE_ANALOG);
 8001722:	2203      	movs	r2, #3
 8001724:	2110      	movs	r1, #16
 8001726:	480c      	ldr	r0, [pc, #48]	@ (8001758 <freqAnalysis+0x48>)
 8001728:	f000 f894 	bl	8001854 <setPinMode>

	// Start DMA DAC, still waiting for the timer trigger
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*) DAC_buffer, LUT_SAMPLES, DAC_ALIGN_12B_R);
 800172c:	2300      	movs	r3, #0
 800172e:	9300      	str	r3, [sp, #0]
 8001730:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001734:	4a09      	ldr	r2, [pc, #36]	@ (800175c <freqAnalysis+0x4c>)
 8001736:	2100      	movs	r1, #0
 8001738:	4809      	ldr	r0, [pc, #36]	@ (8001760 <freqAnalysis+0x50>)
 800173a:	f001 f9b3 	bl	8002aa4 <HAL_DAC_Start_DMA>

	// Start DMA ADC conversion, still waiting for the timer trigger
	HAL_ADC_Start_DMA(&hadc2, ADC_freq_buffer, 5*LUT_SAMPLES);
 800173e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001742:	4908      	ldr	r1, [pc, #32]	@ (8001764 <freqAnalysis+0x54>)
 8001744:	4808      	ldr	r0, [pc, #32]	@ (8001768 <freqAnalysis+0x58>)
 8001746:	f000 fc47 	bl	8001fd8 <HAL_ADC_Start_DMA>

	// Start the timer that triggers the ADC and DAC
	HAL_TIM_Base_Start(&htim8);
 800174a:	4808      	ldr	r0, [pc, #32]	@ (800176c <freqAnalysis+0x5c>)
 800174c:	f002 ffba 	bl	80046c4 <HAL_TIM_Base_Start>

}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40020000 	.word	0x40020000
 800175c:	200039c4 	.word	0x200039c4
 8001760:	200001c8 	.word	0x200001c8
 8001764:	200012b4 	.word	0x200012b4
 8001768:	200000c0 	.word	0x200000c0
 800176c:	20000284 	.word	0x20000284

08001770 <sendData>:

void sendData(volatile uint16_t* buffer, uint32_t buffer_length, char* mode_header){
 8001770:	b580      	push	{r7, lr}
 8001772:	b092      	sub	sp, #72	@ 0x48
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]

	char msg[50];

	// Transmit mode header
	sprintf(msg, "%s\r\n", mode_header);
 800177c:	f107 0310 	add.w	r3, r7, #16
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	492f      	ldr	r1, [pc, #188]	@ (8001840 <sendData+0xd0>)
 8001784:	4618      	mov	r0, r3
 8001786:	f003 febb 	bl	8005500 <siprintf>
	HAL_UART_Transmit(&huart2, msg, strlen(msg), 100);
 800178a:	f107 0310 	add.w	r3, r7, #16
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe fd3e 	bl	8000210 <strlen>
 8001794:	4603      	mov	r3, r0
 8001796:	b29a      	uxth	r2, r3
 8001798:	f107 0110 	add.w	r1, r7, #16
 800179c:	2364      	movs	r3, #100	@ 0x64
 800179e:	4829      	ldr	r0, [pc, #164]	@ (8001844 <sendData+0xd4>)
 80017a0:	f003 faf2 	bl	8004d88 <HAL_UART_Transmit>

	// Transmit data header
	sprintf(msg, "Index, ADC_raw\r\n");
 80017a4:	f107 0310 	add.w	r3, r7, #16
 80017a8:	4927      	ldr	r1, [pc, #156]	@ (8001848 <sendData+0xd8>)
 80017aa:	4618      	mov	r0, r3
 80017ac:	f003 fea8 	bl	8005500 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80017b0:	f107 0310 	add.w	r3, r7, #16
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7fe fd2b 	bl	8000210 <strlen>
 80017ba:	4603      	mov	r3, r0
 80017bc:	b29a      	uxth	r2, r3
 80017be:	f107 0110 	add.w	r1, r7, #16
 80017c2:	2364      	movs	r3, #100	@ 0x64
 80017c4:	481f      	ldr	r0, [pc, #124]	@ (8001844 <sendData+0xd4>)
 80017c6:	f003 fadf 	bl	8004d88 <HAL_UART_Transmit>

	for (int i = 0; i < buffer_length; i++){
 80017ca:	2300      	movs	r3, #0
 80017cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80017ce:	e01b      	b.n	8001808 <sendData+0x98>
		sprintf(msg, "%d,%d\r\n", i, buffer[i]);
 80017d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	68fa      	ldr	r2, [r7, #12]
 80017d6:	4413      	add	r3, r2
 80017d8:	881b      	ldrh	r3, [r3, #0]
 80017da:	b29b      	uxth	r3, r3
 80017dc:	f107 0010 	add.w	r0, r7, #16
 80017e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80017e2:	491a      	ldr	r1, [pc, #104]	@ (800184c <sendData+0xdc>)
 80017e4:	f003 fe8c 	bl	8005500 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80017e8:	f107 0310 	add.w	r3, r7, #16
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7fe fd0f 	bl	8000210 <strlen>
 80017f2:	4603      	mov	r3, r0
 80017f4:	b29a      	uxth	r2, r3
 80017f6:	f107 0110 	add.w	r1, r7, #16
 80017fa:	2364      	movs	r3, #100	@ 0x64
 80017fc:	4811      	ldr	r0, [pc, #68]	@ (8001844 <sendData+0xd4>)
 80017fe:	f003 fac3 	bl	8004d88 <HAL_UART_Transmit>
	for (int i = 0; i < buffer_length; i++){
 8001802:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001804:	3301      	adds	r3, #1
 8001806:	647b      	str	r3, [r7, #68]	@ 0x44
 8001808:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800180a:	68ba      	ldr	r2, [r7, #8]
 800180c:	429a      	cmp	r2, r3
 800180e:	d8df      	bhi.n	80017d0 <sendData+0x60>
	}

	// Transmit data tail
	sprintf(msg, "********TRANSMISSION COMPLETED********\r\n");
 8001810:	f107 0310 	add.w	r3, r7, #16
 8001814:	490e      	ldr	r1, [pc, #56]	@ (8001850 <sendData+0xe0>)
 8001816:	4618      	mov	r0, r3
 8001818:	f003 fe72 	bl	8005500 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 800181c:	f107 0310 	add.w	r3, r7, #16
 8001820:	4618      	mov	r0, r3
 8001822:	f7fe fcf5 	bl	8000210 <strlen>
 8001826:	4603      	mov	r3, r0
 8001828:	b29a      	uxth	r2, r3
 800182a:	f107 0110 	add.w	r1, r7, #16
 800182e:	2364      	movs	r3, #100	@ 0x64
 8001830:	4804      	ldr	r0, [pc, #16]	@ (8001844 <sendData+0xd4>)
 8001832:	f003 faa9 	bl	8004d88 <HAL_UART_Transmit>

}
 8001836:	bf00      	nop
 8001838:	3748      	adds	r7, #72	@ 0x48
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	08006ed0 	.word	0x08006ed0
 8001844:	200002cc 	.word	0x200002cc
 8001848:	08006ed8 	.word	0x08006ed8
 800184c:	08006eec 	.word	0x08006eec
 8001850:	08006ef4 	.word	0x08006ef4

08001854 <setPinMode>:

/* Wrapper function used to switch pins configuration mode */
void setPinMode(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t Mode)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b08a      	sub	sp, #40	@ 0x28
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	460b      	mov	r3, r1
 800185e:	607a      	str	r2, [r7, #4]
 8001860:	817b      	strh	r3, [r7, #10]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001862:	f107 0314 	add.w	r3, r7, #20
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	609a      	str	r2, [r3, #8]
 800186e:	60da      	str	r2, [r3, #12]
 8001870:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = GPIO_Pin;
 8001872:	897b      	ldrh	r3, [r7, #10]
 8001874:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = Mode;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187a:	2300      	movs	r3, #0
 800187c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187e:	2300      	movs	r3, #0
 8001880:	623b      	str	r3, [r7, #32]

    HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001882:	f107 0314 	add.w	r3, r7, #20
 8001886:	4619      	mov	r1, r3
 8001888:	68f8      	ldr	r0, [r7, #12]
 800188a:	f001 fef9 	bl	8003680 <HAL_GPIO_Init>
}
 800188e:	bf00      	nop
 8001890:	3728      	adds	r7, #40	@ 0x28
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001896:	b480      	push	{r7}
 8001898:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800189a:	b672      	cpsid	i
}
 800189c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800189e:	bf00      	nop
 80018a0:	e7fd      	b.n	800189e <Error_Handler+0x8>
	...

080018a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	607b      	str	r3, [r7, #4]
 80018ae:	4b10      	ldr	r3, [pc, #64]	@ (80018f0 <HAL_MspInit+0x4c>)
 80018b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b2:	4a0f      	ldr	r2, [pc, #60]	@ (80018f0 <HAL_MspInit+0x4c>)
 80018b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80018ba:	4b0d      	ldr	r3, [pc, #52]	@ (80018f0 <HAL_MspInit+0x4c>)
 80018bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018c2:	607b      	str	r3, [r7, #4]
 80018c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	603b      	str	r3, [r7, #0]
 80018ca:	4b09      	ldr	r3, [pc, #36]	@ (80018f0 <HAL_MspInit+0x4c>)
 80018cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ce:	4a08      	ldr	r2, [pc, #32]	@ (80018f0 <HAL_MspInit+0x4c>)
 80018d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80018d6:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <HAL_MspInit+0x4c>)
 80018d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018de:	603b      	str	r3, [r7, #0]
 80018e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80018e2:	2005      	movs	r0, #5
 80018e4:	f001 f87a 	bl	80029dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018e8:	bf00      	nop
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40023800 	.word	0x40023800

080018f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08c      	sub	sp, #48	@ 0x30
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fc:	f107 031c 	add.w	r3, r7, #28
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
 800190a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a5d      	ldr	r2, [pc, #372]	@ (8001a88 <HAL_ADC_MspInit+0x194>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d157      	bne.n	80019c6 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	61bb      	str	r3, [r7, #24]
 800191a:	4b5c      	ldr	r3, [pc, #368]	@ (8001a8c <HAL_ADC_MspInit+0x198>)
 800191c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800191e:	4a5b      	ldr	r2, [pc, #364]	@ (8001a8c <HAL_ADC_MspInit+0x198>)
 8001920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001924:	6453      	str	r3, [r2, #68]	@ 0x44
 8001926:	4b59      	ldr	r3, [pc, #356]	@ (8001a8c <HAL_ADC_MspInit+0x198>)
 8001928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800192a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800192e:	61bb      	str	r3, [r7, #24]
 8001930:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001932:	2300      	movs	r3, #0
 8001934:	617b      	str	r3, [r7, #20]
 8001936:	4b55      	ldr	r3, [pc, #340]	@ (8001a8c <HAL_ADC_MspInit+0x198>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193a:	4a54      	ldr	r2, [pc, #336]	@ (8001a8c <HAL_ADC_MspInit+0x198>)
 800193c:	f043 0301 	orr.w	r3, r3, #1
 8001940:	6313      	str	r3, [r2, #48]	@ 0x30
 8001942:	4b52      	ldr	r3, [pc, #328]	@ (8001a8c <HAL_ADC_MspInit+0x198>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	617b      	str	r3, [r7, #20]
 800194c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800194e:	2301      	movs	r3, #1
 8001950:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001952:	2303      	movs	r3, #3
 8001954:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195a:	f107 031c 	add.w	r3, r7, #28
 800195e:	4619      	mov	r1, r3
 8001960:	484b      	ldr	r0, [pc, #300]	@ (8001a90 <HAL_ADC_MspInit+0x19c>)
 8001962:	f001 fe8d 	bl	8003680 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001966:	4b4b      	ldr	r3, [pc, #300]	@ (8001a94 <HAL_ADC_MspInit+0x1a0>)
 8001968:	4a4b      	ldr	r2, [pc, #300]	@ (8001a98 <HAL_ADC_MspInit+0x1a4>)
 800196a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800196c:	4b49      	ldr	r3, [pc, #292]	@ (8001a94 <HAL_ADC_MspInit+0x1a0>)
 800196e:	2200      	movs	r2, #0
 8001970:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001972:	4b48      	ldr	r3, [pc, #288]	@ (8001a94 <HAL_ADC_MspInit+0x1a0>)
 8001974:	2200      	movs	r2, #0
 8001976:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001978:	4b46      	ldr	r3, [pc, #280]	@ (8001a94 <HAL_ADC_MspInit+0x1a0>)
 800197a:	2200      	movs	r2, #0
 800197c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800197e:	4b45      	ldr	r3, [pc, #276]	@ (8001a94 <HAL_ADC_MspInit+0x1a0>)
 8001980:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001984:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001986:	4b43      	ldr	r3, [pc, #268]	@ (8001a94 <HAL_ADC_MspInit+0x1a0>)
 8001988:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800198c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800198e:	4b41      	ldr	r3, [pc, #260]	@ (8001a94 <HAL_ADC_MspInit+0x1a0>)
 8001990:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001994:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001996:	4b3f      	ldr	r3, [pc, #252]	@ (8001a94 <HAL_ADC_MspInit+0x1a0>)
 8001998:	2200      	movs	r2, #0
 800199a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800199c:	4b3d      	ldr	r3, [pc, #244]	@ (8001a94 <HAL_ADC_MspInit+0x1a0>)
 800199e:	2200      	movs	r2, #0
 80019a0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019a2:	4b3c      	ldr	r3, [pc, #240]	@ (8001a94 <HAL_ADC_MspInit+0x1a0>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019a8:	483a      	ldr	r0, [pc, #232]	@ (8001a94 <HAL_ADC_MspInit+0x1a0>)
 80019aa:	f001 fa89 	bl	8002ec0 <HAL_DMA_Init>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 80019b4:	f7ff ff6f 	bl	8001896 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	4a36      	ldr	r2, [pc, #216]	@ (8001a94 <HAL_ADC_MspInit+0x1a0>)
 80019bc:	639a      	str	r2, [r3, #56]	@ 0x38
 80019be:	4a35      	ldr	r2, [pc, #212]	@ (8001a94 <HAL_ADC_MspInit+0x1a0>)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80019c4:	e05c      	b.n	8001a80 <HAL_ADC_MspInit+0x18c>
  else if(hadc->Instance==ADC2)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a34      	ldr	r2, [pc, #208]	@ (8001a9c <HAL_ADC_MspInit+0x1a8>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d157      	bne.n	8001a80 <HAL_ADC_MspInit+0x18c>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80019d0:	2300      	movs	r3, #0
 80019d2:	613b      	str	r3, [r7, #16]
 80019d4:	4b2d      	ldr	r3, [pc, #180]	@ (8001a8c <HAL_ADC_MspInit+0x198>)
 80019d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d8:	4a2c      	ldr	r2, [pc, #176]	@ (8001a8c <HAL_ADC_MspInit+0x198>)
 80019da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019de:	6453      	str	r3, [r2, #68]	@ 0x44
 80019e0:	4b2a      	ldr	r3, [pc, #168]	@ (8001a8c <HAL_ADC_MspInit+0x198>)
 80019e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80019e8:	613b      	str	r3, [r7, #16]
 80019ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ec:	2300      	movs	r3, #0
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	4b26      	ldr	r3, [pc, #152]	@ (8001a8c <HAL_ADC_MspInit+0x198>)
 80019f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f4:	4a25      	ldr	r2, [pc, #148]	@ (8001a8c <HAL_ADC_MspInit+0x198>)
 80019f6:	f043 0301 	orr.w	r3, r3, #1
 80019fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fc:	4b23      	ldr	r3, [pc, #140]	@ (8001a8c <HAL_ADC_MspInit+0x198>)
 80019fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a00:	f003 0301 	and.w	r3, r3, #1
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a14:	f107 031c 	add.w	r3, r7, #28
 8001a18:	4619      	mov	r1, r3
 8001a1a:	481d      	ldr	r0, [pc, #116]	@ (8001a90 <HAL_ADC_MspInit+0x19c>)
 8001a1c:	f001 fe30 	bl	8003680 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8001a20:	4b1f      	ldr	r3, [pc, #124]	@ (8001aa0 <HAL_ADC_MspInit+0x1ac>)
 8001a22:	4a20      	ldr	r2, [pc, #128]	@ (8001aa4 <HAL_ADC_MspInit+0x1b0>)
 8001a24:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8001a26:	4b1e      	ldr	r3, [pc, #120]	@ (8001aa0 <HAL_ADC_MspInit+0x1ac>)
 8001a28:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a2c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa0 <HAL_ADC_MspInit+0x1ac>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a34:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa0 <HAL_ADC_MspInit+0x1ac>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001a3a:	4b19      	ldr	r3, [pc, #100]	@ (8001aa0 <HAL_ADC_MspInit+0x1ac>)
 8001a3c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a40:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a42:	4b17      	ldr	r3, [pc, #92]	@ (8001aa0 <HAL_ADC_MspInit+0x1ac>)
 8001a44:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a48:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a4a:	4b15      	ldr	r3, [pc, #84]	@ (8001aa0 <HAL_ADC_MspInit+0x1ac>)
 8001a4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a50:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 8001a52:	4b13      	ldr	r3, [pc, #76]	@ (8001aa0 <HAL_ADC_MspInit+0x1ac>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001a58:	4b11      	ldr	r3, [pc, #68]	@ (8001aa0 <HAL_ADC_MspInit+0x1ac>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a5e:	4b10      	ldr	r3, [pc, #64]	@ (8001aa0 <HAL_ADC_MspInit+0x1ac>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001a64:	480e      	ldr	r0, [pc, #56]	@ (8001aa0 <HAL_ADC_MspInit+0x1ac>)
 8001a66:	f001 fa2b 	bl	8002ec0 <HAL_DMA_Init>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <HAL_ADC_MspInit+0x180>
      Error_Handler();
 8001a70:	f7ff ff11 	bl	8001896 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	4a0a      	ldr	r2, [pc, #40]	@ (8001aa0 <HAL_ADC_MspInit+0x1ac>)
 8001a78:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a7a:	4a09      	ldr	r2, [pc, #36]	@ (8001aa0 <HAL_ADC_MspInit+0x1ac>)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001a80:	bf00      	nop
 8001a82:	3730      	adds	r7, #48	@ 0x30
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40012000 	.word	0x40012000
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	40020000 	.word	0x40020000
 8001a94:	20000108 	.word	0x20000108
 8001a98:	40026410 	.word	0x40026410
 8001a9c:	40012100 	.word	0x40012100
 8001aa0:	20000168 	.word	0x20000168
 8001aa4:	40026440 	.word	0x40026440

08001aa8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b08a      	sub	sp, #40	@ 0x28
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
 8001abe:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a2f      	ldr	r2, [pc, #188]	@ (8001b84 <HAL_DAC_MspInit+0xdc>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d158      	bne.n	8001b7c <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	613b      	str	r3, [r7, #16]
 8001ace:	4b2e      	ldr	r3, [pc, #184]	@ (8001b88 <HAL_DAC_MspInit+0xe0>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad2:	4a2d      	ldr	r2, [pc, #180]	@ (8001b88 <HAL_DAC_MspInit+0xe0>)
 8001ad4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001ad8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ada:	4b2b      	ldr	r3, [pc, #172]	@ (8001b88 <HAL_DAC_MspInit+0xe0>)
 8001adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ade:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001ae2:	613b      	str	r3, [r7, #16]
 8001ae4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
 8001aea:	4b27      	ldr	r3, [pc, #156]	@ (8001b88 <HAL_DAC_MspInit+0xe0>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aee:	4a26      	ldr	r2, [pc, #152]	@ (8001b88 <HAL_DAC_MspInit+0xe0>)
 8001af0:	f043 0301 	orr.w	r3, r3, #1
 8001af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af6:	4b24      	ldr	r3, [pc, #144]	@ (8001b88 <HAL_DAC_MspInit+0xe0>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = DAC_Pin;
 8001b02:	2310      	movs	r3, #16
 8001b04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b06:	2303      	movs	r3, #3
 8001b08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DAC_GPIO_Port, &GPIO_InitStruct);
 8001b0e:	f107 0314 	add.w	r3, r7, #20
 8001b12:	4619      	mov	r1, r3
 8001b14:	481d      	ldr	r0, [pc, #116]	@ (8001b8c <HAL_DAC_MspInit+0xe4>)
 8001b16:	f001 fdb3 	bl	8003680 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001b90 <HAL_DAC_MspInit+0xe8>)
 8001b1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001b94 <HAL_DAC_MspInit+0xec>)
 8001b1e:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001b20:	4b1b      	ldr	r3, [pc, #108]	@ (8001b90 <HAL_DAC_MspInit+0xe8>)
 8001b22:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8001b26:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b28:	4b19      	ldr	r3, [pc, #100]	@ (8001b90 <HAL_DAC_MspInit+0xe8>)
 8001b2a:	2240      	movs	r2, #64	@ 0x40
 8001b2c:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b2e:	4b18      	ldr	r3, [pc, #96]	@ (8001b90 <HAL_DAC_MspInit+0xe8>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8001b34:	4b16      	ldr	r3, [pc, #88]	@ (8001b90 <HAL_DAC_MspInit+0xe8>)
 8001b36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b3a:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b3c:	4b14      	ldr	r3, [pc, #80]	@ (8001b90 <HAL_DAC_MspInit+0xe8>)
 8001b3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b42:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b44:	4b12      	ldr	r3, [pc, #72]	@ (8001b90 <HAL_DAC_MspInit+0xe8>)
 8001b46:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b4a:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8001b4c:	4b10      	ldr	r3, [pc, #64]	@ (8001b90 <HAL_DAC_MspInit+0xe8>)
 8001b4e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b52:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8001b54:	4b0e      	ldr	r3, [pc, #56]	@ (8001b90 <HAL_DAC_MspInit+0xe8>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b90 <HAL_DAC_MspInit+0xe8>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8001b60:	480b      	ldr	r0, [pc, #44]	@ (8001b90 <HAL_DAC_MspInit+0xe8>)
 8001b62:	f001 f9ad 	bl	8002ec0 <HAL_DMA_Init>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 8001b6c:	f7ff fe93 	bl	8001896 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a07      	ldr	r2, [pc, #28]	@ (8001b90 <HAL_DAC_MspInit+0xe8>)
 8001b74:	609a      	str	r2, [r3, #8]
 8001b76:	4a06      	ldr	r2, [pc, #24]	@ (8001b90 <HAL_DAC_MspInit+0xe8>)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END DAC_MspInit 1 */

  }

}
 8001b7c:	bf00      	nop
 8001b7e:	3728      	adds	r7, #40	@ 0x28
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40007400 	.word	0x40007400
 8001b88:	40023800 	.word	0x40023800
 8001b8c:	40020000 	.word	0x40020000
 8001b90:	200001dc 	.word	0x200001dc
 8001b94:	40026088 	.word	0x40026088

08001b98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ba8:	d10e      	bne.n	8001bc8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	4b13      	ldr	r3, [pc, #76]	@ (8001bfc <HAL_TIM_Base_MspInit+0x64>)
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb2:	4a12      	ldr	r2, [pc, #72]	@ (8001bfc <HAL_TIM_Base_MspInit+0x64>)
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bba:	4b10      	ldr	r3, [pc, #64]	@ (8001bfc <HAL_TIM_Base_MspInit+0x64>)
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001bc6:	e012      	b.n	8001bee <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM8)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a0c      	ldr	r2, [pc, #48]	@ (8001c00 <HAL_TIM_Base_MspInit+0x68>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d10d      	bne.n	8001bee <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60bb      	str	r3, [r7, #8]
 8001bd6:	4b09      	ldr	r3, [pc, #36]	@ (8001bfc <HAL_TIM_Base_MspInit+0x64>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bda:	4a08      	ldr	r2, [pc, #32]	@ (8001bfc <HAL_TIM_Base_MspInit+0x64>)
 8001bdc:	f043 0302 	orr.w	r3, r3, #2
 8001be0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001be2:	4b06      	ldr	r3, [pc, #24]	@ (8001bfc <HAL_TIM_Base_MspInit+0x64>)
 8001be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be6:	f003 0302 	and.w	r3, r3, #2
 8001bea:	60bb      	str	r3, [r7, #8]
 8001bec:	68bb      	ldr	r3, [r7, #8]
}
 8001bee:	bf00      	nop
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	40010400 	.word	0x40010400

08001c04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b08a      	sub	sp, #40	@ 0x28
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c0c:	f107 0314 	add.w	r3, r7, #20
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	605a      	str	r2, [r3, #4]
 8001c16:	609a      	str	r2, [r3, #8]
 8001c18:	60da      	str	r2, [r3, #12]
 8001c1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a19      	ldr	r2, [pc, #100]	@ (8001c88 <HAL_UART_MspInit+0x84>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d12b      	bne.n	8001c7e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	613b      	str	r3, [r7, #16]
 8001c2a:	4b18      	ldr	r3, [pc, #96]	@ (8001c8c <HAL_UART_MspInit+0x88>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2e:	4a17      	ldr	r2, [pc, #92]	@ (8001c8c <HAL_UART_MspInit+0x88>)
 8001c30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c34:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c36:	4b15      	ldr	r3, [pc, #84]	@ (8001c8c <HAL_UART_MspInit+0x88>)
 8001c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c3e:	613b      	str	r3, [r7, #16]
 8001c40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	4b11      	ldr	r3, [pc, #68]	@ (8001c8c <HAL_UART_MspInit+0x88>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4a:	4a10      	ldr	r2, [pc, #64]	@ (8001c8c <HAL_UART_MspInit+0x88>)
 8001c4c:	f043 0301 	orr.w	r3, r3, #1
 8001c50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c52:	4b0e      	ldr	r3, [pc, #56]	@ (8001c8c <HAL_UART_MspInit+0x88>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c5e:	230c      	movs	r3, #12
 8001c60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c62:	2302      	movs	r3, #2
 8001c64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c6e:	2307      	movs	r3, #7
 8001c70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c72:	f107 0314 	add.w	r3, r7, #20
 8001c76:	4619      	mov	r1, r3
 8001c78:	4805      	ldr	r0, [pc, #20]	@ (8001c90 <HAL_UART_MspInit+0x8c>)
 8001c7a:	f001 fd01 	bl	8003680 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c7e:	bf00      	nop
 8001c80:	3728      	adds	r7, #40	@ 0x28
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40004400 	.word	0x40004400
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40020000 	.word	0x40020000

08001c94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c98:	bf00      	nop
 8001c9a:	e7fd      	b.n	8001c98 <NMI_Handler+0x4>

08001c9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ca0:	bf00      	nop
 8001ca2:	e7fd      	b.n	8001ca0 <HardFault_Handler+0x4>

08001ca4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ca8:	bf00      	nop
 8001caa:	e7fd      	b.n	8001ca8 <MemManage_Handler+0x4>

08001cac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cb0:	bf00      	nop
 8001cb2:	e7fd      	b.n	8001cb0 <BusFault_Handler+0x4>

08001cb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <UsageFault_Handler+0x4>

08001cbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr

08001cca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cea:	f000 f8ed 	bl	8001ec8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001cf8:	4802      	ldr	r0, [pc, #8]	@ (8001d04 <DMA1_Stream5_IRQHandler+0x10>)
 8001cfa:	f001 fa57 	bl	80031ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	200001dc 	.word	0x200001dc

08001d08 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001d0c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001d10:	f001 fe7c 	bl	8003a0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d14:	bf00      	nop
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d1c:	4802      	ldr	r0, [pc, #8]	@ (8001d28 <DMA2_Stream0_IRQHandler+0x10>)
 8001d1e:	f001 fa45 	bl	80031ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000108 	.word	0x20000108

08001d2c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001d30:	4802      	ldr	r0, [pc, #8]	@ (8001d3c <DMA2_Stream2_IRQHandler+0x10>)
 8001d32:	f001 fa3b 	bl	80031ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000168 	.word	0x20000168

08001d40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d48:	4a14      	ldr	r2, [pc, #80]	@ (8001d9c <_sbrk+0x5c>)
 8001d4a:	4b15      	ldr	r3, [pc, #84]	@ (8001da0 <_sbrk+0x60>)
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d54:	4b13      	ldr	r3, [pc, #76]	@ (8001da4 <_sbrk+0x64>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d102      	bne.n	8001d62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d5c:	4b11      	ldr	r3, [pc, #68]	@ (8001da4 <_sbrk+0x64>)
 8001d5e:	4a12      	ldr	r2, [pc, #72]	@ (8001da8 <_sbrk+0x68>)
 8001d60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d62:	4b10      	ldr	r3, [pc, #64]	@ (8001da4 <_sbrk+0x64>)
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4413      	add	r3, r2
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d207      	bcs.n	8001d80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d70:	f003 fbee 	bl	8005550 <__errno>
 8001d74:	4603      	mov	r3, r0
 8001d76:	220c      	movs	r2, #12
 8001d78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7e:	e009      	b.n	8001d94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d80:	4b08      	ldr	r3, [pc, #32]	@ (8001da4 <_sbrk+0x64>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d86:	4b07      	ldr	r3, [pc, #28]	@ (8001da4 <_sbrk+0x64>)
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	4a05      	ldr	r2, [pc, #20]	@ (8001da4 <_sbrk+0x64>)
 8001d90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d92:	68fb      	ldr	r3, [r7, #12]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3718      	adds	r7, #24
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20020000 	.word	0x20020000
 8001da0:	00000400 	.word	0x00000400
 8001da4:	20004198 	.word	0x20004198
 8001da8:	200042e8 	.word	0x200042e8

08001dac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001db0:	4b06      	ldr	r3, [pc, #24]	@ (8001dcc <SystemInit+0x20>)
 8001db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001db6:	4a05      	ldr	r2, [pc, #20]	@ (8001dcc <SystemInit+0x20>)
 8001db8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001dbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	e000ed00 	.word	0xe000ed00

08001dd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001dd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e08 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001dd4:	f7ff ffea 	bl	8001dac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dd8:	480c      	ldr	r0, [pc, #48]	@ (8001e0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001dda:	490d      	ldr	r1, [pc, #52]	@ (8001e10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ddc:	4a0d      	ldr	r2, [pc, #52]	@ (8001e14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001dde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001de0:	e002      	b.n	8001de8 <LoopCopyDataInit>

08001de2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001de2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001de4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001de6:	3304      	adds	r3, #4

08001de8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001de8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dec:	d3f9      	bcc.n	8001de2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dee:	4a0a      	ldr	r2, [pc, #40]	@ (8001e18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001df0:	4c0a      	ldr	r4, [pc, #40]	@ (8001e1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001df2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001df4:	e001      	b.n	8001dfa <LoopFillZerobss>

08001df6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001df6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001df8:	3204      	adds	r2, #4

08001dfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dfc:	d3fb      	bcc.n	8001df6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001dfe:	f003 fbad 	bl	800555c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e02:	f7ff f875 	bl	8000ef0 <main>
  bx  lr    
 8001e06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e10:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001e14:	08007160 	.word	0x08007160
  ldr r2, =_sbss
 8001e18:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001e1c:	200042e8 	.word	0x200042e8

08001e20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e20:	e7fe      	b.n	8001e20 <ADC_IRQHandler>
	...

08001e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e28:	4b0e      	ldr	r3, [pc, #56]	@ (8001e64 <HAL_Init+0x40>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e64 <HAL_Init+0x40>)
 8001e2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e34:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <HAL_Init+0x40>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a0a      	ldr	r2, [pc, #40]	@ (8001e64 <HAL_Init+0x40>)
 8001e3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e40:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <HAL_Init+0x40>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a07      	ldr	r2, [pc, #28]	@ (8001e64 <HAL_Init+0x40>)
 8001e46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	f000 fdc5 	bl	80029dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e52:	2000      	movs	r0, #0
 8001e54:	f000 f808 	bl	8001e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e58:	f7ff fd24 	bl	80018a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40023c00 	.word	0x40023c00

08001e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e70:	4b12      	ldr	r3, [pc, #72]	@ (8001ebc <HAL_InitTick+0x54>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4b12      	ldr	r3, [pc, #72]	@ (8001ec0 <HAL_InitTick+0x58>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e86:	4618      	mov	r0, r3
 8001e88:	f000 fddd 	bl	8002a46 <HAL_SYSTICK_Config>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e00e      	b.n	8001eb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2b0f      	cmp	r3, #15
 8001e9a:	d80a      	bhi.n	8001eb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea4:	f000 fda5 	bl	80029f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ea8:	4a06      	ldr	r2, [pc, #24]	@ (8001ec4 <HAL_InitTick+0x5c>)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	e000      	b.n	8001eb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20000000 	.word	0x20000000
 8001ec0:	20000008 	.word	0x20000008
 8001ec4:	20000004 	.word	0x20000004

08001ec8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ecc:	4b06      	ldr	r3, [pc, #24]	@ (8001ee8 <HAL_IncTick+0x20>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4b06      	ldr	r3, [pc, #24]	@ (8001eec <HAL_IncTick+0x24>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	4a04      	ldr	r2, [pc, #16]	@ (8001eec <HAL_IncTick+0x24>)
 8001eda:	6013      	str	r3, [r2, #0]
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	20000008 	.word	0x20000008
 8001eec:	2000419c 	.word	0x2000419c

08001ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ef4:	4b03      	ldr	r3, [pc, #12]	@ (8001f04 <HAL_GetTick+0x14>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	2000419c 	.word	0x2000419c

08001f08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f10:	f7ff ffee 	bl	8001ef0 <HAL_GetTick>
 8001f14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f20:	d005      	beq.n	8001f2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f22:	4b0a      	ldr	r3, [pc, #40]	@ (8001f4c <HAL_Delay+0x44>)
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	461a      	mov	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f2e:	bf00      	nop
 8001f30:	f7ff ffde 	bl	8001ef0 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	68fa      	ldr	r2, [r7, #12]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d8f7      	bhi.n	8001f30 <HAL_Delay+0x28>
  {
  }
}
 8001f40:	bf00      	nop
 8001f42:	bf00      	nop
 8001f44:	3710      	adds	r7, #16
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	20000008 	.word	0x20000008

08001f50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d101      	bne.n	8001f66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e033      	b.n	8001fce <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d109      	bne.n	8001f82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f7ff fcc0 	bl	80018f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f86:	f003 0310 	and.w	r3, r3, #16
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d118      	bne.n	8001fc0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f96:	f023 0302 	bic.w	r3, r3, #2
 8001f9a:	f043 0202 	orr.w	r2, r3, #2
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f000 facc 	bl	8002540 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb2:	f023 0303 	bic.w	r3, r3, #3
 8001fb6:	f043 0201 	orr.w	r2, r3, #1
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	641a      	str	r2, [r3, #64]	@ 0x40
 8001fbe:	e001      	b.n	8001fc4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b088      	sub	sp, #32
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d101      	bne.n	8001ffa <HAL_ADC_Start_DMA+0x22>
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	e0eb      	b.n	80021d2 <HAL_ADC_Start_DMA+0x1fa>
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 0301 	and.w	r3, r3, #1
 800200c:	2b01      	cmp	r3, #1
 800200e:	d018      	beq.n	8002042 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	689a      	ldr	r2, [r3, #8]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f042 0201 	orr.w	r2, r2, #1
 800201e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002020:	4b6e      	ldr	r3, [pc, #440]	@ (80021dc <HAL_ADC_Start_DMA+0x204>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a6e      	ldr	r2, [pc, #440]	@ (80021e0 <HAL_ADC_Start_DMA+0x208>)
 8002026:	fba2 2303 	umull	r2, r3, r2, r3
 800202a:	0c9a      	lsrs	r2, r3, #18
 800202c:	4613      	mov	r3, r2
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	4413      	add	r3, r2
 8002032:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002034:	e002      	b.n	800203c <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	3b01      	subs	r3, #1
 800203a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d1f9      	bne.n	8002036 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800204c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002050:	d107      	bne.n	8002062 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	689a      	ldr	r2, [r3, #8]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002060:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	2b01      	cmp	r3, #1
 800206e:	f040 80a3 	bne.w	80021b8 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002076:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800207a:	f023 0301 	bic.w	r3, r3, #1
 800207e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002090:	2b00      	cmp	r3, #0
 8002092:	d007      	beq.n	80020a4 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002098:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800209c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020b0:	d106      	bne.n	80020c0 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b6:	f023 0206 	bic.w	r2, r3, #6
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	645a      	str	r2, [r3, #68]	@ 0x44
 80020be:	e002      	b.n	80020c6 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2200      	movs	r2, #0
 80020c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020ce:	4b45      	ldr	r3, [pc, #276]	@ (80021e4 <HAL_ADC_Start_DMA+0x20c>)
 80020d0:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020d6:	4a44      	ldr	r2, [pc, #272]	@ (80021e8 <HAL_ADC_Start_DMA+0x210>)
 80020d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020de:	4a43      	ldr	r2, [pc, #268]	@ (80021ec <HAL_ADC_Start_DMA+0x214>)
 80020e0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020e6:	4a42      	ldr	r2, [pc, #264]	@ (80021f0 <HAL_ADC_Start_DMA+0x218>)
 80020e8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80020f2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	685a      	ldr	r2, [r3, #4]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002102:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002112:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	334c      	adds	r3, #76	@ 0x4c
 800211e:	4619      	mov	r1, r3
 8002120:	68ba      	ldr	r2, [r7, #8]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f000 ff7a 	bl	800301c <HAL_DMA_Start_IT>
 8002128:	4603      	mov	r3, r0
 800212a:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f003 031f 	and.w	r3, r3, #31
 8002134:	2b00      	cmp	r3, #0
 8002136:	d12a      	bne.n	800218e <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a2d      	ldr	r2, [pc, #180]	@ (80021f4 <HAL_ADC_Start_DMA+0x21c>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d015      	beq.n	800216e <HAL_ADC_Start_DMA+0x196>
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a2c      	ldr	r2, [pc, #176]	@ (80021f8 <HAL_ADC_Start_DMA+0x220>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d105      	bne.n	8002158 <HAL_ADC_Start_DMA+0x180>
 800214c:	4b25      	ldr	r3, [pc, #148]	@ (80021e4 <HAL_ADC_Start_DMA+0x20c>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f003 031f 	and.w	r3, r3, #31
 8002154:	2b00      	cmp	r3, #0
 8002156:	d00a      	beq.n	800216e <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a27      	ldr	r2, [pc, #156]	@ (80021fc <HAL_ADC_Start_DMA+0x224>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d136      	bne.n	80021d0 <HAL_ADC_Start_DMA+0x1f8>
 8002162:	4b20      	ldr	r3, [pc, #128]	@ (80021e4 <HAL_ADC_Start_DMA+0x20c>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f003 0310 	and.w	r3, r3, #16
 800216a:	2b00      	cmp	r3, #0
 800216c:	d130      	bne.n	80021d0 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d129      	bne.n	80021d0 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800218a:	609a      	str	r2, [r3, #8]
 800218c:	e020      	b.n	80021d0 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a18      	ldr	r2, [pc, #96]	@ (80021f4 <HAL_ADC_Start_DMA+0x21c>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d11b      	bne.n	80021d0 <HAL_ADC_Start_DMA+0x1f8>
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d114      	bne.n	80021d0 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689a      	ldr	r2, [r3, #8]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80021b4:	609a      	str	r2, [r3, #8]
 80021b6:	e00b      	b.n	80021d0 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021bc:	f043 0210 	orr.w	r2, r3, #16
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c8:	f043 0201 	orr.w	r2, r3, #1
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80021d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3720      	adds	r7, #32
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000000 	.word	0x20000000
 80021e0:	431bde83 	.word	0x431bde83
 80021e4:	40012300 	.word	0x40012300
 80021e8:	08002739 	.word	0x08002739
 80021ec:	080027f3 	.word	0x080027f3
 80021f0:	0800280f 	.word	0x0800280f
 80021f4:	40012000 	.word	0x40012000
 80021f8:	40012100 	.word	0x40012100
 80021fc:	40012200 	.word	0x40012200

08002200 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002208:	2300      	movs	r3, #0
 800220a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002212:	2b01      	cmp	r3, #1
 8002214:	d101      	bne.n	800221a <HAL_ADC_Stop_DMA+0x1a>
 8002216:	2302      	movs	r3, #2
 8002218:	e048      	b.n	80022ac <HAL_ADC_Stop_DMA+0xac>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2201      	movs	r2, #1
 800221e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f022 0201 	bic.w	r2, r2, #1
 8002230:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	2b00      	cmp	r3, #0
 800223e:	d130      	bne.n	80022a2 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	689a      	ldr	r2, [r3, #8]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800224e:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002254:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002258:	b2db      	uxtb	r3, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d10f      	bne.n	800227e <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002262:	4618      	mov	r0, r3
 8002264:	f000 ff32 	bl	80030cc <HAL_DMA_Abort>
 8002268:	4603      	mov	r3, r0
 800226a:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800226c:	7bfb      	ldrb	r3, [r7, #15]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d005      	beq.n	800227e <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002276:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 800228c:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002292:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002296:	f023 0301 	bic.w	r3, r3, #1
 800229a:	f043 0201 	orr.w	r2, r3, #1
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80022aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3710      	adds	r7, #16
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80022d0:	bf00      	nop
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80022e6:	2300      	movs	r3, #0
 80022e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d101      	bne.n	80022f8 <HAL_ADC_ConfigChannel+0x1c>
 80022f4:	2302      	movs	r3, #2
 80022f6:	e113      	b.n	8002520 <HAL_ADC_ConfigChannel+0x244>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2201      	movs	r2, #1
 80022fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2b09      	cmp	r3, #9
 8002306:	d925      	bls.n	8002354 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	68d9      	ldr	r1, [r3, #12]
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	b29b      	uxth	r3, r3
 8002314:	461a      	mov	r2, r3
 8002316:	4613      	mov	r3, r2
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	4413      	add	r3, r2
 800231c:	3b1e      	subs	r3, #30
 800231e:	2207      	movs	r2, #7
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	43da      	mvns	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	400a      	ands	r2, r1
 800232c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	68d9      	ldr	r1, [r3, #12]
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	689a      	ldr	r2, [r3, #8]
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	b29b      	uxth	r3, r3
 800233e:	4618      	mov	r0, r3
 8002340:	4603      	mov	r3, r0
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	4403      	add	r3, r0
 8002346:	3b1e      	subs	r3, #30
 8002348:	409a      	lsls	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	430a      	orrs	r2, r1
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	e022      	b.n	800239a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	6919      	ldr	r1, [r3, #16]
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	b29b      	uxth	r3, r3
 8002360:	461a      	mov	r2, r3
 8002362:	4613      	mov	r3, r2
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	4413      	add	r3, r2
 8002368:	2207      	movs	r2, #7
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	43da      	mvns	r2, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	400a      	ands	r2, r1
 8002376:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	6919      	ldr	r1, [r3, #16]
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	689a      	ldr	r2, [r3, #8]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	b29b      	uxth	r3, r3
 8002388:	4618      	mov	r0, r3
 800238a:	4603      	mov	r3, r0
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	4403      	add	r3, r0
 8002390:	409a      	lsls	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	430a      	orrs	r2, r1
 8002398:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	2b06      	cmp	r3, #6
 80023a0:	d824      	bhi.n	80023ec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685a      	ldr	r2, [r3, #4]
 80023ac:	4613      	mov	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	4413      	add	r3, r2
 80023b2:	3b05      	subs	r3, #5
 80023b4:	221f      	movs	r2, #31
 80023b6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ba:	43da      	mvns	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	400a      	ands	r2, r1
 80023c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	4618      	mov	r0, r3
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	4613      	mov	r3, r2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	4413      	add	r3, r2
 80023dc:	3b05      	subs	r3, #5
 80023de:	fa00 f203 	lsl.w	r2, r0, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80023ea:	e04c      	b.n	8002486 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	2b0c      	cmp	r3, #12
 80023f2:	d824      	bhi.n	800243e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685a      	ldr	r2, [r3, #4]
 80023fe:	4613      	mov	r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	4413      	add	r3, r2
 8002404:	3b23      	subs	r3, #35	@ 0x23
 8002406:	221f      	movs	r2, #31
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	43da      	mvns	r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	400a      	ands	r2, r1
 8002414:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	b29b      	uxth	r3, r3
 8002422:	4618      	mov	r0, r3
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	4413      	add	r3, r2
 800242e:	3b23      	subs	r3, #35	@ 0x23
 8002430:	fa00 f203 	lsl.w	r2, r0, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	430a      	orrs	r2, r1
 800243a:	631a      	str	r2, [r3, #48]	@ 0x30
 800243c:	e023      	b.n	8002486 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	4613      	mov	r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	4413      	add	r3, r2
 800244e:	3b41      	subs	r3, #65	@ 0x41
 8002450:	221f      	movs	r2, #31
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	43da      	mvns	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	400a      	ands	r2, r1
 800245e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	b29b      	uxth	r3, r3
 800246c:	4618      	mov	r0, r3
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685a      	ldr	r2, [r3, #4]
 8002472:	4613      	mov	r3, r2
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	4413      	add	r3, r2
 8002478:	3b41      	subs	r3, #65	@ 0x41
 800247a:	fa00 f203 	lsl.w	r2, r0, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	430a      	orrs	r2, r1
 8002484:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002486:	4b29      	ldr	r3, [pc, #164]	@ (800252c <HAL_ADC_ConfigChannel+0x250>)
 8002488:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a28      	ldr	r2, [pc, #160]	@ (8002530 <HAL_ADC_ConfigChannel+0x254>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d10f      	bne.n	80024b4 <HAL_ADC_ConfigChannel+0x1d8>
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2b12      	cmp	r3, #18
 800249a:	d10b      	bne.n	80024b4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a1d      	ldr	r2, [pc, #116]	@ (8002530 <HAL_ADC_ConfigChannel+0x254>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d12b      	bne.n	8002516 <HAL_ADC_ConfigChannel+0x23a>
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002534 <HAL_ADC_ConfigChannel+0x258>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d003      	beq.n	80024d0 <HAL_ADC_ConfigChannel+0x1f4>
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	2b11      	cmp	r3, #17
 80024ce:	d122      	bne.n	8002516 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a11      	ldr	r2, [pc, #68]	@ (8002534 <HAL_ADC_ConfigChannel+0x258>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d111      	bne.n	8002516 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024f2:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <HAL_ADC_ConfigChannel+0x25c>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a11      	ldr	r2, [pc, #68]	@ (800253c <HAL_ADC_ConfigChannel+0x260>)
 80024f8:	fba2 2303 	umull	r2, r3, r2, r3
 80024fc:	0c9a      	lsrs	r2, r3, #18
 80024fe:	4613      	mov	r3, r2
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	4413      	add	r3, r2
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002508:	e002      	b.n	8002510 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	3b01      	subs	r3, #1
 800250e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1f9      	bne.n	800250a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800251e:	2300      	movs	r3, #0
}
 8002520:	4618      	mov	r0, r3
 8002522:	3714      	adds	r7, #20
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	40012300 	.word	0x40012300
 8002530:	40012000 	.word	0x40012000
 8002534:	10000012 	.word	0x10000012
 8002538:	20000000 	.word	0x20000000
 800253c:	431bde83 	.word	0x431bde83

08002540 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002548:	4b79      	ldr	r3, [pc, #484]	@ (8002730 <ADC_Init+0x1f0>)
 800254a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	431a      	orrs	r2, r3
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002574:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6859      	ldr	r1, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	691b      	ldr	r3, [r3, #16]
 8002580:	021a      	lsls	r2, r3, #8
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	430a      	orrs	r2, r1
 8002588:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002598:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	6859      	ldr	r1, [r3, #4]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	430a      	orrs	r2, r1
 80025aa:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	689a      	ldr	r2, [r3, #8]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6899      	ldr	r1, [r3, #8]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	68da      	ldr	r2, [r3, #12]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d2:	4a58      	ldr	r2, [pc, #352]	@ (8002734 <ADC_Init+0x1f4>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d022      	beq.n	800261e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	689a      	ldr	r2, [r3, #8]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6899      	ldr	r1, [r3, #8]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689a      	ldr	r2, [r3, #8]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002608:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	6899      	ldr	r1, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	430a      	orrs	r2, r1
 800261a:	609a      	str	r2, [r3, #8]
 800261c:	e00f      	b.n	800263e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800262c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800263c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	689a      	ldr	r2, [r3, #8]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 0202 	bic.w	r2, r2, #2
 800264c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	6899      	ldr	r1, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	7e1b      	ldrb	r3, [r3, #24]
 8002658:	005a      	lsls	r2, r3, #1
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	430a      	orrs	r2, r1
 8002660:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d01b      	beq.n	80026a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800267a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800268a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	6859      	ldr	r1, [r3, #4]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002696:	3b01      	subs	r3, #1
 8002698:	035a      	lsls	r2, r3, #13
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	430a      	orrs	r2, r1
 80026a0:	605a      	str	r2, [r3, #4]
 80026a2:	e007      	b.n	80026b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	685a      	ldr	r2, [r3, #4]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026b2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80026c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	69db      	ldr	r3, [r3, #28]
 80026ce:	3b01      	subs	r3, #1
 80026d0:	051a      	lsls	r2, r3, #20
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	430a      	orrs	r2, r1
 80026d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	689a      	ldr	r2, [r3, #8]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80026e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	6899      	ldr	r1, [r3, #8]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80026f6:	025a      	lsls	r2, r3, #9
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689a      	ldr	r2, [r3, #8]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800270e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6899      	ldr	r1, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	029a      	lsls	r2, r3, #10
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	430a      	orrs	r2, r1
 8002722:	609a      	str	r2, [r3, #8]
}
 8002724:	bf00      	nop
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	40012300 	.word	0x40012300
 8002734:	0f000001 	.word	0x0f000001

08002738 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002744:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800274e:	2b00      	cmp	r3, #0
 8002750:	d13c      	bne.n	80027cc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002756:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d12b      	bne.n	80027c4 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002770:	2b00      	cmp	r3, #0
 8002772:	d127      	bne.n	80027c4 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800277a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800277e:	2b00      	cmp	r3, #0
 8002780:	d006      	beq.n	8002790 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800278c:	2b00      	cmp	r3, #0
 800278e:	d119      	bne.n	80027c4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	685a      	ldr	r2, [r3, #4]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f022 0220 	bic.w	r2, r2, #32
 800279e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d105      	bne.n	80027c4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027bc:	f043 0201 	orr.w	r2, r3, #1
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	f7fe ff3b 	bl	8001640 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80027ca:	e00e      	b.n	80027ea <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d0:	f003 0310 	and.w	r3, r3, #16
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d003      	beq.n	80027e0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f7ff fd75 	bl	80022c8 <HAL_ADC_ErrorCallback>
}
 80027de:	e004      	b.n	80027ea <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	4798      	blx	r3
}
 80027ea:	bf00      	nop
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b084      	sub	sp, #16
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027fe:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002800:	68f8      	ldr	r0, [r7, #12]
 8002802:	f7ff fd57 	bl	80022b4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002806:	bf00      	nop
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b084      	sub	sp, #16
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800281a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2240      	movs	r2, #64	@ 0x40
 8002820:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002826:	f043 0204 	orr.w	r2, r3, #4
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f7ff fd4a 	bl	80022c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002834:	bf00      	nop
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f003 0307 	and.w	r3, r3, #7
 800284a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800284c:	4b0c      	ldr	r3, [pc, #48]	@ (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002858:	4013      	ands	r3, r2
 800285a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002864:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002868:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800286c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800286e:	4a04      	ldr	r2, [pc, #16]	@ (8002880 <__NVIC_SetPriorityGrouping+0x44>)
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	60d3      	str	r3, [r2, #12]
}
 8002874:	bf00      	nop
 8002876:	3714      	adds	r7, #20
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002888:	4b04      	ldr	r3, [pc, #16]	@ (800289c <__NVIC_GetPriorityGrouping+0x18>)
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	0a1b      	lsrs	r3, r3, #8
 800288e:	f003 0307 	and.w	r3, r3, #7
}
 8002892:	4618      	mov	r0, r3
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	e000ed00 	.word	0xe000ed00

080028a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	db0b      	blt.n	80028ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	f003 021f 	and.w	r2, r3, #31
 80028b8:	4907      	ldr	r1, [pc, #28]	@ (80028d8 <__NVIC_EnableIRQ+0x38>)
 80028ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028be:	095b      	lsrs	r3, r3, #5
 80028c0:	2001      	movs	r0, #1
 80028c2:	fa00 f202 	lsl.w	r2, r0, r2
 80028c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	e000e100 	.word	0xe000e100

080028dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	6039      	str	r1, [r7, #0]
 80028e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	db0a      	blt.n	8002906 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	490c      	ldr	r1, [pc, #48]	@ (8002928 <__NVIC_SetPriority+0x4c>)
 80028f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fa:	0112      	lsls	r2, r2, #4
 80028fc:	b2d2      	uxtb	r2, r2
 80028fe:	440b      	add	r3, r1
 8002900:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002904:	e00a      	b.n	800291c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	b2da      	uxtb	r2, r3
 800290a:	4908      	ldr	r1, [pc, #32]	@ (800292c <__NVIC_SetPriority+0x50>)
 800290c:	79fb      	ldrb	r3, [r7, #7]
 800290e:	f003 030f 	and.w	r3, r3, #15
 8002912:	3b04      	subs	r3, #4
 8002914:	0112      	lsls	r2, r2, #4
 8002916:	b2d2      	uxtb	r2, r2
 8002918:	440b      	add	r3, r1
 800291a:	761a      	strb	r2, [r3, #24]
}
 800291c:	bf00      	nop
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	e000e100 	.word	0xe000e100
 800292c:	e000ed00 	.word	0xe000ed00

08002930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002930:	b480      	push	{r7}
 8002932:	b089      	sub	sp, #36	@ 0x24
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	f1c3 0307 	rsb	r3, r3, #7
 800294a:	2b04      	cmp	r3, #4
 800294c:	bf28      	it	cs
 800294e:	2304      	movcs	r3, #4
 8002950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3304      	adds	r3, #4
 8002956:	2b06      	cmp	r3, #6
 8002958:	d902      	bls.n	8002960 <NVIC_EncodePriority+0x30>
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	3b03      	subs	r3, #3
 800295e:	e000      	b.n	8002962 <NVIC_EncodePriority+0x32>
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002964:	f04f 32ff 	mov.w	r2, #4294967295
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	43da      	mvns	r2, r3
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	401a      	ands	r2, r3
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002978:	f04f 31ff 	mov.w	r1, #4294967295
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	fa01 f303 	lsl.w	r3, r1, r3
 8002982:	43d9      	mvns	r1, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002988:	4313      	orrs	r3, r2
         );
}
 800298a:	4618      	mov	r0, r3
 800298c:	3724      	adds	r7, #36	@ 0x24
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
	...

08002998 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	3b01      	subs	r3, #1
 80029a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029a8:	d301      	bcc.n	80029ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029aa:	2301      	movs	r3, #1
 80029ac:	e00f      	b.n	80029ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029ae:	4a0a      	ldr	r2, [pc, #40]	@ (80029d8 <SysTick_Config+0x40>)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	3b01      	subs	r3, #1
 80029b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029b6:	210f      	movs	r1, #15
 80029b8:	f04f 30ff 	mov.w	r0, #4294967295
 80029bc:	f7ff ff8e 	bl	80028dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029c0:	4b05      	ldr	r3, [pc, #20]	@ (80029d8 <SysTick_Config+0x40>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029c6:	4b04      	ldr	r3, [pc, #16]	@ (80029d8 <SysTick_Config+0x40>)
 80029c8:	2207      	movs	r2, #7
 80029ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	e000e010 	.word	0xe000e010

080029dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f7ff ff29 	bl	800283c <__NVIC_SetPriorityGrouping>
}
 80029ea:	bf00      	nop
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b086      	sub	sp, #24
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	4603      	mov	r3, r0
 80029fa:	60b9      	str	r1, [r7, #8]
 80029fc:	607a      	str	r2, [r7, #4]
 80029fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a04:	f7ff ff3e 	bl	8002884 <__NVIC_GetPriorityGrouping>
 8002a08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	68b9      	ldr	r1, [r7, #8]
 8002a0e:	6978      	ldr	r0, [r7, #20]
 8002a10:	f7ff ff8e 	bl	8002930 <NVIC_EncodePriority>
 8002a14:	4602      	mov	r2, r0
 8002a16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff ff5d 	bl	80028dc <__NVIC_SetPriority>
}
 8002a22:	bf00      	nop
 8002a24:	3718      	adds	r7, #24
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b082      	sub	sp, #8
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	4603      	mov	r3, r0
 8002a32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7ff ff31 	bl	80028a0 <__NVIC_EnableIRQ>
}
 8002a3e:	bf00      	nop
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b082      	sub	sp, #8
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f7ff ffa2 	bl	8002998 <SysTick_Config>
 8002a54:	4603      	mov	r3, r0
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3708      	adds	r7, #8
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}

08002a5e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b082      	sub	sp, #8
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d101      	bne.n	8002a70 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e014      	b.n	8002a9a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	791b      	ldrb	r3, [r3, #4]
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d105      	bne.n	8002a86 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f7ff f811 	bl	8001aa8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2202      	movs	r2, #2
 8002a8a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2201      	movs	r2, #1
 8002a96:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
	...

08002aa4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b086      	sub	sp, #24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
 8002ab0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
#endif /* DAC_CHANNEL2_SUPPORT */
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d101      	bne.n	8002abc <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e0a2      	b.n	8002c02 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	795b      	ldrb	r3, [r3, #5]
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d101      	bne.n	8002ac8 <HAL_DAC_Start_DMA+0x24>
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	e09c      	b.n	8002c02 <HAL_DAC_Start_DMA+0x15e>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2201      	movs	r2, #1
 8002acc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2202      	movs	r2, #2
 8002ad2:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d129      	bne.n	8002b2e <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	4a4b      	ldr	r2, [pc, #300]	@ (8002c0c <HAL_DAC_Start_DMA+0x168>)
 8002ae0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	4a4a      	ldr	r2, [pc, #296]	@ (8002c10 <HAL_DAC_Start_DMA+0x16c>)
 8002ae8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	4a49      	ldr	r2, [pc, #292]	@ (8002c14 <HAL_DAC_Start_DMA+0x170>)
 8002af0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002b00:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002b02:	6a3b      	ldr	r3, [r7, #32]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d003      	beq.n	8002b10 <HAL_DAC_Start_DMA+0x6c>
 8002b08:	6a3b      	ldr	r3, [r7, #32]
 8002b0a:	2b04      	cmp	r3, #4
 8002b0c:	d005      	beq.n	8002b1a <HAL_DAC_Start_DMA+0x76>
 8002b0e:	e009      	b.n	8002b24 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	3308      	adds	r3, #8
 8002b16:	613b      	str	r3, [r7, #16]
        break;
 8002b18:	e033      	b.n	8002b82 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	330c      	adds	r3, #12
 8002b20:	613b      	str	r3, [r7, #16]
        break;
 8002b22:	e02e      	b.n	8002b82 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	3310      	adds	r3, #16
 8002b2a:	613b      	str	r3, [r7, #16]
        break;
 8002b2c:	e029      	b.n	8002b82 <HAL_DAC_Start_DMA+0xde>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	4a39      	ldr	r2, [pc, #228]	@ (8002c18 <HAL_DAC_Start_DMA+0x174>)
 8002b34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	4a38      	ldr	r2, [pc, #224]	@ (8002c1c <HAL_DAC_Start_DMA+0x178>)
 8002b3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	4a37      	ldr	r2, [pc, #220]	@ (8002c20 <HAL_DAC_Start_DMA+0x17c>)
 8002b44:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002b54:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002b56:	6a3b      	ldr	r3, [r7, #32]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d003      	beq.n	8002b64 <HAL_DAC_Start_DMA+0xc0>
 8002b5c:	6a3b      	ldr	r3, [r7, #32]
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	d005      	beq.n	8002b6e <HAL_DAC_Start_DMA+0xca>
 8002b62:	e009      	b.n	8002b78 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	3314      	adds	r3, #20
 8002b6a:	613b      	str	r3, [r7, #16]
        break;
 8002b6c:	e009      	b.n	8002b82 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	3318      	adds	r3, #24
 8002b74:	613b      	str	r3, [r7, #16]
        break;
 8002b76:	e004      	b.n	8002b82 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	331c      	adds	r3, #28
 8002b7e:	613b      	str	r3, [r7, #16]
        break;
 8002b80:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d111      	bne.n	8002bac <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b96:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6898      	ldr	r0, [r3, #8]
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	f000 fa3b 	bl	800301c <HAL_DMA_Start_IT>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	75fb      	strb	r3, [r7, #23]
 8002baa:	e010      	b.n	8002bce <HAL_DAC_Start_DMA+0x12a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002bba:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	68d8      	ldr	r0, [r3, #12]
 8002bc0:	6879      	ldr	r1, [r7, #4]
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	f000 fa29 	bl	800301c <HAL_DMA_Start_IT>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002bd4:	7dfb      	ldrb	r3, [r7, #23]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d10c      	bne.n	8002bf4 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	6819      	ldr	r1, [r3, #0]
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	f003 0310 	and.w	r3, r3, #16
 8002be6:	2201      	movs	r2, #1
 8002be8:	409a      	lsls	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	601a      	str	r2, [r3, #0]
 8002bf2:	e005      	b.n	8002c00 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	f043 0204 	orr.w	r2, r3, #4
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002c00:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3718      	adds	r7, #24
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	08002dad 	.word	0x08002dad
 8002c10:	08002dcf 	.word	0x08002dcf
 8002c14:	08002deb 	.word	0x08002deb
 8002c18:	08002e55 	.word	0x08002e55
 8002c1c:	08002e77 	.word	0x08002e77
 8002c20:	08002e93 	.word	0x08002e93

08002c24 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d101      	bne.n	8002c38 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e03e      	b.n	8002cb6 <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6819      	ldr	r1, [r3, #0]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	f003 0310 	and.w	r3, r3, #16
 8002c44:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	43da      	mvns	r2, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	400a      	ands	r2, r1
 8002c54:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	6819      	ldr	r1, [r3, #0]
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	f003 0310 	and.w	r3, r3, #16
 8002c62:	2201      	movs	r2, #1
 8002c64:	fa02 f303 	lsl.w	r3, r2, r3
 8002c68:	43da      	mvns	r2, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	400a      	ands	r2, r1
 8002c70:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d10d      	bne.n	8002c94 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f000 fa25 	bl	80030cc <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c90:	601a      	str	r2, [r3, #0]
 8002c92:	e00c      	b.n	8002cae <HAL_DAC_Stop_DMA+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f000 fa17 	bl	80030cc <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8002cac:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b083      	sub	sp, #12
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002cc6:	bf00      	nop
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr

08002cd2 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	b083      	sub	sp, #12
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002cda:	bf00      	nop
 8002cdc:	370c      	adds	r7, #12
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr

08002ce6 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002ce6:	b480      	push	{r7}
 8002ce8:	b083      	sub	sp, #12
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002cee:	bf00      	nop
 8002cf0:	370c      	adds	r7, #12
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b089      	sub	sp, #36	@ 0x24
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	60f8      	str	r0, [r7, #12]
 8002d02:	60b9      	str	r1, [r7, #8]
 8002d04:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d06:	2300      	movs	r3, #0
 8002d08:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d002      	beq.n	8002d16 <HAL_DAC_ConfigChannel+0x1c>
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d101      	bne.n	8002d1a <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e042      	b.n	8002da0 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	795b      	ldrb	r3, [r3, #5]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d101      	bne.n	8002d26 <HAL_DAC_ConfigChannel+0x2c>
 8002d22:	2302      	movs	r3, #2
 8002d24:	e03c      	b.n	8002da0 <HAL_DAC_ConfigChannel+0xa6>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2202      	movs	r2, #2
 8002d30:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f003 0310 	and.w	r3, r3, #16
 8002d40:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	69ba      	ldr	r2, [r7, #24]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f003 0310 	and.w	r3, r3, #16
 8002d62:	697a      	ldr	r2, [r7, #20]
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	6819      	ldr	r1, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f003 0310 	and.w	r3, r3, #16
 8002d82:	22c0      	movs	r2, #192	@ 0xc0
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	43da      	mvns	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	400a      	ands	r2, r1
 8002d90:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2201      	movs	r2, #1
 8002d96:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002d9e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3724      	adds	r7, #36	@ 0x24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002db8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002dba:	68f8      	ldr	r0, [r7, #12]
 8002dbc:	f7ff ff7f 	bl	8002cbe <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	711a      	strb	r2, [r3, #4]
}
 8002dc6:	bf00      	nop
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002dce:	b580      	push	{r7, lr}
 8002dd0:	b084      	sub	sp, #16
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dda:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f7ff ff78 	bl	8002cd2 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002de2:	bf00      	nop
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}

08002dea <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b084      	sub	sp, #16
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	f043 0204 	orr.w	r2, r3, #4
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002e04:	68f8      	ldr	r0, [r7, #12]
 8002e06:	f7ff ff6e 	bl	8002ce6 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	711a      	strb	r2, [r3, #4]
}
 8002e10:	bf00      	nop
 8002e12:	3710      	adds	r7, #16
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002e20:	bf00      	nop
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e60:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002e62:	68f8      	ldr	r0, [r7, #12]
 8002e64:	f7ff ffd8 	bl	8002e18 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	711a      	strb	r2, [r3, #4]
}
 8002e6e:	bf00      	nop
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b084      	sub	sp, #16
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e82:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002e84:	68f8      	ldr	r0, [r7, #12]
 8002e86:	f7ff ffd1 	bl	8002e2c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002e8a:	bf00      	nop
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}

08002e92 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b084      	sub	sp, #16
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e9e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	f043 0204 	orr.w	r2, r3, #4
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002eac:	68f8      	ldr	r0, [r7, #12]
 8002eae:	f7ff ffc7 	bl	8002e40 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	711a      	strb	r2, [r3, #4]
}
 8002eb8:	bf00      	nop
 8002eba:	3710      	adds	r7, #16
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ecc:	f7ff f810 	bl	8001ef0 <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d101      	bne.n	8002edc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e099      	b.n	8003010 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2202      	movs	r2, #2
 8002ee0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 0201 	bic.w	r2, r2, #1
 8002efa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002efc:	e00f      	b.n	8002f1e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002efe:	f7fe fff7 	bl	8001ef0 <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	2b05      	cmp	r3, #5
 8002f0a:	d908      	bls.n	8002f1e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2220      	movs	r2, #32
 8002f10:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2203      	movs	r2, #3
 8002f16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e078      	b.n	8003010 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0301 	and.w	r3, r3, #1
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1e8      	bne.n	8002efe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f34:	697a      	ldr	r2, [r7, #20]
 8002f36:	4b38      	ldr	r3, [pc, #224]	@ (8003018 <HAL_DMA_Init+0x158>)
 8002f38:	4013      	ands	r3, r2
 8002f3a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	691b      	ldr	r3, [r3, #16]
 8002f50:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f74:	2b04      	cmp	r3, #4
 8002f76:	d107      	bne.n	8002f88 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f80:	4313      	orrs	r3, r2
 8002f82:	697a      	ldr	r2, [r7, #20]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	697a      	ldr	r2, [r7, #20]
 8002f8e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	695b      	ldr	r3, [r3, #20]
 8002f96:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	f023 0307 	bic.w	r3, r3, #7
 8002f9e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa4:	697a      	ldr	r2, [r7, #20]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d117      	bne.n	8002fe2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb6:	697a      	ldr	r2, [r7, #20]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d00e      	beq.n	8002fe2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 fadf 	bl	8003588 <DMA_CheckFifoParam>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d008      	beq.n	8002fe2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2240      	movs	r2, #64	@ 0x40
 8002fd4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e016      	b.n	8003010 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f000 fa96 	bl	800351c <DMA_CalcBaseAndBitshift>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff8:	223f      	movs	r2, #63	@ 0x3f
 8002ffa:	409a      	lsls	r2, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	3718      	adds	r7, #24
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	f010803f 	.word	0xf010803f

0800301c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
 8003028:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800302a:	2300      	movs	r3, #0
 800302c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003032:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800303a:	2b01      	cmp	r3, #1
 800303c:	d101      	bne.n	8003042 <HAL_DMA_Start_IT+0x26>
 800303e:	2302      	movs	r3, #2
 8003040:	e040      	b.n	80030c4 <HAL_DMA_Start_IT+0xa8>
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2201      	movs	r2, #1
 8003046:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b01      	cmp	r3, #1
 8003054:	d12f      	bne.n	80030b6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2202      	movs	r2, #2
 800305a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2200      	movs	r2, #0
 8003062:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	68b9      	ldr	r1, [r7, #8]
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f000 fa28 	bl	80034c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003074:	223f      	movs	r2, #63	@ 0x3f
 8003076:	409a      	lsls	r2, r3
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f042 0216 	orr.w	r2, r2, #22
 800308a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003090:	2b00      	cmp	r3, #0
 8003092:	d007      	beq.n	80030a4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f042 0208 	orr.w	r2, r2, #8
 80030a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f042 0201 	orr.w	r2, r2, #1
 80030b2:	601a      	str	r2, [r3, #0]
 80030b4:	e005      	b.n	80030c2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80030be:	2302      	movs	r3, #2
 80030c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80030c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3718      	adds	r7, #24
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030d8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80030da:	f7fe ff09 	bl	8001ef0 <HAL_GetTick>
 80030de:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d008      	beq.n	80030fe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2280      	movs	r2, #128	@ 0x80
 80030f0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e052      	b.n	80031a4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f022 0216 	bic.w	r2, r2, #22
 800310c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	695a      	ldr	r2, [r3, #20]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800311c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003122:	2b00      	cmp	r3, #0
 8003124:	d103      	bne.n	800312e <HAL_DMA_Abort+0x62>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800312a:	2b00      	cmp	r3, #0
 800312c:	d007      	beq.n	800313e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 0208 	bic.w	r2, r2, #8
 800313c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f022 0201 	bic.w	r2, r2, #1
 800314c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800314e:	e013      	b.n	8003178 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003150:	f7fe fece 	bl	8001ef0 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b05      	cmp	r3, #5
 800315c:	d90c      	bls.n	8003178 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2220      	movs	r2, #32
 8003162:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2203      	movs	r2, #3
 8003168:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e015      	b.n	80031a4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b00      	cmp	r3, #0
 8003184:	d1e4      	bne.n	8003150 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800318a:	223f      	movs	r2, #63	@ 0x3f
 800318c:	409a      	lsls	r2, r3
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2201      	movs	r2, #1
 8003196:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80031a2:	2300      	movs	r3, #0
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3710      	adds	r7, #16
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80031b4:	2300      	movs	r3, #0
 80031b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80031b8:	4b8e      	ldr	r3, [pc, #568]	@ (80033f4 <HAL_DMA_IRQHandler+0x248>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a8e      	ldr	r2, [pc, #568]	@ (80033f8 <HAL_DMA_IRQHandler+0x24c>)
 80031be:	fba2 2303 	umull	r2, r3, r2, r3
 80031c2:	0a9b      	lsrs	r3, r3, #10
 80031c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d6:	2208      	movs	r2, #8
 80031d8:	409a      	lsls	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	4013      	ands	r3, r2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d01a      	beq.n	8003218 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0304 	and.w	r3, r3, #4
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d013      	beq.n	8003218 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f022 0204 	bic.w	r2, r2, #4
 80031fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003204:	2208      	movs	r2, #8
 8003206:	409a      	lsls	r2, r3
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003210:	f043 0201 	orr.w	r2, r3, #1
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800321c:	2201      	movs	r2, #1
 800321e:	409a      	lsls	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	4013      	ands	r3, r2
 8003224:	2b00      	cmp	r3, #0
 8003226:	d012      	beq.n	800324e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00b      	beq.n	800324e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800323a:	2201      	movs	r2, #1
 800323c:	409a      	lsls	r2, r3
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003246:	f043 0202 	orr.w	r2, r3, #2
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003252:	2204      	movs	r2, #4
 8003254:	409a      	lsls	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	4013      	ands	r3, r2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d012      	beq.n	8003284 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0302 	and.w	r3, r3, #2
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00b      	beq.n	8003284 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003270:	2204      	movs	r2, #4
 8003272:	409a      	lsls	r2, r3
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800327c:	f043 0204 	orr.w	r2, r3, #4
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003288:	2210      	movs	r2, #16
 800328a:	409a      	lsls	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	4013      	ands	r3, r2
 8003290:	2b00      	cmp	r3, #0
 8003292:	d043      	beq.n	800331c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0308 	and.w	r3, r3, #8
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d03c      	beq.n	800331c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032a6:	2210      	movs	r2, #16
 80032a8:	409a      	lsls	r2, r3
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d018      	beq.n	80032ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d108      	bne.n	80032dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d024      	beq.n	800331c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	4798      	blx	r3
 80032da:	e01f      	b.n	800331c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d01b      	beq.n	800331c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	4798      	blx	r3
 80032ec:	e016      	b.n	800331c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d107      	bne.n	800330c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0208 	bic.w	r2, r2, #8
 800330a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003310:	2b00      	cmp	r3, #0
 8003312:	d003      	beq.n	800331c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003320:	2220      	movs	r2, #32
 8003322:	409a      	lsls	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	4013      	ands	r3, r2
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 808f 	beq.w	800344c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0310 	and.w	r3, r3, #16
 8003338:	2b00      	cmp	r3, #0
 800333a:	f000 8087 	beq.w	800344c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003342:	2220      	movs	r2, #32
 8003344:	409a      	lsls	r2, r3
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b05      	cmp	r3, #5
 8003354:	d136      	bne.n	80033c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f022 0216 	bic.w	r2, r2, #22
 8003364:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	695a      	ldr	r2, [r3, #20]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003374:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337a:	2b00      	cmp	r3, #0
 800337c:	d103      	bne.n	8003386 <HAL_DMA_IRQHandler+0x1da>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003382:	2b00      	cmp	r3, #0
 8003384:	d007      	beq.n	8003396 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f022 0208 	bic.w	r2, r2, #8
 8003394:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800339a:	223f      	movs	r2, #63	@ 0x3f
 800339c:	409a      	lsls	r2, r3
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2201      	movs	r2, #1
 80033a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d07e      	beq.n	80034b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	4798      	blx	r3
        }
        return;
 80033c2:	e079      	b.n	80034b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d01d      	beq.n	800340e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d10d      	bne.n	80033fc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d031      	beq.n	800344c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	4798      	blx	r3
 80033f0:	e02c      	b.n	800344c <HAL_DMA_IRQHandler+0x2a0>
 80033f2:	bf00      	nop
 80033f4:	20000000 	.word	0x20000000
 80033f8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003400:	2b00      	cmp	r3, #0
 8003402:	d023      	beq.n	800344c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	4798      	blx	r3
 800340c:	e01e      	b.n	800344c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003418:	2b00      	cmp	r3, #0
 800341a:	d10f      	bne.n	800343c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0210 	bic.w	r2, r2, #16
 800342a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003440:	2b00      	cmp	r3, #0
 8003442:	d003      	beq.n	800344c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003450:	2b00      	cmp	r3, #0
 8003452:	d032      	beq.n	80034ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	2b00      	cmp	r3, #0
 800345e:	d022      	beq.n	80034a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2205      	movs	r2, #5
 8003464:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f022 0201 	bic.w	r2, r2, #1
 8003476:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	3301      	adds	r3, #1
 800347c:	60bb      	str	r3, [r7, #8]
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	429a      	cmp	r2, r3
 8003482:	d307      	bcc.n	8003494 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1f2      	bne.n	8003478 <HAL_DMA_IRQHandler+0x2cc>
 8003492:	e000      	b.n	8003496 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003494:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d005      	beq.n	80034ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	4798      	blx	r3
 80034b6:	e000      	b.n	80034ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80034b8:	bf00      	nop
    }
  }
}
 80034ba:	3718      	adds	r7, #24
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b085      	sub	sp, #20
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
 80034cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80034dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	683a      	ldr	r2, [r7, #0]
 80034e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	2b40      	cmp	r3, #64	@ 0x40
 80034ec:	d108      	bne.n	8003500 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	68ba      	ldr	r2, [r7, #8]
 80034fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80034fe:	e007      	b.n	8003510 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	68ba      	ldr	r2, [r7, #8]
 8003506:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	60da      	str	r2, [r3, #12]
}
 8003510:	bf00      	nop
 8003512:	3714      	adds	r7, #20
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	b2db      	uxtb	r3, r3
 800352a:	3b10      	subs	r3, #16
 800352c:	4a14      	ldr	r2, [pc, #80]	@ (8003580 <DMA_CalcBaseAndBitshift+0x64>)
 800352e:	fba2 2303 	umull	r2, r3, r2, r3
 8003532:	091b      	lsrs	r3, r3, #4
 8003534:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003536:	4a13      	ldr	r2, [pc, #76]	@ (8003584 <DMA_CalcBaseAndBitshift+0x68>)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	4413      	add	r3, r2
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	461a      	mov	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2b03      	cmp	r3, #3
 8003548:	d909      	bls.n	800355e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003552:	f023 0303 	bic.w	r3, r3, #3
 8003556:	1d1a      	adds	r2, r3, #4
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	659a      	str	r2, [r3, #88]	@ 0x58
 800355c:	e007      	b.n	800356e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003566:	f023 0303 	bic.w	r3, r3, #3
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003572:	4618      	mov	r0, r3
 8003574:	3714      	adds	r7, #20
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	aaaaaaab 	.word	0xaaaaaaab
 8003584:	08006f38 	.word	0x08006f38

08003588 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003588:	b480      	push	{r7}
 800358a:	b085      	sub	sp, #20
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003590:	2300      	movs	r3, #0
 8003592:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003598:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	699b      	ldr	r3, [r3, #24]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d11f      	bne.n	80035e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	2b03      	cmp	r3, #3
 80035a6:	d856      	bhi.n	8003656 <DMA_CheckFifoParam+0xce>
 80035a8:	a201      	add	r2, pc, #4	@ (adr r2, 80035b0 <DMA_CheckFifoParam+0x28>)
 80035aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ae:	bf00      	nop
 80035b0:	080035c1 	.word	0x080035c1
 80035b4:	080035d3 	.word	0x080035d3
 80035b8:	080035c1 	.word	0x080035c1
 80035bc:	08003657 	.word	0x08003657
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d046      	beq.n	800365a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035d0:	e043      	b.n	800365a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80035da:	d140      	bne.n	800365e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035e0:	e03d      	b.n	800365e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035ea:	d121      	bne.n	8003630 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	2b03      	cmp	r3, #3
 80035f0:	d837      	bhi.n	8003662 <DMA_CheckFifoParam+0xda>
 80035f2:	a201      	add	r2, pc, #4	@ (adr r2, 80035f8 <DMA_CheckFifoParam+0x70>)
 80035f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035f8:	08003609 	.word	0x08003609
 80035fc:	0800360f 	.word	0x0800360f
 8003600:	08003609 	.word	0x08003609
 8003604:	08003621 	.word	0x08003621
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	73fb      	strb	r3, [r7, #15]
      break;
 800360c:	e030      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003612:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d025      	beq.n	8003666 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800361e:	e022      	b.n	8003666 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003624:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003628:	d11f      	bne.n	800366a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800362e:	e01c      	b.n	800366a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	2b02      	cmp	r3, #2
 8003634:	d903      	bls.n	800363e <DMA_CheckFifoParam+0xb6>
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	2b03      	cmp	r3, #3
 800363a:	d003      	beq.n	8003644 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800363c:	e018      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	73fb      	strb	r3, [r7, #15]
      break;
 8003642:	e015      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003648:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00e      	beq.n	800366e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	73fb      	strb	r3, [r7, #15]
      break;
 8003654:	e00b      	b.n	800366e <DMA_CheckFifoParam+0xe6>
      break;
 8003656:	bf00      	nop
 8003658:	e00a      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      break;
 800365a:	bf00      	nop
 800365c:	e008      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      break;
 800365e:	bf00      	nop
 8003660:	e006      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      break;
 8003662:	bf00      	nop
 8003664:	e004      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      break;
 8003666:	bf00      	nop
 8003668:	e002      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      break;   
 800366a:	bf00      	nop
 800366c:	e000      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      break;
 800366e:	bf00      	nop
    }
  } 
  
  return status; 
 8003670:	7bfb      	ldrb	r3, [r7, #15]
}
 8003672:	4618      	mov	r0, r3
 8003674:	3714      	adds	r7, #20
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop

08003680 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003680:	b480      	push	{r7}
 8003682:	b089      	sub	sp, #36	@ 0x24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800368a:	2300      	movs	r3, #0
 800368c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800368e:	2300      	movs	r3, #0
 8003690:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003692:	2300      	movs	r3, #0
 8003694:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003696:	2300      	movs	r3, #0
 8003698:	61fb      	str	r3, [r7, #28]
 800369a:	e165      	b.n	8003968 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800369c:	2201      	movs	r2, #1
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	4013      	ands	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	f040 8154 	bne.w	8003962 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f003 0303 	and.w	r3, r3, #3
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d005      	beq.n	80036d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d130      	bne.n	8003734 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	2203      	movs	r2, #3
 80036de:	fa02 f303 	lsl.w	r3, r2, r3
 80036e2:	43db      	mvns	r3, r3
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	4013      	ands	r3, r2
 80036e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	68da      	ldr	r2, [r3, #12]
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	fa02 f303 	lsl.w	r3, r2, r3
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003708:	2201      	movs	r2, #1
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	fa02 f303 	lsl.w	r3, r2, r3
 8003710:	43db      	mvns	r3, r3
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	4013      	ands	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	091b      	lsrs	r3, r3, #4
 800371e:	f003 0201 	and.w	r2, r3, #1
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	fa02 f303 	lsl.w	r3, r2, r3
 8003728:	69ba      	ldr	r2, [r7, #24]
 800372a:	4313      	orrs	r3, r2
 800372c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f003 0303 	and.w	r3, r3, #3
 800373c:	2b03      	cmp	r3, #3
 800373e:	d017      	beq.n	8003770 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	2203      	movs	r2, #3
 800374c:	fa02 f303 	lsl.w	r3, r2, r3
 8003750:	43db      	mvns	r3, r3
 8003752:	69ba      	ldr	r2, [r7, #24]
 8003754:	4013      	ands	r3, r2
 8003756:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	fa02 f303 	lsl.w	r3, r2, r3
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	4313      	orrs	r3, r2
 8003768:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f003 0303 	and.w	r3, r3, #3
 8003778:	2b02      	cmp	r3, #2
 800377a:	d123      	bne.n	80037c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	08da      	lsrs	r2, r3, #3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3208      	adds	r2, #8
 8003784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003788:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	f003 0307 	and.w	r3, r3, #7
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	220f      	movs	r2, #15
 8003794:	fa02 f303 	lsl.w	r3, r2, r3
 8003798:	43db      	mvns	r3, r3
 800379a:	69ba      	ldr	r2, [r7, #24]
 800379c:	4013      	ands	r3, r2
 800379e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	691a      	ldr	r2, [r3, #16]
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	08da      	lsrs	r2, r3, #3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	3208      	adds	r2, #8
 80037be:	69b9      	ldr	r1, [r7, #24]
 80037c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	2203      	movs	r2, #3
 80037d0:	fa02 f303 	lsl.w	r3, r2, r3
 80037d4:	43db      	mvns	r3, r3
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	4013      	ands	r3, r2
 80037da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f003 0203 	and.w	r2, r3, #3
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ec:	69ba      	ldr	r2, [r7, #24]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 80ae 	beq.w	8003962 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003806:	2300      	movs	r3, #0
 8003808:	60fb      	str	r3, [r7, #12]
 800380a:	4b5d      	ldr	r3, [pc, #372]	@ (8003980 <HAL_GPIO_Init+0x300>)
 800380c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380e:	4a5c      	ldr	r2, [pc, #368]	@ (8003980 <HAL_GPIO_Init+0x300>)
 8003810:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003814:	6453      	str	r3, [r2, #68]	@ 0x44
 8003816:	4b5a      	ldr	r3, [pc, #360]	@ (8003980 <HAL_GPIO_Init+0x300>)
 8003818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800381a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800381e:	60fb      	str	r3, [r7, #12]
 8003820:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003822:	4a58      	ldr	r2, [pc, #352]	@ (8003984 <HAL_GPIO_Init+0x304>)
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	089b      	lsrs	r3, r3, #2
 8003828:	3302      	adds	r3, #2
 800382a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800382e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	f003 0303 	and.w	r3, r3, #3
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	220f      	movs	r2, #15
 800383a:	fa02 f303 	lsl.w	r3, r2, r3
 800383e:	43db      	mvns	r3, r3
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	4013      	ands	r3, r2
 8003844:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a4f      	ldr	r2, [pc, #316]	@ (8003988 <HAL_GPIO_Init+0x308>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d025      	beq.n	800389a <HAL_GPIO_Init+0x21a>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a4e      	ldr	r2, [pc, #312]	@ (800398c <HAL_GPIO_Init+0x30c>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d01f      	beq.n	8003896 <HAL_GPIO_Init+0x216>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a4d      	ldr	r2, [pc, #308]	@ (8003990 <HAL_GPIO_Init+0x310>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d019      	beq.n	8003892 <HAL_GPIO_Init+0x212>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a4c      	ldr	r2, [pc, #304]	@ (8003994 <HAL_GPIO_Init+0x314>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d013      	beq.n	800388e <HAL_GPIO_Init+0x20e>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a4b      	ldr	r2, [pc, #300]	@ (8003998 <HAL_GPIO_Init+0x318>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d00d      	beq.n	800388a <HAL_GPIO_Init+0x20a>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a4a      	ldr	r2, [pc, #296]	@ (800399c <HAL_GPIO_Init+0x31c>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d007      	beq.n	8003886 <HAL_GPIO_Init+0x206>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a49      	ldr	r2, [pc, #292]	@ (80039a0 <HAL_GPIO_Init+0x320>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d101      	bne.n	8003882 <HAL_GPIO_Init+0x202>
 800387e:	2306      	movs	r3, #6
 8003880:	e00c      	b.n	800389c <HAL_GPIO_Init+0x21c>
 8003882:	2307      	movs	r3, #7
 8003884:	e00a      	b.n	800389c <HAL_GPIO_Init+0x21c>
 8003886:	2305      	movs	r3, #5
 8003888:	e008      	b.n	800389c <HAL_GPIO_Init+0x21c>
 800388a:	2304      	movs	r3, #4
 800388c:	e006      	b.n	800389c <HAL_GPIO_Init+0x21c>
 800388e:	2303      	movs	r3, #3
 8003890:	e004      	b.n	800389c <HAL_GPIO_Init+0x21c>
 8003892:	2302      	movs	r3, #2
 8003894:	e002      	b.n	800389c <HAL_GPIO_Init+0x21c>
 8003896:	2301      	movs	r3, #1
 8003898:	e000      	b.n	800389c <HAL_GPIO_Init+0x21c>
 800389a:	2300      	movs	r3, #0
 800389c:	69fa      	ldr	r2, [r7, #28]
 800389e:	f002 0203 	and.w	r2, r2, #3
 80038a2:	0092      	lsls	r2, r2, #2
 80038a4:	4093      	lsls	r3, r2
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038ac:	4935      	ldr	r1, [pc, #212]	@ (8003984 <HAL_GPIO_Init+0x304>)
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	089b      	lsrs	r3, r3, #2
 80038b2:	3302      	adds	r3, #2
 80038b4:	69ba      	ldr	r2, [r7, #24]
 80038b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038ba:	4b3a      	ldr	r3, [pc, #232]	@ (80039a4 <HAL_GPIO_Init+0x324>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	43db      	mvns	r3, r3
 80038c4:	69ba      	ldr	r2, [r7, #24]
 80038c6:	4013      	ands	r3, r2
 80038c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d003      	beq.n	80038de <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	4313      	orrs	r3, r2
 80038dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038de:	4a31      	ldr	r2, [pc, #196]	@ (80039a4 <HAL_GPIO_Init+0x324>)
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038e4:	4b2f      	ldr	r3, [pc, #188]	@ (80039a4 <HAL_GPIO_Init+0x324>)
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	43db      	mvns	r3, r3
 80038ee:	69ba      	ldr	r2, [r7, #24]
 80038f0:	4013      	ands	r3, r2
 80038f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d003      	beq.n	8003908 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	4313      	orrs	r3, r2
 8003906:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003908:	4a26      	ldr	r2, [pc, #152]	@ (80039a4 <HAL_GPIO_Init+0x324>)
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800390e:	4b25      	ldr	r3, [pc, #148]	@ (80039a4 <HAL_GPIO_Init+0x324>)
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	43db      	mvns	r3, r3
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	4013      	ands	r3, r2
 800391c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d003      	beq.n	8003932 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800392a:	69ba      	ldr	r2, [r7, #24]
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	4313      	orrs	r3, r2
 8003930:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003932:	4a1c      	ldr	r2, [pc, #112]	@ (80039a4 <HAL_GPIO_Init+0x324>)
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003938:	4b1a      	ldr	r3, [pc, #104]	@ (80039a4 <HAL_GPIO_Init+0x324>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	43db      	mvns	r3, r3
 8003942:	69ba      	ldr	r2, [r7, #24]
 8003944:	4013      	ands	r3, r2
 8003946:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d003      	beq.n	800395c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003954:	69ba      	ldr	r2, [r7, #24]
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	4313      	orrs	r3, r2
 800395a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800395c:	4a11      	ldr	r2, [pc, #68]	@ (80039a4 <HAL_GPIO_Init+0x324>)
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	3301      	adds	r3, #1
 8003966:	61fb      	str	r3, [r7, #28]
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	2b0f      	cmp	r3, #15
 800396c:	f67f ae96 	bls.w	800369c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003970:	bf00      	nop
 8003972:	bf00      	nop
 8003974:	3724      	adds	r7, #36	@ 0x24
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	40023800 	.word	0x40023800
 8003984:	40013800 	.word	0x40013800
 8003988:	40020000 	.word	0x40020000
 800398c:	40020400 	.word	0x40020400
 8003990:	40020800 	.word	0x40020800
 8003994:	40020c00 	.word	0x40020c00
 8003998:	40021000 	.word	0x40021000
 800399c:	40021400 	.word	0x40021400
 80039a0:	40021800 	.word	0x40021800
 80039a4:	40013c00 	.word	0x40013c00

080039a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	460b      	mov	r3, r1
 80039b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	691a      	ldr	r2, [r3, #16]
 80039b8:	887b      	ldrh	r3, [r7, #2]
 80039ba:	4013      	ands	r3, r2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d002      	beq.n	80039c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039c0:	2301      	movs	r3, #1
 80039c2:	73fb      	strb	r3, [r7, #15]
 80039c4:	e001      	b.n	80039ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039c6:	2300      	movs	r3, #0
 80039c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3714      	adds	r7, #20
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	460b      	mov	r3, r1
 80039e2:	807b      	strh	r3, [r7, #2]
 80039e4:	4613      	mov	r3, r2
 80039e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039e8:	787b      	ldrb	r3, [r7, #1]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d003      	beq.n	80039f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039ee:	887a      	ldrh	r2, [r7, #2]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039f4:	e003      	b.n	80039fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039f6:	887b      	ldrh	r3, [r7, #2]
 80039f8:	041a      	lsls	r2, r3, #16
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	619a      	str	r2, [r3, #24]
}
 80039fe:	bf00      	nop
 8003a00:	370c      	adds	r7, #12
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
	...

08003a0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	4603      	mov	r3, r0
 8003a14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a16:	4b08      	ldr	r3, [pc, #32]	@ (8003a38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a18:	695a      	ldr	r2, [r3, #20]
 8003a1a:	88fb      	ldrh	r3, [r7, #6]
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d006      	beq.n	8003a30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a22:	4a05      	ldr	r2, [pc, #20]	@ (8003a38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a24:	88fb      	ldrh	r3, [r7, #6]
 8003a26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a28:	88fb      	ldrh	r3, [r7, #6]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f000 f806 	bl	8003a3c <HAL_GPIO_EXTI_Callback>
  }
}
 8003a30:	bf00      	nop
 8003a32:	3708      	adds	r7, #8
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	40013c00 	.word	0x40013c00

08003a3c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	4603      	mov	r3, r0
 8003a44:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003a46:	bf00      	nop
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
	...

08003a54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d101      	bne.n	8003a68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e0cc      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a68:	4b68      	ldr	r3, [pc, #416]	@ (8003c0c <HAL_RCC_ClockConfig+0x1b8>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 030f 	and.w	r3, r3, #15
 8003a70:	683a      	ldr	r2, [r7, #0]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d90c      	bls.n	8003a90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a76:	4b65      	ldr	r3, [pc, #404]	@ (8003c0c <HAL_RCC_ClockConfig+0x1b8>)
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	b2d2      	uxtb	r2, r2
 8003a7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a7e:	4b63      	ldr	r3, [pc, #396]	@ (8003c0c <HAL_RCC_ClockConfig+0x1b8>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 030f 	and.w	r3, r3, #15
 8003a86:	683a      	ldr	r2, [r7, #0]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d001      	beq.n	8003a90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e0b8      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0302 	and.w	r3, r3, #2
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d020      	beq.n	8003ade <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0304 	and.w	r3, r3, #4
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d005      	beq.n	8003ab4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003aa8:	4b59      	ldr	r3, [pc, #356]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	4a58      	ldr	r2, [pc, #352]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003aae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ab2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0308 	and.w	r3, r3, #8
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d005      	beq.n	8003acc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ac0:	4b53      	ldr	r3, [pc, #332]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	4a52      	ldr	r2, [pc, #328]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003aca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003acc:	4b50      	ldr	r3, [pc, #320]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	494d      	ldr	r1, [pc, #308]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d044      	beq.n	8003b74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d107      	bne.n	8003b02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af2:	4b47      	ldr	r3, [pc, #284]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d119      	bne.n	8003b32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e07f      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d003      	beq.n	8003b12 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b0e:	2b03      	cmp	r3, #3
 8003b10:	d107      	bne.n	8003b22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b12:	4b3f      	ldr	r3, [pc, #252]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d109      	bne.n	8003b32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e06f      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b22:	4b3b      	ldr	r3, [pc, #236]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e067      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b32:	4b37      	ldr	r3, [pc, #220]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f023 0203 	bic.w	r2, r3, #3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	4934      	ldr	r1, [pc, #208]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003b40:	4313      	orrs	r3, r2
 8003b42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b44:	f7fe f9d4 	bl	8001ef0 <HAL_GetTick>
 8003b48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b4a:	e00a      	b.n	8003b62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b4c:	f7fe f9d0 	bl	8001ef0 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e04f      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b62:	4b2b      	ldr	r3, [pc, #172]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f003 020c 	and.w	r2, r3, #12
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d1eb      	bne.n	8003b4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b74:	4b25      	ldr	r3, [pc, #148]	@ (8003c0c <HAL_RCC_ClockConfig+0x1b8>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 030f 	and.w	r3, r3, #15
 8003b7c:	683a      	ldr	r2, [r7, #0]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d20c      	bcs.n	8003b9c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b82:	4b22      	ldr	r3, [pc, #136]	@ (8003c0c <HAL_RCC_ClockConfig+0x1b8>)
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	b2d2      	uxtb	r2, r2
 8003b88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b8a:	4b20      	ldr	r3, [pc, #128]	@ (8003c0c <HAL_RCC_ClockConfig+0x1b8>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 030f 	and.w	r3, r3, #15
 8003b92:	683a      	ldr	r2, [r7, #0]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d001      	beq.n	8003b9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e032      	b.n	8003c02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0304 	and.w	r3, r3, #4
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d008      	beq.n	8003bba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ba8:	4b19      	ldr	r3, [pc, #100]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	4916      	ldr	r1, [pc, #88]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0308 	and.w	r3, r3, #8
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d009      	beq.n	8003bda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bc6:	4b12      	ldr	r3, [pc, #72]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	00db      	lsls	r3, r3, #3
 8003bd4:	490e      	ldr	r1, [pc, #56]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003bda:	f000 f855 	bl	8003c88 <HAL_RCC_GetSysClockFreq>
 8003bde:	4602      	mov	r2, r0
 8003be0:	4b0b      	ldr	r3, [pc, #44]	@ (8003c10 <HAL_RCC_ClockConfig+0x1bc>)
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	091b      	lsrs	r3, r3, #4
 8003be6:	f003 030f 	and.w	r3, r3, #15
 8003bea:	490a      	ldr	r1, [pc, #40]	@ (8003c14 <HAL_RCC_ClockConfig+0x1c0>)
 8003bec:	5ccb      	ldrb	r3, [r1, r3]
 8003bee:	fa22 f303 	lsr.w	r3, r2, r3
 8003bf2:	4a09      	ldr	r2, [pc, #36]	@ (8003c18 <HAL_RCC_ClockConfig+0x1c4>)
 8003bf4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003bf6:	4b09      	ldr	r3, [pc, #36]	@ (8003c1c <HAL_RCC_ClockConfig+0x1c8>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7fe f934 	bl	8001e68 <HAL_InitTick>

  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	40023c00 	.word	0x40023c00
 8003c10:	40023800 	.word	0x40023800
 8003c14:	08006f20 	.word	0x08006f20
 8003c18:	20000000 	.word	0x20000000
 8003c1c:	20000004 	.word	0x20000004

08003c20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c24:	4b03      	ldr	r3, [pc, #12]	@ (8003c34 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c26:	681b      	ldr	r3, [r3, #0]
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	20000000 	.word	0x20000000

08003c38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c3c:	f7ff fff0 	bl	8003c20 <HAL_RCC_GetHCLKFreq>
 8003c40:	4602      	mov	r2, r0
 8003c42:	4b05      	ldr	r3, [pc, #20]	@ (8003c58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	0a9b      	lsrs	r3, r3, #10
 8003c48:	f003 0307 	and.w	r3, r3, #7
 8003c4c:	4903      	ldr	r1, [pc, #12]	@ (8003c5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c4e:	5ccb      	ldrb	r3, [r1, r3]
 8003c50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	40023800 	.word	0x40023800
 8003c5c:	08006f30 	.word	0x08006f30

08003c60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c64:	f7ff ffdc 	bl	8003c20 <HAL_RCC_GetHCLKFreq>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	4b05      	ldr	r3, [pc, #20]	@ (8003c80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	0b5b      	lsrs	r3, r3, #13
 8003c70:	f003 0307 	and.w	r3, r3, #7
 8003c74:	4903      	ldr	r1, [pc, #12]	@ (8003c84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c76:	5ccb      	ldrb	r3, [r1, r3]
 8003c78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	40023800 	.word	0x40023800
 8003c84:	08006f30 	.word	0x08006f30

08003c88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c8c:	b0ae      	sub	sp, #184	@ 0xb8
 8003c8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c90:	2300      	movs	r3, #0
 8003c92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003c96:	2300      	movs	r3, #0
 8003c98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cae:	4bcb      	ldr	r3, [pc, #812]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x354>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f003 030c 	and.w	r3, r3, #12
 8003cb6:	2b0c      	cmp	r3, #12
 8003cb8:	f200 8206 	bhi.w	80040c8 <HAL_RCC_GetSysClockFreq+0x440>
 8003cbc:	a201      	add	r2, pc, #4	@ (adr r2, 8003cc4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cc2:	bf00      	nop
 8003cc4:	08003cf9 	.word	0x08003cf9
 8003cc8:	080040c9 	.word	0x080040c9
 8003ccc:	080040c9 	.word	0x080040c9
 8003cd0:	080040c9 	.word	0x080040c9
 8003cd4:	08003d01 	.word	0x08003d01
 8003cd8:	080040c9 	.word	0x080040c9
 8003cdc:	080040c9 	.word	0x080040c9
 8003ce0:	080040c9 	.word	0x080040c9
 8003ce4:	08003d09 	.word	0x08003d09
 8003ce8:	080040c9 	.word	0x080040c9
 8003cec:	080040c9 	.word	0x080040c9
 8003cf0:	080040c9 	.word	0x080040c9
 8003cf4:	08003ef9 	.word	0x08003ef9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cf8:	4bb9      	ldr	r3, [pc, #740]	@ (8003fe0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003cfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003cfe:	e1e7      	b.n	80040d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d00:	4bb8      	ldr	r3, [pc, #736]	@ (8003fe4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003d02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003d06:	e1e3      	b.n	80040d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d08:	4bb4      	ldr	r3, [pc, #720]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x354>)
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d14:	4bb1      	ldr	r3, [pc, #708]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x354>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d071      	beq.n	8003e04 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d20:	4bae      	ldr	r3, [pc, #696]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x354>)
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	099b      	lsrs	r3, r3, #6
 8003d26:	2200      	movs	r2, #0
 8003d28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003d2c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003d30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d38:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003d42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003d46:	4622      	mov	r2, r4
 8003d48:	462b      	mov	r3, r5
 8003d4a:	f04f 0000 	mov.w	r0, #0
 8003d4e:	f04f 0100 	mov.w	r1, #0
 8003d52:	0159      	lsls	r1, r3, #5
 8003d54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d58:	0150      	lsls	r0, r2, #5
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	4621      	mov	r1, r4
 8003d60:	1a51      	subs	r1, r2, r1
 8003d62:	6439      	str	r1, [r7, #64]	@ 0x40
 8003d64:	4629      	mov	r1, r5
 8003d66:	eb63 0301 	sbc.w	r3, r3, r1
 8003d6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d6c:	f04f 0200 	mov.w	r2, #0
 8003d70:	f04f 0300 	mov.w	r3, #0
 8003d74:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003d78:	4649      	mov	r1, r9
 8003d7a:	018b      	lsls	r3, r1, #6
 8003d7c:	4641      	mov	r1, r8
 8003d7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d82:	4641      	mov	r1, r8
 8003d84:	018a      	lsls	r2, r1, #6
 8003d86:	4641      	mov	r1, r8
 8003d88:	1a51      	subs	r1, r2, r1
 8003d8a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003d8c:	4649      	mov	r1, r9
 8003d8e:	eb63 0301 	sbc.w	r3, r3, r1
 8003d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d94:	f04f 0200 	mov.w	r2, #0
 8003d98:	f04f 0300 	mov.w	r3, #0
 8003d9c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003da0:	4649      	mov	r1, r9
 8003da2:	00cb      	lsls	r3, r1, #3
 8003da4:	4641      	mov	r1, r8
 8003da6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003daa:	4641      	mov	r1, r8
 8003dac:	00ca      	lsls	r2, r1, #3
 8003dae:	4610      	mov	r0, r2
 8003db0:	4619      	mov	r1, r3
 8003db2:	4603      	mov	r3, r0
 8003db4:	4622      	mov	r2, r4
 8003db6:	189b      	adds	r3, r3, r2
 8003db8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003dba:	462b      	mov	r3, r5
 8003dbc:	460a      	mov	r2, r1
 8003dbe:	eb42 0303 	adc.w	r3, r2, r3
 8003dc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dc4:	f04f 0200 	mov.w	r2, #0
 8003dc8:	f04f 0300 	mov.w	r3, #0
 8003dcc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003dd0:	4629      	mov	r1, r5
 8003dd2:	024b      	lsls	r3, r1, #9
 8003dd4:	4621      	mov	r1, r4
 8003dd6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003dda:	4621      	mov	r1, r4
 8003ddc:	024a      	lsls	r2, r1, #9
 8003dde:	4610      	mov	r0, r2
 8003de0:	4619      	mov	r1, r3
 8003de2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003de6:	2200      	movs	r2, #0
 8003de8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003dec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003df0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003df4:	f7fc ff02 	bl	8000bfc <__aeabi_uldivmod>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e02:	e067      	b.n	8003ed4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e04:	4b75      	ldr	r3, [pc, #468]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x354>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	099b      	lsrs	r3, r3, #6
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003e10:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003e14:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e1e:	2300      	movs	r3, #0
 8003e20:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003e22:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003e26:	4622      	mov	r2, r4
 8003e28:	462b      	mov	r3, r5
 8003e2a:	f04f 0000 	mov.w	r0, #0
 8003e2e:	f04f 0100 	mov.w	r1, #0
 8003e32:	0159      	lsls	r1, r3, #5
 8003e34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e38:	0150      	lsls	r0, r2, #5
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	4621      	mov	r1, r4
 8003e40:	1a51      	subs	r1, r2, r1
 8003e42:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003e44:	4629      	mov	r1, r5
 8003e46:	eb63 0301 	sbc.w	r3, r3, r1
 8003e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e4c:	f04f 0200 	mov.w	r2, #0
 8003e50:	f04f 0300 	mov.w	r3, #0
 8003e54:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003e58:	4649      	mov	r1, r9
 8003e5a:	018b      	lsls	r3, r1, #6
 8003e5c:	4641      	mov	r1, r8
 8003e5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e62:	4641      	mov	r1, r8
 8003e64:	018a      	lsls	r2, r1, #6
 8003e66:	4641      	mov	r1, r8
 8003e68:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e6c:	4649      	mov	r1, r9
 8003e6e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e72:	f04f 0200 	mov.w	r2, #0
 8003e76:	f04f 0300 	mov.w	r3, #0
 8003e7a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e7e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e82:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e86:	4692      	mov	sl, r2
 8003e88:	469b      	mov	fp, r3
 8003e8a:	4623      	mov	r3, r4
 8003e8c:	eb1a 0303 	adds.w	r3, sl, r3
 8003e90:	623b      	str	r3, [r7, #32]
 8003e92:	462b      	mov	r3, r5
 8003e94:	eb4b 0303 	adc.w	r3, fp, r3
 8003e98:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e9a:	f04f 0200 	mov.w	r2, #0
 8003e9e:	f04f 0300 	mov.w	r3, #0
 8003ea2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003ea6:	4629      	mov	r1, r5
 8003ea8:	028b      	lsls	r3, r1, #10
 8003eaa:	4621      	mov	r1, r4
 8003eac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003eb0:	4621      	mov	r1, r4
 8003eb2:	028a      	lsls	r2, r1, #10
 8003eb4:	4610      	mov	r0, r2
 8003eb6:	4619      	mov	r1, r3
 8003eb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	673b      	str	r3, [r7, #112]	@ 0x70
 8003ec0:	677a      	str	r2, [r7, #116]	@ 0x74
 8003ec2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003ec6:	f7fc fe99 	bl	8000bfc <__aeabi_uldivmod>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	460b      	mov	r3, r1
 8003ece:	4613      	mov	r3, r2
 8003ed0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003ed4:	4b41      	ldr	r3, [pc, #260]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x354>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	0c1b      	lsrs	r3, r3, #16
 8003eda:	f003 0303 	and.w	r3, r3, #3
 8003ede:	3301      	adds	r3, #1
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003ee6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003eea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ef6:	e0eb      	b.n	80040d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ef8:	4b38      	ldr	r3, [pc, #224]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x354>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f04:	4b35      	ldr	r3, [pc, #212]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x354>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d06b      	beq.n	8003fe8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f10:	4b32      	ldr	r3, [pc, #200]	@ (8003fdc <HAL_RCC_GetSysClockFreq+0x354>)
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	099b      	lsrs	r3, r3, #6
 8003f16:	2200      	movs	r2, #0
 8003f18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003f1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f22:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f24:	2300      	movs	r3, #0
 8003f26:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f28:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003f2c:	4622      	mov	r2, r4
 8003f2e:	462b      	mov	r3, r5
 8003f30:	f04f 0000 	mov.w	r0, #0
 8003f34:	f04f 0100 	mov.w	r1, #0
 8003f38:	0159      	lsls	r1, r3, #5
 8003f3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f3e:	0150      	lsls	r0, r2, #5
 8003f40:	4602      	mov	r2, r0
 8003f42:	460b      	mov	r3, r1
 8003f44:	4621      	mov	r1, r4
 8003f46:	1a51      	subs	r1, r2, r1
 8003f48:	61b9      	str	r1, [r7, #24]
 8003f4a:	4629      	mov	r1, r5
 8003f4c:	eb63 0301 	sbc.w	r3, r3, r1
 8003f50:	61fb      	str	r3, [r7, #28]
 8003f52:	f04f 0200 	mov.w	r2, #0
 8003f56:	f04f 0300 	mov.w	r3, #0
 8003f5a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003f5e:	4659      	mov	r1, fp
 8003f60:	018b      	lsls	r3, r1, #6
 8003f62:	4651      	mov	r1, sl
 8003f64:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f68:	4651      	mov	r1, sl
 8003f6a:	018a      	lsls	r2, r1, #6
 8003f6c:	4651      	mov	r1, sl
 8003f6e:	ebb2 0801 	subs.w	r8, r2, r1
 8003f72:	4659      	mov	r1, fp
 8003f74:	eb63 0901 	sbc.w	r9, r3, r1
 8003f78:	f04f 0200 	mov.w	r2, #0
 8003f7c:	f04f 0300 	mov.w	r3, #0
 8003f80:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f84:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f88:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f8c:	4690      	mov	r8, r2
 8003f8e:	4699      	mov	r9, r3
 8003f90:	4623      	mov	r3, r4
 8003f92:	eb18 0303 	adds.w	r3, r8, r3
 8003f96:	613b      	str	r3, [r7, #16]
 8003f98:	462b      	mov	r3, r5
 8003f9a:	eb49 0303 	adc.w	r3, r9, r3
 8003f9e:	617b      	str	r3, [r7, #20]
 8003fa0:	f04f 0200 	mov.w	r2, #0
 8003fa4:	f04f 0300 	mov.w	r3, #0
 8003fa8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003fac:	4629      	mov	r1, r5
 8003fae:	024b      	lsls	r3, r1, #9
 8003fb0:	4621      	mov	r1, r4
 8003fb2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003fb6:	4621      	mov	r1, r4
 8003fb8:	024a      	lsls	r2, r1, #9
 8003fba:	4610      	mov	r0, r2
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003fc6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003fc8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003fcc:	f7fc fe16 	bl	8000bfc <__aeabi_uldivmod>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	460b      	mov	r3, r1
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003fda:	e065      	b.n	80040a8 <HAL_RCC_GetSysClockFreq+0x420>
 8003fdc:	40023800 	.word	0x40023800
 8003fe0:	00f42400 	.word	0x00f42400
 8003fe4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fe8:	4b3d      	ldr	r3, [pc, #244]	@ (80040e0 <HAL_RCC_GetSysClockFreq+0x458>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	099b      	lsrs	r3, r3, #6
 8003fee:	2200      	movs	r2, #0
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	4611      	mov	r1, r2
 8003ff4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ff8:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ffe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004002:	4642      	mov	r2, r8
 8004004:	464b      	mov	r3, r9
 8004006:	f04f 0000 	mov.w	r0, #0
 800400a:	f04f 0100 	mov.w	r1, #0
 800400e:	0159      	lsls	r1, r3, #5
 8004010:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004014:	0150      	lsls	r0, r2, #5
 8004016:	4602      	mov	r2, r0
 8004018:	460b      	mov	r3, r1
 800401a:	4641      	mov	r1, r8
 800401c:	1a51      	subs	r1, r2, r1
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	4649      	mov	r1, r9
 8004022:	eb63 0301 	sbc.w	r3, r3, r1
 8004026:	60fb      	str	r3, [r7, #12]
 8004028:	f04f 0200 	mov.w	r2, #0
 800402c:	f04f 0300 	mov.w	r3, #0
 8004030:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004034:	4659      	mov	r1, fp
 8004036:	018b      	lsls	r3, r1, #6
 8004038:	4651      	mov	r1, sl
 800403a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800403e:	4651      	mov	r1, sl
 8004040:	018a      	lsls	r2, r1, #6
 8004042:	4651      	mov	r1, sl
 8004044:	1a54      	subs	r4, r2, r1
 8004046:	4659      	mov	r1, fp
 8004048:	eb63 0501 	sbc.w	r5, r3, r1
 800404c:	f04f 0200 	mov.w	r2, #0
 8004050:	f04f 0300 	mov.w	r3, #0
 8004054:	00eb      	lsls	r3, r5, #3
 8004056:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800405a:	00e2      	lsls	r2, r4, #3
 800405c:	4614      	mov	r4, r2
 800405e:	461d      	mov	r5, r3
 8004060:	4643      	mov	r3, r8
 8004062:	18e3      	adds	r3, r4, r3
 8004064:	603b      	str	r3, [r7, #0]
 8004066:	464b      	mov	r3, r9
 8004068:	eb45 0303 	adc.w	r3, r5, r3
 800406c:	607b      	str	r3, [r7, #4]
 800406e:	f04f 0200 	mov.w	r2, #0
 8004072:	f04f 0300 	mov.w	r3, #0
 8004076:	e9d7 4500 	ldrd	r4, r5, [r7]
 800407a:	4629      	mov	r1, r5
 800407c:	028b      	lsls	r3, r1, #10
 800407e:	4621      	mov	r1, r4
 8004080:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004084:	4621      	mov	r1, r4
 8004086:	028a      	lsls	r2, r1, #10
 8004088:	4610      	mov	r0, r2
 800408a:	4619      	mov	r1, r3
 800408c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004090:	2200      	movs	r2, #0
 8004092:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004094:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004096:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800409a:	f7fc fdaf 	bl	8000bfc <__aeabi_uldivmod>
 800409e:	4602      	mov	r2, r0
 80040a0:	460b      	mov	r3, r1
 80040a2:	4613      	mov	r3, r2
 80040a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80040a8:	4b0d      	ldr	r3, [pc, #52]	@ (80040e0 <HAL_RCC_GetSysClockFreq+0x458>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	0f1b      	lsrs	r3, r3, #28
 80040ae:	f003 0307 	and.w	r3, r3, #7
 80040b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80040b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80040ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80040be:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80040c6:	e003      	b.n	80040d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040c8:	4b06      	ldr	r3, [pc, #24]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80040ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80040ce:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040d0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	37b8      	adds	r7, #184	@ 0xb8
 80040d8:	46bd      	mov	sp, r7
 80040da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040de:	bf00      	nop
 80040e0:	40023800 	.word	0x40023800
 80040e4:	00f42400 	.word	0x00f42400

080040e8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b086      	sub	sp, #24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e28d      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	2b00      	cmp	r3, #0
 8004104:	f000 8083 	beq.w	800420e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004108:	4b94      	ldr	r3, [pc, #592]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	f003 030c 	and.w	r3, r3, #12
 8004110:	2b04      	cmp	r3, #4
 8004112:	d019      	beq.n	8004148 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004114:	4b91      	ldr	r3, [pc, #580]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	f003 030c 	and.w	r3, r3, #12
        || \
 800411c:	2b08      	cmp	r3, #8
 800411e:	d106      	bne.n	800412e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004120:	4b8e      	ldr	r3, [pc, #568]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004128:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800412c:	d00c      	beq.n	8004148 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800412e:	4b8b      	ldr	r3, [pc, #556]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004136:	2b0c      	cmp	r3, #12
 8004138:	d112      	bne.n	8004160 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800413a:	4b88      	ldr	r3, [pc, #544]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004142:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004146:	d10b      	bne.n	8004160 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004148:	4b84      	ldr	r3, [pc, #528]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d05b      	beq.n	800420c <HAL_RCC_OscConfig+0x124>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d157      	bne.n	800420c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e25a      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004168:	d106      	bne.n	8004178 <HAL_RCC_OscConfig+0x90>
 800416a:	4b7c      	ldr	r3, [pc, #496]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a7b      	ldr	r2, [pc, #492]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004170:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004174:	6013      	str	r3, [r2, #0]
 8004176:	e01d      	b.n	80041b4 <HAL_RCC_OscConfig+0xcc>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004180:	d10c      	bne.n	800419c <HAL_RCC_OscConfig+0xb4>
 8004182:	4b76      	ldr	r3, [pc, #472]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a75      	ldr	r2, [pc, #468]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004188:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800418c:	6013      	str	r3, [r2, #0]
 800418e:	4b73      	ldr	r3, [pc, #460]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a72      	ldr	r2, [pc, #456]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004198:	6013      	str	r3, [r2, #0]
 800419a:	e00b      	b.n	80041b4 <HAL_RCC_OscConfig+0xcc>
 800419c:	4b6f      	ldr	r3, [pc, #444]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a6e      	ldr	r2, [pc, #440]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 80041a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041a6:	6013      	str	r3, [r2, #0]
 80041a8:	4b6c      	ldr	r3, [pc, #432]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a6b      	ldr	r2, [pc, #428]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 80041ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d013      	beq.n	80041e4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041bc:	f7fd fe98 	bl	8001ef0 <HAL_GetTick>
 80041c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041c2:	e008      	b.n	80041d6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041c4:	f7fd fe94 	bl	8001ef0 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	2b64      	cmp	r3, #100	@ 0x64
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e21f      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041d6:	4b61      	ldr	r3, [pc, #388]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d0f0      	beq.n	80041c4 <HAL_RCC_OscConfig+0xdc>
 80041e2:	e014      	b.n	800420e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e4:	f7fd fe84 	bl	8001ef0 <HAL_GetTick>
 80041e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041ea:	e008      	b.n	80041fe <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041ec:	f7fd fe80 	bl	8001ef0 <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	2b64      	cmp	r3, #100	@ 0x64
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e20b      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041fe:	4b57      	ldr	r3, [pc, #348]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1f0      	bne.n	80041ec <HAL_RCC_OscConfig+0x104>
 800420a:	e000      	b.n	800420e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800420c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d06f      	beq.n	80042fa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800421a:	4b50      	ldr	r3, [pc, #320]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	f003 030c 	and.w	r3, r3, #12
 8004222:	2b00      	cmp	r3, #0
 8004224:	d017      	beq.n	8004256 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004226:	4b4d      	ldr	r3, [pc, #308]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f003 030c 	and.w	r3, r3, #12
        || \
 800422e:	2b08      	cmp	r3, #8
 8004230:	d105      	bne.n	800423e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004232:	4b4a      	ldr	r3, [pc, #296]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d00b      	beq.n	8004256 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800423e:	4b47      	ldr	r3, [pc, #284]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004246:	2b0c      	cmp	r3, #12
 8004248:	d11c      	bne.n	8004284 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800424a:	4b44      	ldr	r3, [pc, #272]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d116      	bne.n	8004284 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004256:	4b41      	ldr	r3, [pc, #260]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b00      	cmp	r3, #0
 8004260:	d005      	beq.n	800426e <HAL_RCC_OscConfig+0x186>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	2b01      	cmp	r3, #1
 8004268:	d001      	beq.n	800426e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e1d3      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800426e:	4b3b      	ldr	r3, [pc, #236]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	691b      	ldr	r3, [r3, #16]
 800427a:	00db      	lsls	r3, r3, #3
 800427c:	4937      	ldr	r1, [pc, #220]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 800427e:	4313      	orrs	r3, r2
 8004280:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004282:	e03a      	b.n	80042fa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d020      	beq.n	80042ce <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800428c:	4b34      	ldr	r3, [pc, #208]	@ (8004360 <HAL_RCC_OscConfig+0x278>)
 800428e:	2201      	movs	r2, #1
 8004290:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004292:	f7fd fe2d 	bl	8001ef0 <HAL_GetTick>
 8004296:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004298:	e008      	b.n	80042ac <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800429a:	f7fd fe29 	bl	8001ef0 <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e1b4      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042ac:	4b2b      	ldr	r3, [pc, #172]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0302 	and.w	r3, r3, #2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d0f0      	beq.n	800429a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042b8:	4b28      	ldr	r3, [pc, #160]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	691b      	ldr	r3, [r3, #16]
 80042c4:	00db      	lsls	r3, r3, #3
 80042c6:	4925      	ldr	r1, [pc, #148]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	600b      	str	r3, [r1, #0]
 80042cc:	e015      	b.n	80042fa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042ce:	4b24      	ldr	r3, [pc, #144]	@ (8004360 <HAL_RCC_OscConfig+0x278>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d4:	f7fd fe0c 	bl	8001ef0 <HAL_GetTick>
 80042d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042da:	e008      	b.n	80042ee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042dc:	f7fd fe08 	bl	8001ef0 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d901      	bls.n	80042ee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e193      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ee:	4b1b      	ldr	r3, [pc, #108]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0302 	and.w	r3, r3, #2
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1f0      	bne.n	80042dc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0308 	and.w	r3, r3, #8
 8004302:	2b00      	cmp	r3, #0
 8004304:	d036      	beq.n	8004374 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d016      	beq.n	800433c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800430e:	4b15      	ldr	r3, [pc, #84]	@ (8004364 <HAL_RCC_OscConfig+0x27c>)
 8004310:	2201      	movs	r2, #1
 8004312:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004314:	f7fd fdec 	bl	8001ef0 <HAL_GetTick>
 8004318:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800431a:	e008      	b.n	800432e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800431c:	f7fd fde8 	bl	8001ef0 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b02      	cmp	r3, #2
 8004328:	d901      	bls.n	800432e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e173      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800432e:	4b0b      	ldr	r3, [pc, #44]	@ (800435c <HAL_RCC_OscConfig+0x274>)
 8004330:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b00      	cmp	r3, #0
 8004338:	d0f0      	beq.n	800431c <HAL_RCC_OscConfig+0x234>
 800433a:	e01b      	b.n	8004374 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800433c:	4b09      	ldr	r3, [pc, #36]	@ (8004364 <HAL_RCC_OscConfig+0x27c>)
 800433e:	2200      	movs	r2, #0
 8004340:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004342:	f7fd fdd5 	bl	8001ef0 <HAL_GetTick>
 8004346:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004348:	e00e      	b.n	8004368 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800434a:	f7fd fdd1 	bl	8001ef0 <HAL_GetTick>
 800434e:	4602      	mov	r2, r0
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	2b02      	cmp	r3, #2
 8004356:	d907      	bls.n	8004368 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004358:	2303      	movs	r3, #3
 800435a:	e15c      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
 800435c:	40023800 	.word	0x40023800
 8004360:	42470000 	.word	0x42470000
 8004364:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004368:	4b8a      	ldr	r3, [pc, #552]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 800436a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800436c:	f003 0302 	and.w	r3, r3, #2
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1ea      	bne.n	800434a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0304 	and.w	r3, r3, #4
 800437c:	2b00      	cmp	r3, #0
 800437e:	f000 8097 	beq.w	80044b0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004382:	2300      	movs	r3, #0
 8004384:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004386:	4b83      	ldr	r3, [pc, #524]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 8004388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10f      	bne.n	80043b2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004392:	2300      	movs	r3, #0
 8004394:	60bb      	str	r3, [r7, #8]
 8004396:	4b7f      	ldr	r3, [pc, #508]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 8004398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439a:	4a7e      	ldr	r2, [pc, #504]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 800439c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80043a2:	4b7c      	ldr	r3, [pc, #496]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 80043a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043aa:	60bb      	str	r3, [r7, #8]
 80043ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043ae:	2301      	movs	r3, #1
 80043b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b2:	4b79      	ldr	r3, [pc, #484]	@ (8004598 <HAL_RCC_OscConfig+0x4b0>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d118      	bne.n	80043f0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043be:	4b76      	ldr	r3, [pc, #472]	@ (8004598 <HAL_RCC_OscConfig+0x4b0>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a75      	ldr	r2, [pc, #468]	@ (8004598 <HAL_RCC_OscConfig+0x4b0>)
 80043c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043ca:	f7fd fd91 	bl	8001ef0 <HAL_GetTick>
 80043ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043d0:	e008      	b.n	80043e4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043d2:	f7fd fd8d 	bl	8001ef0 <HAL_GetTick>
 80043d6:	4602      	mov	r2, r0
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d901      	bls.n	80043e4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e118      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043e4:	4b6c      	ldr	r3, [pc, #432]	@ (8004598 <HAL_RCC_OscConfig+0x4b0>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d0f0      	beq.n	80043d2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d106      	bne.n	8004406 <HAL_RCC_OscConfig+0x31e>
 80043f8:	4b66      	ldr	r3, [pc, #408]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 80043fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043fc:	4a65      	ldr	r2, [pc, #404]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 80043fe:	f043 0301 	orr.w	r3, r3, #1
 8004402:	6713      	str	r3, [r2, #112]	@ 0x70
 8004404:	e01c      	b.n	8004440 <HAL_RCC_OscConfig+0x358>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	2b05      	cmp	r3, #5
 800440c:	d10c      	bne.n	8004428 <HAL_RCC_OscConfig+0x340>
 800440e:	4b61      	ldr	r3, [pc, #388]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 8004410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004412:	4a60      	ldr	r2, [pc, #384]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 8004414:	f043 0304 	orr.w	r3, r3, #4
 8004418:	6713      	str	r3, [r2, #112]	@ 0x70
 800441a:	4b5e      	ldr	r3, [pc, #376]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 800441c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800441e:	4a5d      	ldr	r2, [pc, #372]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 8004420:	f043 0301 	orr.w	r3, r3, #1
 8004424:	6713      	str	r3, [r2, #112]	@ 0x70
 8004426:	e00b      	b.n	8004440 <HAL_RCC_OscConfig+0x358>
 8004428:	4b5a      	ldr	r3, [pc, #360]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 800442a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800442c:	4a59      	ldr	r2, [pc, #356]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 800442e:	f023 0301 	bic.w	r3, r3, #1
 8004432:	6713      	str	r3, [r2, #112]	@ 0x70
 8004434:	4b57      	ldr	r3, [pc, #348]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 8004436:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004438:	4a56      	ldr	r2, [pc, #344]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 800443a:	f023 0304 	bic.w	r3, r3, #4
 800443e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d015      	beq.n	8004474 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004448:	f7fd fd52 	bl	8001ef0 <HAL_GetTick>
 800444c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800444e:	e00a      	b.n	8004466 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004450:	f7fd fd4e 	bl	8001ef0 <HAL_GetTick>
 8004454:	4602      	mov	r2, r0
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	1ad3      	subs	r3, r2, r3
 800445a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800445e:	4293      	cmp	r3, r2
 8004460:	d901      	bls.n	8004466 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	e0d7      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004466:	4b4b      	ldr	r3, [pc, #300]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 8004468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800446a:	f003 0302 	and.w	r3, r3, #2
 800446e:	2b00      	cmp	r3, #0
 8004470:	d0ee      	beq.n	8004450 <HAL_RCC_OscConfig+0x368>
 8004472:	e014      	b.n	800449e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004474:	f7fd fd3c 	bl	8001ef0 <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800447a:	e00a      	b.n	8004492 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800447c:	f7fd fd38 	bl	8001ef0 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	f241 3288 	movw	r2, #5000	@ 0x1388
 800448a:	4293      	cmp	r3, r2
 800448c:	d901      	bls.n	8004492 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e0c1      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004492:	4b40      	ldr	r3, [pc, #256]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 8004494:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1ee      	bne.n	800447c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800449e:	7dfb      	ldrb	r3, [r7, #23]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d105      	bne.n	80044b0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044a4:	4b3b      	ldr	r3, [pc, #236]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 80044a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a8:	4a3a      	ldr	r2, [pc, #232]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 80044aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044ae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	699b      	ldr	r3, [r3, #24]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	f000 80ad 	beq.w	8004614 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044ba:	4b36      	ldr	r3, [pc, #216]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f003 030c 	and.w	r3, r3, #12
 80044c2:	2b08      	cmp	r3, #8
 80044c4:	d060      	beq.n	8004588 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d145      	bne.n	800455a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044ce:	4b33      	ldr	r3, [pc, #204]	@ (800459c <HAL_RCC_OscConfig+0x4b4>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d4:	f7fd fd0c 	bl	8001ef0 <HAL_GetTick>
 80044d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044da:	e008      	b.n	80044ee <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044dc:	f7fd fd08 	bl	8001ef0 <HAL_GetTick>
 80044e0:	4602      	mov	r2, r0
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	2b02      	cmp	r3, #2
 80044e8:	d901      	bls.n	80044ee <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	e093      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044ee:	4b29      	ldr	r3, [pc, #164]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d1f0      	bne.n	80044dc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	69da      	ldr	r2, [r3, #28]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	431a      	orrs	r2, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004508:	019b      	lsls	r3, r3, #6
 800450a:	431a      	orrs	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004510:	085b      	lsrs	r3, r3, #1
 8004512:	3b01      	subs	r3, #1
 8004514:	041b      	lsls	r3, r3, #16
 8004516:	431a      	orrs	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800451c:	061b      	lsls	r3, r3, #24
 800451e:	431a      	orrs	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004524:	071b      	lsls	r3, r3, #28
 8004526:	491b      	ldr	r1, [pc, #108]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 8004528:	4313      	orrs	r3, r2
 800452a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800452c:	4b1b      	ldr	r3, [pc, #108]	@ (800459c <HAL_RCC_OscConfig+0x4b4>)
 800452e:	2201      	movs	r2, #1
 8004530:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004532:	f7fd fcdd 	bl	8001ef0 <HAL_GetTick>
 8004536:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004538:	e008      	b.n	800454c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800453a:	f7fd fcd9 	bl	8001ef0 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	2b02      	cmp	r3, #2
 8004546:	d901      	bls.n	800454c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e064      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800454c:	4b11      	ldr	r3, [pc, #68]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004554:	2b00      	cmp	r3, #0
 8004556:	d0f0      	beq.n	800453a <HAL_RCC_OscConfig+0x452>
 8004558:	e05c      	b.n	8004614 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800455a:	4b10      	ldr	r3, [pc, #64]	@ (800459c <HAL_RCC_OscConfig+0x4b4>)
 800455c:	2200      	movs	r2, #0
 800455e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004560:	f7fd fcc6 	bl	8001ef0 <HAL_GetTick>
 8004564:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004566:	e008      	b.n	800457a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004568:	f7fd fcc2 	bl	8001ef0 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b02      	cmp	r3, #2
 8004574:	d901      	bls.n	800457a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e04d      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800457a:	4b06      	ldr	r3, [pc, #24]	@ (8004594 <HAL_RCC_OscConfig+0x4ac>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d1f0      	bne.n	8004568 <HAL_RCC_OscConfig+0x480>
 8004586:	e045      	b.n	8004614 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	699b      	ldr	r3, [r3, #24]
 800458c:	2b01      	cmp	r3, #1
 800458e:	d107      	bne.n	80045a0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e040      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
 8004594:	40023800 	.word	0x40023800
 8004598:	40007000 	.word	0x40007000
 800459c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045a0:	4b1f      	ldr	r3, [pc, #124]	@ (8004620 <HAL_RCC_OscConfig+0x538>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d030      	beq.n	8004610 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d129      	bne.n	8004610 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d122      	bne.n	8004610 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045ca:	68fa      	ldr	r2, [r7, #12]
 80045cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80045d0:	4013      	ands	r3, r2
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80045d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045d8:	4293      	cmp	r3, r2
 80045da:	d119      	bne.n	8004610 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e6:	085b      	lsrs	r3, r3, #1
 80045e8:	3b01      	subs	r3, #1
 80045ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d10f      	bne.n	8004610 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d107      	bne.n	8004610 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800460a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800460c:	429a      	cmp	r2, r3
 800460e:	d001      	beq.n	8004614 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e000      	b.n	8004616 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3718      	adds	r7, #24
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	40023800 	.word	0x40023800

08004624 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d101      	bne.n	8004636 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e041      	b.n	80046ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d106      	bne.n	8004650 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f7fd faa4 	bl	8001b98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2202      	movs	r2, #2
 8004654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3304      	adds	r3, #4
 8004660:	4619      	mov	r1, r3
 8004662:	4610      	mov	r0, r2
 8004664:	f000 f984 	bl	8004970 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3708      	adds	r7, #8
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
	...

080046c4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d001      	beq.n	80046dc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e046      	b.n	800476a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2202      	movs	r2, #2
 80046e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a23      	ldr	r2, [pc, #140]	@ (8004778 <HAL_TIM_Base_Start+0xb4>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d022      	beq.n	8004734 <HAL_TIM_Base_Start+0x70>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046f6:	d01d      	beq.n	8004734 <HAL_TIM_Base_Start+0x70>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a1f      	ldr	r2, [pc, #124]	@ (800477c <HAL_TIM_Base_Start+0xb8>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d018      	beq.n	8004734 <HAL_TIM_Base_Start+0x70>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a1e      	ldr	r2, [pc, #120]	@ (8004780 <HAL_TIM_Base_Start+0xbc>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d013      	beq.n	8004734 <HAL_TIM_Base_Start+0x70>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a1c      	ldr	r2, [pc, #112]	@ (8004784 <HAL_TIM_Base_Start+0xc0>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d00e      	beq.n	8004734 <HAL_TIM_Base_Start+0x70>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a1b      	ldr	r2, [pc, #108]	@ (8004788 <HAL_TIM_Base_Start+0xc4>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d009      	beq.n	8004734 <HAL_TIM_Base_Start+0x70>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a19      	ldr	r2, [pc, #100]	@ (800478c <HAL_TIM_Base_Start+0xc8>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d004      	beq.n	8004734 <HAL_TIM_Base_Start+0x70>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a18      	ldr	r2, [pc, #96]	@ (8004790 <HAL_TIM_Base_Start+0xcc>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d111      	bne.n	8004758 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f003 0307 	and.w	r3, r3, #7
 800473e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2b06      	cmp	r3, #6
 8004744:	d010      	beq.n	8004768 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f042 0201 	orr.w	r2, r2, #1
 8004754:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004756:	e007      	b.n	8004768 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f042 0201 	orr.w	r2, r2, #1
 8004766:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004768:	2300      	movs	r3, #0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	40010000 	.word	0x40010000
 800477c:	40000400 	.word	0x40000400
 8004780:	40000800 	.word	0x40000800
 8004784:	40000c00 	.word	0x40000c00
 8004788:	40010400 	.word	0x40010400
 800478c:	40014000 	.word	0x40014000
 8004790:	40001800 	.word	0x40001800

08004794 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	6a1a      	ldr	r2, [r3, #32]
 80047a2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80047a6:	4013      	ands	r3, r2
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d10f      	bne.n	80047cc <HAL_TIM_Base_Stop+0x38>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6a1a      	ldr	r2, [r3, #32]
 80047b2:	f240 4344 	movw	r3, #1092	@ 0x444
 80047b6:	4013      	ands	r3, r2
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d107      	bne.n	80047cc <HAL_TIM_Base_Stop+0x38>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0201 	bic.w	r2, r2, #1
 80047ca:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	370c      	adds	r7, #12
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr

080047e2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047e2:	b580      	push	{r7, lr}
 80047e4:	b084      	sub	sp, #16
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
 80047ea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047ec:	2300      	movs	r3, #0
 80047ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d101      	bne.n	80047fe <HAL_TIM_ConfigClockSource+0x1c>
 80047fa:	2302      	movs	r3, #2
 80047fc:	e0b4      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x186>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2202      	movs	r2, #2
 800480a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800481c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004824:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68ba      	ldr	r2, [r7, #8]
 800482c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004836:	d03e      	beq.n	80048b6 <HAL_TIM_ConfigClockSource+0xd4>
 8004838:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800483c:	f200 8087 	bhi.w	800494e <HAL_TIM_ConfigClockSource+0x16c>
 8004840:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004844:	f000 8086 	beq.w	8004954 <HAL_TIM_ConfigClockSource+0x172>
 8004848:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800484c:	d87f      	bhi.n	800494e <HAL_TIM_ConfigClockSource+0x16c>
 800484e:	2b70      	cmp	r3, #112	@ 0x70
 8004850:	d01a      	beq.n	8004888 <HAL_TIM_ConfigClockSource+0xa6>
 8004852:	2b70      	cmp	r3, #112	@ 0x70
 8004854:	d87b      	bhi.n	800494e <HAL_TIM_ConfigClockSource+0x16c>
 8004856:	2b60      	cmp	r3, #96	@ 0x60
 8004858:	d050      	beq.n	80048fc <HAL_TIM_ConfigClockSource+0x11a>
 800485a:	2b60      	cmp	r3, #96	@ 0x60
 800485c:	d877      	bhi.n	800494e <HAL_TIM_ConfigClockSource+0x16c>
 800485e:	2b50      	cmp	r3, #80	@ 0x50
 8004860:	d03c      	beq.n	80048dc <HAL_TIM_ConfigClockSource+0xfa>
 8004862:	2b50      	cmp	r3, #80	@ 0x50
 8004864:	d873      	bhi.n	800494e <HAL_TIM_ConfigClockSource+0x16c>
 8004866:	2b40      	cmp	r3, #64	@ 0x40
 8004868:	d058      	beq.n	800491c <HAL_TIM_ConfigClockSource+0x13a>
 800486a:	2b40      	cmp	r3, #64	@ 0x40
 800486c:	d86f      	bhi.n	800494e <HAL_TIM_ConfigClockSource+0x16c>
 800486e:	2b30      	cmp	r3, #48	@ 0x30
 8004870:	d064      	beq.n	800493c <HAL_TIM_ConfigClockSource+0x15a>
 8004872:	2b30      	cmp	r3, #48	@ 0x30
 8004874:	d86b      	bhi.n	800494e <HAL_TIM_ConfigClockSource+0x16c>
 8004876:	2b20      	cmp	r3, #32
 8004878:	d060      	beq.n	800493c <HAL_TIM_ConfigClockSource+0x15a>
 800487a:	2b20      	cmp	r3, #32
 800487c:	d867      	bhi.n	800494e <HAL_TIM_ConfigClockSource+0x16c>
 800487e:	2b00      	cmp	r3, #0
 8004880:	d05c      	beq.n	800493c <HAL_TIM_ConfigClockSource+0x15a>
 8004882:	2b10      	cmp	r3, #16
 8004884:	d05a      	beq.n	800493c <HAL_TIM_ConfigClockSource+0x15a>
 8004886:	e062      	b.n	800494e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004898:	f000 f98a 	bl	8004bb0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80048aa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68ba      	ldr	r2, [r7, #8]
 80048b2:	609a      	str	r2, [r3, #8]
      break;
 80048b4:	e04f      	b.n	8004956 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048c6:	f000 f973 	bl	8004bb0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	689a      	ldr	r2, [r3, #8]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048d8:	609a      	str	r2, [r3, #8]
      break;
 80048da:	e03c      	b.n	8004956 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048e8:	461a      	mov	r2, r3
 80048ea:	f000 f8e7 	bl	8004abc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2150      	movs	r1, #80	@ 0x50
 80048f4:	4618      	mov	r0, r3
 80048f6:	f000 f940 	bl	8004b7a <TIM_ITRx_SetConfig>
      break;
 80048fa:	e02c      	b.n	8004956 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004908:	461a      	mov	r2, r3
 800490a:	f000 f906 	bl	8004b1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	2160      	movs	r1, #96	@ 0x60
 8004914:	4618      	mov	r0, r3
 8004916:	f000 f930 	bl	8004b7a <TIM_ITRx_SetConfig>
      break;
 800491a:	e01c      	b.n	8004956 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004928:	461a      	mov	r2, r3
 800492a:	f000 f8c7 	bl	8004abc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2140      	movs	r1, #64	@ 0x40
 8004934:	4618      	mov	r0, r3
 8004936:	f000 f920 	bl	8004b7a <TIM_ITRx_SetConfig>
      break;
 800493a:	e00c      	b.n	8004956 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4619      	mov	r1, r3
 8004946:	4610      	mov	r0, r2
 8004948:	f000 f917 	bl	8004b7a <TIM_ITRx_SetConfig>
      break;
 800494c:	e003      	b.n	8004956 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	73fb      	strb	r3, [r7, #15]
      break;
 8004952:	e000      	b.n	8004956 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004954:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2201      	movs	r2, #1
 800495a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004966:	7bfb      	ldrb	r3, [r7, #15]
}
 8004968:	4618      	mov	r0, r3
 800496a:	3710      	adds	r7, #16
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a43      	ldr	r2, [pc, #268]	@ (8004a90 <TIM_Base_SetConfig+0x120>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d013      	beq.n	80049b0 <TIM_Base_SetConfig+0x40>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800498e:	d00f      	beq.n	80049b0 <TIM_Base_SetConfig+0x40>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a40      	ldr	r2, [pc, #256]	@ (8004a94 <TIM_Base_SetConfig+0x124>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d00b      	beq.n	80049b0 <TIM_Base_SetConfig+0x40>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a3f      	ldr	r2, [pc, #252]	@ (8004a98 <TIM_Base_SetConfig+0x128>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d007      	beq.n	80049b0 <TIM_Base_SetConfig+0x40>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a3e      	ldr	r2, [pc, #248]	@ (8004a9c <TIM_Base_SetConfig+0x12c>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d003      	beq.n	80049b0 <TIM_Base_SetConfig+0x40>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a3d      	ldr	r2, [pc, #244]	@ (8004aa0 <TIM_Base_SetConfig+0x130>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d108      	bne.n	80049c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	4313      	orrs	r3, r2
 80049c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a32      	ldr	r2, [pc, #200]	@ (8004a90 <TIM_Base_SetConfig+0x120>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d02b      	beq.n	8004a22 <TIM_Base_SetConfig+0xb2>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049d0:	d027      	beq.n	8004a22 <TIM_Base_SetConfig+0xb2>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a2f      	ldr	r2, [pc, #188]	@ (8004a94 <TIM_Base_SetConfig+0x124>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d023      	beq.n	8004a22 <TIM_Base_SetConfig+0xb2>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a2e      	ldr	r2, [pc, #184]	@ (8004a98 <TIM_Base_SetConfig+0x128>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d01f      	beq.n	8004a22 <TIM_Base_SetConfig+0xb2>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a2d      	ldr	r2, [pc, #180]	@ (8004a9c <TIM_Base_SetConfig+0x12c>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d01b      	beq.n	8004a22 <TIM_Base_SetConfig+0xb2>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a2c      	ldr	r2, [pc, #176]	@ (8004aa0 <TIM_Base_SetConfig+0x130>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d017      	beq.n	8004a22 <TIM_Base_SetConfig+0xb2>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a2b      	ldr	r2, [pc, #172]	@ (8004aa4 <TIM_Base_SetConfig+0x134>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d013      	beq.n	8004a22 <TIM_Base_SetConfig+0xb2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a2a      	ldr	r2, [pc, #168]	@ (8004aa8 <TIM_Base_SetConfig+0x138>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d00f      	beq.n	8004a22 <TIM_Base_SetConfig+0xb2>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a29      	ldr	r2, [pc, #164]	@ (8004aac <TIM_Base_SetConfig+0x13c>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d00b      	beq.n	8004a22 <TIM_Base_SetConfig+0xb2>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a28      	ldr	r2, [pc, #160]	@ (8004ab0 <TIM_Base_SetConfig+0x140>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d007      	beq.n	8004a22 <TIM_Base_SetConfig+0xb2>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a27      	ldr	r2, [pc, #156]	@ (8004ab4 <TIM_Base_SetConfig+0x144>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d003      	beq.n	8004a22 <TIM_Base_SetConfig+0xb2>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a26      	ldr	r2, [pc, #152]	@ (8004ab8 <TIM_Base_SetConfig+0x148>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d108      	bne.n	8004a34 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	68fa      	ldr	r2, [r7, #12]
 8004a30:	4313      	orrs	r3, r2
 8004a32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	689a      	ldr	r2, [r3, #8]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a0e      	ldr	r2, [pc, #56]	@ (8004a90 <TIM_Base_SetConfig+0x120>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d003      	beq.n	8004a62 <TIM_Base_SetConfig+0xf2>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a10      	ldr	r2, [pc, #64]	@ (8004aa0 <TIM_Base_SetConfig+0x130>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d103      	bne.n	8004a6a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	691a      	ldr	r2, [r3, #16]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f043 0204 	orr.w	r2, r3, #4
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	601a      	str	r2, [r3, #0]
}
 8004a82:	bf00      	nop
 8004a84:	3714      	adds	r7, #20
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	40010000 	.word	0x40010000
 8004a94:	40000400 	.word	0x40000400
 8004a98:	40000800 	.word	0x40000800
 8004a9c:	40000c00 	.word	0x40000c00
 8004aa0:	40010400 	.word	0x40010400
 8004aa4:	40014000 	.word	0x40014000
 8004aa8:	40014400 	.word	0x40014400
 8004aac:	40014800 	.word	0x40014800
 8004ab0:	40001800 	.word	0x40001800
 8004ab4:	40001c00 	.word	0x40001c00
 8004ab8:	40002000 	.word	0x40002000

08004abc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b087      	sub	sp, #28
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6a1b      	ldr	r3, [r3, #32]
 8004acc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6a1b      	ldr	r3, [r3, #32]
 8004ad2:	f023 0201 	bic.w	r2, r3, #1
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ae6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	011b      	lsls	r3, r3, #4
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	f023 030a 	bic.w	r3, r3, #10
 8004af8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004afa:	697a      	ldr	r2, [r7, #20]
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	693a      	ldr	r2, [r7, #16]
 8004b06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	621a      	str	r2, [r3, #32]
}
 8004b0e:	bf00      	nop
 8004b10:	371c      	adds	r7, #28
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr

08004b1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b1a:	b480      	push	{r7}
 8004b1c:	b087      	sub	sp, #28
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	60f8      	str	r0, [r7, #12]
 8004b22:	60b9      	str	r1, [r7, #8]
 8004b24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6a1b      	ldr	r3, [r3, #32]
 8004b2a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6a1b      	ldr	r3, [r3, #32]
 8004b30:	f023 0210 	bic.w	r2, r3, #16
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	699b      	ldr	r3, [r3, #24]
 8004b3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	031b      	lsls	r3, r3, #12
 8004b4a:	693a      	ldr	r2, [r7, #16]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b56:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	011b      	lsls	r3, r3, #4
 8004b5c:	697a      	ldr	r2, [r7, #20]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	693a      	ldr	r2, [r7, #16]
 8004b66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	621a      	str	r2, [r3, #32]
}
 8004b6e:	bf00      	nop
 8004b70:	371c      	adds	r7, #28
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr

08004b7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b7a:	b480      	push	{r7}
 8004b7c:	b085      	sub	sp, #20
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
 8004b82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b92:	683a      	ldr	r2, [r7, #0]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	f043 0307 	orr.w	r3, r3, #7
 8004b9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	68fa      	ldr	r2, [r7, #12]
 8004ba2:	609a      	str	r2, [r3, #8]
}
 8004ba4:	bf00      	nop
 8004ba6:	3714      	adds	r7, #20
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
 8004bbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004bca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	021a      	lsls	r2, r3, #8
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	431a      	orrs	r2, r3
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	697a      	ldr	r2, [r7, #20]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	697a      	ldr	r2, [r7, #20]
 8004be2:	609a      	str	r2, [r3, #8]
}
 8004be4:	bf00      	nop
 8004be6:	371c      	adds	r7, #28
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr

08004bf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b085      	sub	sp, #20
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d101      	bne.n	8004c08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c04:	2302      	movs	r3, #2
 8004c06:	e05a      	b.n	8004cbe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2202      	movs	r2, #2
 8004c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68fa      	ldr	r2, [r7, #12]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a21      	ldr	r2, [pc, #132]	@ (8004ccc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d022      	beq.n	8004c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c54:	d01d      	beq.n	8004c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a1d      	ldr	r2, [pc, #116]	@ (8004cd0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d018      	beq.n	8004c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a1b      	ldr	r2, [pc, #108]	@ (8004cd4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d013      	beq.n	8004c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a1a      	ldr	r2, [pc, #104]	@ (8004cd8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d00e      	beq.n	8004c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a18      	ldr	r2, [pc, #96]	@ (8004cdc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d009      	beq.n	8004c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a17      	ldr	r2, [pc, #92]	@ (8004ce0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d004      	beq.n	8004c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a15      	ldr	r2, [pc, #84]	@ (8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d10c      	bne.n	8004cac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	68ba      	ldr	r2, [r7, #8]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68ba      	ldr	r2, [r7, #8]
 8004caa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3714      	adds	r7, #20
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr
 8004cca:	bf00      	nop
 8004ccc:	40010000 	.word	0x40010000
 8004cd0:	40000400 	.word	0x40000400
 8004cd4:	40000800 	.word	0x40000800
 8004cd8:	40000c00 	.word	0x40000c00
 8004cdc:	40010400 	.word	0x40010400
 8004ce0:	40014000 	.word	0x40014000
 8004ce4:	40001800 	.word	0x40001800

08004ce8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d101      	bne.n	8004cfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e042      	b.n	8004d80 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d106      	bne.n	8004d14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f7fc ff78 	bl	8001c04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2224      	movs	r2, #36	@ 0x24
 8004d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68da      	ldr	r2, [r3, #12]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 f973 	bl	8005018 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	691a      	ldr	r2, [r3, #16]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	695a      	ldr	r2, [r3, #20]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	68da      	ldr	r2, [r3, #12]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2220      	movs	r2, #32
 8004d6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2220      	movs	r2, #32
 8004d74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3708      	adds	r7, #8
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b08a      	sub	sp, #40	@ 0x28
 8004d8c:	af02      	add	r7, sp, #8
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	603b      	str	r3, [r7, #0]
 8004d94:	4613      	mov	r3, r2
 8004d96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	2b20      	cmp	r3, #32
 8004da6:	d175      	bne.n	8004e94 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d002      	beq.n	8004db4 <HAL_UART_Transmit+0x2c>
 8004dae:	88fb      	ldrh	r3, [r7, #6]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d101      	bne.n	8004db8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e06e      	b.n	8004e96 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2221      	movs	r2, #33	@ 0x21
 8004dc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004dc6:	f7fd f893 	bl	8001ef0 <HAL_GetTick>
 8004dca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	88fa      	ldrh	r2, [r7, #6]
 8004dd0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	88fa      	ldrh	r2, [r7, #6]
 8004dd6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004de0:	d108      	bne.n	8004df4 <HAL_UART_Transmit+0x6c>
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	691b      	ldr	r3, [r3, #16]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d104      	bne.n	8004df4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004dea:	2300      	movs	r3, #0
 8004dec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	61bb      	str	r3, [r7, #24]
 8004df2:	e003      	b.n	8004dfc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004dfc:	e02e      	b.n	8004e5c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	9300      	str	r3, [sp, #0]
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	2200      	movs	r2, #0
 8004e06:	2180      	movs	r1, #128	@ 0x80
 8004e08:	68f8      	ldr	r0, [r7, #12]
 8004e0a:	f000 f848 	bl	8004e9e <UART_WaitOnFlagUntilTimeout>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d005      	beq.n	8004e20 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2220      	movs	r2, #32
 8004e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e03a      	b.n	8004e96 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d10b      	bne.n	8004e3e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	881b      	ldrh	r3, [r3, #0]
 8004e2a:	461a      	mov	r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e34:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	3302      	adds	r3, #2
 8004e3a:	61bb      	str	r3, [r7, #24]
 8004e3c:	e007      	b.n	8004e4e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	781a      	ldrb	r2, [r3, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	3b01      	subs	r3, #1
 8004e56:	b29a      	uxth	r2, r3
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1cb      	bne.n	8004dfe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	9300      	str	r3, [sp, #0]
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	2140      	movs	r1, #64	@ 0x40
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	f000 f814 	bl	8004e9e <UART_WaitOnFlagUntilTimeout>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d005      	beq.n	8004e88 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2220      	movs	r2, #32
 8004e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e006      	b.n	8004e96 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2220      	movs	r2, #32
 8004e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004e90:	2300      	movs	r3, #0
 8004e92:	e000      	b.n	8004e96 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004e94:	2302      	movs	r3, #2
  }
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3720      	adds	r7, #32
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b086      	sub	sp, #24
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	60f8      	str	r0, [r7, #12]
 8004ea6:	60b9      	str	r1, [r7, #8]
 8004ea8:	603b      	str	r3, [r7, #0]
 8004eaa:	4613      	mov	r3, r2
 8004eac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004eae:	e03b      	b.n	8004f28 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eb0:	6a3b      	ldr	r3, [r7, #32]
 8004eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eb6:	d037      	beq.n	8004f28 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eb8:	f7fd f81a 	bl	8001ef0 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	6a3a      	ldr	r2, [r7, #32]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d302      	bcc.n	8004ece <UART_WaitOnFlagUntilTimeout+0x30>
 8004ec8:	6a3b      	ldr	r3, [r7, #32]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d101      	bne.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e03a      	b.n	8004f48 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	f003 0304 	and.w	r3, r3, #4
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d023      	beq.n	8004f28 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	2b80      	cmp	r3, #128	@ 0x80
 8004ee4:	d020      	beq.n	8004f28 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	2b40      	cmp	r3, #64	@ 0x40
 8004eea:	d01d      	beq.n	8004f28 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0308 	and.w	r3, r3, #8
 8004ef6:	2b08      	cmp	r3, #8
 8004ef8:	d116      	bne.n	8004f28 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004efa:	2300      	movs	r3, #0
 8004efc:	617b      	str	r3, [r7, #20]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	617b      	str	r3, [r7, #20]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	617b      	str	r3, [r7, #20]
 8004f0e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 f81d 	bl	8004f50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2208      	movs	r2, #8
 8004f1a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e00f      	b.n	8004f48 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	4013      	ands	r3, r2
 8004f32:	68ba      	ldr	r2, [r7, #8]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	bf0c      	ite	eq
 8004f38:	2301      	moveq	r3, #1
 8004f3a:	2300      	movne	r3, #0
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	461a      	mov	r2, r3
 8004f40:	79fb      	ldrb	r3, [r7, #7]
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d0b4      	beq.n	8004eb0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f46:	2300      	movs	r3, #0
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3718      	adds	r7, #24
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b095      	sub	sp, #84	@ 0x54
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	330c      	adds	r3, #12
 8004f5e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f62:	e853 3f00 	ldrex	r3, [r3]
 8004f66:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	330c      	adds	r3, #12
 8004f76:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f78:	643a      	str	r2, [r7, #64]	@ 0x40
 8004f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f80:	e841 2300 	strex	r3, r2, [r1]
 8004f84:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d1e5      	bne.n	8004f58 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	3314      	adds	r3, #20
 8004f92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f94:	6a3b      	ldr	r3, [r7, #32]
 8004f96:	e853 3f00 	ldrex	r3, [r3]
 8004f9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	f023 0301 	bic.w	r3, r3, #1
 8004fa2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	3314      	adds	r3, #20
 8004faa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004fb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fb4:	e841 2300 	strex	r3, r2, [r1]
 8004fb8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d1e5      	bne.n	8004f8c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d119      	bne.n	8004ffc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	330c      	adds	r3, #12
 8004fce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	e853 3f00 	ldrex	r3, [r3]
 8004fd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	f023 0310 	bic.w	r3, r3, #16
 8004fde:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	330c      	adds	r3, #12
 8004fe6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fe8:	61ba      	str	r2, [r7, #24]
 8004fea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fec:	6979      	ldr	r1, [r7, #20]
 8004fee:	69ba      	ldr	r2, [r7, #24]
 8004ff0:	e841 2300 	strex	r3, r2, [r1]
 8004ff4:	613b      	str	r3, [r7, #16]
   return(result);
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1e5      	bne.n	8004fc8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2220      	movs	r2, #32
 8005000:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800500a:	bf00      	nop
 800500c:	3754      	adds	r7, #84	@ 0x54
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
	...

08005018 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005018:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800501c:	b0c0      	sub	sp, #256	@ 0x100
 800501e:	af00      	add	r7, sp, #0
 8005020:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	691b      	ldr	r3, [r3, #16]
 800502c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005034:	68d9      	ldr	r1, [r3, #12]
 8005036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	ea40 0301 	orr.w	r3, r0, r1
 8005040:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005046:	689a      	ldr	r2, [r3, #8]
 8005048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	431a      	orrs	r2, r3
 8005050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	431a      	orrs	r2, r3
 8005058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	4313      	orrs	r3, r2
 8005060:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005070:	f021 010c 	bic.w	r1, r1, #12
 8005074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800507e:	430b      	orrs	r3, r1
 8005080:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	695b      	ldr	r3, [r3, #20]
 800508a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800508e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005092:	6999      	ldr	r1, [r3, #24]
 8005094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	ea40 0301 	orr.w	r3, r0, r1
 800509e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80050a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	4b8f      	ldr	r3, [pc, #572]	@ (80052e4 <UART_SetConfig+0x2cc>)
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d005      	beq.n	80050b8 <UART_SetConfig+0xa0>
 80050ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	4b8d      	ldr	r3, [pc, #564]	@ (80052e8 <UART_SetConfig+0x2d0>)
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d104      	bne.n	80050c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80050b8:	f7fe fdd2 	bl	8003c60 <HAL_RCC_GetPCLK2Freq>
 80050bc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80050c0:	e003      	b.n	80050ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80050c2:	f7fe fdb9 	bl	8003c38 <HAL_RCC_GetPCLK1Freq>
 80050c6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050ce:	69db      	ldr	r3, [r3, #28]
 80050d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050d4:	f040 810c 	bne.w	80052f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80050d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050dc:	2200      	movs	r2, #0
 80050de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80050e2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80050e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80050ea:	4622      	mov	r2, r4
 80050ec:	462b      	mov	r3, r5
 80050ee:	1891      	adds	r1, r2, r2
 80050f0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80050f2:	415b      	adcs	r3, r3
 80050f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80050f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80050fa:	4621      	mov	r1, r4
 80050fc:	eb12 0801 	adds.w	r8, r2, r1
 8005100:	4629      	mov	r1, r5
 8005102:	eb43 0901 	adc.w	r9, r3, r1
 8005106:	f04f 0200 	mov.w	r2, #0
 800510a:	f04f 0300 	mov.w	r3, #0
 800510e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005112:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005116:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800511a:	4690      	mov	r8, r2
 800511c:	4699      	mov	r9, r3
 800511e:	4623      	mov	r3, r4
 8005120:	eb18 0303 	adds.w	r3, r8, r3
 8005124:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005128:	462b      	mov	r3, r5
 800512a:	eb49 0303 	adc.w	r3, r9, r3
 800512e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800513e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005142:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005146:	460b      	mov	r3, r1
 8005148:	18db      	adds	r3, r3, r3
 800514a:	653b      	str	r3, [r7, #80]	@ 0x50
 800514c:	4613      	mov	r3, r2
 800514e:	eb42 0303 	adc.w	r3, r2, r3
 8005152:	657b      	str	r3, [r7, #84]	@ 0x54
 8005154:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005158:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800515c:	f7fb fd4e 	bl	8000bfc <__aeabi_uldivmod>
 8005160:	4602      	mov	r2, r0
 8005162:	460b      	mov	r3, r1
 8005164:	4b61      	ldr	r3, [pc, #388]	@ (80052ec <UART_SetConfig+0x2d4>)
 8005166:	fba3 2302 	umull	r2, r3, r3, r2
 800516a:	095b      	lsrs	r3, r3, #5
 800516c:	011c      	lsls	r4, r3, #4
 800516e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005172:	2200      	movs	r2, #0
 8005174:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005178:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800517c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005180:	4642      	mov	r2, r8
 8005182:	464b      	mov	r3, r9
 8005184:	1891      	adds	r1, r2, r2
 8005186:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005188:	415b      	adcs	r3, r3
 800518a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800518c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005190:	4641      	mov	r1, r8
 8005192:	eb12 0a01 	adds.w	sl, r2, r1
 8005196:	4649      	mov	r1, r9
 8005198:	eb43 0b01 	adc.w	fp, r3, r1
 800519c:	f04f 0200 	mov.w	r2, #0
 80051a0:	f04f 0300 	mov.w	r3, #0
 80051a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80051a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80051ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80051b0:	4692      	mov	sl, r2
 80051b2:	469b      	mov	fp, r3
 80051b4:	4643      	mov	r3, r8
 80051b6:	eb1a 0303 	adds.w	r3, sl, r3
 80051ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80051be:	464b      	mov	r3, r9
 80051c0:	eb4b 0303 	adc.w	r3, fp, r3
 80051c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80051c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80051d4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80051d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80051dc:	460b      	mov	r3, r1
 80051de:	18db      	adds	r3, r3, r3
 80051e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80051e2:	4613      	mov	r3, r2
 80051e4:	eb42 0303 	adc.w	r3, r2, r3
 80051e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80051ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80051ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80051f2:	f7fb fd03 	bl	8000bfc <__aeabi_uldivmod>
 80051f6:	4602      	mov	r2, r0
 80051f8:	460b      	mov	r3, r1
 80051fa:	4611      	mov	r1, r2
 80051fc:	4b3b      	ldr	r3, [pc, #236]	@ (80052ec <UART_SetConfig+0x2d4>)
 80051fe:	fba3 2301 	umull	r2, r3, r3, r1
 8005202:	095b      	lsrs	r3, r3, #5
 8005204:	2264      	movs	r2, #100	@ 0x64
 8005206:	fb02 f303 	mul.w	r3, r2, r3
 800520a:	1acb      	subs	r3, r1, r3
 800520c:	00db      	lsls	r3, r3, #3
 800520e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005212:	4b36      	ldr	r3, [pc, #216]	@ (80052ec <UART_SetConfig+0x2d4>)
 8005214:	fba3 2302 	umull	r2, r3, r3, r2
 8005218:	095b      	lsrs	r3, r3, #5
 800521a:	005b      	lsls	r3, r3, #1
 800521c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005220:	441c      	add	r4, r3
 8005222:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005226:	2200      	movs	r2, #0
 8005228:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800522c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005230:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005234:	4642      	mov	r2, r8
 8005236:	464b      	mov	r3, r9
 8005238:	1891      	adds	r1, r2, r2
 800523a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800523c:	415b      	adcs	r3, r3
 800523e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005240:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005244:	4641      	mov	r1, r8
 8005246:	1851      	adds	r1, r2, r1
 8005248:	6339      	str	r1, [r7, #48]	@ 0x30
 800524a:	4649      	mov	r1, r9
 800524c:	414b      	adcs	r3, r1
 800524e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005250:	f04f 0200 	mov.w	r2, #0
 8005254:	f04f 0300 	mov.w	r3, #0
 8005258:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800525c:	4659      	mov	r1, fp
 800525e:	00cb      	lsls	r3, r1, #3
 8005260:	4651      	mov	r1, sl
 8005262:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005266:	4651      	mov	r1, sl
 8005268:	00ca      	lsls	r2, r1, #3
 800526a:	4610      	mov	r0, r2
 800526c:	4619      	mov	r1, r3
 800526e:	4603      	mov	r3, r0
 8005270:	4642      	mov	r2, r8
 8005272:	189b      	adds	r3, r3, r2
 8005274:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005278:	464b      	mov	r3, r9
 800527a:	460a      	mov	r2, r1
 800527c:	eb42 0303 	adc.w	r3, r2, r3
 8005280:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005290:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005294:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005298:	460b      	mov	r3, r1
 800529a:	18db      	adds	r3, r3, r3
 800529c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800529e:	4613      	mov	r3, r2
 80052a0:	eb42 0303 	adc.w	r3, r2, r3
 80052a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80052aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80052ae:	f7fb fca5 	bl	8000bfc <__aeabi_uldivmod>
 80052b2:	4602      	mov	r2, r0
 80052b4:	460b      	mov	r3, r1
 80052b6:	4b0d      	ldr	r3, [pc, #52]	@ (80052ec <UART_SetConfig+0x2d4>)
 80052b8:	fba3 1302 	umull	r1, r3, r3, r2
 80052bc:	095b      	lsrs	r3, r3, #5
 80052be:	2164      	movs	r1, #100	@ 0x64
 80052c0:	fb01 f303 	mul.w	r3, r1, r3
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	00db      	lsls	r3, r3, #3
 80052c8:	3332      	adds	r3, #50	@ 0x32
 80052ca:	4a08      	ldr	r2, [pc, #32]	@ (80052ec <UART_SetConfig+0x2d4>)
 80052cc:	fba2 2303 	umull	r2, r3, r2, r3
 80052d0:	095b      	lsrs	r3, r3, #5
 80052d2:	f003 0207 	and.w	r2, r3, #7
 80052d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4422      	add	r2, r4
 80052de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80052e0:	e106      	b.n	80054f0 <UART_SetConfig+0x4d8>
 80052e2:	bf00      	nop
 80052e4:	40011000 	.word	0x40011000
 80052e8:	40011400 	.word	0x40011400
 80052ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052f4:	2200      	movs	r2, #0
 80052f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80052fa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80052fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005302:	4642      	mov	r2, r8
 8005304:	464b      	mov	r3, r9
 8005306:	1891      	adds	r1, r2, r2
 8005308:	6239      	str	r1, [r7, #32]
 800530a:	415b      	adcs	r3, r3
 800530c:	627b      	str	r3, [r7, #36]	@ 0x24
 800530e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005312:	4641      	mov	r1, r8
 8005314:	1854      	adds	r4, r2, r1
 8005316:	4649      	mov	r1, r9
 8005318:	eb43 0501 	adc.w	r5, r3, r1
 800531c:	f04f 0200 	mov.w	r2, #0
 8005320:	f04f 0300 	mov.w	r3, #0
 8005324:	00eb      	lsls	r3, r5, #3
 8005326:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800532a:	00e2      	lsls	r2, r4, #3
 800532c:	4614      	mov	r4, r2
 800532e:	461d      	mov	r5, r3
 8005330:	4643      	mov	r3, r8
 8005332:	18e3      	adds	r3, r4, r3
 8005334:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005338:	464b      	mov	r3, r9
 800533a:	eb45 0303 	adc.w	r3, r5, r3
 800533e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800534e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005352:	f04f 0200 	mov.w	r2, #0
 8005356:	f04f 0300 	mov.w	r3, #0
 800535a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800535e:	4629      	mov	r1, r5
 8005360:	008b      	lsls	r3, r1, #2
 8005362:	4621      	mov	r1, r4
 8005364:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005368:	4621      	mov	r1, r4
 800536a:	008a      	lsls	r2, r1, #2
 800536c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005370:	f7fb fc44 	bl	8000bfc <__aeabi_uldivmod>
 8005374:	4602      	mov	r2, r0
 8005376:	460b      	mov	r3, r1
 8005378:	4b60      	ldr	r3, [pc, #384]	@ (80054fc <UART_SetConfig+0x4e4>)
 800537a:	fba3 2302 	umull	r2, r3, r3, r2
 800537e:	095b      	lsrs	r3, r3, #5
 8005380:	011c      	lsls	r4, r3, #4
 8005382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005386:	2200      	movs	r2, #0
 8005388:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800538c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005390:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005394:	4642      	mov	r2, r8
 8005396:	464b      	mov	r3, r9
 8005398:	1891      	adds	r1, r2, r2
 800539a:	61b9      	str	r1, [r7, #24]
 800539c:	415b      	adcs	r3, r3
 800539e:	61fb      	str	r3, [r7, #28]
 80053a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053a4:	4641      	mov	r1, r8
 80053a6:	1851      	adds	r1, r2, r1
 80053a8:	6139      	str	r1, [r7, #16]
 80053aa:	4649      	mov	r1, r9
 80053ac:	414b      	adcs	r3, r1
 80053ae:	617b      	str	r3, [r7, #20]
 80053b0:	f04f 0200 	mov.w	r2, #0
 80053b4:	f04f 0300 	mov.w	r3, #0
 80053b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80053bc:	4659      	mov	r1, fp
 80053be:	00cb      	lsls	r3, r1, #3
 80053c0:	4651      	mov	r1, sl
 80053c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053c6:	4651      	mov	r1, sl
 80053c8:	00ca      	lsls	r2, r1, #3
 80053ca:	4610      	mov	r0, r2
 80053cc:	4619      	mov	r1, r3
 80053ce:	4603      	mov	r3, r0
 80053d0:	4642      	mov	r2, r8
 80053d2:	189b      	adds	r3, r3, r2
 80053d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80053d8:	464b      	mov	r3, r9
 80053da:	460a      	mov	r2, r1
 80053dc:	eb42 0303 	adc.w	r3, r2, r3
 80053e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80053e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80053ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80053f0:	f04f 0200 	mov.w	r2, #0
 80053f4:	f04f 0300 	mov.w	r3, #0
 80053f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80053fc:	4649      	mov	r1, r9
 80053fe:	008b      	lsls	r3, r1, #2
 8005400:	4641      	mov	r1, r8
 8005402:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005406:	4641      	mov	r1, r8
 8005408:	008a      	lsls	r2, r1, #2
 800540a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800540e:	f7fb fbf5 	bl	8000bfc <__aeabi_uldivmod>
 8005412:	4602      	mov	r2, r0
 8005414:	460b      	mov	r3, r1
 8005416:	4611      	mov	r1, r2
 8005418:	4b38      	ldr	r3, [pc, #224]	@ (80054fc <UART_SetConfig+0x4e4>)
 800541a:	fba3 2301 	umull	r2, r3, r3, r1
 800541e:	095b      	lsrs	r3, r3, #5
 8005420:	2264      	movs	r2, #100	@ 0x64
 8005422:	fb02 f303 	mul.w	r3, r2, r3
 8005426:	1acb      	subs	r3, r1, r3
 8005428:	011b      	lsls	r3, r3, #4
 800542a:	3332      	adds	r3, #50	@ 0x32
 800542c:	4a33      	ldr	r2, [pc, #204]	@ (80054fc <UART_SetConfig+0x4e4>)
 800542e:	fba2 2303 	umull	r2, r3, r2, r3
 8005432:	095b      	lsrs	r3, r3, #5
 8005434:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005438:	441c      	add	r4, r3
 800543a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800543e:	2200      	movs	r2, #0
 8005440:	673b      	str	r3, [r7, #112]	@ 0x70
 8005442:	677a      	str	r2, [r7, #116]	@ 0x74
 8005444:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005448:	4642      	mov	r2, r8
 800544a:	464b      	mov	r3, r9
 800544c:	1891      	adds	r1, r2, r2
 800544e:	60b9      	str	r1, [r7, #8]
 8005450:	415b      	adcs	r3, r3
 8005452:	60fb      	str	r3, [r7, #12]
 8005454:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005458:	4641      	mov	r1, r8
 800545a:	1851      	adds	r1, r2, r1
 800545c:	6039      	str	r1, [r7, #0]
 800545e:	4649      	mov	r1, r9
 8005460:	414b      	adcs	r3, r1
 8005462:	607b      	str	r3, [r7, #4]
 8005464:	f04f 0200 	mov.w	r2, #0
 8005468:	f04f 0300 	mov.w	r3, #0
 800546c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005470:	4659      	mov	r1, fp
 8005472:	00cb      	lsls	r3, r1, #3
 8005474:	4651      	mov	r1, sl
 8005476:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800547a:	4651      	mov	r1, sl
 800547c:	00ca      	lsls	r2, r1, #3
 800547e:	4610      	mov	r0, r2
 8005480:	4619      	mov	r1, r3
 8005482:	4603      	mov	r3, r0
 8005484:	4642      	mov	r2, r8
 8005486:	189b      	adds	r3, r3, r2
 8005488:	66bb      	str	r3, [r7, #104]	@ 0x68
 800548a:	464b      	mov	r3, r9
 800548c:	460a      	mov	r2, r1
 800548e:	eb42 0303 	adc.w	r3, r2, r3
 8005492:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	663b      	str	r3, [r7, #96]	@ 0x60
 800549e:	667a      	str	r2, [r7, #100]	@ 0x64
 80054a0:	f04f 0200 	mov.w	r2, #0
 80054a4:	f04f 0300 	mov.w	r3, #0
 80054a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80054ac:	4649      	mov	r1, r9
 80054ae:	008b      	lsls	r3, r1, #2
 80054b0:	4641      	mov	r1, r8
 80054b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054b6:	4641      	mov	r1, r8
 80054b8:	008a      	lsls	r2, r1, #2
 80054ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80054be:	f7fb fb9d 	bl	8000bfc <__aeabi_uldivmod>
 80054c2:	4602      	mov	r2, r0
 80054c4:	460b      	mov	r3, r1
 80054c6:	4b0d      	ldr	r3, [pc, #52]	@ (80054fc <UART_SetConfig+0x4e4>)
 80054c8:	fba3 1302 	umull	r1, r3, r3, r2
 80054cc:	095b      	lsrs	r3, r3, #5
 80054ce:	2164      	movs	r1, #100	@ 0x64
 80054d0:	fb01 f303 	mul.w	r3, r1, r3
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	011b      	lsls	r3, r3, #4
 80054d8:	3332      	adds	r3, #50	@ 0x32
 80054da:	4a08      	ldr	r2, [pc, #32]	@ (80054fc <UART_SetConfig+0x4e4>)
 80054dc:	fba2 2303 	umull	r2, r3, r2, r3
 80054e0:	095b      	lsrs	r3, r3, #5
 80054e2:	f003 020f 	and.w	r2, r3, #15
 80054e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4422      	add	r2, r4
 80054ee:	609a      	str	r2, [r3, #8]
}
 80054f0:	bf00      	nop
 80054f2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80054f6:	46bd      	mov	sp, r7
 80054f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054fc:	51eb851f 	.word	0x51eb851f

08005500 <siprintf>:
 8005500:	b40e      	push	{r1, r2, r3}
 8005502:	b500      	push	{lr}
 8005504:	b09c      	sub	sp, #112	@ 0x70
 8005506:	ab1d      	add	r3, sp, #116	@ 0x74
 8005508:	9002      	str	r0, [sp, #8]
 800550a:	9006      	str	r0, [sp, #24]
 800550c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005510:	4809      	ldr	r0, [pc, #36]	@ (8005538 <siprintf+0x38>)
 8005512:	9107      	str	r1, [sp, #28]
 8005514:	9104      	str	r1, [sp, #16]
 8005516:	4909      	ldr	r1, [pc, #36]	@ (800553c <siprintf+0x3c>)
 8005518:	f853 2b04 	ldr.w	r2, [r3], #4
 800551c:	9105      	str	r1, [sp, #20]
 800551e:	6800      	ldr	r0, [r0, #0]
 8005520:	9301      	str	r3, [sp, #4]
 8005522:	a902      	add	r1, sp, #8
 8005524:	f000 f994 	bl	8005850 <_svfiprintf_r>
 8005528:	9b02      	ldr	r3, [sp, #8]
 800552a:	2200      	movs	r2, #0
 800552c:	701a      	strb	r2, [r3, #0]
 800552e:	b01c      	add	sp, #112	@ 0x70
 8005530:	f85d eb04 	ldr.w	lr, [sp], #4
 8005534:	b003      	add	sp, #12
 8005536:	4770      	bx	lr
 8005538:	2000000c 	.word	0x2000000c
 800553c:	ffff0208 	.word	0xffff0208

08005540 <memset>:
 8005540:	4402      	add	r2, r0
 8005542:	4603      	mov	r3, r0
 8005544:	4293      	cmp	r3, r2
 8005546:	d100      	bne.n	800554a <memset+0xa>
 8005548:	4770      	bx	lr
 800554a:	f803 1b01 	strb.w	r1, [r3], #1
 800554e:	e7f9      	b.n	8005544 <memset+0x4>

08005550 <__errno>:
 8005550:	4b01      	ldr	r3, [pc, #4]	@ (8005558 <__errno+0x8>)
 8005552:	6818      	ldr	r0, [r3, #0]
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	2000000c 	.word	0x2000000c

0800555c <__libc_init_array>:
 800555c:	b570      	push	{r4, r5, r6, lr}
 800555e:	4d0d      	ldr	r5, [pc, #52]	@ (8005594 <__libc_init_array+0x38>)
 8005560:	4c0d      	ldr	r4, [pc, #52]	@ (8005598 <__libc_init_array+0x3c>)
 8005562:	1b64      	subs	r4, r4, r5
 8005564:	10a4      	asrs	r4, r4, #2
 8005566:	2600      	movs	r6, #0
 8005568:	42a6      	cmp	r6, r4
 800556a:	d109      	bne.n	8005580 <__libc_init_array+0x24>
 800556c:	4d0b      	ldr	r5, [pc, #44]	@ (800559c <__libc_init_array+0x40>)
 800556e:	4c0c      	ldr	r4, [pc, #48]	@ (80055a0 <__libc_init_array+0x44>)
 8005570:	f001 fc96 	bl	8006ea0 <_init>
 8005574:	1b64      	subs	r4, r4, r5
 8005576:	10a4      	asrs	r4, r4, #2
 8005578:	2600      	movs	r6, #0
 800557a:	42a6      	cmp	r6, r4
 800557c:	d105      	bne.n	800558a <__libc_init_array+0x2e>
 800557e:	bd70      	pop	{r4, r5, r6, pc}
 8005580:	f855 3b04 	ldr.w	r3, [r5], #4
 8005584:	4798      	blx	r3
 8005586:	3601      	adds	r6, #1
 8005588:	e7ee      	b.n	8005568 <__libc_init_array+0xc>
 800558a:	f855 3b04 	ldr.w	r3, [r5], #4
 800558e:	4798      	blx	r3
 8005590:	3601      	adds	r6, #1
 8005592:	e7f2      	b.n	800557a <__libc_init_array+0x1e>
 8005594:	08007158 	.word	0x08007158
 8005598:	08007158 	.word	0x08007158
 800559c:	08007158 	.word	0x08007158
 80055a0:	0800715c 	.word	0x0800715c

080055a4 <__retarget_lock_acquire_recursive>:
 80055a4:	4770      	bx	lr

080055a6 <__retarget_lock_release_recursive>:
 80055a6:	4770      	bx	lr

080055a8 <_free_r>:
 80055a8:	b538      	push	{r3, r4, r5, lr}
 80055aa:	4605      	mov	r5, r0
 80055ac:	2900      	cmp	r1, #0
 80055ae:	d041      	beq.n	8005634 <_free_r+0x8c>
 80055b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055b4:	1f0c      	subs	r4, r1, #4
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	bfb8      	it	lt
 80055ba:	18e4      	addlt	r4, r4, r3
 80055bc:	f000 f8e0 	bl	8005780 <__malloc_lock>
 80055c0:	4a1d      	ldr	r2, [pc, #116]	@ (8005638 <_free_r+0x90>)
 80055c2:	6813      	ldr	r3, [r2, #0]
 80055c4:	b933      	cbnz	r3, 80055d4 <_free_r+0x2c>
 80055c6:	6063      	str	r3, [r4, #4]
 80055c8:	6014      	str	r4, [r2, #0]
 80055ca:	4628      	mov	r0, r5
 80055cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055d0:	f000 b8dc 	b.w	800578c <__malloc_unlock>
 80055d4:	42a3      	cmp	r3, r4
 80055d6:	d908      	bls.n	80055ea <_free_r+0x42>
 80055d8:	6820      	ldr	r0, [r4, #0]
 80055da:	1821      	adds	r1, r4, r0
 80055dc:	428b      	cmp	r3, r1
 80055de:	bf01      	itttt	eq
 80055e0:	6819      	ldreq	r1, [r3, #0]
 80055e2:	685b      	ldreq	r3, [r3, #4]
 80055e4:	1809      	addeq	r1, r1, r0
 80055e6:	6021      	streq	r1, [r4, #0]
 80055e8:	e7ed      	b.n	80055c6 <_free_r+0x1e>
 80055ea:	461a      	mov	r2, r3
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	b10b      	cbz	r3, 80055f4 <_free_r+0x4c>
 80055f0:	42a3      	cmp	r3, r4
 80055f2:	d9fa      	bls.n	80055ea <_free_r+0x42>
 80055f4:	6811      	ldr	r1, [r2, #0]
 80055f6:	1850      	adds	r0, r2, r1
 80055f8:	42a0      	cmp	r0, r4
 80055fa:	d10b      	bne.n	8005614 <_free_r+0x6c>
 80055fc:	6820      	ldr	r0, [r4, #0]
 80055fe:	4401      	add	r1, r0
 8005600:	1850      	adds	r0, r2, r1
 8005602:	4283      	cmp	r3, r0
 8005604:	6011      	str	r1, [r2, #0]
 8005606:	d1e0      	bne.n	80055ca <_free_r+0x22>
 8005608:	6818      	ldr	r0, [r3, #0]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	6053      	str	r3, [r2, #4]
 800560e:	4408      	add	r0, r1
 8005610:	6010      	str	r0, [r2, #0]
 8005612:	e7da      	b.n	80055ca <_free_r+0x22>
 8005614:	d902      	bls.n	800561c <_free_r+0x74>
 8005616:	230c      	movs	r3, #12
 8005618:	602b      	str	r3, [r5, #0]
 800561a:	e7d6      	b.n	80055ca <_free_r+0x22>
 800561c:	6820      	ldr	r0, [r4, #0]
 800561e:	1821      	adds	r1, r4, r0
 8005620:	428b      	cmp	r3, r1
 8005622:	bf04      	itt	eq
 8005624:	6819      	ldreq	r1, [r3, #0]
 8005626:	685b      	ldreq	r3, [r3, #4]
 8005628:	6063      	str	r3, [r4, #4]
 800562a:	bf04      	itt	eq
 800562c:	1809      	addeq	r1, r1, r0
 800562e:	6021      	streq	r1, [r4, #0]
 8005630:	6054      	str	r4, [r2, #4]
 8005632:	e7ca      	b.n	80055ca <_free_r+0x22>
 8005634:	bd38      	pop	{r3, r4, r5, pc}
 8005636:	bf00      	nop
 8005638:	200042e4 	.word	0x200042e4

0800563c <sbrk_aligned>:
 800563c:	b570      	push	{r4, r5, r6, lr}
 800563e:	4e0f      	ldr	r6, [pc, #60]	@ (800567c <sbrk_aligned+0x40>)
 8005640:	460c      	mov	r4, r1
 8005642:	6831      	ldr	r1, [r6, #0]
 8005644:	4605      	mov	r5, r0
 8005646:	b911      	cbnz	r1, 800564e <sbrk_aligned+0x12>
 8005648:	f000 fba6 	bl	8005d98 <_sbrk_r>
 800564c:	6030      	str	r0, [r6, #0]
 800564e:	4621      	mov	r1, r4
 8005650:	4628      	mov	r0, r5
 8005652:	f000 fba1 	bl	8005d98 <_sbrk_r>
 8005656:	1c43      	adds	r3, r0, #1
 8005658:	d103      	bne.n	8005662 <sbrk_aligned+0x26>
 800565a:	f04f 34ff 	mov.w	r4, #4294967295
 800565e:	4620      	mov	r0, r4
 8005660:	bd70      	pop	{r4, r5, r6, pc}
 8005662:	1cc4      	adds	r4, r0, #3
 8005664:	f024 0403 	bic.w	r4, r4, #3
 8005668:	42a0      	cmp	r0, r4
 800566a:	d0f8      	beq.n	800565e <sbrk_aligned+0x22>
 800566c:	1a21      	subs	r1, r4, r0
 800566e:	4628      	mov	r0, r5
 8005670:	f000 fb92 	bl	8005d98 <_sbrk_r>
 8005674:	3001      	adds	r0, #1
 8005676:	d1f2      	bne.n	800565e <sbrk_aligned+0x22>
 8005678:	e7ef      	b.n	800565a <sbrk_aligned+0x1e>
 800567a:	bf00      	nop
 800567c:	200042e0 	.word	0x200042e0

08005680 <_malloc_r>:
 8005680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005684:	1ccd      	adds	r5, r1, #3
 8005686:	f025 0503 	bic.w	r5, r5, #3
 800568a:	3508      	adds	r5, #8
 800568c:	2d0c      	cmp	r5, #12
 800568e:	bf38      	it	cc
 8005690:	250c      	movcc	r5, #12
 8005692:	2d00      	cmp	r5, #0
 8005694:	4606      	mov	r6, r0
 8005696:	db01      	blt.n	800569c <_malloc_r+0x1c>
 8005698:	42a9      	cmp	r1, r5
 800569a:	d904      	bls.n	80056a6 <_malloc_r+0x26>
 800569c:	230c      	movs	r3, #12
 800569e:	6033      	str	r3, [r6, #0]
 80056a0:	2000      	movs	r0, #0
 80056a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800577c <_malloc_r+0xfc>
 80056aa:	f000 f869 	bl	8005780 <__malloc_lock>
 80056ae:	f8d8 3000 	ldr.w	r3, [r8]
 80056b2:	461c      	mov	r4, r3
 80056b4:	bb44      	cbnz	r4, 8005708 <_malloc_r+0x88>
 80056b6:	4629      	mov	r1, r5
 80056b8:	4630      	mov	r0, r6
 80056ba:	f7ff ffbf 	bl	800563c <sbrk_aligned>
 80056be:	1c43      	adds	r3, r0, #1
 80056c0:	4604      	mov	r4, r0
 80056c2:	d158      	bne.n	8005776 <_malloc_r+0xf6>
 80056c4:	f8d8 4000 	ldr.w	r4, [r8]
 80056c8:	4627      	mov	r7, r4
 80056ca:	2f00      	cmp	r7, #0
 80056cc:	d143      	bne.n	8005756 <_malloc_r+0xd6>
 80056ce:	2c00      	cmp	r4, #0
 80056d0:	d04b      	beq.n	800576a <_malloc_r+0xea>
 80056d2:	6823      	ldr	r3, [r4, #0]
 80056d4:	4639      	mov	r1, r7
 80056d6:	4630      	mov	r0, r6
 80056d8:	eb04 0903 	add.w	r9, r4, r3
 80056dc:	f000 fb5c 	bl	8005d98 <_sbrk_r>
 80056e0:	4581      	cmp	r9, r0
 80056e2:	d142      	bne.n	800576a <_malloc_r+0xea>
 80056e4:	6821      	ldr	r1, [r4, #0]
 80056e6:	1a6d      	subs	r5, r5, r1
 80056e8:	4629      	mov	r1, r5
 80056ea:	4630      	mov	r0, r6
 80056ec:	f7ff ffa6 	bl	800563c <sbrk_aligned>
 80056f0:	3001      	adds	r0, #1
 80056f2:	d03a      	beq.n	800576a <_malloc_r+0xea>
 80056f4:	6823      	ldr	r3, [r4, #0]
 80056f6:	442b      	add	r3, r5
 80056f8:	6023      	str	r3, [r4, #0]
 80056fa:	f8d8 3000 	ldr.w	r3, [r8]
 80056fe:	685a      	ldr	r2, [r3, #4]
 8005700:	bb62      	cbnz	r2, 800575c <_malloc_r+0xdc>
 8005702:	f8c8 7000 	str.w	r7, [r8]
 8005706:	e00f      	b.n	8005728 <_malloc_r+0xa8>
 8005708:	6822      	ldr	r2, [r4, #0]
 800570a:	1b52      	subs	r2, r2, r5
 800570c:	d420      	bmi.n	8005750 <_malloc_r+0xd0>
 800570e:	2a0b      	cmp	r2, #11
 8005710:	d917      	bls.n	8005742 <_malloc_r+0xc2>
 8005712:	1961      	adds	r1, r4, r5
 8005714:	42a3      	cmp	r3, r4
 8005716:	6025      	str	r5, [r4, #0]
 8005718:	bf18      	it	ne
 800571a:	6059      	strne	r1, [r3, #4]
 800571c:	6863      	ldr	r3, [r4, #4]
 800571e:	bf08      	it	eq
 8005720:	f8c8 1000 	streq.w	r1, [r8]
 8005724:	5162      	str	r2, [r4, r5]
 8005726:	604b      	str	r3, [r1, #4]
 8005728:	4630      	mov	r0, r6
 800572a:	f000 f82f 	bl	800578c <__malloc_unlock>
 800572e:	f104 000b 	add.w	r0, r4, #11
 8005732:	1d23      	adds	r3, r4, #4
 8005734:	f020 0007 	bic.w	r0, r0, #7
 8005738:	1ac2      	subs	r2, r0, r3
 800573a:	bf1c      	itt	ne
 800573c:	1a1b      	subne	r3, r3, r0
 800573e:	50a3      	strne	r3, [r4, r2]
 8005740:	e7af      	b.n	80056a2 <_malloc_r+0x22>
 8005742:	6862      	ldr	r2, [r4, #4]
 8005744:	42a3      	cmp	r3, r4
 8005746:	bf0c      	ite	eq
 8005748:	f8c8 2000 	streq.w	r2, [r8]
 800574c:	605a      	strne	r2, [r3, #4]
 800574e:	e7eb      	b.n	8005728 <_malloc_r+0xa8>
 8005750:	4623      	mov	r3, r4
 8005752:	6864      	ldr	r4, [r4, #4]
 8005754:	e7ae      	b.n	80056b4 <_malloc_r+0x34>
 8005756:	463c      	mov	r4, r7
 8005758:	687f      	ldr	r7, [r7, #4]
 800575a:	e7b6      	b.n	80056ca <_malloc_r+0x4a>
 800575c:	461a      	mov	r2, r3
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	42a3      	cmp	r3, r4
 8005762:	d1fb      	bne.n	800575c <_malloc_r+0xdc>
 8005764:	2300      	movs	r3, #0
 8005766:	6053      	str	r3, [r2, #4]
 8005768:	e7de      	b.n	8005728 <_malloc_r+0xa8>
 800576a:	230c      	movs	r3, #12
 800576c:	6033      	str	r3, [r6, #0]
 800576e:	4630      	mov	r0, r6
 8005770:	f000 f80c 	bl	800578c <__malloc_unlock>
 8005774:	e794      	b.n	80056a0 <_malloc_r+0x20>
 8005776:	6005      	str	r5, [r0, #0]
 8005778:	e7d6      	b.n	8005728 <_malloc_r+0xa8>
 800577a:	bf00      	nop
 800577c:	200042e4 	.word	0x200042e4

08005780 <__malloc_lock>:
 8005780:	4801      	ldr	r0, [pc, #4]	@ (8005788 <__malloc_lock+0x8>)
 8005782:	f7ff bf0f 	b.w	80055a4 <__retarget_lock_acquire_recursive>
 8005786:	bf00      	nop
 8005788:	200042dc 	.word	0x200042dc

0800578c <__malloc_unlock>:
 800578c:	4801      	ldr	r0, [pc, #4]	@ (8005794 <__malloc_unlock+0x8>)
 800578e:	f7ff bf0a 	b.w	80055a6 <__retarget_lock_release_recursive>
 8005792:	bf00      	nop
 8005794:	200042dc 	.word	0x200042dc

08005798 <__ssputs_r>:
 8005798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800579c:	688e      	ldr	r6, [r1, #8]
 800579e:	461f      	mov	r7, r3
 80057a0:	42be      	cmp	r6, r7
 80057a2:	680b      	ldr	r3, [r1, #0]
 80057a4:	4682      	mov	sl, r0
 80057a6:	460c      	mov	r4, r1
 80057a8:	4690      	mov	r8, r2
 80057aa:	d82d      	bhi.n	8005808 <__ssputs_r+0x70>
 80057ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80057b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80057b4:	d026      	beq.n	8005804 <__ssputs_r+0x6c>
 80057b6:	6965      	ldr	r5, [r4, #20]
 80057b8:	6909      	ldr	r1, [r1, #16]
 80057ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80057be:	eba3 0901 	sub.w	r9, r3, r1
 80057c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80057c6:	1c7b      	adds	r3, r7, #1
 80057c8:	444b      	add	r3, r9
 80057ca:	106d      	asrs	r5, r5, #1
 80057cc:	429d      	cmp	r5, r3
 80057ce:	bf38      	it	cc
 80057d0:	461d      	movcc	r5, r3
 80057d2:	0553      	lsls	r3, r2, #21
 80057d4:	d527      	bpl.n	8005826 <__ssputs_r+0x8e>
 80057d6:	4629      	mov	r1, r5
 80057d8:	f7ff ff52 	bl	8005680 <_malloc_r>
 80057dc:	4606      	mov	r6, r0
 80057de:	b360      	cbz	r0, 800583a <__ssputs_r+0xa2>
 80057e0:	6921      	ldr	r1, [r4, #16]
 80057e2:	464a      	mov	r2, r9
 80057e4:	f000 fae8 	bl	8005db8 <memcpy>
 80057e8:	89a3      	ldrh	r3, [r4, #12]
 80057ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80057ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057f2:	81a3      	strh	r3, [r4, #12]
 80057f4:	6126      	str	r6, [r4, #16]
 80057f6:	6165      	str	r5, [r4, #20]
 80057f8:	444e      	add	r6, r9
 80057fa:	eba5 0509 	sub.w	r5, r5, r9
 80057fe:	6026      	str	r6, [r4, #0]
 8005800:	60a5      	str	r5, [r4, #8]
 8005802:	463e      	mov	r6, r7
 8005804:	42be      	cmp	r6, r7
 8005806:	d900      	bls.n	800580a <__ssputs_r+0x72>
 8005808:	463e      	mov	r6, r7
 800580a:	6820      	ldr	r0, [r4, #0]
 800580c:	4632      	mov	r2, r6
 800580e:	4641      	mov	r1, r8
 8005810:	f000 faa8 	bl	8005d64 <memmove>
 8005814:	68a3      	ldr	r3, [r4, #8]
 8005816:	1b9b      	subs	r3, r3, r6
 8005818:	60a3      	str	r3, [r4, #8]
 800581a:	6823      	ldr	r3, [r4, #0]
 800581c:	4433      	add	r3, r6
 800581e:	6023      	str	r3, [r4, #0]
 8005820:	2000      	movs	r0, #0
 8005822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005826:	462a      	mov	r2, r5
 8005828:	f000 fad4 	bl	8005dd4 <_realloc_r>
 800582c:	4606      	mov	r6, r0
 800582e:	2800      	cmp	r0, #0
 8005830:	d1e0      	bne.n	80057f4 <__ssputs_r+0x5c>
 8005832:	6921      	ldr	r1, [r4, #16]
 8005834:	4650      	mov	r0, sl
 8005836:	f7ff feb7 	bl	80055a8 <_free_r>
 800583a:	230c      	movs	r3, #12
 800583c:	f8ca 3000 	str.w	r3, [sl]
 8005840:	89a3      	ldrh	r3, [r4, #12]
 8005842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005846:	81a3      	strh	r3, [r4, #12]
 8005848:	f04f 30ff 	mov.w	r0, #4294967295
 800584c:	e7e9      	b.n	8005822 <__ssputs_r+0x8a>
	...

08005850 <_svfiprintf_r>:
 8005850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005854:	4698      	mov	r8, r3
 8005856:	898b      	ldrh	r3, [r1, #12]
 8005858:	061b      	lsls	r3, r3, #24
 800585a:	b09d      	sub	sp, #116	@ 0x74
 800585c:	4607      	mov	r7, r0
 800585e:	460d      	mov	r5, r1
 8005860:	4614      	mov	r4, r2
 8005862:	d510      	bpl.n	8005886 <_svfiprintf_r+0x36>
 8005864:	690b      	ldr	r3, [r1, #16]
 8005866:	b973      	cbnz	r3, 8005886 <_svfiprintf_r+0x36>
 8005868:	2140      	movs	r1, #64	@ 0x40
 800586a:	f7ff ff09 	bl	8005680 <_malloc_r>
 800586e:	6028      	str	r0, [r5, #0]
 8005870:	6128      	str	r0, [r5, #16]
 8005872:	b930      	cbnz	r0, 8005882 <_svfiprintf_r+0x32>
 8005874:	230c      	movs	r3, #12
 8005876:	603b      	str	r3, [r7, #0]
 8005878:	f04f 30ff 	mov.w	r0, #4294967295
 800587c:	b01d      	add	sp, #116	@ 0x74
 800587e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005882:	2340      	movs	r3, #64	@ 0x40
 8005884:	616b      	str	r3, [r5, #20]
 8005886:	2300      	movs	r3, #0
 8005888:	9309      	str	r3, [sp, #36]	@ 0x24
 800588a:	2320      	movs	r3, #32
 800588c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005890:	f8cd 800c 	str.w	r8, [sp, #12]
 8005894:	2330      	movs	r3, #48	@ 0x30
 8005896:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005a34 <_svfiprintf_r+0x1e4>
 800589a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800589e:	f04f 0901 	mov.w	r9, #1
 80058a2:	4623      	mov	r3, r4
 80058a4:	469a      	mov	sl, r3
 80058a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058aa:	b10a      	cbz	r2, 80058b0 <_svfiprintf_r+0x60>
 80058ac:	2a25      	cmp	r2, #37	@ 0x25
 80058ae:	d1f9      	bne.n	80058a4 <_svfiprintf_r+0x54>
 80058b0:	ebba 0b04 	subs.w	fp, sl, r4
 80058b4:	d00b      	beq.n	80058ce <_svfiprintf_r+0x7e>
 80058b6:	465b      	mov	r3, fp
 80058b8:	4622      	mov	r2, r4
 80058ba:	4629      	mov	r1, r5
 80058bc:	4638      	mov	r0, r7
 80058be:	f7ff ff6b 	bl	8005798 <__ssputs_r>
 80058c2:	3001      	adds	r0, #1
 80058c4:	f000 80a7 	beq.w	8005a16 <_svfiprintf_r+0x1c6>
 80058c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058ca:	445a      	add	r2, fp
 80058cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80058ce:	f89a 3000 	ldrb.w	r3, [sl]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	f000 809f 	beq.w	8005a16 <_svfiprintf_r+0x1c6>
 80058d8:	2300      	movs	r3, #0
 80058da:	f04f 32ff 	mov.w	r2, #4294967295
 80058de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058e2:	f10a 0a01 	add.w	sl, sl, #1
 80058e6:	9304      	str	r3, [sp, #16]
 80058e8:	9307      	str	r3, [sp, #28]
 80058ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80058ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80058f0:	4654      	mov	r4, sl
 80058f2:	2205      	movs	r2, #5
 80058f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058f8:	484e      	ldr	r0, [pc, #312]	@ (8005a34 <_svfiprintf_r+0x1e4>)
 80058fa:	f7fa fc91 	bl	8000220 <memchr>
 80058fe:	9a04      	ldr	r2, [sp, #16]
 8005900:	b9d8      	cbnz	r0, 800593a <_svfiprintf_r+0xea>
 8005902:	06d0      	lsls	r0, r2, #27
 8005904:	bf44      	itt	mi
 8005906:	2320      	movmi	r3, #32
 8005908:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800590c:	0711      	lsls	r1, r2, #28
 800590e:	bf44      	itt	mi
 8005910:	232b      	movmi	r3, #43	@ 0x2b
 8005912:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005916:	f89a 3000 	ldrb.w	r3, [sl]
 800591a:	2b2a      	cmp	r3, #42	@ 0x2a
 800591c:	d015      	beq.n	800594a <_svfiprintf_r+0xfa>
 800591e:	9a07      	ldr	r2, [sp, #28]
 8005920:	4654      	mov	r4, sl
 8005922:	2000      	movs	r0, #0
 8005924:	f04f 0c0a 	mov.w	ip, #10
 8005928:	4621      	mov	r1, r4
 800592a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800592e:	3b30      	subs	r3, #48	@ 0x30
 8005930:	2b09      	cmp	r3, #9
 8005932:	d94b      	bls.n	80059cc <_svfiprintf_r+0x17c>
 8005934:	b1b0      	cbz	r0, 8005964 <_svfiprintf_r+0x114>
 8005936:	9207      	str	r2, [sp, #28]
 8005938:	e014      	b.n	8005964 <_svfiprintf_r+0x114>
 800593a:	eba0 0308 	sub.w	r3, r0, r8
 800593e:	fa09 f303 	lsl.w	r3, r9, r3
 8005942:	4313      	orrs	r3, r2
 8005944:	9304      	str	r3, [sp, #16]
 8005946:	46a2      	mov	sl, r4
 8005948:	e7d2      	b.n	80058f0 <_svfiprintf_r+0xa0>
 800594a:	9b03      	ldr	r3, [sp, #12]
 800594c:	1d19      	adds	r1, r3, #4
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	9103      	str	r1, [sp, #12]
 8005952:	2b00      	cmp	r3, #0
 8005954:	bfbb      	ittet	lt
 8005956:	425b      	neglt	r3, r3
 8005958:	f042 0202 	orrlt.w	r2, r2, #2
 800595c:	9307      	strge	r3, [sp, #28]
 800595e:	9307      	strlt	r3, [sp, #28]
 8005960:	bfb8      	it	lt
 8005962:	9204      	strlt	r2, [sp, #16]
 8005964:	7823      	ldrb	r3, [r4, #0]
 8005966:	2b2e      	cmp	r3, #46	@ 0x2e
 8005968:	d10a      	bne.n	8005980 <_svfiprintf_r+0x130>
 800596a:	7863      	ldrb	r3, [r4, #1]
 800596c:	2b2a      	cmp	r3, #42	@ 0x2a
 800596e:	d132      	bne.n	80059d6 <_svfiprintf_r+0x186>
 8005970:	9b03      	ldr	r3, [sp, #12]
 8005972:	1d1a      	adds	r2, r3, #4
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	9203      	str	r2, [sp, #12]
 8005978:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800597c:	3402      	adds	r4, #2
 800597e:	9305      	str	r3, [sp, #20]
 8005980:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005a44 <_svfiprintf_r+0x1f4>
 8005984:	7821      	ldrb	r1, [r4, #0]
 8005986:	2203      	movs	r2, #3
 8005988:	4650      	mov	r0, sl
 800598a:	f7fa fc49 	bl	8000220 <memchr>
 800598e:	b138      	cbz	r0, 80059a0 <_svfiprintf_r+0x150>
 8005990:	9b04      	ldr	r3, [sp, #16]
 8005992:	eba0 000a 	sub.w	r0, r0, sl
 8005996:	2240      	movs	r2, #64	@ 0x40
 8005998:	4082      	lsls	r2, r0
 800599a:	4313      	orrs	r3, r2
 800599c:	3401      	adds	r4, #1
 800599e:	9304      	str	r3, [sp, #16]
 80059a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059a4:	4824      	ldr	r0, [pc, #144]	@ (8005a38 <_svfiprintf_r+0x1e8>)
 80059a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80059aa:	2206      	movs	r2, #6
 80059ac:	f7fa fc38 	bl	8000220 <memchr>
 80059b0:	2800      	cmp	r0, #0
 80059b2:	d036      	beq.n	8005a22 <_svfiprintf_r+0x1d2>
 80059b4:	4b21      	ldr	r3, [pc, #132]	@ (8005a3c <_svfiprintf_r+0x1ec>)
 80059b6:	bb1b      	cbnz	r3, 8005a00 <_svfiprintf_r+0x1b0>
 80059b8:	9b03      	ldr	r3, [sp, #12]
 80059ba:	3307      	adds	r3, #7
 80059bc:	f023 0307 	bic.w	r3, r3, #7
 80059c0:	3308      	adds	r3, #8
 80059c2:	9303      	str	r3, [sp, #12]
 80059c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059c6:	4433      	add	r3, r6
 80059c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80059ca:	e76a      	b.n	80058a2 <_svfiprintf_r+0x52>
 80059cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80059d0:	460c      	mov	r4, r1
 80059d2:	2001      	movs	r0, #1
 80059d4:	e7a8      	b.n	8005928 <_svfiprintf_r+0xd8>
 80059d6:	2300      	movs	r3, #0
 80059d8:	3401      	adds	r4, #1
 80059da:	9305      	str	r3, [sp, #20]
 80059dc:	4619      	mov	r1, r3
 80059de:	f04f 0c0a 	mov.w	ip, #10
 80059e2:	4620      	mov	r0, r4
 80059e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059e8:	3a30      	subs	r2, #48	@ 0x30
 80059ea:	2a09      	cmp	r2, #9
 80059ec:	d903      	bls.n	80059f6 <_svfiprintf_r+0x1a6>
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d0c6      	beq.n	8005980 <_svfiprintf_r+0x130>
 80059f2:	9105      	str	r1, [sp, #20]
 80059f4:	e7c4      	b.n	8005980 <_svfiprintf_r+0x130>
 80059f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80059fa:	4604      	mov	r4, r0
 80059fc:	2301      	movs	r3, #1
 80059fe:	e7f0      	b.n	80059e2 <_svfiprintf_r+0x192>
 8005a00:	ab03      	add	r3, sp, #12
 8005a02:	9300      	str	r3, [sp, #0]
 8005a04:	462a      	mov	r2, r5
 8005a06:	4b0e      	ldr	r3, [pc, #56]	@ (8005a40 <_svfiprintf_r+0x1f0>)
 8005a08:	a904      	add	r1, sp, #16
 8005a0a:	4638      	mov	r0, r7
 8005a0c:	f3af 8000 	nop.w
 8005a10:	1c42      	adds	r2, r0, #1
 8005a12:	4606      	mov	r6, r0
 8005a14:	d1d6      	bne.n	80059c4 <_svfiprintf_r+0x174>
 8005a16:	89ab      	ldrh	r3, [r5, #12]
 8005a18:	065b      	lsls	r3, r3, #25
 8005a1a:	f53f af2d 	bmi.w	8005878 <_svfiprintf_r+0x28>
 8005a1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a20:	e72c      	b.n	800587c <_svfiprintf_r+0x2c>
 8005a22:	ab03      	add	r3, sp, #12
 8005a24:	9300      	str	r3, [sp, #0]
 8005a26:	462a      	mov	r2, r5
 8005a28:	4b05      	ldr	r3, [pc, #20]	@ (8005a40 <_svfiprintf_r+0x1f0>)
 8005a2a:	a904      	add	r1, sp, #16
 8005a2c:	4638      	mov	r0, r7
 8005a2e:	f000 f879 	bl	8005b24 <_printf_i>
 8005a32:	e7ed      	b.n	8005a10 <_svfiprintf_r+0x1c0>
 8005a34:	08006f40 	.word	0x08006f40
 8005a38:	08006f4a 	.word	0x08006f4a
 8005a3c:	00000000 	.word	0x00000000
 8005a40:	08005799 	.word	0x08005799
 8005a44:	08006f46 	.word	0x08006f46

08005a48 <_printf_common>:
 8005a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a4c:	4616      	mov	r6, r2
 8005a4e:	4698      	mov	r8, r3
 8005a50:	688a      	ldr	r2, [r1, #8]
 8005a52:	690b      	ldr	r3, [r1, #16]
 8005a54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	bfb8      	it	lt
 8005a5c:	4613      	movlt	r3, r2
 8005a5e:	6033      	str	r3, [r6, #0]
 8005a60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a64:	4607      	mov	r7, r0
 8005a66:	460c      	mov	r4, r1
 8005a68:	b10a      	cbz	r2, 8005a6e <_printf_common+0x26>
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	6033      	str	r3, [r6, #0]
 8005a6e:	6823      	ldr	r3, [r4, #0]
 8005a70:	0699      	lsls	r1, r3, #26
 8005a72:	bf42      	ittt	mi
 8005a74:	6833      	ldrmi	r3, [r6, #0]
 8005a76:	3302      	addmi	r3, #2
 8005a78:	6033      	strmi	r3, [r6, #0]
 8005a7a:	6825      	ldr	r5, [r4, #0]
 8005a7c:	f015 0506 	ands.w	r5, r5, #6
 8005a80:	d106      	bne.n	8005a90 <_printf_common+0x48>
 8005a82:	f104 0a19 	add.w	sl, r4, #25
 8005a86:	68e3      	ldr	r3, [r4, #12]
 8005a88:	6832      	ldr	r2, [r6, #0]
 8005a8a:	1a9b      	subs	r3, r3, r2
 8005a8c:	42ab      	cmp	r3, r5
 8005a8e:	dc26      	bgt.n	8005ade <_printf_common+0x96>
 8005a90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005a94:	6822      	ldr	r2, [r4, #0]
 8005a96:	3b00      	subs	r3, #0
 8005a98:	bf18      	it	ne
 8005a9a:	2301      	movne	r3, #1
 8005a9c:	0692      	lsls	r2, r2, #26
 8005a9e:	d42b      	bmi.n	8005af8 <_printf_common+0xb0>
 8005aa0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005aa4:	4641      	mov	r1, r8
 8005aa6:	4638      	mov	r0, r7
 8005aa8:	47c8      	blx	r9
 8005aaa:	3001      	adds	r0, #1
 8005aac:	d01e      	beq.n	8005aec <_printf_common+0xa4>
 8005aae:	6823      	ldr	r3, [r4, #0]
 8005ab0:	6922      	ldr	r2, [r4, #16]
 8005ab2:	f003 0306 	and.w	r3, r3, #6
 8005ab6:	2b04      	cmp	r3, #4
 8005ab8:	bf02      	ittt	eq
 8005aba:	68e5      	ldreq	r5, [r4, #12]
 8005abc:	6833      	ldreq	r3, [r6, #0]
 8005abe:	1aed      	subeq	r5, r5, r3
 8005ac0:	68a3      	ldr	r3, [r4, #8]
 8005ac2:	bf0c      	ite	eq
 8005ac4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ac8:	2500      	movne	r5, #0
 8005aca:	4293      	cmp	r3, r2
 8005acc:	bfc4      	itt	gt
 8005ace:	1a9b      	subgt	r3, r3, r2
 8005ad0:	18ed      	addgt	r5, r5, r3
 8005ad2:	2600      	movs	r6, #0
 8005ad4:	341a      	adds	r4, #26
 8005ad6:	42b5      	cmp	r5, r6
 8005ad8:	d11a      	bne.n	8005b10 <_printf_common+0xc8>
 8005ada:	2000      	movs	r0, #0
 8005adc:	e008      	b.n	8005af0 <_printf_common+0xa8>
 8005ade:	2301      	movs	r3, #1
 8005ae0:	4652      	mov	r2, sl
 8005ae2:	4641      	mov	r1, r8
 8005ae4:	4638      	mov	r0, r7
 8005ae6:	47c8      	blx	r9
 8005ae8:	3001      	adds	r0, #1
 8005aea:	d103      	bne.n	8005af4 <_printf_common+0xac>
 8005aec:	f04f 30ff 	mov.w	r0, #4294967295
 8005af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005af4:	3501      	adds	r5, #1
 8005af6:	e7c6      	b.n	8005a86 <_printf_common+0x3e>
 8005af8:	18e1      	adds	r1, r4, r3
 8005afa:	1c5a      	adds	r2, r3, #1
 8005afc:	2030      	movs	r0, #48	@ 0x30
 8005afe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b02:	4422      	add	r2, r4
 8005b04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b0c:	3302      	adds	r3, #2
 8005b0e:	e7c7      	b.n	8005aa0 <_printf_common+0x58>
 8005b10:	2301      	movs	r3, #1
 8005b12:	4622      	mov	r2, r4
 8005b14:	4641      	mov	r1, r8
 8005b16:	4638      	mov	r0, r7
 8005b18:	47c8      	blx	r9
 8005b1a:	3001      	adds	r0, #1
 8005b1c:	d0e6      	beq.n	8005aec <_printf_common+0xa4>
 8005b1e:	3601      	adds	r6, #1
 8005b20:	e7d9      	b.n	8005ad6 <_printf_common+0x8e>
	...

08005b24 <_printf_i>:
 8005b24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b28:	7e0f      	ldrb	r7, [r1, #24]
 8005b2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b2c:	2f78      	cmp	r7, #120	@ 0x78
 8005b2e:	4691      	mov	r9, r2
 8005b30:	4680      	mov	r8, r0
 8005b32:	460c      	mov	r4, r1
 8005b34:	469a      	mov	sl, r3
 8005b36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b3a:	d807      	bhi.n	8005b4c <_printf_i+0x28>
 8005b3c:	2f62      	cmp	r7, #98	@ 0x62
 8005b3e:	d80a      	bhi.n	8005b56 <_printf_i+0x32>
 8005b40:	2f00      	cmp	r7, #0
 8005b42:	f000 80d2 	beq.w	8005cea <_printf_i+0x1c6>
 8005b46:	2f58      	cmp	r7, #88	@ 0x58
 8005b48:	f000 80b9 	beq.w	8005cbe <_printf_i+0x19a>
 8005b4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b54:	e03a      	b.n	8005bcc <_printf_i+0xa8>
 8005b56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b5a:	2b15      	cmp	r3, #21
 8005b5c:	d8f6      	bhi.n	8005b4c <_printf_i+0x28>
 8005b5e:	a101      	add	r1, pc, #4	@ (adr r1, 8005b64 <_printf_i+0x40>)
 8005b60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b64:	08005bbd 	.word	0x08005bbd
 8005b68:	08005bd1 	.word	0x08005bd1
 8005b6c:	08005b4d 	.word	0x08005b4d
 8005b70:	08005b4d 	.word	0x08005b4d
 8005b74:	08005b4d 	.word	0x08005b4d
 8005b78:	08005b4d 	.word	0x08005b4d
 8005b7c:	08005bd1 	.word	0x08005bd1
 8005b80:	08005b4d 	.word	0x08005b4d
 8005b84:	08005b4d 	.word	0x08005b4d
 8005b88:	08005b4d 	.word	0x08005b4d
 8005b8c:	08005b4d 	.word	0x08005b4d
 8005b90:	08005cd1 	.word	0x08005cd1
 8005b94:	08005bfb 	.word	0x08005bfb
 8005b98:	08005c8b 	.word	0x08005c8b
 8005b9c:	08005b4d 	.word	0x08005b4d
 8005ba0:	08005b4d 	.word	0x08005b4d
 8005ba4:	08005cf3 	.word	0x08005cf3
 8005ba8:	08005b4d 	.word	0x08005b4d
 8005bac:	08005bfb 	.word	0x08005bfb
 8005bb0:	08005b4d 	.word	0x08005b4d
 8005bb4:	08005b4d 	.word	0x08005b4d
 8005bb8:	08005c93 	.word	0x08005c93
 8005bbc:	6833      	ldr	r3, [r6, #0]
 8005bbe:	1d1a      	adds	r2, r3, #4
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	6032      	str	r2, [r6, #0]
 8005bc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e09d      	b.n	8005d0c <_printf_i+0x1e8>
 8005bd0:	6833      	ldr	r3, [r6, #0]
 8005bd2:	6820      	ldr	r0, [r4, #0]
 8005bd4:	1d19      	adds	r1, r3, #4
 8005bd6:	6031      	str	r1, [r6, #0]
 8005bd8:	0606      	lsls	r6, r0, #24
 8005bda:	d501      	bpl.n	8005be0 <_printf_i+0xbc>
 8005bdc:	681d      	ldr	r5, [r3, #0]
 8005bde:	e003      	b.n	8005be8 <_printf_i+0xc4>
 8005be0:	0645      	lsls	r5, r0, #25
 8005be2:	d5fb      	bpl.n	8005bdc <_printf_i+0xb8>
 8005be4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005be8:	2d00      	cmp	r5, #0
 8005bea:	da03      	bge.n	8005bf4 <_printf_i+0xd0>
 8005bec:	232d      	movs	r3, #45	@ 0x2d
 8005bee:	426d      	negs	r5, r5
 8005bf0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bf4:	4859      	ldr	r0, [pc, #356]	@ (8005d5c <_printf_i+0x238>)
 8005bf6:	230a      	movs	r3, #10
 8005bf8:	e011      	b.n	8005c1e <_printf_i+0xfa>
 8005bfa:	6821      	ldr	r1, [r4, #0]
 8005bfc:	6833      	ldr	r3, [r6, #0]
 8005bfe:	0608      	lsls	r0, r1, #24
 8005c00:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c04:	d402      	bmi.n	8005c0c <_printf_i+0xe8>
 8005c06:	0649      	lsls	r1, r1, #25
 8005c08:	bf48      	it	mi
 8005c0a:	b2ad      	uxthmi	r5, r5
 8005c0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c0e:	4853      	ldr	r0, [pc, #332]	@ (8005d5c <_printf_i+0x238>)
 8005c10:	6033      	str	r3, [r6, #0]
 8005c12:	bf14      	ite	ne
 8005c14:	230a      	movne	r3, #10
 8005c16:	2308      	moveq	r3, #8
 8005c18:	2100      	movs	r1, #0
 8005c1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c1e:	6866      	ldr	r6, [r4, #4]
 8005c20:	60a6      	str	r6, [r4, #8]
 8005c22:	2e00      	cmp	r6, #0
 8005c24:	bfa2      	ittt	ge
 8005c26:	6821      	ldrge	r1, [r4, #0]
 8005c28:	f021 0104 	bicge.w	r1, r1, #4
 8005c2c:	6021      	strge	r1, [r4, #0]
 8005c2e:	b90d      	cbnz	r5, 8005c34 <_printf_i+0x110>
 8005c30:	2e00      	cmp	r6, #0
 8005c32:	d04b      	beq.n	8005ccc <_printf_i+0x1a8>
 8005c34:	4616      	mov	r6, r2
 8005c36:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c3a:	fb03 5711 	mls	r7, r3, r1, r5
 8005c3e:	5dc7      	ldrb	r7, [r0, r7]
 8005c40:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c44:	462f      	mov	r7, r5
 8005c46:	42bb      	cmp	r3, r7
 8005c48:	460d      	mov	r5, r1
 8005c4a:	d9f4      	bls.n	8005c36 <_printf_i+0x112>
 8005c4c:	2b08      	cmp	r3, #8
 8005c4e:	d10b      	bne.n	8005c68 <_printf_i+0x144>
 8005c50:	6823      	ldr	r3, [r4, #0]
 8005c52:	07df      	lsls	r7, r3, #31
 8005c54:	d508      	bpl.n	8005c68 <_printf_i+0x144>
 8005c56:	6923      	ldr	r3, [r4, #16]
 8005c58:	6861      	ldr	r1, [r4, #4]
 8005c5a:	4299      	cmp	r1, r3
 8005c5c:	bfde      	ittt	le
 8005c5e:	2330      	movle	r3, #48	@ 0x30
 8005c60:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c64:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c68:	1b92      	subs	r2, r2, r6
 8005c6a:	6122      	str	r2, [r4, #16]
 8005c6c:	f8cd a000 	str.w	sl, [sp]
 8005c70:	464b      	mov	r3, r9
 8005c72:	aa03      	add	r2, sp, #12
 8005c74:	4621      	mov	r1, r4
 8005c76:	4640      	mov	r0, r8
 8005c78:	f7ff fee6 	bl	8005a48 <_printf_common>
 8005c7c:	3001      	adds	r0, #1
 8005c7e:	d14a      	bne.n	8005d16 <_printf_i+0x1f2>
 8005c80:	f04f 30ff 	mov.w	r0, #4294967295
 8005c84:	b004      	add	sp, #16
 8005c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c8a:	6823      	ldr	r3, [r4, #0]
 8005c8c:	f043 0320 	orr.w	r3, r3, #32
 8005c90:	6023      	str	r3, [r4, #0]
 8005c92:	4833      	ldr	r0, [pc, #204]	@ (8005d60 <_printf_i+0x23c>)
 8005c94:	2778      	movs	r7, #120	@ 0x78
 8005c96:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005c9a:	6823      	ldr	r3, [r4, #0]
 8005c9c:	6831      	ldr	r1, [r6, #0]
 8005c9e:	061f      	lsls	r7, r3, #24
 8005ca0:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ca4:	d402      	bmi.n	8005cac <_printf_i+0x188>
 8005ca6:	065f      	lsls	r7, r3, #25
 8005ca8:	bf48      	it	mi
 8005caa:	b2ad      	uxthmi	r5, r5
 8005cac:	6031      	str	r1, [r6, #0]
 8005cae:	07d9      	lsls	r1, r3, #31
 8005cb0:	bf44      	itt	mi
 8005cb2:	f043 0320 	orrmi.w	r3, r3, #32
 8005cb6:	6023      	strmi	r3, [r4, #0]
 8005cb8:	b11d      	cbz	r5, 8005cc2 <_printf_i+0x19e>
 8005cba:	2310      	movs	r3, #16
 8005cbc:	e7ac      	b.n	8005c18 <_printf_i+0xf4>
 8005cbe:	4827      	ldr	r0, [pc, #156]	@ (8005d5c <_printf_i+0x238>)
 8005cc0:	e7e9      	b.n	8005c96 <_printf_i+0x172>
 8005cc2:	6823      	ldr	r3, [r4, #0]
 8005cc4:	f023 0320 	bic.w	r3, r3, #32
 8005cc8:	6023      	str	r3, [r4, #0]
 8005cca:	e7f6      	b.n	8005cba <_printf_i+0x196>
 8005ccc:	4616      	mov	r6, r2
 8005cce:	e7bd      	b.n	8005c4c <_printf_i+0x128>
 8005cd0:	6833      	ldr	r3, [r6, #0]
 8005cd2:	6825      	ldr	r5, [r4, #0]
 8005cd4:	6961      	ldr	r1, [r4, #20]
 8005cd6:	1d18      	adds	r0, r3, #4
 8005cd8:	6030      	str	r0, [r6, #0]
 8005cda:	062e      	lsls	r6, r5, #24
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	d501      	bpl.n	8005ce4 <_printf_i+0x1c0>
 8005ce0:	6019      	str	r1, [r3, #0]
 8005ce2:	e002      	b.n	8005cea <_printf_i+0x1c6>
 8005ce4:	0668      	lsls	r0, r5, #25
 8005ce6:	d5fb      	bpl.n	8005ce0 <_printf_i+0x1bc>
 8005ce8:	8019      	strh	r1, [r3, #0]
 8005cea:	2300      	movs	r3, #0
 8005cec:	6123      	str	r3, [r4, #16]
 8005cee:	4616      	mov	r6, r2
 8005cf0:	e7bc      	b.n	8005c6c <_printf_i+0x148>
 8005cf2:	6833      	ldr	r3, [r6, #0]
 8005cf4:	1d1a      	adds	r2, r3, #4
 8005cf6:	6032      	str	r2, [r6, #0]
 8005cf8:	681e      	ldr	r6, [r3, #0]
 8005cfa:	6862      	ldr	r2, [r4, #4]
 8005cfc:	2100      	movs	r1, #0
 8005cfe:	4630      	mov	r0, r6
 8005d00:	f7fa fa8e 	bl	8000220 <memchr>
 8005d04:	b108      	cbz	r0, 8005d0a <_printf_i+0x1e6>
 8005d06:	1b80      	subs	r0, r0, r6
 8005d08:	6060      	str	r0, [r4, #4]
 8005d0a:	6863      	ldr	r3, [r4, #4]
 8005d0c:	6123      	str	r3, [r4, #16]
 8005d0e:	2300      	movs	r3, #0
 8005d10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d14:	e7aa      	b.n	8005c6c <_printf_i+0x148>
 8005d16:	6923      	ldr	r3, [r4, #16]
 8005d18:	4632      	mov	r2, r6
 8005d1a:	4649      	mov	r1, r9
 8005d1c:	4640      	mov	r0, r8
 8005d1e:	47d0      	blx	sl
 8005d20:	3001      	adds	r0, #1
 8005d22:	d0ad      	beq.n	8005c80 <_printf_i+0x15c>
 8005d24:	6823      	ldr	r3, [r4, #0]
 8005d26:	079b      	lsls	r3, r3, #30
 8005d28:	d413      	bmi.n	8005d52 <_printf_i+0x22e>
 8005d2a:	68e0      	ldr	r0, [r4, #12]
 8005d2c:	9b03      	ldr	r3, [sp, #12]
 8005d2e:	4298      	cmp	r0, r3
 8005d30:	bfb8      	it	lt
 8005d32:	4618      	movlt	r0, r3
 8005d34:	e7a6      	b.n	8005c84 <_printf_i+0x160>
 8005d36:	2301      	movs	r3, #1
 8005d38:	4632      	mov	r2, r6
 8005d3a:	4649      	mov	r1, r9
 8005d3c:	4640      	mov	r0, r8
 8005d3e:	47d0      	blx	sl
 8005d40:	3001      	adds	r0, #1
 8005d42:	d09d      	beq.n	8005c80 <_printf_i+0x15c>
 8005d44:	3501      	adds	r5, #1
 8005d46:	68e3      	ldr	r3, [r4, #12]
 8005d48:	9903      	ldr	r1, [sp, #12]
 8005d4a:	1a5b      	subs	r3, r3, r1
 8005d4c:	42ab      	cmp	r3, r5
 8005d4e:	dcf2      	bgt.n	8005d36 <_printf_i+0x212>
 8005d50:	e7eb      	b.n	8005d2a <_printf_i+0x206>
 8005d52:	2500      	movs	r5, #0
 8005d54:	f104 0619 	add.w	r6, r4, #25
 8005d58:	e7f5      	b.n	8005d46 <_printf_i+0x222>
 8005d5a:	bf00      	nop
 8005d5c:	08006f51 	.word	0x08006f51
 8005d60:	08006f62 	.word	0x08006f62

08005d64 <memmove>:
 8005d64:	4288      	cmp	r0, r1
 8005d66:	b510      	push	{r4, lr}
 8005d68:	eb01 0402 	add.w	r4, r1, r2
 8005d6c:	d902      	bls.n	8005d74 <memmove+0x10>
 8005d6e:	4284      	cmp	r4, r0
 8005d70:	4623      	mov	r3, r4
 8005d72:	d807      	bhi.n	8005d84 <memmove+0x20>
 8005d74:	1e43      	subs	r3, r0, #1
 8005d76:	42a1      	cmp	r1, r4
 8005d78:	d008      	beq.n	8005d8c <memmove+0x28>
 8005d7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005d82:	e7f8      	b.n	8005d76 <memmove+0x12>
 8005d84:	4402      	add	r2, r0
 8005d86:	4601      	mov	r1, r0
 8005d88:	428a      	cmp	r2, r1
 8005d8a:	d100      	bne.n	8005d8e <memmove+0x2a>
 8005d8c:	bd10      	pop	{r4, pc}
 8005d8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005d96:	e7f7      	b.n	8005d88 <memmove+0x24>

08005d98 <_sbrk_r>:
 8005d98:	b538      	push	{r3, r4, r5, lr}
 8005d9a:	4d06      	ldr	r5, [pc, #24]	@ (8005db4 <_sbrk_r+0x1c>)
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	4604      	mov	r4, r0
 8005da0:	4608      	mov	r0, r1
 8005da2:	602b      	str	r3, [r5, #0]
 8005da4:	f7fb ffcc 	bl	8001d40 <_sbrk>
 8005da8:	1c43      	adds	r3, r0, #1
 8005daa:	d102      	bne.n	8005db2 <_sbrk_r+0x1a>
 8005dac:	682b      	ldr	r3, [r5, #0]
 8005dae:	b103      	cbz	r3, 8005db2 <_sbrk_r+0x1a>
 8005db0:	6023      	str	r3, [r4, #0]
 8005db2:	bd38      	pop	{r3, r4, r5, pc}
 8005db4:	200042d8 	.word	0x200042d8

08005db8 <memcpy>:
 8005db8:	440a      	add	r2, r1
 8005dba:	4291      	cmp	r1, r2
 8005dbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8005dc0:	d100      	bne.n	8005dc4 <memcpy+0xc>
 8005dc2:	4770      	bx	lr
 8005dc4:	b510      	push	{r4, lr}
 8005dc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005dca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005dce:	4291      	cmp	r1, r2
 8005dd0:	d1f9      	bne.n	8005dc6 <memcpy+0xe>
 8005dd2:	bd10      	pop	{r4, pc}

08005dd4 <_realloc_r>:
 8005dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dd8:	4680      	mov	r8, r0
 8005dda:	4615      	mov	r5, r2
 8005ddc:	460c      	mov	r4, r1
 8005dde:	b921      	cbnz	r1, 8005dea <_realloc_r+0x16>
 8005de0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005de4:	4611      	mov	r1, r2
 8005de6:	f7ff bc4b 	b.w	8005680 <_malloc_r>
 8005dea:	b92a      	cbnz	r2, 8005df8 <_realloc_r+0x24>
 8005dec:	f7ff fbdc 	bl	80055a8 <_free_r>
 8005df0:	2400      	movs	r4, #0
 8005df2:	4620      	mov	r0, r4
 8005df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005df8:	f000 f81a 	bl	8005e30 <_malloc_usable_size_r>
 8005dfc:	4285      	cmp	r5, r0
 8005dfe:	4606      	mov	r6, r0
 8005e00:	d802      	bhi.n	8005e08 <_realloc_r+0x34>
 8005e02:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005e06:	d8f4      	bhi.n	8005df2 <_realloc_r+0x1e>
 8005e08:	4629      	mov	r1, r5
 8005e0a:	4640      	mov	r0, r8
 8005e0c:	f7ff fc38 	bl	8005680 <_malloc_r>
 8005e10:	4607      	mov	r7, r0
 8005e12:	2800      	cmp	r0, #0
 8005e14:	d0ec      	beq.n	8005df0 <_realloc_r+0x1c>
 8005e16:	42b5      	cmp	r5, r6
 8005e18:	462a      	mov	r2, r5
 8005e1a:	4621      	mov	r1, r4
 8005e1c:	bf28      	it	cs
 8005e1e:	4632      	movcs	r2, r6
 8005e20:	f7ff ffca 	bl	8005db8 <memcpy>
 8005e24:	4621      	mov	r1, r4
 8005e26:	4640      	mov	r0, r8
 8005e28:	f7ff fbbe 	bl	80055a8 <_free_r>
 8005e2c:	463c      	mov	r4, r7
 8005e2e:	e7e0      	b.n	8005df2 <_realloc_r+0x1e>

08005e30 <_malloc_usable_size_r>:
 8005e30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e34:	1f18      	subs	r0, r3, #4
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	bfbc      	itt	lt
 8005e3a:	580b      	ldrlt	r3, [r1, r0]
 8005e3c:	18c0      	addlt	r0, r0, r3
 8005e3e:	4770      	bx	lr

08005e40 <sin>:
 8005e40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005e42:	ec53 2b10 	vmov	r2, r3, d0
 8005e46:	4826      	ldr	r0, [pc, #152]	@ (8005ee0 <sin+0xa0>)
 8005e48:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005e4c:	4281      	cmp	r1, r0
 8005e4e:	d807      	bhi.n	8005e60 <sin+0x20>
 8005e50:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8005ed8 <sin+0x98>
 8005e54:	2000      	movs	r0, #0
 8005e56:	b005      	add	sp, #20
 8005e58:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e5c:	f000 b90c 	b.w	8006078 <__kernel_sin>
 8005e60:	4820      	ldr	r0, [pc, #128]	@ (8005ee4 <sin+0xa4>)
 8005e62:	4281      	cmp	r1, r0
 8005e64:	d908      	bls.n	8005e78 <sin+0x38>
 8005e66:	4610      	mov	r0, r2
 8005e68:	4619      	mov	r1, r3
 8005e6a:	f7fa fa2d 	bl	80002c8 <__aeabi_dsub>
 8005e6e:	ec41 0b10 	vmov	d0, r0, r1
 8005e72:	b005      	add	sp, #20
 8005e74:	f85d fb04 	ldr.w	pc, [sp], #4
 8005e78:	4668      	mov	r0, sp
 8005e7a:	f000 f9b9 	bl	80061f0 <__ieee754_rem_pio2>
 8005e7e:	f000 0003 	and.w	r0, r0, #3
 8005e82:	2801      	cmp	r0, #1
 8005e84:	d00c      	beq.n	8005ea0 <sin+0x60>
 8005e86:	2802      	cmp	r0, #2
 8005e88:	d011      	beq.n	8005eae <sin+0x6e>
 8005e8a:	b9e8      	cbnz	r0, 8005ec8 <sin+0x88>
 8005e8c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005e90:	ed9d 0b00 	vldr	d0, [sp]
 8005e94:	2001      	movs	r0, #1
 8005e96:	f000 f8ef 	bl	8006078 <__kernel_sin>
 8005e9a:	ec51 0b10 	vmov	r0, r1, d0
 8005e9e:	e7e6      	b.n	8005e6e <sin+0x2e>
 8005ea0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005ea4:	ed9d 0b00 	vldr	d0, [sp]
 8005ea8:	f000 f81e 	bl	8005ee8 <__kernel_cos>
 8005eac:	e7f5      	b.n	8005e9a <sin+0x5a>
 8005eae:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005eb2:	ed9d 0b00 	vldr	d0, [sp]
 8005eb6:	2001      	movs	r0, #1
 8005eb8:	f000 f8de 	bl	8006078 <__kernel_sin>
 8005ebc:	ec53 2b10 	vmov	r2, r3, d0
 8005ec0:	4610      	mov	r0, r2
 8005ec2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8005ec6:	e7d2      	b.n	8005e6e <sin+0x2e>
 8005ec8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005ecc:	ed9d 0b00 	vldr	d0, [sp]
 8005ed0:	f000 f80a 	bl	8005ee8 <__kernel_cos>
 8005ed4:	e7f2      	b.n	8005ebc <sin+0x7c>
 8005ed6:	bf00      	nop
	...
 8005ee0:	3fe921fb 	.word	0x3fe921fb
 8005ee4:	7fefffff 	.word	0x7fefffff

08005ee8 <__kernel_cos>:
 8005ee8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eec:	ec57 6b10 	vmov	r6, r7, d0
 8005ef0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8005ef4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8005ef8:	ed8d 1b00 	vstr	d1, [sp]
 8005efc:	d206      	bcs.n	8005f0c <__kernel_cos+0x24>
 8005efe:	4630      	mov	r0, r6
 8005f00:	4639      	mov	r1, r7
 8005f02:	f7fa fe33 	bl	8000b6c <__aeabi_d2iz>
 8005f06:	2800      	cmp	r0, #0
 8005f08:	f000 8088 	beq.w	800601c <__kernel_cos+0x134>
 8005f0c:	4632      	mov	r2, r6
 8005f0e:	463b      	mov	r3, r7
 8005f10:	4630      	mov	r0, r6
 8005f12:	4639      	mov	r1, r7
 8005f14:	f7fa fb90 	bl	8000638 <__aeabi_dmul>
 8005f18:	4b51      	ldr	r3, [pc, #324]	@ (8006060 <__kernel_cos+0x178>)
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	4604      	mov	r4, r0
 8005f1e:	460d      	mov	r5, r1
 8005f20:	f7fa fb8a 	bl	8000638 <__aeabi_dmul>
 8005f24:	a340      	add	r3, pc, #256	@ (adr r3, 8006028 <__kernel_cos+0x140>)
 8005f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2a:	4682      	mov	sl, r0
 8005f2c:	468b      	mov	fp, r1
 8005f2e:	4620      	mov	r0, r4
 8005f30:	4629      	mov	r1, r5
 8005f32:	f7fa fb81 	bl	8000638 <__aeabi_dmul>
 8005f36:	a33e      	add	r3, pc, #248	@ (adr r3, 8006030 <__kernel_cos+0x148>)
 8005f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f3c:	f7fa f9c6 	bl	80002cc <__adddf3>
 8005f40:	4622      	mov	r2, r4
 8005f42:	462b      	mov	r3, r5
 8005f44:	f7fa fb78 	bl	8000638 <__aeabi_dmul>
 8005f48:	a33b      	add	r3, pc, #236	@ (adr r3, 8006038 <__kernel_cos+0x150>)
 8005f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f4e:	f7fa f9bb 	bl	80002c8 <__aeabi_dsub>
 8005f52:	4622      	mov	r2, r4
 8005f54:	462b      	mov	r3, r5
 8005f56:	f7fa fb6f 	bl	8000638 <__aeabi_dmul>
 8005f5a:	a339      	add	r3, pc, #228	@ (adr r3, 8006040 <__kernel_cos+0x158>)
 8005f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f60:	f7fa f9b4 	bl	80002cc <__adddf3>
 8005f64:	4622      	mov	r2, r4
 8005f66:	462b      	mov	r3, r5
 8005f68:	f7fa fb66 	bl	8000638 <__aeabi_dmul>
 8005f6c:	a336      	add	r3, pc, #216	@ (adr r3, 8006048 <__kernel_cos+0x160>)
 8005f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f72:	f7fa f9a9 	bl	80002c8 <__aeabi_dsub>
 8005f76:	4622      	mov	r2, r4
 8005f78:	462b      	mov	r3, r5
 8005f7a:	f7fa fb5d 	bl	8000638 <__aeabi_dmul>
 8005f7e:	a334      	add	r3, pc, #208	@ (adr r3, 8006050 <__kernel_cos+0x168>)
 8005f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f84:	f7fa f9a2 	bl	80002cc <__adddf3>
 8005f88:	4622      	mov	r2, r4
 8005f8a:	462b      	mov	r3, r5
 8005f8c:	f7fa fb54 	bl	8000638 <__aeabi_dmul>
 8005f90:	4622      	mov	r2, r4
 8005f92:	462b      	mov	r3, r5
 8005f94:	f7fa fb50 	bl	8000638 <__aeabi_dmul>
 8005f98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005f9c:	4604      	mov	r4, r0
 8005f9e:	460d      	mov	r5, r1
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	4639      	mov	r1, r7
 8005fa4:	f7fa fb48 	bl	8000638 <__aeabi_dmul>
 8005fa8:	460b      	mov	r3, r1
 8005faa:	4602      	mov	r2, r0
 8005fac:	4629      	mov	r1, r5
 8005fae:	4620      	mov	r0, r4
 8005fb0:	f7fa f98a 	bl	80002c8 <__aeabi_dsub>
 8005fb4:	4b2b      	ldr	r3, [pc, #172]	@ (8006064 <__kernel_cos+0x17c>)
 8005fb6:	4598      	cmp	r8, r3
 8005fb8:	4606      	mov	r6, r0
 8005fba:	460f      	mov	r7, r1
 8005fbc:	d810      	bhi.n	8005fe0 <__kernel_cos+0xf8>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	4650      	mov	r0, sl
 8005fc4:	4659      	mov	r1, fp
 8005fc6:	f7fa f97f 	bl	80002c8 <__aeabi_dsub>
 8005fca:	460b      	mov	r3, r1
 8005fcc:	4926      	ldr	r1, [pc, #152]	@ (8006068 <__kernel_cos+0x180>)
 8005fce:	4602      	mov	r2, r0
 8005fd0:	2000      	movs	r0, #0
 8005fd2:	f7fa f979 	bl	80002c8 <__aeabi_dsub>
 8005fd6:	ec41 0b10 	vmov	d0, r0, r1
 8005fda:	b003      	add	sp, #12
 8005fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe0:	4b22      	ldr	r3, [pc, #136]	@ (800606c <__kernel_cos+0x184>)
 8005fe2:	4921      	ldr	r1, [pc, #132]	@ (8006068 <__kernel_cos+0x180>)
 8005fe4:	4598      	cmp	r8, r3
 8005fe6:	bf8c      	ite	hi
 8005fe8:	4d21      	ldrhi	r5, [pc, #132]	@ (8006070 <__kernel_cos+0x188>)
 8005fea:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8005fee:	2400      	movs	r4, #0
 8005ff0:	4622      	mov	r2, r4
 8005ff2:	462b      	mov	r3, r5
 8005ff4:	2000      	movs	r0, #0
 8005ff6:	f7fa f967 	bl	80002c8 <__aeabi_dsub>
 8005ffa:	4622      	mov	r2, r4
 8005ffc:	4680      	mov	r8, r0
 8005ffe:	4689      	mov	r9, r1
 8006000:	462b      	mov	r3, r5
 8006002:	4650      	mov	r0, sl
 8006004:	4659      	mov	r1, fp
 8006006:	f7fa f95f 	bl	80002c8 <__aeabi_dsub>
 800600a:	4632      	mov	r2, r6
 800600c:	463b      	mov	r3, r7
 800600e:	f7fa f95b 	bl	80002c8 <__aeabi_dsub>
 8006012:	4602      	mov	r2, r0
 8006014:	460b      	mov	r3, r1
 8006016:	4640      	mov	r0, r8
 8006018:	4649      	mov	r1, r9
 800601a:	e7da      	b.n	8005fd2 <__kernel_cos+0xea>
 800601c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8006058 <__kernel_cos+0x170>
 8006020:	e7db      	b.n	8005fda <__kernel_cos+0xf2>
 8006022:	bf00      	nop
 8006024:	f3af 8000 	nop.w
 8006028:	be8838d4 	.word	0xbe8838d4
 800602c:	bda8fae9 	.word	0xbda8fae9
 8006030:	bdb4b1c4 	.word	0xbdb4b1c4
 8006034:	3e21ee9e 	.word	0x3e21ee9e
 8006038:	809c52ad 	.word	0x809c52ad
 800603c:	3e927e4f 	.word	0x3e927e4f
 8006040:	19cb1590 	.word	0x19cb1590
 8006044:	3efa01a0 	.word	0x3efa01a0
 8006048:	16c15177 	.word	0x16c15177
 800604c:	3f56c16c 	.word	0x3f56c16c
 8006050:	5555554c 	.word	0x5555554c
 8006054:	3fa55555 	.word	0x3fa55555
 8006058:	00000000 	.word	0x00000000
 800605c:	3ff00000 	.word	0x3ff00000
 8006060:	3fe00000 	.word	0x3fe00000
 8006064:	3fd33332 	.word	0x3fd33332
 8006068:	3ff00000 	.word	0x3ff00000
 800606c:	3fe90000 	.word	0x3fe90000
 8006070:	3fd20000 	.word	0x3fd20000
 8006074:	00000000 	.word	0x00000000

08006078 <__kernel_sin>:
 8006078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800607c:	ec55 4b10 	vmov	r4, r5, d0
 8006080:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8006084:	b085      	sub	sp, #20
 8006086:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800608a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800608e:	4680      	mov	r8, r0
 8006090:	d205      	bcs.n	800609e <__kernel_sin+0x26>
 8006092:	4620      	mov	r0, r4
 8006094:	4629      	mov	r1, r5
 8006096:	f7fa fd69 	bl	8000b6c <__aeabi_d2iz>
 800609a:	2800      	cmp	r0, #0
 800609c:	d052      	beq.n	8006144 <__kernel_sin+0xcc>
 800609e:	4622      	mov	r2, r4
 80060a0:	462b      	mov	r3, r5
 80060a2:	4620      	mov	r0, r4
 80060a4:	4629      	mov	r1, r5
 80060a6:	f7fa fac7 	bl	8000638 <__aeabi_dmul>
 80060aa:	4682      	mov	sl, r0
 80060ac:	468b      	mov	fp, r1
 80060ae:	4602      	mov	r2, r0
 80060b0:	460b      	mov	r3, r1
 80060b2:	4620      	mov	r0, r4
 80060b4:	4629      	mov	r1, r5
 80060b6:	f7fa fabf 	bl	8000638 <__aeabi_dmul>
 80060ba:	a342      	add	r3, pc, #264	@ (adr r3, 80061c4 <__kernel_sin+0x14c>)
 80060bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c0:	e9cd 0100 	strd	r0, r1, [sp]
 80060c4:	4650      	mov	r0, sl
 80060c6:	4659      	mov	r1, fp
 80060c8:	f7fa fab6 	bl	8000638 <__aeabi_dmul>
 80060cc:	a33f      	add	r3, pc, #252	@ (adr r3, 80061cc <__kernel_sin+0x154>)
 80060ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d2:	f7fa f8f9 	bl	80002c8 <__aeabi_dsub>
 80060d6:	4652      	mov	r2, sl
 80060d8:	465b      	mov	r3, fp
 80060da:	f7fa faad 	bl	8000638 <__aeabi_dmul>
 80060de:	a33d      	add	r3, pc, #244	@ (adr r3, 80061d4 <__kernel_sin+0x15c>)
 80060e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e4:	f7fa f8f2 	bl	80002cc <__adddf3>
 80060e8:	4652      	mov	r2, sl
 80060ea:	465b      	mov	r3, fp
 80060ec:	f7fa faa4 	bl	8000638 <__aeabi_dmul>
 80060f0:	a33a      	add	r3, pc, #232	@ (adr r3, 80061dc <__kernel_sin+0x164>)
 80060f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f6:	f7fa f8e7 	bl	80002c8 <__aeabi_dsub>
 80060fa:	4652      	mov	r2, sl
 80060fc:	465b      	mov	r3, fp
 80060fe:	f7fa fa9b 	bl	8000638 <__aeabi_dmul>
 8006102:	a338      	add	r3, pc, #224	@ (adr r3, 80061e4 <__kernel_sin+0x16c>)
 8006104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006108:	f7fa f8e0 	bl	80002cc <__adddf3>
 800610c:	4606      	mov	r6, r0
 800610e:	460f      	mov	r7, r1
 8006110:	f1b8 0f00 	cmp.w	r8, #0
 8006114:	d11b      	bne.n	800614e <__kernel_sin+0xd6>
 8006116:	4602      	mov	r2, r0
 8006118:	460b      	mov	r3, r1
 800611a:	4650      	mov	r0, sl
 800611c:	4659      	mov	r1, fp
 800611e:	f7fa fa8b 	bl	8000638 <__aeabi_dmul>
 8006122:	a325      	add	r3, pc, #148	@ (adr r3, 80061b8 <__kernel_sin+0x140>)
 8006124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006128:	f7fa f8ce 	bl	80002c8 <__aeabi_dsub>
 800612c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006130:	f7fa fa82 	bl	8000638 <__aeabi_dmul>
 8006134:	4602      	mov	r2, r0
 8006136:	460b      	mov	r3, r1
 8006138:	4620      	mov	r0, r4
 800613a:	4629      	mov	r1, r5
 800613c:	f7fa f8c6 	bl	80002cc <__adddf3>
 8006140:	4604      	mov	r4, r0
 8006142:	460d      	mov	r5, r1
 8006144:	ec45 4b10 	vmov	d0, r4, r5
 8006148:	b005      	add	sp, #20
 800614a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800614e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006152:	4b1b      	ldr	r3, [pc, #108]	@ (80061c0 <__kernel_sin+0x148>)
 8006154:	2200      	movs	r2, #0
 8006156:	f7fa fa6f 	bl	8000638 <__aeabi_dmul>
 800615a:	4632      	mov	r2, r6
 800615c:	4680      	mov	r8, r0
 800615e:	4689      	mov	r9, r1
 8006160:	463b      	mov	r3, r7
 8006162:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006166:	f7fa fa67 	bl	8000638 <__aeabi_dmul>
 800616a:	4602      	mov	r2, r0
 800616c:	460b      	mov	r3, r1
 800616e:	4640      	mov	r0, r8
 8006170:	4649      	mov	r1, r9
 8006172:	f7fa f8a9 	bl	80002c8 <__aeabi_dsub>
 8006176:	4652      	mov	r2, sl
 8006178:	465b      	mov	r3, fp
 800617a:	f7fa fa5d 	bl	8000638 <__aeabi_dmul>
 800617e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006182:	f7fa f8a1 	bl	80002c8 <__aeabi_dsub>
 8006186:	a30c      	add	r3, pc, #48	@ (adr r3, 80061b8 <__kernel_sin+0x140>)
 8006188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618c:	4606      	mov	r6, r0
 800618e:	460f      	mov	r7, r1
 8006190:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006194:	f7fa fa50 	bl	8000638 <__aeabi_dmul>
 8006198:	4602      	mov	r2, r0
 800619a:	460b      	mov	r3, r1
 800619c:	4630      	mov	r0, r6
 800619e:	4639      	mov	r1, r7
 80061a0:	f7fa f894 	bl	80002cc <__adddf3>
 80061a4:	4602      	mov	r2, r0
 80061a6:	460b      	mov	r3, r1
 80061a8:	4620      	mov	r0, r4
 80061aa:	4629      	mov	r1, r5
 80061ac:	f7fa f88c 	bl	80002c8 <__aeabi_dsub>
 80061b0:	e7c6      	b.n	8006140 <__kernel_sin+0xc8>
 80061b2:	bf00      	nop
 80061b4:	f3af 8000 	nop.w
 80061b8:	55555549 	.word	0x55555549
 80061bc:	3fc55555 	.word	0x3fc55555
 80061c0:	3fe00000 	.word	0x3fe00000
 80061c4:	5acfd57c 	.word	0x5acfd57c
 80061c8:	3de5d93a 	.word	0x3de5d93a
 80061cc:	8a2b9ceb 	.word	0x8a2b9ceb
 80061d0:	3e5ae5e6 	.word	0x3e5ae5e6
 80061d4:	57b1fe7d 	.word	0x57b1fe7d
 80061d8:	3ec71de3 	.word	0x3ec71de3
 80061dc:	19c161d5 	.word	0x19c161d5
 80061e0:	3f2a01a0 	.word	0x3f2a01a0
 80061e4:	1110f8a6 	.word	0x1110f8a6
 80061e8:	3f811111 	.word	0x3f811111
 80061ec:	00000000 	.word	0x00000000

080061f0 <__ieee754_rem_pio2>:
 80061f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f4:	ec57 6b10 	vmov	r6, r7, d0
 80061f8:	4bc5      	ldr	r3, [pc, #788]	@ (8006510 <__ieee754_rem_pio2+0x320>)
 80061fa:	b08d      	sub	sp, #52	@ 0x34
 80061fc:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8006200:	4598      	cmp	r8, r3
 8006202:	4604      	mov	r4, r0
 8006204:	9704      	str	r7, [sp, #16]
 8006206:	d807      	bhi.n	8006218 <__ieee754_rem_pio2+0x28>
 8006208:	2200      	movs	r2, #0
 800620a:	2300      	movs	r3, #0
 800620c:	ed80 0b00 	vstr	d0, [r0]
 8006210:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006214:	2500      	movs	r5, #0
 8006216:	e028      	b.n	800626a <__ieee754_rem_pio2+0x7a>
 8006218:	4bbe      	ldr	r3, [pc, #760]	@ (8006514 <__ieee754_rem_pio2+0x324>)
 800621a:	4598      	cmp	r8, r3
 800621c:	d878      	bhi.n	8006310 <__ieee754_rem_pio2+0x120>
 800621e:	9b04      	ldr	r3, [sp, #16]
 8006220:	4dbd      	ldr	r5, [pc, #756]	@ (8006518 <__ieee754_rem_pio2+0x328>)
 8006222:	2b00      	cmp	r3, #0
 8006224:	4630      	mov	r0, r6
 8006226:	a3ac      	add	r3, pc, #688	@ (adr r3, 80064d8 <__ieee754_rem_pio2+0x2e8>)
 8006228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800622c:	4639      	mov	r1, r7
 800622e:	dd38      	ble.n	80062a2 <__ieee754_rem_pio2+0xb2>
 8006230:	f7fa f84a 	bl	80002c8 <__aeabi_dsub>
 8006234:	45a8      	cmp	r8, r5
 8006236:	4606      	mov	r6, r0
 8006238:	460f      	mov	r7, r1
 800623a:	d01a      	beq.n	8006272 <__ieee754_rem_pio2+0x82>
 800623c:	a3a8      	add	r3, pc, #672	@ (adr r3, 80064e0 <__ieee754_rem_pio2+0x2f0>)
 800623e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006242:	f7fa f841 	bl	80002c8 <__aeabi_dsub>
 8006246:	4602      	mov	r2, r0
 8006248:	460b      	mov	r3, r1
 800624a:	4680      	mov	r8, r0
 800624c:	4689      	mov	r9, r1
 800624e:	4630      	mov	r0, r6
 8006250:	4639      	mov	r1, r7
 8006252:	f7fa f839 	bl	80002c8 <__aeabi_dsub>
 8006256:	a3a2      	add	r3, pc, #648	@ (adr r3, 80064e0 <__ieee754_rem_pio2+0x2f0>)
 8006258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800625c:	f7fa f834 	bl	80002c8 <__aeabi_dsub>
 8006260:	e9c4 8900 	strd	r8, r9, [r4]
 8006264:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006268:	2501      	movs	r5, #1
 800626a:	4628      	mov	r0, r5
 800626c:	b00d      	add	sp, #52	@ 0x34
 800626e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006272:	a39d      	add	r3, pc, #628	@ (adr r3, 80064e8 <__ieee754_rem_pio2+0x2f8>)
 8006274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006278:	f7fa f826 	bl	80002c8 <__aeabi_dsub>
 800627c:	a39c      	add	r3, pc, #624	@ (adr r3, 80064f0 <__ieee754_rem_pio2+0x300>)
 800627e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006282:	4606      	mov	r6, r0
 8006284:	460f      	mov	r7, r1
 8006286:	f7fa f81f 	bl	80002c8 <__aeabi_dsub>
 800628a:	4602      	mov	r2, r0
 800628c:	460b      	mov	r3, r1
 800628e:	4680      	mov	r8, r0
 8006290:	4689      	mov	r9, r1
 8006292:	4630      	mov	r0, r6
 8006294:	4639      	mov	r1, r7
 8006296:	f7fa f817 	bl	80002c8 <__aeabi_dsub>
 800629a:	a395      	add	r3, pc, #596	@ (adr r3, 80064f0 <__ieee754_rem_pio2+0x300>)
 800629c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a0:	e7dc      	b.n	800625c <__ieee754_rem_pio2+0x6c>
 80062a2:	f7fa f813 	bl	80002cc <__adddf3>
 80062a6:	45a8      	cmp	r8, r5
 80062a8:	4606      	mov	r6, r0
 80062aa:	460f      	mov	r7, r1
 80062ac:	d018      	beq.n	80062e0 <__ieee754_rem_pio2+0xf0>
 80062ae:	a38c      	add	r3, pc, #560	@ (adr r3, 80064e0 <__ieee754_rem_pio2+0x2f0>)
 80062b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b4:	f7fa f80a 	bl	80002cc <__adddf3>
 80062b8:	4602      	mov	r2, r0
 80062ba:	460b      	mov	r3, r1
 80062bc:	4680      	mov	r8, r0
 80062be:	4689      	mov	r9, r1
 80062c0:	4630      	mov	r0, r6
 80062c2:	4639      	mov	r1, r7
 80062c4:	f7fa f800 	bl	80002c8 <__aeabi_dsub>
 80062c8:	a385      	add	r3, pc, #532	@ (adr r3, 80064e0 <__ieee754_rem_pio2+0x2f0>)
 80062ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ce:	f7f9 fffd 	bl	80002cc <__adddf3>
 80062d2:	f04f 35ff 	mov.w	r5, #4294967295
 80062d6:	e9c4 8900 	strd	r8, r9, [r4]
 80062da:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80062de:	e7c4      	b.n	800626a <__ieee754_rem_pio2+0x7a>
 80062e0:	a381      	add	r3, pc, #516	@ (adr r3, 80064e8 <__ieee754_rem_pio2+0x2f8>)
 80062e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e6:	f7f9 fff1 	bl	80002cc <__adddf3>
 80062ea:	a381      	add	r3, pc, #516	@ (adr r3, 80064f0 <__ieee754_rem_pio2+0x300>)
 80062ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f0:	4606      	mov	r6, r0
 80062f2:	460f      	mov	r7, r1
 80062f4:	f7f9 ffea 	bl	80002cc <__adddf3>
 80062f8:	4602      	mov	r2, r0
 80062fa:	460b      	mov	r3, r1
 80062fc:	4680      	mov	r8, r0
 80062fe:	4689      	mov	r9, r1
 8006300:	4630      	mov	r0, r6
 8006302:	4639      	mov	r1, r7
 8006304:	f7f9 ffe0 	bl	80002c8 <__aeabi_dsub>
 8006308:	a379      	add	r3, pc, #484	@ (adr r3, 80064f0 <__ieee754_rem_pio2+0x300>)
 800630a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630e:	e7de      	b.n	80062ce <__ieee754_rem_pio2+0xde>
 8006310:	4b82      	ldr	r3, [pc, #520]	@ (800651c <__ieee754_rem_pio2+0x32c>)
 8006312:	4598      	cmp	r8, r3
 8006314:	f200 80d1 	bhi.w	80064ba <__ieee754_rem_pio2+0x2ca>
 8006318:	f000 f966 	bl	80065e8 <fabs>
 800631c:	ec57 6b10 	vmov	r6, r7, d0
 8006320:	a375      	add	r3, pc, #468	@ (adr r3, 80064f8 <__ieee754_rem_pio2+0x308>)
 8006322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006326:	4630      	mov	r0, r6
 8006328:	4639      	mov	r1, r7
 800632a:	f7fa f985 	bl	8000638 <__aeabi_dmul>
 800632e:	4b7c      	ldr	r3, [pc, #496]	@ (8006520 <__ieee754_rem_pio2+0x330>)
 8006330:	2200      	movs	r2, #0
 8006332:	f7f9 ffcb 	bl	80002cc <__adddf3>
 8006336:	f7fa fc19 	bl	8000b6c <__aeabi_d2iz>
 800633a:	4605      	mov	r5, r0
 800633c:	f7fa f912 	bl	8000564 <__aeabi_i2d>
 8006340:	4602      	mov	r2, r0
 8006342:	460b      	mov	r3, r1
 8006344:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006348:	a363      	add	r3, pc, #396	@ (adr r3, 80064d8 <__ieee754_rem_pio2+0x2e8>)
 800634a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800634e:	f7fa f973 	bl	8000638 <__aeabi_dmul>
 8006352:	4602      	mov	r2, r0
 8006354:	460b      	mov	r3, r1
 8006356:	4630      	mov	r0, r6
 8006358:	4639      	mov	r1, r7
 800635a:	f7f9 ffb5 	bl	80002c8 <__aeabi_dsub>
 800635e:	a360      	add	r3, pc, #384	@ (adr r3, 80064e0 <__ieee754_rem_pio2+0x2f0>)
 8006360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006364:	4682      	mov	sl, r0
 8006366:	468b      	mov	fp, r1
 8006368:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800636c:	f7fa f964 	bl	8000638 <__aeabi_dmul>
 8006370:	2d1f      	cmp	r5, #31
 8006372:	4606      	mov	r6, r0
 8006374:	460f      	mov	r7, r1
 8006376:	dc0c      	bgt.n	8006392 <__ieee754_rem_pio2+0x1a2>
 8006378:	4b6a      	ldr	r3, [pc, #424]	@ (8006524 <__ieee754_rem_pio2+0x334>)
 800637a:	1e6a      	subs	r2, r5, #1
 800637c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006380:	4543      	cmp	r3, r8
 8006382:	d006      	beq.n	8006392 <__ieee754_rem_pio2+0x1a2>
 8006384:	4632      	mov	r2, r6
 8006386:	463b      	mov	r3, r7
 8006388:	4650      	mov	r0, sl
 800638a:	4659      	mov	r1, fp
 800638c:	f7f9 ff9c 	bl	80002c8 <__aeabi_dsub>
 8006390:	e00e      	b.n	80063b0 <__ieee754_rem_pio2+0x1c0>
 8006392:	463b      	mov	r3, r7
 8006394:	4632      	mov	r2, r6
 8006396:	4650      	mov	r0, sl
 8006398:	4659      	mov	r1, fp
 800639a:	f7f9 ff95 	bl	80002c8 <__aeabi_dsub>
 800639e:	ea4f 5328 	mov.w	r3, r8, asr #20
 80063a2:	9305      	str	r3, [sp, #20]
 80063a4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80063a8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80063ac:	2b10      	cmp	r3, #16
 80063ae:	dc02      	bgt.n	80063b6 <__ieee754_rem_pio2+0x1c6>
 80063b0:	e9c4 0100 	strd	r0, r1, [r4]
 80063b4:	e039      	b.n	800642a <__ieee754_rem_pio2+0x23a>
 80063b6:	a34c      	add	r3, pc, #304	@ (adr r3, 80064e8 <__ieee754_rem_pio2+0x2f8>)
 80063b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063c0:	f7fa f93a 	bl	8000638 <__aeabi_dmul>
 80063c4:	4606      	mov	r6, r0
 80063c6:	460f      	mov	r7, r1
 80063c8:	4602      	mov	r2, r0
 80063ca:	460b      	mov	r3, r1
 80063cc:	4650      	mov	r0, sl
 80063ce:	4659      	mov	r1, fp
 80063d0:	f7f9 ff7a 	bl	80002c8 <__aeabi_dsub>
 80063d4:	4602      	mov	r2, r0
 80063d6:	460b      	mov	r3, r1
 80063d8:	4680      	mov	r8, r0
 80063da:	4689      	mov	r9, r1
 80063dc:	4650      	mov	r0, sl
 80063de:	4659      	mov	r1, fp
 80063e0:	f7f9 ff72 	bl	80002c8 <__aeabi_dsub>
 80063e4:	4632      	mov	r2, r6
 80063e6:	463b      	mov	r3, r7
 80063e8:	f7f9 ff6e 	bl	80002c8 <__aeabi_dsub>
 80063ec:	a340      	add	r3, pc, #256	@ (adr r3, 80064f0 <__ieee754_rem_pio2+0x300>)
 80063ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f2:	4606      	mov	r6, r0
 80063f4:	460f      	mov	r7, r1
 80063f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80063fa:	f7fa f91d 	bl	8000638 <__aeabi_dmul>
 80063fe:	4632      	mov	r2, r6
 8006400:	463b      	mov	r3, r7
 8006402:	f7f9 ff61 	bl	80002c8 <__aeabi_dsub>
 8006406:	4602      	mov	r2, r0
 8006408:	460b      	mov	r3, r1
 800640a:	4606      	mov	r6, r0
 800640c:	460f      	mov	r7, r1
 800640e:	4640      	mov	r0, r8
 8006410:	4649      	mov	r1, r9
 8006412:	f7f9 ff59 	bl	80002c8 <__aeabi_dsub>
 8006416:	9a05      	ldr	r2, [sp, #20]
 8006418:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	2b31      	cmp	r3, #49	@ 0x31
 8006420:	dc20      	bgt.n	8006464 <__ieee754_rem_pio2+0x274>
 8006422:	e9c4 0100 	strd	r0, r1, [r4]
 8006426:	46c2      	mov	sl, r8
 8006428:	46cb      	mov	fp, r9
 800642a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800642e:	4650      	mov	r0, sl
 8006430:	4642      	mov	r2, r8
 8006432:	464b      	mov	r3, r9
 8006434:	4659      	mov	r1, fp
 8006436:	f7f9 ff47 	bl	80002c8 <__aeabi_dsub>
 800643a:	463b      	mov	r3, r7
 800643c:	4632      	mov	r2, r6
 800643e:	f7f9 ff43 	bl	80002c8 <__aeabi_dsub>
 8006442:	9b04      	ldr	r3, [sp, #16]
 8006444:	2b00      	cmp	r3, #0
 8006446:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800644a:	f6bf af0e 	bge.w	800626a <__ieee754_rem_pio2+0x7a>
 800644e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8006452:	6063      	str	r3, [r4, #4]
 8006454:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006458:	f8c4 8000 	str.w	r8, [r4]
 800645c:	60a0      	str	r0, [r4, #8]
 800645e:	60e3      	str	r3, [r4, #12]
 8006460:	426d      	negs	r5, r5
 8006462:	e702      	b.n	800626a <__ieee754_rem_pio2+0x7a>
 8006464:	a326      	add	r3, pc, #152	@ (adr r3, 8006500 <__ieee754_rem_pio2+0x310>)
 8006466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800646a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800646e:	f7fa f8e3 	bl	8000638 <__aeabi_dmul>
 8006472:	4606      	mov	r6, r0
 8006474:	460f      	mov	r7, r1
 8006476:	4602      	mov	r2, r0
 8006478:	460b      	mov	r3, r1
 800647a:	4640      	mov	r0, r8
 800647c:	4649      	mov	r1, r9
 800647e:	f7f9 ff23 	bl	80002c8 <__aeabi_dsub>
 8006482:	4602      	mov	r2, r0
 8006484:	460b      	mov	r3, r1
 8006486:	4682      	mov	sl, r0
 8006488:	468b      	mov	fp, r1
 800648a:	4640      	mov	r0, r8
 800648c:	4649      	mov	r1, r9
 800648e:	f7f9 ff1b 	bl	80002c8 <__aeabi_dsub>
 8006492:	4632      	mov	r2, r6
 8006494:	463b      	mov	r3, r7
 8006496:	f7f9 ff17 	bl	80002c8 <__aeabi_dsub>
 800649a:	a31b      	add	r3, pc, #108	@ (adr r3, 8006508 <__ieee754_rem_pio2+0x318>)
 800649c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a0:	4606      	mov	r6, r0
 80064a2:	460f      	mov	r7, r1
 80064a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064a8:	f7fa f8c6 	bl	8000638 <__aeabi_dmul>
 80064ac:	4632      	mov	r2, r6
 80064ae:	463b      	mov	r3, r7
 80064b0:	f7f9 ff0a 	bl	80002c8 <__aeabi_dsub>
 80064b4:	4606      	mov	r6, r0
 80064b6:	460f      	mov	r7, r1
 80064b8:	e764      	b.n	8006384 <__ieee754_rem_pio2+0x194>
 80064ba:	4b1b      	ldr	r3, [pc, #108]	@ (8006528 <__ieee754_rem_pio2+0x338>)
 80064bc:	4598      	cmp	r8, r3
 80064be:	d935      	bls.n	800652c <__ieee754_rem_pio2+0x33c>
 80064c0:	4632      	mov	r2, r6
 80064c2:	463b      	mov	r3, r7
 80064c4:	4630      	mov	r0, r6
 80064c6:	4639      	mov	r1, r7
 80064c8:	f7f9 fefe 	bl	80002c8 <__aeabi_dsub>
 80064cc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80064d0:	e9c4 0100 	strd	r0, r1, [r4]
 80064d4:	e69e      	b.n	8006214 <__ieee754_rem_pio2+0x24>
 80064d6:	bf00      	nop
 80064d8:	54400000 	.word	0x54400000
 80064dc:	3ff921fb 	.word	0x3ff921fb
 80064e0:	1a626331 	.word	0x1a626331
 80064e4:	3dd0b461 	.word	0x3dd0b461
 80064e8:	1a600000 	.word	0x1a600000
 80064ec:	3dd0b461 	.word	0x3dd0b461
 80064f0:	2e037073 	.word	0x2e037073
 80064f4:	3ba3198a 	.word	0x3ba3198a
 80064f8:	6dc9c883 	.word	0x6dc9c883
 80064fc:	3fe45f30 	.word	0x3fe45f30
 8006500:	2e000000 	.word	0x2e000000
 8006504:	3ba3198a 	.word	0x3ba3198a
 8006508:	252049c1 	.word	0x252049c1
 800650c:	397b839a 	.word	0x397b839a
 8006510:	3fe921fb 	.word	0x3fe921fb
 8006514:	4002d97b 	.word	0x4002d97b
 8006518:	3ff921fb 	.word	0x3ff921fb
 800651c:	413921fb 	.word	0x413921fb
 8006520:	3fe00000 	.word	0x3fe00000
 8006524:	08006f74 	.word	0x08006f74
 8006528:	7fefffff 	.word	0x7fefffff
 800652c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8006530:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8006534:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8006538:	4630      	mov	r0, r6
 800653a:	460f      	mov	r7, r1
 800653c:	f7fa fb16 	bl	8000b6c <__aeabi_d2iz>
 8006540:	f7fa f810 	bl	8000564 <__aeabi_i2d>
 8006544:	4602      	mov	r2, r0
 8006546:	460b      	mov	r3, r1
 8006548:	4630      	mov	r0, r6
 800654a:	4639      	mov	r1, r7
 800654c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006550:	f7f9 feba 	bl	80002c8 <__aeabi_dsub>
 8006554:	4b22      	ldr	r3, [pc, #136]	@ (80065e0 <__ieee754_rem_pio2+0x3f0>)
 8006556:	2200      	movs	r2, #0
 8006558:	f7fa f86e 	bl	8000638 <__aeabi_dmul>
 800655c:	460f      	mov	r7, r1
 800655e:	4606      	mov	r6, r0
 8006560:	f7fa fb04 	bl	8000b6c <__aeabi_d2iz>
 8006564:	f7f9 fffe 	bl	8000564 <__aeabi_i2d>
 8006568:	4602      	mov	r2, r0
 800656a:	460b      	mov	r3, r1
 800656c:	4630      	mov	r0, r6
 800656e:	4639      	mov	r1, r7
 8006570:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006574:	f7f9 fea8 	bl	80002c8 <__aeabi_dsub>
 8006578:	4b19      	ldr	r3, [pc, #100]	@ (80065e0 <__ieee754_rem_pio2+0x3f0>)
 800657a:	2200      	movs	r2, #0
 800657c:	f7fa f85c 	bl	8000638 <__aeabi_dmul>
 8006580:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8006584:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8006588:	f04f 0803 	mov.w	r8, #3
 800658c:	2600      	movs	r6, #0
 800658e:	2700      	movs	r7, #0
 8006590:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8006594:	4632      	mov	r2, r6
 8006596:	463b      	mov	r3, r7
 8006598:	46c2      	mov	sl, r8
 800659a:	f108 38ff 	add.w	r8, r8, #4294967295
 800659e:	f7fa fab3 	bl	8000b08 <__aeabi_dcmpeq>
 80065a2:	2800      	cmp	r0, #0
 80065a4:	d1f4      	bne.n	8006590 <__ieee754_rem_pio2+0x3a0>
 80065a6:	4b0f      	ldr	r3, [pc, #60]	@ (80065e4 <__ieee754_rem_pio2+0x3f4>)
 80065a8:	9301      	str	r3, [sp, #4]
 80065aa:	2302      	movs	r3, #2
 80065ac:	9300      	str	r3, [sp, #0]
 80065ae:	462a      	mov	r2, r5
 80065b0:	4653      	mov	r3, sl
 80065b2:	4621      	mov	r1, r4
 80065b4:	a806      	add	r0, sp, #24
 80065b6:	f000 f81f 	bl	80065f8 <__kernel_rem_pio2>
 80065ba:	9b04      	ldr	r3, [sp, #16]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	4605      	mov	r5, r0
 80065c0:	f6bf ae53 	bge.w	800626a <__ieee754_rem_pio2+0x7a>
 80065c4:	e9d4 2100 	ldrd	r2, r1, [r4]
 80065c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80065cc:	e9c4 2300 	strd	r2, r3, [r4]
 80065d0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80065d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80065d8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80065dc:	e740      	b.n	8006460 <__ieee754_rem_pio2+0x270>
 80065de:	bf00      	nop
 80065e0:	41700000 	.word	0x41700000
 80065e4:	08006ff4 	.word	0x08006ff4

080065e8 <fabs>:
 80065e8:	ec51 0b10 	vmov	r0, r1, d0
 80065ec:	4602      	mov	r2, r0
 80065ee:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80065f2:	ec43 2b10 	vmov	d0, r2, r3
 80065f6:	4770      	bx	lr

080065f8 <__kernel_rem_pio2>:
 80065f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065fc:	ed2d 8b02 	vpush	{d8}
 8006600:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8006604:	f112 0f14 	cmn.w	r2, #20
 8006608:	9306      	str	r3, [sp, #24]
 800660a:	9104      	str	r1, [sp, #16]
 800660c:	4bbe      	ldr	r3, [pc, #760]	@ (8006908 <__kernel_rem_pio2+0x310>)
 800660e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8006610:	9008      	str	r0, [sp, #32]
 8006612:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006616:	9300      	str	r3, [sp, #0]
 8006618:	9b06      	ldr	r3, [sp, #24]
 800661a:	f103 33ff 	add.w	r3, r3, #4294967295
 800661e:	bfa8      	it	ge
 8006620:	1ed4      	subge	r4, r2, #3
 8006622:	9305      	str	r3, [sp, #20]
 8006624:	bfb2      	itee	lt
 8006626:	2400      	movlt	r4, #0
 8006628:	2318      	movge	r3, #24
 800662a:	fb94 f4f3 	sdivge	r4, r4, r3
 800662e:	f06f 0317 	mvn.w	r3, #23
 8006632:	fb04 3303 	mla	r3, r4, r3, r3
 8006636:	eb03 0b02 	add.w	fp, r3, r2
 800663a:	9b00      	ldr	r3, [sp, #0]
 800663c:	9a05      	ldr	r2, [sp, #20]
 800663e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 80068f8 <__kernel_rem_pio2+0x300>
 8006642:	eb03 0802 	add.w	r8, r3, r2
 8006646:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8006648:	1aa7      	subs	r7, r4, r2
 800664a:	ae20      	add	r6, sp, #128	@ 0x80
 800664c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8006650:	2500      	movs	r5, #0
 8006652:	4545      	cmp	r5, r8
 8006654:	dd13      	ble.n	800667e <__kernel_rem_pio2+0x86>
 8006656:	9b06      	ldr	r3, [sp, #24]
 8006658:	aa20      	add	r2, sp, #128	@ 0x80
 800665a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800665e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8006662:	f04f 0800 	mov.w	r8, #0
 8006666:	9b00      	ldr	r3, [sp, #0]
 8006668:	4598      	cmp	r8, r3
 800666a:	dc31      	bgt.n	80066d0 <__kernel_rem_pio2+0xd8>
 800666c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 80068f8 <__kernel_rem_pio2+0x300>
 8006670:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006674:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006678:	462f      	mov	r7, r5
 800667a:	2600      	movs	r6, #0
 800667c:	e01b      	b.n	80066b6 <__kernel_rem_pio2+0xbe>
 800667e:	42ef      	cmn	r7, r5
 8006680:	d407      	bmi.n	8006692 <__kernel_rem_pio2+0x9a>
 8006682:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8006686:	f7f9 ff6d 	bl	8000564 <__aeabi_i2d>
 800668a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800668e:	3501      	adds	r5, #1
 8006690:	e7df      	b.n	8006652 <__kernel_rem_pio2+0x5a>
 8006692:	ec51 0b18 	vmov	r0, r1, d8
 8006696:	e7f8      	b.n	800668a <__kernel_rem_pio2+0x92>
 8006698:	e9d7 2300 	ldrd	r2, r3, [r7]
 800669c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80066a0:	f7f9 ffca 	bl	8000638 <__aeabi_dmul>
 80066a4:	4602      	mov	r2, r0
 80066a6:	460b      	mov	r3, r1
 80066a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066ac:	f7f9 fe0e 	bl	80002cc <__adddf3>
 80066b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066b4:	3601      	adds	r6, #1
 80066b6:	9b05      	ldr	r3, [sp, #20]
 80066b8:	429e      	cmp	r6, r3
 80066ba:	f1a7 0708 	sub.w	r7, r7, #8
 80066be:	ddeb      	ble.n	8006698 <__kernel_rem_pio2+0xa0>
 80066c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80066c4:	f108 0801 	add.w	r8, r8, #1
 80066c8:	ecaa 7b02 	vstmia	sl!, {d7}
 80066cc:	3508      	adds	r5, #8
 80066ce:	e7ca      	b.n	8006666 <__kernel_rem_pio2+0x6e>
 80066d0:	9b00      	ldr	r3, [sp, #0]
 80066d2:	f8dd 8000 	ldr.w	r8, [sp]
 80066d6:	aa0c      	add	r2, sp, #48	@ 0x30
 80066d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80066dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80066de:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80066e0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80066e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80066e6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80066ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066ec:	ab98      	add	r3, sp, #608	@ 0x260
 80066ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80066f2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80066f6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80066fa:	ac0c      	add	r4, sp, #48	@ 0x30
 80066fc:	ab70      	add	r3, sp, #448	@ 0x1c0
 80066fe:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8006702:	46a1      	mov	r9, r4
 8006704:	46c2      	mov	sl, r8
 8006706:	f1ba 0f00 	cmp.w	sl, #0
 800670a:	f1a5 0508 	sub.w	r5, r5, #8
 800670e:	dc77      	bgt.n	8006800 <__kernel_rem_pio2+0x208>
 8006710:	4658      	mov	r0, fp
 8006712:	ed9d 0b02 	vldr	d0, [sp, #8]
 8006716:	f000 fac7 	bl	8006ca8 <scalbn>
 800671a:	ec57 6b10 	vmov	r6, r7, d0
 800671e:	2200      	movs	r2, #0
 8006720:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8006724:	4630      	mov	r0, r6
 8006726:	4639      	mov	r1, r7
 8006728:	f7f9 ff86 	bl	8000638 <__aeabi_dmul>
 800672c:	ec41 0b10 	vmov	d0, r0, r1
 8006730:	f000 fb3a 	bl	8006da8 <floor>
 8006734:	4b75      	ldr	r3, [pc, #468]	@ (800690c <__kernel_rem_pio2+0x314>)
 8006736:	ec51 0b10 	vmov	r0, r1, d0
 800673a:	2200      	movs	r2, #0
 800673c:	f7f9 ff7c 	bl	8000638 <__aeabi_dmul>
 8006740:	4602      	mov	r2, r0
 8006742:	460b      	mov	r3, r1
 8006744:	4630      	mov	r0, r6
 8006746:	4639      	mov	r1, r7
 8006748:	f7f9 fdbe 	bl	80002c8 <__aeabi_dsub>
 800674c:	460f      	mov	r7, r1
 800674e:	4606      	mov	r6, r0
 8006750:	f7fa fa0c 	bl	8000b6c <__aeabi_d2iz>
 8006754:	9002      	str	r0, [sp, #8]
 8006756:	f7f9 ff05 	bl	8000564 <__aeabi_i2d>
 800675a:	4602      	mov	r2, r0
 800675c:	460b      	mov	r3, r1
 800675e:	4630      	mov	r0, r6
 8006760:	4639      	mov	r1, r7
 8006762:	f7f9 fdb1 	bl	80002c8 <__aeabi_dsub>
 8006766:	f1bb 0f00 	cmp.w	fp, #0
 800676a:	4606      	mov	r6, r0
 800676c:	460f      	mov	r7, r1
 800676e:	dd6c      	ble.n	800684a <__kernel_rem_pio2+0x252>
 8006770:	f108 31ff 	add.w	r1, r8, #4294967295
 8006774:	ab0c      	add	r3, sp, #48	@ 0x30
 8006776:	9d02      	ldr	r5, [sp, #8]
 8006778:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800677c:	f1cb 0018 	rsb	r0, fp, #24
 8006780:	fa43 f200 	asr.w	r2, r3, r0
 8006784:	4415      	add	r5, r2
 8006786:	4082      	lsls	r2, r0
 8006788:	1a9b      	subs	r3, r3, r2
 800678a:	aa0c      	add	r2, sp, #48	@ 0x30
 800678c:	9502      	str	r5, [sp, #8]
 800678e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8006792:	f1cb 0217 	rsb	r2, fp, #23
 8006796:	fa43 f902 	asr.w	r9, r3, r2
 800679a:	f1b9 0f00 	cmp.w	r9, #0
 800679e:	dd64      	ble.n	800686a <__kernel_rem_pio2+0x272>
 80067a0:	9b02      	ldr	r3, [sp, #8]
 80067a2:	2200      	movs	r2, #0
 80067a4:	3301      	adds	r3, #1
 80067a6:	9302      	str	r3, [sp, #8]
 80067a8:	4615      	mov	r5, r2
 80067aa:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 80067ae:	4590      	cmp	r8, r2
 80067b0:	f300 80b8 	bgt.w	8006924 <__kernel_rem_pio2+0x32c>
 80067b4:	f1bb 0f00 	cmp.w	fp, #0
 80067b8:	dd07      	ble.n	80067ca <__kernel_rem_pio2+0x1d2>
 80067ba:	f1bb 0f01 	cmp.w	fp, #1
 80067be:	f000 80bf 	beq.w	8006940 <__kernel_rem_pio2+0x348>
 80067c2:	f1bb 0f02 	cmp.w	fp, #2
 80067c6:	f000 80c6 	beq.w	8006956 <__kernel_rem_pio2+0x35e>
 80067ca:	f1b9 0f02 	cmp.w	r9, #2
 80067ce:	d14c      	bne.n	800686a <__kernel_rem_pio2+0x272>
 80067d0:	4632      	mov	r2, r6
 80067d2:	463b      	mov	r3, r7
 80067d4:	494e      	ldr	r1, [pc, #312]	@ (8006910 <__kernel_rem_pio2+0x318>)
 80067d6:	2000      	movs	r0, #0
 80067d8:	f7f9 fd76 	bl	80002c8 <__aeabi_dsub>
 80067dc:	4606      	mov	r6, r0
 80067de:	460f      	mov	r7, r1
 80067e0:	2d00      	cmp	r5, #0
 80067e2:	d042      	beq.n	800686a <__kernel_rem_pio2+0x272>
 80067e4:	4658      	mov	r0, fp
 80067e6:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8006900 <__kernel_rem_pio2+0x308>
 80067ea:	f000 fa5d 	bl	8006ca8 <scalbn>
 80067ee:	4630      	mov	r0, r6
 80067f0:	4639      	mov	r1, r7
 80067f2:	ec53 2b10 	vmov	r2, r3, d0
 80067f6:	f7f9 fd67 	bl	80002c8 <__aeabi_dsub>
 80067fa:	4606      	mov	r6, r0
 80067fc:	460f      	mov	r7, r1
 80067fe:	e034      	b.n	800686a <__kernel_rem_pio2+0x272>
 8006800:	4b44      	ldr	r3, [pc, #272]	@ (8006914 <__kernel_rem_pio2+0x31c>)
 8006802:	2200      	movs	r2, #0
 8006804:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006808:	f7f9 ff16 	bl	8000638 <__aeabi_dmul>
 800680c:	f7fa f9ae 	bl	8000b6c <__aeabi_d2iz>
 8006810:	f7f9 fea8 	bl	8000564 <__aeabi_i2d>
 8006814:	4b40      	ldr	r3, [pc, #256]	@ (8006918 <__kernel_rem_pio2+0x320>)
 8006816:	2200      	movs	r2, #0
 8006818:	4606      	mov	r6, r0
 800681a:	460f      	mov	r7, r1
 800681c:	f7f9 ff0c 	bl	8000638 <__aeabi_dmul>
 8006820:	4602      	mov	r2, r0
 8006822:	460b      	mov	r3, r1
 8006824:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006828:	f7f9 fd4e 	bl	80002c8 <__aeabi_dsub>
 800682c:	f7fa f99e 	bl	8000b6c <__aeabi_d2iz>
 8006830:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006834:	f849 0b04 	str.w	r0, [r9], #4
 8006838:	4639      	mov	r1, r7
 800683a:	4630      	mov	r0, r6
 800683c:	f7f9 fd46 	bl	80002cc <__adddf3>
 8006840:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006844:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006848:	e75d      	b.n	8006706 <__kernel_rem_pio2+0x10e>
 800684a:	d107      	bne.n	800685c <__kernel_rem_pio2+0x264>
 800684c:	f108 33ff 	add.w	r3, r8, #4294967295
 8006850:	aa0c      	add	r2, sp, #48	@ 0x30
 8006852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006856:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800685a:	e79e      	b.n	800679a <__kernel_rem_pio2+0x1a2>
 800685c:	4b2f      	ldr	r3, [pc, #188]	@ (800691c <__kernel_rem_pio2+0x324>)
 800685e:	2200      	movs	r2, #0
 8006860:	f7fa f970 	bl	8000b44 <__aeabi_dcmpge>
 8006864:	2800      	cmp	r0, #0
 8006866:	d143      	bne.n	80068f0 <__kernel_rem_pio2+0x2f8>
 8006868:	4681      	mov	r9, r0
 800686a:	2200      	movs	r2, #0
 800686c:	2300      	movs	r3, #0
 800686e:	4630      	mov	r0, r6
 8006870:	4639      	mov	r1, r7
 8006872:	f7fa f949 	bl	8000b08 <__aeabi_dcmpeq>
 8006876:	2800      	cmp	r0, #0
 8006878:	f000 80bf 	beq.w	80069fa <__kernel_rem_pio2+0x402>
 800687c:	f108 33ff 	add.w	r3, r8, #4294967295
 8006880:	2200      	movs	r2, #0
 8006882:	9900      	ldr	r1, [sp, #0]
 8006884:	428b      	cmp	r3, r1
 8006886:	da6e      	bge.n	8006966 <__kernel_rem_pio2+0x36e>
 8006888:	2a00      	cmp	r2, #0
 800688a:	f000 8089 	beq.w	80069a0 <__kernel_rem_pio2+0x3a8>
 800688e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006892:	ab0c      	add	r3, sp, #48	@ 0x30
 8006894:	f1ab 0b18 	sub.w	fp, fp, #24
 8006898:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d0f6      	beq.n	800688e <__kernel_rem_pio2+0x296>
 80068a0:	4658      	mov	r0, fp
 80068a2:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8006900 <__kernel_rem_pio2+0x308>
 80068a6:	f000 f9ff 	bl	8006ca8 <scalbn>
 80068aa:	f108 0301 	add.w	r3, r8, #1
 80068ae:	00da      	lsls	r2, r3, #3
 80068b0:	9205      	str	r2, [sp, #20]
 80068b2:	ec55 4b10 	vmov	r4, r5, d0
 80068b6:	aa70      	add	r2, sp, #448	@ 0x1c0
 80068b8:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8006914 <__kernel_rem_pio2+0x31c>
 80068bc:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 80068c0:	4646      	mov	r6, r8
 80068c2:	f04f 0a00 	mov.w	sl, #0
 80068c6:	2e00      	cmp	r6, #0
 80068c8:	f280 80cf 	bge.w	8006a6a <__kernel_rem_pio2+0x472>
 80068cc:	4644      	mov	r4, r8
 80068ce:	2c00      	cmp	r4, #0
 80068d0:	f2c0 80fd 	blt.w	8006ace <__kernel_rem_pio2+0x4d6>
 80068d4:	4b12      	ldr	r3, [pc, #72]	@ (8006920 <__kernel_rem_pio2+0x328>)
 80068d6:	461f      	mov	r7, r3
 80068d8:	ab70      	add	r3, sp, #448	@ 0x1c0
 80068da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80068de:	9306      	str	r3, [sp, #24]
 80068e0:	f04f 0a00 	mov.w	sl, #0
 80068e4:	f04f 0b00 	mov.w	fp, #0
 80068e8:	2600      	movs	r6, #0
 80068ea:	eba8 0504 	sub.w	r5, r8, r4
 80068ee:	e0e2      	b.n	8006ab6 <__kernel_rem_pio2+0x4be>
 80068f0:	f04f 0902 	mov.w	r9, #2
 80068f4:	e754      	b.n	80067a0 <__kernel_rem_pio2+0x1a8>
 80068f6:	bf00      	nop
	...
 8006904:	3ff00000 	.word	0x3ff00000
 8006908:	08007140 	.word	0x08007140
 800690c:	40200000 	.word	0x40200000
 8006910:	3ff00000 	.word	0x3ff00000
 8006914:	3e700000 	.word	0x3e700000
 8006918:	41700000 	.word	0x41700000
 800691c:	3fe00000 	.word	0x3fe00000
 8006920:	08007100 	.word	0x08007100
 8006924:	f854 3b04 	ldr.w	r3, [r4], #4
 8006928:	b945      	cbnz	r5, 800693c <__kernel_rem_pio2+0x344>
 800692a:	b123      	cbz	r3, 8006936 <__kernel_rem_pio2+0x33e>
 800692c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8006930:	f844 3c04 	str.w	r3, [r4, #-4]
 8006934:	2301      	movs	r3, #1
 8006936:	3201      	adds	r2, #1
 8006938:	461d      	mov	r5, r3
 800693a:	e738      	b.n	80067ae <__kernel_rem_pio2+0x1b6>
 800693c:	1acb      	subs	r3, r1, r3
 800693e:	e7f7      	b.n	8006930 <__kernel_rem_pio2+0x338>
 8006940:	f108 32ff 	add.w	r2, r8, #4294967295
 8006944:	ab0c      	add	r3, sp, #48	@ 0x30
 8006946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800694a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800694e:	a90c      	add	r1, sp, #48	@ 0x30
 8006950:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006954:	e739      	b.n	80067ca <__kernel_rem_pio2+0x1d2>
 8006956:	f108 32ff 	add.w	r2, r8, #4294967295
 800695a:	ab0c      	add	r3, sp, #48	@ 0x30
 800695c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006960:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006964:	e7f3      	b.n	800694e <__kernel_rem_pio2+0x356>
 8006966:	a90c      	add	r1, sp, #48	@ 0x30
 8006968:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800696c:	3b01      	subs	r3, #1
 800696e:	430a      	orrs	r2, r1
 8006970:	e787      	b.n	8006882 <__kernel_rem_pio2+0x28a>
 8006972:	3401      	adds	r4, #1
 8006974:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006978:	2a00      	cmp	r2, #0
 800697a:	d0fa      	beq.n	8006972 <__kernel_rem_pio2+0x37a>
 800697c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800697e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006982:	eb0d 0503 	add.w	r5, sp, r3
 8006986:	9b06      	ldr	r3, [sp, #24]
 8006988:	aa20      	add	r2, sp, #128	@ 0x80
 800698a:	4443      	add	r3, r8
 800698c:	f108 0701 	add.w	r7, r8, #1
 8006990:	3d98      	subs	r5, #152	@ 0x98
 8006992:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8006996:	4444      	add	r4, r8
 8006998:	42bc      	cmp	r4, r7
 800699a:	da04      	bge.n	80069a6 <__kernel_rem_pio2+0x3ae>
 800699c:	46a0      	mov	r8, r4
 800699e:	e6a2      	b.n	80066e6 <__kernel_rem_pio2+0xee>
 80069a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069a2:	2401      	movs	r4, #1
 80069a4:	e7e6      	b.n	8006974 <__kernel_rem_pio2+0x37c>
 80069a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069a8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80069ac:	f7f9 fdda 	bl	8000564 <__aeabi_i2d>
 80069b0:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8006c78 <__kernel_rem_pio2+0x680>
 80069b4:	e8e6 0102 	strd	r0, r1, [r6], #8
 80069b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80069bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80069c0:	46b2      	mov	sl, r6
 80069c2:	f04f 0800 	mov.w	r8, #0
 80069c6:	9b05      	ldr	r3, [sp, #20]
 80069c8:	4598      	cmp	r8, r3
 80069ca:	dd05      	ble.n	80069d8 <__kernel_rem_pio2+0x3e0>
 80069cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80069d0:	3701      	adds	r7, #1
 80069d2:	eca5 7b02 	vstmia	r5!, {d7}
 80069d6:	e7df      	b.n	8006998 <__kernel_rem_pio2+0x3a0>
 80069d8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80069dc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80069e0:	f7f9 fe2a 	bl	8000638 <__aeabi_dmul>
 80069e4:	4602      	mov	r2, r0
 80069e6:	460b      	mov	r3, r1
 80069e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069ec:	f7f9 fc6e 	bl	80002cc <__adddf3>
 80069f0:	f108 0801 	add.w	r8, r8, #1
 80069f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069f8:	e7e5      	b.n	80069c6 <__kernel_rem_pio2+0x3ce>
 80069fa:	f1cb 0000 	rsb	r0, fp, #0
 80069fe:	ec47 6b10 	vmov	d0, r6, r7
 8006a02:	f000 f951 	bl	8006ca8 <scalbn>
 8006a06:	ec55 4b10 	vmov	r4, r5, d0
 8006a0a:	4b9d      	ldr	r3, [pc, #628]	@ (8006c80 <__kernel_rem_pio2+0x688>)
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	4620      	mov	r0, r4
 8006a10:	4629      	mov	r1, r5
 8006a12:	f7fa f897 	bl	8000b44 <__aeabi_dcmpge>
 8006a16:	b300      	cbz	r0, 8006a5a <__kernel_rem_pio2+0x462>
 8006a18:	4b9a      	ldr	r3, [pc, #616]	@ (8006c84 <__kernel_rem_pio2+0x68c>)
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	4620      	mov	r0, r4
 8006a1e:	4629      	mov	r1, r5
 8006a20:	f7f9 fe0a 	bl	8000638 <__aeabi_dmul>
 8006a24:	f7fa f8a2 	bl	8000b6c <__aeabi_d2iz>
 8006a28:	4606      	mov	r6, r0
 8006a2a:	f7f9 fd9b 	bl	8000564 <__aeabi_i2d>
 8006a2e:	4b94      	ldr	r3, [pc, #592]	@ (8006c80 <__kernel_rem_pio2+0x688>)
 8006a30:	2200      	movs	r2, #0
 8006a32:	f7f9 fe01 	bl	8000638 <__aeabi_dmul>
 8006a36:	460b      	mov	r3, r1
 8006a38:	4602      	mov	r2, r0
 8006a3a:	4629      	mov	r1, r5
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	f7f9 fc43 	bl	80002c8 <__aeabi_dsub>
 8006a42:	f7fa f893 	bl	8000b6c <__aeabi_d2iz>
 8006a46:	ab0c      	add	r3, sp, #48	@ 0x30
 8006a48:	f10b 0b18 	add.w	fp, fp, #24
 8006a4c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8006a50:	f108 0801 	add.w	r8, r8, #1
 8006a54:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8006a58:	e722      	b.n	80068a0 <__kernel_rem_pio2+0x2a8>
 8006a5a:	4620      	mov	r0, r4
 8006a5c:	4629      	mov	r1, r5
 8006a5e:	f7fa f885 	bl	8000b6c <__aeabi_d2iz>
 8006a62:	ab0c      	add	r3, sp, #48	@ 0x30
 8006a64:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8006a68:	e71a      	b.n	80068a0 <__kernel_rem_pio2+0x2a8>
 8006a6a:	ab0c      	add	r3, sp, #48	@ 0x30
 8006a6c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006a70:	f7f9 fd78 	bl	8000564 <__aeabi_i2d>
 8006a74:	4622      	mov	r2, r4
 8006a76:	462b      	mov	r3, r5
 8006a78:	f7f9 fdde 	bl	8000638 <__aeabi_dmul>
 8006a7c:	4652      	mov	r2, sl
 8006a7e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8006a82:	465b      	mov	r3, fp
 8006a84:	4620      	mov	r0, r4
 8006a86:	4629      	mov	r1, r5
 8006a88:	f7f9 fdd6 	bl	8000638 <__aeabi_dmul>
 8006a8c:	3e01      	subs	r6, #1
 8006a8e:	4604      	mov	r4, r0
 8006a90:	460d      	mov	r5, r1
 8006a92:	e718      	b.n	80068c6 <__kernel_rem_pio2+0x2ce>
 8006a94:	9906      	ldr	r1, [sp, #24]
 8006a96:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8006a9a:	9106      	str	r1, [sp, #24]
 8006a9c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8006aa0:	f7f9 fdca 	bl	8000638 <__aeabi_dmul>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	4650      	mov	r0, sl
 8006aaa:	4659      	mov	r1, fp
 8006aac:	f7f9 fc0e 	bl	80002cc <__adddf3>
 8006ab0:	3601      	adds	r6, #1
 8006ab2:	4682      	mov	sl, r0
 8006ab4:	468b      	mov	fp, r1
 8006ab6:	9b00      	ldr	r3, [sp, #0]
 8006ab8:	429e      	cmp	r6, r3
 8006aba:	dc01      	bgt.n	8006ac0 <__kernel_rem_pio2+0x4c8>
 8006abc:	42b5      	cmp	r5, r6
 8006abe:	dae9      	bge.n	8006a94 <__kernel_rem_pio2+0x49c>
 8006ac0:	ab48      	add	r3, sp, #288	@ 0x120
 8006ac2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006ac6:	e9c5 ab00 	strd	sl, fp, [r5]
 8006aca:	3c01      	subs	r4, #1
 8006acc:	e6ff      	b.n	80068ce <__kernel_rem_pio2+0x2d6>
 8006ace:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	dc0b      	bgt.n	8006aec <__kernel_rem_pio2+0x4f4>
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	dc39      	bgt.n	8006b4c <__kernel_rem_pio2+0x554>
 8006ad8:	d05d      	beq.n	8006b96 <__kernel_rem_pio2+0x59e>
 8006ada:	9b02      	ldr	r3, [sp, #8]
 8006adc:	f003 0007 	and.w	r0, r3, #7
 8006ae0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8006ae4:	ecbd 8b02 	vpop	{d8}
 8006ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aec:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8006aee:	2b03      	cmp	r3, #3
 8006af0:	d1f3      	bne.n	8006ada <__kernel_rem_pio2+0x4e2>
 8006af2:	9b05      	ldr	r3, [sp, #20]
 8006af4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006af8:	eb0d 0403 	add.w	r4, sp, r3
 8006afc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8006b00:	4625      	mov	r5, r4
 8006b02:	46c2      	mov	sl, r8
 8006b04:	f1ba 0f00 	cmp.w	sl, #0
 8006b08:	f1a5 0508 	sub.w	r5, r5, #8
 8006b0c:	dc6b      	bgt.n	8006be6 <__kernel_rem_pio2+0x5ee>
 8006b0e:	4645      	mov	r5, r8
 8006b10:	2d01      	cmp	r5, #1
 8006b12:	f1a4 0408 	sub.w	r4, r4, #8
 8006b16:	f300 8087 	bgt.w	8006c28 <__kernel_rem_pio2+0x630>
 8006b1a:	9c05      	ldr	r4, [sp, #20]
 8006b1c:	ab48      	add	r3, sp, #288	@ 0x120
 8006b1e:	441c      	add	r4, r3
 8006b20:	2000      	movs	r0, #0
 8006b22:	2100      	movs	r1, #0
 8006b24:	f1b8 0f01 	cmp.w	r8, #1
 8006b28:	f300 809c 	bgt.w	8006c64 <__kernel_rem_pio2+0x66c>
 8006b2c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8006b30:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8006b34:	f1b9 0f00 	cmp.w	r9, #0
 8006b38:	f040 80a6 	bne.w	8006c88 <__kernel_rem_pio2+0x690>
 8006b3c:	9b04      	ldr	r3, [sp, #16]
 8006b3e:	e9c3 7800 	strd	r7, r8, [r3]
 8006b42:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8006b46:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8006b4a:	e7c6      	b.n	8006ada <__kernel_rem_pio2+0x4e2>
 8006b4c:	9d05      	ldr	r5, [sp, #20]
 8006b4e:	ab48      	add	r3, sp, #288	@ 0x120
 8006b50:	441d      	add	r5, r3
 8006b52:	4644      	mov	r4, r8
 8006b54:	2000      	movs	r0, #0
 8006b56:	2100      	movs	r1, #0
 8006b58:	2c00      	cmp	r4, #0
 8006b5a:	da35      	bge.n	8006bc8 <__kernel_rem_pio2+0x5d0>
 8006b5c:	f1b9 0f00 	cmp.w	r9, #0
 8006b60:	d038      	beq.n	8006bd4 <__kernel_rem_pio2+0x5dc>
 8006b62:	4602      	mov	r2, r0
 8006b64:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006b68:	9c04      	ldr	r4, [sp, #16]
 8006b6a:	e9c4 2300 	strd	r2, r3, [r4]
 8006b6e:	4602      	mov	r2, r0
 8006b70:	460b      	mov	r3, r1
 8006b72:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8006b76:	f7f9 fba7 	bl	80002c8 <__aeabi_dsub>
 8006b7a:	ad4a      	add	r5, sp, #296	@ 0x128
 8006b7c:	2401      	movs	r4, #1
 8006b7e:	45a0      	cmp	r8, r4
 8006b80:	da2b      	bge.n	8006bda <__kernel_rem_pio2+0x5e2>
 8006b82:	f1b9 0f00 	cmp.w	r9, #0
 8006b86:	d002      	beq.n	8006b8e <__kernel_rem_pio2+0x596>
 8006b88:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006b8c:	4619      	mov	r1, r3
 8006b8e:	9b04      	ldr	r3, [sp, #16]
 8006b90:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8006b94:	e7a1      	b.n	8006ada <__kernel_rem_pio2+0x4e2>
 8006b96:	9c05      	ldr	r4, [sp, #20]
 8006b98:	ab48      	add	r3, sp, #288	@ 0x120
 8006b9a:	441c      	add	r4, r3
 8006b9c:	2000      	movs	r0, #0
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	f1b8 0f00 	cmp.w	r8, #0
 8006ba4:	da09      	bge.n	8006bba <__kernel_rem_pio2+0x5c2>
 8006ba6:	f1b9 0f00 	cmp.w	r9, #0
 8006baa:	d002      	beq.n	8006bb2 <__kernel_rem_pio2+0x5ba>
 8006bac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006bb0:	4619      	mov	r1, r3
 8006bb2:	9b04      	ldr	r3, [sp, #16]
 8006bb4:	e9c3 0100 	strd	r0, r1, [r3]
 8006bb8:	e78f      	b.n	8006ada <__kernel_rem_pio2+0x4e2>
 8006bba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006bbe:	f7f9 fb85 	bl	80002cc <__adddf3>
 8006bc2:	f108 38ff 	add.w	r8, r8, #4294967295
 8006bc6:	e7eb      	b.n	8006ba0 <__kernel_rem_pio2+0x5a8>
 8006bc8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8006bcc:	f7f9 fb7e 	bl	80002cc <__adddf3>
 8006bd0:	3c01      	subs	r4, #1
 8006bd2:	e7c1      	b.n	8006b58 <__kernel_rem_pio2+0x560>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	e7c6      	b.n	8006b68 <__kernel_rem_pio2+0x570>
 8006bda:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8006bde:	f7f9 fb75 	bl	80002cc <__adddf3>
 8006be2:	3401      	adds	r4, #1
 8006be4:	e7cb      	b.n	8006b7e <__kernel_rem_pio2+0x586>
 8006be6:	ed95 7b00 	vldr	d7, [r5]
 8006bea:	ed8d 7b00 	vstr	d7, [sp]
 8006bee:	ed95 7b02 	vldr	d7, [r5, #8]
 8006bf2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bf6:	ec53 2b17 	vmov	r2, r3, d7
 8006bfa:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006bfe:	f7f9 fb65 	bl	80002cc <__adddf3>
 8006c02:	4602      	mov	r2, r0
 8006c04:	460b      	mov	r3, r1
 8006c06:	4606      	mov	r6, r0
 8006c08:	460f      	mov	r7, r1
 8006c0a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c0e:	f7f9 fb5b 	bl	80002c8 <__aeabi_dsub>
 8006c12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006c16:	f7f9 fb59 	bl	80002cc <__adddf3>
 8006c1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c1e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8006c22:	e9c5 6700 	strd	r6, r7, [r5]
 8006c26:	e76d      	b.n	8006b04 <__kernel_rem_pio2+0x50c>
 8006c28:	ed94 7b00 	vldr	d7, [r4]
 8006c2c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8006c30:	ec51 0b17 	vmov	r0, r1, d7
 8006c34:	4652      	mov	r2, sl
 8006c36:	465b      	mov	r3, fp
 8006c38:	ed8d 7b00 	vstr	d7, [sp]
 8006c3c:	f7f9 fb46 	bl	80002cc <__adddf3>
 8006c40:	4602      	mov	r2, r0
 8006c42:	460b      	mov	r3, r1
 8006c44:	4606      	mov	r6, r0
 8006c46:	460f      	mov	r7, r1
 8006c48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c4c:	f7f9 fb3c 	bl	80002c8 <__aeabi_dsub>
 8006c50:	4652      	mov	r2, sl
 8006c52:	465b      	mov	r3, fp
 8006c54:	f7f9 fb3a 	bl	80002cc <__adddf3>
 8006c58:	3d01      	subs	r5, #1
 8006c5a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006c5e:	e9c4 6700 	strd	r6, r7, [r4]
 8006c62:	e755      	b.n	8006b10 <__kernel_rem_pio2+0x518>
 8006c64:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006c68:	f7f9 fb30 	bl	80002cc <__adddf3>
 8006c6c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006c70:	e758      	b.n	8006b24 <__kernel_rem_pio2+0x52c>
 8006c72:	bf00      	nop
 8006c74:	f3af 8000 	nop.w
	...
 8006c80:	41700000 	.word	0x41700000
 8006c84:	3e700000 	.word	0x3e700000
 8006c88:	9b04      	ldr	r3, [sp, #16]
 8006c8a:	9a04      	ldr	r2, [sp, #16]
 8006c8c:	601f      	str	r7, [r3, #0]
 8006c8e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8006c92:	605c      	str	r4, [r3, #4]
 8006c94:	609d      	str	r5, [r3, #8]
 8006c96:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006c9a:	60d3      	str	r3, [r2, #12]
 8006c9c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006ca0:	6110      	str	r0, [r2, #16]
 8006ca2:	6153      	str	r3, [r2, #20]
 8006ca4:	e719      	b.n	8006ada <__kernel_rem_pio2+0x4e2>
 8006ca6:	bf00      	nop

08006ca8 <scalbn>:
 8006ca8:	b570      	push	{r4, r5, r6, lr}
 8006caa:	ec55 4b10 	vmov	r4, r5, d0
 8006cae:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8006cb2:	4606      	mov	r6, r0
 8006cb4:	462b      	mov	r3, r5
 8006cb6:	b991      	cbnz	r1, 8006cde <scalbn+0x36>
 8006cb8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8006cbc:	4323      	orrs	r3, r4
 8006cbe:	d03d      	beq.n	8006d3c <scalbn+0x94>
 8006cc0:	4b35      	ldr	r3, [pc, #212]	@ (8006d98 <scalbn+0xf0>)
 8006cc2:	4620      	mov	r0, r4
 8006cc4:	4629      	mov	r1, r5
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f7f9 fcb6 	bl	8000638 <__aeabi_dmul>
 8006ccc:	4b33      	ldr	r3, [pc, #204]	@ (8006d9c <scalbn+0xf4>)
 8006cce:	429e      	cmp	r6, r3
 8006cd0:	4604      	mov	r4, r0
 8006cd2:	460d      	mov	r5, r1
 8006cd4:	da0f      	bge.n	8006cf6 <scalbn+0x4e>
 8006cd6:	a328      	add	r3, pc, #160	@ (adr r3, 8006d78 <scalbn+0xd0>)
 8006cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cdc:	e01e      	b.n	8006d1c <scalbn+0x74>
 8006cde:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8006ce2:	4291      	cmp	r1, r2
 8006ce4:	d10b      	bne.n	8006cfe <scalbn+0x56>
 8006ce6:	4622      	mov	r2, r4
 8006ce8:	4620      	mov	r0, r4
 8006cea:	4629      	mov	r1, r5
 8006cec:	f7f9 faee 	bl	80002cc <__adddf3>
 8006cf0:	4604      	mov	r4, r0
 8006cf2:	460d      	mov	r5, r1
 8006cf4:	e022      	b.n	8006d3c <scalbn+0x94>
 8006cf6:	460b      	mov	r3, r1
 8006cf8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006cfc:	3936      	subs	r1, #54	@ 0x36
 8006cfe:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8006d02:	4296      	cmp	r6, r2
 8006d04:	dd0d      	ble.n	8006d22 <scalbn+0x7a>
 8006d06:	2d00      	cmp	r5, #0
 8006d08:	a11d      	add	r1, pc, #116	@ (adr r1, 8006d80 <scalbn+0xd8>)
 8006d0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d0e:	da02      	bge.n	8006d16 <scalbn+0x6e>
 8006d10:	a11d      	add	r1, pc, #116	@ (adr r1, 8006d88 <scalbn+0xe0>)
 8006d12:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d16:	a31a      	add	r3, pc, #104	@ (adr r3, 8006d80 <scalbn+0xd8>)
 8006d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d1c:	f7f9 fc8c 	bl	8000638 <__aeabi_dmul>
 8006d20:	e7e6      	b.n	8006cf0 <scalbn+0x48>
 8006d22:	1872      	adds	r2, r6, r1
 8006d24:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8006d28:	428a      	cmp	r2, r1
 8006d2a:	dcec      	bgt.n	8006d06 <scalbn+0x5e>
 8006d2c:	2a00      	cmp	r2, #0
 8006d2e:	dd08      	ble.n	8006d42 <scalbn+0x9a>
 8006d30:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006d34:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006d38:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006d3c:	ec45 4b10 	vmov	d0, r4, r5
 8006d40:	bd70      	pop	{r4, r5, r6, pc}
 8006d42:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8006d46:	da08      	bge.n	8006d5a <scalbn+0xb2>
 8006d48:	2d00      	cmp	r5, #0
 8006d4a:	a10b      	add	r1, pc, #44	@ (adr r1, 8006d78 <scalbn+0xd0>)
 8006d4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d50:	dac1      	bge.n	8006cd6 <scalbn+0x2e>
 8006d52:	a10f      	add	r1, pc, #60	@ (adr r1, 8006d90 <scalbn+0xe8>)
 8006d54:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d58:	e7bd      	b.n	8006cd6 <scalbn+0x2e>
 8006d5a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006d5e:	3236      	adds	r2, #54	@ 0x36
 8006d60:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006d64:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006d68:	4620      	mov	r0, r4
 8006d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006da0 <scalbn+0xf8>)
 8006d6c:	4629      	mov	r1, r5
 8006d6e:	2200      	movs	r2, #0
 8006d70:	e7d4      	b.n	8006d1c <scalbn+0x74>
 8006d72:	bf00      	nop
 8006d74:	f3af 8000 	nop.w
 8006d78:	c2f8f359 	.word	0xc2f8f359
 8006d7c:	01a56e1f 	.word	0x01a56e1f
 8006d80:	8800759c 	.word	0x8800759c
 8006d84:	7e37e43c 	.word	0x7e37e43c
 8006d88:	8800759c 	.word	0x8800759c
 8006d8c:	fe37e43c 	.word	0xfe37e43c
 8006d90:	c2f8f359 	.word	0xc2f8f359
 8006d94:	81a56e1f 	.word	0x81a56e1f
 8006d98:	43500000 	.word	0x43500000
 8006d9c:	ffff3cb0 	.word	0xffff3cb0
 8006da0:	3c900000 	.word	0x3c900000
 8006da4:	00000000 	.word	0x00000000

08006da8 <floor>:
 8006da8:	ec51 0b10 	vmov	r0, r1, d0
 8006dac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006db4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8006db8:	2e13      	cmp	r6, #19
 8006dba:	460c      	mov	r4, r1
 8006dbc:	4605      	mov	r5, r0
 8006dbe:	4680      	mov	r8, r0
 8006dc0:	dc34      	bgt.n	8006e2c <floor+0x84>
 8006dc2:	2e00      	cmp	r6, #0
 8006dc4:	da17      	bge.n	8006df6 <floor+0x4e>
 8006dc6:	a332      	add	r3, pc, #200	@ (adr r3, 8006e90 <floor+0xe8>)
 8006dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dcc:	f7f9 fa7e 	bl	80002cc <__adddf3>
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f7f9 fec0 	bl	8000b58 <__aeabi_dcmpgt>
 8006dd8:	b150      	cbz	r0, 8006df0 <floor+0x48>
 8006dda:	2c00      	cmp	r4, #0
 8006ddc:	da55      	bge.n	8006e8a <floor+0xe2>
 8006dde:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8006de2:	432c      	orrs	r4, r5
 8006de4:	2500      	movs	r5, #0
 8006de6:	42ac      	cmp	r4, r5
 8006de8:	4c2b      	ldr	r4, [pc, #172]	@ (8006e98 <floor+0xf0>)
 8006dea:	bf08      	it	eq
 8006dec:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8006df0:	4621      	mov	r1, r4
 8006df2:	4628      	mov	r0, r5
 8006df4:	e023      	b.n	8006e3e <floor+0x96>
 8006df6:	4f29      	ldr	r7, [pc, #164]	@ (8006e9c <floor+0xf4>)
 8006df8:	4137      	asrs	r7, r6
 8006dfa:	ea01 0307 	and.w	r3, r1, r7
 8006dfe:	4303      	orrs	r3, r0
 8006e00:	d01d      	beq.n	8006e3e <floor+0x96>
 8006e02:	a323      	add	r3, pc, #140	@ (adr r3, 8006e90 <floor+0xe8>)
 8006e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e08:	f7f9 fa60 	bl	80002cc <__adddf3>
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	2300      	movs	r3, #0
 8006e10:	f7f9 fea2 	bl	8000b58 <__aeabi_dcmpgt>
 8006e14:	2800      	cmp	r0, #0
 8006e16:	d0eb      	beq.n	8006df0 <floor+0x48>
 8006e18:	2c00      	cmp	r4, #0
 8006e1a:	bfbe      	ittt	lt
 8006e1c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8006e20:	4133      	asrlt	r3, r6
 8006e22:	18e4      	addlt	r4, r4, r3
 8006e24:	ea24 0407 	bic.w	r4, r4, r7
 8006e28:	2500      	movs	r5, #0
 8006e2a:	e7e1      	b.n	8006df0 <floor+0x48>
 8006e2c:	2e33      	cmp	r6, #51	@ 0x33
 8006e2e:	dd0a      	ble.n	8006e46 <floor+0x9e>
 8006e30:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8006e34:	d103      	bne.n	8006e3e <floor+0x96>
 8006e36:	4602      	mov	r2, r0
 8006e38:	460b      	mov	r3, r1
 8006e3a:	f7f9 fa47 	bl	80002cc <__adddf3>
 8006e3e:	ec41 0b10 	vmov	d0, r0, r1
 8006e42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e46:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8006e4a:	f04f 37ff 	mov.w	r7, #4294967295
 8006e4e:	40df      	lsrs	r7, r3
 8006e50:	4207      	tst	r7, r0
 8006e52:	d0f4      	beq.n	8006e3e <floor+0x96>
 8006e54:	a30e      	add	r3, pc, #56	@ (adr r3, 8006e90 <floor+0xe8>)
 8006e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e5a:	f7f9 fa37 	bl	80002cc <__adddf3>
 8006e5e:	2200      	movs	r2, #0
 8006e60:	2300      	movs	r3, #0
 8006e62:	f7f9 fe79 	bl	8000b58 <__aeabi_dcmpgt>
 8006e66:	2800      	cmp	r0, #0
 8006e68:	d0c2      	beq.n	8006df0 <floor+0x48>
 8006e6a:	2c00      	cmp	r4, #0
 8006e6c:	da0a      	bge.n	8006e84 <floor+0xdc>
 8006e6e:	2e14      	cmp	r6, #20
 8006e70:	d101      	bne.n	8006e76 <floor+0xce>
 8006e72:	3401      	adds	r4, #1
 8006e74:	e006      	b.n	8006e84 <floor+0xdc>
 8006e76:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	40b3      	lsls	r3, r6
 8006e7e:	441d      	add	r5, r3
 8006e80:	4545      	cmp	r5, r8
 8006e82:	d3f6      	bcc.n	8006e72 <floor+0xca>
 8006e84:	ea25 0507 	bic.w	r5, r5, r7
 8006e88:	e7b2      	b.n	8006df0 <floor+0x48>
 8006e8a:	2500      	movs	r5, #0
 8006e8c:	462c      	mov	r4, r5
 8006e8e:	e7af      	b.n	8006df0 <floor+0x48>
 8006e90:	8800759c 	.word	0x8800759c
 8006e94:	7e37e43c 	.word	0x7e37e43c
 8006e98:	bff00000 	.word	0xbff00000
 8006e9c:	000fffff 	.word	0x000fffff

08006ea0 <_init>:
 8006ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ea2:	bf00      	nop
 8006ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ea6:	bc08      	pop	{r3}
 8006ea8:	469e      	mov	lr, r3
 8006eaa:	4770      	bx	lr

08006eac <_fini>:
 8006eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eae:	bf00      	nop
 8006eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006eb2:	bc08      	pop	{r3}
 8006eb4:	469e      	mov	lr, r3
 8006eb6:	4770      	bx	lr
