$date
	Thu May 15 00:48:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_gray_converter $end
$var wire 4 ! gray [3:0] $end
$var reg 4 " bin [3:0] $end
$scope module conv $end
$var wire 4 # bin [3:0] $end
$var wire 4 $ gray [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 !
b1 $
b1 "
b1 #
#20
b10 !
b10 $
b11 "
b11 #
#30
b110 !
b110 $
b100 "
b100 #
#40
b1000 !
b1000 $
b1111 "
b1111 #
#50
