[INFO]: Current run directory is /openLANE_flow/designs/register/runs/27-04_23-19
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /home/vscheyer/pdks/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The number of available metal layers is 6
[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5
[INFO]: Merging LEF Files...
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[INFO]: current step index: 1
[ERROR]: during executing: "yosys -c /openLANE_flow/scripts/synth.tcl -l /openLANE_flow/designs/register/runs/27-04_23-19/logs/synthesis/1-yosys.log |& tee >&@stdout"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check yosys  log file
[ERROR]: Dumping to /openLANE_flow/designs/register/runs/27-04_23-19/error.log
[INFO]: Calculating Runtime From the Start...
[INFO]: Flow failed for inverter/27-04_23-19 in 0h0m0s
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: inverter
Run Directory: /openLANE_flow/designs/register/runs/27-04_23-19
Source not found.
----------------------------------------

LVS Summary:
Source: /openLANE_flow/designs/register/runs/27-04_23-19/results/lvs/inverter.lvs_parsed.gds.log
Source not found.
----------------------------------------

Antenna Summary:
No antenna report found.
[INFO]: check full report here: /openLANE_flow/designs/register/runs/27-04_23-19/reports/final_summary_report.csv
[ERROR]: Flow Failed.
[WARNING]: A run for register with tag '27-04_23-19' already exists. Pass -overwrite option to overwrite it
[INFO]: Now you can run commands that pick up where '27-04_23-19' left off
[INFO]: Current run directory is /openLANE_flow/designs/register/runs/27-04_23-19
[INFO]: Sourcing /openLANE_flow/designs/register/runs/27-04_23-19/config.tcl
Any changes to the DESIGN config file will NOT be applied
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[INFO]: current step index: 2
[ERROR]: during executing: "yosys -c /openLANE_flow/scripts/synth.tcl -l /openLANE_flow/designs/register/runs/27-04_23-19/logs/synthesis/2-yosys.log |& tee >&@stdout"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check yosys  log file
[ERROR]: Dumping to /openLANE_flow/designs/register/runs/27-04_23-19/error.log
[INFO]: Calculating Runtime From the Start...
[INFO]: Flow failed for inverter/27-04_23-19 in 0h0m2s
[INFO]: Generating Final Summary Report...
[INFO]: Design Name: inverter
Run Directory: /openLANE_flow/designs/register/runs/27-04_23-19
Source not found.
----------------------------------------

LVS Summary:
Source: /openLANE_flow/designs/register/runs/27-04_23-19/results/lvs/inverter.lvs_parsed.gds.log
Source not found.
----------------------------------------

Antenna Summary:
No antenna report found.
[INFO]: check full report here: /openLANE_flow/designs/register/runs/27-04_23-19/reports/final_summary_report.csv
[ERROR]: Flow Failed.
