\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\textbf{ A\+D\+C\+\_\+\+Type\+Def} \\*Analog to Digital Converter ~\newline
 }{\pageref{struct_a_d_c___type_def}}{}
\item\contentsline{section}{\textbf{ A\+F\+I\+O\+\_\+\+Type\+Def} \\*Alternate Function I/O }{\pageref{struct_a_f_i_o___type_def}}{}
\item\contentsline{section}{\textbf{ B\+K\+P\+\_\+\+Type\+Def} \\*Backup Registers ~\newline
 }{\pageref{struct_b_k_p___type_def}}{}
\item\contentsline{section}{\textbf{ C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def} \\*Controller Area Network F\+I\+F\+O\+Mail\+Box }{\pageref{struct_c_a_n___f_i_f_o_mail_box___type_def}}{}
\item\contentsline{section}{\textbf{ C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def} \\*Controller Area Network Filter\+Register }{\pageref{struct_c_a_n___filter_register___type_def}}{}
\item\contentsline{section}{\textbf{ C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def} \\*Controller Area Network Tx\+Mail\+Box }{\pageref{struct_c_a_n___tx_mail_box___type_def}}{}
\item\contentsline{section}{\textbf{ C\+A\+N\+\_\+\+Type\+Def} \\*Controller Area Network }{\pageref{struct_c_a_n___type_def}}{}
\item\contentsline{section}{\textbf{ C\+E\+C\+\_\+\+Type\+Def} \\*Consumer Electronics Control (C\+EC) }{\pageref{struct_c_e_c___type_def}}{}
\item\contentsline{section}{\textbf{ C\+R\+C\+\_\+\+Type\+Def} \\*C\+RC calculation unit }{\pageref{struct_c_r_c___type_def}}{}
\item\contentsline{section}{\textbf{ D\+A\+C\+\_\+\+Type\+Def} \\*Digital to Analog Converter }{\pageref{struct_d_a_c___type_def}}{}
\item\contentsline{section}{\textbf{ D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def} \\*Debug M\+CU }{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\textbf{ D\+M\+A\+\_\+\+C\+H\+\_\+\+Type\+Def} }{\pageref{struct_d_m_a___c_h___type_def}}{}
\item\contentsline{section}{\textbf{ D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def} \\*D\+MA Controller }{\pageref{struct_d_m_a___channel___type_def}}{}
\item\contentsline{section}{\textbf{ D\+M\+A\+\_\+\+Type\+Def} }{\pageref{struct_d_m_a___type_def}}{}
\item\contentsline{section}{\textbf{ E\+T\+H\+\_\+\+Type\+Def} \\*Ethernet M\+AC }{\pageref{struct_e_t_h___type_def}}{}
\item\contentsline{section}{\textbf{ E\+X\+T\+I\+\_\+\+Type\+Def} \\*External Interrupt/\+Event Controller }{\pageref{struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\textbf{ F\+L\+A\+S\+H\+\_\+\+Type\+Def} \\*F\+L\+A\+SH Registers }{\pageref{struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller }{\pageref{struct_f_s_m_c___bank1___type_def}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller Bank1E }{\pageref{struct_f_s_m_c___bank1_e___type_def}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller Bank2 }{\pageref{struct_f_s_m_c___bank2___type_def}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller Bank3 }{\pageref{struct_f_s_m_c___bank3___type_def}}{}
\item\contentsline{section}{\textbf{ F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def} \\*Flexible Static Memory Controller Bank4 }{\pageref{struct_f_s_m_c___bank4___type_def}}{}
\item\contentsline{section}{\textbf{ G\+P\+I\+O\+\_\+\+Type\+Def} \\*General Purpose I/O }{\pageref{struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\textbf{ I2\+C\+\_\+\+Type\+Def} \\*Inter Integrated Circuit Interface }{\pageref{struct_i2_c___type_def}}{}
\item\contentsline{section}{\textbf{ I\+W\+D\+G\+\_\+\+Type\+Def} \\*Independent W\+A\+T\+C\+H\+D\+OG }{\pageref{struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\textbf{ O\+B\+\_\+\+Type\+Def} \\*Option Bytes Registers }{\pageref{struct_o_b___type_def}}{}
\item\contentsline{section}{\textbf{ O\+T\+G\+\_\+\+F\+S\+\_\+\+Type\+Def} }{\pageref{struct_o_t_g___f_s___type_def}}{}
\item\contentsline{section}{\textbf{ P\+W\+R\+\_\+\+Type\+Def} \\*Power Control }{\pageref{struct_p_w_r___type_def}}{}
\item\contentsline{section}{\textbf{ R\+C\+C\+\_\+\+Type\+Def} \\*Reset and Clock Control }{\pageref{struct_r_c_c___type_def}}{}
\item\contentsline{section}{\textbf{ R\+T\+C\+\_\+\+Type\+Def} \\*Real-\/\+Time Clock }{\pageref{struct_r_t_c___type_def}}{}
\item\contentsline{section}{\textbf{ S\+D\+I\+O\+\_\+\+Type\+Def} \\*SD host Interface }{\pageref{struct_s_d_i_o___type_def}}{}
\item\contentsline{section}{\textbf{ S\+P\+I\+\_\+\+Type\+Def} \\*Serial Peripheral Interface }{\pageref{struct_s_p_i___type_def}}{}
\item\contentsline{section}{\textbf{ T\+I\+M\+\_\+\+A\+C\+\_\+\+Type\+Def} }{\pageref{struct_t_i_m___a_c___type_def}}{}
\item\contentsline{section}{\textbf{ T\+I\+M\+\_\+\+B\+\_\+\+Type\+Def} }{\pageref{struct_t_i_m___b___type_def}}{}
\item\contentsline{section}{\textbf{ T\+I\+M\+\_\+\+G\+P\+\_\+\+Type\+Def} }{\pageref{struct_t_i_m___g_p___type_def}}{}
\item\contentsline{section}{\textbf{ T\+I\+M\+\_\+\+Type\+Def} \\*T\+IM }{\pageref{struct_t_i_m___type_def}}{}
\item\contentsline{section}{\textbf{ U\+S\+A\+R\+T\+\_\+\+Type\+Def} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\textbf{ U\+S\+B\+\_\+\+F\+S\+\_\+\+Type\+Def} }{\pageref{struct_u_s_b___f_s___type_def}}{}
\item\contentsline{section}{\textbf{ W\+W\+D\+G\+\_\+\+Type\+Def} \\*Window W\+A\+T\+C\+H\+D\+OG }{\pageref{struct_w_w_d_g___type_def}}{}
\end{DoxyCompactList}
