[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/HierPathBind/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 117
LIB: work
FILE: ${SURELOG_DIR}/tests/HierPathBind/dut.sv
n<> u<116> t<Top_level_rule> c<1> l<1:1> el<16:1>
  n<> u<1> t<Null_rule> p<116> s<115> l<1:1>
  n<> u<115> t<Source_text> p<116> c<32> l<1:1> el<15:10>
    n<> u<32> t<Description> p<115> c<31> s<114> l<1:1> el<3:10>
      n<> u<31> t<Module_declaration> p<32> c<14> l<1:1> el<3:10>
        n<> u<14> t<Module_ansi_header> p<31> c<2> s<29> l<1:1> el<1:29>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:12> el<1:12>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:12> el<1:28>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:13> el<1:27>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:13> el<1:25>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:13> el<1:19>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:20> el<1:25>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:20> el<1:25>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:20> el<1:25>
                      n<> u<6> t<IntVec_TypeLogic> p<7> l<1:20> el<1:25>
              n<o> u<11> t<STRING_CONST> p<12> l<1:26> el<1:27>
        n<> u<29> t<Non_port_module_item> p<31> c<28> s<30> l<2:4> el<2:20>
          n<> u<28> t<Module_or_generate_item> p<29> c<27> l<2:4> el<2:20>
            n<> u<27> t<Module_common_item> p<28> c<26> l<2:4> el<2:20>
              n<> u<26> t<Continuous_assign> p<27> c<25> l<2:4> el<2:20>
                n<> u<25> t<Net_assignment_list> p<26> c<24> l<2:11> el<2:19>
                  n<> u<24> t<Net_assignment> p<25> c<19> l<2:11> el<2:19>
                    n<> u<19> t<Net_lvalue> p<24> c<16> s<23> l<2:11> el<2:12>
                      n<> u<16> t<Ps_or_hierarchical_identifier> p<19> c<15> s<18> l<2:11> el<2:12>
                        n<o> u<15> t<STRING_CONST> p<16> l<2:11> el<2:12>
                      n<> u<18> t<Constant_select> p<19> c<17> l<2:13> el<2:13>
                        n<> u<17> t<Constant_bit_select> p<18> l<2:13> el<2:13>
                    n<> u<23> t<Expression> p<24> c<22> l<2:15> el<2:19>
                      n<> u<22> t<Primary> p<23> c<21> l<2:15> el<2:19>
                        n<> u<21> t<Primary_literal> p<22> c<20> l<2:15> el<2:19>
                          n<> u<20> t<Number_1Tickb1> p<21> l<2:15> el<2:19>
        n<> u<30> t<ENDMODULE> p<31> l<3:1> el<3:10>
    n<> u<114> t<Description> p<115> c<113> l<5:1> el<15:10>
      n<> u<113> t<Module_declaration> p<114> c<45> l<5:1> el<15:10>
        n<> u<45> t<Module_ansi_header> p<113> c<33> s<64> l<5:1> el<5:29>
          n<module> u<33> t<Module_keyword> p<45> s<34> l<5:1> el<5:7>
          n<top> u<34> t<STRING_CONST> p<45> s<35> l<5:8> el<5:11>
          n<> u<35> t<Package_import_declaration_list> p<45> s<44> l<5:12> el<5:12>
          n<> u<44> t<Port_declaration_list> p<45> c<43> l<5:12> el<5:28>
            n<> u<43> t<Ansi_port_declaration> p<44> c<41> l<5:13> el<5:27>
              n<> u<41> t<Net_port_header> p<43> c<36> s<42> l<5:13> el<5:25>
                n<> u<36> t<PortDir_Out> p<41> s<40> l<5:13> el<5:19>
                n<> u<40> t<Net_port_type> p<41> c<39> l<5:20> el<5:25>
                  n<> u<39> t<Data_type_or_implicit> p<40> c<38> l<5:20> el<5:25>
                    n<> u<38> t<Data_type> p<39> c<37> l<5:20> el<5:25>
                      n<> u<37> t<IntVec_TypeLogic> p<38> l<5:20> el<5:25>
              n<o> u<42> t<STRING_CONST> p<43> l<5:26> el<5:27>
        n<> u<64> t<Non_port_module_item> p<113> c<63> s<74> l<6:4> el<8:17>
          n<> u<63> t<Module_or_generate_item> p<64> c<62> l<6:4> el<8:17>
            n<> u<62> t<Module_common_item> p<63> c<61> l<6:4> el<8:17>
              n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<6:4> el<8:17>
                n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<6:4> el<8:17>
                  n<> u<59> t<Data_declaration> p<60> c<58> l<6:4> el<8:17>
                    n<> u<58> t<Type_declaration> p<59> c<56> l<6:4> el<8:17>
                      n<> u<56> t<Data_type> p<58> c<47> s<57> l<6:12> el<8:5>
                        n<> u<47> t<Struct_union> p<56> c<46> s<48> l<6:12> el<6:18>
                          n<> u<46> t<Struct_keyword> p<47> l<6:12> el<6:18>
                        n<> u<48> t<Packed_keyword> p<56> s<55> l<6:19> el<6:25>
                        n<> u<55> t<Struct_union_member> p<56> c<51> l<7:7> el<7:23>
                          n<> u<51> t<Data_type_or_void> p<55> c<50> s<54> l<7:7> el<7:12>
                            n<> u<50> t<Data_type> p<51> c<49> l<7:7> el<7:12>
                              n<> u<49> t<IntVec_TypeLogic> p<50> l<7:7> el<7:12>
                          n<> u<54> t<Variable_decl_assignment_list> p<55> c<53> l<7:16> el<7:22>
                            n<> u<53> t<Variable_decl_assignment> p<54> c<52> l<7:16> el<7:22>
                              n<ping_p> u<52> t<STRING_CONST> p<53> l<7:16> el<7:22>
                      n<alert_rx_t> u<57> t<STRING_CONST> p<58> l<8:6> el<8:16>
        n<> u<74> t<Non_port_module_item> p<113> c<73> s<93> l<10:4> el<10:27>
          n<> u<73> t<Module_or_generate_item> p<74> c<72> l<10:4> el<10:27>
            n<> u<72> t<Module_common_item> p<73> c<71> l<10:4> el<10:27>
              n<> u<71> t<Module_or_generate_item_declaration> p<72> c<70> l<10:4> el<10:27>
                n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<10:4> el<10:27>
                  n<> u<69> t<Net_declaration> p<70> c<65> l<10:4> el<10:27>
                    n<alert_rx_t> u<65> t<STRING_CONST> p<69> s<68> l<10:4> el<10:14>
                    n<> u<68> t<Net_decl_assignment_list> p<69> c<67> l<10:16> el<10:26>
                      n<> u<67> t<Net_decl_assignment> p<68> c<66> l<10:16> el<10:26>
                        n<alert_rx_i> u<66> t<STRING_CONST> p<67> l<10:16> el<10:26>
        n<> u<93> t<Non_port_module_item> p<113> c<92> s<111> l<12:4> el<12:33>
          n<> u<92> t<Module_or_generate_item> p<93> c<91> l<12:4> el<12:33>
            n<> u<91> t<Module_instantiation> p<92> c<75> l<12:4> el<12:33>
              n<dut> u<75> t<STRING_CONST> p<91> s<90> l<12:4> el<12:7>
              n<> u<90> t<Hierarchical_instance> p<91> c<77> l<12:8> el<12:32>
                n<> u<77> t<Name_of_instance> p<90> c<76> s<89> l<12:8> el<12:9>
                  n<d> u<76> t<STRING_CONST> p<77> l<12:8> el<12:9>
                n<> u<89> t<Port_connection_list> p<90> c<88> l<12:10> el<12:31>
                  n<> u<88> t<Named_port_connection> p<89> c<78> l<12:10> el<12:31>
                    n<o> u<78> t<STRING_CONST> p<88> s<86> l<12:11> el<12:12>
                    n<> u<86> t<OPEN_PARENS> p<88> s<85> l<12:12> el<12:13>
                    n<> u<85> t<Expression> p<88> c<84> s<87> l<12:13> el<12:30>
                      n<> u<84> t<Primary> p<85> c<83> l<12:13> el<12:30>
                        n<> u<83> t<Complex_func_call> p<84> c<79> l<12:13> el<12:30>
                          n<alert_rx_i> u<79> t<STRING_CONST> p<83> s<80> l<12:13> el<12:23>
                          n<ping_p> u<80> t<STRING_CONST> p<83> s<82> l<12:24> el<12:30>
                          n<> u<82> t<Select> p<83> c<81> l<12:30> el<12:30>
                            n<> u<81> t<Bit_select> p<82> l<12:30> el<12:30>
                    n<> u<87> t<CLOSE_PARENS> p<88> l<12:30> el<12:31>
        n<> u<111> t<Non_port_module_item> p<113> c<110> s<112> l<14:4> el<14:33>
          n<> u<110> t<Module_or_generate_item> p<111> c<109> l<14:4> el<14:33>
            n<> u<109> t<Module_common_item> p<110> c<108> l<14:4> el<14:33>
              n<> u<108> t<Continuous_assign> p<109> c<107> l<14:4> el<14:33>
                n<> u<107> t<Net_assignment_list> p<108> c<106> l<14:11> el<14:32>
                  n<> u<106> t<Net_assignment> p<107> c<98> l<14:11> el<14:32>
                    n<> u<98> t<Net_lvalue> p<106> c<95> s<105> l<14:11> el<14:12>
                      n<> u<95> t<Ps_or_hierarchical_identifier> p<98> c<94> s<97> l<14:11> el<14:12>
                        n<o> u<94> t<STRING_CONST> p<95> l<14:11> el<14:12>
                      n<> u<97> t<Constant_select> p<98> c<96> l<14:13> el<14:13>
                        n<> u<96> t<Constant_bit_select> p<97> l<14:13> el<14:13>
                    n<> u<105> t<Expression> p<106> c<104> l<14:15> el<14:32>
                      n<> u<104> t<Primary> p<105> c<103> l<14:15> el<14:32>
                        n<> u<103> t<Complex_func_call> p<104> c<99> l<14:15> el<14:32>
                          n<alert_rx_i> u<99> t<STRING_CONST> p<103> s<100> l<14:15> el<14:25>
                          n<ping_p> u<100> t<STRING_CONST> p<103> s<102> l<14:26> el<14:32>
                          n<> u<102> t<Select> p<103> c<101> l<14:32> el<14:32>
                            n<> u<101> t<Bit_select> p<102> l<14:32> el<14:32>
        n<> u<112> t<ENDMODULE> p<113> l<15:1> el<15:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathBind/dut.sv:1:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathBind/dut.sv:5:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/HierPathBind/dut.sv:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/HierPathBind/dut.sv:5:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               1
ContAssign                                             2
Design                                                 1
HierPath                                               2
Identifier                                             3
LogicTypespec                                          5
Module                                                 2
ModuleTypespec                                         2
Net                                                    3
Port                                                   3
RefModule                                              1
RefObj                                                 6
RefTypespec                                            7
SourceFile                                             1
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         1
UnsupportedTypespec                                    1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathBind/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:1:1, endln:3:10
    |vpiName:work@dut
  |vpiTypedef:
  \_LogicTypespec: , line:1:20, endln:1:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:1:1, endln:3:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:20, endln:1:25
  |vpiImportTypespec:
  \_Net: (work@dut.o), line:1:26, endln:1:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:1:20, endln:1:25
      |vpiParent:
      \_Net: (work@dut.o), line:1:26, endln:1:27
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:1:20, endln:1:25
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:36
  |vpiDefName:work@dut
  |vpiNet:
  \_Net: (work@dut.o), line:1:26, endln:1:27
  |vpiPort:
  \_Port: (o), line:1:26, endln:1:27
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:1:1, endln:3:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:1:20, endln:1:25
      |vpiParent:
      \_Port: (o), line:1:26, endln:1:27
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:1:20, endln:1:25
  |vpiContAssign:
  \_ContAssign: , line:2:11, endln:2:19
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_Constant: , line:2:15, endln:2:19
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:19
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@dut.o), line:2:11, endln:2:12
      |vpiParent:
      \_ContAssign: , line:2:11, endln:2:19
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_Net: (work@dut.o), line:1:26, endln:1:27
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:5:1, endln:15:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:5:1, endln:15:10
    |vpiName:work@top
  |vpiTypedef:
  \_TypedefTypespec: (alert_rx_t), line:8:6, endln:8:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:5:1, endln:15:10
    |vpiName:
    \_Identifier: (alert_rx_t)
      |vpiParent:
      \_TypedefTypespec: (alert_rx_t), line:8:6, endln:8:16
      |vpiName:alert_rx_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.alert_rx_t), line:6:12, endln:8:5
      |vpiParent:
      \_TypedefTypespec: (alert_rx_t), line:8:6, endln:8:16
      |vpiFullName:work@top.alert_rx_t
      |vpiActual:
      \_StructTypespec: , line:6:12, endln:8:5
  |vpiTypedef:
  \_StructTypespec: , line:6:12, endln:8:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:5:1, endln:15:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (ping_p), line:7:16, endln:7:22
      |vpiParent:
      \_StructTypespec: , line:6:12, endln:8:5
      |vpiName:ping_p
      |vpiTypespec:
      \_RefTypespec: (work@top.ping_p), line:7:7, endln:7:12
        |vpiParent:
        \_TypespecMember: (ping_p), line:7:16, endln:7:22
        |vpiFullName:work@top.ping_p
        |vpiActual:
        \_LogicTypespec: , line:7:7, endln:7:12
  |vpiTypedef:
  \_LogicTypespec: , line:7:7, endln:7:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:5:1, endln:15:10
  |vpiTypedef:
  \_ModuleTypespec: (dut)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:dut
    |vpiModule:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:1:1, endln:3:10
  |vpiImportTypespec:
  \_TypedefTypespec: (alert_rx_t), line:8:6, endln:8:16
  |vpiImportTypespec:
  \_StructTypespec: , line:6:12, endln:8:5
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:7, endln:7:12
  |vpiImportTypespec:
  \_Net: (work@top.o), line:5:26, endln:5:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:5:1, endln:15:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:5:20, endln:5:25
      |vpiParent:
      \_Net: (work@top.o), line:5:26, endln:5:27
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:7:7, endln:7:12
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@top.alert_rx_i), line:10:16, endln:10:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:5:1, endln:15:10
    |vpiTypespec:
    \_RefTypespec: (work@top.alert_rx_i.alert_rx_t), line:10:4, endln:10:14
      |vpiParent:
      \_Net: (work@top.alert_rx_i), line:10:16, endln:10:26
      |vpiName:alert_rx_t
      |vpiFullName:work@top.alert_rx_i.alert_rx_t
      |vpiActual:
      \_TypedefTypespec: (alert_rx_t), line:8:6, endln:8:16
    |vpiName:alert_rx_i
    |vpiFullName:work@top.alert_rx_i
  |vpiImportTypespec:
  \_Net: (work@top.ping_p), line:14:26, endln:14:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:5:1, endln:15:10
    |vpiName:ping_p
    |vpiFullName:work@top.ping_p
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.o), line:5:26, endln:5:27
  |vpiNet:
  \_Net: (work@top.alert_rx_i), line:10:16, endln:10:26
  |vpiNet:
  \_Net: (work@top.ping_p), line:14:26, endln:14:32
  |vpiPort:
  \_Port: (o), line:5:26, endln:5:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:5:1, endln:15:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:5:20, endln:5:25
      |vpiParent:
      \_Port: (o), line:5:26, endln:5:27
      |vpiFullName:work@top.o
      |vpiActual:
      \_LogicTypespec: , line:7:7, endln:7:12
  |vpiContAssign:
  \_ContAssign: , line:14:11, endln:14:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:5:1, endln:15:10
    |vpiRhs:
    \_HierPath: (alert_rx_i.ping_p), line:14:15, endln:14:32
      |vpiParent:
      \_ContAssign: , line:14:11, endln:14:32
      |vpiActual:
      \_RefObj: (alert_rx_i), line:14:15, endln:14:25
        |vpiParent:
        \_HierPath: (alert_rx_i.ping_p), line:14:15, endln:14:32
        |vpiName:alert_rx_i
        |vpiActual:
        \_Net: (work@top.alert_rx_i), line:10:16, endln:10:26
      |vpiActual:
      \_RefObj: (work@top.ping_p), line:14:26, endln:14:32
        |vpiParent:
        \_HierPath: (alert_rx_i.ping_p), line:14:15, endln:14:32
        |vpiName:ping_p
        |vpiFullName:work@top.ping_p
        |vpiActual:
        \_Net: (work@top.ping_p), line:14:26, endln:14:32
      |vpiName:alert_rx_i.ping_p
    |vpiLhs:
    \_RefObj: (work@top.o), line:14:11, endln:14:12
      |vpiParent:
      \_ContAssign: , line:14:11, endln:14:32
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_Net: (work@top.o), line:5:26, endln:5:27
  |vpiRefModule:
  \_RefModule: work@dut (d), line:12:4, endln:12:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:5:1, endln:15:10
    |vpiName:d
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:1:1, endln:3:10
    |vpiPort:
    \_Port: (o), line:12:11, endln:12:12
      |vpiParent:
      \_RefModule: work@dut (d), line:12:4, endln:12:7
      |vpiName:o
      |vpiHighConn:
      \_HierPath: (alert_rx_i.ping_p), line:12:13, endln:12:30
        |vpiParent:
        \_Port: (o), line:12:11, endln:12:12
        |vpiActual:
        \_RefObj: (alert_rx_i), line:12:13, endln:12:23
          |vpiParent:
          \_HierPath: (alert_rx_i.ping_p), line:12:13, endln:12:30
          |vpiName:alert_rx_i
          |vpiActual:
          \_Net: (work@top.alert_rx_i), line:10:16, endln:10:26
        |vpiActual:
        \_RefObj: (work@top.d.o.ping_p), line:12:24, endln:12:30
          |vpiParent:
          \_HierPath: (alert_rx_i.ping_p), line:12:13, endln:12:30
          |vpiName:ping_p
          |vpiFullName:work@top.d.o.ping_p
          |vpiActual:
          \_Net: (work@top.ping_p), line:14:26, endln:14:32
        |vpiName:alert_rx_i.ping_p
|vpiTypedef:
\_ModuleTypespec: (dut)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/HierPathBind/dut.sv, line:5:1, endln:15:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
