/* figur_Kutuphane_TIM!*/
/* TIMER1  Register adreslerini atayalým*/
#define TIM1_CR1    (*((uint32_t*)0x40012C00))
#define TIM1_CR2    (*((uint32_t*)0x40012C04))
#define TIM1_SMCR   (*((uint32_t*)0x40012C08))
#define TIM1_DIER   (*((uint32_t*)0x40012C0C))
#define TIM1_SR     (*((uint32_t*)0x40012C10))
#define TIM1_EGR    (*((uint32_t*)0x40012C14))
#define TIM1_CCMR1  (*((uint32_t*)0x40012C18))
#define TIM1_CCMR2  (*((uint32_t*)0x40012C1C))
#define TIM1_CCER   (*((uint32_t*)0x40012C20))
#define TIM1_CNT    (*((uint32_t*)0x40012C24))
#define TIM1_PSC    (*((uint32_t*)0x40012C28))
#define TIM1_ARR    (*((uint32_t*)0x40012C2C))
#define TIM1_RCR    (*((uint32_t*)0x40012C30))
#define TIM1_CCR1   (*((uint32_t*)0x40012C34))
#define TIM1_CCR2   (*((uint32_t*)0x40012C38))
#define TIM1_CCR3   (*((uint32_t*)0x40012C3C))
#define TIM1_CCR4   (*((uint32_t*)0x40012C40))
#define TIM1_BDTR   (*((uint32_t*)0x40012C44))
#define TIM1_DCR    (*((uint32_t*)0x40012C48))
#define TIM1_DMAR   (*((uint32_t*)0x40012C4C))


