\hypertarget{group__ADC__17XX__40XX}{}\section{C\+H\+IP\+: L\+P\+C17xx/40xx A/D conversion driver}
\label{group__ADC__17XX__40XX}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structADC__CLOCK__SETUP__T}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T}
\item 
struct \hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T}
\begin{DoxyCompactList}\small\item\em 10 or 12-\/bit A\+DC register block structure \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__ADC__17XX__40XX_gaefa27b66d67f803cccaf6c1d63e93fb8}{A\+D\+C\+\_\+\+A\+C\+C\+\_\+12\+B\+I\+TS}
\item 
\#define \hyperlink{group__ADC__17XX__40XX_gac4274c705620f3ddd5ba7f73249e6248}{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST}~((1\+U\+L $<$$<$ 16))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_ga461cf06d462d1064b6f8d0fca2062912}{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL}(n)            ~((1\+U\+L $<$$<$ (n)))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_ga9be6e40f324358994173de6598eeeabf}{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV}(n)            ~((((n) \& 0x\+F\+F) $<$$<$ 8))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_ga1d05d43234dd2d1489841dff0012225e}{A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE}~((1\+U\+L $<$$<$ 27))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_ga7474e4ab5695434acbfe8a5fcad35ef0}{A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN}~((1\+U\+L $<$$<$ 21))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_gad37a3aadfc28d617b673194170831de6}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0}~((4\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_ga900f9645ad799143f6db3568947bdf44}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1}~((5\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_gab4000daab3c792e48cf8d3de3e5b0a36}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15}~((2\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_ga6be3ddfec0f4d7d9b8f56363b100ecef}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8}~((3\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_gadb696eab756362a8e2dbc5502f8bdeaf}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK}~((7\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_gae86c1cc94b370b0313ea4dbc09514d2f}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2}~((6\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_ga1af437f22df0b2b07bef704b23733874}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL}(S\+EL)~((S\+EL $<$$<$ 24))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_gad9f225e8d5f50609888edab56cd0da5c}{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}~((1\+U\+L $<$$<$ 24))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_ga66532a813fb459367855130dd5422100}{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE}(n)                ~(((n) $>$$>$ 31))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_gaf460b85f294a026bc4f1b6a96c3fbb8d}{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN}(n)          ~((((n) $>$$>$ 30) \& (1\+U\+L)))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_gad9d909f462ea1b1602f8f8ac11807bb1}{A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT}(n)            ~((((n) $>$$>$ 4) \& 0x\+F\+F\+F))
\begin{DoxyCompactList}\small\item\em A\+DC register support bitfields and mask. \end{DoxyCompactList}\item 
\#define \hyperlink{group__ADC__17XX__40XX_ga00fa0a2a80f4f4e40c3f9b3bae7ba200}{A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE}~400000
\item 
\#define \hyperlink{group__ADC__17XX__40XX_ga6dbeade89e0f847f5c6661b2785fbf9b}{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK}~(\hyperlink{group__ADC__17XX__40XX_ga9be6e40f324358994173de6598eeeabf}{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV}(0x\+F\+F))
\item 
\#define \hyperlink{group__ADC__17XX__40XX_ga5395c104e7f337e486999df0a71b105f}{A\+D\+C\+\_\+\+T\+R\+I\+M\+\_\+\+S\+U\+P\+P\+O\+RT}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group__ADC__17XX__40XX_ga67b0a9ec8f34cf712b1f1c0119ba3d50}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL} \hyperlink{group__ADC__17XX__40XX_ga30ee7058bc7cc1daff718b29b42bed4e}{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}
\item 
typedef enum \hyperlink{group__ADC__17XX__40XX_gaba28e4e0734cc41087bae0c96d5090a8}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG} \hyperlink{group__ADC__17XX__40XX_ga18d12879b004e16af3b47467a2d81d56}{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T}
\item 
typedef enum \hyperlink{group__ADC__17XX__40XX_ga125e3c848732e5fa6e064354f618f57c}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE} \hyperlink{group__ADC__17XX__40XX_ga68aae5a89b4dabc910e457a00e57ea8c}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T}
\item 
typedef enum \hyperlink{group__ADC__17XX__40XX_ga4cdc8cd4b1ae4721ff5de44c783f310a}{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US} \hyperlink{group__ADC__17XX__40XX_ga5e2ef3f894759bbb12a9abf68518cbb7}{A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}
\begin{DoxyCompactList}\small\item\em A\+DC status register used for IP drivers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__ADC__17XX__40XX_ga67b0a9ec8f34cf712b1f1c0119ba3d50}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL} \{ \\*
\hyperlink{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50a0db887b05fe2d35518140c53e4d3cd37}{A\+D\+C\+\_\+\+C\+H0} = 0, 
\hyperlink{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50a6642852ba79ec550f9db5aee024eafc9}{A\+D\+C\+\_\+\+C\+H1}, 
\hyperlink{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50ac4dcc5d123e548febb592bad090fa13a}{A\+D\+C\+\_\+\+C\+H2}, 
\hyperlink{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50a3955d3413cc4000e0121db7f11296c21}{A\+D\+C\+\_\+\+C\+H3}, 
\\*
\hyperlink{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50adc9c466c876b5d2226155bf1ebc6e2ec}{A\+D\+C\+\_\+\+C\+H4}, 
\hyperlink{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50a57679984f78b2a16619436593843da64}{A\+D\+C\+\_\+\+C\+H5}, 
\hyperlink{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50aebc31ace36f08bbe5cc3ef39de3b70ac}{A\+D\+C\+\_\+\+C\+H6}, 
\hyperlink{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50acf0c880171a962668da324da08aadcfe}{A\+D\+C\+\_\+\+C\+H7}
 \}
\item 
enum \hyperlink{group__ADC__17XX__40XX_gaba28e4e0734cc41087bae0c96d5090a8}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG} \{ \hyperlink{group__ADC__17XX__40XX_ggaba28e4e0734cc41087bae0c96d5090a8a394e8daefd5da77c7210bafad6c768ef}{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG} = 0, 
\hyperlink{group__ADC__17XX__40XX_ggaba28e4e0734cc41087bae0c96d5090a8ae643a0b7527bd40b08afc82bbeb233a5}{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG}
 \}
\item 
enum \hyperlink{group__ADC__17XX__40XX_ga125e3c848732e5fa6e064354f618f57c}{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE} \{ \\*
\hyperlink{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca47fa90441ce335edcc4f9ab2f9386291}{A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT} = 0, 
\hyperlink{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca0a0386df411db0ce22aeebf763bdaa21}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}, 
\hyperlink{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca7e106cd156664397eeaf9af0fcd9b014}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15}, 
\hyperlink{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca20c0134132b97d003d09745bfa96bff3}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8}, 
\\*
\hyperlink{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca421835864f96ee615115802a08681880}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0}, 
\hyperlink{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57cac1792ece65ee0108a400412184fca507}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1}, 
\hyperlink{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca390c797ca8e170b65a45eb8f9669dbc9}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2}
 \}
\item 
enum \hyperlink{group__ADC__17XX__40XX_ga4cdc8cd4b1ae4721ff5de44c783f310a}{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US} \{ \hyperlink{group__ADC__17XX__40XX_gga4cdc8cd4b1ae4721ff5de44c783f310aa44ef9495010c41d5ee491dda81173b66}{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+N\+E\+\_\+\+S\+T\+AT}, 
\hyperlink{group__ADC__17XX__40XX_gga4cdc8cd4b1ae4721ff5de44c783f310aac316a82a964f0763ad2274824287dccf}{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+S\+T\+AT}, 
\hyperlink{group__ADC__17XX__40XX_gga4cdc8cd4b1ae4721ff5de44c783f310aad1bc63f19c8eaf39b4310bf308d80282}{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+I\+N\+T\+\_\+\+S\+T\+AT}
 \}\begin{DoxyCompactList}\small\item\em A\+DC status register used for IP drivers. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__ADC__17XX__40XX_ga749cff51066bd49acaca0497d78f3332}{Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init} (\hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC)
\begin{DoxyCompactList}\small\item\em Shutdown A\+DC. \end{DoxyCompactList}\item 
void \hyperlink{group__ADC__17XX__40XX_gaf2fd510be97c2747ed3c53c132a45e15}{Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel} (\hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{group__ADC__17XX__40XX_ga30ee7058bc7cc1daff718b29b42bed4e}{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T} channel, \hyperlink{group__LPC__Types__Public__Types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enable or disable the A\+DC channel on A\+DC peripheral. \end{DoxyCompactList}\item 
void \hyperlink{group__ADC__17XX__40XX_ga459b17621657a66281f2bc9baae3626c}{Chip\+\_\+\+A\+D\+C\+\_\+\+Init} (\hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{structADC__CLOCK__SETUP__T}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$A\+D\+C\+Setup)
\begin{DoxyCompactList}\small\item\em Initialize the A\+DC peripheral and the A\+DC setup structure to default value. \end{DoxyCompactList}\item 
void \hyperlink{group__ADC__17XX__40XX_gac0bf9a8d016bcd88866d4ae59b1ca78c}{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd} (\hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, uint8\+\_\+t channel, \hyperlink{group__LPC__Types__Public__Types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enable/\+Disable interrupt for A\+DC channel. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__ADC__17XX__40XX_gafa58ed3d91229dfcc78a5fc05dd4221b}{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd} (\hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{group__LPC__Types__Public__Types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enable/\+Disable global interrupt for A\+DC channel. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group__ADC__17XX__40XX_ga5dc774072fa55b145e57a25c1a146535}{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte} (\hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{group__ADC__17XX__40XX_ga30ee7058bc7cc1daff718b29b42bed4e}{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T} channel, uint8\+\_\+t $\ast$data)
\begin{DoxyCompactList}\small\item\em Read the A\+DC value and convert it to 8bits value. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group__ADC__17XX__40XX_ga182ae98a23007564b3eaeb61a31ac553}{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status} (\hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, uint8\+\_\+t channel, uint32\+\_\+t Status\+Type)
\begin{DoxyCompactList}\small\item\em Read the A\+DC channel status. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group__ADC__17XX__40XX_gab6374a3aa75b052970c472ee2e9f600e}{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value} (\hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, uint8\+\_\+t channel, uint16\+\_\+t $\ast$data)
\begin{DoxyCompactList}\small\item\em Read the A\+DC value from a channel. \end{DoxyCompactList}\item 
void \hyperlink{group__ADC__17XX__40XX_gaa9890ccee17bea824b2af26e5bb2f1d6}{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd} (\hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{group__LPC__Types__Public__Types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enable burst mode. \end{DoxyCompactList}\item 
void \hyperlink{group__ADC__17XX__40XX_gae1629ea72c61a224e69e55f7699b7810}{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate} (\hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{structADC__CLOCK__SETUP__T}{A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$A\+D\+C\+Setup, uint32\+\_\+t rate)
\begin{DoxyCompactList}\small\item\em Set the A\+DC Sample rate. \end{DoxyCompactList}\item 
void \hyperlink{group__ADC__17XX__40XX_ga951b5b680e4d3be64c83fc6e1caf644d}{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode} (\hyperlink{structLPC__ADC__T}{L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$p\+A\+DC, \hyperlink{group__ADC__17XX__40XX_ga68aae5a89b4dabc910e457a00e57ea8c}{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T} mode, \hyperlink{group__ADC__17XX__40XX_ga18d12879b004e16af3b47467a2d81d56}{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T} Edge\+Option)
\begin{DoxyCompactList}\small\item\em Select the mode starting the AD conversion. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+A\+C\+C\+\_\+12\+B\+I\+TS@{A\+D\+C\+\_\+\+A\+C\+C\+\_\+12\+B\+I\+TS}}
\index{A\+D\+C\+\_\+\+A\+C\+C\+\_\+12\+B\+I\+TS@{A\+D\+C\+\_\+\+A\+C\+C\+\_\+12\+B\+I\+TS}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+A\+C\+C\+\_\+12\+B\+I\+TS}{ADC_ACC_12BITS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+A\+C\+C\+\_\+12\+B\+I\+TS}\hypertarget{group__ADC__17XX__40XX_gaefa27b66d67f803cccaf6c1d63e93fb8}{}\label{group__ADC__17XX__40XX_gaefa27b66d67f803cccaf6c1d63e93fb8}


Definition at line 44 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST@{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST@{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST}{ADC_CR_BURST}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R\+\_\+\+B\+U\+R\+ST~((1\+U\+L $<$$<$ 16))}\hypertarget{group__ADC__17XX__40XX_gac4274c705620f3ddd5ba7f73249e6248}{}\label{group__ADC__17XX__40XX_gac4274c705620f3ddd5ba7f73249e6248}
Repeated conversions A/D enable bit 

Definition at line 82 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL@{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL@{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL}{ADC_CR_CH_SEL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+H\+\_\+\+S\+EL(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~((1\+U\+L $<$$<$ (n)))}\hypertarget{group__ADC__17XX__40XX_ga461cf06d462d1064b6f8d0fca2062912}{}\label{group__ADC__17XX__40XX_ga461cf06d462d1064b6f8d0fca2062912}
Selects which of the A\+D0.\+0\+:7 pins is (are) to be sampled and converted 

Definition at line 80 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV@{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV@{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV}{ADC_CR_CLKDIV}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~((((n) \& 0x\+F\+F) $<$$<$ 8))}\hypertarget{group__ADC__17XX__40XX_ga9be6e40f324358994173de6598eeeabf}{}\label{group__ADC__17XX__40XX_ga9be6e40f324358994173de6598eeeabf}
The A\+PB clock (P\+C\+LK) is divided by (this value plus one) to produce the clock for the A/D 

Definition at line 81 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE@{A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE@{A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE}{ADC_CR_EDGE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R\+\_\+\+E\+D\+GE~((1\+U\+L $<$$<$ 27))}\hypertarget{group__ADC__17XX__40XX_ga1d05d43234dd2d1489841dff0012225e}{}\label{group__ADC__17XX__40XX_ga1d05d43234dd2d1489841dff0012225e}
Start conversion on a falling edge on the selected C\+A\+P/\+M\+AT signal 

Definition at line 92 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN@{A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN@{A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN}{ADC_CR_PDN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R\+\_\+\+P\+DN~((1\+U\+L $<$$<$ 21))}\hypertarget{group__ADC__17XX__40XX_ga7474e4ab5695434acbfe8a5fcad35ef0}{}\label{group__ADC__17XX__40XX_ga7474e4ab5695434acbfe8a5fcad35ef0}
A\+DC convert is operational 

Definition at line 83 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0}{ADC_CR_START_ADCTRIG0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G0~((4\+U\+L $<$$<$ 24))}\hypertarget{group__ADC__17XX__40XX_gad37a3aadfc28d617b673194170831de6}{}\label{group__ADC__17XX__40XX_gad37a3aadfc28d617b673194170831de6}
Start conversion when the edge selected by bit 27 occurs on A\+D\+C\+T\+R\+I\+G0 

Definition at line 89 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1}{ADC_CR_START_ADCTRIG1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+A\+D\+C\+T\+R\+I\+G1~((5\+U\+L $<$$<$ 24))}\hypertarget{group__ADC__17XX__40XX_ga900f9645ad799143f6db3568947bdf44}{}\label{group__ADC__17XX__40XX_ga900f9645ad799143f6db3568947bdf44}
Start conversion when the edge selected by bit 27 occurs on A\+D\+C\+T\+R\+I\+G1 

Definition at line 90 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15}{ADC_CR_START_CTOUT15}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T15~((2\+U\+L $<$$<$ 24))}\hypertarget{group__ADC__17XX__40XX_gab4000daab3c792e48cf8d3de3e5b0a36}{}\label{group__ADC__17XX__40XX_gab4000daab3c792e48cf8d3de3e5b0a36}
Start conversion when the edge selected by bit 27 occurs on C\+T\+O\+U\+T\+\_\+15 

Definition at line 87 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8}{ADC_CR_START_CTOUT8}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+C\+T\+O\+U\+T8~((3\+U\+L $<$$<$ 24))}\hypertarget{group__ADC__17XX__40XX_ga6be3ddfec0f4d7d9b8f56363b100ecef}{}\label{group__ADC__17XX__40XX_ga6be3ddfec0f4d7d9b8f56363b100ecef}
Start conversion when the edge selected by bit 27 occurs on C\+T\+O\+U\+T\+\_\+8 

Definition at line 88 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK}{ADC_CR_START_MASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+A\+SK~((7\+U\+L $<$$<$ 24))}\hypertarget{group__ADC__17XX__40XX_gadb696eab756362a8e2dbc5502f8bdeaf}{}\label{group__ADC__17XX__40XX_gadb696eab756362a8e2dbc5502f8bdeaf}
A\+DC start mask bits 

Definition at line 84 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2}{ADC_CR_START_MCOA2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+C\+O\+A2~((6\+U\+L $<$$<$ 24))}\hypertarget{group__ADC__17XX__40XX_gae86c1cc94b370b0313ea4dbc09514d2f}{}\label{group__ADC__17XX__40XX_gae86c1cc94b370b0313ea4dbc09514d2f}
Start conversion when the edge selected by bit 27 occurs on Motocon P\+WM output M\+C\+O\+A2 

Definition at line 91 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL}{ADC_CR_START_MODE_SEL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+S\+EL(
\begin{DoxyParamCaption}
\item[{}]{S\+EL}
\end{DoxyParamCaption}
)~((S\+EL $<$$<$ 24))}\hypertarget{group__ADC__17XX__40XX_ga1af437f22df0b2b07bef704b23733874}{}\label{group__ADC__17XX__40XX_ga1af437f22df0b2b07bef704b23733874}
Select Start Mode 

Definition at line 85 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}}
\index{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW@{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}{ADC_CR_START_NOW}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+C\+R\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW~((1\+U\+L $<$$<$ 24))}\hypertarget{group__ADC__17XX__40XX_gad9f225e8d5f50609888edab56cd0da5c}{}\label{group__ADC__17XX__40XX_gad9f225e8d5f50609888edab56cd0da5c}
Start conversion now 

Definition at line 86 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE@{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE}}
\index{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE@{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE}{ADC_DR_DONE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+NE(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~(((n) $>$$>$ 31))}\hypertarget{group__ADC__17XX__40XX_ga66532a813fb459367855130dd5422100}{}\label{group__ADC__17XX__40XX_ga66532a813fb459367855130dd5422100}
Mask for reading the A\+DC done status 

Definition at line 78 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN@{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN}}
\index{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN@{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN}{ADC_DR_OVERRUN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+UN(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~((((n) $>$$>$ 30) \& (1\+U\+L)))}\hypertarget{group__ADC__17XX__40XX_gaf460b85f294a026bc4f1b6a96c3fbb8d}{}\label{group__ADC__17XX__40XX_gaf460b85f294a026bc4f1b6a96c3fbb8d}
Mask for reading the A\+DC overrun status 

Definition at line 79 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT}}
\index{A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT}{ADC_DR_RESULT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+U\+LT(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~((((n) $>$$>$ 4) \& 0x\+F\+F\+F))}\hypertarget{group__ADC__17XX__40XX_gad9d909f462ea1b1602f8f8ac11807bb1}{}\label{group__ADC__17XX__40XX_gad9d909f462ea1b1602f8f8ac11807bb1}


A\+DC register support bitfields and mask. 

Mask for getting the 12 bits A\+DC data read value 

Definition at line 72 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE@{A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE}}
\index{A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE@{A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE}{ADC_MAX_SAMPLE_RATE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+M\+A\+X\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+TE~400000}\hypertarget{group__ADC__17XX__40XX_ga00fa0a2a80f4f4e40c3f9b3bae7ba200}{}\label{group__ADC__17XX__40XX_ga00fa0a2a80f4f4e40c3f9b3bae7ba200}


Definition at line 50 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK@{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK}}
\index{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK@{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK}{ADC_SAMPLE_RATE_CONFIG_MASK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+R\+A\+T\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+M\+A\+SK~({\bf A\+D\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+D\+IV}(0x\+F\+F))}\hypertarget{group__ADC__17XX__40XX_ga6dbeade89e0f847f5c6661b2785fbf9b}{}\label{group__ADC__17XX__40XX_ga6dbeade89e0f847f5c6661b2785fbf9b}


Definition at line 94 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+T\+R\+I\+M\+\_\+\+S\+U\+P\+P\+O\+RT@{A\+D\+C\+\_\+\+T\+R\+I\+M\+\_\+\+S\+U\+P\+P\+O\+RT}}
\index{A\+D\+C\+\_\+\+T\+R\+I\+M\+\_\+\+S\+U\+P\+P\+O\+RT@{A\+D\+C\+\_\+\+T\+R\+I\+M\+\_\+\+S\+U\+P\+P\+O\+RT}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+T\+R\+I\+M\+\_\+\+S\+U\+P\+P\+O\+RT}{ADC_TRIM_SUPPORT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+T\+R\+I\+M\+\_\+\+S\+U\+P\+P\+O\+RT}\hypertarget{group__ADC__17XX__40XX_ga5395c104e7f337e486999df0a71b105f}{}\label{group__ADC__17XX__40XX_ga5395c104e7f337e486999df0a71b105f}


Definition at line 45 of file adc\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Typedef Documentation}
\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T@{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}}
\index{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T@{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}{ADC_CHANNEL_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL}  {\bf A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}}\hypertarget{group__ADC__17XX__40XX_ga30ee7058bc7cc1daff718b29b42bed4e}{}\label{group__ADC__17XX__40XX_ga30ee7058bc7cc1daff718b29b42bed4e}
The channels on one A\+DC peripheral \index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T@{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T}}
\index{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T@{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T}{ADC_EDGE_CFG_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG}  {\bf A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T}}\hypertarget{group__ADC__17XX__40XX_ga18d12879b004e16af3b47467a2d81d56}{}\label{group__ADC__17XX__40XX_ga18d12879b004e16af3b47467a2d81d56}
Edge configuration, which controls rising or falling edge on the selected signal for the start of a conversion \index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T}}
\index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T}{ADC_START_MODE_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE}  {\bf A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T}}\hypertarget{group__ADC__17XX__40XX_ga68aae5a89b4dabc910e457a00e57ea8c}{}\label{group__ADC__17XX__40XX_ga68aae5a89b4dabc910e457a00e57ea8c}
Start mode, which controls the start of an A/D conversion when the B\+U\+R\+ST bit is 0. \index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T@{A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}}
\index{A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T@{A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}{ADC_STATUS_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US}  {\bf A\+D\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T}}\hypertarget{group__ADC__17XX__40XX_ga5e2ef3f894759bbb12a9abf68518cbb7}{}\label{group__ADC__17XX__40XX_ga5e2ef3f894759bbb12a9abf68518cbb7}


A\+DC status register used for IP drivers. 



\subsection{Enumeration Type Documentation}
\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL}}
\index{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL}{CHIP_ADC_CHANNEL}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+EL}}\hypertarget{group__ADC__17XX__40XX_ga67b0a9ec8f34cf712b1f1c0119ba3d50}{}\label{group__ADC__17XX__40XX_ga67b0a9ec8f34cf712b1f1c0119ba3d50}
The channels on one A\+DC peripheral \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{A\+D\+C\+\_\+\+C\+H0@{A\+D\+C\+\_\+\+C\+H0}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H0@{A\+D\+C\+\_\+\+C\+H0}}\item[{\em 
A\+D\+C\+\_\+\+C\+H0\hypertarget{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50a0db887b05fe2d35518140c53e4d3cd37}{}\label{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50a0db887b05fe2d35518140c53e4d3cd37}
}]A\+DC channel 0 \index{A\+D\+C\+\_\+\+C\+H1@{A\+D\+C\+\_\+\+C\+H1}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H1@{A\+D\+C\+\_\+\+C\+H1}}\item[{\em 
A\+D\+C\+\_\+\+C\+H1\hypertarget{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50a6642852ba79ec550f9db5aee024eafc9}{}\label{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50a6642852ba79ec550f9db5aee024eafc9}
}]A\+DC channel 1 \index{A\+D\+C\+\_\+\+C\+H2@{A\+D\+C\+\_\+\+C\+H2}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H2@{A\+D\+C\+\_\+\+C\+H2}}\item[{\em 
A\+D\+C\+\_\+\+C\+H2\hypertarget{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50ac4dcc5d123e548febb592bad090fa13a}{}\label{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50ac4dcc5d123e548febb592bad090fa13a}
}]A\+DC channel 2 \index{A\+D\+C\+\_\+\+C\+H3@{A\+D\+C\+\_\+\+C\+H3}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H3@{A\+D\+C\+\_\+\+C\+H3}}\item[{\em 
A\+D\+C\+\_\+\+C\+H3\hypertarget{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50a3955d3413cc4000e0121db7f11296c21}{}\label{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50a3955d3413cc4000e0121db7f11296c21}
}]A\+DC channel 3 \index{A\+D\+C\+\_\+\+C\+H4@{A\+D\+C\+\_\+\+C\+H4}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H4@{A\+D\+C\+\_\+\+C\+H4}}\item[{\em 
A\+D\+C\+\_\+\+C\+H4\hypertarget{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50adc9c466c876b5d2226155bf1ebc6e2ec}{}\label{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50adc9c466c876b5d2226155bf1ebc6e2ec}
}]A\+DC channel 4 \index{A\+D\+C\+\_\+\+C\+H5@{A\+D\+C\+\_\+\+C\+H5}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H5@{A\+D\+C\+\_\+\+C\+H5}}\item[{\em 
A\+D\+C\+\_\+\+C\+H5\hypertarget{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50a57679984f78b2a16619436593843da64}{}\label{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50a57679984f78b2a16619436593843da64}
}]A\+DC channel 5 \index{A\+D\+C\+\_\+\+C\+H6@{A\+D\+C\+\_\+\+C\+H6}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H6@{A\+D\+C\+\_\+\+C\+H6}}\item[{\em 
A\+D\+C\+\_\+\+C\+H6\hypertarget{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50aebc31ace36f08bbe5cc3ef39de3b70ac}{}\label{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50aebc31ace36f08bbe5cc3ef39de3b70ac}
}]A\+DC channel 6 \index{A\+D\+C\+\_\+\+C\+H7@{A\+D\+C\+\_\+\+C\+H7}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+C\+H7@{A\+D\+C\+\_\+\+C\+H7}}\item[{\em 
A\+D\+C\+\_\+\+C\+H7\hypertarget{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50acf0c880171a962668da324da08aadcfe}{}\label{group__ADC__17XX__40XX_gga67b0a9ec8f34cf712b1f1c0119ba3d50acf0c880171a962668da324da08aadcfe}
}]A\+DC channel 7 \end{description}
\end{Desc}


Definition at line 109 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG}}
\index{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG}{CHIP_ADC_EDGE_CFG}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+FG}}\hypertarget{group__ADC__17XX__40XX_gaba28e4e0734cc41087bae0c96d5090a8}{}\label{group__ADC__17XX__40XX_gaba28e4e0734cc41087bae0c96d5090a8}
Edge configuration, which controls rising or falling edge on the selected signal for the start of a conversion \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG@{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG@{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG}}\item[{\em 
A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG\hypertarget{group__ADC__17XX__40XX_ggaba28e4e0734cc41087bae0c96d5090a8a394e8daefd5da77c7210bafad6c768ef}{}\label{group__ADC__17XX__40XX_ggaba28e4e0734cc41087bae0c96d5090a8a394e8daefd5da77c7210bafad6c768ef}
}]Trigger event\+: rising edge \index{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG@{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG@{A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG}}\item[{\em 
A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG\hypertarget{group__ADC__17XX__40XX_ggaba28e4e0734cc41087bae0c96d5090a8ae643a0b7527bd40b08afc82bbeb233a5}{}\label{group__ADC__17XX__40XX_ggaba28e4e0734cc41087bae0c96d5090a8ae643a0b7527bd40b08afc82bbeb233a5}
}]Trigger event\+: falling edge \end{description}
\end{Desc}


Definition at line 121 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE}}
\index{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE@{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE}{CHIP_ADC_START_MODE}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf C\+H\+I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+DE}}\hypertarget{group__ADC__17XX__40XX_ga125e3c848732e5fa6e064354f618f57c}{}\label{group__ADC__17XX__40XX_ga125e3c848732e5fa6e064354f618f57c}
Start mode, which controls the start of an A/D conversion when the B\+U\+R\+ST bit is 0. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT@{A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT@{A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT}}\item[{\em 
A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT\hypertarget{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca47fa90441ce335edcc4f9ab2f9386291}{}\label{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca47fa90441ce335edcc4f9ab2f9386291}
}]\index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW}}\item[{\em 
A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW\hypertarget{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca0a0386df411db0ce22aeebf763bdaa21}{}\label{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca0a0386df411db0ce22aeebf763bdaa21}
}]Start conversion now \index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15}}\item[{\em 
A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15\hypertarget{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca7e106cd156664397eeaf9af0fcd9b014}{}\label{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca7e106cd156664397eeaf9af0fcd9b014}
}]Start conversion when the edge selected by bit 27 occurs on C\+T\+O\+U\+T\+\_\+15 \index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8}}\item[{\em 
A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8\hypertarget{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca20c0134132b97d003d09745bfa96bff3}{}\label{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca20c0134132b97d003d09745bfa96bff3}
}]Start conversion when the edge selected by bit 27 occurs on C\+T\+O\+U\+T\+\_\+8 \index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0}}\item[{\em 
A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0\hypertarget{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca421835864f96ee615115802a08681880}{}\label{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca421835864f96ee615115802a08681880}
}]Start conversion when the edge selected by bit 27 occurs on A\+D\+C\+T\+R\+I\+G0 \index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1}}\item[{\em 
A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1\hypertarget{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57cac1792ece65ee0108a400412184fca507}{}\label{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57cac1792ece65ee0108a400412184fca507}
}]Start conversion when the edge selected by bit 27 occurs on A\+D\+C\+T\+R\+I\+G1 \index{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2@{A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2}}\item[{\em 
A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2\hypertarget{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca390c797ca8e170b65a45eb8f9669dbc9}{}\label{group__ADC__17XX__40XX_gga125e3c848732e5fa6e064354f618f57ca390c797ca8e170b65a45eb8f9669dbc9}
}]Start conversion when the edge selected by bit 27 occurs on Motocon P\+WM output M\+C\+O\+A2 \end{description}
\end{Desc}


Definition at line 127 of file adc\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US@{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US}}
\index{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US@{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US}{IP_ADC_STATUS}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf I\+P\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+US}}\hypertarget{group__ADC__17XX__40XX_ga4cdc8cd4b1ae4721ff5de44c783f310a}{}\label{group__ADC__17XX__40XX_ga4cdc8cd4b1ae4721ff5de44c783f310a}


A\+DC status register used for IP drivers. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+N\+E\+\_\+\+S\+T\+AT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+N\+E\+\_\+\+S\+T\+AT}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+N\+E\+\_\+\+S\+T\+AT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+N\+E\+\_\+\+S\+T\+AT}}\item[{\em 
A\+D\+C\+\_\+\+D\+R\+\_\+\+D\+O\+N\+E\+\_\+\+S\+T\+AT\hypertarget{group__ADC__17XX__40XX_gga4cdc8cd4b1ae4721ff5de44c783f310aa44ef9495010c41d5ee491dda81173b66}{}\label{group__ADC__17XX__40XX_gga4cdc8cd4b1ae4721ff5de44c783f310aa44ef9495010c41d5ee491dda81173b66}
}]A\+DC data register staus \index{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+S\+T\+AT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+S\+T\+AT}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+S\+T\+AT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+S\+T\+AT}}\item[{\em 
A\+D\+C\+\_\+\+D\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+S\+T\+AT\hypertarget{group__ADC__17XX__40XX_gga4cdc8cd4b1ae4721ff5de44c783f310aac316a82a964f0763ad2274824287dccf}{}\label{group__ADC__17XX__40XX_gga4cdc8cd4b1ae4721ff5de44c783f310aac316a82a964f0763ad2274824287dccf}
}]A\+DC data overrun staus \index{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+I\+N\+T\+\_\+\+S\+T\+AT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+I\+N\+T\+\_\+\+S\+T\+AT}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+I\+N\+T\+\_\+\+S\+T\+AT@{A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+I\+N\+T\+\_\+\+S\+T\+AT}}\item[{\em 
A\+D\+C\+\_\+\+D\+R\+\_\+\+A\+D\+I\+N\+T\+\_\+\+S\+T\+AT\hypertarget{group__ADC__17XX__40XX_gga4cdc8cd4b1ae4721ff5de44c783f310aad1bc63f19c8eaf39b4310bf308d80282}{}\label{group__ADC__17XX__40XX_gga4cdc8cd4b1ae4721ff5de44c783f310aad1bc63f19c8eaf39b4310bf308d80282}
}]A\+DC interrupt status \end{description}
\end{Desc}


Definition at line 102 of file adc\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Function Documentation}
\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init@{Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init@{Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init(\+L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T $\ast$p\+A\+D\+C)}{Chip_ADC_DeInit(LPC_ADC_T *pADC)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+A\+D\+C\+\_\+\+De\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC}
\end{DoxyParamCaption}
)}\hypertarget{group__ADC__17XX__40XX_ga749cff51066bd49acaca0497d78f3332}{}\label{group__ADC__17XX__40XX_ga749cff51066bd49acaca0497d78f3332}


Shutdown A\+DC. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 147 of file adc\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 0


\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel@{Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel@{Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel(\+L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T $\ast$p\+A\+D\+C, A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+T channel, Functional\+State New\+State)}{Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+A\+D\+C\+\_\+\+Enable\+Channel (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC, }
\item[{{\bf A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}}]{channel, }
\item[{{\bf Functional\+State}}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group__ADC__17XX__40XX_gaf2fd510be97c2747ed3c53c132a45e15}{}\label{group__ADC__17XX__40XX_gaf2fd510be97c2747ed3c53c132a45e15}


Enable or disable the A\+DC channel on A\+DC peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em channel} & \+: Channel to be enable or disable \\
\hline
{\em New\+State} & \+: New state, should be\+:
\begin{DoxyItemize}
\item E\+N\+A\+B\+LE
\item D\+I\+S\+A\+B\+LE 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 222 of file adc\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 1


\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Init@{Chip\+\_\+\+A\+D\+C\+\_\+\+Init}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Init@{Chip\+\_\+\+A\+D\+C\+\_\+\+Init}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Init(\+L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T $\ast$p\+A\+D\+C, A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+\+T $\ast$\+A\+D\+C\+Setup)}{Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+A\+D\+C\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC, }
\item[{{\bf A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{A\+D\+C\+Setup}
\end{DoxyParamCaption}
)}\hypertarget{group__ADC__17XX__40XX_ga459b17621657a66281f2bc9baae3626c}{}\label{group__ADC__17XX__40XX_ga459b17621657a66281f2bc9baae3626c}


Initialize the A\+DC peripheral and the A\+DC setup structure to default value. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em A\+D\+C\+Setup} & \+: A\+DC setup structure to be set \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Default setting for A\+DC is 400k\+Hz -\/ 10bits 
\end{DoxyNote}


Definition at line 119 of file adc\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 2


\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd@{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd@{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd(\+L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T $\ast$p\+A\+D\+C, uint8\+\_\+t channel, Functional\+State New\+State)}{Chip_ADC_Int_SetChannelCmd(LPC_ADC_T *pADC, uint8_t channel, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Channel\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC, }
\item[{uint8\+\_\+t}]{channel, }
\item[{{\bf Functional\+State}}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group__ADC__17XX__40XX_gac0bf9a8d016bcd88866d4ae59b1ca78c}{}\label{group__ADC__17XX__40XX_gac0bf9a8d016bcd88866d4ae59b1ca78c}


Enable/\+Disable interrupt for A\+DC channel. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em channel} & \+: A\+DC channel to read \\
\hline
{\em New\+State} & \+: New state, E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
S\+ET or R\+E\+S\+ET 
\end{DoxyReturn}


Definition at line 181 of file adc\+\_\+17xx\+\_\+40xx.\+c.



Here is the caller graph for this function\+:
% FIG 3


\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd@{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd@{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd(\+L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T $\ast$p\+A\+D\+C, Functional\+State New\+State)}{Chip_ADC_Int_SetGlobalCmd(LPC_ADC_T *pADC, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+A\+D\+C\+\_\+\+Int\+\_\+\+Set\+Global\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC, }
\item[{{\bf Functional\+State}}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group__ADC__17XX__40XX_gafa58ed3d91229dfcc78a5fc05dd4221b}{}\label{group__ADC__17XX__40XX_gafa58ed3d91229dfcc78a5fc05dd4221b}


Enable/\+Disable global interrupt for A\+DC channel. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em New\+State} & \+: New state, E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 202 of file adc\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 4


\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte@{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte@{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte(\+L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T $\ast$p\+A\+D\+C, A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+T channel, uint8\+\_\+t $\ast$data)}{Chip_ADC_ReadByte(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, uint8_t *data)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Status} Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Byte (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC, }
\item[{{\bf A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+T}}]{channel, }
\item[{uint8\+\_\+t $\ast$}]{data}
\end{DoxyParamCaption}
)}\hypertarget{group__ADC__17XX__40XX_ga5dc774072fa55b145e57a25c1a146535}{}\label{group__ADC__17XX__40XX_ga5dc774072fa55b145e57a25c1a146535}


Read the A\+DC value and convert it to 8bits value. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em channel} & selected channel \\
\hline
{\em data} & \+: Storage for data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status \+: E\+R\+R\+OR or S\+U\+C\+C\+E\+SS 
\end{DoxyReturn}


Definition at line 247 of file adc\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 5


\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status@{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status@{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status(\+L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T $\ast$p\+A\+D\+C, uint8\+\_\+t channel, uint32\+\_\+t Status\+Type)}{Chip_ADC_ReadStatus(LPC_ADC_T *pADC, uint8_t channel, uint32_t StatusType)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Flag\+Status} Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Status (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC, }
\item[{uint8\+\_\+t}]{channel, }
\item[{uint32\+\_\+t}]{Status\+Type}
\end{DoxyParamCaption}
)}\hypertarget{group__ADC__17XX__40XX_ga182ae98a23007564b3eaeb61a31ac553}{}\label{group__ADC__17XX__40XX_ga182ae98a23007564b3eaeb61a31ac553}


Read the A\+DC channel status. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em channel} & \+: A\+DC channel to read \\
\hline
{\em Status\+Type} & \+: Status type of A\+D\+C\+\_\+\+D\+R\+\_\+$\ast$ \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
S\+ET or R\+E\+S\+ET 
\end{DoxyReturn}


Definition at line 161 of file adc\+\_\+17xx\+\_\+40xx.\+c.

\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value@{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value@{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value(\+L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T $\ast$p\+A\+D\+C, uint8\+\_\+t channel, uint16\+\_\+t $\ast$data)}{Chip_ADC_ReadValue(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Status} Chip\+\_\+\+A\+D\+C\+\_\+\+Read\+Value (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC, }
\item[{uint8\+\_\+t}]{channel, }
\item[{uint16\+\_\+t $\ast$}]{data}
\end{DoxyParamCaption}
)}\hypertarget{group__ADC__17XX__40XX_gab6374a3aa75b052970c472ee2e9f600e}{}\label{group__ADC__17XX__40XX_gab6374a3aa75b052970c472ee2e9f600e}


Read the A\+DC value from a channel. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em channel} & \+: A\+DC channel to read \\
\hline
{\em data} & \+: Pointer to where to put data \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
S\+U\+C\+C\+E\+SS or E\+R\+R\+OR if no conversion is ready 
\end{DoxyReturn}


Definition at line 155 of file adc\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 6


\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd(\+L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T $\ast$p\+A\+D\+C, Functional\+State New\+State)}{Chip_ADC_SetBurstCmd(LPC_ADC_T *pADC, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Burst\+Cmd (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC, }
\item[{{\bf Functional\+State}}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group__ADC__17XX__40XX_gaa9890ccee17bea824b2af26e5bb2f1d6}{}\label{group__ADC__17XX__40XX_gaa9890ccee17bea824b2af26e5bb2f1d6}


Enable burst mode. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em New\+State} & \+: New state, should be\+:
\begin{DoxyItemize}
\item E\+N\+A\+B\+LE
\item D\+I\+S\+A\+B\+LE 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 234 of file adc\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 7




Here is the caller graph for this function\+:
% FIG 8


\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate(\+L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T $\ast$p\+A\+D\+C, A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+\+T $\ast$\+A\+D\+C\+Setup, uint32\+\_\+t rate)}{Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Sample\+Rate (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC, }
\item[{{\bf A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+E\+T\+U\+P\+\_\+T} $\ast$}]{A\+D\+C\+Setup, }
\item[{uint32\+\_\+t}]{rate}
\end{DoxyParamCaption}
)}\hypertarget{group__ADC__17XX__40XX_gae1629ea72c61a224e69e55f7699b7810}{}\label{group__ADC__17XX__40XX_gae1629ea72c61a224e69e55f7699b7810}


Set the A\+DC Sample rate. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em A\+D\+C\+Setup} & \+: A\+DC setup structure to be modified \\
\hline
{\em rate} & \+: Sample rate, should be set so the clock for A/D converter is less than or equal to 4.\+5\+M\+Hz. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 206 of file adc\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 9




Here is the caller graph for this function\+:
% FIG 10


\index{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}!Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode}}
\index{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode@{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode}!C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver@{C\+H\+I\+P\+:  L\+P\+C17xx/40xx A/\+D conversion driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode(\+L\+P\+C\+\_\+\+A\+D\+C\+\_\+\+T $\ast$p\+A\+D\+C, A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+\+T mode, A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+\+T Edge\+Option)}{Chip_ADC_SetStartMode(LPC_ADC_T *pADC, ADC_START_MODE_T mode, ADC_EDGE_CFG_T EdgeOption)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+A\+D\+C\+\_\+\+Set\+Start\+Mode (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+A\+D\+C\+\_\+T} $\ast$}]{p\+A\+DC, }
\item[{{\bf A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+M\+O\+D\+E\+\_\+T}}]{mode, }
\item[{{\bf A\+D\+C\+\_\+\+E\+D\+G\+E\+\_\+\+C\+F\+G\+\_\+T}}]{Edge\+Option}
\end{DoxyParamCaption}
)}\hypertarget{group__ADC__17XX__40XX_ga951b5b680e4d3be64c83fc6e1caf644d}{}\label{group__ADC__17XX__40XX_ga951b5b680e4d3be64c83fc6e1caf644d}


Select the mode starting the AD conversion. 


\begin{DoxyParams}{Parameters}
{\em p\+A\+DC} & \+: The base of A\+DC peripheral on the chip \\
\hline
{\em mode} & \+: Stating mode, should be \+:
\begin{DoxyItemize}
\item A\+D\+C\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT \+: Must be set for Burst mode
\item A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+N\+OW \+: Start conversion now
\item A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T15 \+: Start conversion when the edge selected by bit 27 occurs on C\+T\+O\+U\+T\+\_\+15
\item A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+C\+T\+O\+U\+T8 \+: Start conversion when the edge selected by bit 27 occurs on C\+T\+O\+U\+T\+\_\+8
\item A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G0 \+: Start conversion when the edge selected by bit 27 occurs on A\+D\+C\+T\+R\+I\+G0
\item A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+A\+D\+C\+T\+R\+I\+G1 \+: Start conversion when the edge selected by bit 27 occurs on A\+D\+C\+T\+R\+I\+G1
\item A\+D\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+O\+N\+\_\+\+M\+C\+O\+A2 \+: Start conversion when the edge selected by bit 27 occurs on Motocon P\+WM output M\+C\+O\+A2 
\end{DoxyItemize}\\
\hline
{\em Edge\+Option} & \+: Stating Edge Condition, should be \+:
\begin{DoxyItemize}
\item A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+R\+I\+S\+I\+NG \+: Trigger event on rising edge
\item A\+D\+C\+\_\+\+T\+R\+I\+G\+G\+E\+R\+M\+O\+D\+E\+\_\+\+F\+A\+L\+L\+I\+NG \+: Trigger event on falling edge 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 192 of file adc\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 11




Here is the caller graph for this function\+:
% FIG 12


