<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html
    PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=9" />
    <meta name="generator" content="Doxygen 1.9.5" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>libudmaio example: AxiVdma.hpp Source File</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
    <script type="text/javascript">
        DoxygenAwesomeDarkModeToggle.init()
    </script>
</head>
<body>
    <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
        <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
                <tbody>
                    <tr style="height: 56px;">
                        <td id="projectalign" style="padding-left: 0.5em;">
                            <div id="projectname">libudmaio example
                            </div>
                            <div id="projectbrief">Userspace DMA I/O library example application</div>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
        <!-- end header part --><!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('_axi_vdma_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">AxiVdma.hpp</div></div>
</div><!--header-->
<div class="contents">
<a href="_axi_vdma_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/* This file was automatically generated with HECTARE v0.3.1</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> *</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * DO NOT EDIT</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *   input_filename = ./xml/system_app_axi_vdma_0_0.xml</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#ifndef _HECTARE_PACKED</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="_axi_vdma_8hpp.html#a915c375db6408f70b2c06f282f34b6ac">   13</a></span><span class="preprocessor">#define _HECTARE_PACKED __attribute__((packed, aligned(4)))</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#endif  </span><span class="comment">// _HECTARE_PACKED</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="namespaceaxi__vdma.html">   22</a></span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespaceaxi__vdma.html">axi_vdma</a> {</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// structs for hardware access</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html">   30</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1mm2s__vdmacr__t.html">mm2s_vdmacr_t</a> {</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a0d4137575a65684657464f45a75eef0c">   32</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a0d4137575a65684657464f45a75eef0c">rs</a> : 1;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a66d01725a663ec2ae34b75294c412e1d">   37</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a66d01725a663ec2ae34b75294c412e1d">circular_park</a> : 1;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a3a319b89ad3132c4c7a1d9bf2f42d9b4">   40</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a3a319b89ad3132c4c7a1d9bf2f42d9b4">reset</a> : 1;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a79f5987e87f03ff719ed8e52a66e6572">   43</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a79f5987e87f03ff719ed8e52a66e6572">genlock_en</a> : 1;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a457e65a9f68ef160761d0e94726bdbc5">   46</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a457e65a9f68ef160761d0e94726bdbc5">frame_cnt_en</a> : 1;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a3e5f25d3dabc4b900ac16ea154051dbe">   47</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a3e5f25d3dabc4b900ac16ea154051dbe">rsvd_6_5</a> : 2;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#af196483aa662f34a11ed05b720721e89">   50</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#af196483aa662f34a11ed05b720721e89">genlock_src</a> : 1;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#afb555c876ffb82828783280cfb4200ee">   53</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#afb555c876ffb82828783280cfb4200ee">rd_pntr_num</a> : 4;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a18ef24a84100f83d26d2cafa2503acf4">   56</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a18ef24a84100f83d26d2cafa2503acf4">frm_cnt_irq_en</a> : 1;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a53f1afa9bfb100ef27c29be7e084c498">   59</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a53f1afa9bfb100ef27c29be7e084c498">dly_cnt_irq_en</a> : 1;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a4e04eff800ea010d1808bfd3196ed8ef">   62</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a4e04eff800ea010d1808bfd3196ed8ef">err_irq_en</a> : 1;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a10c6433ebfa2451f97f24e31f057148f">   65</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a10c6433ebfa2451f97f24e31f057148f">repeat_en</a> : 1;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#aabb8d9e81a6e0e6c66147930cbfcd5da">   71</a></span>    uint8_t <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#aabb8d9e81a6e0e6c66147930cbfcd5da">irq_frame_count</a>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#aead7b3a366eb0fdd62da2b11b803f064">   75</a></span>    uint8_t <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmacr__t.html#aead7b3a366eb0fdd62da2b11b803f064">irq_delay_count</a>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">   76</a></span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(mm2s_vdmacr_t) == 4, <span class="stringliteral">&quot;Contents of register mm2s_vdmacr must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html">   83</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1mm2s__vdmasr__t.html">mm2s_vdmasr_t</a> {</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#ae25b36f4cbd8ef6360a85fe7eeb78c06">   88</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#ae25b36f4cbd8ef6360a85fe7eeb78c06">halted</a> : 1;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#aba790d81434db986a70373dbec1c0b79">   89</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#aba790d81434db986a70373dbec1c0b79">rsvd_3_1</a> : 3;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#ad745892a36b644b64480c906b7da3af6">   94</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#ad745892a36b644b64480c906b7da3af6">vdma_int_err</a> : 1;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a88711ba6ededec8fdf4be47cd83a7c0c">   97</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a88711ba6ededec8fdf4be47cd83a7c0c">vdma_slv_err</a> : 1;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a23d16e2885835901b46cd20b25a2a8d9">  100</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a23d16e2885835901b46cd20b25a2a8d9">vdma_dec_err</a> : 1;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#ac6f926f54bdc103e97ea9e52290a26ed">  103</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#ac6f926f54bdc103e97ea9e52290a26ed">sof_early_err</a> : 1;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a6024a8d9122cf591635ded8b003dfc51">  104</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a6024a8d9122cf591635ded8b003dfc51">rsvd_11_8</a> : 4;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a58110591789e133edaa6143b9be53db0">  107</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a58110591789e133edaa6143b9be53db0">frm_cnt_irq</a> : 1;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a249e3b77a4974b9891c38aac01b1316b">  110</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a249e3b77a4974b9891c38aac01b1316b">dly_cnt_irq</a> : 1;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a4c7340db5ab35c5a5c64a313c9efc3bd">  113</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a4c7340db5ab35c5a5c64a313c9efc3bd">err_irq</a> : 1;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#af4a0c508785bacf7908911ccbdc3e5cc">  114</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#af4a0c508785bacf7908911ccbdc3e5cc">rsvd_15_15</a> : 1;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#af3ea70e90a35983baf812ddf83c5613a">  117</a></span>    uint8_t <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#af3ea70e90a35983baf812ddf83c5613a">irq_frame_cnt_sts</a>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#aa8d936cfb2df8ded7de0d1cae36e3efd">  120</a></span>    uint8_t <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vdmasr__t.html#aa8d936cfb2df8ded7de0d1cae36e3efd">irq_delay_cnt_sts</a>;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1mm2s__vdmasr__t.html">mm2s_vdmasr_t</a>) == 4, <span class="stringliteral">&quot;Contents of register mm2s_vdmasr must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__reg__index__t.html">  128</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1mm2s__reg__index__t.html">mm2s_reg_index_t</a> {</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__reg__index__t.html#ae2c9777ed2e12971eb9684420f7ffe13">  132</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__reg__index__t.html#ae2c9777ed2e12971eb9684420f7ffe13">mm2s_reg_index</a> : 1;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__reg__index__t.html#a888e4107100594ef6b58ec45ddc18784">  133</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__reg__index__t.html#a888e4107100594ef6b58ec45ddc18784">rsvd_31_1</a> : 31;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1mm2s__reg__index__t.html">mm2s_reg_index_t</a>) == 4, <span class="stringliteral">&quot;Contents of register mm2s_reg_index must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1park__ptr__reg__t.html">  141</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1park__ptr__reg__t.html">park_ptr_reg_t</a> {</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1park__ptr__reg__t.html#ad619b6417cac16d15777f5ed37b2553b">  143</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1park__ptr__reg__t.html#ad619b6417cac16d15777f5ed37b2553b">rd_frm_ptr_ref</a> : 5;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1park__ptr__reg__t.html#a083e582b53318883f37d2f16dc7b0994">  144</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1park__ptr__reg__t.html#a083e582b53318883f37d2f16dc7b0994">rsvd_7_5</a> : 3;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1park__ptr__reg__t.html#ab6f322e276fc3623211c5fea8c0e75ab">  147</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1park__ptr__reg__t.html#ab6f322e276fc3623211c5fea8c0e75ab">wr_frm_ptr_ref</a> : 5;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1park__ptr__reg__t.html#aed01f9a23597c9a70483091de9a59b73">  148</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1park__ptr__reg__t.html#aed01f9a23597c9a70483091de9a59b73">rsvd_15_13</a> : 3;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1park__ptr__reg__t.html#ae4596914689b88d77ddf4ae7b5bee089">  151</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1park__ptr__reg__t.html#ae4596914689b88d77ddf4ae7b5bee089">rd_frm_store</a> : 5;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1park__ptr__reg__t.html#aaf3a0214a481f92fec6b747e56e5a657">  152</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1park__ptr__reg__t.html#aaf3a0214a481f92fec6b747e56e5a657">rsvd_23_21</a> : 3;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1park__ptr__reg__t.html#a137f0ebaffff85602b4bd751b28cfce5">  155</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1park__ptr__reg__t.html#a137f0ebaffff85602b4bd751b28cfce5">wr_frm_store</a> : 5;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1park__ptr__reg__t.html#abc44b40114dd51770d9cd23b2569894f">  156</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1park__ptr__reg__t.html#abc44b40114dd51770d9cd23b2569894f">rsvd_31_29</a> : 3;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1park__ptr__reg__t.html">park_ptr_reg_t</a>) == 4, <span class="stringliteral">&quot;Contents of register park_ptr_reg must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1vdma__version__t.html">  164</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1vdma__version__t.html">vdma_version_t</a> {</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1vdma__version__t.html#ae138df8879fd8f8c56f75bc1ae9a0e32">  166</a></span>    uint16_t <a class="code hl_variable" href="structaxi__vdma_1_1vdma__version__t.html#ae138df8879fd8f8c56f75bc1ae9a0e32">xilinx_internal</a>;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1vdma__version__t.html#a4eac510fe28bf023cbe816c0a299804f">  167</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1vdma__version__t.html#a4eac510fe28bf023cbe816c0a299804f">rsvd_19_16</a> : 4;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1vdma__version__t.html#aaa98bd0dd94532d9d0489a1b37a898d2">  170</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1vdma__version__t.html#aaa98bd0dd94532d9d0489a1b37a898d2">minor_version</a> : 8;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1vdma__version__t.html#a3b50e1866d9d23b2a13dc03b125a7a18">  173</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1vdma__version__t.html#a3b50e1866d9d23b2a13dc03b125a7a18">major_version</a> : 4;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1vdma__version__t.html">vdma_version_t</a>) == 4, <span class="stringliteral">&quot;Contents of register vdma_version must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html">  181</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1s2mm__vdmacr__t.html">s2mm_vdmacr_t</a> {</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a92cf83beb20b87b72a9dd7e5bbc55ccc">  183</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a92cf83beb20b87b72a9dd7e5bbc55ccc">rs</a> : 1;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a78ab3859d0f265ebb25b4fdb7839c1fb">  188</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a78ab3859d0f265ebb25b4fdb7839c1fb">circular_park</a> : 1;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a5649f66934cf7fa487ce90302f7695b3">  191</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a5649f66934cf7fa487ce90302f7695b3">reset</a> : 1;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#aed9da506fe3a4ff67840cd2fad5aed8b">  194</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#aed9da506fe3a4ff67840cd2fad5aed8b">genlock_en</a> : 1;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a893cfcab6ea2342e0f9ddfc9b0259f21">  197</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a893cfcab6ea2342e0f9ddfc9b0259f21">frame_cnt_en</a> : 1;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#ade37319fa24c5a0cbb13e746d023d487">  198</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#ade37319fa24c5a0cbb13e746d023d487">rsvd_6_5</a> : 2;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#ad745837b72687976ee086efca98b0e05">  201</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#ad745837b72687976ee086efca98b0e05">genlock_src</a> : 1;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#af331eb64bc174b625024315121369263">  204</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#af331eb64bc174b625024315121369263">rd_pntr_num</a> : 4;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a6d076978380e6ca71aa30d31fe88ac14">  207</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a6d076978380e6ca71aa30d31fe88ac14">frm_cnt_irq_en</a> : 1;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#af223dedd4173554fe566e0521ebdd5b2">  210</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#af223dedd4173554fe566e0521ebdd5b2">dly_cnt_irq_en</a> : 1;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a4d369f1d753eea3325b59dc3c0233fc2">  213</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a4d369f1d753eea3325b59dc3c0233fc2">err_irq_en</a> : 1;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#afe616333678a964d70bf8a9eda66b9f8">  216</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#afe616333678a964d70bf8a9eda66b9f8">repeat_en</a> : 1;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#ae42a9ab6e9cfbf0101318d0b99658029">  222</a></span>    uint8_t <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#ae42a9ab6e9cfbf0101318d0b99658029">irq_frame_count</a>;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a8ae04d7451d51b35f9b6d69131f7136b">  226</a></span>    uint8_t <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a8ae04d7451d51b35f9b6d69131f7136b">irq_delay_count</a>;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1s2mm__vdmacr__t.html">s2mm_vdmacr_t</a>) == 4, <span class="stringliteral">&quot;Contents of register s2mm_vdmacr must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html">  234</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1s2mm__vdmasr__t.html">s2mm_vdmasr_t</a> {</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ab6764980ab2d221e1e68312218494600">  239</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ab6764980ab2d221e1e68312218494600">halted</a> : 1;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a2d6401cbe706aea4e04140b96b01131a">  240</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a2d6401cbe706aea4e04140b96b01131a">rsvd_3_1</a> : 3;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#aca8c56f16c062f0abcdd662f41d52196">  245</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#aca8c56f16c062f0abcdd662f41d52196">vdma_int_err</a> : 1;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#acd6158e2045ccf3c5880e9d61d6bcde5">  248</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#acd6158e2045ccf3c5880e9d61d6bcde5">vdma_slv_err</a> : 1;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#afe2dabd8a0e9a1c6e8ecd5958f8e51f7">  251</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#afe2dabd8a0e9a1c6e8ecd5958f8e51f7">vdma_dec_err</a> : 1;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a59fe89ecb2bf7779e2d40c5ea3896e8a">  254</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a59fe89ecb2bf7779e2d40c5ea3896e8a">sof_early_err</a> : 1;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#afc237af89b03ef27e00dbfae4959d314">  257</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#afc237af89b03ef27e00dbfae4959d314">eol_early_err</a> : 1;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a57a6ae5c0a04e29b49595fc80c4fb824">  258</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a57a6ae5c0a04e29b49595fc80c4fb824">rsvd_10_9</a> : 2;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#adffa24e5ec417a7ec2898b7769fa9347">  261</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#adffa24e5ec417a7ec2898b7769fa9347">sof_late_err</a> : 1;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a77e4b3d019a41fab7b9fcf2f8d1bbd94">  264</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a77e4b3d019a41fab7b9fcf2f8d1bbd94">frm_cnt_irq</a> : 1;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#acaac74d744e1a291c0ef5bf9573ffb5b">  267</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#acaac74d744e1a291c0ef5bf9573ffb5b">dly_cnt_irq</a> : 1;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a82549fd260dc45a3980c5ca317f5619d">  270</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a82549fd260dc45a3980c5ca317f5619d">err_irq</a> : 1;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ac8aada919eec6cacdaff3ccf3ad6ffb9">  273</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ac8aada919eec6cacdaff3ccf3ad6ffb9">eol_late_err</a> : 1;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ac257c076259305b11090dc4529601bfb">  276</a></span>    uint8_t <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ac257c076259305b11090dc4529601bfb">irq_frame_cnt_sts</a>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a87f7a93d4a1336b73ffb93e313f21341">  279</a></span>    uint8_t <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a87f7a93d4a1336b73ffb93e313f21341">irq_delay_cnt_sts</a>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1s2mm__vdmasr__t.html">s2mm_vdmasr_t</a>) == 4, <span class="stringliteral">&quot;Contents of register s2mm_vdmasr must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html">  287</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html">s2mm_vdma_irq_mask_t</a> {</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#ace05ca638105c3545a3dabd1932d5d88">  290</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#ace05ca638105c3545a3dabd1932d5d88">irq_mask_sof_early_err</a> : 1;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#a9a49e3355dccfb7c3360d9878194bdd7">  294</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#a9a49e3355dccfb7c3360d9878194bdd7">irq_mask_eol_early_err</a> : 1;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#ad57a6a6da6cb184910c88e747b549d0b">  298</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#ad57a6a6da6cb184910c88e747b549d0b">irq_mask_sof_late_err</a> : 1;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#aab7cc25570399b58863e396aa8b223e9">  302</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#aab7cc25570399b58863e396aa8b223e9">irq_mask_eol_late_err</a> : 1;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#ad87f0b6c4cf2ec891b82e95bf5b99f75">  303</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#ad87f0b6c4cf2ec891b82e95bf5b99f75">rsvd_31_4</a> : 28;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html">s2mm_vdma_irq_mask_t</a>) == 4,</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>              <span class="stringliteral">&quot;Contents of register s2mm_vdma_irq_mask must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__reg__index__t.html">  312</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1s2mm__reg__index__t.html">s2mm_reg_index_t</a> {</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__reg__index__t.html#a584c800a70d8171876ce2f36adba4995">  316</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__reg__index__t.html#a584c800a70d8171876ce2f36adba4995">s2mm_reg_index</a> : 1;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__reg__index__t.html#a43582f80d10f3595e8374c155edd626c">  317</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__reg__index__t.html#a43582f80d10f3595e8374c155edd626c">rsvd_31_1</a> : 31;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1s2mm__reg__index__t.html">s2mm_reg_index_t</a>) == 4, <span class="stringliteral">&quot;Contents of register s2mm_reg_index must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vsize__t.html">  325</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1mm2s__vsize__t.html">mm2s_vsize_t</a> {</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vsize__t.html#a660758d6ec29548dc8098a4b0d5aa56d">  328</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vsize__t.html#a660758d6ec29548dc8098a4b0d5aa56d">vertical_size</a> : 13;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__vsize__t.html#a94c0a119b8a0ad2e2b67acf66a33ea87">  329</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__vsize__t.html#a94c0a119b8a0ad2e2b67acf66a33ea87">rsvd_31_13</a> : 19;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1mm2s__vsize__t.html">mm2s_vsize_t</a>) == 4, <span class="stringliteral">&quot;Contents of register mm2s_vsize must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__hsize__t.html">  337</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1mm2s__hsize__t.html">mm2s_hsize_t</a> {</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__hsize__t.html#a9e35a3fd0308d983bfa236e483c2b3b5">  340</a></span>    uint16_t <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__hsize__t.html#a9e35a3fd0308d983bfa236e483c2b3b5">horizontal_size</a>;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__hsize__t.html#a57fcfb21250b1dde7a46240b7654f9b5">  341</a></span>    uint16_t <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__hsize__t.html#a57fcfb21250b1dde7a46240b7654f9b5">rsvd_31_16</a>;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1mm2s__hsize__t.html">mm2s_hsize_t</a>) == 4, <span class="stringliteral">&quot;Contents of register mm2s_hsize must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html">  349</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html">mm2s_frmdly_stride_t</a> {</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html#aba8d5f58abc78fca8b4a25abf15df771">  352</a></span>    uint16_t <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html#aba8d5f58abc78fca8b4a25abf15df771">stride</a>;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html#aa0b951fd6c439cb548c155d149a703b6">  353</a></span>    uint8_t <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html#aa0b951fd6c439cb548c155d149a703b6">rsvd_23_16</a>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html#aebf8a8ba793e848c25e24f0f551ed7ea">  357</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html#aebf8a8ba793e848c25e24f0f551ed7ea">frame_delay</a> : 5;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html#a870f042db63af4cc0ebfa7c53b6f4474">  358</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html#a870f042db63af4cc0ebfa7c53b6f4474">rsvd_31_29</a> : 3;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html">mm2s_frmdly_stride_t</a>) == 4,</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>              <span class="stringliteral">&quot;Contents of register mm2s_frmdly_stride must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vsize__t.html">  367</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1s2mm__vsize__t.html">s2mm_vsize_t</a> {</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vsize__t.html#a08bdf1622a66d5480b92626333c92ab0">  370</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vsize__t.html#a08bdf1622a66d5480b92626333c92ab0">vertical_size</a> : 13;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__vsize__t.html#af55097231b4a2c7963c614f7dba11c51">  371</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__vsize__t.html#af55097231b4a2c7963c614f7dba11c51">rsvd_31_13</a> : 19;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1s2mm__vsize__t.html">s2mm_vsize_t</a>) == 4, <span class="stringliteral">&quot;Contents of register s2mm_vsize must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__hsize__t.html">  379</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1s2mm__hsize__t.html">s2mm_hsize_t</a> {</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__hsize__t.html#aec5560933227dd6b7a3857e97f357750">  382</a></span>    uint16_t <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__hsize__t.html#aec5560933227dd6b7a3857e97f357750">horizontal_size</a>;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__hsize__t.html#a89a298ea971c222aa2ac46d4bf4fcea6">  383</a></span>    uint16_t <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__hsize__t.html#a89a298ea971c222aa2ac46d4bf4fcea6">rsvd_31_16</a>;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1s2mm__hsize__t.html">s2mm_hsize_t</a>) == 4, <span class="stringliteral">&quot;Contents of register s2mm_hsize must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html">  391</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html">s2mm_frmdly_stride_t</a> {</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html#a0488e7c5a31744eecf7318c42e6920d8">  394</a></span>    uint16_t <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html#a0488e7c5a31744eecf7318c42e6920d8">stride</a>;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html#a2ae9d7c7faf7cd5ba732d25df0505335">  395</a></span>    uint8_t <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html#a2ae9d7c7faf7cd5ba732d25df0505335">rsvd_23_16</a>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html#a2021e256b63996244e395054f000c796">  399</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html#a2021e256b63996244e395054f000c796">frame_delay</a> : 5;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html#a7e560ebbc9d7c1a9a090b604be57f1c9">  400</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html#a7e560ebbc9d7c1a9a090b604be57f1c9">rsvd_31_29</a> : 3;</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>} <a class="code hl_variable" href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">_HECTARE_PACKED</a>;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html">s2mm_frmdly_stride_t</a>) == 4,</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>              <span class="stringliteral">&quot;Contents of register s2mm_frmdly_stride must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="namespaceaxi__vdma.html#a6ab736e9d148889f100e26dd4e19c83c">  409</a></span><span class="keyword">using </span><a class="code hl_typedef" href="namespaceaxi__vdma.html#a6ab736e9d148889f100e26dd4e19c83c">mm2s_sa_t</a> = uint32_t;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_typedef" href="namespaceaxi__vdma.html#a6ab736e9d148889f100e26dd4e19c83c">mm2s_sa_t</a>) == 4, <span class="stringliteral">&quot;Contents of register mm2s_sa must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="namespaceaxi__vdma.html#a908f405e255829873b0b6bf93e1bcf29">  416</a></span><span class="keyword">using </span><a class="code hl_typedef" href="namespaceaxi__vdma.html#a908f405e255829873b0b6bf93e1bcf29">s2mm_sa_t</a> = uint32_t;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span>(<a class="code hl_typedef" href="namespaceaxi__vdma.html#a908f405e255829873b0b6bf93e1bcf29">s2mm_sa_t</a>) == 4, <span class="stringliteral">&quot;Contents of register s2mm_sa must be 4 bytes&quot;</span>);</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">// Convenience template and wrapper</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="keyword">template</span> &lt;<span class="keyword">template</span> &lt;<span class="keyword">typename</span>, u<span class="keywordtype">int</span>32_t, u<span class="keywordtype">int</span>32_t, u<span class="keywordtype">int</span>32_t&gt; <span class="keyword">typename</span> R_array_acc,</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>          <span class="keyword">typename</span> R_acc_arg&gt;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html">  430</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structaxi__vdma_1_1block__template.html">block_template</a> {</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    <span class="keyword">template</span> &lt;<span class="keyword">typename</span> R, u<span class="keywordtype">int</span>32_t O&gt;</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">  432</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc</a> = R_array_acc&lt;R, O, 0, 0&gt;;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#aad99fca32d6fd9e337c03cee3814be3a">  435</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;mm2s_vdmacr_t, 0x0&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#aad99fca32d6fd9e337c03cee3814be3a">mm2s_vdmacr</a>;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#a43603d3cc9dcba41cb65e526a4e039f9">  437</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;mm2s_vdmasr_t, 0x4&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a43603d3cc9dcba41cb65e526a4e039f9">mm2s_vdmasr</a>;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#aaa9400aa79bb0cad29f7393c924bc10e">  439</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;mm2s_reg_index_t, 0x14&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#aaa9400aa79bb0cad29f7393c924bc10e">mm2s_reg_index</a>;</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#a222551b6d15b97040499aecc6515db7e">  441</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;park_ptr_reg_t, 0x28&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a222551b6d15b97040499aecc6515db7e">park_ptr_reg</a>;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#af50f492384b517a471c29228c6d7b4cc">  443</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;vdma_version_t, 0x2c&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#af50f492384b517a471c29228c6d7b4cc">vdma_version</a>;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#a692aa7c6d68a039244a3a4cf11cc9d60">  445</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;s2mm_vdmacr_t, 0x30&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a692aa7c6d68a039244a3a4cf11cc9d60">s2mm_vdmacr</a>;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#affa5ce937d45b1a1b09d8ca9d0ca10a6">  447</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;s2mm_vdmasr_t, 0x34&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#affa5ce937d45b1a1b09d8ca9d0ca10a6">s2mm_vdmasr</a>;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#aeef33d5c55dc686638c1696086154c93">  449</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;s2mm_vdma_irq_mask_t, 0x3c&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#aeef33d5c55dc686638c1696086154c93">s2mm_vdma_irq_mask</a>;</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#a9ee0895c55ee2f650a993f7780ec026f">  451</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;s2mm_reg_index_t, 0x44&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a9ee0895c55ee2f650a993f7780ec026f">s2mm_reg_index</a>;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#a7706565fc0965ee7aef0cd058dfa0cdb">  453</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;mm2s_vsize_t, 0x50&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a7706565fc0965ee7aef0cd058dfa0cdb">mm2s_vsize</a>;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#a21610600f2e0807903126889c362fa21">  455</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;mm2s_hsize_t, 0x54&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a21610600f2e0807903126889c362fa21">mm2s_hsize</a>;</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#ac144eb88f7144ddc743abed38c57b2eb">  457</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;mm2s_frmdly_stride_t, 0x58&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#ac144eb88f7144ddc743abed38c57b2eb">mm2s_frmdly_stride</a>;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#a38e62391f7ccf03b1f5d7953ac3075f5">  459</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;s2mm_vsize_t, 0xa0&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a38e62391f7ccf03b1f5d7953ac3075f5">s2mm_vsize</a>;</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#abd9d4910df887328944f1a81f8f7fb32">  461</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;s2mm_hsize_t, 0xa4&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#abd9d4910df887328944f1a81f8f7fb32">s2mm_hsize</a>;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#ae172120e3be5e41211ee277a63383e9b">  463</a></span>    <a class="code hl_typedef" href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">R_acc&lt;s2mm_frmdly_stride_t, 0xa8&gt;</a> <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#ae172120e3be5e41211ee277a63383e9b">s2mm_frmdly_stride</a>;</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#a1e7a28e93c664e57922501d862cdaaa8">  466</a></span>    R_array_acc&lt;mm2s_sa_t, 0x5c, 16, 4&gt; <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a1e7a28e93c664e57922501d862cdaaa8">mm2s_sa</a>;</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#a71bc289ee6edc1e54b638cff8da493d9">  468</a></span>    R_array_acc&lt;s2mm_sa_t, 0xac, 16, 4&gt; <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a71bc289ee6edc1e54b638cff8da493d9">s2mm_sa</a>;</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="structaxi__vdma_1_1block__template.html#af5afc9832acd425d7ae19a12d8a67173">  470</a></span>    <a class="code hl_function" href="structaxi__vdma_1_1block__template.html#af5afc9832acd425d7ae19a12d8a67173">block_template</a>(R_acc_arg arg)</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>        : <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#aad99fca32d6fd9e337c03cee3814be3a">mm2s_vdmacr</a>{arg}</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a43603d3cc9dcba41cb65e526a4e039f9">mm2s_vdmasr</a>{arg}</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#aaa9400aa79bb0cad29f7393c924bc10e">mm2s_reg_index</a>{arg}</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a222551b6d15b97040499aecc6515db7e">park_ptr_reg</a>{arg}</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#af50f492384b517a471c29228c6d7b4cc">vdma_version</a>{arg}</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a692aa7c6d68a039244a3a4cf11cc9d60">s2mm_vdmacr</a>{arg}</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#affa5ce937d45b1a1b09d8ca9d0ca10a6">s2mm_vdmasr</a>{arg}</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#aeef33d5c55dc686638c1696086154c93">s2mm_vdma_irq_mask</a>{arg}</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a9ee0895c55ee2f650a993f7780ec026f">s2mm_reg_index</a>{arg}</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a7706565fc0965ee7aef0cd058dfa0cdb">mm2s_vsize</a>{arg}</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a21610600f2e0807903126889c362fa21">mm2s_hsize</a>{arg}</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#ac144eb88f7144ddc743abed38c57b2eb">mm2s_frmdly_stride</a>{arg}</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a38e62391f7ccf03b1f5d7953ac3075f5">s2mm_vsize</a>{arg}</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#abd9d4910df887328944f1a81f8f7fb32">s2mm_hsize</a>{arg}</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#ae172120e3be5e41211ee277a63383e9b">s2mm_frmdly_stride</a>{arg}</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a1e7a28e93c664e57922501d862cdaaa8">mm2s_sa</a>{arg}</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>        , <a class="code hl_variable" href="structaxi__vdma_1_1block__template.html#a71bc289ee6edc1e54b638cff8da493d9">s2mm_sa</a>{arg} {}</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>};</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="keyword">template</span> &lt;<span class="keyword">template</span> &lt;<span class="keyword">typename</span>, u<span class="keywordtype">int</span>32_t, u<span class="keywordtype">int</span>32_t, u<span class="keywordtype">int</span>32_t&gt; <span class="keyword">typename</span> R_array_acc&gt;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="namespaceaxi__vdma.html#a4424aed034871033a023500e857dc774">  498</a></span><span class="keyword">using </span><a class="code hl_struct" href="structaxi__vdma_1_1block__template.html">block</a> =</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>    <a class="code hl_struct" href="structaxi__vdma_1_1block__template.html">block_template&lt;R_array_acc, typename R_array_acc&lt;mm2s_vdmacr_t, 0, 0, 0&gt;::constructor_arg_type</a>&gt;;</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>}  <span class="comment">// namespace axi_vdma</span></div>
<div class="ttc" id="anamespaceaxi__vdma_html"><div class="ttname"><a href="namespaceaxi__vdma.html">axi_vdma</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:22</div></div>
<div class="ttc" id="anamespaceaxi__vdma_html_a38d4dabb1fdb55f714ca8def6c4a1c7c"><div class="ttname"><a href="namespaceaxi__vdma.html#a38d4dabb1fdb55f714ca8def6c4a1c7c">axi_vdma::_HECTARE_PACKED</a></div><div class="ttdeci">struct axi_vdma::mm2s_vdmacr_t _HECTARE_PACKED</div></div>
<div class="ttc" id="anamespaceaxi__vdma_html_a6ab736e9d148889f100e26dd4e19c83c"><div class="ttname"><a href="namespaceaxi__vdma.html#a6ab736e9d148889f100e26dd4e19c83c">axi_vdma::mm2s_sa_t</a></div><div class="ttdeci">uint32_t mm2s_sa_t</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:409</div></div>
<div class="ttc" id="anamespaceaxi__vdma_html_a908f405e255829873b0b6bf93e1bcf29"><div class="ttname"><a href="namespaceaxi__vdma.html#a908f405e255829873b0b6bf93e1bcf29">axi_vdma::s2mm_sa_t</a></div><div class="ttdeci">uint32_t s2mm_sa_t</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:416</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html">axi_vdma::block_template</a></div><div class="ttdoc">Template class for the axi_vdma block, containing accessors for all its registers.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:430</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_a1e7a28e93c664e57922501d862cdaaa8"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#a1e7a28e93c664e57922501d862cdaaa8">axi_vdma::block_template::mm2s_sa</a></div><div class="ttdeci">R_array_acc&lt; mm2s_sa_t, 0x5c, 16, 4 &gt; mm2s_sa</div><div class="ttdoc">Register array accessor for MM2S Start Address Register 1.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:466</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_a21610600f2e0807903126889c362fa21"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#a21610600f2e0807903126889c362fa21">axi_vdma::block_template::mm2s_hsize</a></div><div class="ttdeci">R_acc&lt; mm2s_hsize_t, 0x54 &gt; mm2s_hsize</div><div class="ttdoc">Register accessor for MM2S Horizontal Size.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:455</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_a222551b6d15b97040499aecc6515db7e"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#a222551b6d15b97040499aecc6515db7e">axi_vdma::block_template::park_ptr_reg</a></div><div class="ttdeci">R_acc&lt; park_ptr_reg_t, 0x28 &gt; park_ptr_reg</div><div class="ttdoc">Register accessor for Park Pointer Register.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:441</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_a38e62391f7ccf03b1f5d7953ac3075f5"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#a38e62391f7ccf03b1f5d7953ac3075f5">axi_vdma::block_template::s2mm_vsize</a></div><div class="ttdeci">R_acc&lt; s2mm_vsize_t, 0xa0 &gt; s2mm_vsize</div><div class="ttdoc">Register accessor for S2MM Vertical Size.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:459</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_a43603d3cc9dcba41cb65e526a4e039f9"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#a43603d3cc9dcba41cb65e526a4e039f9">axi_vdma::block_template::mm2s_vdmasr</a></div><div class="ttdeci">R_acc&lt; mm2s_vdmasr_t, 0x4 &gt; mm2s_vdmasr</div><div class="ttdoc">Register accessor for MM2S VDMA Status Register.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:437</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_a692aa7c6d68a039244a3a4cf11cc9d60"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#a692aa7c6d68a039244a3a4cf11cc9d60">axi_vdma::block_template::s2mm_vdmacr</a></div><div class="ttdeci">R_acc&lt; s2mm_vdmacr_t, 0x30 &gt; s2mm_vdmacr</div><div class="ttdoc">Register accessor for S2MM VDMA Control Register.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:445</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_a71bc289ee6edc1e54b638cff8da493d9"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#a71bc289ee6edc1e54b638cff8da493d9">axi_vdma::block_template::s2mm_sa</a></div><div class="ttdeci">R_array_acc&lt; s2mm_sa_t, 0xac, 16, 4 &gt; s2mm_sa</div><div class="ttdoc">Register array accessor for S2MM Start Address Register 1.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:468</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_a7706565fc0965ee7aef0cd058dfa0cdb"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#a7706565fc0965ee7aef0cd058dfa0cdb">axi_vdma::block_template::mm2s_vsize</a></div><div class="ttdeci">R_acc&lt; mm2s_vsize_t, 0x50 &gt; mm2s_vsize</div><div class="ttdoc">Register accessor for MM2S Vertical Size.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:453</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_a9ee0895c55ee2f650a993f7780ec026f"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#a9ee0895c55ee2f650a993f7780ec026f">axi_vdma::block_template::s2mm_reg_index</a></div><div class="ttdeci">R_acc&lt; s2mm_reg_index_t, 0x44 &gt; s2mm_reg_index</div><div class="ttdoc">Register accessor for S2MM Register Index.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:451</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_aaa9400aa79bb0cad29f7393c924bc10e"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#aaa9400aa79bb0cad29f7393c924bc10e">axi_vdma::block_template::mm2s_reg_index</a></div><div class="ttdeci">R_acc&lt; mm2s_reg_index_t, 0x14 &gt; mm2s_reg_index</div><div class="ttdoc">Register accessor for MM2S Register Index.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:439</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_aad99fca32d6fd9e337c03cee3814be3a"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#aad99fca32d6fd9e337c03cee3814be3a">axi_vdma::block_template::mm2s_vdmacr</a></div><div class="ttdeci">R_acc&lt; mm2s_vdmacr_t, 0x0 &gt; mm2s_vdmacr</div><div class="ttdoc">Register accessor for MM2S VDMA Control Register.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:435</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_abd9d4910df887328944f1a81f8f7fb32"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#abd9d4910df887328944f1a81f8f7fb32">axi_vdma::block_template::s2mm_hsize</a></div><div class="ttdeci">R_acc&lt; s2mm_hsize_t, 0xa4 &gt; s2mm_hsize</div><div class="ttdoc">Register accessor for S2MM Horizontal Size.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:461</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_ac144eb88f7144ddc743abed38c57b2eb"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#ac144eb88f7144ddc743abed38c57b2eb">axi_vdma::block_template::mm2s_frmdly_stride</a></div><div class="ttdeci">R_acc&lt; mm2s_frmdly_stride_t, 0x58 &gt; mm2s_frmdly_stride</div><div class="ttdoc">Register accessor for MM2S Frame Delay and Stride.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:457</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_ad6f737a5910a6c88addb46a09d3e4307"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#ad6f737a5910a6c88addb46a09d3e4307">axi_vdma::block_template::R_acc</a></div><div class="ttdeci">R_array_acc&lt; R, O, 0, 0 &gt; R_acc</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:432</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_ae172120e3be5e41211ee277a63383e9b"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#ae172120e3be5e41211ee277a63383e9b">axi_vdma::block_template::s2mm_frmdly_stride</a></div><div class="ttdeci">R_acc&lt; s2mm_frmdly_stride_t, 0xa8 &gt; s2mm_frmdly_stride</div><div class="ttdoc">Register accessor for S2MM Frame Delay and Stride.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:463</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_aeef33d5c55dc686638c1696086154c93"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#aeef33d5c55dc686638c1696086154c93">axi_vdma::block_template::s2mm_vdma_irq_mask</a></div><div class="ttdeci">R_acc&lt; s2mm_vdma_irq_mask_t, 0x3c &gt; s2mm_vdma_irq_mask</div><div class="ttdoc">Register accessor for S2MM Error Interrupt Mask Register.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:449</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_af50f492384b517a471c29228c6d7b4cc"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#af50f492384b517a471c29228c6d7b4cc">axi_vdma::block_template::vdma_version</a></div><div class="ttdeci">R_acc&lt; vdma_version_t, 0x2c &gt; vdma_version</div><div class="ttdoc">Register accessor for AXI VDMA Version Register.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:443</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_af5afc9832acd425d7ae19a12d8a67173"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#af5afc9832acd425d7ae19a12d8a67173">axi_vdma::block_template::block_template</a></div><div class="ttdeci">block_template(R_acc_arg arg)</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:470</div></div>
<div class="ttc" id="astructaxi__vdma_1_1block__template_html_affa5ce937d45b1a1b09d8ca9d0ca10a6"><div class="ttname"><a href="structaxi__vdma_1_1block__template.html#affa5ce937d45b1a1b09d8ca9d0ca10a6">axi_vdma::block_template::s2mm_vdmasr</a></div><div class="ttdeci">R_acc&lt; s2mm_vdmasr_t, 0x34 &gt; s2mm_vdmasr</div><div class="ttdoc">Register accessor for S2MM VDMA Status Register.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:447</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__frmdly__stride__t_html"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html">axi_vdma::mm2s_frmdly_stride_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:349</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__frmdly__stride__t_html_a870f042db63af4cc0ebfa7c53b6f4474"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html#a870f042db63af4cc0ebfa7c53b6f4474">axi_vdma::mm2s_frmdly_stride_t::rsvd_31_29</a></div><div class="ttdeci">unsigned rsvd_31_29</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:358</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__frmdly__stride__t_html_aa0b951fd6c439cb548c155d149a703b6"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html#aa0b951fd6c439cb548c155d149a703b6">axi_vdma::mm2s_frmdly_stride_t::rsvd_23_16</a></div><div class="ttdeci">uint8_t rsvd_23_16</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:353</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__frmdly__stride__t_html_aba8d5f58abc78fca8b4a25abf15df771"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html#aba8d5f58abc78fca8b4a25abf15df771">axi_vdma::mm2s_frmdly_stride_t::stride</a></div><div class="ttdeci">uint16_t stride</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:352</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__frmdly__stride__t_html_aebf8a8ba793e848c25e24f0f551ed7ea"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__frmdly__stride__t.html#aebf8a8ba793e848c25e24f0f551ed7ea">axi_vdma::mm2s_frmdly_stride_t::frame_delay</a></div><div class="ttdeci">unsigned frame_delay</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:357</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__hsize__t_html"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__hsize__t.html">axi_vdma::mm2s_hsize_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:337</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__hsize__t_html_a57fcfb21250b1dde7a46240b7654f9b5"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__hsize__t.html#a57fcfb21250b1dde7a46240b7654f9b5">axi_vdma::mm2s_hsize_t::rsvd_31_16</a></div><div class="ttdeci">uint16_t rsvd_31_16</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:341</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__hsize__t_html_a9e35a3fd0308d983bfa236e483c2b3b5"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__hsize__t.html#a9e35a3fd0308d983bfa236e483c2b3b5">axi_vdma::mm2s_hsize_t::horizontal_size</a></div><div class="ttdeci">uint16_t horizontal_size</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:340</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__reg__index__t_html"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__reg__index__t.html">axi_vdma::mm2s_reg_index_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:128</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__reg__index__t_html_a888e4107100594ef6b58ec45ddc18784"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__reg__index__t.html#a888e4107100594ef6b58ec45ddc18784">axi_vdma::mm2s_reg_index_t::rsvd_31_1</a></div><div class="ttdeci">unsigned rsvd_31_1</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:133</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__reg__index__t_html_ae2c9777ed2e12971eb9684420f7ffe13"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__reg__index__t.html#ae2c9777ed2e12971eb9684420f7ffe13">axi_vdma::mm2s_reg_index_t::mm2s_reg_index</a></div><div class="ttdeci">bool mm2s_reg_index</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:132</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html">axi_vdma::mm2s_vdmacr_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:30</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_a0d4137575a65684657464f45a75eef0c"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a0d4137575a65684657464f45a75eef0c">axi_vdma::mm2s_vdmacr_t::rs</a></div><div class="ttdeci">bool rs</div><div class="ttdoc">Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:32</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_a10c6433ebfa2451f97f24e31f057148f"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a10c6433ebfa2451f97f24e31f057148f">axi_vdma::mm2s_vdmacr_t::repeat_en</a></div><div class="ttdeci">bool repeat_en</div><div class="ttdoc">Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI V...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:65</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_a18ef24a84100f83d26d2cafa2503acf4"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a18ef24a84100f83d26d2cafa2503acf4">axi_vdma::mm2s_vdmacr_t::frm_cnt_irq_en</a></div><div class="ttdeci">bool frm_cnt_irq_en</div><div class="ttdoc">Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrup...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:56</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_a3a319b89ad3132c4c7a1d9bf2f42d9b4"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a3a319b89ad3132c4c7a1d9bf2f42d9b4">axi_vdma::mm2s_vdmacr_t::reset</a></div><div class="ttdeci">bool reset</div><div class="ttdoc">Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be ...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:40</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_a3e5f25d3dabc4b900ac16ea154051dbe"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a3e5f25d3dabc4b900ac16ea154051dbe">axi_vdma::mm2s_vdmacr_t::rsvd_6_5</a></div><div class="ttdeci">unsigned rsvd_6_5</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:47</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_a457e65a9f68ef160761d0e94726bdbc5"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a457e65a9f68ef160761d0e94726bdbc5">axi_vdma::mm2s_vdmacr_t::frame_cnt_en</a></div><div class="ttdeci">bool frame_cnt_en</div><div class="ttdoc">Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:46</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_a4e04eff800ea010d1808bfd3196ed8ef"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a4e04eff800ea010d1808bfd3196ed8ef">axi_vdma::mm2s_vdmacr_t::err_irq_en</a></div><div class="ttdeci">bool err_irq_en</div><div class="ttdoc">Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt ou...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:62</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_a53f1afa9bfb100ef27c29be7e084c498"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a53f1afa9bfb100ef27c29be7e084c498">axi_vdma::mm2s_vdmacr_t::dly_cnt_irq_en</a></div><div class="ttdeci">bool dly_cnt_irq_en</div><div class="ttdoc">Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an inte...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:59</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_a66d01725a663ec2ae34b75294c412e1d"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a66d01725a663ec2ae34b75294c412e1d">axi_vdma::mm2s_vdmacr_t::circular_park</a></div><div class="ttdeci">bool circular_park</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:37</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_a79f5987e87f03ff719ed8e52a66e6572"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#a79f5987e87f03ff719ed8e52a66e6572">axi_vdma::mm2s_vdmacr_t::genlock_en</a></div><div class="ttdeci">bool genlock_en</div><div class="ttdoc">Enables Genlock or Dynamic Genlock Synchronization. 0 - Genlock or Dynamic Genlock Synchronization di...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:43</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_aabb8d9e81a6e0e6c66147930cbfcd5da"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#aabb8d9e81a6e0e6c66147930cbfcd5da">axi_vdma::mm2s_vdmacr_t::irq_frame_count</a></div><div class="ttdeci">uint8_t irq_frame_count</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:71</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_aead7b3a366eb0fdd62da2b11b803f064"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#aead7b3a366eb0fdd62da2b11b803f064">axi_vdma::mm2s_vdmacr_t::irq_delay_count</a></div><div class="ttdeci">uint8_t irq_delay_count</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:75</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_af196483aa662f34a11ed05b720721e89"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#af196483aa662f34a11ed05b720721e89">axi_vdma::mm2s_vdmacr_t::genlock_src</a></div><div class="ttdeci">bool genlock_src</div><div class="ttdoc">Selects internal or external genlock bus. This bit is set by default when both channels are enabled a...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:50</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmacr__t_html_afb555c876ffb82828783280cfb4200ee"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmacr__t.html#afb555c876ffb82828783280cfb4200ee">axi_vdma::mm2s_vdmacr_t::rd_pntr_num</a></div><div class="ttdeci">unsigned rd_pntr_num</div><div class="ttdoc">Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Mas...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:53</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html">axi_vdma::mm2s_vdmasr_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:83</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html_a23d16e2885835901b46cd20b25a2a8d9"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a23d16e2885835901b46cd20b25a2a8d9">axi_vdma::mm2s_vdmasr_t::vdma_dec_err</a></div><div class="ttdeci">bool vdma_dec_err</div><div class="ttdoc">VDMA Decode Error. This error occurs if the address request is to an invalid address....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:100</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html_a249e3b77a4974b9891c38aac01b1316b"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a249e3b77a4974b9891c38aac01b1316b">axi_vdma::mm2s_vdmasr_t::dly_cnt_irq</a></div><div class="ttdeci">bool dly_cnt_irq</div><div class="ttdoc">Interrupt on Delay. 0 - No Delay Interrupt. 1 - Delay Interrupt detected. If enabled (DMACR....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:110</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html_a4c7340db5ab35c5a5c64a313c9efc3bd"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a4c7340db5ab35c5a5c64a313c9efc3bd">axi_vdma::mm2s_vdmasr_t::err_irq</a></div><div class="ttdeci">bool err_irq</div><div class="ttdoc">Interrupt on Error. 0 - No error Interrupt. 1 - Error interrupt detected. If enabled (VDMACR....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:113</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html_a58110591789e133edaa6143b9be53db0"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a58110591789e133edaa6143b9be53db0">axi_vdma::mm2s_vdmasr_t::frm_cnt_irq</a></div><div class="ttdeci">bool frm_cnt_irq</div><div class="ttdoc">Frame Count Interrupt. 0 - No Frame Count Interrupt. 1 - Frame Count Interrupt detected....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:107</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html_a6024a8d9122cf591635ded8b003dfc51"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a6024a8d9122cf591635ded8b003dfc51">axi_vdma::mm2s_vdmasr_t::rsvd_11_8</a></div><div class="ttdeci">unsigned rsvd_11_8</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:104</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html_a88711ba6ededec8fdf4be47cd83a7c0c"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#a88711ba6ededec8fdf4be47cd83a7c0c">axi_vdma::mm2s_vdmasr_t::vdma_slv_err</a></div><div class="ttdeci">bool vdma_slv_err</div><div class="ttdoc">VDMA Slave Error. 0 - No VDMA Slave Errors. 1 - VDMA Slave Error detected. VDMA Engine halts....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:97</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html_aa8d936cfb2df8ded7de0d1cae36e3efd"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#aa8d936cfb2df8ded7de0d1cae36e3efd">axi_vdma::mm2s_vdmasr_t::irq_delay_cnt_sts</a></div><div class="ttdeci">uint8_t irq_delay_cnt_sts</div><div class="ttdoc">Interrupt Delay Count Status. Indicates current interrupt delay time value.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:120</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html_aba790d81434db986a70373dbec1c0b79"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#aba790d81434db986a70373dbec1c0b79">axi_vdma::mm2s_vdmasr_t::rsvd_3_1</a></div><div class="ttdeci">unsigned rsvd_3_1</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:89</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html_ac6f926f54bdc103e97ea9e52290a26ed"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#ac6f926f54bdc103e97ea9e52290a26ed">axi_vdma::mm2s_vdmasr_t::sof_early_err</a></div><div class="ttdeci">bool sof_early_err</div><div class="ttdoc">Start of Frame Early Error 0 - No start-of-frame Error 1 - Start of Frame Early Error detected This e...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:103</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html_ad745892a36b644b64480c906b7da3af6"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#ad745892a36b644b64480c906b7da3af6">axi_vdma::mm2s_vdmasr_t::vdma_int_err</a></div><div class="ttdeci">bool vdma_int_err</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:94</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html_ae25b36f4cbd8ef6360a85fe7eeb78c06"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#ae25b36f4cbd8ef6360a85fe7eeb78c06">axi_vdma::mm2s_vdmasr_t::halted</a></div><div class="ttdeci">bool halted</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:88</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html_af3ea70e90a35983baf812ddf83c5613a"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#af3ea70e90a35983baf812ddf83c5613a">axi_vdma::mm2s_vdmasr_t::irq_frame_cnt_sts</a></div><div class="ttdeci">uint8_t irq_frame_cnt_sts</div><div class="ttdoc">Interrupt Frame Count Status. Indicates current interrupt frame count value.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:117</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vdmasr__t_html_af4a0c508785bacf7908911ccbdc3e5cc"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vdmasr__t.html#af4a0c508785bacf7908911ccbdc3e5cc">axi_vdma::mm2s_vdmasr_t::rsvd_15_15</a></div><div class="ttdeci">unsigned rsvd_15_15</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:114</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vsize__t_html"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vsize__t.html">axi_vdma::mm2s_vsize_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:325</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vsize__t_html_a660758d6ec29548dc8098a4b0d5aa56d"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vsize__t.html#a660758d6ec29548dc8098a4b0d5aa56d">axi_vdma::mm2s_vsize_t::vertical_size</a></div><div class="ttdeci">unsigned vertical_size</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:328</div></div>
<div class="ttc" id="astructaxi__vdma_1_1mm2s__vsize__t_html_a94c0a119b8a0ad2e2b67acf66a33ea87"><div class="ttname"><a href="structaxi__vdma_1_1mm2s__vsize__t.html#a94c0a119b8a0ad2e2b67acf66a33ea87">axi_vdma::mm2s_vsize_t::rsvd_31_13</a></div><div class="ttdeci">unsigned rsvd_31_13</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:329</div></div>
<div class="ttc" id="astructaxi__vdma_1_1park__ptr__reg__t_html"><div class="ttname"><a href="structaxi__vdma_1_1park__ptr__reg__t.html">axi_vdma::park_ptr_reg_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:141</div></div>
<div class="ttc" id="astructaxi__vdma_1_1park__ptr__reg__t_html_a083e582b53318883f37d2f16dc7b0994"><div class="ttname"><a href="structaxi__vdma_1_1park__ptr__reg__t.html#a083e582b53318883f37d2f16dc7b0994">axi_vdma::park_ptr_reg_t::rsvd_7_5</a></div><div class="ttdeci">unsigned rsvd_7_5</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:144</div></div>
<div class="ttc" id="astructaxi__vdma_1_1park__ptr__reg__t_html_a137f0ebaffff85602b4bd751b28cfce5"><div class="ttname"><a href="structaxi__vdma_1_1park__ptr__reg__t.html#a137f0ebaffff85602b4bd751b28cfce5">axi_vdma::park_ptr_reg_t::wr_frm_store</a></div><div class="ttdeci">unsigned wr_frm_store</div><div class="ttdoc">Write Frame Store number. Indicates current frame number being operated on by the S2MM channel....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:155</div></div>
<div class="ttc" id="astructaxi__vdma_1_1park__ptr__reg__t_html_aaf3a0214a481f92fec6b747e56e5a657"><div class="ttname"><a href="structaxi__vdma_1_1park__ptr__reg__t.html#aaf3a0214a481f92fec6b747e56e5a657">axi_vdma::park_ptr_reg_t::rsvd_23_21</a></div><div class="ttdeci">unsigned rsvd_23_21</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:152</div></div>
<div class="ttc" id="astructaxi__vdma_1_1park__ptr__reg__t_html_ab6f322e276fc3623211c5fea8c0e75ab"><div class="ttname"><a href="structaxi__vdma_1_1park__ptr__reg__t.html#ab6f322e276fc3623211c5fea8c0e75ab">axi_vdma::park_ptr_reg_t::wr_frm_ptr_ref</a></div><div class="ttdeci">unsigned wr_frm_ptr_ref</div><div class="ttdoc">Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on ...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:147</div></div>
<div class="ttc" id="astructaxi__vdma_1_1park__ptr__reg__t_html_abc44b40114dd51770d9cd23b2569894f"><div class="ttname"><a href="structaxi__vdma_1_1park__ptr__reg__t.html#abc44b40114dd51770d9cd23b2569894f">axi_vdma::park_ptr_reg_t::rsvd_31_29</a></div><div class="ttdeci">unsigned rsvd_31_29</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:156</div></div>
<div class="ttc" id="astructaxi__vdma_1_1park__ptr__reg__t_html_ad619b6417cac16d15777f5ed37b2553b"><div class="ttname"><a href="structaxi__vdma_1_1park__ptr__reg__t.html#ad619b6417cac16d15777f5ed37b2553b">axi_vdma::park_ptr_reg_t::rd_frm_ptr_ref</a></div><div class="ttdeci">unsigned rd_frm_ptr_ref</div><div class="ttdoc">Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on t...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:143</div></div>
<div class="ttc" id="astructaxi__vdma_1_1park__ptr__reg__t_html_ae4596914689b88d77ddf4ae7b5bee089"><div class="ttname"><a href="structaxi__vdma_1_1park__ptr__reg__t.html#ae4596914689b88d77ddf4ae7b5bee089">axi_vdma::park_ptr_reg_t::rd_frm_store</a></div><div class="ttdeci">unsigned rd_frm_store</div><div class="ttdoc">Read Frame Store number. Indicates the frame number being operated on by the MM2S channel....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:151</div></div>
<div class="ttc" id="astructaxi__vdma_1_1park__ptr__reg__t_html_aed01f9a23597c9a70483091de9a59b73"><div class="ttname"><a href="structaxi__vdma_1_1park__ptr__reg__t.html#aed01f9a23597c9a70483091de9a59b73">axi_vdma::park_ptr_reg_t::rsvd_15_13</a></div><div class="ttdeci">unsigned rsvd_15_13</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:148</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__frmdly__stride__t_html"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html">axi_vdma::s2mm_frmdly_stride_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:391</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__frmdly__stride__t_html_a0488e7c5a31744eecf7318c42e6920d8"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html#a0488e7c5a31744eecf7318c42e6920d8">axi_vdma::s2mm_frmdly_stride_t::stride</a></div><div class="ttdeci">uint16_t stride</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:394</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__frmdly__stride__t_html_a2021e256b63996244e395054f000c796"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html#a2021e256b63996244e395054f000c796">axi_vdma::s2mm_frmdly_stride_t::frame_delay</a></div><div class="ttdeci">unsigned frame_delay</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:399</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__frmdly__stride__t_html_a2ae9d7c7faf7cd5ba732d25df0505335"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html#a2ae9d7c7faf7cd5ba732d25df0505335">axi_vdma::s2mm_frmdly_stride_t::rsvd_23_16</a></div><div class="ttdeci">uint8_t rsvd_23_16</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:395</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__frmdly__stride__t_html_a7e560ebbc9d7c1a9a090b604be57f1c9"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__frmdly__stride__t.html#a7e560ebbc9d7c1a9a090b604be57f1c9">axi_vdma::s2mm_frmdly_stride_t::rsvd_31_29</a></div><div class="ttdeci">unsigned rsvd_31_29</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:400</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__hsize__t_html"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__hsize__t.html">axi_vdma::s2mm_hsize_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:379</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__hsize__t_html_a89a298ea971c222aa2ac46d4bf4fcea6"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__hsize__t.html#a89a298ea971c222aa2ac46d4bf4fcea6">axi_vdma::s2mm_hsize_t::rsvd_31_16</a></div><div class="ttdeci">uint16_t rsvd_31_16</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:383</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__hsize__t_html_aec5560933227dd6b7a3857e97f357750"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__hsize__t.html#aec5560933227dd6b7a3857e97f357750">axi_vdma::s2mm_hsize_t::horizontal_size</a></div><div class="ttdeci">uint16_t horizontal_size</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:382</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__reg__index__t_html"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__reg__index__t.html">axi_vdma::s2mm_reg_index_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:312</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__reg__index__t_html_a43582f80d10f3595e8374c155edd626c"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__reg__index__t.html#a43582f80d10f3595e8374c155edd626c">axi_vdma::s2mm_reg_index_t::rsvd_31_1</a></div><div class="ttdeci">unsigned rsvd_31_1</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:317</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__reg__index__t_html_a584c800a70d8171876ce2f36adba4995"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__reg__index__t.html#a584c800a70d8171876ce2f36adba4995">axi_vdma::s2mm_reg_index_t::s2mm_reg_index</a></div><div class="ttdeci">bool s2mm_reg_index</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:316</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdma__irq__mask__t_html"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html">axi_vdma::s2mm_vdma_irq_mask_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:287</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdma__irq__mask__t_html_a9a49e3355dccfb7c3360d9878194bdd7"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#a9a49e3355dccfb7c3360d9878194bdd7">axi_vdma::s2mm_vdma_irq_mask_t::irq_mask_eol_early_err</a></div><div class="ttdeci">bool irq_mask_eol_early_err</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:294</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdma__irq__mask__t_html_aab7cc25570399b58863e396aa8b223e9"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#aab7cc25570399b58863e396aa8b223e9">axi_vdma::s2mm_vdma_irq_mask_t::irq_mask_eol_late_err</a></div><div class="ttdeci">bool irq_mask_eol_late_err</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:302</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdma__irq__mask__t_html_ace05ca638105c3545a3dabd1932d5d88"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#ace05ca638105c3545a3dabd1932d5d88">axi_vdma::s2mm_vdma_irq_mask_t::irq_mask_sof_early_err</a></div><div class="ttdeci">bool irq_mask_sof_early_err</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:290</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdma__irq__mask__t_html_ad57a6a6da6cb184910c88e747b549d0b"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#ad57a6a6da6cb184910c88e747b549d0b">axi_vdma::s2mm_vdma_irq_mask_t::irq_mask_sof_late_err</a></div><div class="ttdeci">bool irq_mask_sof_late_err</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:298</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdma__irq__mask__t_html_ad87f0b6c4cf2ec891b82e95bf5b99f75"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdma__irq__mask__t.html#ad87f0b6c4cf2ec891b82e95bf5b99f75">axi_vdma::s2mm_vdma_irq_mask_t::rsvd_31_4</a></div><div class="ttdeci">unsigned rsvd_31_4</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:303</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html">axi_vdma::s2mm_vdmacr_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:181</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_a4d369f1d753eea3325b59dc3c0233fc2"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a4d369f1d753eea3325b59dc3c0233fc2">axi_vdma::s2mm_vdmacr_t::err_irq_en</a></div><div class="ttdeci">bool err_irq_en</div><div class="ttdoc">Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt ou...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:213</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_a5649f66934cf7fa487ce90302f7695b3"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a5649f66934cf7fa487ce90302f7695b3">axi_vdma::s2mm_vdmacr_t::reset</a></div><div class="ttdeci">bool reset</div><div class="ttdoc">Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be ...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:191</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_a6d076978380e6ca71aa30d31fe88ac14"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a6d076978380e6ca71aa30d31fe88ac14">axi_vdma::s2mm_vdmacr_t::frm_cnt_irq_en</a></div><div class="ttdeci">bool frm_cnt_irq_en</div><div class="ttdoc">Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrup...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:207</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_a78ab3859d0f265ebb25b4fdb7839c1fb"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a78ab3859d0f265ebb25b4fdb7839c1fb">axi_vdma::s2mm_vdmacr_t::circular_park</a></div><div class="ttdeci">bool circular_park</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:188</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_a893cfcab6ea2342e0f9ddfc9b0259f21"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a893cfcab6ea2342e0f9ddfc9b0259f21">axi_vdma::s2mm_vdmacr_t::frame_cnt_en</a></div><div class="ttdeci">bool frame_cnt_en</div><div class="ttdoc">Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:197</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_a8ae04d7451d51b35f9b6d69131f7136b"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a8ae04d7451d51b35f9b6d69131f7136b">axi_vdma::s2mm_vdmacr_t::irq_delay_count</a></div><div class="ttdeci">uint8_t irq_delay_count</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:226</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_a92cf83beb20b87b72a9dd7e5bbc55ccc"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#a92cf83beb20b87b72a9dd7e5bbc55ccc">axi_vdma::s2mm_vdmacr_t::rs</a></div><div class="ttdeci">bool rs</div><div class="ttdoc">Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:183</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_ad745837b72687976ee086efca98b0e05"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#ad745837b72687976ee086efca98b0e05">axi_vdma::s2mm_vdmacr_t::genlock_src</a></div><div class="ttdeci">bool genlock_src</div><div class="ttdoc">Selects internal or external genlock bus. This bit is set by default when both channels are enabled a...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:201</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_ade37319fa24c5a0cbb13e746d023d487"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#ade37319fa24c5a0cbb13e746d023d487">axi_vdma::s2mm_vdmacr_t::rsvd_6_5</a></div><div class="ttdeci">unsigned rsvd_6_5</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:198</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_ae42a9ab6e9cfbf0101318d0b99658029"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#ae42a9ab6e9cfbf0101318d0b99658029">axi_vdma::s2mm_vdmacr_t::irq_frame_count</a></div><div class="ttdeci">uint8_t irq_frame_count</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:222</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_aed9da506fe3a4ff67840cd2fad5aed8b"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#aed9da506fe3a4ff67840cd2fad5aed8b">axi_vdma::s2mm_vdmacr_t::genlock_en</a></div><div class="ttdeci">bool genlock_en</div><div class="ttdoc">Enables Genlock or Dynamic Genlock Synchronization. 0 - Genlock or Dynamic Genlock Synchronization di...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:194</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_af223dedd4173554fe566e0521ebdd5b2"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#af223dedd4173554fe566e0521ebdd5b2">axi_vdma::s2mm_vdmacr_t::dly_cnt_irq_en</a></div><div class="ttdeci">bool dly_cnt_irq_en</div><div class="ttdoc">Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an inte...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:210</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_af331eb64bc174b625024315121369263"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#af331eb64bc174b625024315121369263">axi_vdma::s2mm_vdmacr_t::rd_pntr_num</a></div><div class="ttdeci">unsigned rd_pntr_num</div><div class="ttdoc">Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Mas...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:204</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmacr__t_html_afe616333678a964d70bf8a9eda66b9f8"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmacr__t.html#afe616333678a964d70bf8a9eda66b9f8">axi_vdma::s2mm_vdmacr_t::repeat_en</a></div><div class="ttdeci">bool repeat_en</div><div class="ttdoc">Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI V...</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:216</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html">axi_vdma::s2mm_vdmasr_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:234</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_a2d6401cbe706aea4e04140b96b01131a"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a2d6401cbe706aea4e04140b96b01131a">axi_vdma::s2mm_vdmasr_t::rsvd_3_1</a></div><div class="ttdeci">unsigned rsvd_3_1</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:240</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_a57a6ae5c0a04e29b49595fc80c4fb824"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a57a6ae5c0a04e29b49595fc80c4fb824">axi_vdma::s2mm_vdmasr_t::rsvd_10_9</a></div><div class="ttdeci">unsigned rsvd_10_9</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:258</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_a59fe89ecb2bf7779e2d40c5ea3896e8a"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a59fe89ecb2bf7779e2d40c5ea3896e8a">axi_vdma::s2mm_vdmasr_t::sof_early_err</a></div><div class="ttdeci">bool sof_early_err</div><div class="ttdoc">Start of Frame Early Error 0 - No start-of-frame Error 1 - Start of Frame Early Error detected....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:254</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_a77e4b3d019a41fab7b9fcf2f8d1bbd94"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a77e4b3d019a41fab7b9fcf2f8d1bbd94">axi_vdma::s2mm_vdmasr_t::frm_cnt_irq</a></div><div class="ttdeci">bool frm_cnt_irq</div><div class="ttdoc">Frame Count Interrupt. 0 - No Frame Count Interrupt. 1 - Frame Count Interrupt detected....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:264</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_a82549fd260dc45a3980c5ca317f5619d"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a82549fd260dc45a3980c5ca317f5619d">axi_vdma::s2mm_vdmasr_t::err_irq</a></div><div class="ttdeci">bool err_irq</div><div class="ttdoc">Interrupt on Error. 0 - No error Interrupt. 1 - Error interrupt detected. If enabled (VDMACR....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:270</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_a87f7a93d4a1336b73ffb93e313f21341"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#a87f7a93d4a1336b73ffb93e313f21341">axi_vdma::s2mm_vdmasr_t::irq_delay_cnt_sts</a></div><div class="ttdeci">uint8_t irq_delay_cnt_sts</div><div class="ttdoc">Interrupt Delay Count Status. Indicates current interrupt delay time value.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:279</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_ab6764980ab2d221e1e68312218494600"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ab6764980ab2d221e1e68312218494600">axi_vdma::s2mm_vdmasr_t::halted</a></div><div class="ttdeci">bool halted</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:239</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_ac257c076259305b11090dc4529601bfb"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ac257c076259305b11090dc4529601bfb">axi_vdma::s2mm_vdmasr_t::irq_frame_cnt_sts</a></div><div class="ttdeci">uint8_t irq_frame_cnt_sts</div><div class="ttdoc">Interrupt Frame Count Status. Indicates current interrupt frame count value.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:276</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_ac8aada919eec6cacdaff3ccf3ad6ffb9"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#ac8aada919eec6cacdaff3ccf3ad6ffb9">axi_vdma::s2mm_vdmasr_t::eol_late_err</a></div><div class="ttdeci">bool eol_late_err</div><div class="ttdoc">End of Line Late Error. 0 - No End of Line Late Error 1 - End of Line Late Error detected....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:273</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_aca8c56f16c062f0abcdd662f41d52196"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#aca8c56f16c062f0abcdd662f41d52196">axi_vdma::s2mm_vdmasr_t::vdma_int_err</a></div><div class="ttdeci">bool vdma_int_err</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:245</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_acaac74d744e1a291c0ef5bf9573ffb5b"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#acaac74d744e1a291c0ef5bf9573ffb5b">axi_vdma::s2mm_vdmasr_t::dly_cnt_irq</a></div><div class="ttdeci">bool dly_cnt_irq</div><div class="ttdoc">Interrupt on Delay. 0 - No Delay Interrupt. 1 - Delay Interrupt detected. If enabled (DMACR....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:267</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_acd6158e2045ccf3c5880e9d61d6bcde5"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#acd6158e2045ccf3c5880e9d61d6bcde5">axi_vdma::s2mm_vdmasr_t::vdma_slv_err</a></div><div class="ttdeci">bool vdma_slv_err</div><div class="ttdoc">VDMA Slave Error. 0 - No VDMA Slave Errors. 1 - VDMA Slave Error detected. VDMA Engine halts....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:248</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_adffa24e5ec417a7ec2898b7769fa9347"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#adffa24e5ec417a7ec2898b7769fa9347">axi_vdma::s2mm_vdmasr_t::sof_late_err</a></div><div class="ttdeci">bool sof_late_err</div><div class="ttdoc">Start of Frame Late Error. 0 - No start-of-frame Late Error 1 - Start of Frame Late Error detected....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:261</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_afc237af89b03ef27e00dbfae4959d314"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#afc237af89b03ef27e00dbfae4959d314">axi_vdma::s2mm_vdmasr_t::eol_early_err</a></div><div class="ttdeci">bool eol_early_err</div><div class="ttdoc">End of Line Early Error. 0 - No End of Line Early Error 1 - End of Line Early Error detected....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:257</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vdmasr__t_html_afe2dabd8a0e9a1c6e8ecd5958f8e51f7"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vdmasr__t.html#afe2dabd8a0e9a1c6e8ecd5958f8e51f7">axi_vdma::s2mm_vdmasr_t::vdma_dec_err</a></div><div class="ttdeci">bool vdma_dec_err</div><div class="ttdoc">VDMA Decode Error. This error occurs if the address request is to an invalid address....</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:251</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vsize__t_html"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vsize__t.html">axi_vdma::s2mm_vsize_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:367</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vsize__t_html_a08bdf1622a66d5480b92626333c92ab0"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vsize__t.html#a08bdf1622a66d5480b92626333c92ab0">axi_vdma::s2mm_vsize_t::vertical_size</a></div><div class="ttdeci">unsigned vertical_size</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:370</div></div>
<div class="ttc" id="astructaxi__vdma_1_1s2mm__vsize__t_html_af55097231b4a2c7963c614f7dba11c51"><div class="ttname"><a href="structaxi__vdma_1_1s2mm__vsize__t.html#af55097231b4a2c7963c614f7dba11c51">axi_vdma::s2mm_vsize_t::rsvd_31_13</a></div><div class="ttdeci">unsigned rsvd_31_13</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:371</div></div>
<div class="ttc" id="astructaxi__vdma_1_1vdma__version__t_html"><div class="ttname"><a href="structaxi__vdma_1_1vdma__version__t.html">axi_vdma::vdma_version_t</a></div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:164</div></div>
<div class="ttc" id="astructaxi__vdma_1_1vdma__version__t_html_a3b50e1866d9d23b2a13dc03b125a7a18"><div class="ttname"><a href="structaxi__vdma_1_1vdma__version__t.html#a3b50e1866d9d23b2a13dc03b125a7a18">axi_vdma::vdma_version_t::major_version</a></div><div class="ttdeci">unsigned major_version</div><div class="ttdoc">Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:173</div></div>
<div class="ttc" id="astructaxi__vdma_1_1vdma__version__t_html_a4eac510fe28bf023cbe816c0a299804f"><div class="ttname"><a href="structaxi__vdma_1_1vdma__version__t.html#a4eac510fe28bf023cbe816c0a299804f">axi_vdma::vdma_version_t::rsvd_19_16</a></div><div class="ttdeci">unsigned rsvd_19_16</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:167</div></div>
<div class="ttc" id="astructaxi__vdma_1_1vdma__version__t_html_aaa98bd0dd94532d9d0489a1b37a898d2"><div class="ttname"><a href="structaxi__vdma_1_1vdma__version__t.html#aaa98bd0dd94532d9d0489a1b37a898d2">axi_vdma::vdma_version_t::minor_version</a></div><div class="ttdeci">unsigned minor_version</div><div class="ttdoc">Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:170</div></div>
<div class="ttc" id="astructaxi__vdma_1_1vdma__version__t_html_ae138df8879fd8f8c56f75bc1ae9a0e32"><div class="ttname"><a href="structaxi__vdma_1_1vdma__version__t.html#ae138df8879fd8f8c56f75bc1ae9a0e32">axi_vdma::vdma_version_t::xilinx_internal</a></div><div class="ttdeci">uint16_t xilinx_internal</div><div class="ttdoc">Reserved for Internal Use Only. Integer value from 0 to 9,999.</div><div class="ttdef"><b>Definition:</b> AxiVdma.hpp:166</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li><li class="navelem"><a class="el" href="dir_2eef1102eac834eaab345b18b522726b.html">udmaio</a></li><li class="navelem"><a class="el" href="dir_137f75a0d404f51220b3580bde37b4b9.html">rdl</a></li><li class="navelem"><a class="el" href="_axi_vdma_8hpp.html">AxiVdma.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
