<html><body><samp><pre>
<!@TC:1595410187>
# Wed Jul 22 14:59:41 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Lakshman\LIBERO_SETUP\synplify_O201809MSP1-1
OS: Windows 6.2

Hostname: HYD-LT-I34848

Implementation : synthesis_1
<a name=mapperReport76></a>Synopsys Generic Technology Pre-mapping, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\designer\IOG_IOD_DDRX4_COMP\synthesis.fdc
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1595410187> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP_scck.rpt:@XP_FILE">IOG_IOD_DDRX4_COMP_scck.rpt</a>
Printing clock  summary report in "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1595410187> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1595410187> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1595410187> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 107MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 107MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 107MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1595410187> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1595410187> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1595410187> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410187> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_1 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_1 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410187> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_2 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_2 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410187> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_3 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_3 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410187> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_4 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_4 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410187> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_5 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410187> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_6 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:99:17:99:39:@N:MO111:@XP_MSG">corebclksclkalign.v(99)</a><!@TM:1595410187> | Tristate driver BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net BCLKSCLK_BCLK_VCOPHSEL_7 (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:86:11:86:22:@N:MO111:@XP_MSG">corebclksclkalign.v(86)</a><!@TM:1595410187> | Tristate driver PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_LOADPHS (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:88:11:88:28:@N:MO111:@XP_MSG">corebclksclkalign.v(88)</a><!@TM:1595410187> | Tristate driver PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_PHS_DIRECTION (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1_tr\pf_iod_generic_rx_c1_tr_0\rtl\vlog\core\corebclksclkalign.v:87:11:87:25:@N:MO111:@XP_MSG">corebclksclkalign.v(87)</a><!@TM:1595410187> | Tristate driver PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) on net PLL_PHS_ROTATE (in view: work.PF_IOD_GENERIC_RX_C1_TR_PF_IOD_GENERIC_RX_C1_TR_0_COREBCLKSCLKALIGN_Z2(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:829:2:829:8:@N:BN362:@XP_MSG">icb_bclksclkalign.v(829)</a><!@TM:1595410187> | Removing sequential instance RX_CLK_ALIGN_START (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:193:0:193:6:@N:BN362:@XP_MSG">pll_bclksclkalign.v(193)</a><!@TM:1595410187> | Removing sequential instance apb_status_bclk (in view: work.PLL_BCLKSCLKALIGN_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:1112:3:1112:9:@N:BN362:@XP_MSG">icb_bclksclkalign.v(1112)</a><!@TM:1595410187> | Removing sequential instance clk_align_start (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:815:3:815:9:@N:BN362:@XP_MSG">icb_bclksclkalign.v(815)</a><!@TM:1595410187> | Removing sequential instance RX_CLK_ALIGN_TAPDLY[7:0] (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\corerxiodbitalign_c0\corerxiodbitalign_c0_0\rtl\vlog\core\corerxiodbitalign.v:1319:3:1319:9:@N:BN362:@XP_MSG">corerxiodbitalign.v(1319)</a><!@TM:1595410187> | Removing sequential instance RX_BIT_ALIGN_TAPDLY[7:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=952  set on top level netlist IOG_IOD_DDRX4_COMP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\designer\iog_iod_ddrx4_comp\synthesis.fdc:7:0:7:1:@W:MT548:@XP_MSG">synthesis.fdc(7)</a><!@TM:1595410187> | Source for clock REF_CLK_0 not found in netlist.</font>


<a name=mapperReport77></a>Clock Summary</a>
******************

          Start                                                                                       Requested     Requested     Clock                                                        Clock                   Clock
Level     Clock                                                                                       Frequency     Period        Type                                                         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       RX_CLK_P                                                                                    700.0 MHz     1.429         declared                                                     default_clkgroup        2    
1 .         PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV                                        175.0 MHz     5.714         generated (from RX_CLK_P)                                    default_clkgroup        1519 
                                                                                                                                                                                                                            
0 -       PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                     140.0 MHz     7.143         declared                                                     default_clkgroup        8    
1 .         PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2                                               175.0 MHz     5.714         generated (from PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0)     default_clkgroup        96   
1 .         PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT0                                               700.0 MHz     1.429         generated (from PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0)     default_clkgroup        3    
1 .         PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT1                                               700.0 MHz     1.429         generated (from PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0)     default_clkgroup        2    
                                                                                                                                                                                                                            
0 -       PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY|CLK_OUT_HS_IO_CLK_inferred_clock      100.0 MHz     10.000        inferred                                                     Inferred_clkgroup_3     3    
                                                                                                                                                                                                                            
0 -       PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock              100.0 MHz     10.000        inferred                                                     Inferred_clkgroup_0     2    
                                                                                                                                                                                                                            
0 -       PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_inferred_clock                  100.0 MHz     10.000        inferred                                                     Inferred_clkgroup_1     2    
                                                                                                                                                                                                                            
0 -       PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY|CLK_OUT_HS_IO_CLK_inferred_clock     100.0 MHz     10.000        inferred                                                     Inferred_clkgroup_2     1    
                                                                                                                                                                                                                            
0 -       PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL|RX_DQS_90_inferred_clock[0]                  100.0 MHz     10.000        inferred                                                     Inferred_clkgroup_4     1    
                                                                                                                                                                                                                            
0 -       PF_OSC_C1_PF_OSC_C1_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock                                 100.0 MHz     10.000        inferred                                                     Inferred_clkgroup_5     1    
============================================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                            Clock     Source                                                                         Clock Pin                                                        Non-clock Pin     Non-clock Pin                                         
Clock                                                                                       Load      Pin                                                                            Seq Example                                                      Seq Example       Comb Example                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RX_CLK_P                                                                                    2         RX_CLK_P(port)                                                                 PF_IOD_GENERIC_RX_C1_0.PF_CLK_DIV_RXCLK.I_CDD.A                  -                 PF_IOD_GENERIC_RX_C1_0.HS_IO_CLK_CASCADED.A(HS_IO_CLK)
PF_IOD_GENERIC_RX_C1_0/PF_CLK_DIV_FIFO/I_CDD/Y_DIV                                          1519      PF_IOD_GENERIC_RX_C1_0.PF_CLK_DIV_FIFO.I_CDD.Y_DIV(ICB_CLKDIVDELAY)            PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL.FAB_CLK          -                 PF_IOD_GENERIC_RX_C1_0.CLKINT_0.I(BUFG)               
                                                                                                                                                                                                                                                                                                                              
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0                                                     8         PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)                                   PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.REF_CLK_0                 -                 PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)              
PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT2                                                 96        PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.OUT2(PLL)                               prbsgen_parallel_fab_0.prbs_out_o[7:0].C                         -                 PF_IOD_TX_CCC_C0_0.PF_CCC_0.clkint_8.I(BUFG)          
PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT0                                                 3         PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.OUT0(PLL)                               PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX.I_IOD_0.HS_IO_CLK[0]            -                 PF_IOD_TX_CCC_C0_0.PF_CCC_0.hs_io_clk_3.A(HS_IO_CLK)  
PF_IOD_TX_CCC_C0_0/PF_CCC_0/pll_inst_0/OUT1                                                 2         PF_IOD_TX_CCC_C0_0.PF_CCC_0.pll_inst_0.OUT1(PLL)                               PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX_CLK.I_IOD_0.HS_IO_CLK[0]        -                 PF_IOD_TX_CCC_C0_0.PF_CCC_0.hs_io_clk_7.A(HS_IO_CLK)  
                                                                                                                                                                                                                                                                                                                              
PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY|CLK_OUT_HS_IO_CLK_inferred_clock      3         PF_IOD_GENERIC_RX_C1_0.PF_CLK_DIV_FIFO.I_CDD.Y_FB(ICB_CLKDIVDELAY)             PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL.HS_IO_CLK[0]     -                 PF_IOD_GENERIC_RX_C1_0.HS_IO_CLK_FIFO.A(HS_IO_CLK)    
                                                                                                                                                                                                                                                                                                                              
PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock              2         PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.TX_DQS_270(LANECTRL)     PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX_CLK.I_IOD_0.TX_DQS_270          -                 -                                                     
                                                                                                                                                                                                                                                                                                                              
PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_inferred_clock                  2         PF_IOD_GENERIC_TX_C0_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.TX_DQS(LANECTRL)         PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX_CLK.I_IOD_0.TX_DQS              -                 -                                                     
                                                                                                                                                                                                                                                                                                                              
PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY|CLK_OUT_HS_IO_CLK_inferred_clock     1         PF_IOD_GENERIC_RX_C1_0.PF_CLK_DIV_RXCLK.I_CDD.Y_FB(ICB_CLKDIVDELAY)            PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL.HS_IO_CLK[1]     -                 PF_IOD_GENERIC_RX_C1_0.HS_IO_CLK_RX.A(HS_IO_CLK)      
                                                                                                                                                                                                                                                                                                                              
PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL|RX_DQS_90_inferred_clock[0]                  1         PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL.RX_DQS_90[0](LANECTRL)         PF_IOD_GENERIC_RX_C1_0.PF_IOD_RX.I_IOD_0.RX_DQS_90[0]            -                 -                                                     
                                                                                                                                                                                                                                                                                                                              
PF_OSC_C1_PF_OSC_C1_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock                                 1         PF_OSC_C1_0.PF_OSC_C1_0.I_OSC_160.CLK(OSC_RC160MHZ)                            PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0                     -                 PF_OSC_C1_0.PF_OSC_C1_0.I_OSC_160_INT.I(BUFG)         
==============================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_tx_c0\pf_iod_tx\pf_iod_generic_tx_c0_pf_iod_tx_pf_iod.v:48:53:48:60:@W:MT530:@XP_MSG">pf_iod_generic_tx_c0_pf_iod_tx_pf_iod.v(48)</a><!@TM:1595410187> | Found inferred clock PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 2 sequential elements including PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_tx_c0\pf_iod_tx\pf_iod_generic_tx_c0_pf_iod_tx_pf_iod.v:48:53:48:60:@W:MT530:@XP_MSG">pf_iod_generic_tx_c0_pf_iod_tx_pf_iod.v(48)</a><!@TM:1595410187> | Found inferred clock PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_inferred_clock which controls 2 sequential elements including PF_IOD_GENERIC_TX_C0_0.PF_IOD_TX.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1\pf_lanectrl_0\pf_iod_generic_rx_c1_pf_lanectrl_0_pf_lanectrl.v:66:12:66:22:@W:MT530:@XP_MSG">pf_iod_generic_rx_c1_pf_lanectrl_0_pf_lanectrl.v(66)</a><!@TM:1595410187> | Found inferred clock PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY|CLK_OUT_HS_IO_CLK_inferred_clock which controls 1 sequential elements including PF_IOD_GENERIC_RX_C1_0.PF_LANECTRL_0.I_LANECTRL. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1\pf_iod_clk_training\pf_iod_generic_rx_c1_pf_iod_clk_training_pf_iod.v:44:53:44:60:@W:MT530:@XP_MSG">pf_iod_generic_rx_c1_pf_iod_clk_training_pf_iod.v(44)</a><!@TM:1595410187> | Found inferred clock PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY|CLK_OUT_HS_IO_CLK_inferred_clock which controls 3 sequential elements including PF_IOD_GENERIC_RX_C1_0.PF_IOD_CLK_TRAINING.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_iod_generic_rx_c1\pf_iod_rx\pf_iod_generic_rx_c1_pf_iod_rx_pf_iod.v:63:12:63:19:@W:MT530:@XP_MSG">pf_iod_generic_rx_c1_pf_iod_rx_pf_iod.v(63)</a><!@TM:1595410187> | Found inferred clock PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL|RX_DQS_90_inferred_clock[0] which controls 1 sequential elements including PF_IOD_GENERIC_RX_C1_0.PF_IOD_RX.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\work\pf_ccc_c0\pf_ccc_c0_0\pf_ccc_c0_pf_ccc_c0_0_pf_ccc.v:37:12:37:22:@W:MT530:@XP_MSG">pf_ccc_c0_pf_ccc_c0_0_pf_ccc.v(37)</a><!@TM:1595410187> | Found inferred clock PF_OSC_C1_PF_OSC_C1_0_PF_OSC|I_OSC_160_CLK_c_inferred_clock which controls 1 sequential elements including PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1595410187> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1595410187> | Writing default property annotation file C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

Encoding state machine bitalign_curr_state[29:0] (in view: CORERXIODBITALIGN_LIB.CORERXIODBITALIGN_C0_CORERXIODBITALIGN_C0_0_CORERXIODBITALIGN_TRNG_Z1(verilog))
original code -> new code
   00000 -> 000000000000000000000000000001
   00001 -> 000000000000000000000000000010
   00010 -> 000000000000000000000000000100
   00011 -> 000000000000000000000000001000
   00100 -> 000000000000000000000000010000
   00101 -> 000000000000000000000000100000
   00110 -> 000000000000000000000001000000
   00111 -> 000000000000000000000010000000
   01000 -> 000000000000000000000100000000
   01001 -> 000000000000000000001000000000
   01010 -> 000000000000000000010000000000
   01011 -> 000000000000000000100000000000
   01100 -> 000000000000000001000000000000
   01101 -> 000000000000000010000000000000
   01110 -> 000000000000000100000000000000
   01111 -> 000000000000001000000000000000
   10000 -> 000000000000010000000000000000
   10001 -> 000000000000100000000000000000
   10010 -> 000000000001000000000000000000
   10011 -> 000000000010000000000000000000
   10100 -> 000000000100000000000000000000
   10101 -> 000000001000000000000000000000
   10110 -> 000000010000000000000000000000
   10111 -> 000000100000000000000000000000
   11000 -> 000001000000000000000000000000
   11001 -> 000010000000000000000000000000
   11010 -> 000100000000000000000000000000
   11011 -> 001000000000000000000000000000
   11100 -> 010000000000000000000000000000
   11110 -> 100000000000000000000000000000
Encoding state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog))
original code -> new code
   000000 -> 000000
   000001 -> 000001
   000010 -> 000011
   000011 -> 000010
   000100 -> 000110
   000101 -> 000111
   000110 -> 000101
   000111 -> 000100
   001000 -> 001100
   001001 -> 001101
   001010 -> 001111
   001011 -> 001110
   001100 -> 001010
   001101 -> 001011
   001110 -> 001001
   001111 -> 001000
   010000 -> 011000
   010001 -> 011001
   010010 -> 011011
   010011 -> 011010
   010100 -> 011110
   010101 -> 011111
   010110 -> 011101
   010111 -> 011100
   011000 -> 010100
   011001 -> 010101
   011010 -> 010111
   011011 -> 010110
   011100 -> 010010
   011101 -> 010011
   011110 -> 010001
   011111 -> 010000
   100000 -> 110000
   100001 -> 110001
   100010 -> 110011
   100011 -> 110010
   100100 -> 110110
   100101 -> 110111
   100110 -> 110101
   100111 -> 110100
   101000 -> 111100
   101001 -> 111101
   101010 -> 111111
   101011 -> 111110
   101100 -> 111010
   101101 -> 111011
   101110 -> 111001
   101111 -> 111000
   110000 -> 101000
   110001 -> 101001
   110010 -> 101011
   110011 -> 101010
   110100 -> 101110
   110101 -> 101111
   110110 -> 101101
   110111 -> 101100
   111000 -> 100100
   111001 -> 100101
   111010 -> 100111
   111011 -> 100110
   111100 -> 100010
   111101 -> 100011
   111110 -> 100001
   111111 -> 100000
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\icb_bclksclkalign.v:214:3:214:9:@N:MO225:@XP_MSG">icb_bclksclkalign.v(214)</a><!@TM:1595410187> | There are no possible illegal states for state machine clkalign_curr_state[63:0] (in view: work.ICB_BCLKSCLKALIGN_Z3(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[31:0] (in view: work.PLL_BCLKSCLKALIGN_Z5(verilog))
original code -> new code
   00000 -> 00000000000000000000000000000001
   00001 -> 00000000000000000000000000000010
   00010 -> 00000000000000000000000000000100
   00011 -> 00000000000000000000000000001000
   00100 -> 00000000000000000000000000010000
   00101 -> 00000000000000000000000000100000
   00110 -> 00000000000000000000000001000000
   00111 -> 00000000000000000000000010000000
   01000 -> 00000000000000000000000100000000
   01001 -> 00000000000000000000001000000000
   01010 -> 00000000000000000000010000000000
   01011 -> 00000000000000000000100000000000
   01100 -> 00000000000000000001000000000000
   01101 -> 00000000000000000010000000000000
   01110 -> 00000000000000000100000000000000
   01111 -> 00000000000000001000000000000000
   10000 -> 00000000000000010000000000000000
   10001 -> 00000000000000100000000000000000
   10010 -> 00000000000001000000000000000000
   10011 -> 00000000000010000000000000000000
   10100 -> 00000000000100000000000000000000
   10101 -> 00000000001000000000000000000000
   10110 -> 00000000010000000000000000000000
   10111 -> 00000000100000000000000000000000
   11000 -> 00000001000000000000000000000000
   11001 -> 00000010000000000000000000000000
   11010 -> 00000100000000000000000000000000
   11011 -> 00001000000000000000000000000000
   11100 -> 00010000000000000000000000000000
   11101 -> 00100000000000000000000000000000
   11110 -> 01000000000000000000000000000000
   11111 -> 10000000000000000000000000000000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\lakshman\dbase\work\corerxiodbitalign\from_suneel\tx_ce_rx_dy_x4_1400\component\actel\directcore\corebclksclkalign\2.0.111\rtl\vlog\core\pll_bclksclkalign.v:314:0:314:6:@N:BN362:@XP_MSG">pll_bclksclkalign.v(314)</a><!@TM:1595410187> | Removing sequential instance hold_state[4:0] (in view: work.PLL_BCLKSCLKALIGN_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 155MB peak: 156MB)

None
None
<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1595410187> | Found issues with constraints. Please check constraint checker report "C:\Lakshman\DBASE\WORK\CoreRxIODBitAlign\From_Suneel\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 156MB peak: 158MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 57MB peak: 158MB)

Process took 0h:00m:06s realtime, 0h:00m:04s cputime
# Wed Jul 22 14:59:47 2020

###########################################################]

</pre></samp></body></html>
