{
  "Top": "matmul",
  "RtlTop": "matmul",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "a": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": [
          "2",
          "2"
        ],
        "multiInterfaceRef": [
          "a_address0",
          "a_q0"
        ]
      }
    },
    "b": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": [
          "2",
          "2"
        ],
        "multiInterfaceRef": [
          "b_address0",
          "b_q0"
        ]
      }
    },
    "c": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": [
          "2",
          "2"
        ],
        "multiInterfaceRef": [
          "c_address0",
          "c_d0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "45",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matmul",
    "Version": "1.0",
    "DisplayName": "Matmul",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/src.c"],
    "Vhdl": ["impl\/vhdl\/matmul.vhd"],
    "Verilog": ["impl\/verilog\/matmul.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/aranz\/FPGA\/First_Test\/solution1\/.autopilot\/db\/matmul.design.xml",
    "DebugDir": "C:\/Users\/aranz\/FPGA\/First_Test\/solution1\/.debug",
    "ProtoInst": ["C:\/Users\/aranz\/FPGA\/First_Test\/solution1\/.debug\/matmul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "a_address0": {
      "type": "data",
      "dir": "out",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "2"
        }},
      "bundle_name": "a",
      "bundle_role": "address0"
    },
    "a_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "a",
      "bundle_role": "q0"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "b_address0": {
      "type": "data",
      "dir": "out",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "2"
        }},
      "bundle_name": "b",
      "bundle_role": "address0"
    },
    "b_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "b",
      "bundle_role": "q0"
    },
    "c_address0": {
      "type": "data",
      "dir": "out",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "2"
        }},
      "bundle_name": "c",
      "bundle_role": "address0"
    },
    "c_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "c",
      "bundle_role": "d0"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_address0": {
      "dir": "out",
      "width": "2"
    },
    "a_ce0": {
      "dir": "out",
      "width": "1"
    },
    "a_q0": {
      "dir": "in",
      "width": "32"
    },
    "b_address0": {
      "dir": "out",
      "width": "2"
    },
    "b_ce0": {
      "dir": "out",
      "width": "1"
    },
    "b_q0": {
      "dir": "in",
      "width": "32"
    },
    "c_address0": {
      "dir": "out",
      "width": "2"
    },
    "c_ce0": {
      "dir": "out",
      "width": "1"
    },
    "c_we0": {
      "dir": "out",
      "width": "1"
    },
    "c_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "matmul"},
    "Info": {"matmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"matmul": {
        "Latency": {
          "LatencyBest": "45",
          "LatencyAvg": "45",
          "LatencyWorst": "45",
          "PipelineII": "46",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "44",
            "PipelineII": "",
            "PipelineDepth": "22",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "2",
                "Latency": "20",
                "PipelineII": "",
                "PipelineDepth": "10",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "2",
                    "Latency": "8",
                    "PipelineII": "",
                    "PipelineDepth": "4"
                  }]
              }]
          }],
        "Area": {
          "DSP48E": "3",
          "FF": "121",
          "LUT": "184",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "matmul",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-07-07 17:24:56 +0900",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
