// Seed: 2718788904
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5
);
  logic [(  1  ) : 1] id_7;
  ;
  module_2 modCall_1 (
      id_7,
      id_7
  );
  wire id_8;
  ;
endmodule
module module_1 (
    output supply0 id_0
    , id_7,
    input wor id_1,
    input tri id_2,
    inout uwire id_3,
    output supply0 id_4,
    input wire id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_1,
      id_3,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wor id_2;
  input wire id_1;
  assign id_2 = -1;
endmodule
