#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jun 18 19:32:17 2021
# Process ID: 14014
# Current directory: /home/peter/Documents/PYNQ/LABS/lab1
# Command line: vivado
# Log file: /home/peter/Documents/PYNQ/LABS/lab1/vivado.log
# Journal file: /home/peter/Documents/PYNQ/LABS/lab1/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab1 . -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "system"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_EN_CLK0_PORT {0} CONFIG.PCW_EN_RST0_PORT {0} CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  /home/peter/Documents/PYNQ/LABS/lab1/lab1.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files /home/peter/Documents/PYNQ/LABS/lab1/lab1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/peter/Documents/PYNQ/LABS/lab1/lab1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 2 system_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files /home/peter/Documents/PYNQ/LABS/lab1/lab1.srcs/sources_1/bd/system/system.bd] -directory /home/peter/Documents/PYNQ/LABS/lab1/lab1.ip_user_files/sim_scripts -ip_user_files_dir /home/peter/Documents/PYNQ/LABS/lab1/lab1.ip_user_files -ipstatic_source_dir /home/peter/Documents/PYNQ/LABS/lab1/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/peter/Documents/PYNQ/LABS/lab1/lab1.cache/compile_simlib/modelsim} {questa=/home/peter/Documents/PYNQ/LABS/lab1/lab1.cache/compile_simlib/questa} {ies=/home/peter/Documents/PYNQ/LABS/lab1/lab1.cache/compile_simlib/ies} {xcelium=/home/peter/Documents/PYNQ/LABS/lab1/lab1.cache/compile_simlib/xcelium} {vcs=/home/peter/Documents/PYNQ/LABS/lab1/lab1.cache/compile_simlib/vcs} {riviera=/home/peter/Documents/PYNQ/LABS/lab1/lab1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/peter/Documents/PYNQ/LABS/lab1/lab1.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse /home/peter/Documents/PYNQ/LABS/lab1/lab1.srcs/sources_1/bd/system/hdl/system_wrapper.v
file mkdir /home/peter/Documents/PYNQ/LABS/lab1/lab1.sdk
write_hwdef -force  -file /home/peter/Documents/PYNQ/LABS/lab1/lab1.sdk/system_wrapper.hdf
launch_sdk -workspace /home/peter/Documents/PYNQ/LABS/lab1/lab1.sdk -hwspec /home/peter/Documents/PYNQ/LABS/lab1/lab1.sdk/system_wrapper.hdf
