Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 15 12:06:34 2024
| Host         : BB_Idea3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nano_sc_system_control_sets_placed.rpt
| Design       : nano_sc_system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------------+------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | CPU/REGFILE/pc_reg[2]_8[0]  |                  |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG | CPU/REGFILE/pc_reg[2]_9[0]  |                  |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG | CPU/REGFILE/pc_reg[2]_10[0] |                  |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG | CPU/REGFILE/E[0]            |                  |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG | CPU/REGFILE/pc_reg[2]       |                  |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG |                             |                  |               11 |             35 |         3.18 |
|  clock_IBUF_BUFG | CPU/REGFILE/reg_wr          |                  |               11 |             88 |         8.00 |
|  clock_IBUF_BUFG | CPU/REGFILE/pc_reg[2]_3     |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG | CPU/REGFILE/pc_reg[2]_6     |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG | CPU/REGFILE/pc_reg[2]_4     |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG | CPU/REGFILE/pc_reg[2]_7     |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG | CPU/REGFILE/pc_reg[2]_0     |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG | CPU/REGFILE/pc_reg[2]_1     |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG | CPU/REGFILE/pc_reg[2]_2     |                  |               32 |            128 |         4.00 |
|  clock_IBUF_BUFG | CPU/REGFILE/pc_reg[2]_5     |                  |               32 |            128 |         4.00 |
+------------------+-----------------------------+------------------+------------------+----------------+--------------+


