Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : completeAdderSynchronous
Version: F-2011.09-SP3
Date   : Sat Jun 15 14:27:16 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: Cout_tle_reg
              (rising edge-triggered flip-flop)
  Endpoint: Cout_tle (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  completeAdderSynchronous
                     5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  Cout_tle_reg/CK (SDFF_X1)                0.00       0.00 r
  Cout_tle_reg/Q (SDFF_X1)                 0.06       0.06 f
  Cout_tle (out)                           0.00       0.06 f
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


1
