// Seed: 1915827151
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    output tri0 id_3,
    output wor id_4,
    output wand id_5,
    output tri0 id_6,
    output wire id_7,
    input uwire id_8,
    output wire id_9,
    input tri id_10,
    input wor id_11,
    output tri1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input tri0 id_15,
    input wand id_16
);
  assign id_5 = id_13;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1,
    output wand id_2
    , id_5,
    output wand id_3
);
  logic id_6, id_7;
  logic id_8;
  ;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_0,
      id_3,
      id_3,
      id_0,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
