Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 14:03:50 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1023)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2004)
5. checking no_input_delay (12)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1023)
---------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 903 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2004)
---------------------------------------------------
 There are 2004 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.575        0.000                      0                  167        0.102        0.000                      0                  167        4.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.575        0.000                      0                  167        0.102        0.000                      0                  167        4.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 at/rom/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 1.436ns (19.732%)  route 5.842ns (80.268%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.148    at/rom/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  at/rom/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  at/rom/addr_reg_reg[5]/Q
                         net (fo=75, routed)          1.798     7.402    at/rom/addr_reg[5]
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.152     7.554 r  at/rom/rgb_reg[10]_i_84/O
                         net (fo=2, routed)           0.829     8.384    at/rom/rgb_reg[10]_i_84_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.332     8.716 f  at/rom/rgb_reg[10]_i_111/O
                         net (fo=1, routed)           0.622     9.338    at/rom/rgb_reg[10]_i_111_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.462 r  at/rom/rgb_reg[10]_i_47/O
                         net (fo=1, routed)           0.363     9.825    at/rom/rgb_reg[10]_i_47_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.949 f  at/rom/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.576    10.526    at/rom/rgb_reg[10]_i_16_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.650 f  at/rom/rgb_reg[10]_i_5/O
                         net (fo=1, routed)           0.570    11.219    at/rom/rgb_reg[10]_i_5_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I4_O)        0.124    11.343 r  at/rom/rgb_reg[10]_i_1/O
                         net (fo=7, routed)           1.082    12.426    rgb_next[10]
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)       -0.069    15.001    rgb_reg_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 at/rom/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 1.436ns (19.732%)  route 5.842ns (80.268%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.148    at/rom/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  at/rom/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  at/rom/addr_reg_reg[5]/Q
                         net (fo=75, routed)          1.798     7.402    at/rom/addr_reg[5]
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.152     7.554 r  at/rom/rgb_reg[10]_i_84/O
                         net (fo=2, routed)           0.829     8.384    at/rom/rgb_reg[10]_i_84_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.332     8.716 f  at/rom/rgb_reg[10]_i_111/O
                         net (fo=1, routed)           0.622     9.338    at/rom/rgb_reg[10]_i_111_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.462 r  at/rom/rgb_reg[10]_i_47/O
                         net (fo=1, routed)           0.363     9.825    at/rom/rgb_reg[10]_i_47_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.949 f  at/rom/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.576    10.526    at/rom/rgb_reg[10]_i_16_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.650 f  at/rom/rgb_reg[10]_i_5/O
                         net (fo=1, routed)           0.570    11.219    at/rom/rgb_reg[10]_i_5_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I4_O)        0.124    11.343 r  at/rom/rgb_reg[10]_i_1/O
                         net (fo=7, routed)           1.082    12.426    rgb_next[10]
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_6/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)       -0.057    15.013    rgb_reg_reg[10]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 at/rom/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 1.436ns (19.886%)  route 5.785ns (80.114%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.148    at/rom/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  at/rom/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  at/rom/addr_reg_reg[5]/Q
                         net (fo=75, routed)          1.798     7.402    at/rom/addr_reg[5]
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.152     7.554 r  at/rom/rgb_reg[10]_i_84/O
                         net (fo=2, routed)           0.829     8.384    at/rom/rgb_reg[10]_i_84_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.332     8.716 f  at/rom/rgb_reg[10]_i_111/O
                         net (fo=1, routed)           0.622     9.338    at/rom/rgb_reg[10]_i_111_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.462 r  at/rom/rgb_reg[10]_i_47/O
                         net (fo=1, routed)           0.363     9.825    at/rom/rgb_reg[10]_i_47_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.949 f  at/rom/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.576    10.526    at/rom/rgb_reg[10]_i_16_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.650 f  at/rom/rgb_reg[10]_i_5/O
                         net (fo=1, routed)           0.570    11.219    at/rom/rgb_reg[10]_i_5_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I4_O)        0.124    11.343 r  at/rom/rgb_reg[10]_i_1/O
                         net (fo=7, routed)           1.026    12.369    rgb_next[10]
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_3/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)       -0.058    15.012    rgb_reg_reg[10]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 at/rom/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 1.436ns (20.259%)  route 5.652ns (79.741%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.148    at/rom/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  at/rom/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  at/rom/addr_reg_reg[5]/Q
                         net (fo=75, routed)          1.798     7.402    at/rom/addr_reg[5]
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.152     7.554 r  at/rom/rgb_reg[10]_i_84/O
                         net (fo=2, routed)           0.829     8.384    at/rom/rgb_reg[10]_i_84_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.332     8.716 f  at/rom/rgb_reg[10]_i_111/O
                         net (fo=1, routed)           0.622     9.338    at/rom/rgb_reg[10]_i_111_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.462 r  at/rom/rgb_reg[10]_i_47/O
                         net (fo=1, routed)           0.363     9.825    at/rom/rgb_reg[10]_i_47_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.949 f  at/rom/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.576    10.526    at/rom/rgb_reg[10]_i_16_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.650 f  at/rom/rgb_reg[10]_i_5/O
                         net (fo=1, routed)           0.570    11.219    at/rom/rgb_reg[10]_i_5_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I4_O)        0.124    11.343 r  at/rom/rgb_reg[10]_i_1/O
                         net (fo=7, routed)           0.893    12.237    rgb_next[10]
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)       -0.089    14.981    rgb_reg_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 at/rom/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 1.436ns (20.242%)  route 5.658ns (79.758%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.148    at/rom/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  at/rom/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  at/rom/addr_reg_reg[5]/Q
                         net (fo=75, routed)          1.798     7.402    at/rom/addr_reg[5]
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.152     7.554 r  at/rom/rgb_reg[10]_i_84/O
                         net (fo=2, routed)           0.829     8.384    at/rom/rgb_reg[10]_i_84_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.332     8.716 f  at/rom/rgb_reg[10]_i_111/O
                         net (fo=1, routed)           0.622     9.338    at/rom/rgb_reg[10]_i_111_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.462 r  at/rom/rgb_reg[10]_i_47/O
                         net (fo=1, routed)           0.363     9.825    at/rom/rgb_reg[10]_i_47_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.949 f  at/rom/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.576    10.526    at/rom/rgb_reg[10]_i_16_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.650 f  at/rom/rgb_reg[10]_i_5/O
                         net (fo=1, routed)           0.570    11.219    at/rom/rgb_reg[10]_i_5_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I4_O)        0.124    11.343 r  at/rom/rgb_reg[10]_i_1/O
                         net (fo=7, routed)           0.899    12.242    rgb_next[10]
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)       -0.075    14.995    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 at/rom/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 1.436ns (20.259%)  route 5.652ns (79.741%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.148    at/rom/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  at/rom/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  at/rom/addr_reg_reg[5]/Q
                         net (fo=75, routed)          1.798     7.402    at/rom/addr_reg[5]
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.152     7.554 r  at/rom/rgb_reg[10]_i_84/O
                         net (fo=2, routed)           0.829     8.384    at/rom/rgb_reg[10]_i_84_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.332     8.716 f  at/rom/rgb_reg[10]_i_111/O
                         net (fo=1, routed)           0.622     9.338    at/rom/rgb_reg[10]_i_111_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.462 r  at/rom/rgb_reg[10]_i_47/O
                         net (fo=1, routed)           0.363     9.825    at/rom/rgb_reg[10]_i_47_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.949 f  at/rom/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.576    10.526    at/rom/rgb_reg[10]_i_16_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.650 f  at/rom/rgb_reg[10]_i_5/O
                         net (fo=1, routed)           0.570    11.219    at/rom/rgb_reg[10]_i_5_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I4_O)        0.124    11.343 r  at/rom/rgb_reg[10]_i_1/O
                         net (fo=7, routed)           0.893    12.237    rgb_next[10]
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_5/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)       -0.077    14.993    rgb_reg_reg[10]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -12.237    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 at/rom/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 1.436ns (20.242%)  route 5.658ns (79.758%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.148    at/rom/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  at/rom/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  at/rom/addr_reg_reg[5]/Q
                         net (fo=75, routed)          1.798     7.402    at/rom/addr_reg[5]
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.152     7.554 r  at/rom/rgb_reg[10]_i_84/O
                         net (fo=2, routed)           0.829     8.384    at/rom/rgb_reg[10]_i_84_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I0_O)        0.332     8.716 f  at/rom/rgb_reg[10]_i_111/O
                         net (fo=1, routed)           0.622     9.338    at/rom/rgb_reg[10]_i_111_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.462 r  at/rom/rgb_reg[10]_i_47/O
                         net (fo=1, routed)           0.363     9.825    at/rom/rgb_reg[10]_i_47_n_0
    SLICE_X5Y5           LUT6 (Prop_lut6_I3_O)        0.124     9.949 f  at/rom/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.576    10.526    at/rom/rgb_reg[10]_i_16_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    10.650 f  at/rom/rgb_reg[10]_i_5/O
                         net (fo=1, routed)           0.570    11.219    at/rom/rgb_reg[10]_i_5_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I4_O)        0.124    11.343 r  at/rom/rgb_reg[10]_i_1/O
                         net (fo=7, routed)           0.899    12.242    rgb_next[10]
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_4/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)       -0.063    15.007    rgb_reg_reg[10]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 1.220ns (17.817%)  route 5.627ns (82.183%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.635     5.156    vga/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=114, routed)         3.391     9.004    at/rom/addr_reg_reg[5]_i_18_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.128 r  at/rom/addr_reg[7]_i_53/O
                         net (fo=1, routed)           0.000     9.128    at/rom/addr_reg[7]_i_53_n_0
    SLICE_X13Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     9.345 r  at/rom/addr_reg_reg[7]_i_21/O
                         net (fo=1, routed)           0.958    10.303    at/rom/addr_reg_reg[7]_i_21_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I5_O)        0.299    10.602 r  at/rom/addr_reg[7]_i_5/O
                         net (fo=1, routed)           1.278    11.879    at/rom/addr_reg[7]_i_5_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.124    12.003 r  at/rom/addr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    12.003    at/rom/rom_addr[7]
    SLICE_X5Y16          FDRE                                         r  at/rom/addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.510    14.851    at/rom/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  at/rom/addr_reg_reg[7]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y16          FDRE (Setup_fdre_C_D)        0.029    15.105    at/rom/addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 1.220ns (17.776%)  route 5.643ns (82.224%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.635     5.156    vga/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=114, routed)         3.453     9.065    at/rom/addr_reg_reg[5]_i_18_0
    SLICE_X15Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.189 r  at/rom/addr_reg[8]_i_53/O
                         net (fo=1, routed)           0.000     9.189    at/rom/addr_reg[8]_i_53_n_0
    SLICE_X15Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     9.406 r  at/rom/addr_reg_reg[8]_i_21/O
                         net (fo=1, routed)           1.043    10.449    at/rom/addr_reg_reg[8]_i_21_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.299    10.748 r  at/rom/addr_reg[8]_i_5/O
                         net (fo=1, routed)           1.147    11.895    at/rom/addr_reg[8]_i_5_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124    12.019 r  at/rom/addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    12.019    at/rom/rom_addr[8]
    SLICE_X6Y13          FDRE                                         r  at/rom/addr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.512    14.853    at/rom/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  at/rom/addr_reg_reg[8]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y13          FDRE (Setup_fdre_C_D)        0.077    15.155    at/rom/addr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 1.220ns (18.449%)  route 5.393ns (81.551%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.635     5.156    vga/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=114, routed)         3.071     8.683    at/rom/addr_reg_reg[5]_i_18_0
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.807 r  at/rom/addr_reg[6]_i_39/O
                         net (fo=1, routed)           0.000     8.807    at/rom/addr_reg[6]_i_39_n_0
    SLICE_X3Y30          MUXF7 (Prop_muxf7_I1_O)      0.217     9.024 r  at/rom/addr_reg_reg[6]_i_14/O
                         net (fo=1, routed)           1.090    10.115    at/rom/addr_reg_reg[6]_i_14_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.299    10.414 r  at/rom/addr_reg[6]_i_4/O
                         net (fo=1, routed)           1.231    11.645    at/rom/addr_reg[6]_i_4_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  at/rom/addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.769    at/rom/rom_addr[6]
    SLICE_X6Y15          FDRE                                         r  at/rom/addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.511    14.852    at/rom/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  at/rom/addr_reg_reg[6]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y15          FDRE (Setup_fdre_C_D)        0.077    15.154    at/rom/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                  3.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[15]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    uart1/baudrate_gen/counter_reg[16]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.832     1.959    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    uart1/baudrate_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.922    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_7
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[15]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    uart1/baudrate_gen/counter_reg[16]_i_1_n_5
    SLICE_X41Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.832     1.959    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    uart1/baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.933    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_5
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[15]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    uart1/baudrate_gen/counter_reg[16]_i_1_n_6
    SLICE_X41Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.832     1.959    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[17]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    uart1/baudrate_gen/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[15]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    uart1/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X41Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.832     1.959    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    uart1/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.958    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_6
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.958    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_4
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.707    uart1/baudrate_gen/counter_reg[15]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart1/baudrate_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart1/baudrate_gen/counter_reg[16]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  uart1/baudrate_gen/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    uart1/baudrate_gen/counter_reg[20]_i_1_n_7
    SLICE_X41Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.832     1.959    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    uart1/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.961    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_7
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_5/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_6/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    rgb_reg_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_4/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_4/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    rgb_reg_reg[10]_lopt_replica_4/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1976 Endpoints
Min Delay          1976 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[22][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.090ns  (logic 0.952ns (8.584%)  route 10.138ns (91.416%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=130, routed)         4.601     5.057    uart1/receiver/Q[4]
    SLICE_X3Y20          LUT4 (Prop_lut4_I3_O)        0.124     5.181 r  uart1/receiver/itr[6]_i_5/O
                         net (fo=1, routed)           0.263     5.444    uart1/receiver/itr[6]_i_5_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          1.435     7.003    at/itr_reg[0]_1
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.127 r  at/mem[30][6]_i_2/O
                         net (fo=15, routed)          2.219     9.346    at/mem[30][6]_i_2_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.124     9.470 r  at/mem[22][6]_i_1/O
                         net (fo=7, routed)           1.620    11.090    at/mem[22][6]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  at/mem_reg[22][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[22][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.090ns  (logic 0.952ns (8.584%)  route 10.138ns (91.416%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=130, routed)         4.601     5.057    uart1/receiver/Q[4]
    SLICE_X3Y20          LUT4 (Prop_lut4_I3_O)        0.124     5.181 r  uart1/receiver/itr[6]_i_5/O
                         net (fo=1, routed)           0.263     5.444    uart1/receiver/itr[6]_i_5_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          1.435     7.003    at/itr_reg[0]_1
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.127 r  at/mem[30][6]_i_2/O
                         net (fo=15, routed)          2.219     9.346    at/mem[30][6]_i_2_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.124     9.470 r  at/mem[22][6]_i_1/O
                         net (fo=7, routed)           1.620    11.090    at/mem[22][6]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  at/mem_reg[22][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[22][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.090ns  (logic 0.952ns (8.584%)  route 10.138ns (91.416%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=130, routed)         4.601     5.057    uart1/receiver/Q[4]
    SLICE_X3Y20          LUT4 (Prop_lut4_I3_O)        0.124     5.181 r  uart1/receiver/itr[6]_i_5/O
                         net (fo=1, routed)           0.263     5.444    uart1/receiver/itr[6]_i_5_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          1.435     7.003    at/itr_reg[0]_1
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.127 r  at/mem[30][6]_i_2/O
                         net (fo=15, routed)          2.219     9.346    at/mem[30][6]_i_2_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.124     9.470 r  at/mem[22][6]_i_1/O
                         net (fo=7, routed)           1.620    11.090    at/mem[22][6]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  at/mem_reg[22][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[22][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.090ns  (logic 0.952ns (8.584%)  route 10.138ns (91.416%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=130, routed)         4.601     5.057    uart1/receiver/Q[4]
    SLICE_X3Y20          LUT4 (Prop_lut4_I3_O)        0.124     5.181 r  uart1/receiver/itr[6]_i_5/O
                         net (fo=1, routed)           0.263     5.444    uart1/receiver/itr[6]_i_5_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          1.435     7.003    at/itr_reg[0]_1
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.127 r  at/mem[30][6]_i_2/O
                         net (fo=15, routed)          2.219     9.346    at/mem[30][6]_i_2_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.124     9.470 r  at/mem[22][6]_i_1/O
                         net (fo=7, routed)           1.620    11.090    at/mem[22][6]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  at/mem_reg[22][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[28][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.725ns  (logic 0.980ns (9.138%)  route 9.745ns (90.862%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=130, routed)         4.601     5.057    uart1/receiver/Q[4]
    SLICE_X3Y20          LUT4 (Prop_lut4_I3_O)        0.124     5.181 r  uart1/receiver/itr[6]_i_5/O
                         net (fo=1, routed)           0.263     5.444    uart1/receiver/itr[6]_i_5_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          1.435     7.003    at/itr_reg[0]_1
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.127 r  at/mem[30][6]_i_2/O
                         net (fo=15, routed)          2.221     9.348    at/mem[30][6]_i_2_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.152     9.500 r  at/mem[28][6]_i_1/O
                         net (fo=7, routed)           1.225    10.725    at/mem[28][6]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  at/mem_reg[28][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[28][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.725ns  (logic 0.980ns (9.138%)  route 9.745ns (90.862%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=130, routed)         4.601     5.057    uart1/receiver/Q[4]
    SLICE_X3Y20          LUT4 (Prop_lut4_I3_O)        0.124     5.181 r  uart1/receiver/itr[6]_i_5/O
                         net (fo=1, routed)           0.263     5.444    uart1/receiver/itr[6]_i_5_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          1.435     7.003    at/itr_reg[0]_1
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.127 r  at/mem[30][6]_i_2/O
                         net (fo=15, routed)          2.221     9.348    at/mem[30][6]_i_2_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.152     9.500 r  at/mem[28][6]_i_1/O
                         net (fo=7, routed)           1.225    10.725    at/mem[28][6]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  at/mem_reg[28][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[22][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.652ns  (logic 0.952ns (8.937%)  route 9.700ns (91.063%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=130, routed)         4.601     5.057    uart1/receiver/Q[4]
    SLICE_X3Y20          LUT4 (Prop_lut4_I3_O)        0.124     5.181 r  uart1/receiver/itr[6]_i_5/O
                         net (fo=1, routed)           0.263     5.444    uart1/receiver/itr[6]_i_5_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          1.435     7.003    at/itr_reg[0]_1
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.127 r  at/mem[30][6]_i_2/O
                         net (fo=15, routed)          2.219     9.346    at/mem[30][6]_i_2_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.124     9.470 r  at/mem[22][6]_i_1/O
                         net (fo=7, routed)           1.182    10.652    at/mem[22][6]_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  at/mem_reg[22][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[28][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.437ns  (logic 0.980ns (9.390%)  route 9.457ns (90.610%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=130, routed)         4.601     5.057    uart1/receiver/Q[4]
    SLICE_X3Y20          LUT4 (Prop_lut4_I3_O)        0.124     5.181 r  uart1/receiver/itr[6]_i_5/O
                         net (fo=1, routed)           0.263     5.444    uart1/receiver/itr[6]_i_5_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          1.435     7.003    at/itr_reg[0]_1
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.127 r  at/mem[30][6]_i_2/O
                         net (fo=15, routed)          2.221     9.348    at/mem[30][6]_i_2_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.152     9.500 r  at/mem[28][6]_i_1/O
                         net (fo=7, routed)           0.937    10.437    at/mem[28][6]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  at/mem_reg[28][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[28][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.437ns  (logic 0.980ns (9.390%)  route 9.457ns (90.610%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=130, routed)         4.601     5.057    uart1/receiver/Q[4]
    SLICE_X3Y20          LUT4 (Prop_lut4_I3_O)        0.124     5.181 r  uart1/receiver/itr[6]_i_5/O
                         net (fo=1, routed)           0.263     5.444    uart1/receiver/itr[6]_i_5_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          1.435     7.003    at/itr_reg[0]_1
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.127 r  at/mem[30][6]_i_2/O
                         net (fo=15, routed)          2.221     9.348    at/mem[30][6]_i_2_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.152     9.500 r  at/mem[28][6]_i_1/O
                         net (fo=7, routed)           0.937    10.437    at/mem[28][6]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  at/mem_reg[28][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[28][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.437ns  (logic 0.980ns (9.390%)  route 9.457ns (90.610%))
  Logic Levels:           5  (FDRE=1 LUT4=3 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=130, routed)         4.601     5.057    uart1/receiver/Q[4]
    SLICE_X3Y20          LUT4 (Prop_lut4_I3_O)        0.124     5.181 r  uart1/receiver/itr[6]_i_5/O
                         net (fo=1, routed)           0.263     5.444    uart1/receiver/itr[6]_i_5_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I0_O)        0.124     5.568 f  uart1/receiver/itr[6]_i_3/O
                         net (fo=23, routed)          1.435     7.003    at/itr_reg[0]_1
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.124     7.127 r  at/mem[30][6]_i_2/O
                         net (fo=15, routed)          2.221     9.348    at/mem[30][6]_i_2_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.152     9.500 r  at/mem[28][6]_i_1/O
                         net (fo=7, routed)           0.937    10.437    at/mem[28][6]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  at/mem_reg[28][3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  uart2/en_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/en_reg/Q
                         net (fo=2, routed)           0.125     0.266    uart2/transmitter/en
    SLICE_X0Y3           FDRE                                         r  uart2/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.407%)  route 0.061ns (22.593%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE                         0.000     0.000 r  uart1/transmitter/count_reg[3]/C
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.061     0.225    uart1/transmitter/count_reg[3]
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.045     0.270 r  uart1/transmitter/count[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.270    uart1/transmitter/p_0_in__1[7]
    SLICE_X9Y34          FDRE                                         r  uart1/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.054     0.182    uart1/receiver/last_rec
    SLICE_X13Y34         LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  uart1/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.281    uart1/receiver_n_13
    SLICE_X13Y34         FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.561%)  route 0.144ns (50.439%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE                         0.000     0.000 r  uart1/en_reg/C
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/en_reg/Q
                         net (fo=2, routed)           0.144     0.285    uart1/transmitter/en
    SLICE_X10Y34         FDRE                                         r  uart1/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE                         0.000     0.000 r  uart2/receiver/last_bit_reg/C
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart2/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart2/receiver/last_bit
    SLICE_X7Y1           LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart2/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    uart2/receiver/receiving_i_1__0_n_0
    SLICE_X7Y1           FDRE                                         r  uart2/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE                         0.000     0.000 r  uart1/transmitter/count_reg[1]/C
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    uart1/transmitter/count_reg[1]
    SLICE_X8Y34          LUT3 (Prop_lut3_I1_O)        0.048     0.309 r  uart1/transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    uart1/transmitter/p_0_in__1[2]
    SLICE_X8Y34          FDRE                                         r  uart1/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.064%)  route 0.179ns (55.936%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[2]/Q
                         net (fo=130, routed)         0.179     0.320    uart1/transmitter/D[2]
    SLICE_X10Y33         FDRE                                         r  uart1/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.961%)  route 0.180ns (56.039%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[5]/Q
                         net (fo=130, routed)         0.180     0.321    uart1/transmitter/D[5]
    SLICE_X10Y32         FDRE                                         r  uart1/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.695%)  route 0.189ns (57.305%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=130, routed)         0.189     0.330    uart1/transmitter/D[1]
    SLICE_X10Y33         FDRE                                         r  uart1/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE                         0.000     0.000 r  uart2/receiver/count_reg[2]/C
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart2/receiver/count_reg[2]/Q
                         net (fo=9, routed)           0.087     0.235    uart2/receiver/count_reg[2]
    SLICE_X6Y2           LUT6 (Prop_lut6_I3_O)        0.098     0.333 r  uart2/receiver/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.333    uart2/receiver/p_0_in__2[5]
    SLICE_X6Y2           FDRE                                         r  uart2/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[10]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.626ns  (logic 3.986ns (60.161%)  route 2.640ns (39.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  rgb_reg_reg[10]_lopt_replica_2/Q
                         net (fo=1, routed)           2.640     8.237    rgb_reg_reg[10]_lopt_replica_2_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.768 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.768    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.403ns  (logic 3.953ns (61.732%)  route 2.450ns (38.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.631     5.152    vga/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.450     8.059    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.555 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.555    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 3.959ns (62.806%)  route 2.345ns (37.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rgb_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.345     7.951    rgb_reg_reg[3]_lopt_replica_3_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.454 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.454    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.284ns  (logic 3.959ns (63.011%)  route 2.324ns (36.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.633     5.154    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.324     7.934    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.438 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.438    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.272ns  (logic 3.975ns (63.376%)  route 2.297ns (36.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rgb_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.297     7.903    rgb_reg_reg[3]_lopt_replica_2_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.422 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.422    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.265ns  (logic 3.975ns (63.451%)  route 2.290ns (36.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  rgb_reg_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.290     7.887    rgb_reg_reg[10]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.406 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.406    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.257ns  (logic 4.099ns (65.519%)  route 2.157ns (34.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  rgb_reg_reg[10]_lopt_replica_4/Q
                         net (fo=1, routed)           2.157     7.718    rgb_reg_reg[10]_lopt_replica_4_1
    H17                  OBUF (Prop_obuf_I_O)         3.680    11.398 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.398    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 4.112ns (66.222%)  route 2.097ns (33.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  rgb_reg_reg[10]_lopt_replica_5/Q
                         net (fo=1, routed)           2.097     7.658    rgb_reg_reg[10]_lopt_replica_5_1
    J17                  OBUF (Prop_obuf_I_O)         3.693    11.350 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.350    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 3.981ns (64.992%)  route 2.144ns (35.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.144     7.750    rgb_reg_reg[3]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.275 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.275    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.131ns  (logic 3.985ns (65.002%)  route 2.146ns (34.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  rgb_reg_reg[10]_lopt_replica_3/Q
                         net (fo=1, routed)           2.146     7.743    rgb_reg_reg[10]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.272 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.272    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.960%)  route 0.105ns (36.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/v_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.105     1.721    vga/Q[2]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.045     1.766 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.766    vga/v_count_next[6]_i_1_n_0
    SLICE_X4Y9           FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.707%)  route 0.106ns (36.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/v_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.106     1.722    vga/Q[2]
    SLICE_X4Y9           LUT6 (Prop_lut6_I4_O)        0.045     1.767 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    vga/v_count_next[3]_i_1_n_0
    SLICE_X4Y9           FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.594     1.477    vga/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.145     1.763    vga/h_count_reg_reg[7]_1[0]
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.045     1.808 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    vga/h_count_next_0[1]
    SLICE_X2Y9           FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.189ns (56.664%)  route 0.145ns (43.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.594     1.477    vga/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.145     1.763    vga/h_count_reg_reg[7]_1[0]
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.048     1.811 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.811    vga/h_count_next_0[3]
    SLICE_X2Y9           FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.598%)  route 0.149ns (44.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.594     1.477    vga/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.149     1.767    vga/h_count_reg_reg[7]_1[0]
    SLICE_X2Y9           LUT3 (Prop_lut3_I1_O)        0.045     1.812 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    vga/h_count_next_0[2]
    SLICE_X2Y9           FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.310%)  route 0.156ns (45.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 f  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.156     1.773    vga/Q[0]
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    vga/v_count_next[0]_i_1_n_0
    SLICE_X4Y9           FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.190ns (54.837%)  route 0.156ns (45.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.156     1.773    vga/Q[0]
    SLICE_X4Y9           LUT5 (Prop_lut5_I0_O)        0.049     1.822 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    vga/v_count_next[2]_i_1_n_0
    SLICE_X4Y9           FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.227ns (60.631%)  route 0.147ns (39.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.147     1.750    vga/w_x[4]
    SLICE_X5Y11          LUT6 (Prop_lut6_I3_O)        0.099     1.849 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga/h_count_next_0[5]
    SLICE_X5Y11          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.863%)  route 0.220ns (54.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.220     1.836    vga/Q[0]
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    vga/v_count_next[1]_i_1_n_0
    SLICE_X4Y10          FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.227ns (55.583%)  route 0.181ns (44.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.181     1.784    vga/w_x[4]
    SLICE_X5Y11          LUT4 (Prop_lut4_I1_O)        0.099     1.883 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.883    vga/h_count_next_0[6]
    SLICE_X5Y11          FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 at/mem_reg[66][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 1.339ns (26.301%)  route 3.752ns (73.699%))
  Logic Levels:           6  (FDRE=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDRE                         0.000     0.000 r  at/mem_reg[66][6]/C
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[66][6]/Q
                         net (fo=1, routed)           0.937     1.393    at/rom/addr_reg_reg[10]_i_30_1[6]
    SLICE_X11Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.517 r  at/rom/addr_reg[10]_i_44/O
                         net (fo=1, routed)           0.000     1.517    at/rom/addr_reg[10]_i_44_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     1.729 r  at/rom/addr_reg_reg[10]_i_30/O
                         net (fo=1, routed)           1.207     2.936    at/rom/addr_reg_reg[10]_i_30_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.299     3.235 r  at/rom/addr_reg[10]_i_14/O
                         net (fo=1, routed)           1.304     4.539    at/rom/addr_reg[10]_i_14_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     4.663 r  at/rom/addr_reg[10]_i_7/O
                         net (fo=1, routed)           0.304     4.967    vga/addr_reg_reg[10]_1
    SLICE_X6Y15          LUT6 (Prop_lut6_I5_O)        0.124     5.091 r  vga/addr_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.091    at/rom/D[1]
    SLICE_X6Y15          FDRE                                         r  at/rom/addr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.511     4.852    at/rom/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  at/rom/addr_reg_reg[10]/C

Slack:                    inf
  Source:                 at/mem_reg[65][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.917ns  (logic 1.436ns (29.208%)  route 3.481ns (70.792%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE                         0.000     0.000 r  at/mem_reg[65][4]/C
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  at/mem_reg[65][4]/Q
                         net (fo=1, routed)           1.141     1.619    at/rom/addr_reg_reg[10]_i_30_2[4]
    SLICE_X10Y29         LUT6 (Prop_lut6_I3_O)        0.295     1.914 r  at/rom/addr_reg[8]_i_46/O
                         net (fo=1, routed)           0.000     1.914    at/rom/addr_reg[8]_i_46_n_0
    SLICE_X10Y29         MUXF7 (Prop_muxf7_I0_O)      0.241     2.155 r  at/rom/addr_reg_reg[8]_i_18/O
                         net (fo=1, routed)           1.192     3.347    at/rom/addr_reg_reg[8]_i_18_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I0_O)        0.298     3.645 r  at/rom/addr_reg[8]_i_5/O
                         net (fo=1, routed)           1.147     4.793    at/rom/addr_reg[8]_i_5_n_0
    SLICE_X6Y13          LUT6 (Prop_lut6_I5_O)        0.124     4.917 r  at/rom/addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     4.917    at/rom/rom_addr[8]
    SLICE_X6Y13          FDRE                                         r  at/rom/addr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.512     4.853    at/rom/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  at/rom/addr_reg_reg[8]/C

Slack:                    inf
  Source:                 at/mem_reg[99][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.793ns  (logic 1.215ns (25.349%)  route 3.578ns (74.651%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE                         0.000     0.000 r  at/mem_reg[99][2]/C
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[99][2]/Q
                         net (fo=1, routed)           1.256     1.712    at/rom/addr_reg_reg[10]_i_35_0[2]
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.836 r  at/rom/addr_reg[6]_i_38/O
                         net (fo=1, routed)           0.000     1.836    at/rom/addr_reg[6]_i_38_n_0
    SLICE_X3Y30          MUXF7 (Prop_muxf7_I0_O)      0.212     2.048 r  at/rom/addr_reg_reg[6]_i_14/O
                         net (fo=1, routed)           1.090     3.139    at/rom/addr_reg_reg[6]_i_14_n_0
    SLICE_X3Y25          LUT6 (Prop_lut6_I0_O)        0.299     3.438 r  at/rom/addr_reg[6]_i_4/O
                         net (fo=1, routed)           1.231     4.669    at/rom/addr_reg[6]_i_4_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I2_O)        0.124     4.793 r  at/rom/addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.793    at/rom/rom_addr[6]
    SLICE_X6Y15          FDRE                                         r  at/rom/addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.511     4.852    at/rom/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  at/rom/addr_reg_reg[6]/C

Slack:                    inf
  Source:                 at/mem_reg[50][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.747ns  (logic 1.215ns (25.597%)  route 3.532ns (74.403%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE                         0.000     0.000 r  at/mem_reg[50][3]/C
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[50][3]/Q
                         net (fo=1, routed)           1.085     1.541    at/rom/addr_reg_reg[10]_i_18_1[3]
    SLICE_X15Y9          LUT6 (Prop_lut6_I1_O)        0.124     1.665 r  at/rom/addr_reg[7]_i_26/O
                         net (fo=1, routed)           0.000     1.665    at/rom/addr_reg[7]_i_26_n_0
    SLICE_X15Y9          MUXF7 (Prop_muxf7_I0_O)      0.212     1.877 r  at/rom/addr_reg_reg[7]_i_8/O
                         net (fo=1, routed)           1.351     3.228    at/rom/addr_reg_reg[7]_i_8_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I4_O)        0.299     3.527 r  at/rom/addr_reg[7]_i_2/O
                         net (fo=1, routed)           1.095     4.623    at/rom/addr_reg[7]_i_2_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I0_O)        0.124     4.747 r  at/rom/addr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     4.747    at/rom/rom_addr[7]
    SLICE_X5Y16          FDRE                                         r  at/rom/addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.510     4.851    at/rom/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  at/rom/addr_reg_reg[7]/C

Slack:                    inf
  Source:                 at/mem_reg[40][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.690ns  (logic 1.538ns (32.790%)  route 3.152ns (67.210%))
  Logic Levels:           6  (FDRE=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE                         0.000     0.000 r  at/mem_reg[40][5]/C
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  at/mem_reg[40][5]/Q
                         net (fo=1, routed)           1.048     1.526    at/rom/addr_reg[10]_i_9_2[5]
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.301     1.827 r  at/rom/addr_reg[9]_i_46/O
                         net (fo=1, routed)           0.000     1.827    at/rom/addr_reg[9]_i_46_n_0
    SLICE_X7Y18          MUXF7 (Prop_muxf7_I0_O)      0.212     2.039 r  at/rom/addr_reg_reg[9]_i_22/O
                         net (fo=1, routed)           1.030     3.069    at/rom/addr_reg_reg[9]_i_22_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I1_O)        0.299     3.368 r  at/rom/addr_reg[9]_i_9/O
                         net (fo=1, routed)           0.667     4.035    vga/addr_reg_reg[9]_3
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.124     4.159 r  vga/addr_reg[9]_i_2/O
                         net (fo=1, routed)           0.407     4.566    vga/addr_reg[9]_i_2_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I0_O)        0.124     4.690 r  vga/addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     4.690    at/rom/D[0]
    SLICE_X5Y16          FDRE                                         r  at/rom/addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.510     4.851    at/rom/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  at/rom/addr_reg_reg[9]/C

Slack:                    inf
  Source:                 at/mem_reg[114][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 1.215ns (26.089%)  route 3.442ns (73.911%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE                         0.000     0.000 r  at/mem_reg[114][1]/C
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[114][1]/Q
                         net (fo=1, routed)           1.400     1.856    at/rom/addr_reg_reg[10]_i_37_1[1]
    SLICE_X5Y27          LUT6 (Prop_lut6_I1_O)        0.124     1.980 r  at/rom/addr_reg[5]_i_42/O
                         net (fo=1, routed)           0.000     1.980    at/rom/addr_reg[5]_i_42_n_0
    SLICE_X5Y27          MUXF7 (Prop_muxf7_I0_O)      0.212     2.192 r  at/rom/addr_reg_reg[5]_i_16/O
                         net (fo=1, routed)           0.806     2.998    at/rom/addr_reg_reg[5]_i_16_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I4_O)        0.299     3.297 r  at/rom/addr_reg[5]_i_4/O
                         net (fo=1, routed)           1.236     4.533    at/rom/addr_reg[5]_i_4_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I2_O)        0.124     4.657 r  at/rom/addr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     4.657    at/rom/rom_addr[5]
    SLICE_X7Y16          FDRE                                         r  at/rom/addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.510     4.851    at/rom/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  at/rom/addr_reg_reg[5]/C

Slack:                    inf
  Source:                 at/mem_reg[122][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 1.210ns (26.153%)  route 3.417ns (73.847%))
  Logic Levels:           5  (FDRE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  at/mem_reg[122][0]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[122][0]/Q
                         net (fo=1, routed)           1.272     1.728    at/rom/addr_reg_reg[10]_i_36_1[0]
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.124     1.852 r  at/rom/addr_reg[4]_i_44/O
                         net (fo=1, routed)           0.000     1.852    at/rom/addr_reg[4]_i_44_n_0
    SLICE_X2Y22          MUXF7 (Prop_muxf7_I0_O)      0.209     2.061 r  at/rom/addr_reg_reg[4]_i_17/O
                         net (fo=1, routed)           0.978     3.039    at/rom/addr_reg_reg[4]_i_17_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.297     3.336 r  at/rom/addr_reg[4]_i_4/O
                         net (fo=1, routed)           1.167     4.503    at/rom/addr_reg[4]_i_4_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124     4.627 r  at/rom/addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     4.627    at/rom/rom_addr[4]
    SLICE_X7Y14          FDRE                                         r  at/rom/addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.512     4.853    at/rom/clk_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  at/rom/addr_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 1.441ns (37.877%)  route 2.364ns (62.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          2.364     3.805    vga/reset_IBUF
    SLICE_X3Y9           FDCE                                         f  vga/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.517     4.858    vga/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 1.441ns (37.877%)  route 2.364ns (62.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          2.364     3.805    vga/reset_IBUF
    SLICE_X3Y9           FDCE                                         f  vga/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.517     4.858    vga/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 1.441ns (37.877%)  route 2.364ns (62.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=47, routed)          2.364     3.805    vga/reset_IBUF
    SLICE_X3Y9           FDCE                                         f  vga/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.517     4.858    vga/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  vga/h_count_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.114     0.242    vga/h_count_next[7]
    SLICE_X5Y12          FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.860     1.987    vga/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.244    vga/v_count_next[8]
    SLICE_X3Y11          FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.124     0.252    vga/v_count_next[2]
    SLICE_X5Y9           FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.112     0.253    vga/v_count_next[4]
    SLICE_X5Y10          FDCE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.862     1.989    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.112     0.253    vga/h_count_next[6]
    SLICE_X5Y12          FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.860     1.987    vga/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.112     0.253    vga/h_count_next[8]
    SLICE_X5Y12          FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.860     1.987    vga/clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.118     0.259    vga/v_count_next[0]
    SLICE_X5Y9           FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X5Y9           FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.120     0.261    vga/v_count_next[1]
    SLICE_X5Y10          FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.862     1.989    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.594%)  route 0.123ns (45.406%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[3]/Q
                         net (fo=2, routed)           0.123     0.271    vga/h_count_next[3]
    SLICE_X3Y11          FDCE                                         r  vga/h_count_reg_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  vga/h_count_reg_reg[3]_rep/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.393%)  route 0.124ns (45.607%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[3]/Q
                         net (fo=2, routed)           0.124     0.272    vga/h_count_next[3]
    SLICE_X3Y11          FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  vga/h_count_reg_reg[3]/C





