library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity registrador is
	port
	(
		d : in std_logic_vector (7 downto 0);
		clk : in std_logic;
		q : out std_logic_vector (7 downto 0);
	);
end registrador;

architecture arch_registrador of registrador is

begin
	