// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="tiled_conv_tiled_conv,hls_ip_2022_1_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=64262177,HLS_SYN_TPT=none,HLS_SYN_MEM=58,HLS_SYN_DSP=0,HLS_SYN_FF=12276,HLS_SYN_LUT=21821,HLS_VERSION=2022_1_2}" *)

module tiled_conv (
        ap_clk,
        ap_rst_n,
        m_axi_fm_AWVALID,
        m_axi_fm_AWREADY,
        m_axi_fm_AWADDR,
        m_axi_fm_AWID,
        m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT,
        m_axi_fm_AWQOS,
        m_axi_fm_AWREGION,
        m_axi_fm_AWUSER,
        m_axi_fm_WVALID,
        m_axi_fm_WREADY,
        m_axi_fm_WDATA,
        m_axi_fm_WSTRB,
        m_axi_fm_WLAST,
        m_axi_fm_WID,
        m_axi_fm_WUSER,
        m_axi_fm_ARVALID,
        m_axi_fm_ARREADY,
        m_axi_fm_ARADDR,
        m_axi_fm_ARID,
        m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT,
        m_axi_fm_ARQOS,
        m_axi_fm_ARREGION,
        m_axi_fm_ARUSER,
        m_axi_fm_RVALID,
        m_axi_fm_RREADY,
        m_axi_fm_RDATA,
        m_axi_fm_RLAST,
        m_axi_fm_RID,
        m_axi_fm_RUSER,
        m_axi_fm_RRESP,
        m_axi_fm_BVALID,
        m_axi_fm_BREADY,
        m_axi_fm_BRESP,
        m_axi_fm_BID,
        m_axi_fm_BUSER,
        m_axi_wt_AWVALID,
        m_axi_wt_AWREADY,
        m_axi_wt_AWADDR,
        m_axi_wt_AWID,
        m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT,
        m_axi_wt_AWQOS,
        m_axi_wt_AWREGION,
        m_axi_wt_AWUSER,
        m_axi_wt_WVALID,
        m_axi_wt_WREADY,
        m_axi_wt_WDATA,
        m_axi_wt_WSTRB,
        m_axi_wt_WLAST,
        m_axi_wt_WID,
        m_axi_wt_WUSER,
        m_axi_wt_ARVALID,
        m_axi_wt_ARREADY,
        m_axi_wt_ARADDR,
        m_axi_wt_ARID,
        m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT,
        m_axi_wt_ARQOS,
        m_axi_wt_ARREGION,
        m_axi_wt_ARUSER,
        m_axi_wt_RVALID,
        m_axi_wt_RREADY,
        m_axi_wt_RDATA,
        m_axi_wt_RLAST,
        m_axi_wt_RID,
        m_axi_wt_RUSER,
        m_axi_wt_RRESP,
        m_axi_wt_BVALID,
        m_axi_wt_BREADY,
        m_axi_wt_BRESP,
        m_axi_wt_BID,
        m_axi_wt_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 68'd1;
parameter    ap_ST_fsm_state2 = 68'd2;
parameter    ap_ST_fsm_state3 = 68'd4;
parameter    ap_ST_fsm_state4 = 68'd8;
parameter    ap_ST_fsm_state5 = 68'd16;
parameter    ap_ST_fsm_state6 = 68'd32;
parameter    ap_ST_fsm_state7 = 68'd64;
parameter    ap_ST_fsm_state8 = 68'd128;
parameter    ap_ST_fsm_state9 = 68'd256;
parameter    ap_ST_fsm_state10 = 68'd512;
parameter    ap_ST_fsm_state11 = 68'd1024;
parameter    ap_ST_fsm_state12 = 68'd2048;
parameter    ap_ST_fsm_state13 = 68'd4096;
parameter    ap_ST_fsm_state14 = 68'd8192;
parameter    ap_ST_fsm_state15 = 68'd16384;
parameter    ap_ST_fsm_state16 = 68'd32768;
parameter    ap_ST_fsm_state17 = 68'd65536;
parameter    ap_ST_fsm_state18 = 68'd131072;
parameter    ap_ST_fsm_state19 = 68'd262144;
parameter    ap_ST_fsm_state20 = 68'd524288;
parameter    ap_ST_fsm_state21 = 68'd1048576;
parameter    ap_ST_fsm_state22 = 68'd2097152;
parameter    ap_ST_fsm_state23 = 68'd4194304;
parameter    ap_ST_fsm_state24 = 68'd8388608;
parameter    ap_ST_fsm_state25 = 68'd16777216;
parameter    ap_ST_fsm_state26 = 68'd33554432;
parameter    ap_ST_fsm_state27 = 68'd67108864;
parameter    ap_ST_fsm_state28 = 68'd134217728;
parameter    ap_ST_fsm_state29 = 68'd268435456;
parameter    ap_ST_fsm_state30 = 68'd536870912;
parameter    ap_ST_fsm_state31 = 68'd1073741824;
parameter    ap_ST_fsm_state32 = 68'd2147483648;
parameter    ap_ST_fsm_state33 = 68'd4294967296;
parameter    ap_ST_fsm_state34 = 68'd8589934592;
parameter    ap_ST_fsm_state35 = 68'd17179869184;
parameter    ap_ST_fsm_state36 = 68'd34359738368;
parameter    ap_ST_fsm_state37 = 68'd68719476736;
parameter    ap_ST_fsm_state38 = 68'd137438953472;
parameter    ap_ST_fsm_state39 = 68'd274877906944;
parameter    ap_ST_fsm_state40 = 68'd549755813888;
parameter    ap_ST_fsm_state41 = 68'd1099511627776;
parameter    ap_ST_fsm_state42 = 68'd2199023255552;
parameter    ap_ST_fsm_state43 = 68'd4398046511104;
parameter    ap_ST_fsm_state44 = 68'd8796093022208;
parameter    ap_ST_fsm_state45 = 68'd17592186044416;
parameter    ap_ST_fsm_state46 = 68'd35184372088832;
parameter    ap_ST_fsm_state47 = 68'd70368744177664;
parameter    ap_ST_fsm_state48 = 68'd140737488355328;
parameter    ap_ST_fsm_state49 = 68'd281474976710656;
parameter    ap_ST_fsm_state50 = 68'd562949953421312;
parameter    ap_ST_fsm_state51 = 68'd1125899906842624;
parameter    ap_ST_fsm_state52 = 68'd2251799813685248;
parameter    ap_ST_fsm_state53 = 68'd4503599627370496;
parameter    ap_ST_fsm_state54 = 68'd9007199254740992;
parameter    ap_ST_fsm_state55 = 68'd18014398509481984;
parameter    ap_ST_fsm_state56 = 68'd36028797018963968;
parameter    ap_ST_fsm_state57 = 68'd72057594037927936;
parameter    ap_ST_fsm_state58 = 68'd144115188075855872;
parameter    ap_ST_fsm_state59 = 68'd288230376151711744;
parameter    ap_ST_fsm_state60 = 68'd576460752303423488;
parameter    ap_ST_fsm_state61 = 68'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 68'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 68'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 68'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 68'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 68'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 68'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 68'd147573952589676412928;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_FM_ID_WIDTH = 1;
parameter    C_M_AXI_FM_ADDR_WIDTH = 64;
parameter    C_M_AXI_FM_DATA_WIDTH = 32;
parameter    C_M_AXI_FM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_FM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_FM_WUSER_WIDTH = 1;
parameter    C_M_AXI_FM_RUSER_WIDTH = 1;
parameter    C_M_AXI_FM_BUSER_WIDTH = 1;
parameter    C_M_AXI_FM_USER_VALUE = 0;
parameter    C_M_AXI_FM_PROT_VALUE = 0;
parameter    C_M_AXI_FM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_WT_ID_WIDTH = 1;
parameter    C_M_AXI_WT_ADDR_WIDTH = 64;
parameter    C_M_AXI_WT_DATA_WIDTH = 32;
parameter    C_M_AXI_WT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_WT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WT_WUSER_WIDTH = 1;
parameter    C_M_AXI_WT_RUSER_WIDTH = 1;
parameter    C_M_AXI_WT_BUSER_WIDTH = 1;
parameter    C_M_AXI_WT_USER_VALUE = 0;
parameter    C_M_AXI_WT_PROT_VALUE = 0;
parameter    C_M_AXI_WT_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_FM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WT_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_fm_AWVALID;
input   m_axi_fm_AWREADY;
output  [C_M_AXI_FM_ADDR_WIDTH - 1:0] m_axi_fm_AWADDR;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_AWID;
output  [7:0] m_axi_fm_AWLEN;
output  [2:0] m_axi_fm_AWSIZE;
output  [1:0] m_axi_fm_AWBURST;
output  [1:0] m_axi_fm_AWLOCK;
output  [3:0] m_axi_fm_AWCACHE;
output  [2:0] m_axi_fm_AWPROT;
output  [3:0] m_axi_fm_AWQOS;
output  [3:0] m_axi_fm_AWREGION;
output  [C_M_AXI_FM_AWUSER_WIDTH - 1:0] m_axi_fm_AWUSER;
output   m_axi_fm_WVALID;
input   m_axi_fm_WREADY;
output  [C_M_AXI_FM_DATA_WIDTH - 1:0] m_axi_fm_WDATA;
output  [C_M_AXI_FM_WSTRB_WIDTH - 1:0] m_axi_fm_WSTRB;
output   m_axi_fm_WLAST;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_WID;
output  [C_M_AXI_FM_WUSER_WIDTH - 1:0] m_axi_fm_WUSER;
output   m_axi_fm_ARVALID;
input   m_axi_fm_ARREADY;
output  [C_M_AXI_FM_ADDR_WIDTH - 1:0] m_axi_fm_ARADDR;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_ARID;
output  [7:0] m_axi_fm_ARLEN;
output  [2:0] m_axi_fm_ARSIZE;
output  [1:0] m_axi_fm_ARBURST;
output  [1:0] m_axi_fm_ARLOCK;
output  [3:0] m_axi_fm_ARCACHE;
output  [2:0] m_axi_fm_ARPROT;
output  [3:0] m_axi_fm_ARQOS;
output  [3:0] m_axi_fm_ARREGION;
output  [C_M_AXI_FM_ARUSER_WIDTH - 1:0] m_axi_fm_ARUSER;
input   m_axi_fm_RVALID;
output   m_axi_fm_RREADY;
input  [C_M_AXI_FM_DATA_WIDTH - 1:0] m_axi_fm_RDATA;
input   m_axi_fm_RLAST;
input  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_RID;
input  [C_M_AXI_FM_RUSER_WIDTH - 1:0] m_axi_fm_RUSER;
input  [1:0] m_axi_fm_RRESP;
input   m_axi_fm_BVALID;
output   m_axi_fm_BREADY;
input  [1:0] m_axi_fm_BRESP;
input  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_BID;
input  [C_M_AXI_FM_BUSER_WIDTH - 1:0] m_axi_fm_BUSER;
output   m_axi_wt_AWVALID;
input   m_axi_wt_AWREADY;
output  [C_M_AXI_WT_ADDR_WIDTH - 1:0] m_axi_wt_AWADDR;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_AWID;
output  [7:0] m_axi_wt_AWLEN;
output  [2:0] m_axi_wt_AWSIZE;
output  [1:0] m_axi_wt_AWBURST;
output  [1:0] m_axi_wt_AWLOCK;
output  [3:0] m_axi_wt_AWCACHE;
output  [2:0] m_axi_wt_AWPROT;
output  [3:0] m_axi_wt_AWQOS;
output  [3:0] m_axi_wt_AWREGION;
output  [C_M_AXI_WT_AWUSER_WIDTH - 1:0] m_axi_wt_AWUSER;
output   m_axi_wt_WVALID;
input   m_axi_wt_WREADY;
output  [C_M_AXI_WT_DATA_WIDTH - 1:0] m_axi_wt_WDATA;
output  [C_M_AXI_WT_WSTRB_WIDTH - 1:0] m_axi_wt_WSTRB;
output   m_axi_wt_WLAST;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_WID;
output  [C_M_AXI_WT_WUSER_WIDTH - 1:0] m_axi_wt_WUSER;
output   m_axi_wt_ARVALID;
input   m_axi_wt_ARREADY;
output  [C_M_AXI_WT_ADDR_WIDTH - 1:0] m_axi_wt_ARADDR;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_ARID;
output  [7:0] m_axi_wt_ARLEN;
output  [2:0] m_axi_wt_ARSIZE;
output  [1:0] m_axi_wt_ARBURST;
output  [1:0] m_axi_wt_ARLOCK;
output  [3:0] m_axi_wt_ARCACHE;
output  [2:0] m_axi_wt_ARPROT;
output  [3:0] m_axi_wt_ARQOS;
output  [3:0] m_axi_wt_ARREGION;
output  [C_M_AXI_WT_ARUSER_WIDTH - 1:0] m_axi_wt_ARUSER;
input   m_axi_wt_RVALID;
output   m_axi_wt_RREADY;
input  [C_M_AXI_WT_DATA_WIDTH - 1:0] m_axi_wt_RDATA;
input   m_axi_wt_RLAST;
input  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_RID;
input  [C_M_AXI_WT_RUSER_WIDTH - 1:0] m_axi_wt_RUSER;
input  [1:0] m_axi_wt_RRESP;
input   m_axi_wt_BVALID;
output   m_axi_wt_BREADY;
input  [1:0] m_axi_wt_BRESP;
input  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_BID;
input  [C_M_AXI_WT_BUSER_WIDTH - 1:0] m_axi_wt_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [67:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_feature_map;
wire   [63:0] layer_weights;
wire   [63:0] layer_bias;
wire   [63:0] output_feature_map;
reg   [15:0] reg_619;
wire    ap_CS_fsm_state4;
wire    grp_load_input_tile_block_from_DRAM_fu_424_ap_done;
wire    grp_load_layer_params_from_DRAM_fu_479_ap_done;
reg    ap_block_state4_on_subcall_done;
wire    ap_CS_fsm_state8;
wire    grp_store_output_tile_to_DRAM_fu_573_ap_done;
reg    ap_block_state8_on_subcall_done;
wire    ap_CS_fsm_state12;
reg    ap_block_state12_on_subcall_done;
wire    ap_CS_fsm_state16;
reg    ap_block_state16_on_subcall_done;
wire    ap_CS_fsm_state20;
reg    ap_block_state20_on_subcall_done;
wire    ap_CS_fsm_state24;
reg    ap_block_state24_on_subcall_done;
wire    ap_CS_fsm_state28;
reg    ap_block_state28_on_subcall_done;
wire    ap_CS_fsm_state32;
reg    ap_block_state32_on_subcall_done;
wire    ap_CS_fsm_state36;
reg    ap_block_state36_on_subcall_done;
wire    ap_CS_fsm_state40;
reg    ap_block_state40_on_subcall_done;
wire    ap_CS_fsm_state44;
reg    ap_block_state44_on_subcall_done;
wire    ap_CS_fsm_state48;
reg    ap_block_state48_on_subcall_done;
wire    ap_CS_fsm_state52;
reg    ap_block_state52_on_subcall_done;
wire    ap_CS_fsm_state56;
reg    ap_block_state56_on_subcall_done;
wire    ap_CS_fsm_state60;
reg    ap_block_state60_on_subcall_done;
wire    ap_CS_fsm_state64;
reg    ap_block_state64_on_subcall_done;
reg   [15:0] reg_625;
reg   [15:0] reg_631;
reg   [15:0] reg_637;
reg   [63:0] output_feature_map_read_reg_751;
reg   [63:0] layer_bias_read_reg_756;
reg   [63:0] layer_weights_read_reg_761;
reg   [63:0] input_feature_map_read_reg_766;
reg   [4:0] ti_1_reg_771;
wire    ap_CS_fsm_state2;
wire   [4:0] ti_2_fu_657_p2;
reg   [4:0] ti_2_reg_780;
wire   [4:0] trunc_ln55_fu_663_p1;
reg   [4:0] trunc_ln55_reg_785;
wire    ap_CS_fsm_state3;
wire   [5:0] tj_1_fu_674_p2;
reg   [5:0] tj_1_reg_794;
reg   [7:0] conv_in_buf_V_address0;
reg    conv_in_buf_V_ce0;
reg    conv_in_buf_V_we0;
wire   [15:0] conv_in_buf_V_q0;
reg   [7:0] conv_in_buf_V_1_address0;
reg    conv_in_buf_V_1_ce0;
reg    conv_in_buf_V_1_we0;
wire   [15:0] conv_in_buf_V_1_q0;
reg   [7:0] conv_in_buf_V_2_address0;
reg    conv_in_buf_V_2_ce0;
reg    conv_in_buf_V_2_we0;
wire   [15:0] conv_in_buf_V_2_q0;
reg   [7:0] conv_in_buf_V_3_address0;
reg    conv_in_buf_V_3_ce0;
reg    conv_in_buf_V_3_we0;
wire   [15:0] conv_in_buf_V_3_q0;
reg   [7:0] conv_in_buf_V_4_address0;
reg    conv_in_buf_V_4_ce0;
reg    conv_in_buf_V_4_we0;
wire   [15:0] conv_in_buf_V_4_q0;
reg   [7:0] conv_in_buf_V_5_address0;
reg    conv_in_buf_V_5_ce0;
reg    conv_in_buf_V_5_we0;
wire   [15:0] conv_in_buf_V_5_q0;
reg   [7:0] conv_in_buf_V_6_address0;
reg    conv_in_buf_V_6_ce0;
reg    conv_in_buf_V_6_we0;
wire   [15:0] conv_in_buf_V_6_q0;
reg   [7:0] conv_in_buf_V_7_address0;
reg    conv_in_buf_V_7_ce0;
reg    conv_in_buf_V_7_we0;
wire   [15:0] conv_in_buf_V_7_q0;
reg   [7:0] conv_in_buf_V_8_address0;
reg    conv_in_buf_V_8_ce0;
reg    conv_in_buf_V_8_we0;
wire   [15:0] conv_in_buf_V_8_q0;
reg   [7:0] conv_in_buf_V_9_address0;
reg    conv_in_buf_V_9_ce0;
reg    conv_in_buf_V_9_we0;
wire   [15:0] conv_in_buf_V_9_q0;
reg   [7:0] conv_in_buf_V_10_address0;
reg    conv_in_buf_V_10_ce0;
reg    conv_in_buf_V_10_we0;
wire   [15:0] conv_in_buf_V_10_q0;
reg   [7:0] conv_in_buf_V_11_address0;
reg    conv_in_buf_V_11_ce0;
reg    conv_in_buf_V_11_we0;
wire   [15:0] conv_in_buf_V_11_q0;
reg   [7:0] conv_in_buf_V_12_address0;
reg    conv_in_buf_V_12_ce0;
reg    conv_in_buf_V_12_we0;
wire   [15:0] conv_in_buf_V_12_q0;
reg   [7:0] conv_in_buf_V_13_address0;
reg    conv_in_buf_V_13_ce0;
reg    conv_in_buf_V_13_we0;
wire   [15:0] conv_in_buf_V_13_q0;
reg   [7:0] conv_in_buf_V_14_address0;
reg    conv_in_buf_V_14_ce0;
reg    conv_in_buf_V_14_we0;
wire   [15:0] conv_in_buf_V_14_q0;
reg   [7:0] conv_in_buf_V_15_address0;
reg    conv_in_buf_V_15_ce0;
reg    conv_in_buf_V_15_we0;
wire   [15:0] conv_in_buf_V_15_q0;
reg   [7:0] conv_in_buf_V_16_address0;
reg    conv_in_buf_V_16_ce0;
reg    conv_in_buf_V_16_we0;
wire   [15:0] conv_in_buf_V_16_q0;
reg   [7:0] conv_in_buf_V_17_address0;
reg    conv_in_buf_V_17_ce0;
reg    conv_in_buf_V_17_we0;
wire   [15:0] conv_in_buf_V_17_q0;
reg   [7:0] conv_in_buf_V_18_address0;
reg    conv_in_buf_V_18_ce0;
reg    conv_in_buf_V_18_we0;
wire   [15:0] conv_in_buf_V_18_q0;
reg   [7:0] conv_in_buf_V_19_address0;
reg    conv_in_buf_V_19_ce0;
reg    conv_in_buf_V_19_we0;
wire   [15:0] conv_in_buf_V_19_q0;
reg   [7:0] conv_in_buf_V_20_address0;
reg    conv_in_buf_V_20_ce0;
reg    conv_in_buf_V_20_we0;
wire   [15:0] conv_in_buf_V_20_q0;
reg   [7:0] conv_in_buf_V_21_address0;
reg    conv_in_buf_V_21_ce0;
reg    conv_in_buf_V_21_we0;
wire   [15:0] conv_in_buf_V_21_q0;
reg   [7:0] conv_in_buf_V_22_address0;
reg    conv_in_buf_V_22_ce0;
reg    conv_in_buf_V_22_we0;
wire   [15:0] conv_in_buf_V_22_q0;
reg   [7:0] conv_in_buf_V_23_address0;
reg    conv_in_buf_V_23_ce0;
reg    conv_in_buf_V_23_we0;
wire   [15:0] conv_in_buf_V_23_q0;
reg   [7:0] conv_in_buf_V_24_address0;
reg    conv_in_buf_V_24_ce0;
reg    conv_in_buf_V_24_we0;
wire   [15:0] conv_in_buf_V_24_q0;
reg   [7:0] conv_in_buf_V_25_address0;
reg    conv_in_buf_V_25_ce0;
reg    conv_in_buf_V_25_we0;
wire   [15:0] conv_in_buf_V_25_q0;
reg   [7:0] conv_in_buf_V_26_address0;
reg    conv_in_buf_V_26_ce0;
reg    conv_in_buf_V_26_we0;
wire   [15:0] conv_in_buf_V_26_q0;
reg   [7:0] conv_in_buf_V_27_address0;
reg    conv_in_buf_V_27_ce0;
reg    conv_in_buf_V_27_we0;
wire   [15:0] conv_in_buf_V_27_q0;
reg   [7:0] conv_in_buf_V_28_address0;
reg    conv_in_buf_V_28_ce0;
reg    conv_in_buf_V_28_we0;
wire   [15:0] conv_in_buf_V_28_q0;
reg   [7:0] conv_in_buf_V_29_address0;
reg    conv_in_buf_V_29_ce0;
reg    conv_in_buf_V_29_we0;
wire   [15:0] conv_in_buf_V_29_q0;
reg   [7:0] conv_in_buf_V_30_address0;
reg    conv_in_buf_V_30_ce0;
reg    conv_in_buf_V_30_we0;
wire   [15:0] conv_in_buf_V_30_q0;
reg   [7:0] conv_in_buf_V_31_address0;
reg    conv_in_buf_V_31_ce0;
reg    conv_in_buf_V_31_we0;
wire   [15:0] conv_in_buf_V_31_q0;
reg   [7:0] conv_in_buf_V_32_address0;
reg    conv_in_buf_V_32_ce0;
reg    conv_in_buf_V_32_we0;
wire   [15:0] conv_in_buf_V_32_q0;
reg   [7:0] conv_in_buf_V_33_address0;
reg    conv_in_buf_V_33_ce0;
reg    conv_in_buf_V_33_we0;
wire   [15:0] conv_in_buf_V_33_q0;
reg   [7:0] conv_in_buf_V_34_address0;
reg    conv_in_buf_V_34_ce0;
reg    conv_in_buf_V_34_we0;
wire   [15:0] conv_in_buf_V_34_q0;
reg   [7:0] conv_in_buf_V_35_address0;
reg    conv_in_buf_V_35_ce0;
reg    conv_in_buf_V_35_we0;
wire   [15:0] conv_in_buf_V_35_q0;
reg   [7:0] conv_in_buf_V_36_address0;
reg    conv_in_buf_V_36_ce0;
reg    conv_in_buf_V_36_we0;
wire   [15:0] conv_in_buf_V_36_q0;
reg   [7:0] conv_in_buf_V_37_address0;
reg    conv_in_buf_V_37_ce0;
reg    conv_in_buf_V_37_we0;
wire   [15:0] conv_in_buf_V_37_q0;
reg   [7:0] conv_in_buf_V_38_address0;
reg    conv_in_buf_V_38_ce0;
reg    conv_in_buf_V_38_we0;
wire   [15:0] conv_in_buf_V_38_q0;
reg   [7:0] conv_in_buf_V_39_address0;
reg    conv_in_buf_V_39_ce0;
reg    conv_in_buf_V_39_we0;
wire   [15:0] conv_in_buf_V_39_q0;
reg   [7:0] conv_in_buf_V_40_address0;
reg    conv_in_buf_V_40_ce0;
reg    conv_in_buf_V_40_we0;
wire   [15:0] conv_in_buf_V_40_q0;
reg   [7:0] conv_in_buf_V_41_address0;
reg    conv_in_buf_V_41_ce0;
reg    conv_in_buf_V_41_we0;
wire   [15:0] conv_in_buf_V_41_q0;
reg   [7:0] conv_in_buf_V_42_address0;
reg    conv_in_buf_V_42_ce0;
reg    conv_in_buf_V_42_we0;
wire   [15:0] conv_in_buf_V_42_q0;
reg   [7:0] conv_in_buf_V_43_address0;
reg    conv_in_buf_V_43_ce0;
reg    conv_in_buf_V_43_we0;
wire   [15:0] conv_in_buf_V_43_q0;
reg   [7:0] conv_in_buf_V_44_address0;
reg    conv_in_buf_V_44_ce0;
reg    conv_in_buf_V_44_we0;
wire   [15:0] conv_in_buf_V_44_q0;
reg    conv_wt_buf_V_ce0;
reg    conv_wt_buf_V_we0;
reg    conv_wt_buf_V_1_ce0;
reg    conv_wt_buf_V_1_we0;
reg    conv_wt_buf_V_2_ce0;
reg    conv_wt_buf_V_2_we0;
reg    conv_wt_buf_V_3_ce0;
reg    conv_wt_buf_V_3_we0;
reg    conv_wt_buf_V_4_ce0;
reg    conv_wt_buf_V_4_we0;
reg    conv_wt_buf_V_5_ce0;
reg    conv_wt_buf_V_5_we0;
reg   [6:0] conv_wt_buf_V_6_address0;
reg    conv_wt_buf_V_6_ce0;
reg    conv_wt_buf_V_6_we0;
wire   [15:0] conv_wt_buf_V_6_q0;
reg    conv_wt_buf_V_6_ce1;
wire   [15:0] conv_wt_buf_V_6_q1;
reg    conv_wt_buf_V_6_ce2;
wire   [15:0] conv_wt_buf_V_6_q2;
reg   [8:0] conv_out_buf_V_address0;
reg    conv_out_buf_V_ce0;
reg    conv_out_buf_V_we0;
reg   [15:0] conv_out_buf_V_d0;
wire   [15:0] conv_out_buf_V_q0;
reg   [8:0] conv_out_buf_V_1_address0;
reg    conv_out_buf_V_1_ce0;
reg    conv_out_buf_V_1_we0;
wire   [15:0] conv_out_buf_V_1_q0;
reg   [8:0] conv_out_buf_V_2_address0;
reg    conv_out_buf_V_2_ce0;
reg    conv_out_buf_V_2_we0;
wire   [15:0] conv_out_buf_V_2_q0;
reg   [8:0] conv_out_buf_V_3_address0;
reg    conv_out_buf_V_3_ce0;
reg    conv_out_buf_V_3_we0;
wire   [15:0] conv_out_buf_V_3_q0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_ap_start;
wire    grp_load_input_tile_block_from_DRAM_fu_424_ap_idle;
wire    grp_load_input_tile_block_from_DRAM_fu_424_ap_ready;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_d0;
wire   [7:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_address0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_ce0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_we0;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_d0;
wire    grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWVALID;
wire   [63:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWADDR;
wire   [0:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWID;
wire   [31:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWLEN;
wire   [2:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWSIZE;
wire   [1:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWBURST;
wire   [1:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWLOCK;
wire   [3:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWCACHE;
wire   [2:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWPROT;
wire   [3:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWQOS;
wire   [3:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWREGION;
wire   [0:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWUSER;
wire    grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WVALID;
wire   [15:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WDATA;
wire   [1:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WSTRB;
wire    grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WLAST;
wire   [0:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WID;
wire   [0:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WUSER;
wire    grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARVALID;
wire   [63:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARADDR;
wire   [0:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARID;
wire   [31:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARLEN;
wire   [2:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARSIZE;
wire   [1:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARBURST;
wire   [1:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARLOCK;
wire   [3:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARCACHE;
wire   [2:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARPROT;
wire   [3:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARQOS;
wire   [3:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARREGION;
wire   [0:0] grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARUSER;
wire    grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_RREADY;
wire    grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_BREADY;
wire    grp_load_layer_params_from_DRAM_fu_479_ap_start;
wire    grp_load_layer_params_from_DRAM_fu_479_ap_idle;
wire    grp_load_layer_params_from_DRAM_fu_479_ap_ready;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_address0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_ce0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_address0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_ce0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_address0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_ce0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_address0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_ce0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_address0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_ce0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_address0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_ce0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_address0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_ce0;
wire    grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_d0;
reg   [15:0] grp_load_layer_params_from_DRAM_fu_479_p_read;
reg   [15:0] grp_load_layer_params_from_DRAM_fu_479_p_read1;
reg   [15:0] grp_load_layer_params_from_DRAM_fu_479_p_read2;
reg   [15:0] grp_load_layer_params_from_DRAM_fu_479_p_read3;
wire    grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWVALID;
wire   [63:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWADDR;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWID;
wire   [31:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWLEN;
wire   [2:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWSIZE;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWBURST;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWLOCK;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWCACHE;
wire   [2:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWPROT;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWQOS;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWREGION;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWUSER;
wire    grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WVALID;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WDATA;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WSTRB;
wire    grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WLAST;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WID;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WUSER;
wire    grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARVALID;
wire   [63:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARADDR;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARID;
wire   [31:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARLEN;
wire   [2:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARSIZE;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARBURST;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARLOCK;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARCACHE;
wire   [2:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARPROT;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARQOS;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARREGION;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARUSER;
wire    grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_RREADY;
wire    grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_BREADY;
reg   [3:0] grp_load_layer_params_from_DRAM_fu_479_kernel_group;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_479_ap_return_0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_479_ap_return_1;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_479_ap_return_2;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_479_ap_return_3;
wire    grp_conv_7x7_fu_515_ap_start;
wire    grp_conv_7x7_fu_515_ap_done;
wire    grp_conv_7x7_fu_515_ap_idle;
wire    grp_conv_7x7_fu_515_ap_ready;
wire   [8:0] grp_conv_7x7_fu_515_Y_buf_0_address0;
wire    grp_conv_7x7_fu_515_Y_buf_0_ce0;
wire    grp_conv_7x7_fu_515_Y_buf_0_we0;
wire   [15:0] grp_conv_7x7_fu_515_Y_buf_0_d0;
wire   [8:0] grp_conv_7x7_fu_515_Y_buf_1_address0;
wire    grp_conv_7x7_fu_515_Y_buf_1_ce0;
wire    grp_conv_7x7_fu_515_Y_buf_1_we0;
wire   [15:0] grp_conv_7x7_fu_515_Y_buf_1_d0;
wire   [8:0] grp_conv_7x7_fu_515_Y_buf_2_address0;
wire    grp_conv_7x7_fu_515_Y_buf_2_ce0;
wire    grp_conv_7x7_fu_515_Y_buf_2_we0;
wire   [15:0] grp_conv_7x7_fu_515_Y_buf_2_d0;
wire   [8:0] grp_conv_7x7_fu_515_Y_buf_3_address0;
wire    grp_conv_7x7_fu_515_Y_buf_3_ce0;
wire    grp_conv_7x7_fu_515_Y_buf_3_we0;
wire   [15:0] grp_conv_7x7_fu_515_Y_buf_3_d0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_0_address0;
wire    grp_conv_7x7_fu_515_X_buf_0_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_1_address0;
wire    grp_conv_7x7_fu_515_X_buf_1_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_2_address0;
wire    grp_conv_7x7_fu_515_X_buf_2_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_3_address0;
wire    grp_conv_7x7_fu_515_X_buf_3_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_4_address0;
wire    grp_conv_7x7_fu_515_X_buf_4_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_5_address0;
wire    grp_conv_7x7_fu_515_X_buf_5_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_6_address0;
wire    grp_conv_7x7_fu_515_X_buf_6_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_7_address0;
wire    grp_conv_7x7_fu_515_X_buf_7_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_8_address0;
wire    grp_conv_7x7_fu_515_X_buf_8_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_9_address0;
wire    grp_conv_7x7_fu_515_X_buf_9_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_10_address0;
wire    grp_conv_7x7_fu_515_X_buf_10_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_11_address0;
wire    grp_conv_7x7_fu_515_X_buf_11_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_12_address0;
wire    grp_conv_7x7_fu_515_X_buf_12_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_13_address0;
wire    grp_conv_7x7_fu_515_X_buf_13_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_14_address0;
wire    grp_conv_7x7_fu_515_X_buf_14_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_15_address0;
wire    grp_conv_7x7_fu_515_X_buf_15_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_16_address0;
wire    grp_conv_7x7_fu_515_X_buf_16_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_17_address0;
wire    grp_conv_7x7_fu_515_X_buf_17_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_18_address0;
wire    grp_conv_7x7_fu_515_X_buf_18_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_19_address0;
wire    grp_conv_7x7_fu_515_X_buf_19_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_20_address0;
wire    grp_conv_7x7_fu_515_X_buf_20_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_21_address0;
wire    grp_conv_7x7_fu_515_X_buf_21_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_22_address0;
wire    grp_conv_7x7_fu_515_X_buf_22_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_23_address0;
wire    grp_conv_7x7_fu_515_X_buf_23_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_24_address0;
wire    grp_conv_7x7_fu_515_X_buf_24_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_25_address0;
wire    grp_conv_7x7_fu_515_X_buf_25_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_26_address0;
wire    grp_conv_7x7_fu_515_X_buf_26_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_27_address0;
wire    grp_conv_7x7_fu_515_X_buf_27_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_28_address0;
wire    grp_conv_7x7_fu_515_X_buf_28_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_29_address0;
wire    grp_conv_7x7_fu_515_X_buf_29_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_30_address0;
wire    grp_conv_7x7_fu_515_X_buf_30_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_31_address0;
wire    grp_conv_7x7_fu_515_X_buf_31_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_32_address0;
wire    grp_conv_7x7_fu_515_X_buf_32_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_33_address0;
wire    grp_conv_7x7_fu_515_X_buf_33_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_34_address0;
wire    grp_conv_7x7_fu_515_X_buf_34_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_35_address0;
wire    grp_conv_7x7_fu_515_X_buf_35_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_36_address0;
wire    grp_conv_7x7_fu_515_X_buf_36_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_37_address0;
wire    grp_conv_7x7_fu_515_X_buf_37_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_38_address0;
wire    grp_conv_7x7_fu_515_X_buf_38_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_39_address0;
wire    grp_conv_7x7_fu_515_X_buf_39_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_40_address0;
wire    grp_conv_7x7_fu_515_X_buf_40_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_41_address0;
wire    grp_conv_7x7_fu_515_X_buf_41_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_42_address0;
wire    grp_conv_7x7_fu_515_X_buf_42_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_43_address0;
wire    grp_conv_7x7_fu_515_X_buf_43_ce0;
wire   [7:0] grp_conv_7x7_fu_515_X_buf_44_address0;
wire    grp_conv_7x7_fu_515_X_buf_44_ce0;
wire   [6:0] grp_conv_7x7_fu_515_W_buf_6_address0;
wire    grp_conv_7x7_fu_515_W_buf_6_ce0;
wire   [6:0] grp_conv_7x7_fu_515_W_buf_6_address1;
wire    grp_conv_7x7_fu_515_W_buf_6_ce1;
wire   [6:0] grp_conv_7x7_fu_515_W_buf_6_address2;
wire    grp_conv_7x7_fu_515_W_buf_6_ce2;
wire    grp_store_output_tile_to_DRAM_fu_573_ap_start;
wire    grp_store_output_tile_to_DRAM_fu_573_ap_idle;
wire    grp_store_output_tile_to_DRAM_fu_573_ap_ready;
wire    grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWVALID;
wire   [63:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWADDR;
wire   [0:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWID;
wire   [31:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWLEN;
wire   [2:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWSIZE;
wire   [1:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWBURST;
wire   [1:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWLOCK;
wire   [3:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWCACHE;
wire   [2:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWPROT;
wire   [3:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWQOS;
wire   [3:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWREGION;
wire   [0:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWUSER;
wire    grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WVALID;
wire   [15:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WDATA;
wire   [1:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WSTRB;
wire    grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WLAST;
wire   [0:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WID;
wire   [0:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WUSER;
wire    grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARVALID;
wire   [63:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARADDR;
wire   [0:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARID;
wire   [31:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARLEN;
wire   [2:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARSIZE;
wire   [1:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARBURST;
wire   [1:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARLOCK;
wire   [3:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARCACHE;
wire   [2:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARPROT;
wire   [3:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARQOS;
wire   [3:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARREGION;
wire   [0:0] grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARUSER;
wire    grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_RREADY;
wire    grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_BREADY;
wire   [8:0] grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_address0;
wire    grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_ce0;
wire   [8:0] grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_address0;
wire    grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_ce0;
wire   [8:0] grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_address0;
wire    grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_ce0;
wire   [8:0] grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_address0;
wire    grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_ce0;
reg   [3:0] grp_store_output_tile_to_DRAM_fu_573_kernel_group;
reg    fm_AWVALID;
wire    fm_AWREADY;
reg    fm_WVALID;
wire    fm_WREADY;
reg    fm_ARVALID;
wire    fm_ARREADY;
wire    fm_RVALID;
reg    fm_RREADY;
wire   [15:0] fm_RDATA;
wire   [9:0] fm_RFIFONUM;
wire    fm_BVALID;
reg    fm_BREADY;
wire    wt_AWREADY;
wire    wt_WREADY;
reg    wt_ARVALID;
wire    wt_ARREADY;
wire    wt_RVALID;
reg    wt_RREADY;
wire   [15:0] wt_RDATA;
wire   [9:0] wt_RFIFONUM;
wire    wt_BVALID;
reg   [5:0] tj_reg_413;
wire   [0:0] icmp_ln52_fu_651_p2;
wire    ap_CS_fsm_state68;
reg    grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg;
wire   [0:0] icmp_ln55_fu_668_p2;
reg    grp_load_layer_params_from_DRAM_fu_479_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state63;
reg    grp_conv_7x7_fu_515_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state66;
reg    grp_store_output_tile_to_DRAM_fu_573_ap_start_reg;
wire    ap_CS_fsm_state67;
reg   [4:0] ti_fu_126;
reg   [15:0] conv_bias_buf_V_64_fu_130;
reg   [15:0] conv_bias_buf_V_65_fu_134;
reg   [15:0] conv_bias_buf_V_66_fu_138;
reg   [15:0] conv_bias_buf_V_67_fu_142;
reg   [67:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
reg    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
reg    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
reg    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
reg    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
reg    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
reg    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
reg    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
reg    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
reg    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
reg    ap_ST_fsm_state68_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 68'd1;
#0 grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg = 1'b0;
#0 grp_load_layer_params_from_DRAM_fu_479_ap_start_reg = 1'b0;
#0 grp_conv_7x7_fu_515_ap_start_reg = 1'b0;
#0 grp_store_output_tile_to_DRAM_fu_573_ap_start_reg = 1'b0;
end

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_address0),
    .ce0(conv_in_buf_V_ce0),
    .we0(conv_in_buf_V_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_d0),
    .q0(conv_in_buf_V_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_1_address0),
    .ce0(conv_in_buf_V_1_ce0),
    .we0(conv_in_buf_V_1_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_d0),
    .q0(conv_in_buf_V_1_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_2_address0),
    .ce0(conv_in_buf_V_2_ce0),
    .we0(conv_in_buf_V_2_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_d0),
    .q0(conv_in_buf_V_2_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_3_address0),
    .ce0(conv_in_buf_V_3_ce0),
    .we0(conv_in_buf_V_3_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_d0),
    .q0(conv_in_buf_V_3_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_4_address0),
    .ce0(conv_in_buf_V_4_ce0),
    .we0(conv_in_buf_V_4_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_d0),
    .q0(conv_in_buf_V_4_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_5_address0),
    .ce0(conv_in_buf_V_5_ce0),
    .we0(conv_in_buf_V_5_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_d0),
    .q0(conv_in_buf_V_5_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_6_address0),
    .ce0(conv_in_buf_V_6_ce0),
    .we0(conv_in_buf_V_6_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_d0),
    .q0(conv_in_buf_V_6_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_7_address0),
    .ce0(conv_in_buf_V_7_ce0),
    .we0(conv_in_buf_V_7_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_d0),
    .q0(conv_in_buf_V_7_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_8_address0),
    .ce0(conv_in_buf_V_8_ce0),
    .we0(conv_in_buf_V_8_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_d0),
    .q0(conv_in_buf_V_8_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_9_address0),
    .ce0(conv_in_buf_V_9_ce0),
    .we0(conv_in_buf_V_9_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_d0),
    .q0(conv_in_buf_V_9_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_10_address0),
    .ce0(conv_in_buf_V_10_ce0),
    .we0(conv_in_buf_V_10_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_d0),
    .q0(conv_in_buf_V_10_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_11_address0),
    .ce0(conv_in_buf_V_11_ce0),
    .we0(conv_in_buf_V_11_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_d0),
    .q0(conv_in_buf_V_11_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_12_address0),
    .ce0(conv_in_buf_V_12_ce0),
    .we0(conv_in_buf_V_12_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_d0),
    .q0(conv_in_buf_V_12_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_13_address0),
    .ce0(conv_in_buf_V_13_ce0),
    .we0(conv_in_buf_V_13_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_d0),
    .q0(conv_in_buf_V_13_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_14_address0),
    .ce0(conv_in_buf_V_14_ce0),
    .we0(conv_in_buf_V_14_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_d0),
    .q0(conv_in_buf_V_14_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_15_address0),
    .ce0(conv_in_buf_V_15_ce0),
    .we0(conv_in_buf_V_15_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_d0),
    .q0(conv_in_buf_V_15_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_16_address0),
    .ce0(conv_in_buf_V_16_ce0),
    .we0(conv_in_buf_V_16_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_d0),
    .q0(conv_in_buf_V_16_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_17_address0),
    .ce0(conv_in_buf_V_17_ce0),
    .we0(conv_in_buf_V_17_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_d0),
    .q0(conv_in_buf_V_17_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_18_address0),
    .ce0(conv_in_buf_V_18_ce0),
    .we0(conv_in_buf_V_18_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_d0),
    .q0(conv_in_buf_V_18_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_19_address0),
    .ce0(conv_in_buf_V_19_ce0),
    .we0(conv_in_buf_V_19_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_d0),
    .q0(conv_in_buf_V_19_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_20_address0),
    .ce0(conv_in_buf_V_20_ce0),
    .we0(conv_in_buf_V_20_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_d0),
    .q0(conv_in_buf_V_20_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_21_address0),
    .ce0(conv_in_buf_V_21_ce0),
    .we0(conv_in_buf_V_21_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_d0),
    .q0(conv_in_buf_V_21_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_22_address0),
    .ce0(conv_in_buf_V_22_ce0),
    .we0(conv_in_buf_V_22_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_d0),
    .q0(conv_in_buf_V_22_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_23_address0),
    .ce0(conv_in_buf_V_23_ce0),
    .we0(conv_in_buf_V_23_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_d0),
    .q0(conv_in_buf_V_23_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_24_address0),
    .ce0(conv_in_buf_V_24_ce0),
    .we0(conv_in_buf_V_24_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_d0),
    .q0(conv_in_buf_V_24_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_25_address0),
    .ce0(conv_in_buf_V_25_ce0),
    .we0(conv_in_buf_V_25_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_d0),
    .q0(conv_in_buf_V_25_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_26_address0),
    .ce0(conv_in_buf_V_26_ce0),
    .we0(conv_in_buf_V_26_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_d0),
    .q0(conv_in_buf_V_26_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_27_address0),
    .ce0(conv_in_buf_V_27_ce0),
    .we0(conv_in_buf_V_27_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_d0),
    .q0(conv_in_buf_V_27_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_28_address0),
    .ce0(conv_in_buf_V_28_ce0),
    .we0(conv_in_buf_V_28_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_d0),
    .q0(conv_in_buf_V_28_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_29_address0),
    .ce0(conv_in_buf_V_29_ce0),
    .we0(conv_in_buf_V_29_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_d0),
    .q0(conv_in_buf_V_29_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_30_address0),
    .ce0(conv_in_buf_V_30_ce0),
    .we0(conv_in_buf_V_30_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_d0),
    .q0(conv_in_buf_V_30_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_31_address0),
    .ce0(conv_in_buf_V_31_ce0),
    .we0(conv_in_buf_V_31_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_d0),
    .q0(conv_in_buf_V_31_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_32_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_32_address0),
    .ce0(conv_in_buf_V_32_ce0),
    .we0(conv_in_buf_V_32_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_d0),
    .q0(conv_in_buf_V_32_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_33_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_33_address0),
    .ce0(conv_in_buf_V_33_ce0),
    .we0(conv_in_buf_V_33_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_d0),
    .q0(conv_in_buf_V_33_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_34_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_34_address0),
    .ce0(conv_in_buf_V_34_ce0),
    .we0(conv_in_buf_V_34_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_d0),
    .q0(conv_in_buf_V_34_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_35_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_35_address0),
    .ce0(conv_in_buf_V_35_ce0),
    .we0(conv_in_buf_V_35_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_d0),
    .q0(conv_in_buf_V_35_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_36_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_36_address0),
    .ce0(conv_in_buf_V_36_ce0),
    .we0(conv_in_buf_V_36_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_d0),
    .q0(conv_in_buf_V_36_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_37_address0),
    .ce0(conv_in_buf_V_37_ce0),
    .we0(conv_in_buf_V_37_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_d0),
    .q0(conv_in_buf_V_37_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_38_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_38_address0),
    .ce0(conv_in_buf_V_38_ce0),
    .we0(conv_in_buf_V_38_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_d0),
    .q0(conv_in_buf_V_38_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_39_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_39_address0),
    .ce0(conv_in_buf_V_39_ce0),
    .we0(conv_in_buf_V_39_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_d0),
    .q0(conv_in_buf_V_39_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_40_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_40_address0),
    .ce0(conv_in_buf_V_40_ce0),
    .we0(conv_in_buf_V_40_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_d0),
    .q0(conv_in_buf_V_40_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_41_address0),
    .ce0(conv_in_buf_V_41_ce0),
    .we0(conv_in_buf_V_41_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_d0),
    .q0(conv_in_buf_V_41_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_42_address0),
    .ce0(conv_in_buf_V_42_ce0),
    .we0(conv_in_buf_V_42_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_d0),
    .q0(conv_in_buf_V_42_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_43_address0),
    .ce0(conv_in_buf_V_43_ce0),
    .we0(conv_in_buf_V_43_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_d0),
    .q0(conv_in_buf_V_43_q0)
);

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_44_address0),
    .ce0(conv_in_buf_V_44_ce0),
    .we0(conv_in_buf_V_44_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_d0),
    .q0(conv_in_buf_V_44_q0)
);

tiled_conv_conv_in_buf_45_RAM_AUTO_0R0W #(
    .DataWidth( 16 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_45_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_address0),
    .ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_ce0),
    .we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_we0),
    .d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_d0)
);

tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_address0),
    .ce0(conv_wt_buf_V_ce0),
    .we0(conv_wt_buf_V_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_d0)
);

tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_address0),
    .ce0(conv_wt_buf_V_1_ce0),
    .we0(conv_wt_buf_V_1_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_d0)
);

tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_address0),
    .ce0(conv_wt_buf_V_2_ce0),
    .we0(conv_wt_buf_V_2_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_d0)
);

tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_address0),
    .ce0(conv_wt_buf_V_3_ce0),
    .we0(conv_wt_buf_V_3_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_d0)
);

tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_address0),
    .ce0(conv_wt_buf_V_4_ce0),
    .we0(conv_wt_buf_V_4_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_d0)
);

tiled_conv_conv_wt_buf_V_RAM_AUTO_0R0W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_address0),
    .ce0(conv_wt_buf_V_5_ce0),
    .we0(conv_wt_buf_V_5_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_d0)
);

tiled_conv_conv_wt_buf_V_6_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_V_6_address0),
    .ce0(conv_wt_buf_V_6_ce0),
    .we0(conv_wt_buf_V_6_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_d0),
    .q0(conv_wt_buf_V_6_q0),
    .address1(grp_conv_7x7_fu_515_W_buf_6_address1),
    .ce1(conv_wt_buf_V_6_ce1),
    .q1(conv_wt_buf_V_6_q1),
    .address2(grp_conv_7x7_fu_515_W_buf_6_address2),
    .ce2(conv_wt_buf_V_6_ce2),
    .q2(conv_wt_buf_V_6_q2)
);

tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 460 ),
    .AddressWidth( 9 ))
conv_out_buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf_V_address0),
    .ce0(conv_out_buf_V_ce0),
    .we0(conv_out_buf_V_we0),
    .d0(conv_out_buf_V_d0),
    .q0(conv_out_buf_V_q0)
);

tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 460 ),
    .AddressWidth( 9 ))
conv_out_buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf_V_1_address0),
    .ce0(conv_out_buf_V_1_ce0),
    .we0(conv_out_buf_V_1_we0),
    .d0(grp_conv_7x7_fu_515_Y_buf_1_d0),
    .q0(conv_out_buf_V_1_q0)
);

tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 460 ),
    .AddressWidth( 9 ))
conv_out_buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf_V_2_address0),
    .ce0(conv_out_buf_V_2_ce0),
    .we0(conv_out_buf_V_2_we0),
    .d0(grp_conv_7x7_fu_515_Y_buf_2_d0),
    .q0(conv_out_buf_V_2_q0)
);

tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 460 ),
    .AddressWidth( 9 ))
conv_out_buf_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf_V_3_address0),
    .ce0(conv_out_buf_V_3_ce0),
    .we0(conv_out_buf_V_3_we0),
    .d0(grp_conv_7x7_fu_515_Y_buf_3_d0),
    .q0(conv_out_buf_V_3_q0)
);

tiled_conv_load_input_tile_block_from_DRAM grp_load_input_tile_block_from_DRAM_fu_424(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_input_tile_block_from_DRAM_fu_424_ap_start),
    .ap_done(grp_load_input_tile_block_from_DRAM_fu_424_ap_done),
    .ap_idle(grp_load_input_tile_block_from_DRAM_fu_424_ap_idle),
    .ap_ready(grp_load_input_tile_block_from_DRAM_fu_424_ap_ready),
    .in_fm_buf_0_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_address0),
    .in_fm_buf_0_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_ce0),
    .in_fm_buf_0_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_we0),
    .in_fm_buf_0_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_d0),
    .in_fm_buf_1_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_address0),
    .in_fm_buf_1_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_ce0),
    .in_fm_buf_1_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_we0),
    .in_fm_buf_1_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_d0),
    .in_fm_buf_2_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_address0),
    .in_fm_buf_2_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_ce0),
    .in_fm_buf_2_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_we0),
    .in_fm_buf_2_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_d0),
    .in_fm_buf_3_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_address0),
    .in_fm_buf_3_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_ce0),
    .in_fm_buf_3_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_we0),
    .in_fm_buf_3_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_d0),
    .in_fm_buf_4_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_address0),
    .in_fm_buf_4_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_ce0),
    .in_fm_buf_4_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_we0),
    .in_fm_buf_4_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_d0),
    .in_fm_buf_5_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_address0),
    .in_fm_buf_5_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_ce0),
    .in_fm_buf_5_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_we0),
    .in_fm_buf_5_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_d0),
    .in_fm_buf_6_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_address0),
    .in_fm_buf_6_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_ce0),
    .in_fm_buf_6_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_we0),
    .in_fm_buf_6_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_d0),
    .in_fm_buf_7_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_address0),
    .in_fm_buf_7_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_ce0),
    .in_fm_buf_7_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_we0),
    .in_fm_buf_7_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_d0),
    .in_fm_buf_8_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_address0),
    .in_fm_buf_8_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_ce0),
    .in_fm_buf_8_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_we0),
    .in_fm_buf_8_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_d0),
    .in_fm_buf_9_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_address0),
    .in_fm_buf_9_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_ce0),
    .in_fm_buf_9_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_we0),
    .in_fm_buf_9_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_d0),
    .in_fm_buf_10_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_address0),
    .in_fm_buf_10_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_ce0),
    .in_fm_buf_10_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_we0),
    .in_fm_buf_10_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_d0),
    .in_fm_buf_11_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_address0),
    .in_fm_buf_11_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_ce0),
    .in_fm_buf_11_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_we0),
    .in_fm_buf_11_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_d0),
    .in_fm_buf_12_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_address0),
    .in_fm_buf_12_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_ce0),
    .in_fm_buf_12_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_we0),
    .in_fm_buf_12_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_d0),
    .in_fm_buf_13_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_address0),
    .in_fm_buf_13_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_ce0),
    .in_fm_buf_13_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_we0),
    .in_fm_buf_13_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_d0),
    .in_fm_buf_14_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_address0),
    .in_fm_buf_14_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_ce0),
    .in_fm_buf_14_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_we0),
    .in_fm_buf_14_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_d0),
    .in_fm_buf_15_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_address0),
    .in_fm_buf_15_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_ce0),
    .in_fm_buf_15_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_we0),
    .in_fm_buf_15_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_d0),
    .in_fm_buf_16_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_address0),
    .in_fm_buf_16_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_ce0),
    .in_fm_buf_16_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_we0),
    .in_fm_buf_16_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_d0),
    .in_fm_buf_17_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_address0),
    .in_fm_buf_17_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_ce0),
    .in_fm_buf_17_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_we0),
    .in_fm_buf_17_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_d0),
    .in_fm_buf_18_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_address0),
    .in_fm_buf_18_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_ce0),
    .in_fm_buf_18_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_we0),
    .in_fm_buf_18_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_d0),
    .in_fm_buf_19_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_address0),
    .in_fm_buf_19_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_ce0),
    .in_fm_buf_19_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_we0),
    .in_fm_buf_19_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_d0),
    .in_fm_buf_20_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_address0),
    .in_fm_buf_20_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_ce0),
    .in_fm_buf_20_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_we0),
    .in_fm_buf_20_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_d0),
    .in_fm_buf_21_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_address0),
    .in_fm_buf_21_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_ce0),
    .in_fm_buf_21_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_we0),
    .in_fm_buf_21_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_d0),
    .in_fm_buf_22_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_address0),
    .in_fm_buf_22_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_ce0),
    .in_fm_buf_22_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_we0),
    .in_fm_buf_22_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_d0),
    .in_fm_buf_23_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_address0),
    .in_fm_buf_23_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_ce0),
    .in_fm_buf_23_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_we0),
    .in_fm_buf_23_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_d0),
    .in_fm_buf_24_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_address0),
    .in_fm_buf_24_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_ce0),
    .in_fm_buf_24_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_we0),
    .in_fm_buf_24_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_d0),
    .in_fm_buf_25_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_address0),
    .in_fm_buf_25_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_ce0),
    .in_fm_buf_25_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_we0),
    .in_fm_buf_25_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_d0),
    .in_fm_buf_26_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_address0),
    .in_fm_buf_26_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_ce0),
    .in_fm_buf_26_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_we0),
    .in_fm_buf_26_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_d0),
    .in_fm_buf_27_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_address0),
    .in_fm_buf_27_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_ce0),
    .in_fm_buf_27_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_we0),
    .in_fm_buf_27_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_d0),
    .in_fm_buf_28_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_address0),
    .in_fm_buf_28_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_ce0),
    .in_fm_buf_28_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_we0),
    .in_fm_buf_28_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_d0),
    .in_fm_buf_29_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_address0),
    .in_fm_buf_29_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_ce0),
    .in_fm_buf_29_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_we0),
    .in_fm_buf_29_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_d0),
    .in_fm_buf_30_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_address0),
    .in_fm_buf_30_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_ce0),
    .in_fm_buf_30_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_we0),
    .in_fm_buf_30_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_d0),
    .in_fm_buf_31_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_address0),
    .in_fm_buf_31_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_ce0),
    .in_fm_buf_31_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_we0),
    .in_fm_buf_31_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_d0),
    .in_fm_buf_32_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_address0),
    .in_fm_buf_32_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_ce0),
    .in_fm_buf_32_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_we0),
    .in_fm_buf_32_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_d0),
    .in_fm_buf_33_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_address0),
    .in_fm_buf_33_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_ce0),
    .in_fm_buf_33_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_we0),
    .in_fm_buf_33_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_d0),
    .in_fm_buf_34_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_address0),
    .in_fm_buf_34_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_ce0),
    .in_fm_buf_34_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_we0),
    .in_fm_buf_34_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_d0),
    .in_fm_buf_35_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_address0),
    .in_fm_buf_35_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_ce0),
    .in_fm_buf_35_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_we0),
    .in_fm_buf_35_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_d0),
    .in_fm_buf_36_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_address0),
    .in_fm_buf_36_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_ce0),
    .in_fm_buf_36_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_we0),
    .in_fm_buf_36_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_d0),
    .in_fm_buf_37_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_address0),
    .in_fm_buf_37_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_ce0),
    .in_fm_buf_37_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_we0),
    .in_fm_buf_37_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_d0),
    .in_fm_buf_38_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_address0),
    .in_fm_buf_38_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_ce0),
    .in_fm_buf_38_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_we0),
    .in_fm_buf_38_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_d0),
    .in_fm_buf_39_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_address0),
    .in_fm_buf_39_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_ce0),
    .in_fm_buf_39_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_we0),
    .in_fm_buf_39_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_d0),
    .in_fm_buf_40_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_address0),
    .in_fm_buf_40_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_ce0),
    .in_fm_buf_40_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_we0),
    .in_fm_buf_40_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_d0),
    .in_fm_buf_41_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_address0),
    .in_fm_buf_41_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_ce0),
    .in_fm_buf_41_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_we0),
    .in_fm_buf_41_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_d0),
    .in_fm_buf_42_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_address0),
    .in_fm_buf_42_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_ce0),
    .in_fm_buf_42_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_we0),
    .in_fm_buf_42_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_d0),
    .in_fm_buf_43_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_address0),
    .in_fm_buf_43_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_ce0),
    .in_fm_buf_43_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_we0),
    .in_fm_buf_43_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_d0),
    .in_fm_buf_44_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_address0),
    .in_fm_buf_44_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_ce0),
    .in_fm_buf_44_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_we0),
    .in_fm_buf_44_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_d0),
    .in_fm_buf_45_address0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_address0),
    .in_fm_buf_45_ce0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_ce0),
    .in_fm_buf_45_we0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_we0),
    .in_fm_buf_45_d0(grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_45_d0),
    .m_axi_fm_AWVALID(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWVALID),
    .m_axi_fm_AWREADY(1'b0),
    .m_axi_fm_AWADDR(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWADDR),
    .m_axi_fm_AWID(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWID),
    .m_axi_fm_AWLEN(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWLEN),
    .m_axi_fm_AWSIZE(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWSIZE),
    .m_axi_fm_AWBURST(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWBURST),
    .m_axi_fm_AWLOCK(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWLOCK),
    .m_axi_fm_AWCACHE(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWCACHE),
    .m_axi_fm_AWPROT(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWPROT),
    .m_axi_fm_AWQOS(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWQOS),
    .m_axi_fm_AWREGION(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWREGION),
    .m_axi_fm_AWUSER(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_AWUSER),
    .m_axi_fm_WVALID(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WVALID),
    .m_axi_fm_WREADY(1'b0),
    .m_axi_fm_WDATA(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WDATA),
    .m_axi_fm_WSTRB(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WSTRB),
    .m_axi_fm_WLAST(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WLAST),
    .m_axi_fm_WID(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WID),
    .m_axi_fm_WUSER(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_WUSER),
    .m_axi_fm_ARVALID(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARVALID),
    .m_axi_fm_ARREADY(fm_ARREADY),
    .m_axi_fm_ARADDR(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARADDR),
    .m_axi_fm_ARID(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARID),
    .m_axi_fm_ARLEN(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARLEN),
    .m_axi_fm_ARSIZE(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARSIZE),
    .m_axi_fm_ARBURST(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARBURST),
    .m_axi_fm_ARLOCK(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARLOCK),
    .m_axi_fm_ARCACHE(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARCACHE),
    .m_axi_fm_ARPROT(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARPROT),
    .m_axi_fm_ARQOS(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARQOS),
    .m_axi_fm_ARREGION(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARREGION),
    .m_axi_fm_ARUSER(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARUSER),
    .m_axi_fm_RVALID(fm_RVALID),
    .m_axi_fm_RREADY(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_RREADY),
    .m_axi_fm_RDATA(fm_RDATA),
    .m_axi_fm_RLAST(1'b0),
    .m_axi_fm_RID(1'd0),
    .m_axi_fm_RFIFONUM(fm_RFIFONUM),
    .m_axi_fm_RUSER(1'd0),
    .m_axi_fm_RRESP(2'd0),
    .m_axi_fm_BVALID(1'b0),
    .m_axi_fm_BREADY(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_BREADY),
    .m_axi_fm_BRESP(2'd0),
    .m_axi_fm_BID(1'd0),
    .m_axi_fm_BUSER(1'd0),
    .in_fm(input_feature_map_read_reg_766),
    .ti(ti_1_reg_771),
    .tj(trunc_ln55_reg_785)
);

tiled_conv_load_layer_params_from_DRAM grp_load_layer_params_from_DRAM_fu_479(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_layer_params_from_DRAM_fu_479_ap_start),
    .ap_done(grp_load_layer_params_from_DRAM_fu_479_ap_done),
    .ap_idle(grp_load_layer_params_from_DRAM_fu_479_ap_idle),
    .ap_ready(grp_load_layer_params_from_DRAM_fu_479_ap_ready),
    .weight_buf_0_address0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_address0),
    .weight_buf_0_ce0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_ce0),
    .weight_buf_0_we0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_we0),
    .weight_buf_0_d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_d0),
    .weight_buf_1_address0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_address0),
    .weight_buf_1_ce0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_ce0),
    .weight_buf_1_we0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_we0),
    .weight_buf_1_d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_d0),
    .weight_buf_2_address0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_address0),
    .weight_buf_2_ce0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_ce0),
    .weight_buf_2_we0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_we0),
    .weight_buf_2_d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_d0),
    .weight_buf_3_address0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_address0),
    .weight_buf_3_ce0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_ce0),
    .weight_buf_3_we0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_we0),
    .weight_buf_3_d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_d0),
    .weight_buf_4_address0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_address0),
    .weight_buf_4_ce0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_ce0),
    .weight_buf_4_we0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_we0),
    .weight_buf_4_d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_d0),
    .weight_buf_5_address0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_address0),
    .weight_buf_5_ce0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_ce0),
    .weight_buf_5_we0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_we0),
    .weight_buf_5_d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_d0),
    .weight_buf_6_address0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_address0),
    .weight_buf_6_ce0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_ce0),
    .weight_buf_6_we0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_we0),
    .weight_buf_6_d0(grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_d0),
    .p_read(grp_load_layer_params_from_DRAM_fu_479_p_read),
    .p_read1(grp_load_layer_params_from_DRAM_fu_479_p_read1),
    .p_read2(grp_load_layer_params_from_DRAM_fu_479_p_read2),
    .p_read3(grp_load_layer_params_from_DRAM_fu_479_p_read3),
    .m_axi_wt_AWVALID(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWVALID),
    .m_axi_wt_AWREADY(1'b0),
    .m_axi_wt_AWADDR(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWADDR),
    .m_axi_wt_AWID(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWID),
    .m_axi_wt_AWLEN(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWLEN),
    .m_axi_wt_AWSIZE(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWSIZE),
    .m_axi_wt_AWBURST(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWBURST),
    .m_axi_wt_AWLOCK(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWLOCK),
    .m_axi_wt_AWCACHE(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWCACHE),
    .m_axi_wt_AWPROT(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWPROT),
    .m_axi_wt_AWQOS(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWQOS),
    .m_axi_wt_AWREGION(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWREGION),
    .m_axi_wt_AWUSER(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_AWUSER),
    .m_axi_wt_WVALID(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WVALID),
    .m_axi_wt_WREADY(1'b0),
    .m_axi_wt_WDATA(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WDATA),
    .m_axi_wt_WSTRB(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WSTRB),
    .m_axi_wt_WLAST(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WLAST),
    .m_axi_wt_WID(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WID),
    .m_axi_wt_WUSER(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_WUSER),
    .m_axi_wt_ARVALID(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARVALID),
    .m_axi_wt_ARREADY(wt_ARREADY),
    .m_axi_wt_ARADDR(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARADDR),
    .m_axi_wt_ARID(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARID),
    .m_axi_wt_ARLEN(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARLEN),
    .m_axi_wt_ARSIZE(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARSIZE),
    .m_axi_wt_ARBURST(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARBURST),
    .m_axi_wt_ARLOCK(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARLOCK),
    .m_axi_wt_ARCACHE(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARCACHE),
    .m_axi_wt_ARPROT(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARPROT),
    .m_axi_wt_ARQOS(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARQOS),
    .m_axi_wt_ARREGION(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARREGION),
    .m_axi_wt_ARUSER(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARUSER),
    .m_axi_wt_RVALID(wt_RVALID),
    .m_axi_wt_RREADY(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_RREADY),
    .m_axi_wt_RDATA(wt_RDATA),
    .m_axi_wt_RLAST(1'b0),
    .m_axi_wt_RID(1'd0),
    .m_axi_wt_RFIFONUM(wt_RFIFONUM),
    .m_axi_wt_RUSER(1'd0),
    .m_axi_wt_RRESP(2'd0),
    .m_axi_wt_BVALID(1'b0),
    .m_axi_wt_BREADY(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_BREADY),
    .m_axi_wt_BRESP(2'd0),
    .m_axi_wt_BID(1'd0),
    .m_axi_wt_BUSER(1'd0),
    .weights(layer_weights_read_reg_761),
    .bias(layer_bias_read_reg_756),
    .kernel_group(grp_load_layer_params_from_DRAM_fu_479_kernel_group),
    .ap_return_0(grp_load_layer_params_from_DRAM_fu_479_ap_return_0),
    .ap_return_1(grp_load_layer_params_from_DRAM_fu_479_ap_return_1),
    .ap_return_2(grp_load_layer_params_from_DRAM_fu_479_ap_return_2),
    .ap_return_3(grp_load_layer_params_from_DRAM_fu_479_ap_return_3)
);

tiled_conv_conv_7x7 grp_conv_7x7_fu_515(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_7x7_fu_515_ap_start),
    .ap_done(grp_conv_7x7_fu_515_ap_done),
    .ap_idle(grp_conv_7x7_fu_515_ap_idle),
    .ap_ready(grp_conv_7x7_fu_515_ap_ready),
    .Y_buf_0_address0(grp_conv_7x7_fu_515_Y_buf_0_address0),
    .Y_buf_0_ce0(grp_conv_7x7_fu_515_Y_buf_0_ce0),
    .Y_buf_0_we0(grp_conv_7x7_fu_515_Y_buf_0_we0),
    .Y_buf_0_d0(grp_conv_7x7_fu_515_Y_buf_0_d0),
    .Y_buf_1_address0(grp_conv_7x7_fu_515_Y_buf_1_address0),
    .Y_buf_1_ce0(grp_conv_7x7_fu_515_Y_buf_1_ce0),
    .Y_buf_1_we0(grp_conv_7x7_fu_515_Y_buf_1_we0),
    .Y_buf_1_d0(grp_conv_7x7_fu_515_Y_buf_1_d0),
    .Y_buf_2_address0(grp_conv_7x7_fu_515_Y_buf_2_address0),
    .Y_buf_2_ce0(grp_conv_7x7_fu_515_Y_buf_2_ce0),
    .Y_buf_2_we0(grp_conv_7x7_fu_515_Y_buf_2_we0),
    .Y_buf_2_d0(grp_conv_7x7_fu_515_Y_buf_2_d0),
    .Y_buf_3_address0(grp_conv_7x7_fu_515_Y_buf_3_address0),
    .Y_buf_3_ce0(grp_conv_7x7_fu_515_Y_buf_3_ce0),
    .Y_buf_3_we0(grp_conv_7x7_fu_515_Y_buf_3_we0),
    .Y_buf_3_d0(grp_conv_7x7_fu_515_Y_buf_3_d0),
    .X_buf_0_address0(grp_conv_7x7_fu_515_X_buf_0_address0),
    .X_buf_0_ce0(grp_conv_7x7_fu_515_X_buf_0_ce0),
    .X_buf_0_q0(conv_in_buf_V_q0),
    .X_buf_1_address0(grp_conv_7x7_fu_515_X_buf_1_address0),
    .X_buf_1_ce0(grp_conv_7x7_fu_515_X_buf_1_ce0),
    .X_buf_1_q0(conv_in_buf_V_1_q0),
    .X_buf_2_address0(grp_conv_7x7_fu_515_X_buf_2_address0),
    .X_buf_2_ce0(grp_conv_7x7_fu_515_X_buf_2_ce0),
    .X_buf_2_q0(conv_in_buf_V_2_q0),
    .X_buf_3_address0(grp_conv_7x7_fu_515_X_buf_3_address0),
    .X_buf_3_ce0(grp_conv_7x7_fu_515_X_buf_3_ce0),
    .X_buf_3_q0(conv_in_buf_V_3_q0),
    .X_buf_4_address0(grp_conv_7x7_fu_515_X_buf_4_address0),
    .X_buf_4_ce0(grp_conv_7x7_fu_515_X_buf_4_ce0),
    .X_buf_4_q0(conv_in_buf_V_4_q0),
    .X_buf_5_address0(grp_conv_7x7_fu_515_X_buf_5_address0),
    .X_buf_5_ce0(grp_conv_7x7_fu_515_X_buf_5_ce0),
    .X_buf_5_q0(conv_in_buf_V_5_q0),
    .X_buf_6_address0(grp_conv_7x7_fu_515_X_buf_6_address0),
    .X_buf_6_ce0(grp_conv_7x7_fu_515_X_buf_6_ce0),
    .X_buf_6_q0(conv_in_buf_V_6_q0),
    .X_buf_7_address0(grp_conv_7x7_fu_515_X_buf_7_address0),
    .X_buf_7_ce0(grp_conv_7x7_fu_515_X_buf_7_ce0),
    .X_buf_7_q0(conv_in_buf_V_7_q0),
    .X_buf_8_address0(grp_conv_7x7_fu_515_X_buf_8_address0),
    .X_buf_8_ce0(grp_conv_7x7_fu_515_X_buf_8_ce0),
    .X_buf_8_q0(conv_in_buf_V_8_q0),
    .X_buf_9_address0(grp_conv_7x7_fu_515_X_buf_9_address0),
    .X_buf_9_ce0(grp_conv_7x7_fu_515_X_buf_9_ce0),
    .X_buf_9_q0(conv_in_buf_V_9_q0),
    .X_buf_10_address0(grp_conv_7x7_fu_515_X_buf_10_address0),
    .X_buf_10_ce0(grp_conv_7x7_fu_515_X_buf_10_ce0),
    .X_buf_10_q0(conv_in_buf_V_10_q0),
    .X_buf_11_address0(grp_conv_7x7_fu_515_X_buf_11_address0),
    .X_buf_11_ce0(grp_conv_7x7_fu_515_X_buf_11_ce0),
    .X_buf_11_q0(conv_in_buf_V_11_q0),
    .X_buf_12_address0(grp_conv_7x7_fu_515_X_buf_12_address0),
    .X_buf_12_ce0(grp_conv_7x7_fu_515_X_buf_12_ce0),
    .X_buf_12_q0(conv_in_buf_V_12_q0),
    .X_buf_13_address0(grp_conv_7x7_fu_515_X_buf_13_address0),
    .X_buf_13_ce0(grp_conv_7x7_fu_515_X_buf_13_ce0),
    .X_buf_13_q0(conv_in_buf_V_13_q0),
    .X_buf_14_address0(grp_conv_7x7_fu_515_X_buf_14_address0),
    .X_buf_14_ce0(grp_conv_7x7_fu_515_X_buf_14_ce0),
    .X_buf_14_q0(conv_in_buf_V_14_q0),
    .X_buf_15_address0(grp_conv_7x7_fu_515_X_buf_15_address0),
    .X_buf_15_ce0(grp_conv_7x7_fu_515_X_buf_15_ce0),
    .X_buf_15_q0(conv_in_buf_V_15_q0),
    .X_buf_16_address0(grp_conv_7x7_fu_515_X_buf_16_address0),
    .X_buf_16_ce0(grp_conv_7x7_fu_515_X_buf_16_ce0),
    .X_buf_16_q0(conv_in_buf_V_16_q0),
    .X_buf_17_address0(grp_conv_7x7_fu_515_X_buf_17_address0),
    .X_buf_17_ce0(grp_conv_7x7_fu_515_X_buf_17_ce0),
    .X_buf_17_q0(conv_in_buf_V_17_q0),
    .X_buf_18_address0(grp_conv_7x7_fu_515_X_buf_18_address0),
    .X_buf_18_ce0(grp_conv_7x7_fu_515_X_buf_18_ce0),
    .X_buf_18_q0(conv_in_buf_V_18_q0),
    .X_buf_19_address0(grp_conv_7x7_fu_515_X_buf_19_address0),
    .X_buf_19_ce0(grp_conv_7x7_fu_515_X_buf_19_ce0),
    .X_buf_19_q0(conv_in_buf_V_19_q0),
    .X_buf_20_address0(grp_conv_7x7_fu_515_X_buf_20_address0),
    .X_buf_20_ce0(grp_conv_7x7_fu_515_X_buf_20_ce0),
    .X_buf_20_q0(conv_in_buf_V_20_q0),
    .X_buf_21_address0(grp_conv_7x7_fu_515_X_buf_21_address0),
    .X_buf_21_ce0(grp_conv_7x7_fu_515_X_buf_21_ce0),
    .X_buf_21_q0(conv_in_buf_V_21_q0),
    .X_buf_22_address0(grp_conv_7x7_fu_515_X_buf_22_address0),
    .X_buf_22_ce0(grp_conv_7x7_fu_515_X_buf_22_ce0),
    .X_buf_22_q0(conv_in_buf_V_22_q0),
    .X_buf_23_address0(grp_conv_7x7_fu_515_X_buf_23_address0),
    .X_buf_23_ce0(grp_conv_7x7_fu_515_X_buf_23_ce0),
    .X_buf_23_q0(conv_in_buf_V_23_q0),
    .X_buf_24_address0(grp_conv_7x7_fu_515_X_buf_24_address0),
    .X_buf_24_ce0(grp_conv_7x7_fu_515_X_buf_24_ce0),
    .X_buf_24_q0(conv_in_buf_V_24_q0),
    .X_buf_25_address0(grp_conv_7x7_fu_515_X_buf_25_address0),
    .X_buf_25_ce0(grp_conv_7x7_fu_515_X_buf_25_ce0),
    .X_buf_25_q0(conv_in_buf_V_25_q0),
    .X_buf_26_address0(grp_conv_7x7_fu_515_X_buf_26_address0),
    .X_buf_26_ce0(grp_conv_7x7_fu_515_X_buf_26_ce0),
    .X_buf_26_q0(conv_in_buf_V_26_q0),
    .X_buf_27_address0(grp_conv_7x7_fu_515_X_buf_27_address0),
    .X_buf_27_ce0(grp_conv_7x7_fu_515_X_buf_27_ce0),
    .X_buf_27_q0(conv_in_buf_V_27_q0),
    .X_buf_28_address0(grp_conv_7x7_fu_515_X_buf_28_address0),
    .X_buf_28_ce0(grp_conv_7x7_fu_515_X_buf_28_ce0),
    .X_buf_28_q0(conv_in_buf_V_28_q0),
    .X_buf_29_address0(grp_conv_7x7_fu_515_X_buf_29_address0),
    .X_buf_29_ce0(grp_conv_7x7_fu_515_X_buf_29_ce0),
    .X_buf_29_q0(conv_in_buf_V_29_q0),
    .X_buf_30_address0(grp_conv_7x7_fu_515_X_buf_30_address0),
    .X_buf_30_ce0(grp_conv_7x7_fu_515_X_buf_30_ce0),
    .X_buf_30_q0(conv_in_buf_V_30_q0),
    .X_buf_31_address0(grp_conv_7x7_fu_515_X_buf_31_address0),
    .X_buf_31_ce0(grp_conv_7x7_fu_515_X_buf_31_ce0),
    .X_buf_31_q0(conv_in_buf_V_31_q0),
    .X_buf_32_address0(grp_conv_7x7_fu_515_X_buf_32_address0),
    .X_buf_32_ce0(grp_conv_7x7_fu_515_X_buf_32_ce0),
    .X_buf_32_q0(conv_in_buf_V_32_q0),
    .X_buf_33_address0(grp_conv_7x7_fu_515_X_buf_33_address0),
    .X_buf_33_ce0(grp_conv_7x7_fu_515_X_buf_33_ce0),
    .X_buf_33_q0(conv_in_buf_V_33_q0),
    .X_buf_34_address0(grp_conv_7x7_fu_515_X_buf_34_address0),
    .X_buf_34_ce0(grp_conv_7x7_fu_515_X_buf_34_ce0),
    .X_buf_34_q0(conv_in_buf_V_34_q0),
    .X_buf_35_address0(grp_conv_7x7_fu_515_X_buf_35_address0),
    .X_buf_35_ce0(grp_conv_7x7_fu_515_X_buf_35_ce0),
    .X_buf_35_q0(conv_in_buf_V_35_q0),
    .X_buf_36_address0(grp_conv_7x7_fu_515_X_buf_36_address0),
    .X_buf_36_ce0(grp_conv_7x7_fu_515_X_buf_36_ce0),
    .X_buf_36_q0(conv_in_buf_V_36_q0),
    .X_buf_37_address0(grp_conv_7x7_fu_515_X_buf_37_address0),
    .X_buf_37_ce0(grp_conv_7x7_fu_515_X_buf_37_ce0),
    .X_buf_37_q0(conv_in_buf_V_37_q0),
    .X_buf_38_address0(grp_conv_7x7_fu_515_X_buf_38_address0),
    .X_buf_38_ce0(grp_conv_7x7_fu_515_X_buf_38_ce0),
    .X_buf_38_q0(conv_in_buf_V_38_q0),
    .X_buf_39_address0(grp_conv_7x7_fu_515_X_buf_39_address0),
    .X_buf_39_ce0(grp_conv_7x7_fu_515_X_buf_39_ce0),
    .X_buf_39_q0(conv_in_buf_V_39_q0),
    .X_buf_40_address0(grp_conv_7x7_fu_515_X_buf_40_address0),
    .X_buf_40_ce0(grp_conv_7x7_fu_515_X_buf_40_ce0),
    .X_buf_40_q0(conv_in_buf_V_40_q0),
    .X_buf_41_address0(grp_conv_7x7_fu_515_X_buf_41_address0),
    .X_buf_41_ce0(grp_conv_7x7_fu_515_X_buf_41_ce0),
    .X_buf_41_q0(conv_in_buf_V_41_q0),
    .X_buf_42_address0(grp_conv_7x7_fu_515_X_buf_42_address0),
    .X_buf_42_ce0(grp_conv_7x7_fu_515_X_buf_42_ce0),
    .X_buf_42_q0(conv_in_buf_V_42_q0),
    .X_buf_43_address0(grp_conv_7x7_fu_515_X_buf_43_address0),
    .X_buf_43_ce0(grp_conv_7x7_fu_515_X_buf_43_ce0),
    .X_buf_43_q0(conv_in_buf_V_43_q0),
    .X_buf_44_address0(grp_conv_7x7_fu_515_X_buf_44_address0),
    .X_buf_44_ce0(grp_conv_7x7_fu_515_X_buf_44_ce0),
    .X_buf_44_q0(conv_in_buf_V_44_q0),
    .W_buf_6_address0(grp_conv_7x7_fu_515_W_buf_6_address0),
    .W_buf_6_ce0(grp_conv_7x7_fu_515_W_buf_6_ce0),
    .W_buf_6_q0(conv_wt_buf_V_6_q0),
    .W_buf_6_address1(grp_conv_7x7_fu_515_W_buf_6_address1),
    .W_buf_6_ce1(grp_conv_7x7_fu_515_W_buf_6_ce1),
    .W_buf_6_q1(conv_wt_buf_V_6_q1),
    .W_buf_6_address2(grp_conv_7x7_fu_515_W_buf_6_address2),
    .W_buf_6_ce2(grp_conv_7x7_fu_515_W_buf_6_ce2),
    .W_buf_6_q2(conv_wt_buf_V_6_q2),
    .p_read(reg_619),
    .p_read1(reg_625),
    .p_read2(reg_631),
    .p_read3(reg_637)
);

tiled_conv_store_output_tile_to_DRAM grp_store_output_tile_to_DRAM_fu_573(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_store_output_tile_to_DRAM_fu_573_ap_start),
    .ap_done(grp_store_output_tile_to_DRAM_fu_573_ap_done),
    .ap_idle(grp_store_output_tile_to_DRAM_fu_573_ap_idle),
    .ap_ready(grp_store_output_tile_to_DRAM_fu_573_ap_ready),
    .m_axi_fm_AWVALID(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWVALID),
    .m_axi_fm_AWREADY(fm_AWREADY),
    .m_axi_fm_AWADDR(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWADDR),
    .m_axi_fm_AWID(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWID),
    .m_axi_fm_AWLEN(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWLEN),
    .m_axi_fm_AWSIZE(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWSIZE),
    .m_axi_fm_AWBURST(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWBURST),
    .m_axi_fm_AWLOCK(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWLOCK),
    .m_axi_fm_AWCACHE(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWCACHE),
    .m_axi_fm_AWPROT(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWPROT),
    .m_axi_fm_AWQOS(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWQOS),
    .m_axi_fm_AWREGION(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWREGION),
    .m_axi_fm_AWUSER(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWUSER),
    .m_axi_fm_WVALID(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WVALID),
    .m_axi_fm_WREADY(fm_WREADY),
    .m_axi_fm_WDATA(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WDATA),
    .m_axi_fm_WSTRB(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WSTRB),
    .m_axi_fm_WLAST(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WLAST),
    .m_axi_fm_WID(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WID),
    .m_axi_fm_WUSER(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WUSER),
    .m_axi_fm_ARVALID(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARVALID),
    .m_axi_fm_ARREADY(1'b0),
    .m_axi_fm_ARADDR(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARADDR),
    .m_axi_fm_ARID(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARID),
    .m_axi_fm_ARLEN(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARLEN),
    .m_axi_fm_ARSIZE(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARSIZE),
    .m_axi_fm_ARBURST(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARBURST),
    .m_axi_fm_ARLOCK(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARLOCK),
    .m_axi_fm_ARCACHE(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARCACHE),
    .m_axi_fm_ARPROT(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARPROT),
    .m_axi_fm_ARQOS(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARQOS),
    .m_axi_fm_ARREGION(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARREGION),
    .m_axi_fm_ARUSER(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_ARUSER),
    .m_axi_fm_RVALID(1'b0),
    .m_axi_fm_RREADY(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_RREADY),
    .m_axi_fm_RDATA(16'd0),
    .m_axi_fm_RLAST(1'b0),
    .m_axi_fm_RID(1'd0),
    .m_axi_fm_RFIFONUM(10'd0),
    .m_axi_fm_RUSER(1'd0),
    .m_axi_fm_RRESP(2'd0),
    .m_axi_fm_BVALID(fm_BVALID),
    .m_axi_fm_BREADY(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_BREADY),
    .m_axi_fm_BRESP(2'd0),
    .m_axi_fm_BID(1'd0),
    .m_axi_fm_BUSER(1'd0),
    .out_fm(output_feature_map_read_reg_751),
    .out_fm_buf_0_address0(grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_address0),
    .out_fm_buf_0_ce0(grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_ce0),
    .out_fm_buf_0_q0(conv_out_buf_V_q0),
    .out_fm_buf_1_address0(grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_address0),
    .out_fm_buf_1_ce0(grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_ce0),
    .out_fm_buf_1_q0(conv_out_buf_V_1_q0),
    .out_fm_buf_2_address0(grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_address0),
    .out_fm_buf_2_ce0(grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_ce0),
    .out_fm_buf_2_q0(conv_out_buf_V_2_q0),
    .out_fm_buf_3_address0(grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_address0),
    .out_fm_buf_3_ce0(grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_ce0),
    .out_fm_buf_3_q0(conv_out_buf_V_3_q0),
    .ti(ti_1_reg_771),
    .tj(trunc_ln55_reg_785),
    .kernel_group(grp_store_output_tile_to_DRAM_fu_573_kernel_group)
);

tiled_conv_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_feature_map(input_feature_map),
    .layer_weights(layer_weights),
    .layer_bias(layer_bias),
    .output_feature_map(output_feature_map),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

tiled_conv_fm_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_FM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_FM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_FM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_FM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_FM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_FM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_FM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_FM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_FM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_FM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_FM_CACHE_VALUE ),
    .USER_DW( 16 ),
    .USER_AW( 64 ))
fm_m_axi_U(
    .AWVALID(m_axi_fm_AWVALID),
    .AWREADY(m_axi_fm_AWREADY),
    .AWADDR(m_axi_fm_AWADDR),
    .AWID(m_axi_fm_AWID),
    .AWLEN(m_axi_fm_AWLEN),
    .AWSIZE(m_axi_fm_AWSIZE),
    .AWBURST(m_axi_fm_AWBURST),
    .AWLOCK(m_axi_fm_AWLOCK),
    .AWCACHE(m_axi_fm_AWCACHE),
    .AWPROT(m_axi_fm_AWPROT),
    .AWQOS(m_axi_fm_AWQOS),
    .AWREGION(m_axi_fm_AWREGION),
    .AWUSER(m_axi_fm_AWUSER),
    .WVALID(m_axi_fm_WVALID),
    .WREADY(m_axi_fm_WREADY),
    .WDATA(m_axi_fm_WDATA),
    .WSTRB(m_axi_fm_WSTRB),
    .WLAST(m_axi_fm_WLAST),
    .WID(m_axi_fm_WID),
    .WUSER(m_axi_fm_WUSER),
    .ARVALID(m_axi_fm_ARVALID),
    .ARREADY(m_axi_fm_ARREADY),
    .ARADDR(m_axi_fm_ARADDR),
    .ARID(m_axi_fm_ARID),
    .ARLEN(m_axi_fm_ARLEN),
    .ARSIZE(m_axi_fm_ARSIZE),
    .ARBURST(m_axi_fm_ARBURST),
    .ARLOCK(m_axi_fm_ARLOCK),
    .ARCACHE(m_axi_fm_ARCACHE),
    .ARPROT(m_axi_fm_ARPROT),
    .ARQOS(m_axi_fm_ARQOS),
    .ARREGION(m_axi_fm_ARREGION),
    .ARUSER(m_axi_fm_ARUSER),
    .RVALID(m_axi_fm_RVALID),
    .RREADY(m_axi_fm_RREADY),
    .RDATA(m_axi_fm_RDATA),
    .RLAST(m_axi_fm_RLAST),
    .RID(m_axi_fm_RID),
    .RUSER(m_axi_fm_RUSER),
    .RRESP(m_axi_fm_RRESP),
    .BVALID(m_axi_fm_BVALID),
    .BREADY(m_axi_fm_BREADY),
    .BRESP(m_axi_fm_BRESP),
    .BID(m_axi_fm_BID),
    .BUSER(m_axi_fm_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(fm_ARVALID),
    .I_ARREADY(fm_ARREADY),
    .I_ARADDR(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARADDR),
    .I_ARLEN(grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARLEN),
    .I_RVALID(fm_RVALID),
    .I_RREADY(fm_RREADY),
    .I_RDATA(fm_RDATA),
    .I_RFIFONUM(fm_RFIFONUM),
    .I_AWVALID(fm_AWVALID),
    .I_AWREADY(fm_AWREADY),
    .I_AWADDR(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWADDR),
    .I_AWLEN(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWLEN),
    .I_WVALID(fm_WVALID),
    .I_WREADY(fm_WREADY),
    .I_WDATA(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WDATA),
    .I_WSTRB(grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WSTRB),
    .I_BVALID(fm_BVALID),
    .I_BREADY(fm_BREADY)
);

tiled_conv_wt_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_WT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_WT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_WT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_WT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_WT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_WT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_WT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_WT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_WT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_WT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_WT_CACHE_VALUE ),
    .USER_DW( 16 ),
    .USER_AW( 64 ))
wt_m_axi_U(
    .AWVALID(m_axi_wt_AWVALID),
    .AWREADY(m_axi_wt_AWREADY),
    .AWADDR(m_axi_wt_AWADDR),
    .AWID(m_axi_wt_AWID),
    .AWLEN(m_axi_wt_AWLEN),
    .AWSIZE(m_axi_wt_AWSIZE),
    .AWBURST(m_axi_wt_AWBURST),
    .AWLOCK(m_axi_wt_AWLOCK),
    .AWCACHE(m_axi_wt_AWCACHE),
    .AWPROT(m_axi_wt_AWPROT),
    .AWQOS(m_axi_wt_AWQOS),
    .AWREGION(m_axi_wt_AWREGION),
    .AWUSER(m_axi_wt_AWUSER),
    .WVALID(m_axi_wt_WVALID),
    .WREADY(m_axi_wt_WREADY),
    .WDATA(m_axi_wt_WDATA),
    .WSTRB(m_axi_wt_WSTRB),
    .WLAST(m_axi_wt_WLAST),
    .WID(m_axi_wt_WID),
    .WUSER(m_axi_wt_WUSER),
    .ARVALID(m_axi_wt_ARVALID),
    .ARREADY(m_axi_wt_ARREADY),
    .ARADDR(m_axi_wt_ARADDR),
    .ARID(m_axi_wt_ARID),
    .ARLEN(m_axi_wt_ARLEN),
    .ARSIZE(m_axi_wt_ARSIZE),
    .ARBURST(m_axi_wt_ARBURST),
    .ARLOCK(m_axi_wt_ARLOCK),
    .ARCACHE(m_axi_wt_ARCACHE),
    .ARPROT(m_axi_wt_ARPROT),
    .ARQOS(m_axi_wt_ARQOS),
    .ARREGION(m_axi_wt_ARREGION),
    .ARUSER(m_axi_wt_ARUSER),
    .RVALID(m_axi_wt_RVALID),
    .RREADY(m_axi_wt_RREADY),
    .RDATA(m_axi_wt_RDATA),
    .RLAST(m_axi_wt_RLAST),
    .RID(m_axi_wt_RID),
    .RUSER(m_axi_wt_RUSER),
    .RRESP(m_axi_wt_RRESP),
    .BVALID(m_axi_wt_BVALID),
    .BREADY(m_axi_wt_BREADY),
    .BRESP(m_axi_wt_BRESP),
    .BID(m_axi_wt_BID),
    .BUSER(m_axi_wt_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(wt_ARVALID),
    .I_ARREADY(wt_ARREADY),
    .I_ARADDR(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARADDR),
    .I_ARLEN(grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARLEN),
    .I_RVALID(wt_RVALID),
    .I_RREADY(wt_RREADY),
    .I_RDATA(wt_RDATA),
    .I_RFIFONUM(wt_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(wt_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(wt_WREADY),
    .I_WDATA(16'd0),
    .I_WSTRB(2'd0),
    .I_BVALID(wt_BVALID),
    .I_BREADY(1'b0)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_7x7_fu_515_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5))) begin
            grp_conv_7x7_fu_515_ap_start_reg <= 1'b1;
        end else if ((grp_conv_7x7_fu_515_ap_ready == 1'b1)) begin
            grp_conv_7x7_fu_515_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln55_fu_668_p2 == 1'd0))) begin
            grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg <= 1'b1;
        end else if ((grp_load_input_tile_block_from_DRAM_fu_424_ap_ready == 1'b1)) begin
            grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_layer_params_from_DRAM_fu_479_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln55_fu_668_p2 == 1'd0)))) begin
            grp_load_layer_params_from_DRAM_fu_479_ap_start_reg <= 1'b1;
        end else if ((grp_load_layer_params_from_DRAM_fu_479_ap_ready == 1'b1)) begin
            grp_load_layer_params_from_DRAM_fu_479_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_store_output_tile_to_DRAM_fu_573_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7))) begin
            grp_store_output_tile_to_DRAM_fu_573_ap_start_reg <= 1'b1;
        end else if ((grp_store_output_tile_to_DRAM_fu_573_ap_ready == 1'b1)) begin
            grp_store_output_tile_to_DRAM_fu_573_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ti_fu_126 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln55_fu_668_p2 == 1'd1))) begin
        ti_fu_126 <= ti_2_reg_780;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
        tj_reg_413 <= tj_1_reg_794;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln52_fu_651_p2 == 1'd0))) begin
        tj_reg_413 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state64_on_subcall_done) & (1'b1 == ap_CS_fsm_state64))) begin
        conv_bias_buf_V_64_fu_130 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_0;
        conv_bias_buf_V_65_fu_134 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_1;
        conv_bias_buf_V_66_fu_138 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_2;
        conv_bias_buf_V_67_fu_142 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        input_feature_map_read_reg_766 <= input_feature_map;
        layer_bias_read_reg_756 <= layer_bias;
        layer_weights_read_reg_761 <= layer_weights;
        output_feature_map_read_reg_751 <= output_feature_map;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state64_on_subcall_done) & (1'b1 == ap_CS_fsm_state64)) | ((1'b0 == ap_block_state60_on_subcall_done) & (1'b1 == ap_CS_fsm_state60)) | ((1'b0 == ap_block_state56_on_subcall_done) & (1'b1 == ap_CS_fsm_state56)) | ((1'b0 == ap_block_state52_on_subcall_done) & (1'b1 == ap_CS_fsm_state52)) | ((1'b0 == ap_block_state48_on_subcall_done) & (1'b1 == ap_CS_fsm_state48)) | ((1'b0 == ap_block_state44_on_subcall_done) & (1'b1 == ap_CS_fsm_state44)) | ((1'b0 == ap_block_state40_on_subcall_done) & (1'b1 == ap_CS_fsm_state40)) | ((1'b0 == ap_block_state36_on_subcall_done) & (1'b1 == ap_CS_fsm_state36)) | ((1'b0 == ap_block_state32_on_subcall_done) & (1'b1 == ap_CS_fsm_state32)) | ((1'b0 == ap_block_state28_on_subcall_done) & (1'b1 == ap_CS_fsm_state28)) | ((1'b0 == ap_block_state24_on_subcall_done) & (1'b1 == ap_CS_fsm_state24)) | ((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20)) | ((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16)) | ((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12)) | ((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4)))) begin
        reg_619 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_0;
        reg_625 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_1;
        reg_631 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_2;
        reg_637 <= grp_load_layer_params_from_DRAM_fu_479_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ti_1_reg_771 <= ti_fu_126;
        ti_2_reg_780 <= ti_2_fu_657_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tj_1_reg_794 <= tj_1_fu_674_p2;
        trunc_ln55_reg_785 <= trunc_ln55_fu_663_p1;
    end
end

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state16_on_subcall_done)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state20_on_subcall_done)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state24_on_subcall_done)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state28_on_subcall_done)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state32_on_subcall_done)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state36_on_subcall_done)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state40_on_subcall_done)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

assign ap_ST_fsm_state43_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state44_on_subcall_done)) begin
        ap_ST_fsm_state44_blk = 1'b1;
    end else begin
        ap_ST_fsm_state44_blk = 1'b0;
    end
end

assign ap_ST_fsm_state45_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state46_blk = 1'b1;
    end else begin
        ap_ST_fsm_state46_blk = 1'b0;
    end
end

assign ap_ST_fsm_state47_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state48_on_subcall_done)) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

assign ap_ST_fsm_state51_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state52_on_subcall_done)) begin
        ap_ST_fsm_state52_blk = 1'b1;
    end else begin
        ap_ST_fsm_state52_blk = 1'b0;
    end
end

assign ap_ST_fsm_state53_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state54_blk = 1'b1;
    end else begin
        ap_ST_fsm_state54_blk = 1'b0;
    end
end

assign ap_ST_fsm_state55_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state56_on_subcall_done)) begin
        ap_ST_fsm_state56_blk = 1'b1;
    end else begin
        ap_ST_fsm_state56_blk = 1'b0;
    end
end

assign ap_ST_fsm_state57_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state60_on_subcall_done)) begin
        ap_ST_fsm_state60_blk = 1'b1;
    end else begin
        ap_ST_fsm_state60_blk = 1'b0;
    end
end

assign ap_ST_fsm_state61_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state62_blk = 1'b1;
    end else begin
        ap_ST_fsm_state62_blk = 1'b0;
    end
end

assign ap_ST_fsm_state63_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state64_on_subcall_done)) begin
        ap_ST_fsm_state64_blk = 1'b1;
    end else begin
        ap_ST_fsm_state64_blk = 1'b0;
    end
end

assign ap_ST_fsm_state65_blk = 1'b0;

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state66_blk = 1'b1;
    end else begin
        ap_ST_fsm_state66_blk = 1'b0;
    end
end

assign ap_ST_fsm_state67_blk = 1'b0;

always @ (*) begin
    if ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0)) begin
        ap_ST_fsm_state68_blk = 1'b1;
    end else begin
        ap_ST_fsm_state68_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_conv_7x7_fu_515_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln52_fu_651_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln52_fu_651_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_10_address0 = grp_conv_7x7_fu_515_X_buf_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_10_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_address0;
    end else begin
        conv_in_buf_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_10_ce0 = grp_conv_7x7_fu_515_X_buf_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_10_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_ce0;
    end else begin
        conv_in_buf_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_10_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_10_we0;
    end else begin
        conv_in_buf_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_11_address0 = grp_conv_7x7_fu_515_X_buf_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_11_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_address0;
    end else begin
        conv_in_buf_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_11_ce0 = grp_conv_7x7_fu_515_X_buf_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_11_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_ce0;
    end else begin
        conv_in_buf_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_11_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_11_we0;
    end else begin
        conv_in_buf_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_12_address0 = grp_conv_7x7_fu_515_X_buf_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_12_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_address0;
    end else begin
        conv_in_buf_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_12_ce0 = grp_conv_7x7_fu_515_X_buf_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_12_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_ce0;
    end else begin
        conv_in_buf_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_12_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_12_we0;
    end else begin
        conv_in_buf_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_13_address0 = grp_conv_7x7_fu_515_X_buf_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_13_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_address0;
    end else begin
        conv_in_buf_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_13_ce0 = grp_conv_7x7_fu_515_X_buf_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_13_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_ce0;
    end else begin
        conv_in_buf_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_13_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_13_we0;
    end else begin
        conv_in_buf_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_14_address0 = grp_conv_7x7_fu_515_X_buf_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_14_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_address0;
    end else begin
        conv_in_buf_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_14_ce0 = grp_conv_7x7_fu_515_X_buf_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_14_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_ce0;
    end else begin
        conv_in_buf_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_14_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_14_we0;
    end else begin
        conv_in_buf_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_15_address0 = grp_conv_7x7_fu_515_X_buf_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_15_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_address0;
    end else begin
        conv_in_buf_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_15_ce0 = grp_conv_7x7_fu_515_X_buf_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_15_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_ce0;
    end else begin
        conv_in_buf_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_15_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_15_we0;
    end else begin
        conv_in_buf_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_16_address0 = grp_conv_7x7_fu_515_X_buf_16_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_16_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_address0;
    end else begin
        conv_in_buf_V_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_16_ce0 = grp_conv_7x7_fu_515_X_buf_16_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_16_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_ce0;
    end else begin
        conv_in_buf_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_16_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_16_we0;
    end else begin
        conv_in_buf_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_17_address0 = grp_conv_7x7_fu_515_X_buf_17_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_17_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_address0;
    end else begin
        conv_in_buf_V_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_17_ce0 = grp_conv_7x7_fu_515_X_buf_17_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_17_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_ce0;
    end else begin
        conv_in_buf_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_17_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_17_we0;
    end else begin
        conv_in_buf_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_18_address0 = grp_conv_7x7_fu_515_X_buf_18_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_18_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_address0;
    end else begin
        conv_in_buf_V_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_18_ce0 = grp_conv_7x7_fu_515_X_buf_18_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_18_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_ce0;
    end else begin
        conv_in_buf_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_18_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_18_we0;
    end else begin
        conv_in_buf_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_19_address0 = grp_conv_7x7_fu_515_X_buf_19_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_19_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_address0;
    end else begin
        conv_in_buf_V_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_19_ce0 = grp_conv_7x7_fu_515_X_buf_19_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_19_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_ce0;
    end else begin
        conv_in_buf_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_19_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_19_we0;
    end else begin
        conv_in_buf_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_1_address0 = grp_conv_7x7_fu_515_X_buf_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_1_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_address0;
    end else begin
        conv_in_buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_1_ce0 = grp_conv_7x7_fu_515_X_buf_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_1_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_ce0;
    end else begin
        conv_in_buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_1_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_1_we0;
    end else begin
        conv_in_buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_20_address0 = grp_conv_7x7_fu_515_X_buf_20_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_20_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_address0;
    end else begin
        conv_in_buf_V_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_20_ce0 = grp_conv_7x7_fu_515_X_buf_20_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_20_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_ce0;
    end else begin
        conv_in_buf_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_20_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_20_we0;
    end else begin
        conv_in_buf_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_21_address0 = grp_conv_7x7_fu_515_X_buf_21_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_21_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_address0;
    end else begin
        conv_in_buf_V_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_21_ce0 = grp_conv_7x7_fu_515_X_buf_21_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_21_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_ce0;
    end else begin
        conv_in_buf_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_21_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_21_we0;
    end else begin
        conv_in_buf_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_22_address0 = grp_conv_7x7_fu_515_X_buf_22_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_22_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_address0;
    end else begin
        conv_in_buf_V_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_22_ce0 = grp_conv_7x7_fu_515_X_buf_22_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_22_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_ce0;
    end else begin
        conv_in_buf_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_22_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_22_we0;
    end else begin
        conv_in_buf_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_23_address0 = grp_conv_7x7_fu_515_X_buf_23_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_23_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_address0;
    end else begin
        conv_in_buf_V_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_23_ce0 = grp_conv_7x7_fu_515_X_buf_23_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_23_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_ce0;
    end else begin
        conv_in_buf_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_23_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_23_we0;
    end else begin
        conv_in_buf_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_24_address0 = grp_conv_7x7_fu_515_X_buf_24_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_24_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_address0;
    end else begin
        conv_in_buf_V_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_24_ce0 = grp_conv_7x7_fu_515_X_buf_24_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_24_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_ce0;
    end else begin
        conv_in_buf_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_24_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_24_we0;
    end else begin
        conv_in_buf_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_25_address0 = grp_conv_7x7_fu_515_X_buf_25_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_25_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_address0;
    end else begin
        conv_in_buf_V_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_25_ce0 = grp_conv_7x7_fu_515_X_buf_25_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_25_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_ce0;
    end else begin
        conv_in_buf_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_25_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_25_we0;
    end else begin
        conv_in_buf_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_26_address0 = grp_conv_7x7_fu_515_X_buf_26_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_26_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_address0;
    end else begin
        conv_in_buf_V_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_26_ce0 = grp_conv_7x7_fu_515_X_buf_26_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_26_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_ce0;
    end else begin
        conv_in_buf_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_26_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_26_we0;
    end else begin
        conv_in_buf_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_27_address0 = grp_conv_7x7_fu_515_X_buf_27_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_27_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_address0;
    end else begin
        conv_in_buf_V_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_27_ce0 = grp_conv_7x7_fu_515_X_buf_27_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_27_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_ce0;
    end else begin
        conv_in_buf_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_27_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_27_we0;
    end else begin
        conv_in_buf_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_28_address0 = grp_conv_7x7_fu_515_X_buf_28_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_28_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_address0;
    end else begin
        conv_in_buf_V_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_28_ce0 = grp_conv_7x7_fu_515_X_buf_28_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_28_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_ce0;
    end else begin
        conv_in_buf_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_28_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_28_we0;
    end else begin
        conv_in_buf_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_29_address0 = grp_conv_7x7_fu_515_X_buf_29_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_29_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_address0;
    end else begin
        conv_in_buf_V_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_29_ce0 = grp_conv_7x7_fu_515_X_buf_29_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_29_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_ce0;
    end else begin
        conv_in_buf_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_29_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_29_we0;
    end else begin
        conv_in_buf_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_2_address0 = grp_conv_7x7_fu_515_X_buf_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_2_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_address0;
    end else begin
        conv_in_buf_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_2_ce0 = grp_conv_7x7_fu_515_X_buf_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_2_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_ce0;
    end else begin
        conv_in_buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_2_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_2_we0;
    end else begin
        conv_in_buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_30_address0 = grp_conv_7x7_fu_515_X_buf_30_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_30_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_address0;
    end else begin
        conv_in_buf_V_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_30_ce0 = grp_conv_7x7_fu_515_X_buf_30_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_30_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_ce0;
    end else begin
        conv_in_buf_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_30_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_30_we0;
    end else begin
        conv_in_buf_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_31_address0 = grp_conv_7x7_fu_515_X_buf_31_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_31_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_address0;
    end else begin
        conv_in_buf_V_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_31_ce0 = grp_conv_7x7_fu_515_X_buf_31_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_31_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_ce0;
    end else begin
        conv_in_buf_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_31_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_31_we0;
    end else begin
        conv_in_buf_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_32_address0 = grp_conv_7x7_fu_515_X_buf_32_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_32_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_address0;
    end else begin
        conv_in_buf_V_32_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_32_ce0 = grp_conv_7x7_fu_515_X_buf_32_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_32_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_ce0;
    end else begin
        conv_in_buf_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_32_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_32_we0;
    end else begin
        conv_in_buf_V_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_33_address0 = grp_conv_7x7_fu_515_X_buf_33_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_33_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_address0;
    end else begin
        conv_in_buf_V_33_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_33_ce0 = grp_conv_7x7_fu_515_X_buf_33_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_33_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_ce0;
    end else begin
        conv_in_buf_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_33_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_33_we0;
    end else begin
        conv_in_buf_V_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_34_address0 = grp_conv_7x7_fu_515_X_buf_34_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_34_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_address0;
    end else begin
        conv_in_buf_V_34_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_34_ce0 = grp_conv_7x7_fu_515_X_buf_34_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_34_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_ce0;
    end else begin
        conv_in_buf_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_34_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_34_we0;
    end else begin
        conv_in_buf_V_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_35_address0 = grp_conv_7x7_fu_515_X_buf_35_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_35_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_address0;
    end else begin
        conv_in_buf_V_35_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_35_ce0 = grp_conv_7x7_fu_515_X_buf_35_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_35_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_ce0;
    end else begin
        conv_in_buf_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_35_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_35_we0;
    end else begin
        conv_in_buf_V_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_36_address0 = grp_conv_7x7_fu_515_X_buf_36_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_36_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_address0;
    end else begin
        conv_in_buf_V_36_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_36_ce0 = grp_conv_7x7_fu_515_X_buf_36_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_36_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_ce0;
    end else begin
        conv_in_buf_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_36_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_36_we0;
    end else begin
        conv_in_buf_V_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_37_address0 = grp_conv_7x7_fu_515_X_buf_37_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_37_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_address0;
    end else begin
        conv_in_buf_V_37_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_37_ce0 = grp_conv_7x7_fu_515_X_buf_37_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_37_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_ce0;
    end else begin
        conv_in_buf_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_37_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_37_we0;
    end else begin
        conv_in_buf_V_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_38_address0 = grp_conv_7x7_fu_515_X_buf_38_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_38_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_address0;
    end else begin
        conv_in_buf_V_38_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_38_ce0 = grp_conv_7x7_fu_515_X_buf_38_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_38_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_ce0;
    end else begin
        conv_in_buf_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_38_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_38_we0;
    end else begin
        conv_in_buf_V_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_39_address0 = grp_conv_7x7_fu_515_X_buf_39_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_39_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_address0;
    end else begin
        conv_in_buf_V_39_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_39_ce0 = grp_conv_7x7_fu_515_X_buf_39_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_39_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_ce0;
    end else begin
        conv_in_buf_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_39_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_39_we0;
    end else begin
        conv_in_buf_V_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_3_address0 = grp_conv_7x7_fu_515_X_buf_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_3_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_address0;
    end else begin
        conv_in_buf_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_3_ce0 = grp_conv_7x7_fu_515_X_buf_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_3_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_ce0;
    end else begin
        conv_in_buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_3_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_3_we0;
    end else begin
        conv_in_buf_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_40_address0 = grp_conv_7x7_fu_515_X_buf_40_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_40_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_address0;
    end else begin
        conv_in_buf_V_40_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_40_ce0 = grp_conv_7x7_fu_515_X_buf_40_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_40_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_ce0;
    end else begin
        conv_in_buf_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_40_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_40_we0;
    end else begin
        conv_in_buf_V_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_41_address0 = grp_conv_7x7_fu_515_X_buf_41_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_41_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_address0;
    end else begin
        conv_in_buf_V_41_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_41_ce0 = grp_conv_7x7_fu_515_X_buf_41_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_41_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_ce0;
    end else begin
        conv_in_buf_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_41_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_41_we0;
    end else begin
        conv_in_buf_V_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_42_address0 = grp_conv_7x7_fu_515_X_buf_42_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_42_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_address0;
    end else begin
        conv_in_buf_V_42_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_42_ce0 = grp_conv_7x7_fu_515_X_buf_42_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_42_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_ce0;
    end else begin
        conv_in_buf_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_42_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_42_we0;
    end else begin
        conv_in_buf_V_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_43_address0 = grp_conv_7x7_fu_515_X_buf_43_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_43_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_address0;
    end else begin
        conv_in_buf_V_43_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_43_ce0 = grp_conv_7x7_fu_515_X_buf_43_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_43_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_ce0;
    end else begin
        conv_in_buf_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_43_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_43_we0;
    end else begin
        conv_in_buf_V_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_44_address0 = grp_conv_7x7_fu_515_X_buf_44_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_44_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_address0;
    end else begin
        conv_in_buf_V_44_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_44_ce0 = grp_conv_7x7_fu_515_X_buf_44_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_44_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_ce0;
    end else begin
        conv_in_buf_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_44_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_44_we0;
    end else begin
        conv_in_buf_V_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_4_address0 = grp_conv_7x7_fu_515_X_buf_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_4_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_address0;
    end else begin
        conv_in_buf_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_4_ce0 = grp_conv_7x7_fu_515_X_buf_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_4_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_ce0;
    end else begin
        conv_in_buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_4_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_4_we0;
    end else begin
        conv_in_buf_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_5_address0 = grp_conv_7x7_fu_515_X_buf_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_5_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_address0;
    end else begin
        conv_in_buf_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_5_ce0 = grp_conv_7x7_fu_515_X_buf_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_5_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_ce0;
    end else begin
        conv_in_buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_5_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_5_we0;
    end else begin
        conv_in_buf_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_6_address0 = grp_conv_7x7_fu_515_X_buf_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_6_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_address0;
    end else begin
        conv_in_buf_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_6_ce0 = grp_conv_7x7_fu_515_X_buf_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_6_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_ce0;
    end else begin
        conv_in_buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_6_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_6_we0;
    end else begin
        conv_in_buf_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_7_address0 = grp_conv_7x7_fu_515_X_buf_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_7_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_address0;
    end else begin
        conv_in_buf_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_7_ce0 = grp_conv_7x7_fu_515_X_buf_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_7_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_ce0;
    end else begin
        conv_in_buf_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_7_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_7_we0;
    end else begin
        conv_in_buf_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_8_address0 = grp_conv_7x7_fu_515_X_buf_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_8_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_address0;
    end else begin
        conv_in_buf_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_8_ce0 = grp_conv_7x7_fu_515_X_buf_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_8_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_ce0;
    end else begin
        conv_in_buf_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_8_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_8_we0;
    end else begin
        conv_in_buf_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_9_address0 = grp_conv_7x7_fu_515_X_buf_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_9_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_address0;
    end else begin
        conv_in_buf_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_9_ce0 = grp_conv_7x7_fu_515_X_buf_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_9_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_ce0;
    end else begin
        conv_in_buf_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_9_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_9_we0;
    end else begin
        conv_in_buf_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_address0 = grp_conv_7x7_fu_515_X_buf_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_address0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_address0;
    end else begin
        conv_in_buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_in_buf_V_ce0 = grp_conv_7x7_fu_515_X_buf_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_ce0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_ce0;
    end else begin
        conv_in_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv_in_buf_V_we0 = grp_load_input_tile_block_from_DRAM_fu_424_in_fm_buf_0_we0;
    end else begin
        conv_in_buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state68))) begin
        conv_out_buf_V_1_address0 = grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_address0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_out_buf_V_1_address0 = grp_conv_7x7_fu_515_Y_buf_1_address0;
    end else begin
        conv_out_buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state68))) begin
        conv_out_buf_V_1_ce0 = grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_1_ce0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_out_buf_V_1_ce0 = grp_conv_7x7_fu_515_Y_buf_1_ce0;
    end else begin
        conv_out_buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_out_buf_V_1_we0 = grp_conv_7x7_fu_515_Y_buf_1_we0;
    end else begin
        conv_out_buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state68))) begin
        conv_out_buf_V_2_address0 = grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_address0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_out_buf_V_2_address0 = grp_conv_7x7_fu_515_Y_buf_2_address0;
    end else begin
        conv_out_buf_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state68))) begin
        conv_out_buf_V_2_ce0 = grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_2_ce0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_out_buf_V_2_ce0 = grp_conv_7x7_fu_515_Y_buf_2_ce0;
    end else begin
        conv_out_buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_out_buf_V_2_we0 = grp_conv_7x7_fu_515_Y_buf_2_we0;
    end else begin
        conv_out_buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state68))) begin
        conv_out_buf_V_3_address0 = grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_address0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_out_buf_V_3_address0 = grp_conv_7x7_fu_515_Y_buf_3_address0;
    end else begin
        conv_out_buf_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state68))) begin
        conv_out_buf_V_3_ce0 = grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_3_ce0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_out_buf_V_3_ce0 = grp_conv_7x7_fu_515_Y_buf_3_ce0;
    end else begin
        conv_out_buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_out_buf_V_3_we0 = grp_conv_7x7_fu_515_Y_buf_3_we0;
    end else begin
        conv_out_buf_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        conv_out_buf_V_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state68))) begin
        conv_out_buf_V_address0 = grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_address0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_out_buf_V_address0 = grp_conv_7x7_fu_515_Y_buf_0_address0;
    end else begin
        conv_out_buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_out_buf_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state68))) begin
        conv_out_buf_V_ce0 = grp_store_output_tile_to_DRAM_fu_573_out_fm_buf_0_ce0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_out_buf_V_ce0 = grp_conv_7x7_fu_515_Y_buf_0_ce0;
    end else begin
        conv_out_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        conv_out_buf_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_out_buf_V_d0 = grp_conv_7x7_fu_515_Y_buf_0_d0;
    end else begin
        conv_out_buf_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_out_buf_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_out_buf_V_we0 = grp_conv_7x7_fu_515_Y_buf_0_we0;
    end else begin
        conv_out_buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_1_ce0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_ce0;
    end else begin
        conv_wt_buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_1_we0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_1_we0;
    end else begin
        conv_wt_buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_2_ce0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_ce0;
    end else begin
        conv_wt_buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_2_we0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_2_we0;
    end else begin
        conv_wt_buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_3_ce0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_ce0;
    end else begin
        conv_wt_buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_3_we0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_3_we0;
    end else begin
        conv_wt_buf_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_4_ce0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_ce0;
    end else begin
        conv_wt_buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_4_we0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_4_we0;
    end else begin
        conv_wt_buf_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_5_ce0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_ce0;
    end else begin
        conv_wt_buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_5_we0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_5_we0;
    end else begin
        conv_wt_buf_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_wt_buf_V_6_address0 = grp_conv_7x7_fu_515_W_buf_6_address0;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_6_address0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_address0;
    end else begin
        conv_wt_buf_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_wt_buf_V_6_ce0 = grp_conv_7x7_fu_515_W_buf_6_ce0;
    end else if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_6_ce0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_ce0;
    end else begin
        conv_wt_buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_wt_buf_V_6_ce1 = grp_conv_7x7_fu_515_W_buf_6_ce1;
    end else begin
        conv_wt_buf_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6))) begin
        conv_wt_buf_V_6_ce2 = grp_conv_7x7_fu_515_W_buf_6_ce2;
    end else begin
        conv_wt_buf_V_6_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_6_we0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_6_we0;
    end else begin
        conv_wt_buf_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_ce0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_ce0;
    end else begin
        conv_wt_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        conv_wt_buf_V_we0 = grp_load_layer_params_from_DRAM_fu_479_weight_buf_0_we0;
    end else begin
        conv_wt_buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln55_fu_668_p2 == 1'd0)))) begin
        fm_ARVALID = grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_ARVALID;
    end else begin
        fm_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state68))) begin
        fm_AWVALID = grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_AWVALID;
    end else begin
        fm_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state68))) begin
        fm_BREADY = grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_BREADY;
    end else begin
        fm_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln55_fu_668_p2 == 1'd0)))) begin
        fm_RREADY = grp_load_input_tile_block_from_DRAM_fu_424_m_axi_fm_RREADY;
    end else begin
        fm_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state68))) begin
        fm_WVALID = grp_store_output_tile_to_DRAM_fu_573_m_axi_fm_WVALID;
    end else begin
        fm_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd15;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd14;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd13;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd12;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd11;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd10;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd9;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd8;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd7;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd6;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd5;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd4;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 4'd0;
    end else begin
        grp_load_layer_params_from_DRAM_fu_479_kernel_group = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_load_layer_params_from_DRAM_fu_479_p_read = reg_619;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_load_layer_params_from_DRAM_fu_479_p_read = conv_bias_buf_V_64_fu_130;
    end else begin
        grp_load_layer_params_from_DRAM_fu_479_p_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_load_layer_params_from_DRAM_fu_479_p_read1 = reg_625;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_load_layer_params_from_DRAM_fu_479_p_read1 = conv_bias_buf_V_65_fu_134;
    end else begin
        grp_load_layer_params_from_DRAM_fu_479_p_read1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_load_layer_params_from_DRAM_fu_479_p_read2 = reg_631;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_load_layer_params_from_DRAM_fu_479_p_read2 = conv_bias_buf_V_66_fu_138;
    end else begin
        grp_load_layer_params_from_DRAM_fu_479_p_read2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_load_layer_params_from_DRAM_fu_479_p_read3 = reg_637;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_load_layer_params_from_DRAM_fu_479_p_read3 = conv_bias_buf_V_67_fu_142;
    end else begin
        grp_load_layer_params_from_DRAM_fu_479_p_read3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd15;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd14;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd13;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd12;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd11;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd10;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd9;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd8;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd7;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd6;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd5;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd4;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 4'd0;
    end else begin
        grp_store_output_tile_to_DRAM_fu_573_kernel_group = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln55_fu_668_p2 == 1'd0)))) begin
        wt_ARVALID = grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_ARVALID;
    end else begin
        wt_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln55_fu_668_p2 == 1'd0)))) begin
        wt_RREADY = grp_load_layer_params_from_DRAM_fu_479_m_axi_wt_RREADY;
    end else begin
        wt_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln52_fu_651_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln55_fu_668_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b0 == ap_block_state24_on_subcall_done) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b0 == ap_block_state28_on_subcall_done) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((1'b0 == ap_block_state32_on_subcall_done) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((1'b1 == ap_CS_fsm_state34) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'b0 == ap_block_state36_on_subcall_done) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((1'b0 == ap_block_state40_on_subcall_done) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((1'b1 == ap_CS_fsm_state42) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b0 == ap_block_state44_on_subcall_done) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((1'b0 == ap_block_state48_on_subcall_done) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((1'b1 == ap_CS_fsm_state50) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((1'b0 == ap_block_state52_on_subcall_done) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            if (((1'b1 == ap_CS_fsm_state54) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((1'b0 == ap_block_state56_on_subcall_done) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((1'b1 == ap_CS_fsm_state58) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            if (((1'b0 == ap_block_state60_on_subcall_done) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            if (((1'b1 == ap_CS_fsm_state62) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            if (((1'b0 == ap_block_state64_on_subcall_done) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            if (((1'b1 == ap_CS_fsm_state66) & (grp_conv_7x7_fu_515_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state12_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state16_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state20_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state24_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state28_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state32_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state36_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state40_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state44_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state48_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0) | (grp_load_input_tile_block_from_DRAM_fu_424_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state52_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state56_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state60_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state64_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state8_on_subcall_done = ((grp_store_output_tile_to_DRAM_fu_573_ap_done == 1'b0) | (grp_load_layer_params_from_DRAM_fu_479_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_conv_7x7_fu_515_ap_start = grp_conv_7x7_fu_515_ap_start_reg;

assign grp_load_input_tile_block_from_DRAM_fu_424_ap_start = grp_load_input_tile_block_from_DRAM_fu_424_ap_start_reg;

assign grp_load_layer_params_from_DRAM_fu_479_ap_start = grp_load_layer_params_from_DRAM_fu_479_ap_start_reg;

assign grp_store_output_tile_to_DRAM_fu_573_ap_start = grp_store_output_tile_to_DRAM_fu_573_ap_start_reg;

assign icmp_ln52_fu_651_p2 = ((ti_fu_126 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_668_p2 = ((tj_reg_413 == 6'd32) ? 1'b1 : 1'b0);

assign ti_2_fu_657_p2 = (ti_fu_126 + 5'd1);

assign tj_1_fu_674_p2 = (tj_reg_413 + 6'd1);

assign trunc_ln55_fu_663_p1 = tj_reg_413[4:0];

endmodule //tiled_conv
