

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3'
================================================================
* Date:           Thu Jul 18 12:04:23 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.646 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |        3|     3843|  30.000 ns|  38.430 us|    1|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_3233_3  |        1|     3841|         2|          1|          1|  0 ~ 3840|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     44|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|      19|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      19|    107|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_2_fu_167_p2                     |         +|   0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   1|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   1|           1|           1|
    |ap_condition_197                  |       and|   0|  0|   1|           1|           1|
    |axi_last_fu_177_p2                |      icmp|   0|  0|  13|          13|          13|
    |icmp_ln3233_fu_161_p2             |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  44|          43|          33|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1              |   9|          2|   12|         24|
    |j_fu_84                           |   9|          2|   12|         24|
    |m_axis_video_TDATA_blk_n          |   9|          2|    1|          2|
    |out420_blk_n                      |   9|          2|    1|          2|
    |sof_2_reg_141                     |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|   29|         58|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |axi_last_reg_227                  |   1|   0|    1|          0|
    |icmp_ln3233_reg_223               |   1|   0|    1|          0|
    |j_fu_84                           |  12|   0|   12|          0|
    |sof_2_reg_141                     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  19|   0|   19|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3|  return value|
|out420_dout            |   in|   24|     ap_fifo|                                              out420|       pointer|
|out420_num_data_valid  |   in|    3|     ap_fifo|                                              out420|       pointer|
|out420_fifo_cap        |   in|    3|     ap_fifo|                                              out420|       pointer|
|out420_empty_n         |   in|    1|     ap_fifo|                                              out420|       pointer|
|out420_read            |  out|    1|     ap_fifo|                                              out420|       pointer|
|m_axis_video_TREADY    |   in|    1|        axis|                               m_axis_video_V_data_V|       pointer|
|m_axis_video_TDATA     |  out|   24|        axis|                               m_axis_video_V_data_V|       pointer|
|sof                    |   in|    1|     ap_none|                                                 sof|        scalar|
|cols                   |   in|   12|     ap_none|                                                cols|        scalar|
|sub                    |   in|   13|     ap_none|                                                 sub|        scalar|
|m_axis_video_TVALID    |  out|    1|        axis|                               m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST     |  out|    1|        axis|                               m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP     |  out|    3|        axis|                               m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB     |  out|    3|        axis|                               m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER     |  out|    1|        axis|                               m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST     |  out|    1|        axis|                               m_axis_video_V_last_V|       pointer|
|m_axis_video_TID       |  out|    1|        axis|                                 m_axis_video_V_id_V|       pointer|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

