

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Aug  7 15:21:42 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.119|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2031|  2031|  2031|  2031|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |  2029|  2029|         3|          1|          1|  2028|    yes   |
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    448|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    147|    -|
|Register         |        -|      -|     106|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     106|    595|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_fu_520_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln203_fu_454_p2      |     *    |      0|  0|  13|           4|           4|
    |add_ln10_fu_238_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln13_1_fu_380_p2     |     +    |      0|  0|  15|           9|           1|
    |add_ln1494_2_fu_558_p2   |     +    |      0|  0|   8|          13|          13|
    |add_ln1494_3_fu_569_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_4_fu_601_p2   |     +    |      0|  0|   8|          13|          13|
    |add_ln1494_fu_526_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln16_fu_366_p2       |     +    |      0|  0|  15|           6|           1|
    |add_ln203_3_fu_652_p2    |     +    |      0|  0|   8|          11|          11|
    |add_ln203_fu_620_p2      |     +    |      0|  0|  15|           8|           8|
    |c_fu_326_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_244_p2              |     +    |      0|  0|  12|           3|           1|
    |i_fu_510_p2              |     +    |      0|  0|  15|           5|           5|
    |mpr_fu_360_p2            |     +    |      0|  0|  10|           2|           1|
    |r_fu_422_p2              |     +    |      0|  0|  13|           4|           1|
    |sub_ln1494_1_fu_595_p2   |     -    |      0|  0|   8|          13|          13|
    |sub_ln1494_fu_552_p2     |     -    |      0|  0|   8|          13|          13|
    |sub_ln203_fu_646_p2      |     -    |      0|  0|   8|          11|          11|
    |and_ln13_fu_320_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln29_1_fu_288_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_276_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_232_p2      |   icmp   |      0|  0|  13|          11|           6|
    |icmp_ln13_fu_250_p2      |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln1494_1_fu_679_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_fu_665_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln16_fu_282_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln20_1_fu_612_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_270_p2      |   icmp   |      0|  0|   9|           2|           3|
    |or_ln13_1_fu_314_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln13_fu_294_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln16_1_fu_338_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln16_fu_332_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln27_1_fu_490_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln27_fu_226_p2        |    or    |      0|  0|   5|           5|           1|
    |max_pool_out_V_d0        |  select  |      0|  0|  14|           1|          14|
    |select_ln13_1_fu_436_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_2_fu_443_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_3_fu_460_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln13_4_fu_466_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln13_5_fu_386_p3  |  select  |      0|  0|   9|           1|           1|
    |select_ln13_fu_300_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln16_1_fu_344_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln16_2_fu_479_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln16_3_fu_496_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln16_4_fu_352_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln16_5_fu_372_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln16_fu_658_p3    |  select  |      0|  0|  14|           1|           1|
    |select_ln29_2_fu_394_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_3_fu_256_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_4_fu_415_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_fu_671_p3    |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln13_fu_308_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_264_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 448|         252|         256|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_188_p4    |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_143_p4    |   9|          2|    3|          6|
    |ap_phi_mux_mpr_0_phi_fu_211_p4  |   9|          2|    2|          4|
    |ap_phi_mux_r_0_phi_fu_165_p4    |   9|          2|    4|          8|
    |c_0_reg_184                     |   9|          2|    4|          8|
    |f_0_reg_139                     |   9|          2|    3|          6|
    |indvar_flatten22_reg_150        |   9|          2|    9|         18|
    |indvar_flatten59_reg_128        |   9|          2|   11|         22|
    |indvar_flatten_reg_173          |   9|          2|    6|         12|
    |max_0_reg_195                   |   9|          2|   14|         28|
    |mpr_0_reg_207                   |   9|          2|    2|          4|
    |r_0_reg_161                     |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 147|         32|   69|        140|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln203_3_reg_804              |  11|   0|   11|          0|
    |and_ln13_reg_742                 |   1|   0|    1|          0|
    |and_ln29_1_reg_730               |   1|   0|    1|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |c_0_reg_184                      |   4|   0|    4|          0|
    |c_reg_748                        |   4|   0|    4|          0|
    |f_0_reg_139                      |   3|   0|    3|          0|
    |icmp_ln10_reg_708                |   1|   0|    1|          0|
    |icmp_ln10_reg_708_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln13_reg_717                |   1|   0|    1|          0|
    |icmp_ln20_1_reg_800              |   1|   0|    1|          0|
    |indvar_flatten22_reg_150         |   9|   0|    9|          0|
    |indvar_flatten59_reg_128         |  11|   0|   11|          0|
    |indvar_flatten_reg_173           |   6|   0|    6|          0|
    |max_0_reg_195                    |  14|   0|   14|          0|
    |mpr_0_reg_207                    |   2|   0|    2|          0|
    |mpr_reg_769                      |   2|   0|    2|          0|
    |or_ln13_reg_736                  |   1|   0|    1|          0|
    |or_ln16_1_reg_753                |   1|   0|    1|          0|
    |or_ln16_1_reg_753_pp0_iter1_reg  |   1|   0|    1|          0|
    |or_ln27_reg_703                  |   4|   0|    5|          1|
    |r_0_reg_161                      |   4|   0|    4|          0|
    |select_ln13_2_reg_785            |   4|   0|    4|          0|
    |select_ln16_1_reg_758            |   2|   0|    2|          0|
    |select_ln16_4_reg_763            |   4|   0|    4|          0|
    |select_ln29_3_reg_723            |   3|   0|    3|          0|
    |shl_ln2_reg_698                  |   4|   0|    5|          1|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 106|   0|  108|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_out_V_address0      | out |   12|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_ce0           | out |    1|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_q0            |  in |   14|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_address1      | out |   12|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_ce1           | out |    1|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_q1            |  in |   14|  ap_memory |   conv_out_V   |     array    |
|max_pool_out_V_address0  | out |   10|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_ce0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_we0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_d0        | out |   14|  ap_memory | max_pool_out_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

