{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659489372068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659489372073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 03 13:16:11 2022 " "Processing started: Wed Aug 03 13:16:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659489372073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489372073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489372073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659489374025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659489374025 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2_system.qsys " "Elaborating Platform Designer system entity \"nios2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659489382157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:25 Progress: Loading lab1/nios2_system.qsys " "2022.08.03.13:16:25 Progress: Loading lab1/nios2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489385105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:25 Progress: Reading input file " "2022.08.03.13:16:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489385420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:25 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.08.03.13:16:25 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489385489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module clk_0 " "2022.08.03.13:16:26 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2022.08.03.13:16:26 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module cpu " "2022.08.03.13:16:26 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.08.03.13:16:26 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module jtag_uart " "2022.08.03.13:16:26 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Adding keys \[altera_avalon_pio 18.1\] " "2022.08.03.13:16:26 Progress: Adding keys \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module keys " "2022.08.03.13:16:26 Progress: Parameterizing module keys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\] " "2022.08.03.13:16:26 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module lcd " "2022.08.03.13:16:26 Progress: Parameterizing module lcd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Adding led_green \[altera_avalon_pio 18.1\] " "2022.08.03.13:16:26 Progress: Adding led_green \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module led_green " "2022.08.03.13:16:26 Progress: Parameterizing module led_green" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Adding led_red \[altera_avalon_pio 18.1\] " "2022.08.03.13:16:26 Progress: Adding led_red \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module led_red " "2022.08.03.13:16:26 Progress: Parameterizing module led_red" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2022.08.03.13:16:26 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module onchip_mem " "2022.08.03.13:16:26 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.08.03.13:16:26 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module sdram " "2022.08.03.13:16:26 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Adding sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\] " "2022.08.03.13:16:26 Progress: Adding sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module sdram_pll " "2022.08.03.13:16:26 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Adding switches \[altera_avalon_pio 18.1\] " "2022.08.03.13:16:26 Progress: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module switches " "2022.08.03.13:16:26 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2022.08.03.13:16:26 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module timer_0 " "2022.08.03.13:16:26 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Adding timer_1 \[altera_avalon_timer 18.1\] " "2022.08.03.13:16:26 Progress: Adding timer_1 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module timer_1 " "2022.08.03.13:16:26 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Adding uart \[altera_avalon_uart 18.1\] " "2022.08.03.13:16:26 Progress: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing module uart " "2022.08.03.13:16:26 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Building connections " "2022.08.03.13:16:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Parameterizing connections " "2022.08.03.13:16:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:26 Progress: Validating " "2022.08.03.13:16:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489386522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.08.03.13:16:27 Progress: Done reading input file " "2022.08.03.13:16:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489387467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489387996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489387996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489387996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489387996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.sdram_pll: Refclk Freq: 50.0 " "Nios2_system.sdram_pll: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489387996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489387996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH " "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489388816 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_system: \"No matching role found for uart:s1:endofpacket (endofpacket)\" " "Nios2_system: \"No matching role found for uart:s1:endofpacket (endofpacket)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489392417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios2_system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0002_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0002_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Starting RTL generation for module 'nios2_system_keys' " "Keys: Starting RTL generation for module 'nios2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_keys --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0003_keys_gen//nios2_system_keys_component_configuration.pl  --do_build_sim=0  \] " "Keys:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_keys --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0003_keys_gen//nios2_system_keys_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Done RTL generation for module 'nios2_system_keys' " "Keys: Done RTL generation for module 'nios2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: \"nios2_system\" instantiated altera_avalon_pio \"keys\" " "Keys: \"nios2_system\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Starting RTL generation for module 'nios2_system_lcd' " "Lcd: Starting RTL generation for module 'nios2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios2_system_lcd --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0004_lcd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0004_lcd_gen//nios2_system_lcd_component_configuration.pl  --do_build_sim=0  \] " "Lcd:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios2_system_lcd --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0004_lcd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0004_lcd_gen//nios2_system_lcd_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Done RTL generation for module 'nios2_system_lcd' " "Lcd: Done RTL generation for module 'nios2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: \"nios2_system\" instantiated altera_avalon_lcd_16207 \"lcd\" " "Lcd: \"nios2_system\" instantiated altera_avalon_lcd_16207 \"lcd\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_green: Starting RTL generation for module 'nios2_system_led_green' " "Led_green: Starting RTL generation for module 'nios2_system_led_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_green:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_led_green --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0005_led_green_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0005_led_green_gen//nios2_system_led_green_component_configuration.pl  --do_build_sim=0  \] " "Led_green:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_led_green --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0005_led_green_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0005_led_green_gen//nios2_system_led_green_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_green: Done RTL generation for module 'nios2_system_led_green' " "Led_green: Done RTL generation for module 'nios2_system_led_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_green: \"nios2_system\" instantiated altera_avalon_pio \"led_green\" " "Led_green: \"nios2_system\" instantiated altera_avalon_pio \"led_green\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_red: Starting RTL generation for module 'nios2_system_led_red' " "Led_red: Starting RTL generation for module 'nios2_system_led_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_red:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_led_red --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0006_led_red_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0006_led_red_gen//nios2_system_led_red_component_configuration.pl  --do_build_sim=0  \] " "Led_red:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_led_red --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0006_led_red_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0006_led_red_gen//nios2_system_led_red_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489393961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_red: Done RTL generation for module 'nios2_system_led_red' " "Led_red: Done RTL generation for module 'nios2_system_led_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489394130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_red: \"nios2_system\" instantiated altera_avalon_pio \"led_red\" " "Led_red: \"nios2_system\" instantiated altera_avalon_pio \"led_red\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489394134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'nios2_system_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489394167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_mem --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0007_onchip_mem_gen//nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_mem --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0007_onchip_mem_gen//nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489394167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'nios2_system_onchip_mem' " "Onchip_mem: Done RTL generation for module 'nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489394416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489394423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nios2_system_sdram' " "Sdram: Starting RTL generation for module 'nios2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489394444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_system_sdram --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0008_sdram_gen//nios2_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_system_sdram --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0008_sdram_gen//nios2_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489394444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nios2_system_sdram' " "Sdram: Done RTL generation for module 'nios2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489394754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nios2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nios2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489394758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"nios2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sdram_pll\" " "Sdram_pll: \"nios2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489394922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'nios2_system_switches' " "Switches: Starting RTL generation for module 'nios2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489394936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_switches --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0009_switches_gen//nios2_system_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_switches --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0009_switches_gen//nios2_system_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489394936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'nios2_system_switches' " "Switches: Done RTL generation for module 'nios2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489395105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"nios2_system\" instantiated altera_avalon_pio \"switches\" " "Switches: \"nios2_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489395109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'nios2_system_timer_0' " "Timer_0: Starting RTL generation for module 'nios2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489395121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_timer_0 --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0010_timer_0_gen//nios2_system_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_timer_0 --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0010_timer_0_gen//nios2_system_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489395121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'nios2_system_timer_0' " "Timer_0: Done RTL generation for module 'nios2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489395340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"nios2_system\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"nios2_system\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489395345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'nios2_system_uart' " "Uart: Starting RTL generation for module 'nios2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489395378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0011_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0011_uart_gen//nios2_system_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_uart --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0011_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0011_uart_gen//nios2_system_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489395378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'nios2_system_uart' " "Uart: Done RTL generation for module 'nios2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489395723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"nios2_system\" instantiated altera_avalon_uart \"uart\" " "Uart: \"nios2_system\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489395728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489397763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489397865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489397966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489398066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489398167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489398268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489398366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489398463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489398574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489398679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489398777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489398874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489400289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios2_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios2_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489400311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489400323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios2_system_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489400353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_cpu_cpu --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0014_cpu_gen//nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_cpu_cpu --dir=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/smiy200/AppData/Local/Temp/alt9207_8850125059260314473.dir/0014_cpu_gen//nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489400353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:40 (*) Starting Nios II generation " "Cpu: # 2022.08.03 13:16:40 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:40 (*)   Checking for plaintext license. " "Cpu: # 2022.08.03 13:16:40 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:41 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/ " "Cpu: # 2022.08.03 13:16:41 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.08.03 13:16:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:41 (*)   Plaintext license not found. " "Cpu: # 2022.08.03 13:16:41 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:41 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.08.03 13:16:41 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:41 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/ " "Cpu: # 2022.08.03 13:16:41 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.08.03 13:16:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:41 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2022.08.03 13:16:41 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:41 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.08.03 13:16:41 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:41 (*)   Creating all objects for CPU " "Cpu: # 2022.08.03 13:16:41 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:41 (*)     Testbench " "Cpu: # 2022.08.03 13:16:41 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:42 (*)     Instruction decoding " "Cpu: # 2022.08.03 13:16:42 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:42 (*)       Instruction fields " "Cpu: # 2022.08.03 13:16:42 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:42 (*)       Instruction decodes " "Cpu: # 2022.08.03 13:16:42 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:42 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.08.03 13:16:42 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:42 (*)       Instruction controls " "Cpu: # 2022.08.03 13:16:42 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:42 (*)     Pipeline frontend " "Cpu: # 2022.08.03 13:16:42 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:42 (*)     Pipeline backend " "Cpu: # 2022.08.03 13:16:42 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:44 (*)   Generating RTL from CPU objects " "Cpu: # 2022.08.03 13:16:44 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:45 (*)   Creating encrypted RTL " "Cpu: # 2022.08.03 13:16:45 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.08.03 13:16:46 (*) Done Nios II generation " "Cpu: # 2022.08.03 13:16:46 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios2_system_cpu_cpu' " "Cpu: Done RTL generation for module 'nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sdram_pll\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sdram_pll\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v " "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_mem_s1_burst_adapter\" " "Onchip_mem_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_mem_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489406996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489407016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489407023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489407040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489407051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_mem_s1_rsp_width_adapter\" " "Onchip_mem_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_mem_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489407057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv " "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489407070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489407075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489407258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489407444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489407468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489407477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Done \"nios2_system\" with 44 modules, 72 files " "Nios2_system: Done \"nios2_system\" with 44 modules, 72 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489407483 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2_system.qsys " "Finished elaborating Platform Designer system entity \"nios2_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659489408836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/nios2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/nios2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system " "Found entity 1: nios2_system" {  } { { "nios2_system/synthesis/nios2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/nios2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_system/synthesis/submodules/altera_reset_controller.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_irq_mapper " "Found entity 1: nios2_system_irq_mapper" {  } { { "nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0 " "Found entity 1: nios2_system_mm_interconnect_0" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_003" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411407 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_mux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux_002" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_mux_002" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_mux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_demux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411542 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411542 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411542 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411542 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1659489411558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1659489411586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios2_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411658 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1659489411686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1659489411686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_005_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411692 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_005 " "Found entity 2: nios2_system_mm_interconnect_0_router_005" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1659489411702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1659489411703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_004_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411708 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_004 " "Found entity 2: nios2_system_mm_interconnect_0_router_004" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1659489411718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1659489411720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411725 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_002 " "Found entity 2: nios2_system_mm_interconnect_0_router_002" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1659489411736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1659489411737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411742 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_001 " "Found entity 2: nios2_system_mm_interconnect_0_router_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1659489411754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1659489411754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411760 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router " "Found entity 2: nios2_system_mm_interconnect_0_router" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system/synthesis/submodules/nios2_system_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_uart_tx " "Found entity 1: nios2_system_uart_tx" {  } { { "nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411848 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_uart_rx_stimulus_source " "Found entity 2: nios2_system_uart_rx_stimulus_source" {  } { { "nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411848 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_uart_rx " "Found entity 3: nios2_system_uart_rx" {  } { { "nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411848 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_uart_regs " "Found entity 4: nios2_system_uart_regs" {  } { { "nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411848 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_uart " "Found entity 5: nios2_system_uart" {  } { { "nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_uart.v" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_timer_0 " "Found entity 1: nios2_system_timer_0" {  } { { "nios2_system/synthesis/submodules/nios2_system_timer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_switches " "Found entity 1: nios2_system_switches" {  } { { "nios2_system/synthesis/submodules/nios2_system_switches.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sdram_pll " "Found entity 1: nios2_system_sdram_pll" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "nios2_system/synthesis/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sdram_input_efifo_module " "Found entity 1: nios2_system_sdram_input_efifo_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411942 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_sdram " "Found entity 2: nios2_system_sdram" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_onchip_mem " "Found entity 1: nios2_system_onchip_mem" {  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_led_red.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_led_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_led_red " "Found entity 1: nios2_system_led_red" {  } { { "nios2_system/synthesis/submodules/nios2_system_led_red.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_led_red.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_led_green.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_led_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_led_green " "Found entity 1: nios2_system_led_green" {  } { { "nios2_system/synthesis/submodules/nios2_system_led_green.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_led_green.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489411986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489411986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_lcd " "Found entity 1: nios2_system_lcd" {  } { { "nios2_system/synthesis/submodules/nios2_system_lcd.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_keys " "Found entity 1: nios2_system_keys" {  } { { "nios2_system/synthesis/submodules/nios2_system_keys.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_system_jtag_uart_sim_scfifo_w" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412045 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_jtag_uart_scfifo_w " "Found entity 2: nios2_system_jtag_uart_scfifo_w" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412045 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_system_jtag_uart_sim_scfifo_r" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412045 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_jtag_uart_scfifo_r " "Found entity 4: nios2_system_jtag_uart_scfifo_r" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412045 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_jtag_uart " "Found entity 5: nios2_system_jtag_uart" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu " "Found entity 1: nios2_system_cpu" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_ic_data_module " "Found entity 1: nios2_system_cpu_cpu_ic_data_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_cpu_cpu_ic_tag_module " "Found entity 2: nios2_system_cpu_cpu_ic_tag_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_cpu_cpu_bht_module " "Found entity 3: nios2_system_cpu_cpu_bht_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_cpu_cpu_register_bank_a_module " "Found entity 4: nios2_system_cpu_cpu_register_bank_a_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_cpu_cpu_register_bank_b_module " "Found entity 5: nios2_system_cpu_cpu_register_bank_b_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_system_cpu_cpu_dc_tag_module " "Found entity 6: nios2_system_cpu_cpu_dc_tag_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_system_cpu_cpu_dc_data_module " "Found entity 7: nios2_system_cpu_cpu_dc_data_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_system_cpu_cpu_dc_victim_module " "Found entity 8: nios2_system_cpu_cpu_dc_victim_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_system_cpu_cpu_nios2_oci_debug " "Found entity 9: nios2_system_cpu_cpu_nios2_oci_debug" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_system_cpu_cpu_nios2_oci_break " "Found entity 10: nios2_system_cpu_cpu_nios2_oci_break" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_system_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nios2_system_cpu_cpu_nios2_oci_xbrk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_system_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nios2_system_cpu_cpu_nios2_oci_dbrk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_system_cpu_cpu_nios2_oci_itrace " "Found entity 13: nios2_system_cpu_cpu_nios2_oci_itrace" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_system_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nios2_system_cpu_cpu_nios2_oci_td_mode" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_system_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nios2_system_cpu_cpu_nios2_oci_dtrace" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_system_cpu_cpu_nios2_oci_fifo " "Found entity 19: nios2_system_cpu_cpu_nios2_oci_fifo" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_system_cpu_cpu_nios2_oci_pib " "Found entity 20: nios2_system_cpu_cpu_nios2_oci_pib" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_system_cpu_cpu_nios2_oci_im " "Found entity 21: nios2_system_cpu_cpu_nios2_oci_im" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_system_cpu_cpu_nios2_performance_monitors " "Found entity 22: nios2_system_cpu_cpu_nios2_performance_monitors" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_system_cpu_cpu_nios2_avalon_reg " "Found entity 23: nios2_system_cpu_cpu_nios2_avalon_reg" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2_system_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nios2_system_cpu_cpu_ociram_sp_ram_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2_system_cpu_cpu_nios2_ocimem " "Found entity 25: nios2_system_cpu_cpu_nios2_ocimem" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2_system_cpu_cpu_nios2_oci " "Found entity 26: nios2_system_cpu_cpu_nios2_oci" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2_system_cpu_cpu " "Found entity 27: nios2_system_cpu_cpu" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_system_cpu_cpu_debug_slave_sysclk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_system_cpu_cpu_debug_slave_tck" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_system_cpu_cpu_debug_slave_wrapper" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_mult_cell " "Found entity 1: nios2_system_cpu_cpu_mult_cell" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_test_bench " "Found entity 1: nios2_system_cpu_cpu_test_bench" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659489412941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412941 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/nios2_system.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/nios2_system.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/nios2_system.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/nios2_system.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489412952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/nios2_system.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/nios2_system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412953 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489412970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412970 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489412975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412976 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489412982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412985 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_default_burst_converter.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_default_burst_converter.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489412993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489412993 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_incr_burst_converter.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413002 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413008 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413013 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413023 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413034 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413045 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413053 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413060 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_master_agent.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413069 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_master_translator.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413078 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413086 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413097 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413106 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413116 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413127 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_reset_controller.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_reset_controller.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413136 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_reset_synchronizer.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_reset_synchronizer.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413143 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_up_altpll.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_up_altpll.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_up_altpll.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_up_altpll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_up_altpll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_up_altpll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413153 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413159 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413168 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413177 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413217 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413227 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413236 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413246 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413256 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413266 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413274 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413283 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_keys.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_keys.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_keys.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_keys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_keys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_keys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413292 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_lcd.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_lcd.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_lcd.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_lcd.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_lcd.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_lcd.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413300 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_led_green.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_led_green.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_led_green.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_led_green.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_led_green.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_led_green.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413308 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_led_red.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_led_red.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_led_red.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_led_red.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_led_red.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_led_red.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413316 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413330 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413348 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413356 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413364 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413373 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413382 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413389 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413399 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413408 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413417 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413425 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413433 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413442 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413449 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413457 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413467 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413476 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_onchip_mem.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_onchip_mem.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_onchip_mem.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_onchip_mem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413484 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_sdram.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_sdram.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413494 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_sdram_pll.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_sdram_pll.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_sdram_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_sdram_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413502 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_switches.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_switches.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_switches.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_switches.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_switches.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_switches.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413510 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_timer_0.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_timer_0.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_timer_0.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_timer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_timer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_timer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413519 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_uart.v //files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_uart.v " "File \"//files.auckland.ac.nz/myhome/desktop/compsys 303/lab1/db/ip/nios2_system/submodules/nios2_system_uart.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1659489413528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489413529 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_sdram.v(318) " "Verilog HDL or VHDL warning at nios2_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1659489413552 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_sdram.v(328) " "Verilog HDL or VHDL warning at nios2_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1659489413552 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_sdram.v(338) " "Verilog HDL or VHDL warning at nios2_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1659489413552 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_sdram.v(682) " "Verilog HDL or VHDL warning at nios2_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/nios2_system/synthesis/submodules/nios2_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1659489413554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659489413670 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "VCC inst " "Logic function of type VCC and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "lab1.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Desktop/Compsys 303/lab1/lab1.bdf" { { 272 1168 1200 288 "inst" "" } { 112 624 1136 728 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1659489413673 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659489413673 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/Compsys 303/lab1/output_files/lab1.map.smsg " "Generated suppressed messages file /Desktop/Compsys 303/lab1/output_files/lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489414020 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659489414727 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 03 13:16:54 2022 " "Processing ended: Wed Aug 03 13:16:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659489414727 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659489414727 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659489414727 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489414727 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659489415694 ""}
