<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>FPGA on William Lazcano | Computer &amp; Electrical Engineering</title><link>https://will-l10.github.io/tags/fpga/</link><description>Recent content in FPGA on William Lazcano | Computer &amp; Electrical Engineering</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Sat, 16 Nov 2024 00:00:00 +0000</lastBuildDate><atom:link href="https://will-l10.github.io/tags/fpga/index.xml" rel="self" type="application/rss+xml"/><item><title>Custom 8-Bit Multicycle Processor</title><link>https://will-l10.github.io/blogs/custom-processor/</link><pubDate>Sat, 16 Nov 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/custom-processor/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Designed and implemented a complete custom processor from scratch with 16-instruction ISA and FSM-based control unit, capable of executing complex matrix operations entirely in software.&lt;/p&gt;
&lt;h2 id="architecture"&gt;Architecture&lt;/h2&gt;
&lt;h3 id="instruction-set-architecture-isa"&gt;Instruction Set Architecture (ISA)&lt;/h3&gt;
&lt;p&gt;Custom 16-instruction set including:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;Arithmetic&lt;/strong&gt;: ADD, SUB, MULT, DIV&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Logic&lt;/strong&gt;: AND, OR, XOR, NOT&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Control Flow&lt;/strong&gt;: JUMP, conditional branches (BEQ, BNE, BLT, BGT)&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Memory&lt;/strong&gt;: LOAD, STORE&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Special&lt;/strong&gt;: NOP, HALT&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="control-unit"&gt;Control Unit&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Finite State Machine (FSM) based control&lt;/li&gt;
&lt;li&gt;Multi-cycle execution with 5-7 cycles per instruction&lt;/li&gt;
&lt;li&gt;State-based instruction decode and execution&lt;/li&gt;
&lt;li&gt;Comprehensive flag management (Zero, Negative, Carry, Overflow)&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="implementation"&gt;Implementation&lt;/h2&gt;
&lt;h3 id="hardware-platform"&gt;Hardware Platform&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;FPGA&lt;/strong&gt;: Altera DE2-115&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Memory&lt;/strong&gt;: 512-byte unified instruction/data memory&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Display&lt;/strong&gt;: Real-time 7-segment display showing PC, opcode, accumulator&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Programming&lt;/strong&gt;: Manual mode using FPGA switches for direct memory manipulation&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="key-features"&gt;Key Features&lt;/h3&gt;
&lt;ol&gt;
&lt;li&gt;
&lt;p&gt;&lt;strong&gt;Matrix Operations&lt;/strong&gt;: Successfully executed 2Ã—2 matrix operations&lt;/p&gt;</description></item><item><title>ARM Processor Implementation</title><link>https://will-l10.github.io/blogs/arm-processor/</link><pubDate>Tue, 15 Oct 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/arm-processor/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Implemented an ARM processor with extended instruction set on FPGA hardware, demonstrating proficiency in computer architecture and hardware description languages.&lt;/p&gt;
&lt;h2 id="technical-details"&gt;Technical Details&lt;/h2&gt;
&lt;h3 id="architecture"&gt;Architecture&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;Instruction Set&lt;/strong&gt;: Extended ARM ISA with custom instructions&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Pipeline&lt;/strong&gt;: Multi-stage pipeline design&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Memory&lt;/strong&gt;: Harvard architecture with separate instruction and data memory&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="custom-instructions-added"&gt;Custom Instructions Added&lt;/h3&gt;
&lt;ol&gt;
&lt;li&gt;
&lt;p&gt;&lt;strong&gt;EOR (Exclusive OR)&lt;/strong&gt;: Bitwise XOR operation&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Expanded ALU from 2-bit to 3-bit control&lt;/li&gt;
&lt;li&gt;Maintained flag updates (Zero, Negative)&lt;/li&gt;
&lt;li&gt;Modified ALU decoder for XOR support&lt;/li&gt;
&lt;/ul&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;&lt;strong&gt;LDRB (Load Register Byte)&lt;/strong&gt;: Byte-level memory access&lt;/p&gt;</description></item><item><title>MIPS Processor with Extended ISA</title><link>https://will-l10.github.io/blogs/mips-processor/</link><pubDate>Fri, 20 Sep 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/mips-processor/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Designed and implemented a complete single-cycle MIPS processor with subroutine support, demonstrating understanding of Load/Store architecture and function call mechanisms.&lt;/p&gt;
&lt;h2 id="architecture"&gt;Architecture&lt;/h2&gt;
&lt;h3 id="core-features"&gt;Core Features&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;32 General-Purpose Registers&lt;/strong&gt;: Full MIPS register file&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Load/Store Architecture&lt;/strong&gt;: Separate instructions for memory access and computation&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Subroutine Support&lt;/strong&gt;: JAL and JR instructions for function calls&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Harvard Architecture&lt;/strong&gt;: Separate instruction and data memory&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="extended-instructions"&gt;Extended Instructions&lt;/h3&gt;
&lt;p&gt;Added critical instructions for structured programming:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;
&lt;p&gt;&lt;strong&gt;JAL (Jump and Link)&lt;/strong&gt;: Save return address and jump to function&lt;/p&gt;</description></item></channel></rss>