OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      28929.3 u
average displacement        0.9 u
max displacement           59.0 u
original HPWL         1097164.6 u
legalized HPWL        1116369.5 u
delta HPWL                    2 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 32900 cells, 2511 terminals, 36085 edges and 111274 pins.
[INFO DPO-0109] Network stats: inst 35411, edges 36085, pins 111274
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 6554 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 29711 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (20140, 22400) - (1579660, 1178800)
[INFO DPO-0310] Assigned 29711 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 2.445881e+09.
[INFO DPO-0302] End of matching; objective is 2.443823e+09, improvement is 0.08 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 2.426467e+09.
[INFO DPO-0307] End of global swaps; objective is 2.426467e+09, improvement is 0.71 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 2.422377e+09.
[INFO DPO-0309] End of vertical swaps; objective is 2.422377e+09, improvement is 0.17 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 2.420397e+09.
[INFO DPO-0305] End of reordering; objective is 2.420397e+09, improvement is 0.08 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 594220 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 594220, swaps 60025, moves 233734 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.415880e+09, Scratch cost 2.403291e+09, Incremental cost 2.403291e+09, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.403291e+09.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.52 percent.
[INFO DPO-0328] End of random improver; improvement is 0.521096 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 14553 cell orientations for row compatibility.
[INFO DPO-0383] Performed 11697 cell flips.
[INFO DPO-0384] End of flipping; objective is 2.394061e+09, improvement is 0.57 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL          1116369.5 u
Final HPWL             1091975.6 u
Delta HPWL                  -2.2 %

[INFO DPL-0020] Mirrored 1244 instances
[INFO DPL-0021] HPWL before          1091975.6 u
[INFO DPL-0022] HPWL after           1091735.4 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place check_setup
--------------------------------------------------------------------------
Warning: There is 1 input port missing set_input_delay.
Warning: There are 1065 unconstrained endpoints.

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 2.35

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: icache_1/lce/_18909_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: icache_1/lce/_18909_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ icache_1/lce/_18909_/CK (DFF_X1)
     1    1.68    0.01    0.06    0.06 v icache_1/lce/_18909_/QN (DFF_X1)
                                         icache_1/lce/lce_cmd.N668 (net)
                  0.01    0.00    0.06 v icache_1/lce/_15241_/A1 (NAND2_X1)
     1    1.73    0.01    0.02    0.08 ^ icache_1/lce/_15241_/ZN (NAND2_X1)
                                         icache_1/lce/_05075_ (net)
                  0.01    0.00    0.08 ^ icache_1/lce/_15242_/B1 (OAI21_X1)
     1    1.23    0.01    0.01    0.09 v icache_1/lce/_15242_/ZN (OAI21_X1)
                                         icache_1/lce/_00089_ (net)
                  0.01    0.00    0.09 v icache_1/lce/_18909_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ icache_1/lce/_18909_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_i (input port clocked by CLK)
Endpoint: lce_cce_resp_v_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.08    1.08 v input external delay
     1   24.77    0.00    0.00    1.08 v reset_i (in)
                                         reset_i (net)
                  0.00    0.00    1.08 v input1194/A (BUF_X32)
    46  174.56    0.01    0.02    1.10 v input1194/Z (BUF_X32)
                                         net1194 (net)
                  0.10    0.08    1.18 v max_length2699/A (BUF_X32)
    79  193.07    0.01    0.06    1.23 v max_length2699/Z (BUF_X32)
                                         net2699 (net)
                  0.08    0.06    1.30 v bp_fe_pc_gen_1/_2213_/A1 (NOR3_X2)
     3   11.89    0.06    0.10    1.40 ^ bp_fe_pc_gen_1/_2213_/ZN (NOR3_X2)
                                         pc_gen_icache_v (net)
                  0.06    0.00    1.40 ^ icache_1/_21625_/A2 (NAND3_X4)
    68  195.10    0.12    0.16    1.55 v icache_1/_21625_/ZN (NAND3_X4)
                                         icache_1/_04056_ (net)
                  0.14    0.05    1.61 v icache_1/_21638_/A2 (AND2_X2)
     6   17.85    0.02    0.09    1.69 v icache_1/_21638_/ZN (AND2_X2)
                                         icache_1/tag_mem.macro_mem.w_i (net)
                  0.02    0.00    1.69 v icache_1/lce/_14944_/A2 (NOR2_X1)
     2    3.59    0.02    0.04    1.73 ^ icache_1/lce/_14944_/ZN (NOR2_X1)
                                         icache_1/lce/_04910_ (net)
                  0.02    0.00    1.73 ^ icache_1/lce/_14945_/B1 (OAI33_X1)
     1    1.83    0.02    0.03    1.76 v icache_1/lce/_14945_/ZN (OAI33_X1)
                                         icache_1/metadata_mem_pkt_v_lo (net)
                  0.02    0.00    1.76 v icache_1/_21639_/A (INV_X1)
     2    8.36    0.02    0.03    1.79 ^ icache_1/_21639_/ZN (INV_X1)
                                         icache_1/_04065_ (net)
                  0.02    0.00    1.79 ^ icache_1/_21640_/A2 (NOR2_X1)
     3    6.82    0.03    0.02    1.81 v icache_1/_21640_/ZN (NOR2_X1)
                                         icache_1/metadata_mem_pkt_yumi_li (net)
                  0.03    0.00    1.81 v icache_1/lce/_15026_/A2 (NOR2_X1)
     1    1.74    0.02    0.03    1.85 ^ icache_1/lce/_15026_/ZN (NOR2_X1)
                                         icache_1/lce/_04932_ (net)
                  0.02    0.00    1.85 ^ icache_1/lce/_15027_/B2 (OAI33_X1)
     1    7.59    0.03    0.04    1.89 v icache_1/lce/_15027_/ZN (OAI33_X1)
                                         icache_1/lce/_04933_ (net)
                  0.03    0.00    1.89 v icache_1/lce/_15028_/A2 (OR2_X1)
     1    1.19    0.01    0.05    1.95 v icache_1/lce/_15028_/ZN (OR2_X1)
                                         net1388 (net)
                  0.01    0.00    1.95 v output1388/A (BUF_X1)
     1    0.96    0.00    0.03    1.97 v output1388/Z (BUF_X1)
                                         lce_cce_resp_v_o (net)
                  0.00    0.00    1.97 v lce_cce_resp_v_o (out)
                                  1.97   data arrival time

                  0.00    5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (ideal)
                          0.00    5.40   clock reconvergence pessimism
                         -1.08    4.32   output external delay
                                  4.32   data required time
-----------------------------------------------------------------------------
                                  4.32   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                  2.35   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_i (input port clocked by CLK)
Endpoint: lce_cce_resp_v_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.08    1.08 v input external delay
     1   24.77    0.00    0.00    1.08 v reset_i (in)
                                         reset_i (net)
                  0.00    0.00    1.08 v input1194/A (BUF_X32)
    46  174.56    0.01    0.02    1.10 v input1194/Z (BUF_X32)
                                         net1194 (net)
                  0.10    0.08    1.18 v max_length2699/A (BUF_X32)
    79  193.07    0.01    0.06    1.23 v max_length2699/Z (BUF_X32)
                                         net2699 (net)
                  0.08    0.06    1.30 v bp_fe_pc_gen_1/_2213_/A1 (NOR3_X2)
     3   11.89    0.06    0.10    1.40 ^ bp_fe_pc_gen_1/_2213_/ZN (NOR3_X2)
                                         pc_gen_icache_v (net)
                  0.06    0.00    1.40 ^ icache_1/_21625_/A2 (NAND3_X4)
    68  195.10    0.12    0.16    1.55 v icache_1/_21625_/ZN (NAND3_X4)
                                         icache_1/_04056_ (net)
                  0.14    0.05    1.61 v icache_1/_21638_/A2 (AND2_X2)
     6   17.85    0.02    0.09    1.69 v icache_1/_21638_/ZN (AND2_X2)
                                         icache_1/tag_mem.macro_mem.w_i (net)
                  0.02    0.00    1.69 v icache_1/lce/_14944_/A2 (NOR2_X1)
     2    3.59    0.02    0.04    1.73 ^ icache_1/lce/_14944_/ZN (NOR2_X1)
                                         icache_1/lce/_04910_ (net)
                  0.02    0.00    1.73 ^ icache_1/lce/_14945_/B1 (OAI33_X1)
     1    1.83    0.02    0.03    1.76 v icache_1/lce/_14945_/ZN (OAI33_X1)
                                         icache_1/metadata_mem_pkt_v_lo (net)
                  0.02    0.00    1.76 v icache_1/_21639_/A (INV_X1)
     2    8.36    0.02    0.03    1.79 ^ icache_1/_21639_/ZN (INV_X1)
                                         icache_1/_04065_ (net)
                  0.02    0.00    1.79 ^ icache_1/_21640_/A2 (NOR2_X1)
     3    6.82    0.03    0.02    1.81 v icache_1/_21640_/ZN (NOR2_X1)
                                         icache_1/metadata_mem_pkt_yumi_li (net)
                  0.03    0.00    1.81 v icache_1/lce/_15026_/A2 (NOR2_X1)
     1    1.74    0.02    0.03    1.85 ^ icache_1/lce/_15026_/ZN (NOR2_X1)
                                         icache_1/lce/_04932_ (net)
                  0.02    0.00    1.85 ^ icache_1/lce/_15027_/B2 (OAI33_X1)
     1    7.59    0.03    0.04    1.89 v icache_1/lce/_15027_/ZN (OAI33_X1)
                                         icache_1/lce/_04933_ (net)
                  0.03    0.00    1.89 v icache_1/lce/_15028_/A2 (OR2_X1)
     1    1.19    0.01    0.05    1.95 v icache_1/lce/_15028_/ZN (OR2_X1)
                                         net1388 (net)
                  0.01    0.00    1.95 v output1388/A (BUF_X1)
     1    0.96    0.00    0.03    1.97 v output1388/Z (BUF_X1)
                                         lce_cce_resp_v_o (net)
                  0.00    0.00    1.97 v lce_cce_resp_v_o (out)
                                  1.97   data arrival time

                  0.00    5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (ideal)
                          0.00    5.40   clock reconvergence pessimism
                         -1.08    4.32   output external delay
                                  4.32   data required time
-----------------------------------------------------------------------------
                                  4.32   data required time
                                 -1.97   data arrival time
-----------------------------------------------------------------------------
                                  2.35   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
icache_1/lce/_10241_/ZN               237.43  246.83   -9.41 (VIOLATED)
icache_1/_13156_/ZN                    63.32   66.19   -2.86 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06990475207567215

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3521

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-9.407947540283203

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
237.42698669433594

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0396

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.9708

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
2.3492

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
119.200325

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.46e-03   5.59e-04   3.49e-04   7.37e-03  14.3%
Combinational          5.84e-03   7.34e-03   1.11e-03   1.43e-02  27.7%
Macro                  2.21e-02   2.72e-04   7.60e-03   2.99e-02  58.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.44e-02   8.17e-03   9.06e-03   5.16e-02 100.0%
                          66.6%      15.8%      17.6%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 222024 u^2 49% utilization.

Elapsed time: 0:10.81[h:]min:sec. CPU time: user 10.71 sys 0.09 (99%). Peak memory: 337396KB.
