[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysOldSpi/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/rtl/spi_clgen.v:44:1: No timescale set for "spi_clgen".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/rtl/spi_shift.v:44:1: No timescale set for "spi_shift".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/rtl/spi_top.v:45:1: No timescale set for "spi_top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/rtl/spi_clgen.v:44:1: Compile module "work@spi_clgen".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/rtl/spi_shift.v:44:1: Compile module "work@spi_shift".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/rtl/spi_top.v:45:1: Compile module "work@spi_top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/rtl/spi_shift.v:46:24: Implicit port type (wire) for "last",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/rtl/spi_top.v:49:42: Implicit port type (wire) for "wb_err_o",
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/rtl/spi_top.v:45:1: Top level module "work@spi_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                14
assignment                                            59
begin                                                 25
bit_select                                            40
case_item                                              8
case_stmt                                              1
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             500
cont_assign                                           36
delay_control                                         51
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                         14
function                                               9
if_else                                               22
if_stmt                                               26
include_file_info                                      6
int_typespec                                          15
int_var                                                4
io_decl                                               11
logic_net                                            144
logic_typespec                                       158
logic_var                                              1
module_inst                                           14
operation                                            338
package                                                2
param_assign                                           6
parameter                                              6
part_select                                           62
port                                                  86
range                                                 68
ref_obj                                              486
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysOldSpi/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/4               | ${SURELOG_DIR}/build/regression/YosysOldSpi/roundtrip/4_000           | 0 | 0 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/data            | ${SURELOG_DIR}/build/regression/YosysOldSpi/roundtrip/data_000        | 0 | 0 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/spi/rtl/spi_clgen.v | ${SURELOG_DIR}/build/regression/YosysOldSpi/roundtrip/spi_clgen_000.v | 30 | 108 |