
*** Running vivado
    with args -log bd_077c_auto_cc_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_077c_auto_cc_2.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bd_077c_auto_cc_2.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1498.750 ; gain = 0.000 ; free physical = 17271 ; free virtual = 48927
INFO: [Synth 8-638] synthesizing module 'bd_077c_auto_cc_2' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_13/synth/bd_077c_auto_cc_2.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_axi_clock_converter' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_lite_async' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake' (3#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_lite_async' (4#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized0' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized0' (4#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized0' (4#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized1' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized1' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized1' (4#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized1' (4#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized2' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized2' [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized2' (4#1) [/tools/Xilinx1/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:500]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_lite_async__parameterized2' (4#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_13_axi_clock_converter' (6#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/7d05/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-256] done synthesizing module 'bd_077c_auto_cc_2' (7#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_scaler_1/bd_0/ip/ip_13/synth/bd_077c_auto_cc_2.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1498.750 ; gain = 0.000 ; free physical = 16003 ; free virtual = 47644
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1498.750 ; gain = 0.000 ; free physical = 15963 ; free virtual = 47604
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2126.625 ; gain = 0.000 ; free physical = 12245 ; free virtual = 43867
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2126.625 ; gain = 627.875 ; free physical = 12231 ; free virtual = 43864
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2126.625 ; gain = 627.875 ; free physical = 12230 ; free virtual = 43863
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2126.625 ; gain = 627.875 ; free physical = 12201 ; free virtual = 43834
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:04 . Memory (MB): peak = 2126.625 ; gain = 627.875 ; free physical = 11972 ; free virtual = 43604
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2126.625 ; gain = 627.875 ; free physical = 11719 ; free virtual = 43352
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 2739.602 ; gain = 1240.852 ; free physical = 3751 ; free virtual = 35384
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 2749.617 ; gain = 1250.867 ; free physical = 3730 ; free virtual = 35363
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:42 . Memory (MB): peak = 2759.633 ; gain = 1260.883 ; free physical = 3985 ; free virtual = 35618
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 2759.633 ; gain = 1260.883 ; free physical = 3801 ; free virtual = 35435
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 2759.633 ; gain = 1260.883 ; free physical = 3801 ; free virtual = 35434
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 2759.633 ; gain = 1260.883 ; free physical = 3794 ; free virtual = 35427
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 2759.633 ; gain = 1260.883 ; free physical = 3793 ; free virtual = 35427
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 2759.633 ; gain = 1260.883 ; free physical = 3788 ; free virtual = 35421
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 2759.633 ; gain = 1260.883 ; free physical = 3787 ; free virtual = 35420

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     7|
|2     |LUT2 |     5|
|3     |LUT3 |    15|
|4     |LUT4 |    15|
|5     |LUT5 |    15|
|6     |LUT6 |     5|
|7     |FDRE |   262|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 2759.633 ; gain = 1260.883 ; free physical = 3786 ; free virtual = 35419
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:46 . Memory (MB): peak = 2971.957 ; gain = 1494.582 ; free physical = 2779 ; free virtual = 34412
