Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 17 13:01:06 2025
| Host         : pcfalchieri running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   168 |
|    Minimum number of control sets                        |   168 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   504 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   168 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |    20 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     1 |
| >= 16              |    71 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1666 |          422 |
| No           | No                    | Yes                    |             153 |           53 |
| No           | Yes                   | No                     |             284 |           94 |
| Yes          | No                    | No                     |             950 |          272 |
| Yes          | No                    | Yes                    |             170 |           43 |
| Yes          | Yes                   | No                     |             465 |          124 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                       | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                         |                1 |              1 |         1.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_fal/spi/shift/s_out0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                      | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                         |                1 |              1 |         1.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                      | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_tx_inst/r_SM_Main[2]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_dac/spi/shift/s_out0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                             |                1 |              2 |         2.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  clock_wizard_inst/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clock_wizard_inst/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clock_wizard_inst/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clock_wizard_inst/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_rx_inst/r_Clk_Count[7]_i_1__0_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/p_0_in[16]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                             | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/FSM_sequential_state_frame_decode[3]_i_1_n_0                                                                                                                                                                                           | reset_IBUF                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                  | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/waddr[19]_i_1_n_0                                                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/p_0_in[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_rx_inst/r_Clk_Count[7]_i_1__0_n_0                                                                                                                                                                                                                   | uart_rx_inst/r_Clk_Count[8]_i_1__0_n_0                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                             |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_fal/spi/clgen/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_dac/spi/clgen/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                    |                3 |              7 |         2.33 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/sel_6                                                                                                                                                                                   | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/clear                                                                                                                                                                  |                2 |              7 |         3.50 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                      |                2 |              7 |         3.50 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/data_out_i[7]_i_1_n_0                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/wdata[15]_i_1_n_0                                                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/waddr[4]_i_1_n_0                                                                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/wdata[7]_i_1_n_0                                                                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/wdata[23]_i_1_n_0                                                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/wdata[31]_i_1_n_0                                                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_fal/spi/shift/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | payload_inst/spi_master_fal/spi/wb_dat_o[23]_i_1_n_0                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_tx_inst/r_TX_Data                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clock_wizard_inst/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | payload_inst/spi_master_dac/spi/wb_dat_o[23]_i_1__0_n_0                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_dac/spi/shift/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                     | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                |                2 |              9 |         4.50 |
|  clock_wizard_inst/inst/clk_out1        | uart_tx_inst/r_Clk_Count[8]_i_2__0_n_0                                                                                                                                                                                                                   | uart_tx_inst/r_Clk_Count0                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/uartbus_out_reg[uart_addr]0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                       |                3 |             10 |         3.33 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                             |                2 |             10 |         5.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_dac/spi_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  clock_wizard_inst/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_fal/spi_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_fal/spi_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_dac/spi_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                           |                3 |             12 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_fal/spi/shift/spi_core_wdata_reg[35][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_dac/spi/shift/spi_core_wdata_reg[35][0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clock_wizard_inst/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | reset_IBUF                                                                                                                                                                                                                              |                8 |             16 |         2.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                           |                7 |             16 |         2.29 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_fal/spi/shift/spi_core_stb_reg[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_dac/spi/shift/spi_core_stb_reg[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clock_wizard_inst/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_fal/spi_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             18 |         4.50 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_dac/spi_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  clock_wizard_inst/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_dac/spi_fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_fal/spi_fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  clock_wizard_inst/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_fal/spi/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_dac/spi/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | payload_inst/spi_master_dac/spi_core_wdata[37]_i_1__0_n_0                                                                                                                                                                               |                8 |             28 |         3.50 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | payload_inst/spi_master_fal/spi_core_wdata[37]_i_1_n_0                                                                                                                                                                                  |                7 |             28 |         4.00 |
|  clock_wizard_inst/inst/clk_out1        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |         5.17 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_dac/E[0]                                                                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/uartbus_out_reg[uart_strobe]_3[0]                                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/uartbus_out_reg[uart_wdata]0                                                                                                                                                                                                           | uart_decoder_inst/uartbus_out[uart_wdata][31]_i_1_n_0                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/uartbus_out_reg[uart_strobe]_2[0]                                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/uartbus_out_reg[uart_strobe]_5[0]                                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/uartbus_out_reg[uart_strobe]_4[0]                                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                             |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_dac/falaphel_spi_data_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             38 |         3.45 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/uartbus_out_reg[uart_strobe]_1[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             38 |         4.75 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/uartbus_out_reg[uart_strobe]_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             38 |         4.22 |
|  clock_wizard_inst/inst/clk_out1        | payload_inst/spi_master_fal/falaphel_spi_data_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             38 |         3.80 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               19 |             41 |         2.16 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             63 |         2.33 |
|  clock_wizard_inst/inst/clk_out1        | uart_decoder_inst/ila_debug_instance/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  clock_wizard_inst/inst/clk_out1        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              395 |           1734 |         4.39 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


