{"Source Block": ["hdl/library/common/ad_axis_inf_rx.v@151:212@HdlStmProcess", "\n  // read interface\n\n  assign inf_ready_s = inf_ready | ~inf_valid;\n\n  always @(posedge clk) begin\n    if (rst == 1'b1) begin\n      rcnt <= 'd0;\n      inf_valid <= 'd0;\n      inf_last <= 'b0;\n      inf_data <= 'd0;\n    end else if (inf_ready_s == 1'b1) begin\n      if (rcnt == wcnt) begin\n        rcnt <= rcnt;\n        inf_valid <= 1'd0;\n        inf_last <= 1'b0;\n        inf_data <= 'd0;\n      end else begin\n        rcnt <= rcnt + 1'b1;\n        inf_valid <= 1'b1;\n        case (rcnt)\n          3'd0: begin\n            inf_last <= wlast_0;\n            inf_data <= wdata_0;\n          end\n          3'd1: begin\n            inf_last <= wlast_1;\n            inf_data <= wdata_1;\n          end\n          3'd2: begin\n            inf_last <= wlast_2;\n            inf_data <= wdata_2;\n          end\n          3'd3: begin\n            inf_last <= wlast_3;\n            inf_data <= wdata_3;\n          end\n          3'd4: begin\n            inf_last <= wlast_4;\n            inf_data <= wdata_4;\n          end\n          3'd5: begin\n            inf_last <= wlast_5;\n            inf_data <= wdata_5;\n          end\n          3'd6: begin\n            inf_last <= wlast_6;\n            inf_data <= wdata_6;\n          end\n          default: begin\n            inf_last <= wlast_7;\n            inf_data <= wdata_7;\n          end\n        endcase\n      end\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[171, "        case (rcnt)\n"], [172, "          3'd0: begin\n"], [173, "            inf_last <= wlast_0;\n"], [174, "            inf_data <= wdata_0;\n"], [175, "          end\n"], [176, "          3'd1: begin\n"], [177, "            inf_last <= wlast_1;\n"], [178, "            inf_data <= wdata_1;\n"], [179, "          end\n"], [180, "          3'd2: begin\n"], [181, "            inf_last <= wlast_2;\n"], [182, "            inf_data <= wdata_2;\n"], [183, "          end\n"], [184, "          3'd3: begin\n"], [185, "            inf_last <= wlast_3;\n"], [186, "            inf_data <= wdata_3;\n"], [187, "          end\n"], [188, "          3'd4: begin\n"], [189, "            inf_last <= wlast_4;\n"], [190, "            inf_data <= wdata_4;\n"], [191, "          end\n"], [192, "          3'd5: begin\n"], [193, "            inf_last <= wlast_5;\n"], [194, "            inf_data <= wdata_5;\n"], [195, "          end\n"], [196, "          3'd6: begin\n"], [197, "            inf_last <= wlast_6;\n"], [198, "            inf_data <= wdata_6;\n"], [199, "          end\n"], [200, "          default: begin\n"], [201, "            inf_last <= wlast_7;\n"], [202, "            inf_data <= wdata_7;\n"], [203, "          end\n"], [204, "        endcase\n"]], "Add": [[204, "        inf_last <= inf_last_s;\n"], [204, "        inf_data <= inf_data_s;\n"]]}}