

================================================================
== Vitis HLS Report for 'Linear_layer_ds1'
================================================================
* Date:           Thu Sep  7 08:58:24 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   135994|   135994|  1.360 ms|  1.360 ms|  135994|  135994|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_Linear_layer_ds1_Pipeline_l_bias_i17_l_j16_fu_142        |Linear_layer_ds1_Pipeline_l_bias_i17_l_j16        |    18435|    18435|  0.184 ms|  0.184 ms|  18435|  18435|       no|
        |grp_gemm_systolic_array_ds1_fu_172                           |gemm_systolic_array_ds1                           |    99100|    99100|  0.991 ms|  0.991 ms|  99100|  99100|       no|
        |grp_Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18_fu_236  |Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18  |    18454|    18454|  0.185 ms|  0.185 ms|  18454|  18454|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  144|  100102|  84814|    -|
|Memory           |       72|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1015|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       72|  144|  100113|  85833|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       25|   65|      94|    161|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+-----+-------+-------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_Linear_layer_ds1_Pipeline_l_bias_i17_l_j16_fu_142        |Linear_layer_ds1_Pipeline_l_bias_i17_l_j16        |        0|    0|     77|    201|    0|
    |grp_Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18_fu_236  |Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18  |        0|    0|    591|   1079|    0|
    |grp_gemm_systolic_array_ds1_fu_172                           |gemm_systolic_array_ds1                           |        0|  144|  99434|  83534|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                        |                                                  |        0|  144| 100102|  84814|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                   Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |acc_outp4_V_U     |Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W  |        6|  0|   0|    0|  1536|   48|     1|        73728|
    |acc_outp4_V_1_U   |Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W  |        6|  0|   0|    0|  1536|   48|     1|        73728|
    |acc_outp4_V_2_U   |Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W  |        6|  0|   0|    0|  1536|   48|     1|        73728|
    |acc_outp4_V_3_U   |Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W  |        6|  0|   0|    0|  1536|   48|     1|        73728|
    |acc_outp4_V_4_U   |Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W  |        6|  0|   0|    0|  1536|   48|     1|        73728|
    |acc_outp4_V_5_U   |Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W  |        6|  0|   0|    0|  1536|   48|     1|        73728|
    |acc_outp4_V_6_U   |Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W  |        6|  0|   0|    0|  1536|   48|     1|        73728|
    |acc_outp4_V_7_U   |Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W  |        6|  0|   0|    0|  1536|   48|     1|        73728|
    |acc_outp4_V_8_U   |Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W  |        6|  0|   0|    0|  1536|   48|     1|        73728|
    |acc_outp4_V_9_U   |Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W  |        6|  0|   0|    0|  1536|   48|     1|        73728|
    |acc_outp4_V_10_U  |Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W  |        6|  0|   0|    0|  1536|   48|     1|        73728|
    |acc_outp4_V_11_U  |Linear_layer_ds1_acc_outp4_V_RAM_AUTO_1R1W  |        6|  0|   0|    0|  1536|   48|     1|        73728|
    +------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                            |       72|  0|   0|    0| 18432|  576|    12|       884736|
    +------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_sync_grp_gemm_systolic_array_ds1_fu_172_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_gemm_systolic_array_ds1_fu_172_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                |          |   0|  0|   4|           2|           2|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_outp4_V_10_address0  |  20|          4|   11|         44|
    |acc_outp4_V_10_ce0       |  20|          4|    1|          4|
    |acc_outp4_V_10_ce1       |   9|          2|    1|          2|
    |acc_outp4_V_10_d0        |  14|          3|   48|        144|
    |acc_outp4_V_10_we0       |  14|          3|    1|          3|
    |acc_outp4_V_11_address0  |  20|          4|   11|         44|
    |acc_outp4_V_11_ce0       |  20|          4|    1|          4|
    |acc_outp4_V_11_ce1       |   9|          2|    1|          2|
    |acc_outp4_V_11_d0        |  14|          3|   48|        144|
    |acc_outp4_V_11_we0       |  14|          3|    1|          3|
    |acc_outp4_V_1_address0   |  20|          4|   11|         44|
    |acc_outp4_V_1_ce0        |  20|          4|    1|          4|
    |acc_outp4_V_1_ce1        |   9|          2|    1|          2|
    |acc_outp4_V_1_d0         |  14|          3|   48|        144|
    |acc_outp4_V_1_we0        |  14|          3|    1|          3|
    |acc_outp4_V_2_address0   |  20|          4|   11|         44|
    |acc_outp4_V_2_ce0        |  20|          4|    1|          4|
    |acc_outp4_V_2_ce1        |   9|          2|    1|          2|
    |acc_outp4_V_2_d0         |  14|          3|   48|        144|
    |acc_outp4_V_2_we0        |  14|          3|    1|          3|
    |acc_outp4_V_3_address0   |  20|          4|   11|         44|
    |acc_outp4_V_3_ce0        |  20|          4|    1|          4|
    |acc_outp4_V_3_ce1        |   9|          2|    1|          2|
    |acc_outp4_V_3_d0         |  14|          3|   48|        144|
    |acc_outp4_V_3_we0        |  14|          3|    1|          3|
    |acc_outp4_V_4_address0   |  20|          4|   11|         44|
    |acc_outp4_V_4_ce0        |  20|          4|    1|          4|
    |acc_outp4_V_4_ce1        |   9|          2|    1|          2|
    |acc_outp4_V_4_d0         |  14|          3|   48|        144|
    |acc_outp4_V_4_we0        |  14|          3|    1|          3|
    |acc_outp4_V_5_address0   |  20|          4|   11|         44|
    |acc_outp4_V_5_ce0        |  20|          4|    1|          4|
    |acc_outp4_V_5_ce1        |   9|          2|    1|          2|
    |acc_outp4_V_5_d0         |  14|          3|   48|        144|
    |acc_outp4_V_5_we0        |  14|          3|    1|          3|
    |acc_outp4_V_6_address0   |  20|          4|   11|         44|
    |acc_outp4_V_6_ce0        |  20|          4|    1|          4|
    |acc_outp4_V_6_ce1        |   9|          2|    1|          2|
    |acc_outp4_V_6_d0         |  14|          3|   48|        144|
    |acc_outp4_V_6_we0        |  14|          3|    1|          3|
    |acc_outp4_V_7_address0   |  20|          4|   11|         44|
    |acc_outp4_V_7_ce0        |  20|          4|    1|          4|
    |acc_outp4_V_7_ce1        |   9|          2|    1|          2|
    |acc_outp4_V_7_d0         |  14|          3|   48|        144|
    |acc_outp4_V_7_we0        |  14|          3|    1|          3|
    |acc_outp4_V_8_address0   |  20|          4|   11|         44|
    |acc_outp4_V_8_ce0        |  20|          4|    1|          4|
    |acc_outp4_V_8_ce1        |   9|          2|    1|          2|
    |acc_outp4_V_8_d0         |  14|          3|   48|        144|
    |acc_outp4_V_8_we0        |  14|          3|    1|          3|
    |acc_outp4_V_9_address0   |  20|          4|   11|         44|
    |acc_outp4_V_9_ce0        |  20|          4|    1|          4|
    |acc_outp4_V_9_ce1        |   9|          2|    1|          2|
    |acc_outp4_V_9_d0         |  14|          3|   48|        144|
    |acc_outp4_V_9_we0        |  14|          3|    1|          3|
    |acc_outp4_V_address0     |  20|          4|   11|         44|
    |acc_outp4_V_ce0          |  20|          4|    1|          4|
    |acc_outp4_V_ce1          |   9|          2|    1|          2|
    |acc_outp4_V_d0           |  14|          3|   48|        144|
    |acc_outp4_V_we0          |  14|          3|    1|          3|
    |ap_NS_fsm                |  37|          7|    1|          7|
    |grp_fu_278_ce            |   9|          2|    1|          2|
    |grp_fu_282_ce            |   9|          2|    1|          2|
    |grp_fu_286_ce            |   9|          2|    1|          2|
    |grp_fu_289_ce            |   9|          2|    1|          2|
    |grp_fu_292_ce            |   9|          2|    1|          2|
    |grp_fu_295_ce            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |1015|        211|  751|       2383|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                   | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                 |  6|   0|    6|          0|
    |ap_sync_reg_grp_gemm_systolic_array_ds1_fu_172_ap_done                    |  1|   0|    1|          0|
    |ap_sync_reg_grp_gemm_systolic_array_ds1_fu_172_ap_ready                   |  1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_bias_i17_l_j16_fu_142_ap_start_reg        |  1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_scale_outp_i19_l_j18_fu_236_ap_start_reg  |  1|   0|    1|          0|
    |grp_gemm_systolic_array_ds1_fu_172_ap_start_reg                           |  1|   0|    1|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                     | 11|   0|   11|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2465_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2465_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2465_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2465_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2469_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2469_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2469_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2469_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2473_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2473_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2473_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2484_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2484_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2484_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2487_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2487_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2487_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2490_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2490_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_2490_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|v204_0_address0      |  out|   10|   ap_memory|            v204_0|         array|
|v204_0_ce0           |  out|    1|   ap_memory|            v204_0|         array|
|v204_0_q0            |   in|    8|   ap_memory|            v204_0|         array|
|v204_1_address0      |  out|   10|   ap_memory|            v204_1|         array|
|v204_1_ce0           |  out|    1|   ap_memory|            v204_1|         array|
|v204_1_q0            |   in|    8|   ap_memory|            v204_1|         array|
|v204_2_address0      |  out|   10|   ap_memory|            v204_2|         array|
|v204_2_ce0           |  out|    1|   ap_memory|            v204_2|         array|
|v204_2_q0            |   in|    8|   ap_memory|            v204_2|         array|
|v204_3_address0      |  out|   10|   ap_memory|            v204_3|         array|
|v204_3_ce0           |  out|    1|   ap_memory|            v204_3|         array|
|v204_3_q0            |   in|    8|   ap_memory|            v204_3|         array|
|v204_4_address0      |  out|   10|   ap_memory|            v204_4|         array|
|v204_4_ce0           |  out|    1|   ap_memory|            v204_4|         array|
|v204_4_q0            |   in|    8|   ap_memory|            v204_4|         array|
|v204_5_address0      |  out|   10|   ap_memory|            v204_5|         array|
|v204_5_ce0           |  out|    1|   ap_memory|            v204_5|         array|
|v204_5_q0            |   in|    8|   ap_memory|            v204_5|         array|
|v204_6_address0      |  out|   10|   ap_memory|            v204_6|         array|
|v204_6_ce0           |  out|    1|   ap_memory|            v204_6|         array|
|v204_6_q0            |   in|    8|   ap_memory|            v204_6|         array|
|v204_7_address0      |  out|   10|   ap_memory|            v204_7|         array|
|v204_7_ce0           |  out|    1|   ap_memory|            v204_7|         array|
|v204_7_q0            |   in|    8|   ap_memory|            v204_7|         array|
|v204_8_address0      |  out|   10|   ap_memory|            v204_8|         array|
|v204_8_ce0           |  out|    1|   ap_memory|            v204_8|         array|
|v204_8_q0            |   in|    8|   ap_memory|            v204_8|         array|
|v204_9_address0      |  out|   10|   ap_memory|            v204_9|         array|
|v204_9_ce0           |  out|    1|   ap_memory|            v204_9|         array|
|v204_9_q0            |   in|    8|   ap_memory|            v204_9|         array|
|v204_10_address0     |  out|   10|   ap_memory|           v204_10|         array|
|v204_10_ce0          |  out|    1|   ap_memory|           v204_10|         array|
|v204_10_q0           |   in|    8|   ap_memory|           v204_10|         array|
|v204_11_address0     |  out|   10|   ap_memory|           v204_11|         array|
|v204_11_ce0          |  out|    1|   ap_memory|           v204_11|         array|
|v204_11_q0           |   in|    8|   ap_memory|           v204_11|         array|
|v332_0_address0      |  out|   17|   ap_memory|            v332_0|         array|
|v332_0_ce0           |  out|    1|   ap_memory|            v332_0|         array|
|v332_0_q0            |   in|    8|   ap_memory|            v332_0|         array|
|v332_1_address0      |  out|   17|   ap_memory|            v332_1|         array|
|v332_1_ce0           |  out|    1|   ap_memory|            v332_1|         array|
|v332_1_q0            |   in|    8|   ap_memory|            v332_1|         array|
|v332_2_address0      |  out|   17|   ap_memory|            v332_2|         array|
|v332_2_ce0           |  out|    1|   ap_memory|            v332_2|         array|
|v332_2_q0            |   in|    8|   ap_memory|            v332_2|         array|
|v332_3_address0      |  out|   17|   ap_memory|            v332_3|         array|
|v332_3_ce0           |  out|    1|   ap_memory|            v332_3|         array|
|v332_3_q0            |   in|    8|   ap_memory|            v332_3|         array|
|v332_4_address0      |  out|   17|   ap_memory|            v332_4|         array|
|v332_4_ce0           |  out|    1|   ap_memory|            v332_4|         array|
|v332_4_q0            |   in|    8|   ap_memory|            v332_4|         array|
|v332_5_address0      |  out|   17|   ap_memory|            v332_5|         array|
|v332_5_ce0           |  out|    1|   ap_memory|            v332_5|         array|
|v332_5_q0            |   in|    8|   ap_memory|            v332_5|         array|
|v332_6_address0      |  out|   17|   ap_memory|            v332_6|         array|
|v332_6_ce0           |  out|    1|   ap_memory|            v332_6|         array|
|v332_6_q0            |   in|    8|   ap_memory|            v332_6|         array|
|v332_7_address0      |  out|   17|   ap_memory|            v332_7|         array|
|v332_7_ce0           |  out|    1|   ap_memory|            v332_7|         array|
|v332_7_q0            |   in|    8|   ap_memory|            v332_7|         array|
|v332_8_address0      |  out|   17|   ap_memory|            v332_8|         array|
|v332_8_ce0           |  out|    1|   ap_memory|            v332_8|         array|
|v332_8_q0            |   in|    8|   ap_memory|            v332_8|         array|
|v332_9_address0      |  out|   17|   ap_memory|            v332_9|         array|
|v332_9_ce0           |  out|    1|   ap_memory|            v332_9|         array|
|v332_9_q0            |   in|    8|   ap_memory|            v332_9|         array|
|v332_10_address0     |  out|   17|   ap_memory|           v332_10|         array|
|v332_10_ce0          |  out|    1|   ap_memory|           v332_10|         array|
|v332_10_q0           |   in|    8|   ap_memory|           v332_10|         array|
|v332_11_address0     |  out|   17|   ap_memory|           v332_11|         array|
|v332_11_ce0          |  out|    1|   ap_memory|           v332_11|         array|
|v332_11_q0           |   in|    8|   ap_memory|           v332_11|         array|
|v333_address0        |  out|   12|   ap_memory|              v333|         array|
|v333_ce0             |  out|    1|   ap_memory|              v333|         array|
|v333_q0              |   in|   12|   ap_memory|              v333|         array|
|v349_address0        |  out|    4|   ap_memory|              v349|         array|
|v349_ce0             |  out|    1|   ap_memory|              v349|         array|
|v349_q0              |   in|   32|   ap_memory|              v349|         array|
|v208_0_address0      |  out|   12|   ap_memory|            v208_0|         array|
|v208_0_ce0           |  out|    1|   ap_memory|            v208_0|         array|
|v208_0_we0           |  out|    1|   ap_memory|            v208_0|         array|
|v208_0_d0            |  out|   32|   ap_memory|            v208_0|         array|
|v208_0_address1      |  out|   12|   ap_memory|            v208_0|         array|
|v208_0_ce1           |  out|    1|   ap_memory|            v208_0|         array|
|v208_0_we1           |  out|    1|   ap_memory|            v208_0|         array|
|v208_0_d1            |  out|   32|   ap_memory|            v208_0|         array|
|v208_1_address0      |  out|   12|   ap_memory|            v208_1|         array|
|v208_1_ce0           |  out|    1|   ap_memory|            v208_1|         array|
|v208_1_we0           |  out|    1|   ap_memory|            v208_1|         array|
|v208_1_d0            |  out|   32|   ap_memory|            v208_1|         array|
|v208_1_address1      |  out|   12|   ap_memory|            v208_1|         array|
|v208_1_ce1           |  out|    1|   ap_memory|            v208_1|         array|
|v208_1_we1           |  out|    1|   ap_memory|            v208_1|         array|
|v208_1_d1            |  out|   32|   ap_memory|            v208_1|         array|
|v208_2_address0      |  out|   12|   ap_memory|            v208_2|         array|
|v208_2_ce0           |  out|    1|   ap_memory|            v208_2|         array|
|v208_2_we0           |  out|    1|   ap_memory|            v208_2|         array|
|v208_2_d0            |  out|   32|   ap_memory|            v208_2|         array|
|v208_2_address1      |  out|   12|   ap_memory|            v208_2|         array|
|v208_2_ce1           |  out|    1|   ap_memory|            v208_2|         array|
|v208_2_we1           |  out|    1|   ap_memory|            v208_2|         array|
|v208_2_d1            |  out|   32|   ap_memory|            v208_2|         array|
|v208_3_address0      |  out|   12|   ap_memory|            v208_3|         array|
|v208_3_ce0           |  out|    1|   ap_memory|            v208_3|         array|
|v208_3_we0           |  out|    1|   ap_memory|            v208_3|         array|
|v208_3_d0            |  out|   32|   ap_memory|            v208_3|         array|
|v208_3_address1      |  out|   12|   ap_memory|            v208_3|         array|
|v208_3_ce1           |  out|    1|   ap_memory|            v208_3|         array|
|v208_3_we1           |  out|    1|   ap_memory|            v208_3|         array|
|v208_3_d1            |  out|   32|   ap_memory|            v208_3|         array|
|v208_4_address0      |  out|   12|   ap_memory|            v208_4|         array|
|v208_4_ce0           |  out|    1|   ap_memory|            v208_4|         array|
|v208_4_we0           |  out|    1|   ap_memory|            v208_4|         array|
|v208_4_d0            |  out|   32|   ap_memory|            v208_4|         array|
|v208_4_address1      |  out|   12|   ap_memory|            v208_4|         array|
|v208_4_ce1           |  out|    1|   ap_memory|            v208_4|         array|
|v208_4_we1           |  out|    1|   ap_memory|            v208_4|         array|
|v208_4_d1            |  out|   32|   ap_memory|            v208_4|         array|
|v208_5_address0      |  out|   12|   ap_memory|            v208_5|         array|
|v208_5_ce0           |  out|    1|   ap_memory|            v208_5|         array|
|v208_5_we0           |  out|    1|   ap_memory|            v208_5|         array|
|v208_5_d0            |  out|   32|   ap_memory|            v208_5|         array|
|v208_5_address1      |  out|   12|   ap_memory|            v208_5|         array|
|v208_5_ce1           |  out|    1|   ap_memory|            v208_5|         array|
|v208_5_we1           |  out|    1|   ap_memory|            v208_5|         array|
|v208_5_d1            |  out|   32|   ap_memory|            v208_5|         array|
|v208_6_address0      |  out|   12|   ap_memory|            v208_6|         array|
|v208_6_ce0           |  out|    1|   ap_memory|            v208_6|         array|
|v208_6_we0           |  out|    1|   ap_memory|            v208_6|         array|
|v208_6_d0            |  out|   32|   ap_memory|            v208_6|         array|
|v208_6_address1      |  out|   12|   ap_memory|            v208_6|         array|
|v208_6_ce1           |  out|    1|   ap_memory|            v208_6|         array|
|v208_6_we1           |  out|    1|   ap_memory|            v208_6|         array|
|v208_6_d1            |  out|   32|   ap_memory|            v208_6|         array|
|v208_7_address0      |  out|   12|   ap_memory|            v208_7|         array|
|v208_7_ce0           |  out|    1|   ap_memory|            v208_7|         array|
|v208_7_we0           |  out|    1|   ap_memory|            v208_7|         array|
|v208_7_d0            |  out|   32|   ap_memory|            v208_7|         array|
|v208_7_address1      |  out|   12|   ap_memory|            v208_7|         array|
|v208_7_ce1           |  out|    1|   ap_memory|            v208_7|         array|
|v208_7_we1           |  out|    1|   ap_memory|            v208_7|         array|
|v208_7_d1            |  out|   32|   ap_memory|            v208_7|         array|
|v208_8_address0      |  out|   12|   ap_memory|            v208_8|         array|
|v208_8_ce0           |  out|    1|   ap_memory|            v208_8|         array|
|v208_8_we0           |  out|    1|   ap_memory|            v208_8|         array|
|v208_8_d0            |  out|   32|   ap_memory|            v208_8|         array|
|v208_8_address1      |  out|   12|   ap_memory|            v208_8|         array|
|v208_8_ce1           |  out|    1|   ap_memory|            v208_8|         array|
|v208_8_we1           |  out|    1|   ap_memory|            v208_8|         array|
|v208_8_d1            |  out|   32|   ap_memory|            v208_8|         array|
|v208_9_address0      |  out|   12|   ap_memory|            v208_9|         array|
|v208_9_ce0           |  out|    1|   ap_memory|            v208_9|         array|
|v208_9_we0           |  out|    1|   ap_memory|            v208_9|         array|
|v208_9_d0            |  out|   32|   ap_memory|            v208_9|         array|
|v208_9_address1      |  out|   12|   ap_memory|            v208_9|         array|
|v208_9_ce1           |  out|    1|   ap_memory|            v208_9|         array|
|v208_9_we1           |  out|    1|   ap_memory|            v208_9|         array|
|v208_9_d1            |  out|   32|   ap_memory|            v208_9|         array|
|v208_10_address0     |  out|   12|   ap_memory|           v208_10|         array|
|v208_10_ce0          |  out|    1|   ap_memory|           v208_10|         array|
|v208_10_we0          |  out|    1|   ap_memory|           v208_10|         array|
|v208_10_d0           |  out|   32|   ap_memory|           v208_10|         array|
|v208_10_address1     |  out|   12|   ap_memory|           v208_10|         array|
|v208_10_ce1          |  out|    1|   ap_memory|           v208_10|         array|
|v208_10_we1          |  out|    1|   ap_memory|           v208_10|         array|
|v208_10_d1           |  out|   32|   ap_memory|           v208_10|         array|
|v208_11_address0     |  out|   12|   ap_memory|           v208_11|         array|
|v208_11_ce0          |  out|    1|   ap_memory|           v208_11|         array|
|v208_11_we0          |  out|    1|   ap_memory|           v208_11|         array|
|v208_11_d0           |  out|   32|   ap_memory|           v208_11|         array|
|v208_11_address1     |  out|   12|   ap_memory|           v208_11|         array|
|v208_11_ce1          |  out|    1|   ap_memory|           v208_11|         array|
|v208_11_we1          |  out|    1|   ap_memory|           v208_11|         array|
|v208_11_d1           |  out|   32|   ap_memory|           v208_11|         array|
+---------------------+-----+-----+------------+------------------+--------------+

