
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/module_7_segments.v ../design/module_bin_to_bcd.v ../design/module_booth.v ../design/module_col_shift_register.v ../design/module_debouncer.v ../design/module_FMS_input_control.v ../design/module_freq_divider.v ../design/module_operand_storage.v ../design/module_row_scanner.v ../design/module_top.v ; synth_gowin -top module_top -json demo.json' --

1. Executing Verilog-2005 frontend: ../design/module_7_segments.v
Parsing SystemVerilog input from `../design/module_7_segments.v' to AST representation.
Generating RTLIL representation for module `\module_7_segments'.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:52.5-78.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:81.5-97.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/module_bin_to_bcd.v
Parsing SystemVerilog input from `../design/module_bin_to_bcd.v' to AST representation.
Generating RTLIL representation for module `\bin_to_bcd'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/module_booth.v
Parsing SystemVerilog input from `../design/module_booth.v' to AST representation.
Generating RTLIL representation for module `\mult_with_no_fsm'.
../design/module_booth.v:41: Warning: Range [16:9] select out of bounds on signal `\shift': Setting 1 MSB bits to undef.
../design/module_booth.v:60: Warning: Range [16:9] select out of bounds on signal `\shift': Setting 1 MSB bits to undef.
../design/module_booth.v:60: Warning: Range [16:9] select out of bounds on signal `\shift': Setting 1 MSB bits to undef.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/module_col_shift_register.v
Parsing SystemVerilog input from `../design/module_col_shift_register.v' to AST representation.
Generating RTLIL representation for module `\col_shift_register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/module_debouncer.v
Parsing SystemVerilog input from `../design/module_debouncer.v' to AST representation.
Generating RTLIL representation for module `\debouncer'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/module_FMS_input_control.v
Parsing SystemVerilog input from `../design/module_FMS_input_control.v' to AST representation.
Generating RTLIL representation for module `\fsm_control'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/module_freq_divider.v
Parsing SystemVerilog input from `../design/module_freq_divider.v' to AST representation.
Generating RTLIL representation for module `\freq_divider'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/module_operand_storage.v
Parsing SystemVerilog input from `../design/module_operand_storage.v' to AST representation.
Generating RTLIL representation for module `\operand_storage'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/module_row_scanner.v
Parsing SystemVerilog input from `../design/module_row_scanner.v' to AST representation.
Generating RTLIL representation for module `\row_scanner'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../design/module_top.v
Parsing SystemVerilog input from `../design/module_top.v' to AST representation.
Generating RTLIL representation for module `\module_top'.
Successfully finished Verilog frontend.

11. Executing SYNTH_GOWIN pass.

11.1. Executing Verilog-2005 frontend: C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \mult_with_no_fsm
Used module:     \operand_storage
Used module:     \fsm_control
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider

11.2.2. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \mult_with_no_fsm
Used module:     \operand_storage
Used module:     \fsm_control
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider
Removed 0 unused modules.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$382'.
Cleaned up 1 empty switch.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$378 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$376 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$374 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$372 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$370 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$368 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$366 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$364 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$358 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$356 in module DFFC.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$354 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$352 in module DFFP.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$350 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$348 in module DFFR.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$346 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$344 in module DFFS.
Marked 1 switch rules as full_case in process $proc$../design/module_top.v:0$156 in module module_top.
Marked 6 switch rules as full_case in process $proc$../design/module_row_scanner.v:0$154 in module row_scanner.
Marked 4 switch rules as full_case in process $proc$../design/module_operand_storage.v:20$145 in module operand_storage.
Marked 2 switch rules as full_case in process $proc$../design/module_freq_divider.v:15$139 in module freq_divider.
Marked 5 switch rules as full_case in process $proc$../design/module_FMS_input_control.v:0$135 in module fsm_control.
Marked 3 switch rules as full_case in process $proc$../design/module_FMS_input_control.v:25$129 in module fsm_control.
Marked 3 switch rules as full_case in process $proc$../design/module_debouncer.v:11$124 in module debouncer.
Marked 1 switch rules as full_case in process $proc$../design/module_col_shift_register.v:9$120 in module col_shift_register.
Marked 2 switch rules as full_case in process $proc$../design/module_booth.v:48$117 in module mult_with_no_fsm.
Marked 1 switch rules as full_case in process $proc$../design/module_booth.v:0$113 in module mult_with_no_fsm.
Marked 1 switch rules as full_case in process $proc$../design/module_booth.v:25$109 in module mult_with_no_fsm.
Marked 48 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:7$12 in module bin_to_bcd.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:81$10 in module module_7_segments.
Removed 1 dead cases from process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:37$5 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:19$1 in module module_7_segments.
Removed a total of 1 dead cases.

11.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 15 redundant assignments.
Promoted 47 assignments to connections.

11.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$359'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$357'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$355'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$353'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$351'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$349'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$347'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$345'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$343'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$341'.
  Set init value: \Q = 1'0
Found init rule in `\freq_divider.$proc$../design/module_freq_divider.v:0$144'.
  Set init value: \slow_clk = 1'0

11.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$378'.
Found async reset \CLEAR in `\DFFNC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$376'.
Found async reset \PRESET in `\DFFNPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$374'.
Found async reset \PRESET in `\DFFNP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$372'.
Found async reset \CLEAR in `\DFFCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$358'.
Found async reset \CLEAR in `\DFFC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$356'.
Found async reset \PRESET in `\DFFPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$354'.
Found async reset \PRESET in `\DFFP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$352'.
Found async reset \rst in `\operand_storage.$proc$../design/module_operand_storage.v:20$145'.
Found async reset \rst in `\fsm_control.$proc$../design/module_FMS_input_control.v:25$129'.
Found async reset \rst in `\debouncer.$proc$../design/module_debouncer.v:11$124'.

11.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~104 debug messages>

11.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$382'.
Creating decoders for process `\DFFNCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
Creating decoders for process `\DFFNCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$378'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
Creating decoders for process `\DFFNC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$376'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
Creating decoders for process `\DFFNPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$374'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
Creating decoders for process `\DFFNP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$372'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
Creating decoders for process `\DFFNRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$370'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
Creating decoders for process `\DFFNR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$368'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
Creating decoders for process `\DFFNSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$366'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Creating decoders for process `\DFFNS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$364'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
Creating decoders for process `\DFFNE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$362'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
Creating decoders for process `\DFFN.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$360'.
Creating decoders for process `\DFFCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$359'.
Creating decoders for process `\DFFCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$358'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$357'.
Creating decoders for process `\DFFC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$356'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$355'.
Creating decoders for process `\DFFPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$354'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$353'.
Creating decoders for process `\DFFP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$352'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$351'.
Creating decoders for process `\DFFRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$350'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$349'.
Creating decoders for process `\DFFR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$348'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$347'.
Creating decoders for process `\DFFSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$346'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$345'.
Creating decoders for process `\DFFS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$344'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$343'.
Creating decoders for process `\DFFE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$342'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$341'.
Creating decoders for process `\DFF.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$340'.
Creating decoders for process `\module_top.$proc$../design/module_top.v:0$156'.
     1/1: $1\display_valor[15:0]
Creating decoders for process `\row_scanner.$proc$../design/module_row_scanner.v:0$154'.
     1/7: $1\key_pressed[0:0]
     2/7: $5\key_value[3:0]
     3/7: $4\key_value[3:0]
     4/7: $3\key_value[3:0]
     5/7: $2\key_value[3:0]
     6/7: $1\key_value[3:0]
     7/7: $1\is_sign_key[0:0]
Creating decoders for process `\operand_storage.$proc$../design/module_operand_storage.v:20$145'.
     1/7: $0\key_pressed_prev[0:0]
     2/7: $0\load_value[0:0]
     3/7: $0\temp_B[7:0]
     4/7: $0\temp_A[7:0]
     5/7: $0\temp_value[7:0]
     6/7: $0\B[7:0]
     7/7: $0\A[7:0]
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:0$144'.
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:15$139'.
     1/2: $0\clk_divider_counter[24:0]
     2/2: $0\slow_clk[0:0]
Creating decoders for process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$135'.
     1/9: $5\next_state[2:0]
     2/9: $4\next_state[2:0]
     3/9: $2\enable_sign[0:0]
     4/9: $3\next_state[2:0]
     5/9: $2\next_state[2:0]
     6/9: $1\next_state[2:0]
     7/9: $1\enable_sign[0:0]
     8/9: $1\enable_B[0:0]
     9/9: $1\enable_A[0:0]
Creating decoders for process `\fsm_control.$proc$../design/module_FMS_input_control.v:25$129'.
     1/5: $3\key_count[1:0]
     2/5: $2\key_count[1:0]
     3/5: $1\key_count[1:0]
     4/5: $0\key_pressed_prev[0:0]
     5/5: $0\current_state[2:0]
Creating decoders for process `\debouncer.$proc$../design/module_debouncer.v:11$124'.
     1/3: $0\noisy_signal_reg[0:0]
     2/3: $0\counter[31:0]
     3/3: $0\clean_signal[0:0]
Creating decoders for process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$120'.
     1/2: $0\column_index[1:0]
     2/2: $0\col_shift_reg[3:0]
Creating decoders for process `\mult_with_no_fsm.$proc$../design/module_booth.v:48$117'.
     1/3: $0\shift[15:0] [15:9]
     2/3: $0\shift[15:0] [8:1]
     3/3: $0\shift[15:0] [0]
Creating decoders for process `\mult_with_no_fsm.$proc$../design/module_booth.v:0$116'.
Creating decoders for process `\mult_with_no_fsm.$proc$../design/module_booth.v:0$113'.
     1/1: $1\adder_sub_out[7:0]
Creating decoders for process `\mult_with_no_fsm.$proc$../design/module_booth.v:25$109'.
     1/1: $0\M[7:0]
Creating decoders for process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
     1/48: $48\bcd[15:12]
     2/48: $47\bcd[11:8]
     3/48: $46\bcd[7:4]
     4/48: $45\bcd[3:0]
     5/48: $44\bcd[15:12]
     6/48: $43\bcd[11:8]
     7/48: $42\bcd[7:4]
     8/48: $41\bcd[3:0]
     9/48: $40\bcd[15:12]
    10/48: $39\bcd[11:8]
    11/48: $38\bcd[7:4]
    12/48: $37\bcd[3:0]
    13/48: $36\bcd[15:12]
    14/48: $35\bcd[11:8]
    15/48: $34\bcd[7:4]
    16/48: $33\bcd[3:0]
    17/48: $32\bcd[15:12]
    18/48: $31\bcd[11:8]
    19/48: $30\bcd[7:4]
    20/48: $29\bcd[3:0]
    21/48: $28\bcd[15:12]
    22/48: $27\bcd[11:8]
    23/48: $26\bcd[7:4]
    24/48: $25\bcd[3:0]
    25/48: $24\bcd[15:12]
    26/48: $23\bcd[11:8]
    27/48: $22\bcd[7:4]
    28/48: $21\bcd[3:0]
    29/48: $20\bcd[15:12]
    30/48: $19\bcd[11:8]
    31/48: $18\bcd[7:4]
    32/48: $17\bcd[3:0]
    33/48: $16\bcd[15:12]
    34/48: $15\bcd[11:8]
    35/48: $14\bcd[7:4]
    36/48: $13\bcd[3:0]
    37/48: $12\bcd[15:12]
    38/48: $11\bcd[11:8]
    39/48: $10\bcd[7:4]
    40/48: $9\bcd[3:0]
    41/48: $8\bcd[15:12]
    42/48: $7\bcd[11:8]
    43/48: $6\bcd[7:4]
    44/48: $5\bcd[3:0]
    45/48: $4\bcd[15:12]
    46/48: $3\bcd[11:8]
    47/48: $2\bcd[7:4]
    48/48: $1\bcd[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
     1/1: $1\catodo_o[6:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
     1/2: $1\digito_o[3:0]
     2/2: $1\anodo_o[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
     1/1: $0\contador_digitos[1:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
     1/2: $0\en_conmutador[0:0]
     2/2: $0\cuenta_salida[14:0]

11.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\module_top.\display_valor' from process `\module_top.$proc$../design/module_top.v:0$156'.
No latch inferred for signal `\row_scanner.\key_pressed' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$154'.
No latch inferred for signal `\row_scanner.\is_sign_key' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$154'.
No latch inferred for signal `\row_scanner.\key_value' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$154'.
No latch inferred for signal `\fsm_control.\enable_A' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$135'.
No latch inferred for signal `\fsm_control.\enable_B' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$135'.
No latch inferred for signal `\fsm_control.\enable_sign' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$135'.
No latch inferred for signal `\fsm_control.\next_state' from process `\fsm_control.$proc$../design/module_FMS_input_control.v:0$135'.
No latch inferred for signal `\mult_with_no_fsm.\Y' from process `\mult_with_no_fsm.$proc$../design/module_booth.v:0$116'.
No latch inferred for signal `\mult_with_no_fsm.\Q_LSB' from process `\mult_with_no_fsm.$proc$../design/module_booth.v:0$116'.
No latch inferred for signal `\mult_with_no_fsm.\HQ' from process `\mult_with_no_fsm.$proc$../design/module_booth.v:0$116'.
No latch inferred for signal `\mult_with_no_fsm.\LQ' from process `\mult_with_no_fsm.$proc$../design/module_booth.v:0$116'.
No latch inferred for signal `\mult_with_no_fsm.\Q_1' from process `\mult_with_no_fsm.$proc$../design/module_booth.v:0$116'.
No latch inferred for signal `\mult_with_no_fsm.\adder_sub_out' from process `\mult_with_no_fsm.$proc$../design/module_booth.v:0$113'.
No latch inferred for signal `\bin_to_bcd.\bcd' from process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
No latch inferred for signal `\bin_to_bcd.\i' from process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
No latch inferred for signal `\module_7_segments.\catodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
No latch inferred for signal `\module_7_segments.\anodo_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
No latch inferred for signal `\module_7_segments.\digito_o' from process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.

11.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$382'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$382'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$378'.
  created $adff cell `$procdff$894' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$376'.
  created $adff cell `$procdff$895' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$374'.
  created $adff cell `$procdff$896' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$372'.
  created $adff cell `$procdff$897' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$370'.
  created $dff cell `$procdff$898' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$368'.
  created $dff cell `$procdff$899' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$366'.
  created $dff cell `$procdff$900' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$364'.
  created $dff cell `$procdff$901' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$362'.
  created $dff cell `$procdff$902' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$360'.
  created $dff cell `$procdff$903' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$358'.
  created $adff cell `$procdff$904' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$356'.
  created $adff cell `$procdff$905' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$354'.
  created $adff cell `$procdff$906' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$352'.
  created $adff cell `$procdff$907' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$350'.
  created $dff cell `$procdff$908' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$348'.
  created $dff cell `$procdff$909' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$346'.
  created $dff cell `$procdff$910' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$344'.
  created $dff cell `$procdff$911' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$342'.
  created $dff cell `$procdff$912' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$340'.
  created $dff cell `$procdff$913' with positive edge clock.
Creating register for signal `\operand_storage.\A' using process `\operand_storage.$proc$../design/module_operand_storage.v:20$145'.
  created $adff cell `$procdff$914' with positive edge clock and negative level reset.
Creating register for signal `\operand_storage.\B' using process `\operand_storage.$proc$../design/module_operand_storage.v:20$145'.
  created $adff cell `$procdff$915' with positive edge clock and negative level reset.
Creating register for signal `\operand_storage.\key_pressed_prev' using process `\operand_storage.$proc$../design/module_operand_storage.v:20$145'.
  created $adff cell `$procdff$916' with positive edge clock and negative level reset.
Creating register for signal `\operand_storage.\temp_value' using process `\operand_storage.$proc$../design/module_operand_storage.v:20$145'.
  created $adff cell `$procdff$917' with positive edge clock and negative level reset.
Creating register for signal `\operand_storage.\temp_A' using process `\operand_storage.$proc$../design/module_operand_storage.v:20$145'.
  created $adff cell `$procdff$918' with positive edge clock and negative level reset.
Creating register for signal `\operand_storage.\temp_B' using process `\operand_storage.$proc$../design/module_operand_storage.v:20$145'.
  created $adff cell `$procdff$919' with positive edge clock and negative level reset.
Creating register for signal `\operand_storage.\load_value' using process `\operand_storage.$proc$../design/module_operand_storage.v:20$145'.
  created $adff cell `$procdff$920' with positive edge clock and negative level reset.
Creating register for signal `\freq_divider.\slow_clk' using process `\freq_divider.$proc$../design/module_freq_divider.v:15$139'.
  created $dff cell `$procdff$921' with positive edge clock.
Creating register for signal `\freq_divider.\clk_divider_counter' using process `\freq_divider.$proc$../design/module_freq_divider.v:15$139'.
  created $dff cell `$procdff$922' with positive edge clock.
Creating register for signal `\fsm_control.\current_state' using process `\fsm_control.$proc$../design/module_FMS_input_control.v:25$129'.
  created $adff cell `$procdff$923' with positive edge clock and negative level reset.
Creating register for signal `\fsm_control.\key_pressed_prev' using process `\fsm_control.$proc$../design/module_FMS_input_control.v:25$129'.
  created $adff cell `$procdff$924' with positive edge clock and negative level reset.
Creating register for signal `\fsm_control.\key_count' using process `\fsm_control.$proc$../design/module_FMS_input_control.v:25$129'.
  created $adff cell `$procdff$925' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\clean_signal' using process `\debouncer.$proc$../design/module_debouncer.v:11$124'.
  created $adff cell `$procdff$926' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\counter' using process `\debouncer.$proc$../design/module_debouncer.v:11$124'.
  created $adff cell `$procdff$927' with positive edge clock and negative level reset.
Creating register for signal `\debouncer.\noisy_signal_reg' using process `\debouncer.$proc$../design/module_debouncer.v:11$124'.
  created $adff cell `$procdff$928' with positive edge clock and negative level reset.
Creating register for signal `\col_shift_register.\col_shift_reg' using process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$120'.
  created $dff cell `$procdff$929' with positive edge clock.
Creating register for signal `\col_shift_register.\column_index' using process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$120'.
  created $dff cell `$procdff$930' with positive edge clock.
Creating register for signal `\mult_with_no_fsm.\shift' using process `\mult_with_no_fsm.$proc$../design/module_booth.v:48$117'.
  created $dff cell `$procdff$931' with positive edge clock.
Creating register for signal `\mult_with_no_fsm.\M' using process `\mult_with_no_fsm.$proc$../design/module_booth.v:25$109'.
  created $dff cell `$procdff$932' with positive edge clock.
Creating register for signal `\module_7_segments.\contador_digitos' using process `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
  created $dff cell `$procdff$933' with positive edge clock.
Creating register for signal `\module_7_segments.\cuenta_salida' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
  created $dff cell `$procdff$934' with positive edge clock.
Creating register for signal `\module_7_segments.\en_conmutador' using process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
  created $dff cell `$procdff$935' with positive edge clock.

11.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$382'.
Removing empty process `DFFNCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$378'.
Removing empty process `DFFNCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$378'.
Removing empty process `DFFNC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
Removing empty process `DFFNC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$376'.
Removing empty process `DFFNPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$374'.
Removing empty process `DFFNPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$374'.
Removing empty process `DFFNP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
Removing empty process `DFFNP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$372'.
Removing empty process `DFFNRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$370'.
Removing empty process `DFFNRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$370'.
Removing empty process `DFFNR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$368'.
Removing empty process `DFFNR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$368'.
Removing empty process `DFFNSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$366'.
Removing empty process `DFFNSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$366'.
Removing empty process `DFFNS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$364'.
Removing empty process `DFFNS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$364'.
Removing empty process `DFFNE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$362'.
Removing empty process `DFFNE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$362'.
Removing empty process `DFFN.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$361'.
Removing empty process `DFFN.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$360'.
Removing empty process `DFFCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$359'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$358'.
Removing empty process `DFFCE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$358'.
Removing empty process `DFFC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$357'.
Removing empty process `DFFC.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$356'.
Removing empty process `DFFPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$355'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$354'.
Removing empty process `DFFPE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$354'.
Removing empty process `DFFP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$353'.
Removing empty process `DFFP.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$352'.
Removing empty process `DFFRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$351'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$350'.
Removing empty process `DFFRE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$350'.
Removing empty process `DFFR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$349'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$348'.
Removing empty process `DFFR.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$348'.
Removing empty process `DFFSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$347'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$346'.
Removing empty process `DFFSE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$346'.
Removing empty process `DFFS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$345'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$344'.
Removing empty process `DFFS.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$344'.
Removing empty process `DFFE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$343'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$342'.
Removing empty process `DFFE.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$342'.
Removing empty process `DFF.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$341'.
Removing empty process `DFF.$proc$C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$340'.
Found and cleaned up 1 empty switch in `\module_top.$proc$../design/module_top.v:0$156'.
Removing empty process `module_top.$proc$../design/module_top.v:0$156'.
Found and cleaned up 6 empty switches in `\row_scanner.$proc$../design/module_row_scanner.v:0$154'.
Removing empty process `row_scanner.$proc$../design/module_row_scanner.v:0$154'.
Found and cleaned up 6 empty switches in `\operand_storage.$proc$../design/module_operand_storage.v:20$145'.
Removing empty process `operand_storage.$proc$../design/module_operand_storage.v:20$145'.
Removing empty process `freq_divider.$proc$../design/module_freq_divider.v:0$144'.
Found and cleaned up 2 empty switches in `\freq_divider.$proc$../design/module_freq_divider.v:15$139'.
Removing empty process `freq_divider.$proc$../design/module_freq_divider.v:15$139'.
Found and cleaned up 5 empty switches in `\fsm_control.$proc$../design/module_FMS_input_control.v:0$135'.
Removing empty process `fsm_control.$proc$../design/module_FMS_input_control.v:0$135'.
Found and cleaned up 2 empty switches in `\fsm_control.$proc$../design/module_FMS_input_control.v:25$129'.
Removing empty process `fsm_control.$proc$../design/module_FMS_input_control.v:25$129'.
Found and cleaned up 2 empty switches in `\debouncer.$proc$../design/module_debouncer.v:11$124'.
Removing empty process `debouncer.$proc$../design/module_debouncer.v:11$124'.
Found and cleaned up 2 empty switches in `\col_shift_register.$proc$../design/module_col_shift_register.v:9$120'.
Removing empty process `col_shift_register.$proc$../design/module_col_shift_register.v:9$120'.
Found and cleaned up 4 empty switches in `\mult_with_no_fsm.$proc$../design/module_booth.v:48$117'.
Removing empty process `mult_with_no_fsm.$proc$../design/module_booth.v:48$117'.
Removing empty process `mult_with_no_fsm.$proc$../design/module_booth.v:0$116'.
Found and cleaned up 1 empty switch in `\mult_with_no_fsm.$proc$../design/module_booth.v:0$113'.
Removing empty process `mult_with_no_fsm.$proc$../design/module_booth.v:0$113'.
Found and cleaned up 2 empty switches in `\mult_with_no_fsm.$proc$../design/module_booth.v:25$109'.
Removing empty process `mult_with_no_fsm.$proc$../design/module_booth.v:25$109'.
Found and cleaned up 48 empty switches in `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
Removing empty process `bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:81$10'.
Found and cleaned up 1 empty switch in `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:52$9'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:37$5'.
Found and cleaned up 2 empty switches in `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
Removing empty process `module_7_segments.$proc$../design/module_7_segments.v:19$1'.
Cleaned up 105 empty switches.

11.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
Optimizing module row_scanner.
<suppressed ~1 debug messages>
Optimizing module operand_storage.
<suppressed ~4 debug messages>
Optimizing module freq_divider.
<suppressed ~2 debug messages>
Optimizing module fsm_control.
<suppressed ~5 debug messages>
Optimizing module debouncer.
Optimizing module col_shift_register.
<suppressed ~4 debug messages>
Optimizing module mult_with_no_fsm.
<suppressed ~8 debug messages>
Optimizing module bin_to_bcd.
<suppressed ~30 debug messages>
Optimizing module module_7_segments.
<suppressed ~7 debug messages>

11.4. Executing FLATTEN pass (flatten design).
Deleting now unused module row_scanner.
Deleting now unused module operand_storage.
Deleting now unused module freq_divider.
Deleting now unused module fsm_control.
Deleting now unused module debouncer.
Deleting now unused module col_shift_register.
Deleting now unused module mult_with_no_fsm.
Deleting now unused module bin_to_bcd.
Deleting now unused module module_7_segments.
<suppressed ~12 debug messages>

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing SYNTH pass.

11.7.1. Executing PROC pass (convert processes to netlists).

11.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

11.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

11.7.1.4. Executing PROC_INIT pass (extract init attributes).

11.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

11.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

11.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

11.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

11.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 30 unused cells and 341 unused wires.
<suppressed ~45 debug messages>

11.7.4. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Warning: Wire module_top.\ready_operandos is used but has no driver.
Warning: Wire module_top.\mult_inst.load_B is used but has no driver.
Warning: Wire module_top.\mult_inst.shift_HQ_LQ_Q_1 is used but has no driver.
Warning: Wire module_top.\mult_inst.load_add is used but has no driver.
Found and reported 4 problems.

11.7.5. Executing OPT pass (performing simple optimizations).

11.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

11.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$596.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$604.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$612.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$621.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$631.
    dead port 2/2 on $mux $flatten\fsm_input_inst.$procmux$659.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$487.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$497.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$508.
    dead port 2/2 on $mux $flatten\scanner_inst.$procmux$520.
Removed 10 multiplexer ports.
<suppressed ~71 debug messages>

11.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

11.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 38 unused wires.
<suppressed ~1 debug messages>

11.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

11.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~71 debug messages>

11.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

11.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.5.16. Finished OPT passes. (There is nothing left to do.)

11.7.6. Executing FSM pass (extract and optimize FSM).

11.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking module_top.fsm_input_inst.current_state as FSM state register:
    Circuit seems to be self-resetting.

11.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

11.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

11.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

11.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

11.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

11.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

11.7.7. Executing OPT pass (performing simple optimizations).

11.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~71 debug messages>

11.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\storage_inst.$procdff$920 ($adff) from module module_top (D = $flatten\storage_inst.$0\load_value[0:0], Q = \storage_inst.load_value).
Adding EN signal on $flatten\storage_inst.$procdff$919 ($adff) from module module_top (D = \storage_inst.temp_value, Q = \storage_inst.temp_B).
Adding EN signal on $flatten\storage_inst.$procdff$915 ($adff) from module module_top (D = \storage_inst.temp_B, Q = \storage_inst.B).
Adding SRST signal on $flatten\registro_inst.$procdff$929 ($dff) from module module_top (D = $flatten\registro_inst.$procmux$684_Y, Q = \registro_inst.col_shift_reg, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$953 ($sdff) from module module_top (D = { \registro_inst.col_shift_reg [2:0] \registro_inst.col_shift_reg [3] }, Q = \registro_inst.col_shift_reg).
Adding SRST signal on $flatten\mult_inst.$procdff$931 ($dff) from module module_top (D = { $flatten\mult_inst.$procmux$692_Y $flatten\mult_inst.$procmux$700_Y $flatten\mult_inst.$procmux$708_Y }, Q = \mult_inst.shift, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$955 ($sdff) from module module_top (D = 1'x, Q = \mult_inst.shift [15]).
Adding EN signal on $auto$ff.cc:266:slice$955 ($sdff) from module module_top (D = $flatten\mult_inst.$procmux$692_Y [5:0], Q = \mult_inst.shift [14:9]).
Adding EN signal on $auto$ff.cc:266:slice$955 ($sdff) from module module_top (D = { $flatten\mult_inst.$procmux$700_Y $flatten\mult_inst.$procmux$708_Y }, Q = \mult_inst.shift [8:0]).
Adding EN signal on $flatten\fsm_input_inst.$procdff$925 ($adff) from module module_top (D = $flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:38$134_Y [1:0], Q = \fsm_input_inst.key_count).
Adding EN signal on $flatten\fsm_input_inst.$procdff$923 ($adff) from module module_top (D = \fsm_input_inst.next_state, Q = \fsm_input_inst.current_state).
Adding SRST signal on $flatten\divisor_inst.$procdff$922 ($dff) from module module_top (D = $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143_Y [24:0], Q = \divisor_inst.clk_divider_counter, rval = 25'0000000000000000000000000).
Adding SRST signal on $flatten\divisor_inst.$procdff$921 ($dff) from module module_top (D = $flatten\divisor_inst.$procmux$586_Y, Q = \divisor_inst.slow_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$988 ($sdff) from module module_top (D = $flatten\divisor_inst.$not$../design/module_freq_divider.v:22$142_Y, Q = \divisor_inst.slow_clk).
Adding SRST signal on $flatten\display_inst.$procdff$935 ($dff) from module module_top (D = $flatten\display_inst.$procmux$883_Y, Q = \display_inst.en_conmutador, rval = 1'0).
Adding SRST signal on $flatten\display_inst.$procdff$934 ($dff) from module module_top (D = $flatten\display_inst.$sub$../design/module_7_segments.v:30$4_Y, Q = \display_inst.cuenta_salida, rval = 15'110100101110111).
Adding SRST signal on $flatten\display_inst.$procdff$933 ($dff) from module module_top (D = $flatten\display_inst.$procmux$877_Y, Q = \display_inst.contador_digitos, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$996 ($sdff) from module module_top (D = $flatten\display_inst.$add$../design/module_7_segments.v:43$8_Y, Q = \display_inst.contador_digitos).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$928 ($adff) from module module_top (D = \row_in [3], Q = \debouncer_loop[3].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$927 ($adff) from module module_top (D = $flatten\debouncer_loop[3].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[3].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[3].debounce_inst.$procdff$926 ($adff) from module module_top (D = \row_in [3], Q = \debouncer_loop[3].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$928 ($adff) from module module_top (D = \row_in [2], Q = \debouncer_loop[2].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$927 ($adff) from module module_top (D = $flatten\debouncer_loop[2].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[2].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[2].debounce_inst.$procdff$926 ($adff) from module module_top (D = \row_in [2], Q = \debouncer_loop[2].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$928 ($adff) from module module_top (D = \row_in [1], Q = \debouncer_loop[1].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$927 ($adff) from module module_top (D = $flatten\debouncer_loop[1].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[1].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[1].debounce_inst.$procdff$926 ($adff) from module module_top (D = \row_in [1], Q = \debouncer_loop[1].debounce_inst.clean_signal).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$928 ($adff) from module module_top (D = \row_in [0], Q = \debouncer_loop[0].debounce_inst.noisy_signal_reg).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$927 ($adff) from module module_top (D = $flatten\debouncer_loop[0].debounce_inst.$0\counter[31:0], Q = \debouncer_loop[0].debounce_inst.counter).
Adding EN signal on $flatten\debouncer_loop[0].debounce_inst.$procdff$926 ($adff) from module module_top (D = \row_in [0], Q = \debouncer_loop[0].debounce_inst.clean_signal).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$956 ($sdffe) from module module_top.

11.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 38 unused cells and 36 unused wires.
<suppressed ~39 debug messages>

11.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~7 debug messages>

11.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

11.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

11.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

11.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

11.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

11.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.7.16. Rerunning OPT passes. (Maybe there is more to do..)

11.7.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

11.7.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.7.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.7.7.20. Executing OPT_DFF pass (perform DFF optimizations).

11.7.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.7.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.7.23. Finished OPT passes. (There is nothing left to do.)

11.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port module_top.$flatten\display_inst.$auto$mem.cc:319:emit$429 ($flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$976 ($ne).
Removed top 10 bits (of 25) from port B of cell module_top.$flatten\divisor_inst.$eq$../design/module_freq_divider.v:21$141 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143 ($add).
Removed top 7 bits (of 32) from port Y of cell module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143 ($add).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$978 ($ne).
Removed top 1 bits (of 2) from port B of cell module_top.$auto$opt_dff.cc:195:make_patterns_logic$974 ($ne).
Removed top 4 bits (of 16) from mux cell module_top.$procmux$475 ($mux).
Removed top 3 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$521_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\scanner_inst.$procmux$516 ($pmux).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$509_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$498_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$485_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\scanner_inst.$procmux$484_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell module_top.$flatten\fsm_input_inst.$procmux$622_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell module_top.$flatten\fsm_input_inst.$procmux$605_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell module_top.$flatten\fsm_input_inst.$procmux$597_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell module_top.$flatten\fsm_input_inst.$eq$../design/module_FMS_input_control.v:56$136 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:38$134 ($add).
Removed top 30 bits (of 32) from port Y of cell module_top.$flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:38$134 ($add).
Removed top 1 bits (of 7) from mux cell module_top.$flatten\mult_inst.$procmux$692 ($mux).
Removed cell module_top.$flatten\mult_inst.$procmux$689 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$770 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$758 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$746 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$734 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$722 ($mux).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$75 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$67 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$65 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$59 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$57 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$55 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53 ($ge).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$49 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$47 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$45 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$782 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$39 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$37 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$794 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31 ($ge).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30 ($add).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$29 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$821 ($mux).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
Removed top 2 bits (of 4) from port B of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
Removed top 3 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21 ($ge).
Removed top 29 bits (of 32) from port B of cell module_top.$flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21 ($ge).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$806 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$851 ($mux).
Removed top 1 bits (of 4) from mux cell module_top.$flatten\converter_inst.$procmux$836 ($mux).
Removed top 1 bits (of 2) from port B of cell module_top.$flatten\display_inst.$procmux$869_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$128 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$127 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$128 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$127 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$128 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$127 ($lt).
Removed top 31 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$128 ($add).
Removed top 17 bits (of 32) from port B of cell module_top.$flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$127 ($lt).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
Removed top 1 bits (of 4) from port Y of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
Removed top 1 bits (of 4) from port A of cell module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$10\bcd[7:4].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$15\bcd[11:8].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$20\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$24\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$28\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$32\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$36\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$40\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$44\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$48\bcd[15:12].
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$5\bcd[3:0].
Removed top 2 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32_Y.
Removed top 2 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108_Y.
Removed top 2 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92_Y.
Removed top 7 bits (of 32) from wire module_top.$flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143_Y.
Removed top 30 bits (of 32) from wire module_top.$flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:38$134_Y.
Removed top 1 bits (of 7) from wire module_top.$flatten\mult_inst.$procmux$692_Y.
Removed top 1 bits (of 4) from wire module_top.$flatten\scanner_inst.$2\key_value[3:0].
Removed top 2 bits (of 16) from wire module_top.Y.

11.7.9. Executing PEEPOPT pass (run peephole optimizers).

11.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

11.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module module_top:
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84 ($add).
  creating $macc model for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92 ($add).
  creating $macc model for $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$128 ($add).
  creating $macc model for $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$128 ($add).
  creating $macc model for $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$128 ($add).
  creating $macc model for $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$128 ($add).
  creating $macc model for $flatten\display_inst.$add$../design/module_7_segments.v:43$8 ($add).
  creating $macc model for $flatten\display_inst.$sub$../design/module_7_segments.v:30$4 ($sub).
  creating $macc model for $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143 ($add).
  creating $macc model for $flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:38$134 ($add).
  creating $macc model for $flatten\storage_inst.$add$../design/module_operand_storage.v:37$152 ($add).
  creating $macc model for $flatten\storage_inst.$add$../design/module_operand_storage.v:37$153 ($add).
  merging $macc model for $flatten\storage_inst.$add$../design/module_operand_storage.v:37$152 into $flatten\storage_inst.$add$../design/module_operand_storage.v:37$153.
  creating $alu model for $macc $flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:38$134.
  creating $alu model for $macc $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143.
  creating $alu model for $macc $flatten\display_inst.$sub$../design/module_7_segments.v:30$4.
  creating $alu model for $macc $flatten\display_inst.$add$../design/module_7_segments.v:43$8.
  creating $alu model for $macc $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$128.
  creating $alu model for $macc $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$128.
  creating $alu model for $macc $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$128.
  creating $alu model for $macc $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$128.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22.
  creating $alu model for $macc $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102.
  creating $macc cell for $flatten\storage_inst.$add$../design/module_operand_storage.v:37$153: $auto$alumacc.cc:365:replace_macc$1069
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$29 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$37 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$45 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$39 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$47 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$55 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41 ($ge): merged with $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31.
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$49 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$57 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$65 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51 ($ge): merged with $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31.
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$59 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$67 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$75 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91 ($ge): new $alu
  creating $alu model for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99 ($ge): new $alu
  creating $alu model for $flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$127 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$127 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$127 ($lt): new $alu
  creating $alu model for $flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$127 ($lt): new $alu
  creating $alu cell for $flatten\debouncer_loop[3].debounce_inst.$lt$../design/module_debouncer.v:24$127: $auto$alumacc.cc:485:replace_alu$1110
  creating $alu cell for $flatten\debouncer_loop[2].debounce_inst.$lt$../design/module_debouncer.v:24$127: $auto$alumacc.cc:485:replace_alu$1121
  creating $alu cell for $flatten\debouncer_loop[1].debounce_inst.$lt$../design/module_debouncer.v:24$127: $auto$alumacc.cc:485:replace_alu$1132
  creating $alu cell for $flatten\debouncer_loop[0].debounce_inst.$lt$../design/module_debouncer.v:24$127: $auto$alumacc.cc:485:replace_alu$1143
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$99: $auto$alumacc.cc:485:replace_alu$1154
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$91: $auto$alumacc.cc:485:replace_alu$1163
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$83: $auto$alumacc.cc:485:replace_alu$1172
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$75: $auto$alumacc.cc:485:replace_alu$1181
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$67: $auto$alumacc.cc:485:replace_alu$1190
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$59: $auto$alumacc.cc:485:replace_alu$1199
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$107: $auto$alumacc.cc:485:replace_alu$1208
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$97: $auto$alumacc.cc:485:replace_alu$1217
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$89: $auto$alumacc.cc:485:replace_alu$1226
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$81: $auto$alumacc.cc:485:replace_alu$1235
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$73: $auto$alumacc.cc:485:replace_alu$1244
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$65: $auto$alumacc.cc:485:replace_alu$1253
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$57: $auto$alumacc.cc:485:replace_alu$1262
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$49: $auto$alumacc.cc:485:replace_alu$1271
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$105: $auto$alumacc.cc:485:replace_alu$1280
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$95: $auto$alumacc.cc:485:replace_alu$1289
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$87: $auto$alumacc.cc:485:replace_alu$1298
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$79: $auto$alumacc.cc:485:replace_alu$1307
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$71: $auto$alumacc.cc:485:replace_alu$1316
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$63: $auto$alumacc.cc:485:replace_alu$1325
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$55: $auto$alumacc.cc:485:replace_alu$1334
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$47: $auto$alumacc.cc:485:replace_alu$1343
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$39: $auto$alumacc.cc:485:replace_alu$1352
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$31, $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:18$41, $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:20$51: $auto$alumacc.cc:485:replace_alu$1361
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:16$103: $auto$alumacc.cc:485:replace_alu$1378
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$93: $auto$alumacc.cc:485:replace_alu$1387
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$85: $auto$alumacc.cc:485:replace_alu$1396
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$77: $auto$alumacc.cc:485:replace_alu$1405
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$69: $auto$alumacc.cc:485:replace_alu$1414
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$61: $auto$alumacc.cc:485:replace_alu$1423
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$53: $auto$alumacc.cc:485:replace_alu$1432
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$45: $auto$alumacc.cc:485:replace_alu$1441
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$37: $auto$alumacc.cc:485:replace_alu$1450
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$29: $auto$alumacc.cc:485:replace_alu$1459
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$21: $auto$alumacc.cc:485:replace_alu$1468
  creating $alu cell for $flatten\converter_inst.$ge$../design/module_bin_to_bcd.v:14$101: $auto$alumacc.cc:485:replace_alu$1481
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$102: $auto$alumacc.cc:485:replace_alu$1490
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$22: $auto$alumacc.cc:485:replace_alu$1493
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$30: $auto$alumacc.cc:485:replace_alu$1496
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$38: $auto$alumacc.cc:485:replace_alu$1499
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$46: $auto$alumacc.cc:485:replace_alu$1502
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$54: $auto$alumacc.cc:485:replace_alu$1505
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62: $auto$alumacc.cc:485:replace_alu$1508
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$70: $auto$alumacc.cc:485:replace_alu$1511
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$78: $auto$alumacc.cc:485:replace_alu$1514
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$86: $auto$alumacc.cc:485:replace_alu$1517
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$94: $auto$alumacc.cc:485:replace_alu$1520
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$104: $auto$alumacc.cc:485:replace_alu$1523
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$40: $auto$alumacc.cc:485:replace_alu$1526
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$48: $auto$alumacc.cc:485:replace_alu$1529
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$56: $auto$alumacc.cc:485:replace_alu$1532
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$64: $auto$alumacc.cc:485:replace_alu$1535
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$72: $auto$alumacc.cc:485:replace_alu$1538
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80: $auto$alumacc.cc:485:replace_alu$1541
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88: $auto$alumacc.cc:485:replace_alu$1544
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$96: $auto$alumacc.cc:485:replace_alu$1547
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106: $auto$alumacc.cc:485:replace_alu$1550
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$50: $auto$alumacc.cc:485:replace_alu$1553
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$58: $auto$alumacc.cc:485:replace_alu$1556
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$66: $auto$alumacc.cc:485:replace_alu$1559
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$74: $auto$alumacc.cc:485:replace_alu$1562
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$82: $auto$alumacc.cc:485:replace_alu$1565
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$90: $auto$alumacc.cc:485:replace_alu$1568
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98: $auto$alumacc.cc:485:replace_alu$1571
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$100: $auto$alumacc.cc:485:replace_alu$1574
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$108: $auto$alumacc.cc:485:replace_alu$1577
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$32: $auto$alumacc.cc:485:replace_alu$1580
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$42: $auto$alumacc.cc:485:replace_alu$1583
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$52: $auto$alumacc.cc:485:replace_alu$1586
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$60: $auto$alumacc.cc:485:replace_alu$1589
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$68: $auto$alumacc.cc:485:replace_alu$1592
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$76: $auto$alumacc.cc:485:replace_alu$1595
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$84: $auto$alumacc.cc:485:replace_alu$1598
  creating $alu cell for $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:21$92: $auto$alumacc.cc:485:replace_alu$1601
  creating $alu cell for $flatten\debouncer_loop[0].debounce_inst.$add$../design/module_debouncer.v:25$128: $auto$alumacc.cc:485:replace_alu$1604
  creating $alu cell for $flatten\debouncer_loop[1].debounce_inst.$add$../design/module_debouncer.v:25$128: $auto$alumacc.cc:485:replace_alu$1607
  creating $alu cell for $flatten\debouncer_loop[2].debounce_inst.$add$../design/module_debouncer.v:25$128: $auto$alumacc.cc:485:replace_alu$1610
  creating $alu cell for $flatten\debouncer_loop[3].debounce_inst.$add$../design/module_debouncer.v:25$128: $auto$alumacc.cc:485:replace_alu$1613
  creating $alu cell for $flatten\display_inst.$add$../design/module_7_segments.v:43$8: $auto$alumacc.cc:485:replace_alu$1616
  creating $alu cell for $flatten\display_inst.$sub$../design/module_7_segments.v:30$4: $auto$alumacc.cc:485:replace_alu$1619
  creating $alu cell for $flatten\divisor_inst.$add$../design/module_freq_divider.v:25$143: $auto$alumacc.cc:485:replace_alu$1622
  creating $alu cell for $flatten\fsm_input_inst.$add$../design/module_FMS_input_control.v:38$134: $auto$alumacc.cc:485:replace_alu$1625
  created 86 $alu and 1 $macc cells.

11.7.12. Executing SHARE pass (SAT-based resource sharing).

11.7.13. Executing OPT pass (performing simple optimizations).

11.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~14 debug messages>

11.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

11.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

11.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

11.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

11.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 1 unused cells and 60 unused wires.
<suppressed ~2 debug messages>

11.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

11.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~53 debug messages>

11.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

11.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.7.13.16. Finished OPT passes. (There is nothing left to do.)

11.7.14. Executing MEMORY pass.

11.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427'[0] in module `\module_top': no output FF found.
Checking read port address `$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427'[0] in module `\module_top': no address FF found.

11.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory module_top.$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427
<suppressed ~6 debug messages>

11.9. Executing TECHMAP pass (map to technology primitives).

11.9.1. Executing Verilog-2005 frontend: C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

11.9.2. Executing Verilog-2005 frontend: C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

11.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~527 debug messages>

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~10 debug messages>
Removed a total of 2 cells.

11.10.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:266:slice$964 ($sdffe) from module module_top (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$961 ($sdffe) from module module_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$961 ($dffe) from module module_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$961 ($dffe) from module module_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$961 ($dffe) from module module_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$961 ($dffe) from module module_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$961 ($dffe) from module module_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$961 ($dffe) from module module_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$964 ($dffe) from module module_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$964 ($dffe) from module module_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$964 ($dffe) from module module_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$964 ($dffe) from module module_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$964 ($dffe) from module module_top.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$964 ($dffe) from module module_top.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$964 ($dffe) from module module_top.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$964 ($dffe) from module module_top.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$964 ($dffe) from module module_top.

11.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 28 unused cells and 420 unused wires.
<suppressed ~33 debug messages>

11.10.5. Rerunning OPT passes. (Removed registers in this run.)

11.10.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~1 debug messages>

11.10.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.10.8. Executing OPT_DFF pass (perform DFF optimizations).

11.10.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.10.10. Finished fast OPT passes.

11.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427 in module \module_top:
  created 16 $dff cells and 0 static cells of width 7.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~4 debug messages>

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][3][2]$2166:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2152
      New ports: A=2'01, B=2'10, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2152 [1:0]
      New connections: $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2152 [6:2] = { 3'001 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2152 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][3][1]$2163:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2150
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2150 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2150 [2] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2150 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2150 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2150 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][3][0]$2160:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2149
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2149 [0]
      New connections: $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2149 [6:1] = { 1'1 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2149 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2149 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2149 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][3][3]$2169:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153 [1] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153 [6:4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153 [2] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153 [0] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153 [3] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$737:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$1227 [0] $auto$alumacc.cc:501:replace_alu$1218 [0] }, B={ 1'0 $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98_Y [2:0] }, Y={ \display_inst.bcd_i [13] $flatten\converter_inst.$43\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1227 [0] $auto$alumacc.cc:501:replace_alu$1218 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$98_Y [2:0], Y=$flatten\converter_inst.$43\bcd[11:8] [2:0]
      New connections: \display_inst.bcd_i [13] = 1'0
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$764:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$1317 [0] $auto$alumacc.cc:501:replace_alu$1308 [0] }, B={ 1'0 $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$1227 [0] $flatten\converter_inst.$34\bcd[7:4] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1317 [0] $auto$alumacc.cc:501:replace_alu$1308 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$80_Y [2:0], Y=$flatten\converter_inst.$34\bcd[7:4] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1227 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$791:
      Old ports: A={ 2'00 \storage_inst.temp_value [7:6] }, B={ 1'0 $flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$1317 [0] $flatten\converter_inst.$25\bcd[3:0] [2:0] }
      New ports: A={ 1'0 \storage_inst.temp_value [7:6] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:15$62_Y [2:0], Y=$flatten\converter_inst.$25\bcd[3:0] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1317 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][3][4]$2172:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$a$2155
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$a$2155 [4]
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$a$2155 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$a$2155 [3:0] } = 6'000000
    Consolidated identical input bits for $pmux cell $flatten\fsm_input_inst.$procmux$635:
      Old ports: A=3'000, B=9'001010011, Y=\fsm_input_inst.next_state
      New ports: A=2'00, B=6'011011, Y=\fsm_input_inst.next_state [1:0]
      New connections: \fsm_input_inst.next_state [2] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\scanner_inst.$procmux$504:
      Old ports: A=4'0000, B=12'001001011000, Y=$flatten\scanner_inst.$3\key_value[3:0]
      New ports: A=3'000, B=9'010001100, Y={ $flatten\scanner_inst.$3\key_value[3:0] [3] $flatten\scanner_inst.$3\key_value[3:0] [1:0] }
      New connections: $flatten\scanner_inst.$3\key_value[3:0] [2] = $flatten\scanner_inst.$3\key_value[3:0] [0]
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$2154:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$a$2155, B=7'1111111, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2146
      New ports: A={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][2]$a$2155 [4] 1'0 }, B=2'11, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2146 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2146 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2146 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2146 [3:1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2146 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2146 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2146 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2146 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2146 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$2151:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2152, B=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$b$2144
      New ports: A={ 2'01 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2152 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$a$2152 [1:0] }, B={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][1]$b$2153 [1] 1'0 }, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$b$2144 [5:3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$b$2144 [1:0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$b$2144 [6] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$b$2144 [2] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$b$2144 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$2148:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2149, B=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2150, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2143
      New ports: A={ 1'1 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2149 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2149 [0] 1'0 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$a$2149 [0] }, B={ 2'01 $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2150 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][2][0]$b$2150 [2] 1'0 }, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2143 [6:4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2143 [2] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2143 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2143 [3] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2143 [1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][0]$a$2143 [0] 1'0 }
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$2145:
      Old ports: A=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2146, B=7'1111111, Y=$memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2141
      New ports: A={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2146 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][1][1]$a$2146 [0] }, B=2'11, Y={ $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2141 [4] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2141 [0] }
      New connections: { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2141 [6:5] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2141 [3:1] } = { $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2141 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2141 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2141 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2141 [0] $memory$flatten\display_inst.$auto$proc_rom.cc:150:do_switch$427$rdmux[0][0][0]$b$2141 [0] }
  Optimizing cells in module \module_top.
Performed a total of 14 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~14 debug messages>
Removed a total of 4 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~38 debug messages>

11.12.9. Rerunning OPT passes. (Maybe there is more to do..)

11.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

11.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$725:
      Old ports: A={ $flatten\converter_inst.$43\bcd[11:8] [2:0] $auto$alumacc.cc:501:replace_alu$1281 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106_Y, Y=\display_inst.bcd_i [12:9]
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1218 [0] $auto$alumacc.cc:501:replace_alu$1281 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:19$106_Y [2:0], Y=\display_inst.bcd_i [11:9]
      New connections: \display_inst.bcd_i [12] = 1'0
    Consolidated identical input bits for $mux cell $flatten\converter_inst.$procmux$752:
      Old ports: A={ $flatten\converter_inst.$34\bcd[7:4] [2:0] $auto$alumacc.cc:501:replace_alu$1299 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88_Y, Y={ $auto$alumacc.cc:501:replace_alu$1218 [0] $flatten\converter_inst.$38\bcd[7:4] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$1308 [0] $auto$alumacc.cc:501:replace_alu$1299 [0] }, B=$flatten\converter_inst.$add$../design/module_bin_to_bcd.v:17$88_Y [2:0], Y=$flatten\converter_inst.$38\bcd[7:4] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$1218 [0] = 1'0
  Optimizing cells in module \module_top.
Performed a total of 2 changes.

11.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$972 ($adffe) from module module_top.

11.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 2 unused cells and 29 unused wires.
<suppressed ~3 debug messages>

11.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~9 debug messages>

11.12.16. Rerunning OPT passes. (Maybe there is more to do..)

11.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

11.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.12.20. Executing OPT_DFF pass (perform DFF optimizations).

11.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 1 unused cells and 12 unused wires.
<suppressed ~2 debug messages>

11.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.12.23. Rerunning OPT passes. (Maybe there is more to do..)

11.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

11.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module_top.
Performed a total of 0 changes.

11.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
Removed a total of 0 cells.

11.12.27. Executing OPT_DFF pass (perform DFF optimizations).

11.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..

11.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.12.30. Finished OPT passes. (There is nothing left to do.)

11.13. Executing TECHMAP pass (map to technology primitives).

11.13.1. Executing Verilog-2005 frontend: C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.13.2. Executing Verilog-2005 frontend: C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

11.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$67570b4127ce7524f360108b2bcb408862bad8c6\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_80_gw1n_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_80_gw1n_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_gw1n_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { \storage_inst.temp_value [4:0] 3'000 } (8 bits, unsigned)
  add \storage_inst.key_value (4 bits, unsigned)
  add { \storage_inst.temp_value [6:0] 1'0 } (8 bits, unsigned)
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_80_gw1n_alu for cells of type $alu.
Using template $paramod$c6885379b74fbbf6906b35106e386e521d86cbb2\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_gw1n_alu for cells of type $alu.
No more expansions possible.
<suppressed ~1206 debug messages>

11.14. Executing OPT pass (performing simple optimizations).

11.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.
<suppressed ~1015 debug messages>

11.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module_top'.
<suppressed ~147 debug messages>
Removed a total of 49 cells.

11.14.3. Executing OPT_DFF pass (perform DFF optimizations).

11.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 42 unused cells and 1245 unused wires.
<suppressed ~43 debug messages>

11.14.5. Finished fast OPT passes.

11.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port module_top.anodo_po using OBUF.
Mapping port module_top.catodo_po using OBUF.
Mapping port module_top.clk using IBUF.
Mapping port module_top.col_out using OBUF.
Mapping port module_top.row_in using IBUF.
Mapping port module_top.rst using IBUF.

11.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

11.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.18. Executing TECHMAP pass (map to technology primitives).

11.18.1. Executing Verilog-2005 frontend: C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.18.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~221 debug messages>

11.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module module_top.

11.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

11.21. Executing ABC pass (technology mapping using ABC).

11.21.1. Extracting gate netlist of module `\module_top' to `<abc-temp-dir>/input.blif'..
Extracted 807 gates and 1186 wires to a netlist network with 377 inputs and 370 outputs.

11.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      463
ABC RESULTS:        internal signals:      439
ABC RESULTS:           input signals:      377
ABC RESULTS:          output signals:      370
Removing temp directory.
Removed 0 unused cells and 1926 unused wires.

11.22. Executing TECHMAP pass (map to technology primitives).

11.22.1. Executing Verilog-2005 frontend: C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\Users\CRIS\OneDrive\ESCRIT~1\Tutorial\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.22.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$8b5cfd51a136f15086c81819c3ac4e80128b684d\$lut for cells of type $lut.
Using template $paramod$9d5b68c8da3340b77f1f858b0659185c5f0c4481\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$fb5afeef3ec31c739185cc03781ff0c62a2af68a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$fc24c71b99865a32158914ff2ac6cdcf1b6a0cff\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$780bc12ca66e4958b20832b73eda9e9daf0119cf\$lut for cells of type $lut.
Using template $paramod$0b48f8c320b99b59c78ccd007323c8cc96a18d3d\$lut for cells of type $lut.
Using template $paramod$6fce0d9d08a6ea6699a2c9b6f0b0b300cd06689a\$lut for cells of type $lut.
Using template $paramod$30a8f747cba2b9de4fc782cb95c941eddebf2219\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$14bcc1ee5561636d3bcf2bd33fc7a94e401420a9\$lut for cells of type $lut.
Using template $paramod$54051743e7ad19555c019c649033245e3c5bd4c1\$lut for cells of type $lut.
Using template $paramod$e7971887a13e5a5f9afbd748be4f328546ffd47a\$lut for cells of type $lut.
Using template $paramod$1058914b68471d18f016391611d3178002c2bddb\$lut for cells of type $lut.
Using template $paramod$b2a335c8aeb04dca1f2c9fe838fae62aef9b7313\$lut for cells of type $lut.
Using template $paramod$20ecfba93c262742d9e37127afdd7d3327e3fa26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$7c73894f873f8ced8420672571357ec70bb6ad6d\$lut for cells of type $lut.
Using template $paramod$da9218b1c82d07f785eac08888499f86fe348150\$lut for cells of type $lut.
Using template $paramod$10215e36533b0163bcaeb0c29e02c85cdc8d915c\$lut for cells of type $lut.
Using template $paramod$069a2e7b37e5ace11ad6c8b973f3d6ee03f89d9f\$lut for cells of type $lut.
Using template $paramod$a9758aaa4017c0bd9d2bb19fa255b989b31bc0ed\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$4a9ba9c9489b8443d06ebbc3880cf24863bde203\$lut for cells of type $lut.
Using template $paramod$aa1c4250e086f65605c21ccc05619966dc874b6e\$lut for cells of type $lut.
Using template $paramod$358522610add1c1779b4feb7dfd57a8da7f2ab76\$lut for cells of type $lut.
Using template $paramod$3072c5717d114d083c00ac92217c38b6da231b6f\$lut for cells of type $lut.
Using template $paramod$7c6fda17a888f748a0f611697a740b65d1892319\$lut for cells of type $lut.
Using template $paramod$d8797388eb31cc20c563b9cfe714fbcc82b5d588\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$1950c2888d97db60318c4591a4f06fda0c6efc6a\$lut for cells of type $lut.
Using template $paramod$6b0380779b1b08b2ea386d6c6d2e32ea5d7cce0e\$lut for cells of type $lut.
Using template $paramod$e2673a5c5eb6b484889c91f367a2fe19d3b23174\$lut for cells of type $lut.
Using template $paramod$39476ce50fb4c42edf49e7dd9107dc4155422978\$lut for cells of type $lut.
Using template $paramod$cc08902c5b0b692275f6999ce1cc07edd1eafbe9\$lut for cells of type $lut.
Using template $paramod$f6b51ad72d68a112c6f3f0ad11ee296767150cce\$lut for cells of type $lut.
Using template $paramod$744de1a5a0955fa401b96d9dd94bced0c7b66402\$lut for cells of type $lut.
Using template $paramod$cbae4fefb2e31686a3607059db2ec1b2de7b24eb\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$fbb40756e3ae80a205915b701576da20bf10c386\$lut for cells of type $lut.
Using template $paramod$458b1cecdb3d4504a1ba8125c1191503a534a8eb\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$b2d79b00666d0efd36cfc9314384f84aaa774a4c\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$219441cf9f0ba8c447b65af0414b0a50404f0715\$lut for cells of type $lut.
Using template $paramod$a835e25606981f649930a57d950f4d7b783a5ab8\$lut for cells of type $lut.
Using template $paramod$8967b35721e3d8ecb95df2ced45e8e8ce3963fc9\$lut for cells of type $lut.
Using template $paramod$f2f440920064e875ea551f72a0d9a288837bdf27\$lut for cells of type $lut.
Using template $paramod$6b2c5e436b1542a2a4dbf9795a86e482a4cd84e8\$lut for cells of type $lut.
Using template $paramod$656690b898878db3fccf827dac4b1330ead8dd18\$lut for cells of type $lut.
Using template $paramod$0852bbb0ef5fe01fd6eb11af2dc7975bfd2100bd\$lut for cells of type $lut.
Using template $paramod$ec129e132ce16b0b74321a86d64bcef5f539837f\$lut for cells of type $lut.
Using template $paramod$c895e5e666382f9ecf5276358d5d49f2e2ce47ab\$lut for cells of type $lut.
Using template $paramod$e0b192dcf742212c7befd720b774997b20cd9310\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$d7c6131663aeb4a1a1720dc8508694169bc0fe4a\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$e1e0860bc66b0ec3f1528c4ebf1eebcd83d23576\$lut for cells of type $lut.
Using template $paramod$4079be46db8106227404f113168ebbdd9f2359f1\$lut for cells of type $lut.
Using template $paramod$57582f4e89b4a3619a1e8275be6a5f18dac42e05\$lut for cells of type $lut.
Using template $paramod$cc81d3e65f8ff14208cba2e6e4d4ad94b39729b0\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$aade40e1b0a5b3408cc736afed3dc13c86408f61\$lut for cells of type $lut.
Using template $paramod$544a37b8a2a2af8ecd7e2f86ef76ed9e81637e0a\$lut for cells of type $lut.
Using template $paramod$c45576938a9b58d891a9ccf0c10041ea33e86e1d\$lut for cells of type $lut.
Using template $paramod$1f7b094e564405204ef7910e0bc4835ce55ce45a\$lut for cells of type $lut.
Using template $paramod$b00911e1d9bff0f8103e6c1a936ccd397928b397\$lut for cells of type $lut.
Using template $paramod$15ef6b045c13b9eeffd5cd801a9ff6f1335572d8\$lut for cells of type $lut.
Using template $paramod$85185c21693979a4a8aed0e39b9a280afa41b15e\$lut for cells of type $lut.
Using template $paramod$add4b9426593604ea1da1c78c8ce6128338d216e\$lut for cells of type $lut.
Using template $paramod$cf28b4874578a2a0a2127cac6d0c84505b9ed92f\$lut for cells of type $lut.
Using template $paramod$9867346ec1454fd82f72c1b215880e2b0b459190\$lut for cells of type $lut.
Using template $paramod$a95aeb58822b83840ad0d33221e28b316b409b83\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$8fe1172215970c5cfaa06557ac89463d76ef7f31\$lut for cells of type $lut.
Using template $paramod$80410a7eb775bcda9aec600bfec7cd2c6220d3c3\$lut for cells of type $lut.
Using template $paramod$02505f5b229549936a6ba6e8481e5156eec0247f\$lut for cells of type $lut.
Using template $paramod$5b75da83ac7a1974960c1232880751d4288a09c0\$lut for cells of type $lut.
Using template $paramod$6f32b880c9dd6d42706c7b27b53f93933f1b0c8e\$lut for cells of type $lut.
Using template $paramod$2d500daf33f796466fc9f76f0c2fe8e20df5aac5\$lut for cells of type $lut.
Using template $paramod$263a40855bb77428060edb394588da72807397e4\$lut for cells of type $lut.
Using template $paramod$70f16bcf15bfd4624c37110023a60aaa042625c1\$lut for cells of type $lut.
Using template $paramod$4bf6ca8baaa014ed639da8802e57808751a14854\$lut for cells of type $lut.
Using template $paramod$8ee97c0fc980fdcc60d6df1337dfa3c34c41baa8\$lut for cells of type $lut.
Using template $paramod$8f9df5f78689253601ffce03bdf088e63e08b4e7\$lut for cells of type $lut.
Using template $paramod$cef5d3958ab64c02e4880553d4ca20b5707ff190\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$e7c37d42fcc84311ada351075982ddd0d16d55e4\$lut for cells of type $lut.
Using template $paramod$aede516d3114150c9ad9c70b2bce450047bccef0\$lut for cells of type $lut.
Using template $paramod$ef7f1e65df746b0baa248bc34b422614333608b7\$lut for cells of type $lut.
Using template $paramod$7632026459d4033423bd628a8cebcaa19b904af7\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$aaf046cbd9c42e749739b9fc1cc7ded6813fe6d9\$lut for cells of type $lut.
Using template $paramod$73baa2833534e74cb98ca96b995d2dfaa6d416ad\$lut for cells of type $lut.
Using template $paramod$106c0917d93398c82314e351ae9f7bfe4ebd902c\$lut for cells of type $lut.
Using template $paramod$9a0bab4a747c7fce8db15910cb66ec5bdde5318c\$lut for cells of type $lut.
Using template $paramod$f7788af18e660cbc429ec6c9fd8e4a98e75b998c\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$5ce29a5421e7b5fc683a1c7bbbc2bf46f2a727da\$lut for cells of type $lut.
Using template $paramod$b19846ef51b9964dadba1ada32fb04c74dad7903\$lut for cells of type $lut.
Using template $paramod$d6d29cde1d1af8907cfaaea61c86106f15b90230\$lut for cells of type $lut.
Using template $paramod$09dbe61e58773048a674851ccc0b491df7fd71e3\$lut for cells of type $lut.
Using template $paramod$369642ca3693617d8bf35826c89fcf7f451fa15f\$lut for cells of type $lut.
Using template $paramod$4a4a84d4b5f10e83e6aeea01b7512c3a41e25af1\$lut for cells of type $lut.
Using template $paramod$8c24a47881ebb714957ba4efc70ca161e468d28c\$lut for cells of type $lut.
Using template $paramod$98c0fed1ed337c7a04178a714f4367813f1ebf44\$lut for cells of type $lut.
Using template $paramod$eb5e46a84a24f0407ba4076c7abc04b66cf352a3\$lut for cells of type $lut.
Using template $paramod$dadff75c617cf87bb5b8cfe47ca6c69fb6925370\$lut for cells of type $lut.
Using template $paramod$1fc24f04c9d167ae205e81437168472c81ec935a\$lut for cells of type $lut.
Using template $paramod$3182e2b5e7df00afd61e9a782628cf2ece9f3793\$lut for cells of type $lut.
Using template $paramod$995051fe48e2302b855bf6d66a8dfff06ee27c97\$lut for cells of type $lut.
Using template $paramod$8c9e37b52d2fc79c120b36f90f0567ed79413351\$lut for cells of type $lut.
Using template $paramod$6d61b004e253a612d047a5fefe65f4f43c691b2c\$lut for cells of type $lut.
Using template $paramod$882f7daec3c4a19be2abad333277fbf389d8b123\$lut for cells of type $lut.
Using template $paramod$ccded34aac7b2dd220bfef13cfddae946f9bd96f\$lut for cells of type $lut.
Using template $paramod$a9d9eef4ac847fccf637c9eab193f07546144727\$lut for cells of type $lut.
Using template $paramod$0b72ed9354606aa696f8aeb31940da5721b1eab7\$lut for cells of type $lut.
Using template $paramod$2b57d0e3e8212197cc22968c82b3a63399ef9d9c\$lut for cells of type $lut.
Using template $paramod$e71acd1fd0d505c5322a040014ca4f2fbd36a053\$lut for cells of type $lut.
Using template $paramod$32d61220c5248c8d9a1a02f4b472599ab2dd8920\$lut for cells of type $lut.
Using template $paramod$1387b8cea9990b8b1f0b9cb678763f05f0283b85\$lut for cells of type $lut.
Using template $paramod$4a8e8bfc6ffcd387441a5c9358726b40de4cbc28\$lut for cells of type $lut.
Using template $paramod$c3eff879ecb5b4460943184c4eec545224b1788a\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$3aac200b1ee408e2209f36da43590d012f3b4c43\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$ed647fb13d298a1776a5f62ba3576a326ff46dd9\$lut for cells of type $lut.
Using template $paramod$91155ba6fe8dd64ab08026ed7c7af7fd09871b70\$lut for cells of type $lut.
Using template $paramod$196d00b447db0a54513f1a3d9f888d89b7a2a5b2\$lut for cells of type $lut.
Using template $paramod$15e465e947aa87c07d3af9c64951debe4d4f6075\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$e9a7d56bc5a8fb7a976c3d0dd27505e2ce63e33d\$lut for cells of type $lut.
Using template $paramod$56641f235d6d6a5ce81e97a057c5205b001dbfcb\$lut for cells of type $lut.
Using template $paramod$be7f450a4e83b4d31bb582d38ae17849fa32609d\$lut for cells of type $lut.
Using template $paramod$c5749212c3941a04518e8e8bb7bddb9a1dbd142d\$lut for cells of type $lut.
Using template $paramod$9f00ada3beef921d7cc403e4cdcc2195b948ee2d\$lut for cells of type $lut.
Using template $paramod$50791eb1f483838b32d813a6298140ef539f09e4\$lut for cells of type $lut.
Using template $paramod$a8bd02a7e5ce01918f902c876189fe753369e4f7\$lut for cells of type $lut.
Using template $paramod$4518d24fec38775f282096f22ad6cfb50f51384f\$lut for cells of type $lut.
Using template $paramod$b585b421d8b8a2155e4dc343595c78cad45729cb\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$fb3a453a40c939b0455438fd8262fcac4218273c\$lut for cells of type $lut.
Using template $paramod$3e34f5e5468a74ed1bfd1d872e6b0f8f9fadf1be\$lut for cells of type $lut.
Using template $paramod$5644a0e05933d9ade57cdd27d9939c2be5beb5d7\$lut for cells of type $lut.
Using template $paramod$aab442e9f7664e3d6b451909f359c51075316c52\$lut for cells of type $lut.
Using template $paramod$7b8626cb65b6f47822cdf0413478eeecb763869f\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$5e2d2dad7c8c165a01a7980c10638374f312d54c\$lut for cells of type $lut.
Using template $paramod$d367e05a0861acf121235994a4fff23da56c8723\$lut for cells of type $lut.
Using template $paramod$d1374dd64afd8f03c51bc71ea5f77235e72d5eab\$lut for cells of type $lut.
Using template $paramod$73880cf1608683b278234af8f7e256c39a67bcef\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3138 debug messages>

11.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in module_top.
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5323.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5322.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5327.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5319.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5324.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$5308$auto$blifparse.cc:525:parse_blif$5588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)

11.24. Executing SETUNDEF pass (replace undef values with defined constants).

11.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 1690 unused wires.

11.26. Executing AUTONAME pass.
Renamed 28818 objects in module module_top (76 iterations).
<suppressed ~2180 debug messages>

11.27. Executing HIERARCHY pass (managing design hierarchy).

11.27.1. Analyzing design hierarchy..
Top module:  \module_top

11.27.2. Analyzing design hierarchy..
Top module:  \module_top
Removed 0 unused modules.

11.28. Printing statistics.

=== module_top ===

   Number of wires:                896
   Number of wire bits:           2485
   Number of public wires:         896
   Number of public wire bits:    2485
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1388
     ALU                           353
     DFFC                            9
     DFFCE                         141
     DFFR                           31
     DFFRE                           6
     DFFS                           10
     DFFSE                           1
     GND                             1
     IBUF                            6
     LUT1                          295
     LUT2                          186
     LUT3                           40
     LUT4                          116
     MUX2_LUT5                     107
     MUX2_LUT6                      43
     MUX2_LUT7                      19
     MUX2_LUT8                       8
     OBUF                           15
     VCC                             1

11.29. Executing CHECK pass (checking for obvious problems).
Checking module module_top...
Found and reported 0 problems.

11.30. Executing JSON backend.

Warnings: 5 unique messages, 7 total
End of script. Logfile hash: 3fbe677b48
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 24x opt_expr (0 sec), 1% 22x opt_clean (0 sec), ...
