// Seed: 1528643755
module module_0 ();
  tri0 id_2;
  assign id_2 = 1;
  wire id_3, id_4;
  module_3(
      id_4, id_3, id_3
  );
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output wor id_2,
    input wire id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri1 id_6
);
  wire id_8;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
