
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v' to AST representation.
Generating RTLIL representation for module `\single_port_ram'.
Generating RTLIL representation for module `\dual_port_ram'.
Generating RTLIL representation for module `\paj_boundtop_hierarchy_no_mem'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:316.5-330.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\resulttransmit'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488.5-569.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\boundcontroller'.
Generating RTLIL representation for module `\onlyonecycle'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1480.5-1525.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\vblockramcontroller'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591.5-1706.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\spramblock'.
Generating RTLIL representation for module `\sramcontroller'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816.5-1963.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\resultinterface'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091.5-2170.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\rayinterface'.
Generating RTLIL representation for module `\sortedstack'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2299.5-2335.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\listhandler'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2580.5-2601.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632.5-2840.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\spram'.
Generating RTLIL representation for module `\resultcounter'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: resultcounter       
root of   0 design levels: spram               
root of   1 design levels: listhandler         
root of   0 design levels: sortedstack         
root of   0 design levels: rayinterface        
root of   0 design levels: resultinterface     
root of   0 design levels: sramcontroller      
root of   1 design levels: spramblock          
root of   2 design levels: vblockramcontroller 
root of   0 design levels: onlyonecycle        
root of   0 design levels: boundcontroller     
root of   0 design levels: resulttransmit      
root of   3 design levels: paj_boundtop_hierarchy_no_mem
root of   0 design levels: dual_port_ram       
root of   0 design levels: single_port_ram     
Automatically selected paj_boundtop_hierarchy_no_mem as design top module.

2.2. Analyzing design hierarchy..
Top module:  \paj_boundtop_hierarchy_no_mem
Used module:     \resultcounter
Used module:     \listhandler
Used module:         \spram
Used module:     \sortedstack
Used module:     \resulttransmit
Used module:     \boundcontroller
Used module:     \rayinterface
Used module:     \resultinterface
Used module:     \sramcontroller
Used module:     \vblockramcontroller
Used module:         \spramblock
Used module:             \single_port_ram
Used module:     \onlyonecycle
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 10

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\single_port_ram'.
Parameter \DATA_WIDTH = 32
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.

2.4. Analyzing design hierarchy..
Top module:  \paj_boundtop_hierarchy_no_mem
Used module:     \resultcounter
Used module:     \listhandler
Used module:         \spram
Used module:     \sortedstack
Used module:     \resulttransmit
Used module:     \boundcontroller
Used module:     \rayinterface
Used module:     \resultinterface
Used module:     \sramcontroller
Used module:     \vblockramcontroller
Used module:         \spramblock
Used module:             $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram
Used module:     \onlyonecycle

2.5. Analyzing design hierarchy..
Top module:  \paj_boundtop_hierarchy_no_mem
Used module:     \resultcounter
Used module:     \listhandler
Used module:         \spram
Used module:     \sortedstack
Used module:     \resulttransmit
Used module:     \boundcontroller
Used module:     \rayinterface
Used module:     \resultinterface
Used module:     \sramcontroller
Used module:     \vblockramcontroller
Used module:         \spramblock
Used module:             $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram
Used module:     \onlyonecycle
Removing unused module `\dual_port_ram'.
Removing unused module `\single_port_ram'.
Removed 2 unused modules.
Mapping positional arguments of cell listhandler.ram (spram).
Mapping positional arguments of cell vblockramcontroller.ramblock (spramblock).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.rc (resultcounter).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.lh02 (listhandler).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.lh01 (listhandler).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.st (sortedstack).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.restransinst (resulttransmit).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.boundcont10 (boundcontroller).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.boundcont01 (boundcontroller).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.rayint (rayinterface).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.ri (resultinterface).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.trilist (sramcontroller).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.offsettable (vblockramcontroller).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.oc (onlyonecycle).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 36 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430 in module listhandler.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2603$428 in module listhandler.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2580$424 in module listhandler.
Marked 8 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387 in module sortedstack.
Marked 7 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2299$364 in module sortedstack.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2201$333 in module rayinterface.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330 in module resultinterface.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328 in module resultinterface.
Marked 11 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314 in module sramcontroller.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1796$312 in module sramcontroller.
Marked 11 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591$298 in module vblockramcontroller.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1572$296 in module vblockramcontroller.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1480$289 in module onlyonecycle.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1465$287 in module onlyonecycle.
Marked 61 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98 in module boundcontroller.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89 in module boundcontroller.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488$67 in module resulttransmit.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61 in module resulttransmit.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:340$57 in module paj_boundtop_hierarchy_no_mem.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:316$39 in module paj_boundtop_hierarchy_no_mem.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:21$500 in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2887$491 in module resultcounter.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 86 redundant assignments.
Promoted 107 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2859$485'.
     1/2: $0\mem2[12:0]
     2/2: $0\mem1[12:0]
Creating decoders for process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430'.
     1/86: $10\temp_readlevel[1:0]
     2/86: $9\temp_readlevel[1:0]
     3/86: $13\temp_lvempty[2:2]
     4/86: $14\temp_offset2[2:0]
     5/86: $13\temp_offset2[2:0]
     6/86: $8\temp_readlevel[1:0]
     7/86: $12\temp_lvempty[2:2]
     8/86: $7\temp_readlevel[1:0]
     9/86: $11\temp_lvempty[1:1]
    10/86: $11\temp_offset1[2:0]
    11/86: $10\temp_offset1[2:0]
    12/86: $6\temp_readlevel[1:0]
    13/86: $10\temp_lvempty[2:1] [0]
    14/86: $12\temp_offset2[2:0]
    15/86: $10\temp_lvempty[2:1] [1]
    16/86: $9\temp_lvempty[0:0]
    17/86: $8\temp_offset0[2:0]
    18/86: $7\temp_offset0[2:0]
    19/86: $8\temp_lvempty[2:0] [0]
    20/86: $11\temp_offset2[2:0]
    21/86: $9\temp_offset1[2:0]
    22/86: $5\temp_readlevel[1:0]
    23/86: $8\temp_lvempty[2:0] [2:1]
    24/86: $10\temp_offset2[2:0]
    25/86: $8\temp_offset1[2:0]
    26/86: $6\temp_offset0[2:0]
    27/86: $4\temp_readlevel[1:0]
    28/86: $7\temp_lvempty[2:0]
    29/86: $6\next_state[1:0]
    30/86: $6\temp_lvempty[2:2]
    31/86: $5\temp_lvempty[2:1] [0]
    32/86: $5\temp_lvempty[2:1] [1]
    33/86: $4\temp_lvempty[2:0] [0]
    34/86: $4\temp_lvempty[2:0] [2:1]
    35/86: $3\temp_lvempty[2:0]
    36/86: $5\temp_busy[0:0]
    37/86: $9\temp_offset2[2:0]
    38/86: $7\temp_offset1[2:0]
    39/86: $8\temp_offset2[2:0]
    40/86: $5\temp_offset0[2:0]
    41/86: $7\temp_offset2[2:0]
    42/86: $6\temp_offset1[2:0]
    43/86: $5\next_state[1:0]
    44/86: $9\datain[12:0]
    45/86: $8\datain[12:0]
    46/86: $7\datain[12:0]
    47/86: $6\datain[12:0]
    48/86: $5\datain[12:0]
    49/86: $4\datain[12:0]
    50/86: $3\datain[12:0]
    51/86: $2\datain[12:0]
    52/86: $4\temp_busy[0:0]
    53/86: $4\temp_writelevel[1:0]
    54/86: $6\temp_offset2[2:0]
    55/86: $5\temp_offset1[2:0]
    56/86: $5\temp_offset2[2:0]
    57/86: $4\temp_offset0[2:0]
    58/86: $4\temp_offset2[2:0]
    59/86: $4\temp_offset1[2:0]
    60/86: $3\temp_readlevel[1:0]
    61/86: $3\temp_offset2[2:0]
    62/86: $3\temp_offset1[2:0]
    63/86: $3\temp_offset0[2:0]
    64/86: $3\temp_busy[0:0]
    65/86: $3\temp_writelevel[1:0]
    66/86: $2\temp_offset2[2:0]
    67/86: $2\temp_offset1[2:0]
    68/86: $2\temp_offset0[2:0]
    69/86: $2\temp_writelevel[1:0]
    70/86: $2\temp_readlevel[1:0]
    71/86: $2\temp_lvempty[2:0]
    72/86: $2\temp_busy[0:0]
    73/86: $4\next_state[1:0]
    74/86: $3\next_state[1:0]
    75/86: $2\next_state[1:0]
    76/86: $1\temp_offset2[2:0]
    77/86: $1\temp_offset1[2:0]
    78/86: $1\temp_offset0[2:0]
    79/86: $1\temp_writelevel[1:0]
    80/86: $1\temp_readlevel[1:0]
    81/86: $1\temp_lvempty[2:0]
    82/86: $1\temp_busy[0:0]
    83/86: $1\temp_peekstate[1:0]
    84/86: $1\next_state[1:0]
    85/86: $1\datain[12:0]
    86/86: $1\we[0:0]
Creating decoders for process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2603$428'.
     1/9: $0\offset2[2:0]
     2/9: $0\offset1[2:0]
     3/9: $0\offset0[2:0]
     4/9: $0\writelevel[1:0]
     5/9: $0\readlevel[1:0]
     6/9: $0\busy[0:0]
     7/9: $0\lvempty[2:0]
     8/9: $0\state[1:0]
     9/9: $0\peekstate[1:0]
Creating decoders for process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2580$424'.
     1/3: $3\address[2:0]
     2/3: $2\address[2:0]
     3/3: $1\address[2:0]
Creating decoders for process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
     1/24: $0\full7[0:0]
     2/24: $0\full6[0:0]
     3/24: $0\full5[0:0]
     4/24: $0\full4[0:0]
     5/24: $0\full3[0:0]
     6/24: $0\full2[0:0]
     7/24: $0\full1[0:0]
     8/24: $0\full0[0:0]
     9/24: $0\data7[12:0]
    10/24: $0\data6[12:0]
    11/24: $0\data5[12:0]
    12/24: $0\data4[12:0]
    13/24: $0\data3[12:0]
    14/24: $0\data0[12:0]
    15/24: $0\key7[31:0]
    16/24: $0\key6[31:0]
    17/24: $0\key5[31:0]
    18/24: $0\key4[31:0]
    19/24: $0\key3[31:0]
    20/24: $0\key2[31:0]
    21/24: $0\key1[31:0]
    22/24: $0\key0[31:0]
    23/24: $0\data2[12:0]
    24/24: $0\data1[12:0]
Creating decoders for process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2299$364'.
     1/7: $7\location[2:0]
     2/7: $6\location[2:0]
     3/7: $5\location[2:0]
     4/7: $4\location[2:0]
     5/7: $3\location[2:0]
     6/7: $2\location[2:0]
     7/7: $1\location[2:0]
Creating decoders for process `\rayinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2201$333'.
     1/9: $0\raydata[31:0] [31:1]
     2/9: $0\raydata[31:0] [0]
     3/9: $0\rgWEl[2:0]
     4/9: $0\rgAddrl[3:0]
     5/9: $0\rgDatal[31:0]
     6/9: $0\raywe[2:0]
     7/9: $0\rgDone[0:0]
     8/9: $0\rayaddr[3:0]
     9/9: $0\rgAddrValidl[0:0]
Creating decoders for process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330'.
     1/20: $2\temp_t1b[31:0]
     2/20: $2\next_state[3:0]
     3/20: $1\temp_t1b[31:0]
     4/20: $1\temp_newdata[0:0]
     5/20: $1\next_state[3:0]
     6/20: $1\temp_resultID[1:0]
     7/20: $1\temp_hit3b[0:0]
     8/20: $1\temp_hit2b[0:0]
     9/20: $1\temp_hit1b[0:0]
    10/20: $1\temp_id3b[15:0]
    11/20: $1\temp_id2b[15:0]
    12/20: $1\temp_id1b[15:0]
    13/20: $1\temp_v3b[15:0]
    14/20: $1\temp_v2b[15:0]
    15/20: $1\temp_v1b[15:0]
    16/20: $1\temp_u3b[15:0]
    17/20: $1\temp_u2b[15:0]
    18/20: $1\temp_u1b[15:0]
    19/20: $1\temp_t3b[31:0]
    20/20: $1\temp_t2b[31:0]
Creating decoders for process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
     1/18: $0\newdata[0:0]
     2/18: $0\resultID[1:0]
     3/18: $0\hit3b[0:0]
     4/18: $0\hit2b[0:0]
     5/18: $0\hit1b[0:0]
     6/18: $0\id3b[15:0]
     7/18: $0\id2b[15:0]
     8/18: $0\id1b[15:0]
     9/18: $0\v3b[15:0]
    10/18: $0\v2b[15:0]
    11/18: $0\v1b[15:0]
    12/18: $0\u3b[15:0]
    13/18: $0\u2b[15:0]
    14/18: $0\u1b[15:0]
    15/18: $0\t3b[31:0]
    16/18: $0\t2b[31:0]
    17/18: $0\t1b[31:0]
    18/18: $0\state[3:0]
Creating decoders for process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314'.
     1/32: $8\next_state[2:0]
     2/32: $7\next_state[2:0]
     3/32: $3\temp_waddress[17:0]
     4/32: $6\next_state[2:0]
     5/32: $5\tm3_sram_adsp[0:0]
     6/32: $3\tm3_sram_we[7:0]
     7/32: $5\next_state[2:0]
     8/32: $4\tm3_sram_adsp[0:0]
     9/32: $2\tm3_sram_we[7:0]
    10/32: $4\next_state[2:0]
    11/32: $2\temp_datavalid[0:0]
    12/32: $2\temp_waddress[17:0]
    13/32: $3\tm3_sram_oe[1:0]
    14/32: $3\tm3_sram_adsp[0:0]
    15/32: $3\tm3_sram_addr[18:0]
    16/32: $3\next_state[2:0]
    17/32: $2\next_state[2:0]
    18/32: $2\tm3_sram_adsp[0:0]
    19/32: $2\tm3_sram_oe[1:0]
    20/32: $2\tm3_sram_addr[18:0]
    21/32: $1\temp_datavalid[0:0]
    22/32: $1\temp_waddress[17:0]
    23/32: $1\temp_statepeek[2:0]
    24/32: $1\next_state[2:0]
    25/32: $1\tm3_sram_adsp[0:0]
    26/32: $1\tm3_sram_oe[1:0]
    27/32: $1\tm3_sram_addr[18:0]
    28/32: $1\want_data[0:0]
    29/32: $1\want_addr[0:0]
    30/32: $1\tm3_sram_data_xhdl0[63:0]
    31/32: $1\tm3_sram_we[7:0]
    32/32: $1\temp_data[63:0]
Creating decoders for process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1796$312'.
     1/5: $0\datavalid[0:0]
     2/5: $0\data[63:0]
     3/5: $0\waddress[17:0]
     4/5: $0\state[2:0]
     5/5: $0\statepeek[2:0]
Creating decoders for process `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591$298'.
     1/19: $8\next_state[2:0]
     2/19: $7\next_state[2:0]
     3/19: $3\temp_waddr[9:0]
     4/19: $6\next_state[2:0]
     5/19: $3\we[0:0]
     6/19: $5\next_state[2:0]
     7/19: $2\we[0:0]
     8/19: $4\next_state[2:0]
     9/19: $2\temp_datavalid[0:0]
    10/19: $2\temp_waddr[9:0]
    11/19: $3\next_state[2:0]
    12/19: $2\next_state[2:0]
    13/19: $1\temp_datavalid[0:0]
    14/19: $1\temp_waddr[9:0]
    15/19: $1\next_state[2:0]
    16/19: $1\want_data[0:0]
    17/19: $1\want_addr[0:0]
    18/19: $1\we[0:0]
    19/19: $1\temp_data[31:0]
Creating decoders for process `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1572$296'.
     1/4: $0\datavalid[0:0]
     2/4: $0\data[31:0]
     3/4: $0\waddr[9:0]
     4/4: $0\state[2:0]
Creating decoders for process `\onlyonecycle.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1480$289'.
     1/6: $4\next_state[1:0]
     2/6: $3\next_state[1:0]
     3/6: $2\next_state[1:0]
     4/6: $1\temp_count[0:0]
     5/6: $1\next_state[1:0]
     6/6: $1\output_xhdl0[0:0]
Creating decoders for process `\onlyonecycle.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1465$287'.
     1/2: $0\count[0:0]
     2/2: $0\state[1:0]
Creating decoders for process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98'.
     1/165: $1\temp_hitmask[2:0] [2]
     2/165: $28\temp_busy[0:0]
     3/165: $28\next_state[4:0]
     4/165: $1\temp_hitmask[2:0] [1]
     5/165: $12\temp_passCTSout[0:0]
     6/165: $4\temp_hitmask[2:2]
     7/165: $2\temp_hit3[0:0]
     8/165: $2\temp_id3[15:0]
     9/165: $2\temp_v3[15:0]
    10/165: $2\temp_u3[15:0]
    11/165: $2\temp_t3[31:0]
    12/165: $3\temp_hitmask[1:1]
    13/165: $2\temp_hit2[0:0]
    14/165: $2\temp_id2[15:0]
    15/165: $2\temp_v2[15:0]
    16/165: $2\temp_u2[15:0]
    17/165: $2\temp_t2[31:0]
    18/165: $2\temp_hitmask[0:0]
    19/165: $2\temp_hit1[0:0]
    20/165: $2\temp_id1[15:0]
    21/165: $2\temp_v1[15:0]
    22/165: $2\temp_u1[15:0]
    23/165: $2\temp_t1[31:0]
    24/165: $27\temp_busy[0:0]
    25/165: $27\next_state[4:0]
    26/165: $4\bcvalid[0:0]
    27/165: $26\temp_busy[0:0]
    28/165: $26\next_state[4:0]
    29/165: $3\bcvalid[0:0]
    30/165: $1\temp_hitmask[2:0] [0]
    31/165: $13\temp_passCTSout[0:0]
    32/165: $7\temp_cts[0:0]
    33/165: $25\temp_busy[0:0]
    34/165: $25\next_state[4:0]
    35/165: $10\temp_passCTSout[0:0]
    36/165: $24\temp_busy[0:0]
    37/165: $24\next_state[4:0]
    38/165: $23\temp_busy[0:0]
    39/165: $23\next_state[4:0]
    40/165: $9\temp_passCTSout[0:0]
    41/165: $6\temp_cts[0:0]
    42/165: $22\temp_busy[0:0]
    43/165: $22\next_state[4:0]
    44/165: $21\temp_busy[0:0]
    45/165: $21\next_state[4:0]
    46/165: $2\temp_triDatalatch[63:0]
    47/165: $6\temp_tladdrvalid[0:0]
    48/165: $3\temp_tladdr[17:0]
    49/165: $2\temp_subcount[1:0]
    50/165: $5\temp_tladdrvalid[0:0]
    51/165: $4\temp_triIDvalid[0:0]
    52/165: $4\temp_tladdrvalid[0:0]
    53/165: $3\temp_triIDvalid[0:0]
    54/165: $2\temp_count[13:0]
    55/165: $4\temp_triID[15:0]
    56/165: $3\temp_triID[15:0]
    57/165: $2\temp_triID[15:0]
    58/165: $3\raygroupwe[0:0]
    59/165: $3\raygroupid[1:0]
    60/165: $20\temp_busy[0:0]
    61/165: $20\next_state[4:0]
    62/165: $3\temp_tladdrvalid[0:0]
    63/165: $2\temp_tladdr[17:0]
    64/165: $19\temp_busy[0:0]
    65/165: $19\next_state[4:0]
    66/165: $18\temp_busy[0:0]
    67/165: $18\next_state[4:0]
    68/165: $2\temp_tladdrvalid[0:0]
    69/165: $3\temp_addrindvalid[0:0]
    70/165: $17\temp_busy[0:0]
    71/165: $17\next_state[4:0]
    72/165: $2\temp_addrindvalid[0:0]
    73/165: $2\temp_addrind[9:0]
    74/165: $2\temp_l0reset[0:0]
    75/165: $2\temp_lack[0:0]
    76/165: $16\temp_busy[0:0]
    77/165: $16\next_state[4:0]
    78/165: $15\temp_busy[0:0]
    79/165: $15\next_state[4:0]
    80/165: $2\bcvalid[0:0]
    81/165: $14\temp_busy[0:0]
    82/165: $14\next_state[4:0]
    83/165: $8\temp_passCTSout[0:0]
    84/165: $13\temp_busy[0:0]
    85/165: $13\next_state[4:0]
    86/165: $7\temp_passCTSout[0:0]
    87/165: $12\temp_busy[0:0]
    88/165: $12\next_state[4:0]
    89/165: $6\temp_passCTSout[0:0]
    90/165: $5\temp_cts[0:0]
    91/165: $5\temp_passCTSout[0:0]
    92/165: $4\temp_cts[0:0]
    93/165: $11\temp_busy[0:0]
    94/165: $11\next_state[4:0]
    95/165: $10\temp_busy[0:0]
    96/165: $10\next_state[4:0]
    97/165: $9\temp_busy[0:0]
    98/165: $9\next_state[4:0]
    99/165: $2\temp_resetcount[2:0]
   100/165: $8\temp_busy[0:0]
   101/165: $8\next_state[4:0]
   102/165: $2\temp_triIDvalid[0:0]
   103/165: $2\raygroupwe[0:0]
   104/165: $2\raygroupid[1:0]
   105/165: $7\temp_busy[0:0]
   106/165: $7\next_state[4:0]
   107/165: $4\temp_passCTSout[0:0]
   108/165: $6\temp_busy[0:0]
   109/165: $6\next_state[4:0]
   110/165: $5\temp_busy[0:0]
   111/165: $5\next_state[4:0]
   112/165: $3\temp_passCTSout[0:0]
   113/165: $3\temp_cts[0:0]
   114/165: $2\temp_passCTSout[0:0]
   115/165: $2\temp_cts[0:0]
   116/165: $4\temp_busy[0:0]
   117/165: $4\next_state[4:0]
   118/165: $3\temp_busy[0:0]
   119/165: $3\next_state[4:0]
   120/165: $2\temp_busy[0:0]
   121/165: $2\next_state[4:0]
   122/165: $1\temp_passCTSout[0:0]
   123/165: $1\temp_cts[0:0]
   124/165: $1\temp_raygroupoutl[1:0]
   125/165: $1\temp_statepeek[4:0]
   126/165: $1\temp_busy[0:0]
   127/165: $1\next_state[4:0]
   128/165: $1\lhreset[0:0]
   129/165: $1\bcvalid[0:0]
   130/165: $1\raygroupwe[0:0]
   131/165: $1\enablenear[0:0]
   132/165: $1\raygroupid[1:0]
   133/165: $1\temp_id3[15:0]
   134/165: $1\temp_v3[15:0]
   135/165: $1\temp_u3[15:0]
   136/165: $1\temp_t3[31:0]
   137/165: $1\temp_id2[15:0]
   138/165: $1\temp_v2[15:0]
   139/165: $1\temp_u2[15:0]
   140/165: $1\temp_t2[31:0]
   141/165: $1\temp_id1[15:0]
   142/165: $1\temp_v1[15:0]
   143/165: $1\temp_u1[15:0]
   144/165: $1\temp_t1[31:0]
   145/165: $1\temp_triDatalatch[63:0]
   146/165: $1\temp_maskcount[1:0]
   147/165: $1\temp_subcount[1:0]
   148/165: $1\temp_count[13:0]
   149/165: $1\temp_tladdr[17:0]
   150/165: $1\temp_tladdrvalid[0:0]
   151/165: $1\temp_addrindvalid[0:0]
   152/165: $1\temp_addrind[9:0]
   153/165: $1\temp_lack[0:0]
   154/165: $1\temp_triID[15:0]
   155/165: $1\temp_triIDvalid[0:0]
   156/165: $1\temp_hit3[0:0]
   157/165: $1\temp_hit2[0:0]
   158/165: $1\temp_hit1[0:0]
   159/165: $11\temp_passCTSout[0:0]
   160/165: $1\temp_baseaddress[1:0]
   161/165: $1\temp_boundNodeIDout[9:0]
   162/165: $1\temp_startAddr[11:0]
   163/165: $1\temp_addr[11:0]
   164/165: $1\temp_l0reset[0:0]
   165/165: $1\temp_resetcount[2:0]
Creating decoders for process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
     1/40: $0\busy[0:0]
     2/40: $0\id3[15:0]
     3/40: $0\id2[15:0]
     4/40: $0\id1[15:0]
     5/40: $0\v3[15:0]
     6/40: $0\v2[15:0]
     7/40: $0\v1[15:0]
     8/40: $0\u3[15:0]
     9/40: $0\u2[15:0]
    10/40: $0\u1[15:0]
    11/40: $0\t3[31:0]
    12/40: $0\t2[31:0]
    13/40: $0\t1[31:0]
    14/40: $0\hit3[0:0]
    15/40: $0\hit2[0:0]
    16/40: $0\hit1[0:0]
    17/40: $0\count[13:0]
    18/40: $0\subcount[1:0]
    19/40: $0\maskcount[1:0]
    20/40: $0\triDatalatch[63:0]
    21/40: $0\tladdr[17:0]
    22/40: $0\tladdrvalid[0:0]
    23/40: $0\addrindvalid[0:0]
    24/40: $0\addrind[9:0]
    25/40: $0\triID[15:0]
    26/40: $0\triIDvalid[0:0]
    27/40: $0\resetcnt[0:0]
    28/40: $0\l0reset[0:0]
    29/40: $0\baseaddress[1:0]
    30/40: $0\lack[0:0]
    31/40: $0\hitmask[2:0]
    32/40: $0\resetcount[2:0]
    33/40: $0\boundNodeIDout[9:0]
    34/40: $0\startAddr[11:0]
    35/40: $0\addr[11:0]
    36/40: $0\passCTSout[0:0]
    37/40: $0\cts[0:0]
    38/40: $0\raygroupoutl[1:0]
    39/40: $0\state[4:0]
    40/40: $0\statepeek[4:0]
Creating decoders for process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488$67'.
     1/6: $3\next_state[3:0]
     2/6: $2\next_state[3:0]
     3/6: $1\next_state[3:0]
     4/6: $1\temp_rgResultSource[1:0]
     5/6: $1\temp_rgResultReady[0:0]
     6/6: $1\temp_rgResultData[31:0]
Creating decoders for process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
     1/14: $0\rgResultReady[0:0]
     2/14: $0\rgResultSource[1:0]
     3/14: $0\rgResultData[31:0]
     4/14: $0\state[3:0]
     5/14: $0\valid10d[0:0]
     6/14: $0\valid01d[0:0]
     7/14: $0\pending10[0:0]
     8/14: $0\pending01[0:0]
     9/14: $0\hit10cl[0:0]
    10/14: $0\hit10bl[0:0]
    11/14: $0\hit10al[0:0]
    12/14: $0\hit01cl[0:0]
    13/14: $0\hit01bl[0:0]
    14/14: $0\hit01al[0:0]
Creating decoders for process `\paj_boundtop_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:340$57'.
     1/3: $0\oldresultid[1:0]
     2/3: $0\reset[0:0]
     3/3: $0\peeklatch[103:0]
Creating decoders for process `\paj_boundtop_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:316$39'.
     1/2: $2\boundNodeID[9:0]
     2/2: $1\boundNodeID[9:0]
Creating decoders for process `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:21$500'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:23$499_EN[31:0]$506
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:23$499_DATA[31:0]$505
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:23$499_ADDR[9:0]$504
     4/4: $0\out[31:0]
Creating decoders for process `\resultcounter.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2887$491'.
     1/2: $0\curr[1:0]
     2/2: $0\count[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\listhandler.\we' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430': $auto$proc_dlatch.cc:427:proc_dlatch$5403
Latch inferred for signal `\listhandler.\next_state' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430': $auto$proc_dlatch.cc:427:proc_dlatch$5426
Latch inferred for signal `\listhandler.\temp_busy' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430': $auto$proc_dlatch.cc:427:proc_dlatch$5537
Latch inferred for signal `\listhandler.\datain' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430': $auto$proc_dlatch.cc:427:proc_dlatch$5894
Latch inferred for signal `\listhandler.\temp_peekstate' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430': $auto$proc_dlatch.cc:427:proc_dlatch$5917
Latch inferred for signal `\listhandler.\temp_lvempty [0]' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430': $auto$proc_dlatch.cc:427:proc_dlatch$6072
Latch inferred for signal `\listhandler.\temp_lvempty [1]' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430': $auto$proc_dlatch.cc:427:proc_dlatch$6251
Latch inferred for signal `\listhandler.\temp_lvempty [2]' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430': $auto$proc_dlatch.cc:427:proc_dlatch$6510
Latch inferred for signal `\listhandler.\temp_readlevel' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430': $auto$proc_dlatch.cc:427:proc_dlatch$6681
Latch inferred for signal `\listhandler.\temp_writelevel' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430': $auto$proc_dlatch.cc:427:proc_dlatch$6742
Latch inferred for signal `\listhandler.\temp_offset0' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430': $auto$proc_dlatch.cc:427:proc_dlatch$6907
Latch inferred for signal `\listhandler.\temp_offset1' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430': $auto$proc_dlatch.cc:427:proc_dlatch$7174
Latch inferred for signal `\listhandler.\temp_offset2' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430': $auto$proc_dlatch.cc:427:proc_dlatch$7559
No latch inferred for signal `\listhandler.\address' from process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2580$424'.
No latch inferred for signal `\sortedstack.\location' from process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2299$364'.
Latch inferred for signal `\resultinterface.\next_state' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7618
Latch inferred for signal `\resultinterface.\temp_t1b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7647
Latch inferred for signal `\resultinterface.\temp_t2b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7658
Latch inferred for signal `\resultinterface.\temp_t3b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7669
Latch inferred for signal `\resultinterface.\temp_u1b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7680
Latch inferred for signal `\resultinterface.\temp_u2b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7691
Latch inferred for signal `\resultinterface.\temp_u3b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7702
Latch inferred for signal `\resultinterface.\temp_v1b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7713
Latch inferred for signal `\resultinterface.\temp_v2b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7724
Latch inferred for signal `\resultinterface.\temp_v3b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7735
Latch inferred for signal `\resultinterface.\temp_id1b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7746
Latch inferred for signal `\resultinterface.\temp_id2b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7757
Latch inferred for signal `\resultinterface.\temp_id3b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7768
Latch inferred for signal `\resultinterface.\temp_hit1b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7779
Latch inferred for signal `\resultinterface.\temp_hit2b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7790
Latch inferred for signal `\resultinterface.\temp_hit3b' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7801
Latch inferred for signal `\resultinterface.\temp_resultID' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7812
Latch inferred for signal `\resultinterface.\temp_newdata' from process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330': $auto$proc_dlatch.cc:427:proc_dlatch$7871
Latch inferred for signal `\sramcontroller.\tm3_sram_data_xhdl0' from process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314': $auto$proc_dlatch.cc:427:proc_dlatch$7912
Latch inferred for signal `\sramcontroller.\tm3_sram_addr' from process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314': $auto$proc_dlatch.cc:427:proc_dlatch$7997
Latch inferred for signal `\sramcontroller.\tm3_sram_we' from process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314': $auto$proc_dlatch.cc:427:proc_dlatch$8082
Latch inferred for signal `\sramcontroller.\tm3_sram_oe' from process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314': $auto$proc_dlatch.cc:427:proc_dlatch$8147
Latch inferred for signal `\sramcontroller.\tm3_sram_adsp' from process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314': $auto$proc_dlatch.cc:427:proc_dlatch$8236
Latch inferred for signal `\sramcontroller.\next_state' from process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314': $auto$proc_dlatch.cc:427:proc_dlatch$8277
Latch inferred for signal `\sramcontroller.\temp_statepeek' from process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314': $auto$proc_dlatch.cc:427:proc_dlatch$8318
Latch inferred for signal `\sramcontroller.\want_addr' from process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314': $auto$proc_dlatch.cc:427:proc_dlatch$8359
Latch inferred for signal `\sramcontroller.\want_data' from process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314': $auto$proc_dlatch.cc:427:proc_dlatch$8400
Latch inferred for signal `\sramcontroller.\temp_data' from process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314': $auto$proc_dlatch.cc:427:proc_dlatch$8411
Latch inferred for signal `\sramcontroller.\temp_datavalid' from process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314': $auto$proc_dlatch.cc:427:proc_dlatch$8446
Latch inferred for signal `\sramcontroller.\temp_waddress' from process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314': $auto$proc_dlatch.cc:427:proc_dlatch$8499
Latch inferred for signal `\vblockramcontroller.\we' from process `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591$298': $auto$proc_dlatch.cc:427:proc_dlatch$8584
Latch inferred for signal `\vblockramcontroller.\next_state' from process `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591$298': $auto$proc_dlatch.cc:427:proc_dlatch$8625
Latch inferred for signal `\vblockramcontroller.\want_addr' from process `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591$298': $auto$proc_dlatch.cc:427:proc_dlatch$8666
Latch inferred for signal `\vblockramcontroller.\want_data' from process `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591$298': $auto$proc_dlatch.cc:427:proc_dlatch$8707
Latch inferred for signal `\vblockramcontroller.\temp_data' from process `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591$298': $auto$proc_dlatch.cc:427:proc_dlatch$8718
Latch inferred for signal `\vblockramcontroller.\temp_waddr' from process `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591$298': $auto$proc_dlatch.cc:427:proc_dlatch$8771
Latch inferred for signal `\vblockramcontroller.\temp_datavalid' from process `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591$298': $auto$proc_dlatch.cc:427:proc_dlatch$8806
Latch inferred for signal `\onlyonecycle.\next_state' from process `\onlyonecycle.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1480$289': $auto$proc_dlatch.cc:427:proc_dlatch$8829
Latch inferred for signal `\onlyonecycle.\temp_count' from process `\onlyonecycle.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1480$289': $auto$proc_dlatch.cc:427:proc_dlatch$8846
Latch inferred for signal `\onlyonecycle.\output_xhdl0' from process `\onlyonecycle.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1480$289': $auto$proc_dlatch.cc:427:proc_dlatch$8869
Latch inferred for signal `\boundcontroller.\raygroupwe' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$8928
Latch inferred for signal `\boundcontroller.\raygroupid' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$8969
Latch inferred for signal `\boundcontroller.\enablenear' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$8992
Latch inferred for signal `\boundcontroller.\next_state' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9117
Latch inferred for signal `\boundcontroller.\temp_busy' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9242
Latch inferred for signal `\boundcontroller.\lhreset' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9253
Latch inferred for signal `\boundcontroller.\bcvalid' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9336
Latch inferred for signal `\boundcontroller.\temp_statepeek' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9461
Latch inferred for signal `\boundcontroller.\temp_raygroupoutl' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9472
Latch inferred for signal `\boundcontroller.\temp_cts' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9617
Latch inferred for signal `\boundcontroller.\temp_passCTSout' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9858
Latch inferred for signal `\boundcontroller.\temp_resetcount' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9881
Latch inferred for signal `\boundcontroller.\temp_l0reset' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9916
Latch inferred for signal `\boundcontroller.\temp_addr' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9939
Latch inferred for signal `\boundcontroller.\temp_startAddr' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9956
Latch inferred for signal `\boundcontroller.\temp_boundNodeIDout' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9973
Latch inferred for signal `\boundcontroller.\temp_baseaddress' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$9990
Latch inferred for signal `\boundcontroller.\temp_hitmask [0]' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10025
Latch inferred for signal `\boundcontroller.\temp_hitmask [1]' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10060
Latch inferred for signal `\boundcontroller.\temp_hitmask [2]' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10095
Latch inferred for signal `\boundcontroller.\temp_hit1' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10122
Latch inferred for signal `\boundcontroller.\temp_hit2' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10149
Latch inferred for signal `\boundcontroller.\temp_hit3' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10176
Latch inferred for signal `\boundcontroller.\temp_triIDvalid' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10253
Latch inferred for signal `\boundcontroller.\temp_triID' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10270
Latch inferred for signal `\boundcontroller.\temp_lack' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10291
Latch inferred for signal `\boundcontroller.\temp_addrind' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10320
Latch inferred for signal `\boundcontroller.\temp_addrindvalid' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10365
Latch inferred for signal `\boundcontroller.\temp_tladdrvalid' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10482
Latch inferred for signal `\boundcontroller.\temp_tladdr' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10531
Latch inferred for signal `\boundcontroller.\temp_count' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10560
Latch inferred for signal `\boundcontroller.\temp_subcount' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10595
Latch inferred for signal `\boundcontroller.\temp_maskcount' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10612
Latch inferred for signal `\boundcontroller.\temp_triDatalatch' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10639
Latch inferred for signal `\boundcontroller.\temp_t1' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10660
Latch inferred for signal `\boundcontroller.\temp_u1' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10681
Latch inferred for signal `\boundcontroller.\temp_v1' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10702
Latch inferred for signal `\boundcontroller.\temp_id1' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10723
Latch inferred for signal `\boundcontroller.\temp_t2' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10744
Latch inferred for signal `\boundcontroller.\temp_u2' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10765
Latch inferred for signal `\boundcontroller.\temp_v2' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10786
Latch inferred for signal `\boundcontroller.\temp_id2' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10807
Latch inferred for signal `\boundcontroller.\temp_t3' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10828
Latch inferred for signal `\boundcontroller.\temp_u3' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10849
Latch inferred for signal `\boundcontroller.\temp_v3' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10870
Latch inferred for signal `\boundcontroller.\temp_id3' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98': $auto$proc_dlatch.cc:427:proc_dlatch$10891
Latch inferred for signal `\resulttransmit.\next_state' from process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488$67': $auto$proc_dlatch.cc:427:proc_dlatch$10950
Latch inferred for signal `\resulttransmit.\temp_rgResultData' from process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488$67': $auto$proc_dlatch.cc:427:proc_dlatch$11003
Latch inferred for signal `\resulttransmit.\temp_rgResultReady' from process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488$67': $auto$proc_dlatch.cc:427:proc_dlatch$11012
Latch inferred for signal `\resulttransmit.\temp_rgResultSource' from process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488$67': $auto$proc_dlatch.cc:427:proc_dlatch$11065
No latch inferred for signal `\paj_boundtop_hierarchy_no_mem.\boundNodeID' from process `\paj_boundtop_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:316$39'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\spram.\temp_reg' using process `\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2859$485'.
  created $dff cell `$procdff$11066' with positive edge clock.
Creating register for signal `\spram.\mem1' using process `\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2859$485'.
  created $dff cell `$procdff$11067' with positive edge clock.
Creating register for signal `\spram.\mem2' using process `\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2859$485'.
  created $dff cell `$procdff$11068' with positive edge clock.
Creating register for signal `\listhandler.\state' using process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2603$428'.
  created $dff cell `$procdff$11069' with positive edge clock.
Creating register for signal `\listhandler.\busy' using process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2603$428'.
  created $dff cell `$procdff$11070' with positive edge clock.
Creating register for signal `\listhandler.\peekstate' using process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2603$428'.
  created $dff cell `$procdff$11071' with positive edge clock.
Creating register for signal `\listhandler.\readlevel' using process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2603$428'.
  created $dff cell `$procdff$11072' with positive edge clock.
Creating register for signal `\listhandler.\writelevel' using process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2603$428'.
  created $dff cell `$procdff$11073' with positive edge clock.
Creating register for signal `\listhandler.\offset0' using process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2603$428'.
  created $dff cell `$procdff$11074' with positive edge clock.
Creating register for signal `\listhandler.\offset1' using process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2603$428'.
  created $dff cell `$procdff$11075' with positive edge clock.
Creating register for signal `\listhandler.\offset2' using process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2603$428'.
  created $dff cell `$procdff$11076' with positive edge clock.
Creating register for signal `\listhandler.\lvempty' using process `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2603$428'.
  created $dff cell `$procdff$11077' with positive edge clock.
Creating register for signal `\sortedstack.\data1' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11078' with positive edge clock.
Creating register for signal `\sortedstack.\data2' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11079' with positive edge clock.
Creating register for signal `\sortedstack.\key0' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11080' with positive edge clock.
Creating register for signal `\sortedstack.\key1' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11081' with positive edge clock.
Creating register for signal `\sortedstack.\key2' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11082' with positive edge clock.
Creating register for signal `\sortedstack.\key3' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11083' with positive edge clock.
Creating register for signal `\sortedstack.\key4' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11084' with positive edge clock.
Creating register for signal `\sortedstack.\key5' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11085' with positive edge clock.
Creating register for signal `\sortedstack.\key6' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11086' with positive edge clock.
Creating register for signal `\sortedstack.\key7' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11087' with positive edge clock.
Creating register for signal `\sortedstack.\data0' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11088' with positive edge clock.
Creating register for signal `\sortedstack.\data3' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11089' with positive edge clock.
Creating register for signal `\sortedstack.\data4' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11090' with positive edge clock.
Creating register for signal `\sortedstack.\data5' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11091' with positive edge clock.
Creating register for signal `\sortedstack.\data6' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11092' with positive edge clock.
Creating register for signal `\sortedstack.\data7' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11093' with positive edge clock.
Creating register for signal `\sortedstack.\full0' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11094' with positive edge clock.
Creating register for signal `\sortedstack.\full1' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11095' with positive edge clock.
Creating register for signal `\sortedstack.\full2' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11096' with positive edge clock.
Creating register for signal `\sortedstack.\full3' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11097' with positive edge clock.
Creating register for signal `\sortedstack.\full4' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11098' with positive edge clock.
Creating register for signal `\sortedstack.\full5' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11099' with positive edge clock.
Creating register for signal `\sortedstack.\full6' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11100' with positive edge clock.
Creating register for signal `\sortedstack.\full7' using process `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
  created $dff cell `$procdff$11101' with positive edge clock.
Creating register for signal `\rayinterface.\raydata' using process `\rayinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2201$333'.
  created $dff cell `$procdff$11102' with positive edge clock.
Creating register for signal `\rayinterface.\rayaddr' using process `\rayinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2201$333'.
  created $dff cell `$procdff$11103' with positive edge clock.
Creating register for signal `\rayinterface.\raywe' using process `\rayinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2201$333'.
  created $dff cell `$procdff$11104' with positive edge clock.
Creating register for signal `\rayinterface.\rgDone' using process `\rayinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2201$333'.
  created $dff cell `$procdff$11105' with positive edge clock.
Creating register for signal `\rayinterface.\rgDatal' using process `\rayinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2201$333'.
  created $dff cell `$procdff$11106' with positive edge clock.
Creating register for signal `\rayinterface.\rgAddrl' using process `\rayinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2201$333'.
  created $dff cell `$procdff$11107' with positive edge clock.
Creating register for signal `\rayinterface.\rgWEl' using process `\rayinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2201$333'.
  created $dff cell `$procdff$11108' with positive edge clock.
Creating register for signal `\rayinterface.\rgAddrValidl' using process `\rayinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2201$333'.
  created $dff cell `$procdff$11109' with positive edge clock.
Creating register for signal `\resultinterface.\state' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11110' with positive edge clock.
Creating register for signal `\resultinterface.\newdata' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11111' with positive edge clock.
Creating register for signal `\resultinterface.\resultID' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11112' with positive edge clock.
Creating register for signal `\resultinterface.\t1b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11113' with positive edge clock.
Creating register for signal `\resultinterface.\t2b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11114' with positive edge clock.
Creating register for signal `\resultinterface.\t3b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11115' with positive edge clock.
Creating register for signal `\resultinterface.\u1b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11116' with positive edge clock.
Creating register for signal `\resultinterface.\u2b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11117' with positive edge clock.
Creating register for signal `\resultinterface.\u3b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11118' with positive edge clock.
Creating register for signal `\resultinterface.\v1b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11119' with positive edge clock.
Creating register for signal `\resultinterface.\v2b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11120' with positive edge clock.
Creating register for signal `\resultinterface.\v3b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11121' with positive edge clock.
Creating register for signal `\resultinterface.\id1b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11122' with positive edge clock.
Creating register for signal `\resultinterface.\id2b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11123' with positive edge clock.
Creating register for signal `\resultinterface.\id3b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11124' with positive edge clock.
Creating register for signal `\resultinterface.\hit1b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11125' with positive edge clock.
Creating register for signal `\resultinterface.\hit2b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11126' with positive edge clock.
Creating register for signal `\resultinterface.\hit3b' using process `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
  created $dff cell `$procdff$11127' with positive edge clock.
Creating register for signal `\sramcontroller.\data' using process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1796$312'.
  created $dff cell `$procdff$11128' with positive edge clock.
Creating register for signal `\sramcontroller.\state' using process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1796$312'.
  created $dff cell `$procdff$11129' with positive edge clock.
Creating register for signal `\sramcontroller.\statepeek' using process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1796$312'.
  created $dff cell `$procdff$11130' with positive edge clock.
Creating register for signal `\sramcontroller.\datavalid' using process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1796$312'.
  created $dff cell `$procdff$11131' with positive edge clock.
Creating register for signal `\sramcontroller.\waddress' using process `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1796$312'.
  created $dff cell `$procdff$11132' with positive edge clock.
Creating register for signal `\vblockramcontroller.\data' using process `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1572$296'.
  created $dff cell `$procdff$11133' with positive edge clock.
Creating register for signal `\vblockramcontroller.\state' using process `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1572$296'.
  created $dff cell `$procdff$11134' with positive edge clock.
Creating register for signal `\vblockramcontroller.\datavalid' using process `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1572$296'.
  created $dff cell `$procdff$11135' with positive edge clock.
Creating register for signal `\vblockramcontroller.\waddr' using process `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1572$296'.
  created $dff cell `$procdff$11136' with positive edge clock.
Creating register for signal `\onlyonecycle.\state' using process `\onlyonecycle.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1465$287'.
  created $dff cell `$procdff$11137' with positive edge clock.
Creating register for signal `\onlyonecycle.\count' using process `\onlyonecycle.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1465$287'.
  created $dff cell `$procdff$11138' with positive edge clock.
Creating register for signal `\boundcontroller.\addr' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11139' with positive edge clock.
Creating register for signal `\boundcontroller.\triIDvalid' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11140' with positive edge clock.
Creating register for signal `\boundcontroller.\triID' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11141' with positive edge clock.
Creating register for signal `\boundcontroller.\tladdr' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11142' with positive edge clock.
Creating register for signal `\boundcontroller.\tladdrvalid' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11143' with positive edge clock.
Creating register for signal `\boundcontroller.\state' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11144' with positive edge clock.
Creating register for signal `\boundcontroller.\busy' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11145' with positive edge clock.
Creating register for signal `\boundcontroller.\l0reset' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11146' with positive edge clock.
Creating register for signal `\boundcontroller.\baseaddress' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11147' with positive edge clock.
Creating register for signal `\boundcontroller.\boundNodeIDout' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11148' with positive edge clock.
Creating register for signal `\boundcontroller.\hitmask' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11149' with positive edge clock.
Creating register for signal `\boundcontroller.\lack' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11150' with positive edge clock.
Creating register for signal `\boundcontroller.\addrind' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11151' with positive edge clock.
Creating register for signal `\boundcontroller.\addrindvalid' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11152' with positive edge clock.
Creating register for signal `\boundcontroller.\t1' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11153' with positive edge clock.
Creating register for signal `\boundcontroller.\t2' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11154' with positive edge clock.
Creating register for signal `\boundcontroller.\t3' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11155' with positive edge clock.
Creating register for signal `\boundcontroller.\u1' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11156' with positive edge clock.
Creating register for signal `\boundcontroller.\u2' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11157' with positive edge clock.
Creating register for signal `\boundcontroller.\u3' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11158' with positive edge clock.
Creating register for signal `\boundcontroller.\v1' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11159' with positive edge clock.
Creating register for signal `\boundcontroller.\v2' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11160' with positive edge clock.
Creating register for signal `\boundcontroller.\v3' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11161' with positive edge clock.
Creating register for signal `\boundcontroller.\id1' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11162' with positive edge clock.
Creating register for signal `\boundcontroller.\id2' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11163' with positive edge clock.
Creating register for signal `\boundcontroller.\id3' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11164' with positive edge clock.
Creating register for signal `\boundcontroller.\hit1' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11165' with positive edge clock.
Creating register for signal `\boundcontroller.\hit2' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11166' with positive edge clock.
Creating register for signal `\boundcontroller.\hit3' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11167' with positive edge clock.
Creating register for signal `\boundcontroller.\resetcnt' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11168' with positive edge clock.
Creating register for signal `\boundcontroller.\passCTSout' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11169' with positive edge clock.
Creating register for signal `\boundcontroller.\statepeek' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11170' with positive edge clock.
Creating register for signal `\boundcontroller.\cts' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11171' with positive edge clock.
Creating register for signal `\boundcontroller.\startAddr' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11172' with positive edge clock.
Creating register for signal `\boundcontroller.\resetcount' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11173' with positive edge clock.
Creating register for signal `\boundcontroller.\raygroupoutl' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11174' with positive edge clock.
Creating register for signal `\boundcontroller.\count' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11175' with positive edge clock.
Creating register for signal `\boundcontroller.\triDatalatch' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11176' with positive edge clock.
Creating register for signal `\boundcontroller.\subcount' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11177' with positive edge clock.
Creating register for signal `\boundcontroller.\maskcount' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
  created $dff cell `$procdff$11178' with positive edge clock.
Creating register for signal `\resulttransmit.\rgResultData' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11179' with positive edge clock.
Creating register for signal `\resulttransmit.\rgResultReady' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11180' with positive edge clock.
Creating register for signal `\resulttransmit.\rgResultSource' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11181' with positive edge clock.
Creating register for signal `\resulttransmit.\state' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11182' with positive edge clock.
Creating register for signal `\resulttransmit.\hit01al' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11183' with positive edge clock.
Creating register for signal `\resulttransmit.\hit01bl' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11184' with positive edge clock.
Creating register for signal `\resulttransmit.\hit01cl' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11185' with positive edge clock.
Creating register for signal `\resulttransmit.\hit10al' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11186' with positive edge clock.
Creating register for signal `\resulttransmit.\hit10bl' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11187' with positive edge clock.
Creating register for signal `\resulttransmit.\hit10cl' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11188' with positive edge clock.
Creating register for signal `\resulttransmit.\pending01' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11189' with positive edge clock.
Creating register for signal `\resulttransmit.\pending10' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11190' with positive edge clock.
Creating register for signal `\resulttransmit.\valid01d' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11191' with positive edge clock.
Creating register for signal `\resulttransmit.\valid10d' using process `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
  created $dff cell `$procdff$11192' with positive edge clock.
Creating register for signal `\paj_boundtop_hierarchy_no_mem.\oldresultid' using process `\paj_boundtop_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:340$57'.
  created $dff cell `$procdff$11193' with positive edge clock.
Creating register for signal `\paj_boundtop_hierarchy_no_mem.\reset' using process `\paj_boundtop_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:340$57'.
  created $dff cell `$procdff$11194' with positive edge clock.
Creating register for signal `\paj_boundtop_hierarchy_no_mem.\peeklatch' using process `\paj_boundtop_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:340$57'.
  created $dff cell `$procdff$11195' with positive edge clock.
Creating register for signal `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.\out' using process `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:21$500'.
  created $dff cell `$procdff$11196' with positive edge clock.
Creating register for signal `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:23$499_ADDR' using process `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:21$500'.
  created $dff cell `$procdff$11197' with positive edge clock.
Creating register for signal `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:23$499_DATA' using process `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:21$500'.
  created $dff cell `$procdff$11198' with positive edge clock.
Creating register for signal `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:23$499_EN' using process `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:21$500'.
  created $dff cell `$procdff$11199' with positive edge clock.
Creating register for signal `\resultcounter.\count' using process `\resultcounter.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2887$491'.
  created $dff cell `$procdff$11200' with positive edge clock.
Creating register for signal `\resultcounter.\curr' using process `\resultcounter.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2887$491'.
  created $dff cell `$procdff$11201' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2859$485'.
Removing empty process `spram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2859$485'.
Found and cleaned up 36 empty switches in `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430'.
Removing empty process `listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632$430'.
Found and cleaned up 1 empty switch in `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2603$428'.
Removing empty process `listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2603$428'.
Found and cleaned up 3 empty switches in `\listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2580$424'.
Removing empty process `listhandler.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2580$424'.
Found and cleaned up 10 empty switches in `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
Removing empty process `sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2338$387'.
Found and cleaned up 7 empty switches in `\sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2299$364'.
Removing empty process `sortedstack.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2299$364'.
Found and cleaned up 4 empty switches in `\rayinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2201$333'.
Removing empty process `rayinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2201$333'.
Found and cleaned up 3 empty switches in `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330'.
Removing empty process `resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091$330'.
Found and cleaned up 1 empty switch in `\resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
Removing empty process `resultinterface.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2043$328'.
Found and cleaned up 11 empty switches in `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314'.
Removing empty process `sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816$314'.
Found and cleaned up 1 empty switch in `\sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1796$312'.
Removing empty process `sramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1796$312'.
Found and cleaned up 11 empty switches in `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591$298'.
Removing empty process `vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591$298'.
Found and cleaned up 1 empty switch in `\vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1572$296'.
Removing empty process `vblockramcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1572$296'.
Found and cleaned up 4 empty switches in `\onlyonecycle.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1480$289'.
Removing empty process `onlyonecycle.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1480$289'.
Found and cleaned up 1 empty switch in `\onlyonecycle.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1465$287'.
Removing empty process `onlyonecycle.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1465$287'.
Found and cleaned up 61 empty switches in `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98'.
Removing empty process `boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:862$98'.
Found and cleaned up 2 empty switches in `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
Removing empty process `boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:763$89'.
Found and cleaned up 3 empty switches in `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488$67'.
Removing empty process `resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488$67'.
Found and cleaned up 5 empty switches in `\resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
Removing empty process `resulttransmit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:444$61'.
Found and cleaned up 3 empty switches in `\paj_boundtop_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:340$57'.
Removing empty process `paj_boundtop_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:340$57'.
Found and cleaned up 2 empty switches in `\paj_boundtop_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:316$39'.
Removing empty process `paj_boundtop_hierarchy_no_mem.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:316$39'.
Found and cleaned up 1 empty switch in `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:21$500'.
Removing empty process `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:21$500'.
Found and cleaned up 2 empty switches in `\resultcounter.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2887$491'.
Removing empty process `resultcounter.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2887$491'.
Cleaned up 174 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module spram.
<suppressed ~1 debug messages>
Optimizing module listhandler.
<suppressed ~930 debug messages>
Optimizing module sortedstack.
<suppressed ~18 debug messages>
Optimizing module rayinterface.
<suppressed ~6 debug messages>
Optimizing module resultinterface.
<suppressed ~120 debug messages>
Optimizing module sramcontroller.
<suppressed ~226 debug messages>
Optimizing module spramblock.
Optimizing module vblockramcontroller.
<suppressed ~123 debug messages>
Optimizing module onlyonecycle.
<suppressed ~30 debug messages>
Optimizing module boundcontroller.
<suppressed ~897 debug messages>
Optimizing module resulttransmit.
<suppressed ~52 debug messages>
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~7 debug messages>
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module resultcounter.
<suppressed ~5 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spram.
Optimizing module listhandler.
Optimizing module sortedstack.
Optimizing module rayinterface.
Optimizing module resultinterface.
Optimizing module sramcontroller.
Optimizing module spramblock.
Optimizing module vblockramcontroller.
Optimizing module onlyonecycle.
Optimizing module boundcontroller.
Optimizing module resulttransmit.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module resultcounter.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spram'.
Finding identical cells in module `\listhandler'.
<suppressed ~837 debug messages>
Finding identical cells in module `\sortedstack'.
<suppressed ~3 debug messages>
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultinterface'.
<suppressed ~183 debug messages>
Finding identical cells in module `\sramcontroller'.
<suppressed ~585 debug messages>
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\vblockramcontroller'.
<suppressed ~234 debug messages>
Finding identical cells in module `\onlyonecycle'.
<suppressed ~48 debug messages>
Finding identical cells in module `\boundcontroller'.
<suppressed ~1785 debug messages>
Finding identical cells in module `\resulttransmit'.
<suppressed ~177 debug messages>
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\resultcounter'.
Removed a total of 1284 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \listhandler..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1501.
    dead port 1/2 on $mux $procmux$1495.
    dead port 1/2 on $mux $procmux$1492.
Running muxtree optimizer on module \sortedstack..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2026.
    dead port 1/2 on $mux $procmux$2020.
    dead port 1/2 on $mux $procmux$2017.
    dead port 1/2 on $mux $procmux$2011.
    dead port 1/2 on $mux $procmux$2008.
    dead port 1/2 on $mux $procmux$2005.
    dead port 1/2 on $mux $procmux$1999.
    dead port 1/2 on $mux $procmux$1996.
    dead port 1/2 on $mux $procmux$1993.
    dead port 1/2 on $mux $procmux$1990.
    dead port 1/2 on $mux $procmux$1984.
    dead port 1/2 on $mux $procmux$1981.
    dead port 1/2 on $mux $procmux$1978.
    dead port 1/2 on $mux $procmux$1975.
    dead port 1/2 on $mux $procmux$1972.
    dead port 1/2 on $mux $procmux$1966.
    dead port 1/2 on $mux $procmux$1963.
    dead port 1/2 on $mux $procmux$1960.
    dead port 1/2 on $mux $procmux$1957.
    dead port 1/2 on $mux $procmux$1954.
    dead port 1/2 on $mux $procmux$1951.
    dead port 1/2 on $mux $procmux$1873.
    dead port 1/2 on $mux $procmux$1856.
    dead port 1/2 on $mux $procmux$1836.
    dead port 1/2 on $mux $procmux$1813.
    dead port 1/2 on $mux $procmux$1787.
    dead port 1/2 on $mux $procmux$1751.
    dead port 1/2 on $mux $procmux$1734.
    dead port 1/2 on $mux $procmux$1714.
    dead port 1/2 on $mux $procmux$1691.
    dead port 1/2 on $mux $procmux$1665.
    dead port 1/2 on $mux $procmux$1604.
    dead port 1/2 on $mux $procmux$1587.
    dead port 1/2 on $mux $procmux$1567.
    dead port 1/2 on $mux $procmux$1544.
    dead port 1/2 on $mux $procmux$1518.
Running muxtree optimizer on module \rayinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vblockramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \onlyonecycle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resulttransmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5360.
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultcounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 40 multiplexer ports.
<suppressed ~224 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spram.
  Optimizing cells in module \listhandler.
    New ctrl vector for $pmux cell $procmux$1413: $auto$opt_reduce.cc:134:opt_mux$11204
    New ctrl vector for $pmux cell $procmux$1408: $auto$opt_reduce.cc:134:opt_mux$11206
    New ctrl vector for $pmux cell $procmux$1447: { $procmux$1459_CMP $procmux$1448_CMP }
    New ctrl vector for $pmux cell $procmux$1418: $auto$opt_reduce.cc:134:opt_mux$11208
    New ctrl vector for $pmux cell $procmux$1442: { $procmux$1459_CMP $procmux$1448_CMP }
    New ctrl vector for $pmux cell $procmux$1432: { $procmux$1459_CMP $procmux$1448_CMP }
    New ctrl vector for $pmux cell $procmux$1437: $auto$opt_reduce.cc:134:opt_mux$11210
    New ctrl vector for $pmux cell $procmux$1428: $procmux$1448_CMP
    New ctrl vector for $pmux cell $procmux$1458: $procmux$1459_CMP
    New ctrl vector for $pmux cell $procmux$1453: $procmux$1459_CMP
  Optimizing cells in module \listhandler.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultinterface.
    New ctrl vector for $pmux cell $procmux$2141: { $procmux$2237_CMP $procmux$2195_CMP $procmux$2250_CMP $procmux$2227_CMP $procmux$2186_CMP $procmux$2242_CMP $procmux$2220_CMP $procmux$2180_CMP }
    New ctrl vector for $pmux cell $procmux$2130: $procmux$2180_CMP
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \sramcontroller.
    New ctrl vector for $pmux cell $procmux$2584: $auto$opt_reduce.cc:134:opt_mux$11212
    New ctrl vector for $pmux cell $procmux$2536: { $procmux$2605_CMP $procmux$2604_CMP $procmux$2603_CMP $procmux$2602_CMP $procmux$2609_CMP }
    New ctrl vector for $pmux cell $procmux$2532: $procmux$2604_CMP
    New ctrl vector for $pmux cell $procmux$2525: $procmux$2609_CMP
    New ctrl vector for $pmux cell $procmux$2568: { $procmux$2604_CMP $auto$opt_reduce.cc:134:opt_mux$11214 }
    New ctrl vector for $pmux cell $procmux$2592: $procmux$2604_CMP
    New ctrl vector for $pmux cell $procmux$2552: $auto$opt_reduce.cc:134:opt_mux$11216
    New ctrl vector for $pmux cell $procmux$2576: $auto$opt_reduce.cc:134:opt_mux$11218
    New ctrl vector for $pmux cell $procmux$2560: $auto$opt_reduce.cc:134:opt_mux$11220
    New ctrl vector for $pmux cell $procmux$2544: { $procmux$2605_CMP $procmux$2604_CMP $procmux$2603_CMP $procmux$2602_CMP $procmux$2609_CMP }
    New ctrl vector for $pmux cell $procmux$2600: $procmux$2604_CMP
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \vblockramcontroller.
    New ctrl vector for $pmux cell $procmux$2763: $auto$opt_reduce.cc:134:opt_mux$11222
    New ctrl vector for $pmux cell $procmux$2755: { $procmux$2792_CMP $procmux$2783_CMP $procmux$2782_CMP $procmux$2781_CMP $procmux$2780_CMP }
    New ctrl vector for $pmux cell $procmux$2751: $procmux$2782_CMP
    New ctrl vector for $pmux cell $procmux$2745: $procmux$2792_CMP
    New ctrl vector for $pmux cell $procmux$2779: $procmux$2782_CMP
    New ctrl vector for $pmux cell $procmux$2771: $auto$opt_reduce.cc:134:opt_mux$11224
  Optimizing cells in module \vblockramcontroller.
  Optimizing cells in module \onlyonecycle.
    New ctrl vector for $pmux cell $procmux$2837: $procmux$2839_CMP
    New ctrl vector for $pmux cell $procmux$2832: { $procmux$2839_CMP $procmux$2838_CMP }
    New ctrl vector for $pmux cell $procmux$2828: $procmux$2839_CMP
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \boundcontroller.
    New ctrl vector for $pmux cell $procmux$4807: { }
    New ctrl vector for $pmux cell $procmux$4795: $procmux$4978_CMP
    New ctrl vector for $pmux cell $procmux$4783: $auto$opt_reduce.cc:134:opt_mux$11226
    New ctrl vector for $pmux cell $procmux$4771: $auto$opt_reduce.cc:134:opt_mux$11228
    New ctrl vector for $pmux cell $procmux$4883: $procmux$4914_CMP
    New ctrl vector for $pmux cell $procmux$4726: { $procmux$4745_CMP $procmux$5087_CMP $procmux$4978_CMP $procmux$4742_CMP $procmux$5086_CMP $procmux$4740_CMP $procmux$4739_CMP $procmux$4738_CMP $procmux$5085_CMP $procmux$4929_CMP $procmux$4916_CMP $procmux$4977_CMP $procmux$4733_CMP $procmux$4914_CMP $procmux$4913_CMP $procmux$4730_CMP $procmux$5001_CMP $procmux$4992_CMP $procmux$4727_CMP }
    New ctrl vector for $pmux cell $procmux$4928: $procmux$4929_CMP
    New ctrl vector for $pmux cell $procmux$4874: $procmux$4914_CMP
    New ctrl vector for $pmux cell $procmux$4704: { $procmux$4745_CMP $procmux$5085_CMP $procmux$4992_CMP $auto$opt_reduce.cc:134:opt_mux$11230 }
    New ctrl vector for $pmux cell $procmux$3054: $procmux$4992_CMP
    New ctrl vector for $pmux cell $procmux$4902: { $auto$opt_reduce.cc:134:opt_mux$11232 $procmux$4913_CMP }
    New ctrl vector for $pmux cell $procmux$4912: $auto$opt_reduce.cc:134:opt_mux$11234
    New ctrl vector for $pmux cell $procmux$4641: $auto$opt_reduce.cc:134:opt_mux$11236
    New ctrl vector for $pmux cell $procmux$4682: { $procmux$4745_CMP $procmux$5087_CMP $procmux$4978_CMP $procmux$4742_CMP $procmux$5086_CMP $auto$opt_reduce.cc:134:opt_mux$11238 $procmux$4738_CMP $procmux$5085_CMP $procmux$4929_CMP $procmux$4916_CMP $procmux$4977_CMP $procmux$4733_CMP $procmux$4914_CMP $procmux$4913_CMP $procmux$4730_CMP $procmux$5001_CMP $procmux$4992_CMP $procmux$4727_CMP }
    New ctrl vector for $pmux cell $procmux$2865: { }
    New ctrl vector for $pmux cell $procmux$2849: { }
    New ctrl vector for $pmux cell $procmux$4894: $procmux$4977_CMP
    New ctrl vector for $pmux cell $procmux$5084: $procmux$5086_CMP
    New ctrl vector for $pmux cell $procmux$5070: { }
    New ctrl vector for $pmux cell $procmux$4654: { $procmux$4740_CMP $procmux$4913_CMP $procmux$4992_CMP }
    New ctrl vector for $pmux cell $procmux$5055: { $procmux$5086_CMP $procmux$5085_CMP }
    New ctrl vector for $pmux cell $procmux$5041: $procmux$5085_CMP
    New ctrl vector for $pmux cell $procmux$5027: $procmux$5085_CMP
    New ctrl vector for $pmux cell $procmux$5013: $procmux$5085_CMP
    New ctrl vector for $pmux cell $procmux$4991: $procmux$4992_CMP
    New ctrl vector for $pmux cell $procmux$4865: { }
    New ctrl vector for $pmux cell $procmux$4986: $procmux$4992_CMP
    New ctrl vector for $pmux cell $procmux$4981: $procmux$4992_CMP
    New ctrl vector for $pmux cell $procmux$4976: { }
    New ctrl vector for $pmux cell $procmux$4965: $procmux$4977_CMP
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \resulttransmit.
    New ctrl vector for $pmux cell $procmux$5275: { $procmux$5282_CMP $procmux$5281_CMP $procmux$5280_CMP $procmux$5279_CMP $procmux$5278_CMP $procmux$5277_CMP $procmux$5276_CMP }
    New ctrl vector for $pmux cell $procmux$5264: { $auto$opt_reduce.cc:134:opt_mux$11242 $auto$opt_reduce.cc:134:opt_mux$11240 }
    New ctrl vector for $pmux cell $procmux$5254: $auto$opt_reduce.cc:134:opt_mux$11244
    New ctrl vector for $pmux cell $procmux$5243: { $procmux$5283_CMP $procmux$5282_CMP $procmux$5281_CMP $procmux$5279_CMP $procmux$5278_CMP $procmux$5277_CMP $auto$opt_reduce.cc:134:opt_mux$11246 }
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
    Consolidated identical input bits for $mux cell $procmux$5366:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$5366_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5366_Y [0]
      New connections: $procmux$5366_Y [31:1] = { $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] $procmux$5366_Y [0] }
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \resultcounter.
Performed a total of 67 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spram'.
Finding identical cells in module `\listhandler'.
<suppressed ~9 debug messages>
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\sramcontroller'.
<suppressed ~6 debug messages>
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\vblockramcontroller'.
<suppressed ~3 debug messages>
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\boundcontroller'.
<suppressed ~6 debug messages>
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\resultcounter'.
Removed a total of 8 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$11068 ($dff) from module spram (D = \mem1, Q = \mem2).
Setting constant 0-bit at position 0 on $procdff$11066 ($dff) from module spram.
Setting constant 0-bit at position 1 on $procdff$11066 ($dff) from module spram.
Setting constant 0-bit at position 2 on $procdff$11066 ($dff) from module spram.
Setting constant 0-bit at position 3 on $procdff$11066 ($dff) from module spram.
Setting constant 0-bit at position 4 on $procdff$11066 ($dff) from module spram.
Setting constant 0-bit at position 5 on $procdff$11066 ($dff) from module spram.
Setting constant 0-bit at position 6 on $procdff$11066 ($dff) from module spram.
Setting constant 0-bit at position 7 on $procdff$11066 ($dff) from module spram.
Setting constant 0-bit at position 8 on $procdff$11066 ($dff) from module spram.
Setting constant 0-bit at position 9 on $procdff$11066 ($dff) from module spram.
Setting constant 0-bit at position 10 on $procdff$11066 ($dff) from module spram.
Setting constant 0-bit at position 11 on $procdff$11066 ($dff) from module spram.
Setting constant 0-bit at position 12 on $procdff$11066 ($dff) from module spram.
Adding EN signal on $procdff$11067 ($dff) from module spram (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2864$487_Y, Q = \mem1).
Adding SRST signal on $procdff$11073 ($dff) from module listhandler (D = \temp_writelevel, Q = \writelevel, rval = 2'00).
Adding SRST signal on $procdff$11072 ($dff) from module listhandler (D = \temp_readlevel, Q = \readlevel, rval = 2'00).
Adding EN signal on $procdff$11071 ($dff) from module listhandler (D = \temp_peekstate, Q = \peekstate).
Adding SRST signal on $procdff$11070 ($dff) from module listhandler (D = \temp_busy, Q = \busy, rval = 1'0).
Adding SRST signal on $procdff$11069 ($dff) from module listhandler (D = \next_state, Q = \state, rval = 2'00).
Adding SRST signal on $procdff$11077 ($dff) from module listhandler (D = \temp_lvempty, Q = \lvempty, rval = 3'001).
Adding SRST signal on $procdff$11076 ($dff) from module listhandler (D = \temp_offset2, Q = \offset2, rval = 3'000).
Adding SRST signal on $procdff$11075 ($dff) from module listhandler (D = \temp_offset1, Q = \offset1, rval = 3'000).
Adding SRST signal on $procdff$11074 ($dff) from module listhandler (D = \temp_offset0, Q = \offset0, rval = 3'000).
Adding SRST signal on $procdff$11101 ($dff) from module sortedstack (D = $procmux$1529_Y, Q = \full7, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$11258 ($sdff) from module sortedstack (D = $procmux$1527_Y, Q = \full7).
Adding SRST signal on $procdff$11100 ($dff) from module sortedstack (D = $procmux$1555_Y, Q = \full6, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$11264 ($sdff) from module sortedstack (D = $procmux$1553_Y, Q = \full6).
Adding SRST signal on $procdff$11099 ($dff) from module sortedstack (D = $procmux$1578_Y, Q = \full5, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$11270 ($sdff) from module sortedstack (D = $procmux$1576_Y, Q = \full5).
Adding SRST signal on $procdff$11098 ($dff) from module sortedstack (D = $procmux$1598_Y, Q = \full4, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$11276 ($sdff) from module sortedstack (D = $procmux$1596_Y, Q = \full4).
Adding SRST signal on $procdff$11097 ($dff) from module sortedstack (D = $procmux$1615_Y, Q = \full3, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$11282 ($sdff) from module sortedstack (D = $procmux$1613_Y, Q = \full3).
Adding SRST signal on $procdff$11096 ($dff) from module sortedstack (D = $procmux$1629_Y, Q = \full2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$11288 ($sdff) from module sortedstack (D = $procmux$1627_Y, Q = \full2).
Adding SRST signal on $procdff$11095 ($dff) from module sortedstack (D = $procmux$1640_Y, Q = \full1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$11294 ($sdff) from module sortedstack (D = $procmux$1638_Y, Q = \full1).
Adding SRST signal on $procdff$11094 ($dff) from module sortedstack (D = $procmux$1648_Y, Q = \full0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$11300 ($sdff) from module sortedstack (D = 1'1, Q = \full0).
Adding SRST signal on $procdff$11093 ($dff) from module sortedstack (D = $procmux$1676_Y, Q = \data7, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$11304 ($sdff) from module sortedstack (D = $procmux$1674_Y, Q = \data7).
Adding SRST signal on $procdff$11092 ($dff) from module sortedstack (D = $procmux$1702_Y, Q = \data6, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$11310 ($sdff) from module sortedstack (D = $procmux$1700_Y, Q = \data6).
Adding SRST signal on $procdff$11091 ($dff) from module sortedstack (D = $procmux$1725_Y, Q = \data5, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$11316 ($sdff) from module sortedstack (D = $procmux$1723_Y, Q = \data5).
Adding SRST signal on $procdff$11089 ($dff) from module sortedstack (D = $procmux$1762_Y, Q = \data3, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$11322 ($sdff) from module sortedstack (D = $procmux$1760_Y, Q = \data3).
Adding SRST signal on $procdff$11090 ($dff) from module sortedstack (D = $procmux$1745_Y, Q = \data4, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$11328 ($sdff) from module sortedstack (D = $procmux$1743_Y, Q = \data4).
Adding SRST signal on $procdff$11078 ($dff) from module sortedstack (D = $procmux$1942_Y, Q = \data1, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$11334 ($sdff) from module sortedstack (D = $procmux$1940_Y, Q = \data1).
Adding SRST signal on $procdff$11079 ($dff) from module sortedstack (D = $procmux$1931_Y, Q = \data2, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$11340 ($sdff) from module sortedstack (D = $procmux$1929_Y, Q = \data2).
Adding SRST signal on $procdff$11080 ($dff) from module sortedstack (D = $procmux$1917_Y, Q = \key0, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$11346 ($sdff) from module sortedstack (D = \keyin, Q = \key0).
Adding SRST signal on $procdff$11081 ($dff) from module sortedstack (D = $procmux$1909_Y, Q = \key1, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$11350 ($sdff) from module sortedstack (D = $procmux$1907_Y, Q = \key1).
Adding SRST signal on $procdff$11082 ($dff) from module sortedstack (D = $procmux$1898_Y, Q = \key2, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$11356 ($sdff) from module sortedstack (D = $procmux$1896_Y, Q = \key2).
Adding SRST signal on $procdff$11083 ($dff) from module sortedstack (D = $procmux$1884_Y, Q = \key3, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$11362 ($sdff) from module sortedstack (D = $procmux$1882_Y, Q = \key3).
Adding SRST signal on $procdff$11084 ($dff) from module sortedstack (D = $procmux$1867_Y, Q = \key4, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$11368 ($sdff) from module sortedstack (D = $procmux$1865_Y, Q = \key4).
Adding SRST signal on $procdff$11085 ($dff) from module sortedstack (D = $procmux$1847_Y, Q = \key5, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$11374 ($sdff) from module sortedstack (D = $procmux$1845_Y, Q = \key5).
Adding SRST signal on $procdff$11086 ($dff) from module sortedstack (D = $procmux$1824_Y, Q = \key6, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$11380 ($sdff) from module sortedstack (D = $procmux$1822_Y, Q = \key6).
Adding SRST signal on $procdff$11087 ($dff) from module sortedstack (D = $procmux$1798_Y, Q = \key7, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$11386 ($sdff) from module sortedstack (D = $procmux$1796_Y, Q = \key7).
Adding SRST signal on $procdff$11088 ($dff) from module sortedstack (D = $procmux$1770_Y, Q = \data0, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:262:slice$11392 ($sdff) from module sortedstack (D = \datain, Q = \data0).
Adding SRST signal on $procdff$11109 ($dff) from module rayinterface (D = \rgAddrValid, Q = \rgAddrValidl, rval = 1'0).
Adding SRST signal on $procdff$11108 ($dff) from module rayinterface (D = \rgWE, Q = \rgWEl, rval = 3'000).
Adding SRST signal on $procdff$11107 ($dff) from module rayinterface (D = \rgAddr, Q = \rgAddrl, rval = 4'0000).
Adding SRST signal on $procdff$11102 ($dff) from module rayinterface (D = $procmux$2044_Y, Q = \raydata [0], rval = 1'0).
Adding SRST signal on $procdff$11102 ($dff) from module rayinterface (D = $procmux$2032_Y, Q = \raydata [31:1], rval = 31'0000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$11400 ($sdff) from module rayinterface (D = \rgDatal [31:1], Q = \raydata [31:1]).
Adding EN signal on $auto$ff.cc:262:slice$11399 ($sdff) from module rayinterface (D = $procmux$2044_Y, Q = \raydata [0]).
Adding SRST signal on $procdff$11103 ($dff) from module rayinterface (D = $procmux$2082_Y, Q = \rayaddr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$11407 ($sdff) from module rayinterface (D = $procmux$2082_Y, Q = \rayaddr).
Adding SRST signal on $procdff$11104 ($dff) from module rayinterface (D = $procmux$2062_Y, Q = \raywe, rval = 3'000).
Adding SRST signal on $procdff$11105 ($dff) from module rayinterface (D = $procmux$2073_Y, Q = \rgDone, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$11412 ($sdff) from module rayinterface (D = $procmux$2073_Y, Q = \rgDone).
Adding SRST signal on $procdff$11106 ($dff) from module rayinterface (D = \rgData, Q = \rgDatal, rval = 0).
Adding SRST signal on $procdff$11127 ($dff) from module resultinterface (D = \temp_hit3b, Q = \hit3b, rval = 1'0).
Adding SRST signal on $procdff$11126 ($dff) from module resultinterface (D = \temp_hit2b, Q = \hit2b, rval = 1'0).
Adding SRST signal on $procdff$11125 ($dff) from module resultinterface (D = \temp_hit1b, Q = \hit1b, rval = 1'0).
Adding SRST signal on $procdff$11124 ($dff) from module resultinterface (D = \temp_id3b, Q = \id3b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11123 ($dff) from module resultinterface (D = \temp_id2b, Q = \id2b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11122 ($dff) from module resultinterface (D = \temp_id1b, Q = \id1b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11121 ($dff) from module resultinterface (D = \temp_v3b, Q = \v3b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11120 ($dff) from module resultinterface (D = \temp_v2b, Q = \v2b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11119 ($dff) from module resultinterface (D = \temp_v1b, Q = \v1b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11118 ($dff) from module resultinterface (D = \temp_u3b, Q = \u3b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11117 ($dff) from module resultinterface (D = \temp_u2b, Q = \u2b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11116 ($dff) from module resultinterface (D = \temp_u1b, Q = \u1b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11115 ($dff) from module resultinterface (D = \temp_t3b, Q = \t3b, rval = 0).
Adding SRST signal on $procdff$11114 ($dff) from module resultinterface (D = \temp_t2b, Q = \t2b, rval = 0).
Adding SRST signal on $procdff$11113 ($dff) from module resultinterface (D = \temp_t1b, Q = \t1b, rval = 0).
Adding SRST signal on $procdff$11112 ($dff) from module resultinterface (D = \temp_resultID, Q = \resultID, rval = 2'00).
Adding SRST signal on $procdff$11111 ($dff) from module resultinterface (D = \temp_newdata, Q = \newdata, rval = 1'0).
Adding SRST signal on $procdff$11110 ($dff) from module resultinterface (D = \next_state, Q = \state, rval = 4'0000).
Adding SRST signal on $procdff$11132 ($dff) from module sramcontroller (D = \temp_waddress, Q = \waddress, rval = 18'000000000000000000).
Adding SRST signal on $procdff$11131 ($dff) from module sramcontroller (D = \temp_datavalid, Q = \datavalid, rval = 1'0).
Adding EN signal on $procdff$11130 ($dff) from module sramcontroller (D = \temp_statepeek, Q = \statepeek).
Adding SRST signal on $procdff$11129 ($dff) from module sramcontroller (D = \next_state, Q = \state, rval = 3'000).
Adding SRST signal on $procdff$11128 ($dff) from module sramcontroller (D = \temp_data, Q = \data, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$11136 ($dff) from module vblockramcontroller (D = \temp_waddr, Q = \waddr, rval = 10'0000000000).
Adding SRST signal on $procdff$11135 ($dff) from module vblockramcontroller (D = \temp_datavalid, Q = \datavalid, rval = 1'0).
Adding SRST signal on $procdff$11134 ($dff) from module vblockramcontroller (D = \next_state, Q = \state, rval = 3'000).
Adding SRST signal on $procdff$11133 ($dff) from module vblockramcontroller (D = \temp_data, Q = \data, rval = 0).
Adding SRST signal on $procdff$11138 ($dff) from module onlyonecycle (D = \temp_count, Q = \count, rval = 1'0).
Adding SRST signal on $procdff$11137 ($dff) from module onlyonecycle (D = \next_state, Q = \state, rval = 2'00).
Adding SRST signal on $procdff$11178 ($dff) from module boundcontroller (D = \temp_maskcount, Q = \maskcount, rval = 2'00).
Adding SRST signal on $procdff$11177 ($dff) from module boundcontroller (D = \temp_subcount, Q = \subcount, rval = 2'00).
Adding SRST signal on $procdff$11176 ($dff) from module boundcontroller (D = \temp_triDatalatch, Q = \triDatalatch, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$11175 ($dff) from module boundcontroller (D = \temp_count, Q = \count, rval = 14'00000000000000).
Adding SRST signal on $procdff$11174 ($dff) from module boundcontroller (D = \temp_raygroupoutl, Q = \raygroupoutl, rval = 2'00).
Adding SRST signal on $procdff$11173 ($dff) from module boundcontroller (D = \temp_resetcount, Q = \resetcount, rval = 3'000).
Adding SRST signal on $procdff$11172 ($dff) from module boundcontroller (D = \temp_startAddr, Q = \startAddr, rval = 12'000000000000).
Adding SRST signal on $procdff$11171 ($dff) from module boundcontroller (D = \temp_cts, Q = \cts, rval = 1'0).
Adding EN signal on $procdff$11170 ($dff) from module boundcontroller (D = \temp_statepeek, Q = \statepeek).
Adding SRST signal on $procdff$11169 ($dff) from module boundcontroller (D = \temp_passCTSout, Q = \passCTSout, rval = 1'0).
Adding SRST signal on $procdff$11168 ($dff) from module boundcontroller (D = $procmux$5167_Y, Q = \resetcnt, rval = 1'0).
Adding SRST signal on $procdff$11167 ($dff) from module boundcontroller (D = \temp_hit3, Q = \hit3, rval = 1'0).
Adding SRST signal on $procdff$11166 ($dff) from module boundcontroller (D = \temp_hit2, Q = \hit2, rval = 1'0).
Adding SRST signal on $procdff$11165 ($dff) from module boundcontroller (D = \temp_hit1, Q = \hit1, rval = 1'0).
Adding SRST signal on $procdff$11164 ($dff) from module boundcontroller (D = \temp_id3, Q = \id3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11163 ($dff) from module boundcontroller (D = \temp_id2, Q = \id2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11162 ($dff) from module boundcontroller (D = \temp_id1, Q = \id1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11161 ($dff) from module boundcontroller (D = \temp_v3, Q = \v3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11160 ($dff) from module boundcontroller (D = \temp_v2, Q = \v2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11159 ($dff) from module boundcontroller (D = \temp_v1, Q = \v1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11158 ($dff) from module boundcontroller (D = \temp_u3, Q = \u3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11157 ($dff) from module boundcontroller (D = \temp_u2, Q = \u2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11156 ($dff) from module boundcontroller (D = \temp_u1, Q = \u1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11155 ($dff) from module boundcontroller (D = \temp_t3, Q = \t3, rval = 0).
Adding SRST signal on $procdff$11154 ($dff) from module boundcontroller (D = \temp_t2, Q = \t2, rval = 0).
Adding SRST signal on $procdff$11153 ($dff) from module boundcontroller (D = \temp_t1, Q = \t1, rval = 0).
Adding SRST signal on $procdff$11152 ($dff) from module boundcontroller (D = \temp_addrindvalid, Q = \addrindvalid, rval = 1'0).
Adding SRST signal on $procdff$11151 ($dff) from module boundcontroller (D = \temp_addrind, Q = \addrind, rval = 10'0000000000).
Adding SRST signal on $procdff$11150 ($dff) from module boundcontroller (D = \temp_lack, Q = \lack, rval = 1'0).
Adding SRST signal on $procdff$11149 ($dff) from module boundcontroller (D = \temp_hitmask, Q = \hitmask, rval = 3'001).
Adding SRST signal on $procdff$11148 ($dff) from module boundcontroller (D = \temp_boundNodeIDout, Q = \boundNodeIDout, rval = 10'0000000000).
Adding SRST signal on $procdff$11147 ($dff) from module boundcontroller (D = \temp_baseaddress, Q = \baseaddress, rval = 2'00).
Adding SRST signal on $procdff$11146 ($dff) from module boundcontroller (D = \temp_l0reset, Q = \l0reset, rval = 1'0).
Adding SRST signal on $procdff$11145 ($dff) from module boundcontroller (D = \temp_busy, Q = \busy, rval = 1'0).
Adding SRST signal on $procdff$11144 ($dff) from module boundcontroller (D = \next_state, Q = \state, rval = 5'00000).
Adding SRST signal on $procdff$11143 ($dff) from module boundcontroller (D = \temp_tladdrvalid, Q = \tladdrvalid, rval = 1'0).
Adding SRST signal on $procdff$11142 ($dff) from module boundcontroller (D = \temp_tladdr, Q = \tladdr, rval = 18'000000000000000000).
Adding SRST signal on $procdff$11141 ($dff) from module boundcontroller (D = \temp_triID, Q = \triID, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11140 ($dff) from module boundcontroller (D = \temp_triIDvalid, Q = \triIDvalid, rval = 1'0).
Adding SRST signal on $procdff$11139 ($dff) from module boundcontroller (D = \temp_addr, Q = \addr, rval = 12'000000000000).
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$9253 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$10291 ($dlatch) from module boundcontroller.
Adding EN signal on $procdff$11192 ($dff) from module resulttransmit (D = \valid10, Q = \valid10d).
Adding EN signal on $procdff$11191 ($dff) from module resulttransmit (D = \valid01, Q = \valid01d).
Adding SRST signal on $procdff$11190 ($dff) from module resulttransmit (D = $procmux$5302_Y, Q = \pending10, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$11492 ($sdff) from module resulttransmit (D = 1'1, Q = \pending10).
Adding SRST signal on $procdff$11189 ($dff) from module resulttransmit (D = $procmux$5307_Y, Q = \pending01, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$11494 ($sdff) from module resulttransmit (D = 1'1, Q = \pending01).
Adding EN signal on $procdff$11188 ($dff) from module resulttransmit (D = \hit10c, Q = \hit10cl).
Adding EN signal on $procdff$11187 ($dff) from module resulttransmit (D = \hit10b, Q = \hit10bl).
Adding EN signal on $procdff$11186 ($dff) from module resulttransmit (D = \hit10a, Q = \hit10al).
Adding EN signal on $procdff$11185 ($dff) from module resulttransmit (D = \hit01c, Q = \hit01cl).
Adding EN signal on $procdff$11184 ($dff) from module resulttransmit (D = \hit01b, Q = \hit01bl).
Adding SRST signal on $procdff$11180 ($dff) from module resulttransmit (D = \temp_rgResultReady, Q = \rgResultReady, rval = 1'0).
Adding EN signal on $procdff$11183 ($dff) from module resulttransmit (D = \hit01a, Q = \hit01al).
Adding SRST signal on $procdff$11182 ($dff) from module resulttransmit (D = \next_state, Q = \state, rval = 4'0000).
Adding SRST signal on $procdff$11181 ($dff) from module resulttransmit (D = \temp_rgResultSource, Q = \rgResultSource, rval = 2'00).
Adding SRST signal on $procdff$11179 ($dff) from module resulttransmit (D = \temp_rgResultData, Q = \rgResultData, rval = 0).
Adding SRST signal on $procdff$11195 ($dff) from module paj_boundtop_hierarchy_no_mem (D = $procmux$5351_Y, Q = \peeklatch, rval = 104'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$11530 ($sdff) from module paj_boundtop_hierarchy_no_mem (D = \peekdata, Q = \peeklatch).
Adding SRST signal on $procdff$11194 ($dff) from module paj_boundtop_hierarchy_no_mem (D = $procmux$5346_Y, Q = \reset, rval = 1'0).
Adding SRST signal on $procdff$11193 ($dff) from module paj_boundtop_hierarchy_no_mem (D = \resultid, Q = \oldresultid, rval = 2'00).
Adding EN signal on $procdff$11196 ($dff) from module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:26$507_DATA, Q = \out).
Adding SRST signal on $procdff$11201 ($dff) from module resultcounter (D = $procmux$5377_Y, Q = \curr, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$11535 ($sdff) from module resultcounter (D = \resultID, Q = \curr).
Adding SRST signal on $procdff$11200 ($dff) from module resultcounter (D = $procmux$5382_Y, Q = \count, rval = 4'1000).
Adding EN signal on $auto$ff.cc:262:slice$11537 ($sdff) from module resultcounter (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2898$498_Y [3:0], Q = \count).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \vblockramcontroller..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \resultcounter..
Removed 247 unused cells and 5061 unused wires.
<suppressed ~274 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module boundcontroller.
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
<suppressed ~3 debug messages>
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
<suppressed ~20 debug messages>
Optimizing module spram.
<suppressed ~1 debug messages>
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \listhandler..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \onlyonecycle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rayinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultcounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resulttransmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sortedstack..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vblockramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~111 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \listhandler.
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultcounter.
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \spram.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \vblockramcontroller.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
Finding identical cells in module `\listhandler'.
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
<suppressed ~6 debug messages>
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
<suppressed ~27 debug messages>
Finding identical cells in module `\sortedstack'.
<suppressed ~90 debug messages>
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 41 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$9916 ($dlatch) from module boundcontroller.
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$8969 ($dlatch) from module boundcontroller.
Setting constant 0-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$8969 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$10253 ($dlatch) from module boundcontroller.
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$10095 ($dlatch) from module boundcontroller.
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$10060 ($dlatch) from module boundcontroller.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..
Removed 27 unused cells and 69 unused wires.
<suppressed ~33 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module boundcontroller.
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \listhandler..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \onlyonecycle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rayinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultcounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resulttransmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sortedstack..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vblockramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~111 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \listhandler.
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultcounter.
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \spram.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \vblockramcontroller.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
<suppressed ~6 debug messages>
Finding identical cells in module `\listhandler'.
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 2 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$11479 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$11479 ($sdff) from module boundcontroller.

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module boundcontroller.
<suppressed ~14 debug messages>
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \listhandler..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \onlyonecycle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rayinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultcounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resulttransmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sortedstack..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vblockramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~111 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \listhandler.
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultcounter.
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \spram.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \vblockramcontroller.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
<suppressed ~9 debug messages>
Finding identical cells in module `\listhandler'.
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 3 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$10891 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$10870 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$10849 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 16 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 17 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 18 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 19 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 20 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 21 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 22 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 23 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 24 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 25 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 26 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 27 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 28 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 29 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 30 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 31 on $auto$proc_dlatch.cc:427:proc_dlatch$10828 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$10807 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$10786 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$10765 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 16 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 17 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 18 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 19 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 20 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 21 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 22 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 23 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 24 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 25 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 26 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 27 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 28 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 29 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 30 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 31 on $auto$proc_dlatch.cc:427:proc_dlatch$10744 ($dlatch) from module boundcontroller.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..
Removed 2 unused cells and 17 unused wires.
<suppressed ~3 debug messages>

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module boundcontroller.
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

4.30. Rerunning OPT passes. (Maybe there is more to do..)

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \listhandler..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \onlyonecycle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rayinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultcounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resulttransmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sortedstack..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vblockramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~111 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \listhandler.
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultcounter.
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \spram.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \vblockramcontroller.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
<suppressed ~18 debug messages>
Finding identical cells in module `\listhandler'.
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 6 cells.

4.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$11473 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$11464 ($sdff) from module boundcontroller.

4.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module boundcontroller.
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

4.37. Rerunning OPT passes. (Maybe there is more to do..)

4.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \listhandler..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \onlyonecycle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rayinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultcounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resulttransmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sortedstack..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vblockramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~111 debug messages>

4.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \listhandler.
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultcounter.
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \spram.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \vblockramcontroller.
Performed a total of 0 changes.

4.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
Finding identical cells in module `\listhandler'.
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 0 cells.

4.41. Executing OPT_DFF pass (perform DFF optimizations).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram.
Optimizing module boundcontroller.
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

4.44. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            182
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               1
   Number of memory bits:          320
   Number of processes:              0
   Number of cells:                  6
     $dffe                          32
     $mux                           43

=== boundcontroller ===

   Number of wires:                436
   Number of wire bits:           2161
   Number of public wires:         119
   Number of public wire bits:    1254
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                373
     $add                          187
     $and                          127
     $dffe                           5
     $dlatch                       268
     $eq                           157
     $logic_not                     23
     $lt                             2
     $mux                          265
     $ne                            15
     $not                           44
     $or                             7
     $pmux                          42
     $reduce_bool                   18
     $reduce_or                     84
     $sdff                         262
     $sub                          128

=== listhandler ===

   Number of wires:                436
   Number of wire bits:            872
   Number of public wires:          37
   Number of public wire bits:     210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                422
     $add                          128
     $and                          257
     $dffe                           2
     $dlatch                        35
     $eq                            45
     $logic_not                      9
     $mux                          161
     $not                           28
     $or                             7
     $pmux                           7
     $reduce_or                    110
     $sdff                          19

=== onlyonecycle ===

   Number of wires:                 24
   Number of wire bits:             61
   Number of public wires:           8
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and                            3
     $dlatch                         4
     $eq                             4
     $logic_not                      2
     $mux                            8
     $not                            3
     $pmux                           2
     $sdff                           3
     $sub                           32

=== paj_boundtop_hierarchy_no_mem ===

   Number of wires:                191
   Number of wire bits:           1830
   Number of public wires:         178
   Number of public wire bits:    1808
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $and                            2
     $eq                             8
     $mux                           24
     $ne                             2
     $or                            57
     $reduce_bool                    4
     $sdff                           3
     $sdffe                        104

=== rayinterface ===

   Number of wires:                 33
   Number of wire bits:            153
   Number of public wires:          18
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $and                            1
     $mux                           19
     $ne                             2
     $not                            1
     $reduce_and                     2
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                          43
     $sdffe                         37

=== resultcounter ===

   Number of wires:                 15
   Number of wire bits:             52
   Number of public wires:           9
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and                            2
     $logic_not                      4
     $mux                            2
     $or                             1
     $reduce_bool                    6
     $sdffe                          6
     $sub                           32

=== resultinterface ===

   Number of wires:                 73
   Number of wire bits:            574
   Number of public wires:          40
   Number of public wire bits:     535
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     $and                           10
     $dlatch                       250
     $eq                            32
     $logic_not                      4
     $mux                            5
     $not                           10
     $pmux                           4
     $reduce_or                      2
     $sdff                         250

=== resulttransmit ===

   Number of wires:                 96
   Number of wire bits:            477
   Number of public wires:          46
   Number of public wire bits:     386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $and                            8
     $dffe                           8
     $dlatch                        39
     $eq                            32
     $logic_not                      4
     $logic_or                     176
     $mux                           10
     $not                           10
     $pmux                          37
     $reduce_and                     4
     $reduce_or                     14
     $sdff                          39
     $sdffe                          2

=== sortedstack ===

   Number of wires:                170
   Number of wire bits:           1964
   Number of public wires:          32
   Number of public wire bits:     493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                163
     $eq                            18
     $logic_not                      3
     $lt                           224
     $mux                         1433
     $not                            7
     $or                             8
     $reduce_and                    14
     $reduce_bool                   27
     $sdffe                        336

=== spram ===

   Number of wires:                  7
   Number of wire bits:             67
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                          26

=== spramblock ===

   Number of wires:                  5
   Number of wire bits:             76
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== sramcontroller ===

   Number of wires:                 97
   Number of wire bits:            747
   Number of public wires:          27
   Number of public wire bits:     507
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $add                           32
     $and                           24
     $dffe                           3
     $dlatch                       185
     $eq                            15
     $logic_not                      3
     $mux                          114
     $not                           10
     $pmux                          25
     $reduce_or                     29
     $sdff                          86

=== vblockramcontroller ===

   Number of wires:                 76
   Number of wire bits:            312
   Number of public wires:          21
   Number of public wire bits:     194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $add                           32
     $and                           19
     $dlatch                        49
     $eq                            15
     $logic_not                      3
     $mux                           42
     $not                            9
     $pmux                           3
     $reduce_bool                    3
     $reduce_or                     13
     $sdff                          46

=== design hierarchy ===

   paj_boundtop_hierarchy_no_mem      1
     boundcontroller                 0
     listhandler                     0
       spram                         0
     onlyonecycle                    0
     rayinterface                    0
     resultcounter                   0
     resultinterface                 0
     resulttransmit                  0
     sortedstack                     0
     sramcontroller                  0
     vblockramcontroller             0
       spramblock                    0
         $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram      0

   Number of wires:                191
   Number of wire bits:           1830
   Number of public wires:         178
   Number of public wire bits:    1808
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $and                            2
     $eq                             8
     $mux                           24
     $ne                             2
     $or                            57
     $reduce_bool                    4
     $sdff                           3
     $sdffe                        104

End of script. Logfile hash: c8795e31d8, CPU: user 1.88s system 0.00s, MEM: 35.01 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 8x opt_expr (0 sec), 19% 7x opt_merge (0 sec), ...
