<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Twi Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_twi-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Twi Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_g55___t_w_i.xhtml">Two wire Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> hardware registers.  
 <a href="struct_twi.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="twi_8h_source.xhtml">twi.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:aaf7a309b34fc2ba192282f8ba3c7958a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#aaf7a309b34fc2ba192282f8ba3c7958a">TWI_CR</a></td></tr>
<tr class="memdesc:aaf7a309b34fc2ba192282f8ba3c7958a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x000) TWI Control Register  <a href="#aaf7a309b34fc2ba192282f8ba3c7958a">More...</a><br /></td></tr>
<tr class="separator:aaf7a309b34fc2ba192282f8ba3c7958a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcd5c6cf893e34f8c63b6697855a720d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#abcd5c6cf893e34f8c63b6697855a720d">TWI_MMR</a></td></tr>
<tr class="memdesc:abcd5c6cf893e34f8c63b6697855a720d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x004) TWI Master Mode Register  <a href="#abcd5c6cf893e34f8c63b6697855a720d">More...</a><br /></td></tr>
<tr class="separator:abcd5c6cf893e34f8c63b6697855a720d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2e9c92ee9635dcd338f09032cd4e6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#afb2e9c92ee9635dcd338f09032cd4e6f">TWI_SMR</a></td></tr>
<tr class="memdesc:afb2e9c92ee9635dcd338f09032cd4e6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x008) TWI Slave Mode Register  <a href="#afb2e9c92ee9635dcd338f09032cd4e6f">More...</a><br /></td></tr>
<tr class="separator:afb2e9c92ee9635dcd338f09032cd4e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389192128269dc9ab13c3fb99553118d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a389192128269dc9ab13c3fb99553118d">TWI_IADR</a></td></tr>
<tr class="memdesc:a389192128269dc9ab13c3fb99553118d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x00C) TWI Internal Address Register  <a href="#a389192128269dc9ab13c3fb99553118d">More...</a><br /></td></tr>
<tr class="separator:a389192128269dc9ab13c3fb99553118d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1722c85b8de729cb9eb026e2f7c05392"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a1722c85b8de729cb9eb026e2f7c05392">TWI_CWGR</a></td></tr>
<tr class="memdesc:a1722c85b8de729cb9eb026e2f7c05392"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x010) TWI Clock Waveform Generator Register  <a href="#a1722c85b8de729cb9eb026e2f7c05392">More...</a><br /></td></tr>
<tr class="separator:a1722c85b8de729cb9eb026e2f7c05392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ce3ad456b5e37d49519aa50e785042"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a53ce3ad456b5e37d49519aa50e785042">Reserved1</a> [3]</td></tr>
<tr class="separator:a53ce3ad456b5e37d49519aa50e785042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013eb3ffaa279bf7407970b234673320"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a013eb3ffaa279bf7407970b234673320">TWI_SR</a></td></tr>
<tr class="memdesc:a013eb3ffaa279bf7407970b234673320"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x020) TWI Status Register  <a href="#a013eb3ffaa279bf7407970b234673320">More...</a><br /></td></tr>
<tr class="separator:a013eb3ffaa279bf7407970b234673320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05d7323a22bbfe00d1f4539ea50e79f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#ab05d7323a22bbfe00d1f4539ea50e79f">TWI_IER</a></td></tr>
<tr class="memdesc:ab05d7323a22bbfe00d1f4539ea50e79f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x024) TWI Interrupt Enable Register  <a href="#ab05d7323a22bbfe00d1f4539ea50e79f">More...</a><br /></td></tr>
<tr class="separator:ab05d7323a22bbfe00d1f4539ea50e79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7714425c70adfa8fc6079c085c8c19b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a7714425c70adfa8fc6079c085c8c19b0">TWI_IDR</a></td></tr>
<tr class="memdesc:a7714425c70adfa8fc6079c085c8c19b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x028) TWI Interrupt Disable Register  <a href="#a7714425c70adfa8fc6079c085c8c19b0">More...</a><br /></td></tr>
<tr class="separator:a7714425c70adfa8fc6079c085c8c19b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd5037a1d812ed638d2eee16bc76e13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#aedd5037a1d812ed638d2eee16bc76e13">TWI_IMR</a></td></tr>
<tr class="memdesc:aedd5037a1d812ed638d2eee16bc76e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x02C) TWI Interrupt Mask Register  <a href="#aedd5037a1d812ed638d2eee16bc76e13">More...</a><br /></td></tr>
<tr class="separator:aedd5037a1d812ed638d2eee16bc76e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c234be97c419728597e2ca07d6b239e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a0c234be97c419728597e2ca07d6b239e">TWI_RHR</a></td></tr>
<tr class="memdesc:a0c234be97c419728597e2ca07d6b239e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x030) TWI Receive Holding Register  <a href="#a0c234be97c419728597e2ca07d6b239e">More...</a><br /></td></tr>
<tr class="separator:a0c234be97c419728597e2ca07d6b239e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72e7a949703588154913e818201b704"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#ad72e7a949703588154913e818201b704">TWI_THR</a></td></tr>
<tr class="memdesc:ad72e7a949703588154913e818201b704"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x034) TWI Transmit Holding Register  <a href="#ad72e7a949703588154913e818201b704">More...</a><br /></td></tr>
<tr class="separator:ad72e7a949703588154913e818201b704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac605cb7cb8795fcc1223fbce6ce75002"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#ac605cb7cb8795fcc1223fbce6ce75002">TWI_SMBTR</a></td></tr>
<tr class="memdesc:ac605cb7cb8795fcc1223fbce6ce75002"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x038) TWI SMBus Timing Register  <a href="#ac605cb7cb8795fcc1223fbce6ce75002">More...</a><br /></td></tr>
<tr class="separator:ac605cb7cb8795fcc1223fbce6ce75002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140d7f0412aa0614e0d3e3443c335024"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a140d7f0412aa0614e0d3e3443c335024">Reserved2</a> [1]</td></tr>
<tr class="separator:a140d7f0412aa0614e0d3e3443c335024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d72577ed2ef0c3d5720eb1b2b02482"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a10d72577ed2ef0c3d5720eb1b2b02482">TWI_ACR</a></td></tr>
<tr class="memdesc:a10d72577ed2ef0c3d5720eb1b2b02482"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x040) TWI Alternative Command Register  <a href="#a10d72577ed2ef0c3d5720eb1b2b02482">More...</a><br /></td></tr>
<tr class="separator:a10d72577ed2ef0c3d5720eb1b2b02482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8111ba51b915ec76b0e2f80e9c74cf73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a8111ba51b915ec76b0e2f80e9c74cf73">TWI_FILTR</a></td></tr>
<tr class="memdesc:a8111ba51b915ec76b0e2f80e9c74cf73"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x044) TWI Filter Register  <a href="#a8111ba51b915ec76b0e2f80e9c74cf73">More...</a><br /></td></tr>
<tr class="separator:a8111ba51b915ec76b0e2f80e9c74cf73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61382de86929ac5faba086f807a4d737"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a61382de86929ac5faba086f807a4d737">Reserved3</a> [1]</td></tr>
<tr class="separator:a61382de86929ac5faba086f807a4d737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a50cdb1f822fe038b231505511f682"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#ae7a50cdb1f822fe038b231505511f682">TWI_SWMR</a></td></tr>
<tr class="memdesc:ae7a50cdb1f822fe038b231505511f682"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x04C) TWI SleepWalking Matching Register  <a href="#ae7a50cdb1f822fe038b231505511f682">More...</a><br /></td></tr>
<tr class="separator:ae7a50cdb1f822fe038b231505511f682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af697a7f23bba6e6b7068c6df3a2a7519"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#af697a7f23bba6e6b7068c6df3a2a7519">Reserved4</a> [37]</td></tr>
<tr class="separator:af697a7f23bba6e6b7068c6df3a2a7519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2d09143f2336ef45a017ac765f1877"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#adc2d09143f2336ef45a017ac765f1877">TWI_WPMR</a></td></tr>
<tr class="memdesc:adc2d09143f2336ef45a017ac765f1877"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x0E4) TWI Write Protection Mode Register  <a href="#adc2d09143f2336ef45a017ac765f1877">More...</a><br /></td></tr>
<tr class="separator:adc2d09143f2336ef45a017ac765f1877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1562e870aafbf4a19a4027fc148c7ad5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a1562e870aafbf4a19a4027fc148c7ad5">TWI_WPSR</a></td></tr>
<tr class="memdesc:a1562e870aafbf4a19a4027fc148c7ad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x0E8) TWI Write Protection Status Register  <a href="#a1562e870aafbf4a19a4027fc148c7ad5">More...</a><br /></td></tr>
<tr class="separator:a1562e870aafbf4a19a4027fc148c7ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd572d9373c7efbcd65b4619c4ff657"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a3fd572d9373c7efbcd65b4619c4ff657">Reserved5</a> [5]</td></tr>
<tr class="separator:a3fd572d9373c7efbcd65b4619c4ff657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b005f27248c1e140bd158b228b6880"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a43b005f27248c1e140bd158b228b6880">TWI_RPR</a></td></tr>
<tr class="memdesc:a43b005f27248c1e140bd158b228b6880"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x100) Receive Pointer Register  <a href="#a43b005f27248c1e140bd158b228b6880">More...</a><br /></td></tr>
<tr class="separator:a43b005f27248c1e140bd158b228b6880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b2c40bc3760ba2d2da1caea051e567a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a0b2c40bc3760ba2d2da1caea051e567a">TWI_RCR</a></td></tr>
<tr class="memdesc:a0b2c40bc3760ba2d2da1caea051e567a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x104) Receive Counter Register  <a href="#a0b2c40bc3760ba2d2da1caea051e567a">More...</a><br /></td></tr>
<tr class="separator:a0b2c40bc3760ba2d2da1caea051e567a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5862b61959dd29d1b74913a0536391"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a4e5862b61959dd29d1b74913a0536391">TWI_TPR</a></td></tr>
<tr class="memdesc:a4e5862b61959dd29d1b74913a0536391"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x108) Transmit Pointer Register  <a href="#a4e5862b61959dd29d1b74913a0536391">More...</a><br /></td></tr>
<tr class="separator:a4e5862b61959dd29d1b74913a0536391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f03f041dffec14be73d57905d1aa311"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a3f03f041dffec14be73d57905d1aa311">TWI_TCR</a></td></tr>
<tr class="memdesc:a3f03f041dffec14be73d57905d1aa311"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x10C) Transmit Counter Register  <a href="#a3f03f041dffec14be73d57905d1aa311">More...</a><br /></td></tr>
<tr class="separator:a3f03f041dffec14be73d57905d1aa311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb59c15171a035bb076beb4775c654d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a2eb59c15171a035bb076beb4775c654d">TWI_RNPR</a></td></tr>
<tr class="memdesc:a2eb59c15171a035bb076beb4775c654d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x110) Receive Next Pointer Register  <a href="#a2eb59c15171a035bb076beb4775c654d">More...</a><br /></td></tr>
<tr class="separator:a2eb59c15171a035bb076beb4775c654d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f028f5a51a37f931f02580d20c6729e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a2f028f5a51a37f931f02580d20c6729e">TWI_RNCR</a></td></tr>
<tr class="memdesc:a2f028f5a51a37f931f02580d20c6729e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x114) Receive Next Counter Register  <a href="#a2f028f5a51a37f931f02580d20c6729e">More...</a><br /></td></tr>
<tr class="separator:a2f028f5a51a37f931f02580d20c6729e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e3124136b411dbd4fbd27715bc6926"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#af2e3124136b411dbd4fbd27715bc6926">TWI_TNPR</a></td></tr>
<tr class="memdesc:af2e3124136b411dbd4fbd27715bc6926"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x118) Transmit Next Pointer Register  <a href="#af2e3124136b411dbd4fbd27715bc6926">More...</a><br /></td></tr>
<tr class="separator:af2e3124136b411dbd4fbd27715bc6926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80673dbfab91a32eeec50ee04f27c5b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a80673dbfab91a32eeec50ee04f27c5b5">TWI_TNCR</a></td></tr>
<tr class="memdesc:a80673dbfab91a32eeec50ee04f27c5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x11C) Transmit Next Counter Register  <a href="#a80673dbfab91a32eeec50ee04f27c5b5">More...</a><br /></td></tr>
<tr class="separator:a80673dbfab91a32eeec50ee04f27c5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43769cba16dc6cc0a5ebbfda208dc9fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a43769cba16dc6cc0a5ebbfda208dc9fd">TWI_PTCR</a></td></tr>
<tr class="memdesc:a43769cba16dc6cc0a5ebbfda208dc9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x120) Transfer Control Register  <a href="#a43769cba16dc6cc0a5ebbfda208dc9fd">More...</a><br /></td></tr>
<tr class="separator:a43769cba16dc6cc0a5ebbfda208dc9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2d6ba433b1df5fc4c69d6981049780"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_twi.xhtml#a2e2d6ba433b1df5fc4c69d6981049780">TWI_PTSR</a></td></tr>
<tr class="memdesc:a2e2d6ba433b1df5fc4c69d6981049780"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x124) Transfer Status Register  <a href="#a2e2d6ba433b1df5fc4c69d6981049780">More...</a><br /></td></tr>
<tr class="separator:a2e2d6ba433b1df5fc4c69d6981049780"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a53ce3ad456b5e37d49519aa50e785042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53ce3ad456b5e37d49519aa50e785042">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Twi::Reserved1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a140d7f0412aa0614e0d3e3443c335024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140d7f0412aa0614e0d3e3443c335024">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Twi::Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61382de86929ac5faba086f807a4d737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61382de86929ac5faba086f807a4d737">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Twi::Reserved3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af697a7f23bba6e6b7068c6df3a2a7519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af697a7f23bba6e6b7068c6df3a2a7519">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Twi::Reserved4[37]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fd572d9373c7efbcd65b4619c4ff657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd572d9373c7efbcd65b4619c4ff657">&sect;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Twi::Reserved5[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10d72577ed2ef0c3d5720eb1b2b02482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10d72577ed2ef0c3d5720eb1b2b02482">&sect;&nbsp;</a></span>TWI_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_ACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x040) TWI Alternative Command Register </p>

</div>
</div>
<a id="aaf7a309b34fc2ba192282f8ba3c7958a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf7a309b34fc2ba192282f8ba3c7958a">&sect;&nbsp;</a></span>TWI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Twi::TWI_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x000) TWI Control Register </p>

</div>
</div>
<a id="a1722c85b8de729cb9eb026e2f7c05392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1722c85b8de729cb9eb026e2f7c05392">&sect;&nbsp;</a></span>TWI_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_CWGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x010) TWI Clock Waveform Generator Register </p>

</div>
</div>
<a id="a8111ba51b915ec76b0e2f80e9c74cf73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8111ba51b915ec76b0e2f80e9c74cf73">&sect;&nbsp;</a></span>TWI_FILTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_FILTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x044) TWI Filter Register </p>

</div>
</div>
<a id="a389192128269dc9ab13c3fb99553118d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389192128269dc9ab13c3fb99553118d">&sect;&nbsp;</a></span>TWI_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_IADR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x00C) TWI Internal Address Register </p>

</div>
</div>
<a id="a7714425c70adfa8fc6079c085c8c19b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7714425c70adfa8fc6079c085c8c19b0">&sect;&nbsp;</a></span>TWI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Twi::TWI_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x028) TWI Interrupt Disable Register </p>

</div>
</div>
<a id="ab05d7323a22bbfe00d1f4539ea50e79f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05d7323a22bbfe00d1f4539ea50e79f">&sect;&nbsp;</a></span>TWI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Twi::TWI_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x024) TWI Interrupt Enable Register </p>

</div>
</div>
<a id="aedd5037a1d812ed638d2eee16bc76e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd5037a1d812ed638d2eee16bc76e13">&sect;&nbsp;</a></span>TWI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Twi::TWI_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x02C) TWI Interrupt Mask Register </p>

</div>
</div>
<a id="abcd5c6cf893e34f8c63b6697855a720d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcd5c6cf893e34f8c63b6697855a720d">&sect;&nbsp;</a></span>TWI_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_MMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x004) TWI Master Mode Register </p>

</div>
</div>
<a id="a43769cba16dc6cc0a5ebbfda208dc9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43769cba16dc6cc0a5ebbfda208dc9fd">&sect;&nbsp;</a></span>TWI_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Twi::TWI_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x120) Transfer Control Register </p>

</div>
</div>
<a id="a2e2d6ba433b1df5fc4c69d6981049780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e2d6ba433b1df5fc4c69d6981049780">&sect;&nbsp;</a></span>TWI_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Twi::TWI_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x124) Transfer Status Register </p>

</div>
</div>
<a id="a0b2c40bc3760ba2d2da1caea051e567a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b2c40bc3760ba2d2da1caea051e567a">&sect;&nbsp;</a></span>TWI_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x104) Receive Counter Register </p>

</div>
</div>
<a id="a0c234be97c419728597e2ca07d6b239e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c234be97c419728597e2ca07d6b239e">&sect;&nbsp;</a></span>TWI_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Twi::TWI_RHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x030) TWI Receive Holding Register </p>

</div>
</div>
<a id="a2f028f5a51a37f931f02580d20c6729e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f028f5a51a37f931f02580d20c6729e">&sect;&nbsp;</a></span>TWI_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_RNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x114) Receive Next Counter Register </p>

</div>
</div>
<a id="a2eb59c15171a035bb076beb4775c654d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eb59c15171a035bb076beb4775c654d">&sect;&nbsp;</a></span>TWI_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_RNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x110) Receive Next Pointer Register </p>

</div>
</div>
<a id="a43b005f27248c1e140bd158b228b6880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43b005f27248c1e140bd158b228b6880">&sect;&nbsp;</a></span>TWI_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_RPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x100) Receive Pointer Register </p>

</div>
</div>
<a id="ac605cb7cb8795fcc1223fbce6ce75002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac605cb7cb8795fcc1223fbce6ce75002">&sect;&nbsp;</a></span>TWI_SMBTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_SMBTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x038) TWI SMBus Timing Register </p>

</div>
</div>
<a id="afb2e9c92ee9635dcd338f09032cd4e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2e9c92ee9635dcd338f09032cd4e6f">&sect;&nbsp;</a></span>TWI_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_SMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x008) TWI Slave Mode Register </p>

</div>
</div>
<a id="a013eb3ffaa279bf7407970b234673320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013eb3ffaa279bf7407970b234673320">&sect;&nbsp;</a></span>TWI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Twi::TWI_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x020) TWI Status Register </p>

</div>
</div>
<a id="ae7a50cdb1f822fe038b231505511f682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a50cdb1f822fe038b231505511f682">&sect;&nbsp;</a></span>TWI_SWMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_SWMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x04C) TWI SleepWalking Matching Register </p>

</div>
</div>
<a id="a3f03f041dffec14be73d57905d1aa311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f03f041dffec14be73d57905d1aa311">&sect;&nbsp;</a></span>TWI_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x10C) Transmit Counter Register </p>

</div>
</div>
<a id="ad72e7a949703588154913e818201b704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72e7a949703588154913e818201b704">&sect;&nbsp;</a></span>TWI_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Twi::TWI_THR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x034) TWI Transmit Holding Register </p>

</div>
</div>
<a id="a80673dbfab91a32eeec50ee04f27c5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80673dbfab91a32eeec50ee04f27c5b5">&sect;&nbsp;</a></span>TWI_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_TNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x11C) Transmit Next Counter Register </p>

</div>
</div>
<a id="af2e3124136b411dbd4fbd27715bc6926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2e3124136b411dbd4fbd27715bc6926">&sect;&nbsp;</a></span>TWI_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_TNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x118) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a4e5862b61959dd29d1b74913a0536391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e5862b61959dd29d1b74913a0536391">&sect;&nbsp;</a></span>TWI_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_TPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x108) Transmit Pointer Register </p>

</div>
</div>
<a id="adc2d09143f2336ef45a017ac765f1877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc2d09143f2336ef45a017ac765f1877">&sect;&nbsp;</a></span>TWI_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Twi::TWI_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x0E4) TWI Write Protection Mode Register </p>

</div>
</div>
<a id="a1562e870aafbf4a19a4027fc148c7ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1562e870aafbf4a19a4027fc148c7ad5">&sect;&nbsp;</a></span>TWI_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Twi::TWI_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_twi.xhtml" title="Twi hardware registers. ">Twi</a> Offset: 0x0E8) TWI Write Protection Status Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/<a class="el" href="twi_8h_source.xhtml">twi.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
