trial,reorderBuffer,l1i,l1d,l2,thread1Cycles,thread2Cycles,thread1,thread2
0,16,16384,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
1,16,16384,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
2,16,16384,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
0,16,32768,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
1,16,32768,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
2,16,32768,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
0,16,65536,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
1,16,65536,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
2,16,65536,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
0,24,16384,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
1,24,16384,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
2,24,16384,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
0,24,32768,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
1,24,32768,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
2,24,32768,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
0,24,65536,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
1,24,65536,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
2,24,65536,65536,2097152,0,0,cat smt.cfg,cat smt.cfg 
0,32,16384,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
1,32,16384,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
2,32,16384,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
0,32,32768,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
1,32,32768,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
2,32,32768,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
0,32,65536,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
1,32,65536,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
2,32,65536,65536,2097152,0,0,cat smt.cfg,cat smt.cfg
