$date
	Sun Oct 23 00:09:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#96147
b10110 !
1"
#96150
b10110 &
b10110 %
1$
#96151
0"
#96154
b1011 &
b1011 %
#96158
b100010 &
b100010 %
#96162
b10001 &
b10001 %
#96166
b110100 &
b110100 %
#96170
b11010 &
b11010 %
#96174
b1101 &
b1101 %
#96178
b101000 &
b101000 %
#96182
b10100 &
b10100 %
#96186
b1010 &
b1010 %
#96190
b101 &
b101 %
#96194
b10000 &
b10000 %
#96198
b1000 &
b1000 %
#96202
b100 &
b100 %
#96206
b10 &
b10 %
#96210
b1 &
b1 %
1#
#96214
b0 &
0#
b0 %
0$
#1044981
b110 !
1"
#1044982
b110 &
b110 %
1$
#1044983
0"
#1044986
b11 &
b11 %
#1044990
b1010 &
b1010 %
#1044994
b101 &
b101 %
#1044998
b10000 &
b10000 %
#1045002
b1000 &
b1000 %
#1045006
b100 &
b100 %
#1045010
b10 &
b10 %
#1045014
b1 &
1#
b1 %
#1045018
b0 &
b0 %
0#
0$
#2020999
b11010 !
1"
#2021002
b11010 &
b11010 %
1$
#2021003
0"
#2021006
b1101 &
b1101 %
#2021010
b101000 &
b101000 %
#2021014
b10100 &
b10100 %
#2021018
b1010 &
b1010 %
#2021022
b101 &
b101 %
#2021026
b10000 &
b10000 %
#2021030
b1000 &
b1000 %
#2021034
b100 &
b100 %
#2021038
b10 &
b10 %
#2021042
b1 &
b1 %
1#
#2021046
b0 &
0#
b0 %
0$
#4500012
