Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Feb  8 20:23:41 2019
| Host         : ubuv1604 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file ultra96v2_valtest_wrapper_control_sets_placed.rpt
| Design       : ultra96v2_valtest_wrapper
| Device       : xczu3eg
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   114 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            7 |
|      6 |            4 |
|      8 |           13 |
|     10 |            2 |
|     12 |            6 |
|     14 |            1 |
|    16+ |           80 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             546 |           69 |
| No           | No                    | Yes                    |              84 |            9 |
| No           | Yes                   | No                     |             500 |           84 |
| Yes          | No                    | No                     |            1310 |          127 |
| Yes          | No                    | Yes                    |             120 |            9 |
| Yes          | Yes                   | No                     |            1472 |          147 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                                                                                         Enable Signal                                                                                                                                        |                                                                                                              Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |              2 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              4 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                         | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              4 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                     |                                                                                                                                                                                                                                            |                1 |              4 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[2]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                         | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              4 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                              |                0 |              4 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                1 |              4 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[7]_i_1_n_0                                                                                                                                                                                               | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |              6 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/lsr_reg019_out                                                                                                                                                              |                1 |              6 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                   |                1 |              6 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/iir_reg[0]                                                                                                               |                1 |              6 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                              | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                                                                                                                     |                1 |              8 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                            |                2 |              8 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                   | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                1 |              8 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2__0_n_0                                                                                                                                                                                                | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                              |                1 |              8 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                          | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                1 |              8 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                           | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                4 |              8 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                  | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              8 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              8 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                     |                1 |              8 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              8 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              8 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                    |                2 |              8 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                               |                1 |              8 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                0 |             10 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                          | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |             10 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |             12 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                 |                3 |             12 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                 |                2 |             12 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                            | ultra96v2_valtest_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |             12 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                              | ultra96v2_valtest_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             12 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                          | ultra96v2_valtest_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                           |                1 |             12 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                               | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                   |                5 |             14 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                          | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                4 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                              | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                3 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                          | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                3 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                          | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                3 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                                                                                                                                       | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                5 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                          | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                1 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                    | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                0 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                             | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                0 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                               |                                                                                                                                                                                                                                            |                1 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                      | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                3 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                                                                       | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                              | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                      |                                                                                                                                                                                                                                            |                1 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                           | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                0 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                          | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                0 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                                                                 | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                5 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                          | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                                                                        | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                1 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                1 |             16 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                            |                3 |             18 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                            |                1 |             18 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                           |                                                                                                                                                                                                                                            |                1 |             18 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                            |                1 |             18 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                            |                4 |             18 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                              |                                                                                                                                                                                                                                            |                1 |             18 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             20 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             20 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             20 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             20 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                   | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             20 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                         | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                             |                2 |             20 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             20 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                3 |             22 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                              | ultra96v2_valtest_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             22 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                            |                2 |             22 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             24 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             24 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             24 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                            | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                3 |             24 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                              | ultra96v2_valtest_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             26 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                               | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                3 |             28 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                             | ultra96v2_valtest_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             30 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                            |                1 |             32 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | ultra96v2_valtest_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |             32 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                             | ultra96v2_valtest_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                0 |             32 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                6 |             36 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                            |                5 |             42 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                            |                5 |             42 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                3 |             42 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               13 |             48 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                            |                3 |             56 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                            |                3 |             56 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                            |                9 |             58 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                            |                3 |             58 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                         | ultra96v2_valtest_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                6 |             64 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                          | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                0 |             64 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                           | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                1 |             64 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                           | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |               19 |             64 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                           | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                       |                3 |             64 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                |               11 |             64 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                     |                                                                                                                                                                                                                                            |                5 |             68 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                             |                                                                                                                                                                                                                                            |                2 |             70 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                            |               11 |             70 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                   |                                                                                                                                                                                                                                            |                4 |             70 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                        | ultra96v2_valtest_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             78 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | ultra96v2_valtest_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             78 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |               16 |             90 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |               14 |             94 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                            |                3 |             96 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                            |                3 |             96 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                            |               11 |             98 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                     |                                                                                                                                                                                                                                            |                4 |             98 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                          |                                                                                                                                                                                                                                            |                2 |             98 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                          |                                                                                                                                                                                                                                            |                0 |             98 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 |                                                                                                                                                                                                                                            |               23 |            138 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                            |               28 |            138 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                 | ultra96v2_valtest_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |            182 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_valtest_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                   | ultra96v2_valtest_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |            182 |
|  ultra96v2_valtest_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                            |               70 |            548 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


