library ieee;
use ieee.std_logic_1164.all;

entity CODEREGISTER is
    port (
        Clk: in std_logic;
        FlrCodeIn: in std_logic_vector(0 to 2);
        FlrCodeOut: buffer std_logic_vector(0 to 2)
    );
end entity CODEREGISTER;

architecture LogicOperation of CODEREGISTER is
    signal FlrCodeOut_prev: std_logic_vector(0 to 2);
begin
    process(Clk)
    begin
        if (Clk'event and Clk = '1') then
            FlrCodeOut <= FlrCodeIn;
        end if;
    end process;

    FlrCodeOut_prev <= FlrCodeOut;
end architecture LogicOperation;
