

================================================================
== Vivado HLS Report for 'dut_calc_svd_update_on_diag_s_off_s'
================================================================
* Date:           Tue Nov 15 03:39:08 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1612|  8754|  1612|  8754|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+---------+
        |                                         |                              |  Latency  |  Interval | Pipeline|
        |                 Instance                |            Module            | min | max | min | max |   Type  |
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+---------+
        |grp_dut_calc_angle_float_float_s_fu_209  |dut_calc_angle_float_float_s  |    1|   87|    1|   87|   none  |
        |grp_dut_calc_angle_float_float_s_fu_215  |dut_calc_angle_float_float_s  |    1|   87|    1|   87|   none  |
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- off_row_uv  |  1568|  8624|  2 ~ 11  |          -|          -|   784|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    544|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     92|    7498|  13994|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    918|
|Register         |        -|      -|    1461|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     92|    8959|  15456|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     41|       8|     29|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |grp_dut_calc_angle_float_float_s_fu_209   |dut_calc_angle_float_float_s          |        0|     14|  1785|  2869|
    |grp_dut_calc_angle_float_float_s_fu_215   |dut_calc_angle_float_float_s          |        0|     14|  1785|  2869|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U28      |dut_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|   205|   390|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U29      |dut_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|   205|   390|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U31      |dut_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|   205|   390|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U32      |dut_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|   205|   390|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U33      |dut_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|   205|   390|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U34      |dut_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|   205|   390|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U27  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U30  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U35       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U36       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U37       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U38       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U39       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U40       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U41       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U42       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U43       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U44       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U45       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U46       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U47       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U48       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U49       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U50       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |Total                                     |                                      |        0|     92|  7498| 13994|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |off_row_2_fu_647_p2    |     +    |      0|  0|  10|          10|           1|
    |exitcond_fu_641_p2     |   icmp   |      0|  0|   4|          10|           9|
    |tmp_5_fu_653_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_6_fu_658_p2        |   icmp   |      0|  0|  11|          32|          32|
    |or_cond_fu_663_p2      |    or    |      0|  0|   1|           1|           1|
    |vw_int_3_fu_569_p3     |  select  |      0|  0|  32|           1|          32|
    |vx_int_fu_579_p3       |  select  |      0|  0|  32|           1|          32|
    |vy_int_2_fu_618_p3     |  select  |      0|  0|  32|           1|          32|
    |vz_int_fu_627_p3       |  select  |      0|  0|  32|           1|          32|
    |w_out_fu_561_p3        |  select  |      0|  0|  32|           1|          32|
    |z_out_2_fu_610_p3      |  select  |      0|  0|  32|           1|          32|
    |tmp_neg_17_fu_483_p2   |    xor   |      0|  0|  45|          32|          33|
    |tmp_neg_fu_469_p2      |    xor   |      0|  0|  45|          32|          33|
    |uy_int_neg_fu_514_p2   |    xor   |      0|  0|  45|          32|          33|
    |vw_int_neg_fu_551_p2   |    xor   |      0|  0|  45|          32|          33|
    |vy_int_neg_fu_498_p2   |    xor   |      0|  0|  45|          32|          33|
    |w_out_1_neg_fu_537_p2  |    xor   |      0|  0|  45|          32|          33|
    |z_out_1_neg_fu_600_p2  |    xor   |      0|  0|  45|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 544|         315|         498|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  96|         55|    1|         55|
    |grp_fu_221_opcode      |   2|          3|    2|          6|
    |grp_fu_221_p0          |  32|          3|   32|         96|
    |grp_fu_221_p1          |  32|          3|   32|         96|
    |grp_fu_227_p0          |  32|          3|   32|         96|
    |grp_fu_227_p1          |  32|          3|   32|         96|
    |grp_fu_233_p0          |  32|          4|   32|        128|
    |grp_fu_233_p1          |  32|          4|   32|        128|
    |grp_fu_239_opcode      |   2|          3|    2|          6|
    |grp_fu_239_p0          |  32|          4|   32|        128|
    |grp_fu_239_p1          |  32|          4|   32|        128|
    |grp_fu_261_p0          |  32|          5|   32|        160|
    |grp_fu_261_p1          |  32|          6|   32|        192|
    |grp_fu_265_p0          |  32|          6|   32|        192|
    |grp_fu_265_p1          |  32|          6|   32|        192|
    |grp_fu_269_p0          |  32|          5|   32|        160|
    |grp_fu_269_p1          |  32|          6|   32|        192|
    |grp_fu_273_p0          |  32|          5|   32|        160|
    |grp_fu_273_p1          |  32|          6|   32|        192|
    |grp_fu_277_p0          |  32|          5|   32|        160|
    |grp_fu_277_p1          |  32|          5|   32|        160|
    |grp_fu_281_p0          |  32|          5|   32|        160|
    |grp_fu_281_p1          |  32|          5|   32|        160|
    |grp_fu_285_p0          |  32|          4|   32|        128|
    |grp_fu_285_p1          |  32|          4|   32|        128|
    |grp_fu_289_p0          |  32|          4|   32|        128|
    |grp_fu_289_p1          |  32|          4|   32|        128|
    |off_row_reg_198        |  10|          2|   10|         20|
    |u_row_temp_0_address0  |  10|          3|   10|         30|
    |u_row_temp_1_address0  |  10|          3|   10|         30|
    |v_row_temp_0_address0  |  10|          3|   10|         30|
    |v_row_temp_1_address0  |  10|          3|   10|         30|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 918|        184|  823|       3695|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |  54|   0|   54|          0|
    |ap_reg_grp_dut_calc_angle_float_float_s_fu_209_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_calc_angle_float_float_s_fu_215_ap_start  |   1|   0|    1|          0|
    |cosA_half_reg_806                                        |  32|   0|   32|          0|
    |cosB_half_reg_820                                        |  32|   0|   32|          0|
    |off_row_2_reg_1023                                       |  10|   0|   10|          0|
    |off_row_reg_198                                          |  10|   0|   10|          0|
    |or_cond_reg_1028                                         |   1|   0|    1|          0|
    |reg_349                                                  |  32|   0|   32|          0|
    |reg_360                                                  |  32|   0|   32|          0|
    |reg_368                                                  |  32|   0|   32|          0|
    |reg_377                                                  |  32|   0|   32|          0|
    |reg_384                                                  |  32|   0|   32|          0|
    |reg_390                                                  |  32|   0|   32|          0|
    |reg_395                                                  |  32|   0|   32|          0|
    |reg_401                                                  |  32|   0|   32|          0|
    |reg_406                                                  |  32|   0|   32|          0|
    |reg_412                                                  |  32|   0|   32|          0|
    |reg_418                                                  |  32|   0|   32|          0|
    |reg_423                                                  |  32|   0|   32|          0|
    |reg_428                                                  |  32|   0|   32|          0|
    |reg_433                                                  |  32|   0|   32|          0|
    |reg_438                                                  |  32|   0|   32|          0|
    |reg_444                                                  |  32|   0|   32|          0|
    |sinA_half_reg_813                                        |  32|   0|   32|          0|
    |sinB_half_reg_826                                        |  32|   0|   32|          0|
    |tmp_3_i2_i1_reg_965                                      |  32|   0|   32|          0|
    |tmp_3_i5_i1_reg_975                                      |  32|   0|   32|          0|
    |tmp_3_i8_i1_reg_985                                      |  32|   0|   32|          0|
    |tmp_3_i_i1_reg_955                                       |  32|   0|   32|          0|
    |tmp_i1_i1_reg_960                                        |  32|   0|   32|          0|
    |tmp_i4_i1_reg_970                                        |  32|   0|   32|          0|
    |tmp_i7_i1_reg_980                                        |  32|   0|   32|          0|
    |tmp_i_i1_reg_950                                         |  32|   0|   32|          0|
    |u_row_temp_0_addr_reg_1047                               |  10|   0|   10|          0|
    |u_row_temp_1_addr_reg_1037                               |  10|   0|   10|          0|
    |uy_int_reg_852                                           |  32|   0|   32|          0|
    |v_row_temp_0_addr_reg_1042                               |  10|   0|   10|          0|
    |v_row_temp_1_addr_reg_1032                               |  10|   0|   10|          0|
    |vw_int_3_reg_913                                         |  32|   0|   32|          0|
    |vw_out_1_reg_1076                                        |  32|   0|   32|          0|
    |vw_out_reg_1000                                          |  32|   0|   32|          0|
    |vx_int_reg_921                                           |  32|   0|   32|          0|
    |vx_out_1_reg_1081                                        |  32|   0|   32|          0|
    |vx_out_reg_1005                                          |  32|   0|   32|          0|
    |vy_int_2_reg_934                                         |  32|   0|   32|          0|
    |vy_int_reg_844                                           |  32|   0|   32|          0|
    |vy_out_reg_1010                                          |  32|   0|   32|          0|
    |vz_int_reg_942                                           |  32|   0|   32|          0|
    |vz_out_reg_1015                                          |  32|   0|   32|          0|
    |w_out_reg_908                                            |  32|   0|   32|          0|
    |z_out_2_reg_929                                          |  32|   0|   32|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |1461|   0| 1461|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_start               |  in |    1| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_done                | out |    1| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_idle                | out |    1| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_ready               | out |    1| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_0            | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_1            | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_2            | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_3            | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_4            | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_5            | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_6            | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_7            | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_8            | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_9            | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_10           | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_11           | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_12           | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_13           | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_14           | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_15           | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_16           | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|ap_return_17           | out |   32| ap_ctrl_hs | dut_calc_svd_update_on_diag_s_off_ | return value |
|top_left               |  in |   32|   ap_none  |              top_left              |    scalar    |
|bottom_right           |  in |   32|   ap_none  |            bottom_right            |    scalar    |
|s_temp_0_0_read        |  in |   32|   ap_none  |           s_temp_0_0_read          |    scalar    |
|s_temp_0_1_read        |  in |   32|   ap_none  |           s_temp_0_1_read          |    scalar    |
|s_temp_1_0_read        |  in |   32|   ap_none  |           s_temp_1_0_read          |    scalar    |
|s_temp_1_1_read        |  in |   32|   ap_none  |           s_temp_1_1_read          |    scalar    |
|p_read                 |  in |   32|   ap_none  |               p_read               |    scalar    |
|p_read13               |  in |   32|   ap_none  |              p_read13              |    scalar    |
|p_read14               |  in |   32|   ap_none  |              p_read14              |    scalar    |
|p_read15               |  in |   32|   ap_none  |              p_read15              |    scalar    |
|p_read16               |  in |   32|   ap_none  |              p_read16              |    scalar    |
|p_read17               |  in |   32|   ap_none  |              p_read17              |    scalar    |
|p_read18               |  in |   32|   ap_none  |              p_read18              |    scalar    |
|p_read19               |  in |   32|   ap_none  |              p_read19              |    scalar    |
|u_row_temp_0_address0  | out |   10|  ap_memory |            u_row_temp_0            |     array    |
|u_row_temp_0_ce0       | out |    1|  ap_memory |            u_row_temp_0            |     array    |
|u_row_temp_0_we0       | out |    1|  ap_memory |            u_row_temp_0            |     array    |
|u_row_temp_0_d0        | out |   32|  ap_memory |            u_row_temp_0            |     array    |
|u_row_temp_0_q0        |  in |   32|  ap_memory |            u_row_temp_0            |     array    |
|u_row_temp_1_address0  | out |   10|  ap_memory |            u_row_temp_1            |     array    |
|u_row_temp_1_ce0       | out |    1|  ap_memory |            u_row_temp_1            |     array    |
|u_row_temp_1_we0       | out |    1|  ap_memory |            u_row_temp_1            |     array    |
|u_row_temp_1_d0        | out |   32|  ap_memory |            u_row_temp_1            |     array    |
|u_row_temp_1_q0        |  in |   32|  ap_memory |            u_row_temp_1            |     array    |
|v_row_temp_0_address0  | out |   10|  ap_memory |            v_row_temp_0            |     array    |
|v_row_temp_0_ce0       | out |    1|  ap_memory |            v_row_temp_0            |     array    |
|v_row_temp_0_we0       | out |    1|  ap_memory |            v_row_temp_0            |     array    |
|v_row_temp_0_d0        | out |   32|  ap_memory |            v_row_temp_0            |     array    |
|v_row_temp_0_q0        |  in |   32|  ap_memory |            v_row_temp_0            |     array    |
|v_row_temp_1_address0  | out |   10|  ap_memory |            v_row_temp_1            |     array    |
|v_row_temp_1_ce0       | out |    1|  ap_memory |            v_row_temp_1            |     array    |
|v_row_temp_1_we0       | out |    1|  ap_memory |            v_row_temp_1            |     array    |
|v_row_temp_1_d0        | out |   32|  ap_memory |            v_row_temp_1            |     array    |
|v_row_temp_1_q0        |  in |   32|  ap_memory |            v_row_temp_1            |     array    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+

