/*
 * Copyright (C) 2023 The Android Open Source Project
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "frontend.h"

#include <cstddef>

#include "berberis/assembler/x86_64.h"
#include "berberis/backend/common/machine_ir.h"
#include "berberis/backend/x86_64/machine_ir.h"
#include "berberis/base/checks.h"
#include "berberis/base/config.h"
#include "berberis/guest_state/guest_state_arch.h"
#include "berberis/guest_state/guest_state_opaque.h"
#include "berberis/runtime_primitives/memory_region_reservation.h"
#include "berberis/runtime_primitives/platform.h"

namespace berberis {

using BranchOpcode = HeavyOptimizerFrontend::Decoder::BranchOpcode;
using FpRegister = HeavyOptimizerFrontend::FpRegister;
using Register = HeavyOptimizerFrontend::Register;

void HeavyOptimizerFrontend::CompareAndBranch(BranchOpcode opcode,
                                              Register arg1,
                                              Register arg2,
                                              int16_t offset) {
  auto ir = builder_.ir();
  auto cur_bb = builder_.bb();
  MachineBasicBlock* then_bb = ir->NewBasicBlock();
  MachineBasicBlock* else_bb = ir->NewBasicBlock();
  ir->AddEdge(cur_bb, then_bb);
  ir->AddEdge(cur_bb, else_bb);

  Gen<x86_64::CmpqRegReg>(arg1, arg2, GetFlagsRegister());
  Gen<PseudoCondBranch>(ToAssemblerCond(opcode), then_bb, else_bb, GetFlagsRegister());

  builder_.StartBasicBlock(then_bb);
  GenJump(pc_ + offset);

  builder_.StartBasicBlock(else_bb);
}

void HeavyOptimizerFrontend::Branch(int32_t offset) {
  is_uncond_branch_ = true;
  GenJump(pc_ + offset);
}

void HeavyOptimizerFrontend::BranchRegister(Register src, int16_t offset) {
  is_uncond_branch_ = true;
  Register target = AllocTempReg();
  Gen<PseudoCopy>(target, src, 8);
  // Avoid the extra insn if unneeded.
  if (offset != 0) {
    Gen<x86_64::AddqRegImm>(target, offset, GetFlagsRegister());
  }
  // TODO(b/232598137) Maybe move this to translation cache?
  Gen<x86_64::AndqRegImm>(target, ~int32_t{1}, GetFlagsRegister());
  ExitRegionIndirect(target);
}

x86_64::Assembler::Condition HeavyOptimizerFrontend::ToAssemblerCond(BranchOpcode opcode) {
  switch (opcode) {
    case BranchOpcode::kBeq:
      return x86_64::Assembler::Condition::kEqual;
    case BranchOpcode::kBne:
      return x86_64::Assembler::Condition::kNotEqual;
    case BranchOpcode::kBlt:
      return x86_64::Assembler::Condition::kLess;
    case BranchOpcode::kBge:
      return x86_64::Assembler::Condition::kGreaterEqual;
    case BranchOpcode::kBltu:
      return x86_64::Assembler::Condition::kBelow;
    case BranchOpcode::kBgeu:
      return x86_64::Assembler::Condition::kAboveEqual;
  }
}

Register HeavyOptimizerFrontend::GetImm(uint64_t imm) {
  Register result = AllocTempReg();
  Gen<x86_64::MovqRegImm>(result, imm);
  return result;
}

Register HeavyOptimizerFrontend::AllocTempReg() {
  return builder_.ir()->AllocVReg();
}

SimdReg HeavyOptimizerFrontend::AllocTempSimdReg() {
  return SimdReg{builder_.ir()->AllocVReg()};
}

void HeavyOptimizerFrontend::GenJump(GuestAddr target) {
  auto map_it = branch_targets_.find(target);
  if (map_it == branch_targets_.end()) {
    // Remember that this address was taken to help region formation. If we
    // translate it later the data will be overwritten with the actual location.
    branch_targets_[target] = MachineInsnPosition{};
  }

  // Checking pending signals only on back jumps guarantees no infinite loops
  // without pending signal checks.
  auto kind = target <= GetInsnAddr() ? PseudoJump::Kind::kJumpWithPendingSignalsCheck
                                      : PseudoJump::Kind::kJumpWithoutPendingSignalsCheck;

  Gen<PseudoJump>(target, kind);
}

void HeavyOptimizerFrontend::ExitGeneratedCode(GuestAddr target) {
  Gen<PseudoJump>(target, PseudoJump::Kind::kExitGeneratedCode);
}

void HeavyOptimizerFrontend::ExitRegionIndirect(Register target) {
  Gen<PseudoIndirectJump>(target);
}
void HeavyOptimizerFrontend::Unimplemented() {
  success_ = false;
  ExitGeneratedCode(GetInsnAddr());
  // We don't require region to end here as control flow may jump around
  // the undefined instruction, so handle it as an unconditional branch.
  is_uncond_branch_ = true;
}

bool HeavyOptimizerFrontend::IsRegionEndReached() const {
  if (!is_uncond_branch_) {
    return false;
  }

  auto map_it = branch_targets_.find(GetInsnAddr());
  // If this instruction following an unconditional branch isn't reachable by
  // some other branch - it's a region end.
  return map_it == branch_targets_.end();
}

void HeavyOptimizerFrontend::ResolveJumps() {
  if (!config::kLinkJumpsWithinRegion) {
    return;
  }
  auto ir = builder_.ir();

  MachineBasicBlockList bb_list_copy(ir->bb_list());
  for (auto bb : bb_list_copy) {
    if (bb->is_recovery()) {
      // Recovery blocks must exit region, do not try to resolve it into a local branch.
      continue;
    }

    const MachineInsn* last_insn = bb->insn_list().back();
    if (last_insn->opcode() != kMachineOpPseudoJump) {
      continue;
    }

    auto* jump = static_cast<const PseudoJump*>(last_insn);
    if (jump->kind() == PseudoJump::Kind::kSyscall ||
        jump->kind() == PseudoJump::Kind::kExitGeneratedCode) {
      // Syscall or generated code exit must always exit region.
      continue;
    }

    GuestAddr target = jump->target();
    auto map_it = branch_targets_.find(target);
    // All PseudoJump insns must add their targets to branch_targets.
    CHECK(map_it != branch_targets_.end());

    MachineInsnPosition pos = map_it->second;
    MachineBasicBlock* target_containing_bb = pos.first;
    if (!target_containing_bb) {
      // Branch target is not in the current region
      continue;
    }

    CHECK(pos.second.has_value());
    auto target_insn_it = pos.second.value();
    MachineBasicBlock* target_bb;
    if (target_insn_it == target_containing_bb->insn_list().begin()) {
      // We don't need to split if target_insn_it is at the beginning of target_containing_bb.
      target_bb = target_containing_bb;
    } else {
      // target_bb is split from target_containing_bb.
      target_bb = ir->SplitBasicBlock(target_containing_bb, target_insn_it);
      UpdateBranchTargetsAfterSplit(target, target_containing_bb, target_bb);

      // Make sure target_bb is also considered for jump resolution. Otherwise we may leave code
      // referenced by it unlinked from the rest of the IR.
      bb_list_copy.push_back(target_bb);

      // If bb is equal to target_containing_bb, then the branch instruction at the end of bb
      // is moved to the new target_bb, so we replace the instruction at the end of the
      // target_bb instead of bb.
      if (bb == target_containing_bb) {
        bb = target_bb;
      }
    }

    ReplaceJumpWithBranch(bb, target_bb);
  }
}

void HeavyOptimizerFrontend::ReplaceJumpWithBranch(MachineBasicBlock* bb,
                                                   MachineBasicBlock* target_bb) {
  auto ir = builder_.ir();
  const auto* last_insn = bb->insn_list().back();
  CHECK_EQ(last_insn->opcode(), kMachineOpPseudoJump);
  auto* jump = static_cast<const PseudoJump*>(last_insn);
  GuestAddr target = static_cast<const PseudoJump*>(jump)->target();
  // Do not invalidate this iterator as it may be a target for another jump.
  // Instead overwrite the instruction.
  auto jump_it = std::prev(bb->insn_list().end());

  if (jump->kind() == PseudoJump::Kind::kJumpWithoutPendingSignalsCheck) {
    // Simple branch for forward jump.
    *jump_it = ir->NewInsn<PseudoBranch>(target_bb);
    ir->AddEdge(bb, target_bb);
  } else {
    CHECK(jump->kind() == PseudoJump::Kind::kJumpWithPendingSignalsCheck);
    // See EmitCheckSignalsAndMaybeReturn.
    auto* exit_bb = ir->NewBasicBlock();
    // Note that we intentionally don't mark exit_bb as recovery and therefore don't request its
    // reordering away from hot code spots. target_bb is a back branch and is unlikely to be a
    // fall-through jump for the current bb. At the same time exit_bb can be a fall-through jump
    // and benchmarks benefit from it.
    const size_t offset = offsetof(ThreadState, pending_signals_status);
    auto* cmpb = ir->NewInsn<x86_64::CmpbMemBaseDispImm>(
        x86_64::kMachineRegRBP, offset, kPendingSignalsPresent, GetFlagsRegister());
    *jump_it = cmpb;
    auto* cond_branch = ir->NewInsn<PseudoCondBranch>(
        x86_64::Assembler::Condition::kEqual, exit_bb, target_bb, GetFlagsRegister());
    bb->insn_list().push_back(cond_branch);

    builder_.StartBasicBlock(exit_bb);
    ExitGeneratedCode(target);

    ir->AddEdge(bb, exit_bb);
    ir->AddEdge(bb, target_bb);
  }
}

void HeavyOptimizerFrontend::UpdateBranchTargetsAfterSplit(GuestAddr addr,
                                                           const MachineBasicBlock* old_bb,
                                                           MachineBasicBlock* new_bb) {
  auto map_it = branch_targets_.find(addr);
  CHECK(map_it != branch_targets_.end());
  while (map_it != branch_targets_.end() && map_it->second.first == old_bb) {
    map_it->second.first = new_bb;
    map_it++;
  }
}

Register HeavyOptimizerFrontend::GetReg(uint8_t reg) {
  CHECK_LT(reg, kNumGuestRegs);
  Register dst = AllocTempReg();
  builder_.GenGet(dst, reg);
  return dst;
}

void HeavyOptimizerFrontend::SetReg(uint8_t reg, Register value) {
  CHECK_LT(reg, kNumGuestRegs);
  builder_.GenPut(reg, value);
}

FpRegister HeavyOptimizerFrontend::GetFpReg(uint8_t reg) {
  FpRegister result = AllocTempSimdReg();
  builder_.GenGetSimd(result.machine_reg(), reg);
  return result;
}

void HeavyOptimizerFrontend::Nop() {}

Register HeavyOptimizerFrontend::Op(Decoder::OpOpcode opcode, Register arg1, Register arg2) {
  using OpOpcode = Decoder::OpOpcode;
  using Condition = x86_64::Assembler::Condition;
  auto res = AllocTempReg();
  switch (opcode) {
    case OpOpcode::kAdd:
      Gen<PseudoCopy>(res, arg1, 8);
      Gen<x86_64::AddqRegReg>(res, arg2, GetFlagsRegister());
      break;
    case OpOpcode::kSub:
      Gen<PseudoCopy>(res, arg1, 8);
      Gen<x86_64::SubqRegReg>(res, arg2, GetFlagsRegister());
      break;
    case OpOpcode::kAnd:
      Gen<PseudoCopy>(res, arg1, 8);
      Gen<x86_64::AndqRegReg>(res, arg2, GetFlagsRegister());
      break;
    case OpOpcode::kOr:
      Gen<PseudoCopy>(res, arg1, 8);
      Gen<x86_64::OrqRegReg>(res, arg2, GetFlagsRegister());
      break;
    case OpOpcode::kXor:
      Gen<PseudoCopy>(res, arg1, 8);
      Gen<x86_64::XorqRegReg>(res, arg2, GetFlagsRegister());
      break;
    case OpOpcode::kSll:
      Gen<PseudoCopy>(res, arg1, 8);
      Gen<x86_64::ShlqRegReg>(res, arg2, GetFlagsRegister());
      break;
    case OpOpcode::kSrl:
      Gen<PseudoCopy>(res, arg1, 8);
      Gen<x86_64::ShrqRegReg>(res, arg2, GetFlagsRegister());
      break;
    case OpOpcode::kSra:
      Gen<PseudoCopy>(res, arg1, 8);
      Gen<x86_64::SarqRegReg>(res, arg2, GetFlagsRegister());
      break;
    case OpOpcode::kSlt: {
      Gen<x86_64::CmpqRegReg>(arg1, arg2, GetFlagsRegister());
      auto temp = AllocTempReg();
      Gen<x86_64::SetccReg>(Condition::kLess, temp, GetFlagsRegister());
      Gen<x86_64::MovzxbqRegReg>(res, temp);
      break;
    }
    case OpOpcode::kSltu: {
      Gen<x86_64::CmpqRegReg>(arg1, arg2, GetFlagsRegister());
      auto temp = AllocTempReg();
      Gen<x86_64::SetccReg>(Condition::kBelow, temp, GetFlagsRegister());
      Gen<x86_64::MovzxbqRegReg>(res, temp);
      break;
    }
    case OpOpcode::kMul:
      Gen<PseudoCopy>(res, arg1, 8);
      Gen<x86_64::ImulqRegReg>(res, arg2, GetFlagsRegister());
      break;
    case OpOpcode::kMulh: {
      auto rax = AllocTempReg();
      auto rdx = AllocTempReg();
      Gen<PseudoCopy>(rax, arg1, 8);
      Gen<x86_64::ImulqRegRegReg>(rax, rdx, arg2, GetFlagsRegister());
      Gen<PseudoCopy>(res, rdx, 8);
    } break;
    case OpOpcode::kMulhsu: {
      Gen<PseudoCopy>(res, arg1, 8);
      auto rax = AllocTempReg();
      auto rdx = AllocTempReg();
      Gen<PseudoCopy>(rax, arg2, 8);
      Gen<x86_64::MulqRegRegReg>(rax, rdx, res, GetFlagsRegister());
      Gen<x86_64::SarqRegImm>(res, 63, GetFlagsRegister());
      Gen<x86_64::ImulqRegReg>(res, arg2, GetFlagsRegister());
      Gen<x86_64::AddqRegReg>(res, rdx, GetFlagsRegister());
    } break;
    case OpOpcode::kMulhu: {
      auto rax = AllocTempReg();
      auto rdx = AllocTempReg();
      Gen<PseudoCopy>(rax, arg1, 8);
      Gen<x86_64::MulqRegRegReg>(rax, rdx, arg2, GetFlagsRegister());
      Gen<PseudoCopy>(res, rdx, 8);
    } break;
    case OpOpcode::kDiv:
    case OpOpcode::kRem: {
      auto rax = AllocTempReg();
      auto rdx = AllocTempReg();
      Gen<PseudoCopy>(rax, arg1, 8);
      Gen<PseudoCopy>(rdx, rax, 8);
      Gen<x86_64::SarqRegImm>(rdx, 63, GetFlagsRegister());
      Gen<x86_64::IdivqRegRegReg>(rax, rdx, arg2, GetFlagsRegister());
      Gen<PseudoCopy>(res, opcode == OpOpcode::kDiv ? rax : rdx, 8);
    } break;
    case OpOpcode::kDivu:
    case OpOpcode::kRemu: {
      auto rax = AllocTempReg();
      auto rdx = AllocTempReg();
      Gen<PseudoCopy>(rax, arg1, 8);
      // Pseudo-def for use-def operand of XOR to make sure data-flow is integrate.
      Gen<PseudoDefReg>(rdx);
      Gen<x86_64::XorqRegReg>(rdx, rdx, GetFlagsRegister());
      Gen<x86_64::DivqRegRegReg>(rax, rdx, arg2, GetFlagsRegister());
      Gen<PseudoCopy>(res, opcode == OpOpcode::kDivu ? rax : rdx, 8);
    } break;
    case OpOpcode::kAndn:
      if (host_platform::kHasBMI) {
        Gen<x86_64::AndnqRegRegReg>(res, arg2, arg1, GetFlagsRegister());
      } else {
        Gen<PseudoCopy>(res, arg2, 8);
        Gen<x86_64::NotqReg>(res);
        Gen<x86_64::AndqRegReg>(res, arg1, GetFlagsRegister());
      }
      break;
    case OpOpcode::kOrn:
      Gen<PseudoCopy>(res, arg2, 8);
      Gen<x86_64::NotqReg>(res);
      Gen<x86_64::OrqRegReg>(res, arg1, GetFlagsRegister());
      break;
    case OpOpcode::kXnor:
      Gen<PseudoCopy>(res, arg2, 8);
      Gen<x86_64::XorqRegReg>(res, arg1, GetFlagsRegister());
      Gen<x86_64::NotqReg>(res);
      break;
    default:
      Unimplemented();
      return {};
  }

  return res;
}

Register HeavyOptimizerFrontend::Op32(Decoder::Op32Opcode opcode, Register arg1, Register arg2) {
  using Op32Opcode = Decoder::Op32Opcode;
  auto res = AllocTempReg();
  auto unextended_res = res;
  switch (opcode) {
    case Op32Opcode::kAddw:
      Gen<PseudoCopy>(res, arg1, 4);
      Gen<x86_64::AddlRegReg>(res, arg2, GetFlagsRegister());
      break;
    case Op32Opcode::kSubw:
      Gen<PseudoCopy>(res, arg1, 4);
      Gen<x86_64::SublRegReg>(res, arg2, GetFlagsRegister());
      break;
    case Op32Opcode::kSllw:
    case Op32Opcode::kSrlw:
    case Op32Opcode::kSraw: {
      auto rcx = AllocTempReg();
      Gen<PseudoCopy>(res, arg1, 4);
      Gen<PseudoCopy>(rcx, arg2, 4);
      if (opcode == Op32Opcode::kSllw) {
        Gen<x86_64::ShllRegReg>(res, rcx, GetFlagsRegister());
      } else if (opcode == Op32Opcode::kSrlw) {
        Gen<x86_64::ShrlRegReg>(res, rcx, GetFlagsRegister());
      } else {
        Gen<x86_64::SarlRegReg>(res, rcx, GetFlagsRegister());
      }
    } break;
    case Op32Opcode::kMulw:
      Gen<PseudoCopy>(res, arg1, 4);
      Gen<x86_64::ImullRegReg>(res, arg2, GetFlagsRegister());
      break;
    case Op32Opcode::kDivw:
    case Op32Opcode::kRemw: {
      auto rax = AllocTempReg();
      auto rdx = AllocTempReg();
      Gen<PseudoCopy>(rax, arg1, 4);
      Gen<PseudoCopy>(rdx, rax, 4);
      Gen<x86_64::SarlRegImm>(rdx, int8_t{31}, GetFlagsRegister());
      Gen<x86_64::IdivlRegRegReg>(rax, rdx, arg2, GetFlagsRegister());
      unextended_res = opcode == Op32Opcode::kDivw ? rax : rdx;
    } break;
    case Op32Opcode::kDivuw:
    case Op32Opcode::kRemuw: {
      auto rax = AllocTempReg();
      auto rdx = AllocTempReg();
      Gen<PseudoCopy>(rax, arg1, 4);
      // Pseudo-def for use-def operand of XOR to make sure data-flow is integrate.
      Gen<PseudoDefReg>(rdx);
      Gen<x86_64::XorlRegReg>(rdx, rdx, GetFlagsRegister());
      Gen<x86_64::DivlRegRegReg>(rax, rdx, arg2, GetFlagsRegister());
      unextended_res = opcode == Op32Opcode::kDivuw ? rax : rdx;
    } break;
    default:
      Unimplemented();
      return {};
  }
  Gen<x86_64::MovsxlqRegReg>(res, unextended_res);
  return res;
}

Register HeavyOptimizerFrontend::OpImm(Decoder::OpImmOpcode opcode, Register arg, int16_t imm) {
  using OpImmOpcode = Decoder::OpImmOpcode;
  using Condition = x86_64::Assembler::Condition;
  auto res = AllocTempReg();
  switch (opcode) {
    case OpImmOpcode::kAddi:
      Gen<PseudoCopy>(res, arg, 8);
      Gen<x86_64::AddqRegImm>(res, imm, GetFlagsRegister());
      break;
    case OpImmOpcode::kSlti: {
      auto temp = AllocTempReg();
      Gen<x86_64::CmpqRegImm>(arg, imm, GetFlagsRegister());
      Gen<x86_64::SetccReg>(Condition::kLess, temp, GetFlagsRegister());
      Gen<x86_64::MovsxbqRegReg>(res, temp);
    } break;
    case OpImmOpcode::kSltiu: {
      auto temp = AllocTempReg();
      Gen<x86_64::CmpqRegImm>(arg, imm, GetFlagsRegister());
      Gen<x86_64::SetccReg>(Condition::kBelow, temp, GetFlagsRegister());
      Gen<x86_64::MovsxbqRegReg>(res, temp);
    } break;
    case OpImmOpcode::kXori:
      Gen<PseudoCopy>(res, arg, 8);
      Gen<x86_64::XorqRegImm>(res, imm, GetFlagsRegister());
      break;
    case OpImmOpcode::kOri:
      Gen<PseudoCopy>(res, arg, 8);
      Gen<x86_64::OrqRegImm>(res, imm, GetFlagsRegister());
      break;
    case OpImmOpcode::kAndi:
      Gen<PseudoCopy>(res, arg, 8);
      Gen<x86_64::AndqRegImm>(res, imm, GetFlagsRegister());
      break;
    default:
      Unimplemented();
      return {};
  }
  return res;
}

Register HeavyOptimizerFrontend::OpImm32(Decoder::OpImm32Opcode opcode, Register arg, int16_t imm) {
  auto res = AllocTempReg();
  switch (opcode) {
    case Decoder::OpImm32Opcode::kAddiw:
      Gen<PseudoCopy>(res, arg, 4);
      Gen<x86_64::AddlRegImm>(res, imm, GetFlagsRegister());
      Gen<x86_64::MovsxlqRegReg>(res, res);
      break;
    default:
      Unimplemented();
      return {};
  }
  return res;
}

Register HeavyOptimizerFrontend::Slli(Register arg, int8_t imm) {
  auto res = AllocTempReg();
  Gen<PseudoCopy>(res, arg, 8);
  Gen<x86_64::ShlqRegImm>(res, imm, GetFlagsRegister());
  return res;
}

Register HeavyOptimizerFrontend::Srli(Register arg, int8_t imm) {
  auto res = AllocTempReg();
  Gen<PseudoCopy>(res, arg, 8);
  Gen<x86_64::ShrqRegImm>(res, imm, GetFlagsRegister());
  return res;
}

Register HeavyOptimizerFrontend::Srai(Register arg, int8_t imm) {
  auto res = AllocTempReg();
  Gen<PseudoCopy>(res, arg, 8);
  Gen<x86_64::SarqRegImm>(res, imm, GetFlagsRegister());
  return res;
}

Register HeavyOptimizerFrontend::ShiftImm32(Decoder::ShiftImm32Opcode opcode,
                                            Register arg,
                                            uint16_t imm) {
  using ShiftImm32Opcode = Decoder::ShiftImm32Opcode;
  auto res = AllocTempReg();
  auto rcx = AllocTempReg();
  Gen<PseudoCopy>(res, arg, 4);
  Gen<x86_64::MovlRegImm>(rcx, imm);
  switch (opcode) {
    case ShiftImm32Opcode::kSlliw:
      Gen<x86_64::ShllRegReg>(res, rcx, GetFlagsRegister());
      break;
    case ShiftImm32Opcode::kSrliw:
      Gen<x86_64::ShrlRegReg>(res, rcx, GetFlagsRegister());
      break;
    case ShiftImm32Opcode::kSraiw:
      Gen<x86_64::SarlRegReg>(res, rcx, GetFlagsRegister());
      break;
    default:
      Unimplemented();
      break;
  }
  Gen<x86_64::MovsxlqRegReg>(res, res);
  return res;
}

Register HeavyOptimizerFrontend::Rori(Register arg, int8_t shamt) {
  auto res = AllocTempReg();
  Gen<PseudoCopy>(res, arg, 8);
  Gen<x86_64::RorqRegImm>(res, shamt, GetFlagsRegister());
  return res;
}

Register HeavyOptimizerFrontend::Roriw(Register arg, int8_t shamt) {
  auto res = AllocTempReg();
  Gen<PseudoCopy>(res, arg, 8);
  Gen<x86_64::RorlRegImm>(res, shamt, GetFlagsRegister());
  Gen<x86_64::MovsxlqRegReg>(res, res);
  return res;
}

Register HeavyOptimizerFrontend::Lui(int32_t imm) {
  auto res = AllocTempReg();
  Gen<x86_64::MovlRegImm>(res, imm);
  Gen<x86_64::MovsxlqRegReg>(res, res);
  return res;
}

Register HeavyOptimizerFrontend::Auipc(int32_t imm) {
  auto res = GetImm(GetInsnAddr());
  auto temp = AllocTempReg();
  Gen<x86_64::MovlRegImm>(temp, imm);
  Gen<x86_64::MovsxlqRegReg>(temp, temp);
  Gen<x86_64::AddqRegReg>(res, temp, GetFlagsRegister());
  return res;
}

void HeavyOptimizerFrontend::Store(Decoder::StoreOperandType operand_type,
                                   Register arg,
                                   int16_t offset,
                                   Register data) {
  int32_t sx_offset{offset};
  StoreWithoutRecovery(operand_type, arg, sx_offset, data);
  GenRecoveryBlockForLastInsn();
}

Register HeavyOptimizerFrontend::Load(Decoder::LoadOperandType operand_type,
                                      Register arg,
                                      int16_t offset) {
  int32_t sx_offset{offset};
  auto res = LoadWithoutRecovery(operand_type, arg, sx_offset);
  GenRecoveryBlockForLastInsn();
  return res;
}

void HeavyOptimizerFrontend::GenRecoveryBlockForLastInsn() {
  // TODO(b/311240558) Accurate Sigsegv?
  auto* ir = builder_.ir();
  auto* current_bb = builder_.bb();
  auto* continue_bb = ir->NewBasicBlock();
  auto* recovery_bb = ir->NewBasicBlock();
  ir->AddEdge(current_bb, continue_bb);
  ir->AddEdge(current_bb, recovery_bb);

  builder_.SetRecoveryPointAtLastInsn(recovery_bb);

  // Note, even though there are two bb successors, we only explicitly branch to
  // the continue_bb, since jump to the recovery_bb is set up by the signal
  // handler.
  Gen<PseudoBranch>(continue_bb);

  builder_.StartBasicBlock(recovery_bb);
  ExitGeneratedCode(GetInsnAddr());

  builder_.StartBasicBlock(continue_bb);
}

//
//  Methods that are not part of SemanticsListener implementation.
//
void HeavyOptimizerFrontend::StartInsn() {
  if (is_uncond_branch_) {
    auto* ir = builder_.ir();
    builder_.StartBasicBlock(ir->NewBasicBlock());
  }

  is_uncond_branch_ = false;
  // The iterators in branch_targets are the last iterators before generating an insn.
  // We advance iterators by one step in Finalize(), as we'll use it to iterate
  // the sub-list of instructions starting from the first one for the given
  // guest address.

  // If a basic block is empty before generating insn, an empty optional typed
  // value is returned. We will resolve it to the first insn of the basic block
  // in Finalize().
  branch_targets_[GetInsnAddr()] = builder_.GetMachineInsnPosition();
}

void HeavyOptimizerFrontend::Finalize(GuestAddr stop_pc) {
  // Make sure the last basic block isn't empty before fixing iterators in
  // branch_targets.
  if (builder_.bb()->insn_list().empty() ||
      !builder_.ir()->IsControlTransfer(builder_.bb()->insn_list().back())) {
    GenJump(stop_pc);
  }

  // This loop advances the iterators in the branch_targets by one. Because in
  // StartInsn(), we saved the iterator to the last insn before we generate the
  // first insn for each guest address. If an insn is saved as an empty optional,
  // then the basic block is empty before we generate the first insn for the
  // guest address. So we resolve it to the first insn in the basic block.
  for (auto& [unused_address, insn_pos] : branch_targets_) {
    auto& [bb, insn_it] = insn_pos;
    if (!bb) {
      // Branch target is not in the current region.
      continue;
    }

    if (insn_it.has_value()) {
      insn_it.value()++;
    } else {
      // Make sure bb isn't still empty.
      CHECK(!bb->insn_list().empty());
      insn_it = bb->insn_list().begin();
    }
  }

  ResolveJumps();
}

Register HeavyOptimizerFrontend::LoadWithoutRecovery(Decoder::LoadOperandType operand_type,
                                                     Register base,
                                                     int32_t disp) {
  auto res = AllocTempReg();
  switch (operand_type) {
    case Decoder::LoadOperandType::k8bitUnsigned:
      Gen<x86_64::MovzxblRegMemBaseDisp>(res, base, disp);
      break;
    case Decoder::LoadOperandType::k16bitUnsigned:
      Gen<x86_64::MovzxwlRegMemBaseDisp>(res, base, disp);
      break;
    case Decoder::LoadOperandType::k32bitUnsigned:
      Gen<x86_64::MovlRegMemBaseDisp>(res, base, disp);
      break;
    case Decoder::LoadOperandType::k64bit:
      Gen<x86_64::MovqRegMemBaseDisp>(res, base, disp);
      break;
    case Decoder::LoadOperandType::k8bitSigned:
      Gen<x86_64::MovsxbqRegMemBaseDisp>(res, base, disp);
      break;
    case Decoder::LoadOperandType::k16bitSigned:
      Gen<x86_64::MovsxwqRegMemBaseDisp>(res, base, disp);
      break;
    case Decoder::LoadOperandType::k32bitSigned:
      Gen<x86_64::MovsxlqRegMemBaseDisp>(res, base, disp);
      break;
    default:
      Unimplemented();
      return {};
  }

  return res;
}

Register HeavyOptimizerFrontend::LoadWithoutRecovery(Decoder::LoadOperandType operand_type,
                                                     Register base,
                                                     Register index,
                                                     int32_t disp) {
  auto res = AllocTempReg();
  switch (operand_type) {
    case Decoder::LoadOperandType::k8bitUnsigned:
      Gen<x86_64::MovzxblRegMemBaseIndexDisp>(
          res, base, index, x86_64::MachineMemOperandScale::kOne, disp);
      break;
    case Decoder::LoadOperandType::k16bitUnsigned:
      Gen<x86_64::MovzxwlRegMemBaseIndexDisp>(
          res, base, index, x86_64::MachineMemOperandScale::kOne, disp);
      break;
    case Decoder::LoadOperandType::k32bitUnsigned:
      Gen<x86_64::MovlRegMemBaseIndexDisp>(
          res, base, index, x86_64::MachineMemOperandScale::kOne, disp);
      break;
    case Decoder::LoadOperandType::k64bit:
      Gen<x86_64::MovqRegMemBaseIndexDisp>(
          res, base, index, x86_64::MachineMemOperandScale::kOne, disp);
      break;
    case Decoder::LoadOperandType::k8bitSigned:
      Gen<x86_64::MovsxbqRegMemBaseIndexDisp>(
          res, base, index, x86_64::MachineMemOperandScale::kOne, disp);
      break;
    case Decoder::LoadOperandType::k16bitSigned:
      Gen<x86_64::MovsxwqRegMemBaseIndexDisp>(
          res, base, index, x86_64::MachineMemOperandScale::kOne, disp);
      break;
    case Decoder::LoadOperandType::k32bitSigned:
      Gen<x86_64::MovsxlqRegMemBaseIndexDisp>(
          res, base, index, x86_64::MachineMemOperandScale::kOne, disp);
      break;
    default:
      Unimplemented();
      return {};
  }
  return res;
}

Register HeavyOptimizerFrontend::UpdateCsr(Decoder::CsrOpcode opcode, Register arg, Register csr) {
  Register res = AllocTempReg();
  switch (opcode) {
    case Decoder::CsrOpcode::kCsrrs:
      Gen<PseudoCopy>(res, arg, 8);
      Gen<x86_64::OrqRegReg>(res, csr, GetFlagsRegister());
      break;
    case Decoder::CsrOpcode::kCsrrc:
      if (host_platform::kHasBMI) {
        Gen<x86_64::AndnqRegRegReg>(res, arg, csr, GetFlagsRegister());
      } else {
        Gen<PseudoCopy>(res, arg, 8);
        Gen<x86_64::NotqReg>(res);
        Gen<x86_64::AndqRegReg>(res, csr, GetFlagsRegister());
      }
      break;
    default:
      Unimplemented();
      return {};
  }
  return arg;
}

Register HeavyOptimizerFrontend::UpdateCsr(Decoder::CsrImmOpcode opcode,
                                           uint8_t imm,
                                           Register csr) {
  Register res = AllocTempReg();
  switch (opcode) {
    case Decoder::CsrImmOpcode::kCsrrwi:
      Gen<x86_64::MovlRegImm>(res, imm);
      break;
    case Decoder::CsrImmOpcode::kCsrrsi:
      Gen<x86_64::MovlRegImm>(res, imm);
      Gen<x86_64::OrqRegReg>(res, csr, GetFlagsRegister());
      break;
    case Decoder::CsrImmOpcode::kCsrrci:
      Gen<x86_64::MovqRegImm>(res, static_cast<int8_t>(~imm));
      Gen<x86_64::AndqRegReg>(res, csr, GetFlagsRegister());
      break;
    default:
      Unimplemented();
      return {};
  }
  return res;
}

void HeavyOptimizerFrontend::StoreWithoutRecovery(Decoder::StoreOperandType operand_type,
                                                  Register base,
                                                  int32_t disp,
                                                  Register data) {
  switch (operand_type) {
    case Decoder::StoreOperandType::k8bit:
      Gen<x86_64::MovbMemBaseDispReg>(base, disp, data);
      break;
    case Decoder::StoreOperandType::k16bit:
      Gen<x86_64::MovwMemBaseDispReg>(base, disp, data);
      break;
    case Decoder::StoreOperandType::k32bit:
      Gen<x86_64::MovlMemBaseDispReg>(base, disp, data);
      break;
    case Decoder::StoreOperandType::k64bit:
      Gen<x86_64::MovqMemBaseDispReg>(base, disp, data);
      break;
    default:
      return Unimplemented();
  }
}

void HeavyOptimizerFrontend::StoreWithoutRecovery(Decoder::StoreOperandType operand_type,
                                                  Register base,
                                                  Register index,
                                                  int32_t disp,
                                                  Register data) {
  switch (operand_type) {
    case Decoder::StoreOperandType::k8bit:
      Gen<x86_64::MovbMemBaseIndexDispReg>(
          base, index, x86_64::MachineMemOperandScale::kOne, disp, data);
      break;
    case Decoder::StoreOperandType::k16bit:
      Gen<x86_64::MovwMemBaseIndexDispReg>(
          base, index, x86_64::MachineMemOperandScale::kOne, disp, data);
      break;
    case Decoder::StoreOperandType::k32bit:
      Gen<x86_64::MovlMemBaseIndexDispReg>(
          base, index, x86_64::MachineMemOperandScale::kOne, disp, data);
      break;
    case Decoder::StoreOperandType::k64bit:
      Gen<x86_64::MovqMemBaseIndexDispReg>(
          base, index, x86_64::MachineMemOperandScale::kOne, disp, data);
      break;
    default:
      return Unimplemented();
  }
}

void HeavyOptimizerFrontend::MemoryRegionReservationLoad(Register aligned_addr) {
  // Store aligned_addr in CPUState.
  int32_t address_offset = GetThreadStateReservationAddressOffset();
  Gen<x86_64::MovqMemBaseDispReg>(x86_64::kMachineRegRBP, address_offset, aligned_addr);

  // MemoryRegionReservation::SetOwner(aligned_addr, &(state->cpu)).
  builder_.GenCallImm(bit_cast<uint64_t>(&MemoryRegionReservation::SetOwner),
                      GetFlagsRegister(),
                      std::array<x86_64::CallImm::Arg, 2>{{
                          {aligned_addr, x86_64::CallImm::kIntRegType},
                          {x86_64::kMachineRegRBP, x86_64::CallImm::kIntRegType},
                      }});

  // Load monitor value and store it in CPUState.
  auto monitor = AllocTempSimdReg();
  MachineReg reservation_reg = monitor.machine_reg();
  Gen<x86_64::MovqRegMemBaseDisp>(reservation_reg, aligned_addr, 0);
  int32_t value_offset = GetThreadStateReservationValueOffset();
  Gen<x86_64::MovqMemBaseDispReg>(x86_64::kMachineRegRBP, value_offset, reservation_reg);
}

Register HeavyOptimizerFrontend::MemoryRegionReservationExchange(Register aligned_addr,
                                                                 Register curr_reservation_value) {
  auto* ir = builder_.ir();
  auto* cur_bb = builder_.bb();
  auto* addr_match_bb = ir->NewBasicBlock();
  auto* failure_bb = ir->NewBasicBlock();
  auto* continue_bb = ir->NewBasicBlock();
  ir->AddEdge(cur_bb, addr_match_bb);
  ir->AddEdge(cur_bb, failure_bb);
  ir->AddEdge(failure_bb, continue_bb);
  Register result = AllocTempReg();

  // MemoryRegionReservation::Clear.
  Register stored_aligned_addr = AllocTempReg();
  int32_t address_offset = GetThreadStateReservationAddressOffset();
  Gen<x86_64::MovqRegMemBaseDisp>(stored_aligned_addr, x86_64::kMachineRegRBP, address_offset);
  Gen<x86_64::MovqMemBaseDispImm>(x86_64::kMachineRegRBP, address_offset, kNullGuestAddr);
  // Compare aligned_addr to the one in CPUState.
  Gen<x86_64::CmpqRegReg>(stored_aligned_addr, aligned_addr, GetFlagsRegister());
  Gen<PseudoCondBranch>(
      x86_64::Assembler::Condition::kNotEqual, failure_bb, addr_match_bb, GetFlagsRegister());

  builder_.StartBasicBlock(addr_match_bb);
  // Load new reservation value into integer register where CmpXchgq expects it.
  Register new_reservation_value = AllocTempReg();
  int32_t value_offset = GetThreadStateReservationValueOffset();
  Gen<x86_64::MovqRegMemBaseDisp>(new_reservation_value, x86_64::kMachineRegRBP, value_offset);

  MemoryRegionReservationSwapWithLockedOwner(
      aligned_addr, curr_reservation_value, new_reservation_value, failure_bb);

  ir->AddEdge(builder_.bb(), continue_bb);
  // Pseudo-def for use-def operand of XOR to make sure data-flow is integrate.
  Gen<PseudoDefReg>(result);
  Gen<x86_64::XorqRegReg>(result, result, GetFlagsRegister());
  Gen<PseudoBranch>(continue_bb);

  builder_.StartBasicBlock(failure_bb);
  Gen<x86_64::MovqRegImm>(result, 1);
  Gen<PseudoBranch>(continue_bb);

  builder_.StartBasicBlock(continue_bb);

  return result;
}

void HeavyOptimizerFrontend::MemoryRegionReservationSwapWithLockedOwner(
    Register aligned_addr,
    Register curr_reservation_value,
    Register new_reservation_value,
    MachineBasicBlock* failure_bb) {
  auto* ir = builder_.ir();
  auto* lock_success_bb = ir->NewBasicBlock();
  auto* swap_success_bb = ir->NewBasicBlock();
  ir->AddEdge(builder_.bb(), lock_success_bb);
  ir->AddEdge(builder_.bb(), failure_bb);
  ir->AddEdge(lock_success_bb, swap_success_bb);
  ir->AddEdge(lock_success_bb, failure_bb);

  // lock_entry = MemoryRegionReservation::TryLock(aligned_addr, &(state->cpu)).
  auto* call = builder_.GenCallImm(bit_cast<uint64_t>(&MemoryRegionReservation::TryLock),
                                   GetFlagsRegister(),
                                   std::array<x86_64::CallImm::Arg, 2>{{
                                       {aligned_addr, x86_64::CallImm::kIntRegType},
                                       {x86_64::kMachineRegRBP, x86_64::CallImm::kIntRegType},
                                   }});
  Register lock_entry = AllocTempReg();
  // Limit life-time of a narrow reg-class call result.
  Gen<PseudoCopy>(lock_entry, call->IntResultAt(0), 8);
  Gen<x86_64::TestqRegReg>(lock_entry, lock_entry, GetFlagsRegister());
  Gen<PseudoCondBranch>(
      x86_64::Assembler::Condition::kZero, failure_bb, lock_success_bb, GetFlagsRegister());

  builder_.StartBasicBlock(lock_success_bb);
  auto rax = AllocTempReg();
  Gen<PseudoCopy>(rax, curr_reservation_value, 8);
  Gen<x86_64::LockCmpXchgqRegMemBaseDispReg>(
      rax, aligned_addr, 0, new_reservation_value, GetFlagsRegister());

  // MemoryRegionReservation::Unlock(lock_entry)
  Gen<x86_64::MovqMemBaseDispImm>(lock_entry, 0, 0);
  // Zero-flag is set if CmpXchg is successful.
  Gen<PseudoCondBranch>(
      x86_64::Assembler::Condition::kNotZero, failure_bb, swap_success_bb, GetFlagsRegister());

  builder_.StartBasicBlock(swap_success_bb);
}

}  // namespace berberis