{
    "nl": "/foss/designs/openlane_example_counter/runs/RUN_2025-05-15_18-37-38/51-openroad-fillinsertion/gpio_vector.nl.v",
    "pnl": "/foss/designs/openlane_example_counter/runs/RUN_2025-05-15_18-37-38/51-openroad-fillinsertion/gpio_vector.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/foss/designs/openlane_example_counter/runs/RUN_2025-05-15_18-37-38/52-odb-cellfrequencytables/gpio_vector.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/foss/designs/openlane_example_counter/runs/RUN_2025-05-15_18-37-38/52-odb-cellfrequencytables/gpio_vector.odb",
    "sdc": "/foss/designs/openlane_example_counter/runs/RUN_2025-05-15_18-37-38/51-openroad-fillinsertion/gpio_vector.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/foss/designs/openlane_example_counter/runs/RUN_2025-05-15_18-37-38/12-openroad-staprepnr/nom_tt_025C_1v80/gpio_vector__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/foss/designs/openlane_example_counter/runs/RUN_2025-05-15_18-37-38/12-openroad-staprepnr/nom_ss_100C_1v60/gpio_vector__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/foss/designs/openlane_example_counter/runs/RUN_2025-05-15_18-37-38/12-openroad-staprepnr/nom_ff_n40C_1v95/gpio_vector__nom_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/foss/designs/openlane_example_counter/runs/RUN_2025-05-15_18-37-38/53-openroad-rcx/nom/gpio_vector.nom.spef",
        "min_*": "/foss/designs/openlane_example_counter/runs/RUN_2025-05-15_18-37-38/53-openroad-rcx/min/gpio_vector.min.spef",
        "max_*": "/foss/designs/openlane_example_counter/runs/RUN_2025-05-15_18-37-38/53-openroad-rcx/max/gpio_vector.max.spef"
    },
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/foss/designs/openlane_example_counter/runs/RUN_2025-05-15_18-37-38/05-yosys-jsonheader/gpio_vector.h.json",
    "vh": "/foss/designs/openlane_example_counter/runs/RUN_2025-05-15_18-37-38/28-odb-writeverilogheader/gpio_vector.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 2,
        "design__inferred_latch__count": 0,
        "design__instance__count": 516,
        "design__instance__area": 4112.69,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00204099,
        "power__switching__total": 0.000463138,
        "power__leakage__total": 2.4869e-09,
        "power__total": 0.00250413,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.0043037,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.0043037,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.470894,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.6431,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.470894,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.6431,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9647887206666579,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 0.5712546153360217,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.964789,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.571255,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2855537553905493,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 2.295920851754247,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.285554,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 2.295921,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.0043037,
        "clock__skew__worst_setup": -0.0043037,
        "timing__hold__ws": 0.470894,
        "timing__setup__ws": 1.6431,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.470894,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1.6431,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 101.285 112.005",
        "design__core__bbox": "5.52 10.88 95.68 100.64",
        "design__io": 106,
        "design__die__area": 11344.4,
        "design__core__area": 8092.76,
        "design__instance__count__stdcell": 516,
        "design__instance__area__stdcell": 4112.69,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.508194,
        "design__instance__utilization__stdcell": 0.508194,
        "design__instance__count__class:buffer": 34,
        "design__instance__count__class:inverter": 83,
        "design__instance__count__class:sequential_cell": 75,
        "design__instance__count__class:multi_input_combinational_cell": 130,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 607,
        "design__instance__count__class:tap_cell": 105,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 104,
        "design__io__hpwl": 3485264,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 5323.9,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 73,
        "design__instance__count__class:clock_buffer": 12,
        "design__instance__count__class:clock_inverter": 4,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 457,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 53,
        "route__wirelength__iter:1": 6620,
        "route__drc_errors__iter:2": 18,
        "route__wirelength__iter:2": 6587,
        "route__drc_errors__iter:3": 6,
        "route__wirelength__iter:3": 6569,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 6579,
        "route__drc_errors": 0,
        "route__wirelength": 6579,
        "route__vias": 2315,
        "route__vias__singlecut": 2315,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 14,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 738
    }
}