LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY pc IS
PORT (
clk : IN STD_LOGIC;
reset : IN STD_LOGIC;
pc_in : IN STD_LOGIC_VECTOR(width-1 DOWNTO 0);
PC_en : IN STD_LOGIC;
pc_out : OUT STD_LOGIC_VECTOR(width-1 DOWNTO 0) );
END pc; 




ARCHITECTURE Behavioral OF pc IS

BEGIN
PROCESS(clk, rst)

VARIABLE pc_temp : STD_LOGIC_VECTOR(width-1 DOWNTO 0);
BEGIN
IF reset = '1' THEN
pc_temp := (OTHERS => '0');
ELSIF RISING_EDGE(clk) THEN
IF PC_en = '1' THEN
pc_temp := pc_in;
END IF;
END IF;
pc_out <= pc_temp;


END PROCESS;


END Behavioral; 