

================================================================
== Vivado HLS Report for 'my_engine'
================================================================
* Date:           Sat Dec  5 17:58:16 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        conv
* Solution:       solution1
* Product family: kintex7l
* Target device:  xc7k160tlffv676-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.137|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14613|  44309|  14613|  44309|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+-------------+-----------+-----------+------+----------+
        |                         |    Latency    |  Iteration  |  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+-------------+-----------+-----------+------+----------+
        |- Loop 1                 |     16|     16|            2|          -|          -|     8|    no    |
        |- Loop 2                 |     15|     15|            1|          -|          -|    16|    no    |
        |- Loop 3                 |    304|    304|           19|          -|          -|    16|    no    |
        | + Loop 3.1              |      4|      4|            2|          -|          -|     2|    no    |
        | + Loop 3.2              |     12|     12|            2|          -|          -|     6|    no    |
        |- Loop 4                 |    416|    416|           26|          -|          -|    16|    no    |
        | + Loop 4.1              |     24|     24|            8|          -|          -|     3|    no    |
        |  ++ Loop 4.1.1          |      6|      6|            2|          -|          -|     3|    no    |
        |- Loop 5                 |     16|     16|            1|          -|          -|    16|    no    |
        |- Loop 6                 |  13840|  43536| 1730 ~ 5442 |          -|          -|     8|    no    |
        | + Loop 6.1              |   1728|   5440|  216 ~ 680  |          -|          -|     8|    no    |
        |  ++ Loop 6.1.1          |    432|    432|           27|          -|          -|    16|    no    |
        |   +++ Loop 6.1.1.1      |     24|     24|            8|          -|          -|     3|    no    |
        |    ++++ Loop 6.1.1.1.1  |      6|      6|            2|          -|          -|     3|    no    |
        |  ++ Loop 6.1.2          |     32|     32|            2|          -|          -|    16|    no    |
        |  ++ Loop 6.1.3          |     32|     32|            2|          -|          -|    16|    no    |
        |  ++ Loop 6.1.4          |     80|     80|            5|          -|          -|    16|    no    |
        |   +++ Loop 6.1.4.1      |      2|      2|            1|          -|          -|     2|    no    |
        |  ++ Loop 6.1.5          |     32|     32|            2|          -|          -|    16|    no    |
        |  ++ Loop 6.1.6          |     32|     32|            2|          -|          -|    16|    no    |
        |  ++ Loop 6.1.7          |     32|     32|            2|          -|          -|    16|    no    |
        +-------------------------+-------+-------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|    1304|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     247|      53|
|Memory           |        2|      -|     160|      20|
|Multiplexer      |        -|      -|       -|     943|
|Register         |        -|      -|     793|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      0|    1200|    2320|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |my_engine_mux_94_ncg_U1  |my_engine_mux_94_ncg  |        0|      0|  247|  53|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      0|  247|  53|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |linebuf_val_0_V_U   |my_engine_linebufbkb  |        1|   0|   0|   128|    8|     1|         1024|
    |linebuf_val_1_V_U   |my_engine_linebufbkb  |        1|   0|   0|   128|    8|     1|         1024|
    |window_val_0_V_0_U  |my_engine_window_dEe  |        0|  16|   2|    16|    8|     1|          128|
    |window_val_0_V_1_U  |my_engine_window_dEe  |        0|  16|   2|    16|    8|     1|          128|
    |window_val_0_V_2_U  |my_engine_window_dEe  |        0|  16|   2|    16|    8|     1|          128|
    |window_val_1_V_0_U  |my_engine_window_dEe  |        0|  16|   2|    16|    8|     1|          128|
    |window_val_1_V_1_U  |my_engine_window_dEe  |        0|  16|   2|    16|    8|     1|          128|
    |window_val_1_V_2_U  |my_engine_window_dEe  |        0|  16|   2|    16|    8|     1|          128|
    |window_val_2_V_0_U  |my_engine_window_dEe  |        0|  16|   2|    16|    8|     1|          128|
    |window_val_2_V_1_U  |my_engine_window_dEe  |        0|  16|   2|    16|    8|     1|          128|
    |window_val_2_V_2_U  |my_engine_window_dEe  |        0|  16|   2|    16|    8|     1|          128|
    |new_pixel_V_U       |my_engine_window_dEe  |        0|  16|   2|    16|    8|     1|          128|
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total               |                      |        2| 160|  20|   416|   96|    12|         3328|
    +--------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_1806_p2                 |     *    |      0|  0|  41|           8|           8|
    |channel_13_fu_2017_p2          |     +    |      0|  0|  15|           5|           1|
    |channel_1_fu_1062_p2           |     +    |      0|  0|  15|           5|           1|
    |channel_2_fu_1325_p2           |     +    |      0|  0|  15|           5|           1|
    |channel_3_fu_1208_p2           |     +    |      0|  0|  15|           5|           1|
    |channel_4_fu_1446_p2           |     +    |      0|  0|  15|           5|           1|
    |channel_5_fu_1828_p2           |     +    |      0|  0|  15|           5|           1|
    |channel_6_fu_1883_p2           |     +    |      0|  0|  15|           5|           1|
    |channel_7_fu_1976_p2           |     +    |      0|  0|  15|           5|           1|
    |channel_8_fu_1915_p2           |     +    |      0|  0|  15|           5|           1|
    |channel_9_fu_1993_p2           |     +    |      0|  0|  15|           5|           1|
    |col_assign_4_fu_1903_p2        |     +    |      0|  0|  12|           2|           3|
    |col_fu_1407_p2                 |     +    |      0|  0|  13|           1|           4|
    |conv_out_V_fu_1733_p2          |     +    |      0|  0|  31|          24|          24|
    |grp_fu_1783_p10                |     +    |      0|  0|  13|           4|           4|
    |grp_fu_979_p2                  |     +    |      0|  0|  39|          32|           2|
    |i_1_fu_1104_p2                 |     +    |      0|  0|  10|           2|           1|
    |i_2_fu_1191_p2                 |     +    |      0|  0|  13|           4|           1|
    |i_3_fu_1233_p2                 |     +    |      0|  0|  10|           2|           1|
    |i_4_fu_1946_p2                 |     +    |      0|  0|  10|           2|           1|
    |i_5_fu_1703_p2                 |     +    |      0|  0|  10|           2|           1|
    |i_fu_994_p2                    |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_1749_p2                 |     +    |      0|  0|  10|           2|           1|
    |j_fu_1257_p2                   |     +    |      0|  0|  10|           2|           1|
    |pool_buffer_size_1_fu_1551_p2  |     +    |      0|  0|  39|          32|           1|
    |pool_count_1_fu_1619_p2        |     +    |      0|  0|  39|          32|           1|
    |read_count_1_fu_1861_p2        |     +    |      0|  0|  39|          32|           1|
    |result_V_4_fu_1816_p2          |     +    |      0|  0|  31|          24|          24|
    |row_fu_1361_p2                 |     +    |      0|  0|  13|           1|           4|
    |tmp4_fu_1481_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp5_fu_1755_p2                |     +    |      0|  0|  15|           5|           5|
    |tmp_18_fu_1172_p2              |     +    |      0|  0|  16|           9|           9|
    |tmp_26_fu_1302_p2              |     +    |      0|  0|  17|          10|          10|
    |tmp_41_fu_1850_p2              |     +    |      0|  0|  39|          32|          32|
    |tmp_4_fu_1044_p2               |     +    |      0|  0|  13|           4|           1|
    |tmp_58_i_fu_1764_p2            |     +    |      0|  0|  16|           9|           9|
    |tmp_3_i_fu_1727_p2             |     -    |      0|  0|  13|           4|           4|
    |tmp_i1_fu_1721_p2              |     -    |      0|  0|  15|           5|           5|
    |demorgan_fu_1373_p2            |    and   |      0|  0|   8|           1|           1|
    |or_cond3_fu_1651_p2            |    and   |      0|  0|   8|           1|           1|
    |p_i_fu_1431_p2                 |    and   |      0|  0|   8|           1|           1|
    |tmp2_fu_1391_p2                |    and   |      0|  0|   8|           1|           1|
    |tmp3_fu_1425_p2                |    and   |      0|  0|   8|           1|           1|
    |cond1_fu_1313_p2               |   icmp   |      0|  0|   8|           2|           1|
    |cond3_fu_1964_p2               |   icmp   |      0|  0|   8|           2|           1|
    |cond_fu_1245_p2                |   icmp   |      0|  0|   8|           2|           1|
    |exitcond10_fu_1401_p2          |   icmp   |      0|  0|  11|           4|           5|
    |exitcond11_fu_1440_p2          |   icmp   |      0|  0|  11|           5|           6|
    |exitcond12_fu_1822_p2          |   icmp   |      0|  0|  11|           5|           6|
    |exitcond13_fu_1877_p2          |   icmp   |      0|  0|  11|           5|           6|
    |exitcond14_fu_1909_p2          |   icmp   |      0|  0|  11|           5|           6|
    |exitcond15_fu_1970_p2          |   icmp   |      0|  0|  11|           5|           6|
    |exitcond16_fu_1940_p2          |   icmp   |      0|  0|   9|           2|           3|
    |exitcond17_fu_1987_p2          |   icmp   |      0|  0|  11|           5|           6|
    |exitcond18_i_fu_1697_p2        |   icmp   |      0|  0|   8|           2|           2|
    |exitcond1_fu_988_p2            |   icmp   |      0|  0|  11|           4|           5|
    |exitcond2_fu_1056_p2           |   icmp   |      0|  0|  11|           5|           6|
    |exitcond3_fu_1098_p2           |   icmp   |      0|  0|   9|           2|           3|
    |exitcond4_fu_1202_p2           |   icmp   |      0|  0|  11|           5|           6|
    |exitcond5_fu_1162_p2           |   icmp   |      0|  0|  11|           4|           5|
    |exitcond6_fu_1319_p2           |   icmp   |      0|  0|  11|           5|           6|
    |exitcond7_fu_1227_p2           |   icmp   |      0|  0|   8|           2|           2|
    |exitcond8_fu_1355_p2           |   icmp   |      0|  0|  11|           4|           5|
    |exitcond9_fu_1251_p2           |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_2011_p2            |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_i_fu_1743_p2          |   icmp   |      0|  0|   8|           2|           2|
    |icmp_fu_1680_p2                |   icmp   |      0|  0|  18|          26|           1|
    |tmp_16_fu_1239_p2              |   icmp   |      0|  0|   8|           2|           1|
    |tmp_22_fu_1367_p2              |   icmp   |      0|  0|   9|           4|           1|
    |tmp_23_fu_1263_p2              |   icmp   |      0|  0|   8|           2|           1|
    |tmp_30_fu_1557_p2              |   icmp   |      0|  0|  18|          32|           4|
    |tmp_31_fu_1571_p2              |   icmp   |      0|  0|  18|          24|          24|
    |tmp_32_fu_1585_p2              |   icmp   |      0|  0|  18|          24|          24|
    |tmp_33_fu_1599_p2              |   icmp   |      0|  0|  18|          24|          24|
    |tmp_36_fu_1645_p2              |   icmp   |      0|  0|  18|          32|           4|
    |tmp_62_i_fu_1413_p2            |   icmp   |      0|  0|   9|           4|           1|
    |tmp_63_i_fu_1419_p2            |   icmp   |      0|  0|   9|           4|           3|
    |tmp_6_fu_1050_p2               |   icmp   |      0|  0|   9|           4|           2|
    |tmp_i_16_fu_1385_p2            |   icmp   |      0|  0|   9|           4|           3|
    |tmp_i_fu_1379_p2               |   icmp   |      0|  0|   9|           4|           1|
    |demorgan1_fu_1563_p2           |    or    |      0|  0|   8|           1|           1|
    |or_cond_fu_1269_p2             |    or    |      0|  0|   8|           1|           1|
    |tmp_8_fu_1092_p2               |    or    |      0|  0|  17|          10|           4|
    |out_V_d0                       |  select  |      0|  0|  24|           1|          24|
    |p_s_fu_1657_p3                 |  select  |      0|  0|  32|           1|          32|
    |result_V_1_fu_1577_p3          |  select  |      0|  0|  24|           1|          24|
    |result_V_2_fu_1591_p3          |  select  |      0|  0|  24|           1|          24|
    |temp_V_fu_1956_p3              |  select  |      0|  0|   8|           1|           8|
    |tmp_35_fu_1640_p2              |    xor   |      0|  0|   8|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1304|         645|         493|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |agg_result_V_1_i_reg_861       |    9|          2|   24|         48|
    |agg_result_V_i_reg_826         |    9|          2|   24|         48|
    |agg_result_V_load2_i_reg_838   |    9|          2|   24|         48|
    |agg_result_V_load_i_reg_873    |    9|          2|   24|         48|
    |ap_NS_fsm                      |  157|         35|    1|         35|
    |channel10_reg_942              |    9|          2|    5|         10|
    |channel11_reg_953              |    9|          2|    5|         10|
    |channel12_reg_964              |    9|          2|    5|         10|
    |channel4_reg_734               |    9|          2|    5|         10|
    |channel6_reg_908               |    9|          2|    5|         10|
    |channel7_reg_769               |    9|          2|    5|         10|
    |channel8_reg_919               |    9|          2|    5|         10|
    |channel9_reg_896               |    9|          2|    5|         10|
    |channel_assign_reg_815         |    9|          2|    5|         10|
    |channel_reg_699                |    9|          2|    5|         10|
    |col_assign_1_reg_723           |    9|          2|    4|          8|
    |col_assign_2_reg_758           |    9|          2|    2|          4|
    |col_assign_3_reg_791           |    9|          2|    4|          8|
    |col_assign_reg_711             |    9|          2|    2|          4|
    |i_i_reg_850                    |    9|          2|    2|          4|
    |img_V_address0                 |   17|          4|   10|         40|
    |img_V_address1                 |   13|          3|   10|         30|
    |j_i_reg_885                    |    9|          2|    2|          4|
    |linebuf_val_0_V_address0       |   21|          5|    7|         35|
    |linebuf_val_0_V_d0             |   17|          4|    8|         32|
    |linebuf_val_1_V_address0       |   25|          6|    7|         42|
    |linebuf_val_1_V_d0             |   17|          4|    8|         32|
    |new_pixel_V_address0           |   21|          5|    4|         20|
    |new_pixel_V_d0                 |   13|          3|    8|         24|
    |pool_buffer_size_fu_220        |   17|          4|   32|        128|
    |pool_buffer_val_1_V_fu_136     |    9|          2|   24|         48|
    |pool_buffer_val_2_V_fu_140     |    9|          2|   24|         48|
    |pool_buffer_val_3_V_fu_144     |    9|          2|   24|         48|
    |pool_buffer_val_4_V_fu_148     |    9|          2|   24|         48|
    |pool_buffer_val_5_V_fu_152     |    9|          2|   24|         48|
    |pool_buffer_val_6_V_fu_156     |    9|          2|   24|         48|
    |pool_buffer_val_7_V_1_reg_803  |    9|          2|   24|         48|
    |pool_buffer_val_7_V_fu_160     |    9|          2|   24|         48|
    |pool_count_fu_212              |    9|          2|   32|         64|
    |read_count_fu_216              |    9|          2|   32|         64|
    |row_assign_1_reg_746           |    9|          2|    2|          4|
    |row_assign_2_reg_931           |    9|          2|    2|          4|
    |row_assign_3_reg_780           |    9|          2|    4|          8|
    |row_assign_reg_677             |    9|          2|    4|          8|
    |tmp_3_reg_688                  |    9|          2|    4|          8|
    |window_val_0_V_0_address0      |   17|          4|    4|         16|
    |window_val_0_V_0_d0            |   13|          3|    8|         24|
    |window_val_0_V_1_address0      |   21|          5|    4|         20|
    |window_val_0_V_1_d0            |   13|          3|    8|         24|
    |window_val_0_V_2_address0      |   21|          5|    4|         20|
    |window_val_0_V_2_d0            |   13|          3|    8|         24|
    |window_val_1_V_0_address0      |   17|          4|    4|         16|
    |window_val_1_V_0_d0            |   13|          3|    8|         24|
    |window_val_1_V_1_address0      |   21|          5|    4|         20|
    |window_val_1_V_1_d0            |   17|          4|    8|         32|
    |window_val_1_V_2_address0      |   21|          5|    4|         20|
    |window_val_1_V_2_d0            |   17|          4|    8|         32|
    |window_val_2_V_0_address0      |   17|          4|    4|         16|
    |window_val_2_V_0_d0            |   13|          3|    8|         24|
    |window_val_2_V_1_address0      |   21|          5|    4|         20|
    |window_val_2_V_1_d0            |   17|          4|    8|         32|
    |window_val_2_V_2_address0      |   21|          5|    4|         20|
    |window_val_2_V_2_d0            |   17|          4|    8|         32|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  943|        216|  637|       1702|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |agg_result_V_1_i_reg_861       |  24|   0|   24|          0|
    |agg_result_V_i_reg_826         |  24|   0|   24|          0|
    |agg_result_V_load2_i_reg_838   |  24|   0|   24|          0|
    |agg_result_V_load_i_reg_873    |  24|   0|   24|          0|
    |ap_CS_fsm                      |  34|   0|   34|          0|
    |channel10_reg_942              |   5|   0|    5|          0|
    |channel11_reg_953              |   5|   0|    5|          0|
    |channel12_reg_964              |   5|   0|    5|          0|
    |channel4_reg_734               |   5|   0|    5|          0|
    |channel6_reg_908               |   5|   0|    5|          0|
    |channel7_reg_769               |   5|   0|    5|          0|
    |channel8_reg_919               |   5|   0|    5|          0|
    |channel9_reg_896               |   5|   0|    5|          0|
    |channel_13_reg_2651            |   5|   0|    5|          0|
    |channel_1_reg_2117             |   5|   0|    5|          0|
    |channel_3_reg_2177             |   5|   0|    5|          0|
    |channel_4_reg_2339             |   5|   0|    5|          0|
    |channel_5_reg_2501             |   5|   0|    5|          0|
    |channel_6_reg_2514             |   5|   0|    5|          0|
    |channel_7_reg_2615             |   5|   0|    5|          0|
    |channel_8_reg_2566             |   5|   0|    5|          0|
    |channel_9_reg_2633             |   5|   0|    5|          0|
    |channel_assign_reg_815         |   5|   0|    5|          0|
    |channel_reg_699                |   5|   0|    5|          0|
    |col_assign_1_reg_723           |   4|   0|    4|          0|
    |col_assign_2_reg_758           |   2|   0|    2|          0|
    |col_assign_3_reg_791           |   4|   0|    4|          0|
    |col_assign_4_reg_2556          |   3|   0|    3|          0|
    |col_assign_reg_711             |   2|   0|    2|          0|
    |col_reg_2327                   |   4|   0|    4|          0|
    |cond1_reg_2261                 |   1|   0|    1|          0|
    |cond_reg_2240                  |   1|   0|    1|          0|
    |demorgan_reg_2309              |   1|   0|    1|          0|
    |i_1_reg_2141                   |   2|   0|    2|          0|
    |i_2_reg_2169                   |   4|   0|    4|          0|
    |i_3_reg_2230                   |   2|   0|    2|          0|
    |i_5_reg_2454                   |   2|   0|    2|          0|
    |i_i_reg_850                    |   2|   0|    2|          0|
    |i_reg_2098                     |   4|   0|    4|          0|
    |icmp_reg_2397                  |   1|   0|    1|          0|
    |j_1_reg_2477                   |   2|   0|    2|          0|
    |j_i_reg_885                    |   2|   0|    2|          0|
    |j_reg_2247                     |   2|   0|    2|          0|
    |linebuf_val_0_V_loa_reg_2596   |   8|   0|    8|          0|
    |linebuf_val_1_V_loa_reg_2581   |   8|   0|    8|          0|
    |or_cond_reg_2252               |   1|   0|    1|          0|
    |p_i_reg_2332                   |   1|   0|    1|          0|
    |pool_buffer_size_fu_220        |  32|   0|   32|          0|
    |pool_buffer_val_1_V_fu_136     |  24|   0|   24|          0|
    |pool_buffer_val_2_V_fu_140     |  24|   0|   24|          0|
    |pool_buffer_val_3_V_fu_144     |  24|   0|   24|          0|
    |pool_buffer_val_4_V_fu_148     |  24|   0|   24|          0|
    |pool_buffer_val_5_V_fu_152     |  24|   0|   24|          0|
    |pool_buffer_val_6_V_fu_156     |  24|   0|   24|          0|
    |pool_buffer_val_7_V_1_reg_803  |  24|   0|   24|          0|
    |pool_buffer_val_7_V_fu_160     |  24|   0|   24|          0|
    |pool_count_fu_212              |  32|   0|   32|          0|
    |read_count_fu_216              |  32|   0|   32|          0|
    |row_assign_1_reg_746           |   2|   0|    2|          0|
    |row_assign_2_reg_931           |   2|   0|    2|          0|
    |row_assign_3_reg_780           |   4|   0|    4|          0|
    |row_assign_reg_677             |   4|   0|    4|          0|
    |row_reg_2304                   |   4|   0|    4|          0|
    |tmp2_reg_2313                  |   1|   0|    1|          0|
    |tmp4_cast_reg_2401             |   8|   0|    9|          1|
    |tmp4_reg_2344                  |   8|   0|    8|          0|
    |tmp_16_reg_2235                |   1|   0|    1|          0|
    |tmp_17_cast_reg_2122           |   5|   0|    9|          4|
    |tmp_18_reg_2159                |   9|   0|    9|          0|
    |tmp_21_reg_2297                |   1|   0|    1|          0|
    |tmp_24_reg_2318                |   1|   0|    1|          0|
    |tmp_3_i_reg_2464               |   4|   0|    4|          0|
    |tmp_3_reg_688                  |   4|   0|    4|          0|
    |tmp_45_reg_2519                |   5|   0|   64|         59|
    |tmp_47_reg_2620                |   5|   0|   64|         59|
    |tmp_53_reg_2638                |   8|   0|   64|         56|
    |tmp_5_reg_2127                 |   4|   0|    4|          0|
    |tmp_8_reg_2133                 |   4|   0|   10|          6|
    |tmp_i1_reg_2459                |   5|   0|    5|          0|
    |window_val_0_V_0_a_reg_2182    |   4|   0|    4|          0|
    |window_val_0_V_0_l_reg_2406    |   8|   0|    8|          0|
    |window_val_0_V_1_a_2_reg_2526  |   4|   0|    4|          0|
    |window_val_0_V_1_a_reg_2187    |   4|   0|    4|          0|
    |window_val_0_V_1_l_reg_2411    |   8|   0|    8|          0|
    |window_val_0_V_2_a_3_reg_2586  |   4|   0|    4|          0|
    |window_val_0_V_2_a_reg_2192    |   4|   0|    4|          0|
    |window_val_0_V_2_l_reg_2416    |   8|   0|    8|          0|
    |window_val_1_V_0_a_reg_2197    |   4|   0|    4|          0|
    |window_val_1_V_0_l_reg_2421    |   8|   0|    8|          0|
    |window_val_1_V_1_a_2_reg_2536  |   4|   0|    4|          0|
    |window_val_1_V_1_a_reg_2202    |   4|   0|    4|          0|
    |window_val_1_V_1_l_reg_2426    |   8|   0|    8|          0|
    |window_val_1_V_2_a_3_reg_2591  |   4|   0|    4|          0|
    |window_val_1_V_2_a_reg_2207    |   4|   0|    4|          0|
    |window_val_1_V_2_l_reg_2431    |   8|   0|    8|          0|
    |window_val_2_V_0_a_reg_2212    |   4|   0|    4|          0|
    |window_val_2_V_0_l_reg_2436    |   8|   0|    8|          0|
    |window_val_2_V_1_a_2_reg_2546  |   4|   0|    4|          0|
    |window_val_2_V_1_a_reg_2217    |   4|   0|    4|          0|
    |window_val_2_V_1_l_reg_2441    |   8|   0|    8|          0|
    |window_val_2_V_2_a_reg_2222    |   4|   0|    4|          0|
    |window_val_2_V_2_l_reg_2446    |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 793|   0|  978|        185|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   my_engine  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   my_engine  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   my_engine  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   my_engine  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   my_engine  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   my_engine  | return value |
|img_V_address0     | out |   10|  ap_memory |     img_V    |     array    |
|img_V_ce0          | out |    1|  ap_memory |     img_V    |     array    |
|img_V_q0           |  in |    8|  ap_memory |     img_V    |     array    |
|img_V_address1     | out |   10|  ap_memory |     img_V    |     array    |
|img_V_ce1          | out |    1|  ap_memory |     img_V    |     array    |
|img_V_q1           |  in |    8|  ap_memory |     img_V    |     array    |
|weight_V_address0  | out |    8|  ap_memory |   weight_V   |     array    |
|weight_V_ce0       | out |    1|  ap_memory |   weight_V   |     array    |
|weight_V_q0        |  in |    8|  ap_memory |   weight_V   |     array    |
|out_V_address0     | out |    4|  ap_memory |     out_V    |     array    |
|out_V_ce0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0           | out |   24|  ap_memory |     out_V    |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1 & tmp_2 == 0) | (!exitcond1 & tmp_2 == 1) | (!exitcond1 & tmp_2 == 2) | (!exitcond1 & tmp_2 == 3) | (!exitcond1 & tmp_2 == 4) | (!exitcond1 & tmp_2 == 5) | (!exitcond1 & tmp_2 == 6) | (!exitcond1 & tmp_2 == 7)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	4  / (!tmp_6)
	5  / (tmp_6)
5 --> 
	6  / (!exitcond2)
	10  / (exitcond2)
6 --> 
	7  / (!exitcond3)
	8  / (exitcond3)
7 --> 
	6  / true
8 --> 
	9  / (!exitcond5)
	5  / (exitcond5)
9 --> 
	8  / true
10 --> 
	11  / (!exitcond4)
	14  / (exitcond4)
11 --> 
	12  / (!exitcond7)
	10  / (exitcond7)
12 --> 
	13  / (!exitcond9)
	11  / (exitcond9)
13 --> 
	12  / true
14 --> 
	14  / (!exitcond6)
	15  / (exitcond6)
15 --> 
	16  / (!exitcond8)
16 --> 
	17  / (!exitcond10)
	15  / (exitcond10)
17 --> 
	18  / (p_i & !exitcond11)
	22  / (!p_i) | (exitcond11)
18 --> 
	19  / true
19 --> 
	20  / (!exitcond18_i)
	17  / (exitcond18_i)
20 --> 
	21  / (!exitcond_i)
	19  / (exitcond_i)
21 --> 
	20  / true
22 --> 
	23  / (icmp & !exitcond12)
	24  / (!icmp) | (exitcond12)
23 --> 
	22  / true
24 --> 
	25  / (!exitcond13)
	26  / (exitcond13)
25 --> 
	24  / true
26 --> 
	27  / (!exitcond14)
	29  / (exitcond14)
27 --> 
	28  / true
28 --> 
	28  / (!exitcond16)
	26  / (exitcond16)
29 --> 
	30  / (!exitcond15)
	31  / (exitcond15)
30 --> 
	29  / true
31 --> 
	32  / (!exitcond17)
	33  / (exitcond17)
32 --> 
	31  / true
33 --> 
	34  / (!exitcond)
	16  / (exitcond)
34 --> 
	33  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i8]* %img_V), !map !73"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([144 x i8]* %weight_V), !map !79"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i24]* %out_V), !map !85"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @my_engine_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%pool_buffer_val_0_V = alloca i24, align 4" [conv/conv.cpp:27]   --->   Operation 39 'alloca' 'pool_buffer_val_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%pool_buffer_val_1_V = alloca i24, align 4" [conv/conv.cpp:27]   --->   Operation 40 'alloca' 'pool_buffer_val_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%pool_buffer_val_2_V = alloca i24, align 4" [conv/conv.cpp:27]   --->   Operation 41 'alloca' 'pool_buffer_val_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pool_buffer_val_3_V = alloca i24, align 4" [conv/conv.cpp:27]   --->   Operation 42 'alloca' 'pool_buffer_val_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pool_buffer_val_4_V = alloca i24, align 4" [conv/conv.cpp:27]   --->   Operation 43 'alloca' 'pool_buffer_val_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pool_buffer_val_5_V = alloca i24, align 4" [conv/conv.cpp:27]   --->   Operation 44 'alloca' 'pool_buffer_val_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%pool_buffer_val_6_V = alloca i24, align 4" [conv/conv.cpp:27]   --->   Operation 45 'alloca' 'pool_buffer_val_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pool_buffer_val_7_V = alloca i24, align 4" [conv/conv.cpp:27]   --->   Operation 46 'alloca' 'pool_buffer_val_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.26ns)   --->   "%linebuf_val_0_V = alloca [128 x i8], align 1" [conv/conv.cpp:37]   --->   Operation 47 'alloca' 'linebuf_val_0_V' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (2.26ns)   --->   "%linebuf_val_1_V = alloca [128 x i8], align 1" [conv/conv.cpp:37]   --->   Operation 48 'alloca' 'linebuf_val_1_V' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 49 [1/1] (1.14ns)   --->   "%window_val_0_V_0 = alloca [16 x i8], align 1" [conv/conv.cpp:50]   --->   Operation 49 'alloca' 'window_val_0_V_0' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (1.14ns)   --->   "%window_val_0_V_1 = alloca [16 x i8], align 1" [conv/conv.cpp:50]   --->   Operation 50 'alloca' 'window_val_0_V_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 51 [1/1] (1.14ns)   --->   "%window_val_0_V_2 = alloca [16 x i8], align 1" [conv/conv.cpp:50]   --->   Operation 51 'alloca' 'window_val_0_V_2' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 52 [1/1] (1.14ns)   --->   "%window_val_1_V_0 = alloca [16 x i8], align 1" [conv/conv.cpp:50]   --->   Operation 52 'alloca' 'window_val_1_V_0' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 53 [1/1] (1.14ns)   --->   "%window_val_1_V_1 = alloca [16 x i8], align 1" [conv/conv.cpp:50]   --->   Operation 53 'alloca' 'window_val_1_V_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 54 [1/1] (1.14ns)   --->   "%window_val_1_V_2 = alloca [16 x i8], align 1" [conv/conv.cpp:50]   --->   Operation 54 'alloca' 'window_val_1_V_2' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 55 [1/1] (1.14ns)   --->   "%window_val_2_V_0 = alloca [16 x i8], align 1" [conv/conv.cpp:50]   --->   Operation 55 'alloca' 'window_val_2_V_0' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 56 [1/1] (1.14ns)   --->   "%window_val_2_V_1 = alloca [16 x i8], align 1" [conv/conv.cpp:50]   --->   Operation 56 'alloca' 'window_val_2_V_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 57 [1/1] (1.14ns)   --->   "%window_val_2_V_2 = alloca [16 x i8], align 1" [conv/conv.cpp:50]   --->   Operation 57 'alloca' 'window_val_2_V_2' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 58 [1/1] (1.14ns)   --->   "%new_pixel_V = alloca [16 x i8], align 1" [conv/conv.cpp:63]   --->   Operation 58 'alloca' 'new_pixel_V' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 59 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind"   --->   Operation 60 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.87ns)   --->   "br label %1" [conv/conv.cpp:28]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.01>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%row_assign = phi i4 [ 0, %0 ], [ %i, %"operator().exit133" ]"   --->   Operation 62 'phi' 'row_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.86ns)   --->   "%exitcond1 = icmp eq i4 %row_assign, -8" [conv/conv.cpp:28]   --->   Operation 63 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.01ns)   --->   "%i = add i4 %row_assign, 1" [conv/conv.cpp:28]   --->   Operation 65 'add' 'i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %arrayctor.loop.preheader, label %"operator().exit"" [conv/conv.cpp:28]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i4 %row_assign to i3" [conv/conv.cpp:28]   --->   Operation 67 'trunc' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.88ns)   --->   "switch i3 %tmp_2, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [conv/conv.cpp:29]   --->   Operation 68 'switch' <Predicate = (!exitcond1)> <Delay = 0.88>
ST_2 : Operation 69 [1/1] (0.87ns)   --->   "store i24 0, i24* %pool_buffer_val_6_V, align 4" [conv/conv.cpp:29]   --->   Operation 69 'store' <Predicate = (!exitcond1 & tmp_2 == 6)> <Delay = 0.87>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br label %"operator().exit133"" [conv/conv.cpp:29]   --->   Operation 70 'br' <Predicate = (!exitcond1 & tmp_2 == 6)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.87ns)   --->   "store i24 0, i24* %pool_buffer_val_5_V, align 4" [conv/conv.cpp:29]   --->   Operation 71 'store' <Predicate = (!exitcond1 & tmp_2 == 5)> <Delay = 0.87>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %"operator().exit133"" [conv/conv.cpp:29]   --->   Operation 72 'br' <Predicate = (!exitcond1 & tmp_2 == 5)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.87ns)   --->   "store i24 0, i24* %pool_buffer_val_4_V, align 4" [conv/conv.cpp:29]   --->   Operation 73 'store' <Predicate = (!exitcond1 & tmp_2 == 4)> <Delay = 0.87>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br label %"operator().exit133"" [conv/conv.cpp:29]   --->   Operation 74 'br' <Predicate = (!exitcond1 & tmp_2 == 4)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.87ns)   --->   "store i24 0, i24* %pool_buffer_val_3_V, align 4" [conv/conv.cpp:29]   --->   Operation 75 'store' <Predicate = (!exitcond1 & tmp_2 == 3)> <Delay = 0.87>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br label %"operator().exit133"" [conv/conv.cpp:29]   --->   Operation 76 'br' <Predicate = (!exitcond1 & tmp_2 == 3)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.87ns)   --->   "store i24 0, i24* %pool_buffer_val_2_V, align 4" [conv/conv.cpp:29]   --->   Operation 77 'store' <Predicate = (!exitcond1 & tmp_2 == 2)> <Delay = 0.87>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br label %"operator().exit133"" [conv/conv.cpp:29]   --->   Operation 78 'br' <Predicate = (!exitcond1 & tmp_2 == 2)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.87ns)   --->   "store i24 0, i24* %pool_buffer_val_1_V, align 4" [conv/conv.cpp:29]   --->   Operation 79 'store' <Predicate = (!exitcond1 & tmp_2 == 1)> <Delay = 0.87>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br label %"operator().exit133"" [conv/conv.cpp:29]   --->   Operation 80 'br' <Predicate = (!exitcond1 & tmp_2 == 1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.87ns)   --->   "store i24 0, i24* %pool_buffer_val_0_V, align 4" [conv/conv.cpp:29]   --->   Operation 81 'store' <Predicate = (!exitcond1 & tmp_2 == 0)> <Delay = 0.87>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br label %"operator().exit133"" [conv/conv.cpp:29]   --->   Operation 82 'br' <Predicate = (!exitcond1 & tmp_2 == 0)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.87ns)   --->   "store i24 0, i24* %pool_buffer_val_7_V, align 4" [conv/conv.cpp:29]   --->   Operation 83 'store' <Predicate = (!exitcond1 & tmp_2 == 7)> <Delay = 0.87>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br label %"operator().exit133"" [conv/conv.cpp:29]   --->   Operation 84 'br' <Predicate = (!exitcond1 & tmp_2 == 7)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.87ns)   --->   "br label %arrayctor.loop" [conv/conv.cpp:37]   --->   Operation 85 'br' <Predicate = (exitcond1)> <Delay = 0.87>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:28]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.01>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_3 = phi i4 [ %tmp_4, %arrayctor.loop ], [ 0, %arrayctor.loop.preheader ]" [conv/conv.cpp:37]   --->   Operation 87 'phi' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.01ns)   --->   "%tmp_4 = add i4 %tmp_3, 1" [conv/conv.cpp:37]   --->   Operation 88 'add' 'tmp_4' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%rbegin_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([57 x i8]* @hls_KD_KD_LineBuffe_1) nounwind"   --->   Operation 89 'specregionbegin' 'rbegin_i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%rend_i143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([57 x i8]* @hls_KD_KD_LineBuffe_1, i32 %rbegin_i1) nounwind"   --->   Operation 90 'specregionend' 'rend_i143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.86ns)   --->   "%tmp_6 = icmp eq i4 %tmp_3, -1" [conv/conv.cpp:37]   --->   Operation 91 'icmp' 'tmp_6' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 92 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %.preheader134.preheader, label %arrayctor.loop" [conv/conv.cpp:37]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.87ns)   --->   "br label %.preheader134" [conv/conv.cpp:38]   --->   Operation 94 'br' <Predicate = (tmp_6)> <Delay = 0.87>

State 5 <SV = 3> <Delay = 1.10>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%channel = phi i5 [ %channel_1, %.preheader134.loopexit ], [ 0, %.preheader134.preheader ]"   --->   Operation 95 'phi' 'channel' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.88ns)   --->   "%exitcond2 = icmp eq i5 %channel, -16" [conv/conv.cpp:38]   --->   Operation 96 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 97 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.10ns)   --->   "%channel_1 = add i5 %channel, 1" [conv/conv.cpp:38]   --->   Operation 98 'add' 'channel_1' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader131.preheader, label %.preheader133.preheader" [conv/conv.cpp:38]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %channel, i3 0)" [conv/conv.cpp:38]   --->   Operation 100 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i8 %tmp_9 to i9" [conv/conv.cpp:38]   --->   Operation 101 'zext' 'tmp_17_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i5 %channel to i4" [conv/conv.cpp:38]   --->   Operation 102 'trunc' 'tmp_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_5, i6 0)" [conv/conv.cpp:40]   --->   Operation 103 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_8 = or i10 %tmp_s, 8" [conv/conv.cpp:41]   --->   Operation 104 'or' 'tmp_8' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.87ns)   --->   "br label %.preheader133" [conv/conv.cpp:39]   --->   Operation 105 'br' <Predicate = (!exitcond2)> <Delay = 0.87>
ST_5 : Operation 106 [1/1] (0.87ns)   --->   "br label %.preheader131" [conv/conv.cpp:51]   --->   Operation 106 'br' <Predicate = (exitcond2)> <Delay = 0.87>

State 6 <SV = 4> <Delay = 2.26>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%col_assign = phi i2 [ %i_1, %"operator().exit152" ], [ 0, %.preheader133.preheader ]"   --->   Operation 107 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.50ns)   --->   "%exitcond3 = icmp eq i2 %col_assign, -2" [conv/conv.cpp:39]   --->   Operation 108 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 109 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.85ns)   --->   "%i_1 = add i2 %col_assign, 1" [conv/conv.cpp:39]   --->   Operation 110 'add' 'i_1' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader132.preheader, label %"operator().exit152"" [conv/conv.cpp:39]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2(i4 %tmp_5, i4 0, i2 %col_assign)" [conv/conv.cpp:40]   --->   Operation 112 'bitconcatenate' 'tmp_10' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_11 = zext i10 %tmp_10 to i64" [conv/conv.cpp:40]   --->   Operation 113 'zext' 'tmp_11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%img_V_addr = getelementptr [1024 x i8]* %img_V, i64 0, i64 %tmp_11" [conv/conv.cpp:40]   --->   Operation 114 'getelementptr' 'img_V_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 115 [2/2] (2.26ns)   --->   "%img_V_load = load i8* %img_V_addr, align 1" [conv/conv.cpp:40]   --->   Operation 115 'load' 'img_V_load' <Predicate = (!exitcond3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %tmp_8, i32 2, i32 9)" [conv/conv.cpp:41]   --->   Operation 116 'partselect' 'tmp_12' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_12, i2 %col_assign)" [conv/conv.cpp:41]   --->   Operation 117 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_14 = zext i10 %tmp_13 to i64" [conv/conv.cpp:41]   --->   Operation 118 'zext' 'tmp_14' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%img_V_addr_1 = getelementptr [1024 x i8]* %img_V, i64 0, i64 %tmp_14" [conv/conv.cpp:41]   --->   Operation 119 'getelementptr' 'img_V_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 120 [2/2] (2.26ns)   --->   "%img_V_load_1 = load i8* %img_V_addr_1, align 1" [conv/conv.cpp:41]   --->   Operation 120 'load' 'img_V_load_1' <Predicate = (!exitcond3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 121 [1/1] (0.87ns)   --->   "br label %.preheader132" [conv/conv.cpp:43]   --->   Operation 121 'br' <Predicate = (exitcond3)> <Delay = 0.87>

State 7 <SV = 5> <Delay = 4.53>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i1.i2(i5 %channel, i1 false, i2 %col_assign)" [conv/conv.cpp:38]   --->   Operation 122 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_17 = zext i8 %tmp_7 to i64" [conv/conv.cpp:38]   --->   Operation 123 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%linebuf_val_0_V_add = getelementptr [128 x i8]* %linebuf_val_0_V, i64 0, i64 %tmp_17" [conv/conv.cpp:38]   --->   Operation 124 'getelementptr' 'linebuf_val_0_V_add' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%linebuf_val_1_V_add = getelementptr [128 x i8]* %linebuf_val_1_V, i64 0, i64 %tmp_17" [conv/conv.cpp:38]   --->   Operation 125 'getelementptr' 'linebuf_val_1_V_add' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/2] (2.26ns)   --->   "%img_V_load = load i8* %img_V_addr, align 1" [conv/conv.cpp:40]   --->   Operation 126 'load' 'img_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 127 [1/1] (2.26ns)   --->   "store i8 %img_V_load, i8* %linebuf_val_0_V_add, align 1" [conv/conv.cpp:40]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 128 [1/2] (2.26ns)   --->   "%img_V_load_1 = load i8* %img_V_addr_1, align 1" [conv/conv.cpp:41]   --->   Operation 128 'load' 'img_V_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 129 [1/1] (2.26ns)   --->   "store i8 %img_V_load_1, i8* %linebuf_val_1_V_add, align 1" [conv/conv.cpp:41]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "br label %.preheader133" [conv/conv.cpp:39]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.26>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%col_assign_1 = phi i4 [ %i_2, %"operator().exit148" ], [ 2, %.preheader132.preheader ]"   --->   Operation 131 'phi' 'col_assign_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.86ns)   --->   "%exitcond5 = icmp eq i4 %col_assign_1, -8" [conv/conv.cpp:43]   --->   Operation 132 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 133 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader134.loopexit, label %"operator().exit148"" [conv/conv.cpp:43]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i4 %col_assign_1 to i9" [conv/conv.cpp:43]   --->   Operation 135 'zext' 'tmp_18_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (1.35ns)   --->   "%tmp_18 = add i9 %tmp_17_cast, %tmp_18_cast" [conv/conv.cpp:38]   --->   Operation 136 'add' 'tmp_18' <Predicate = (!exitcond5)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i2.i4(i4 %tmp_5, i2 0, i4 %col_assign_1)" [conv/conv.cpp:45]   --->   Operation 137 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_20 = zext i10 %tmp_19 to i64" [conv/conv.cpp:45]   --->   Operation 138 'zext' 'tmp_20' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%img_V_addr_2 = getelementptr [1024 x i8]* %img_V, i64 0, i64 %tmp_20" [conv/conv.cpp:45]   --->   Operation 139 'getelementptr' 'img_V_addr_2' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_8 : Operation 140 [2/2] (2.26ns)   --->   "%img_V_load_2 = load i8* %img_V_addr_2, align 1" [conv/conv.cpp:45]   --->   Operation 140 'load' 'img_V_load_2' <Predicate = (!exitcond5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 141 [1/1] (1.01ns)   --->   "%i_2 = add i4 %col_assign_1, 1" [conv/conv.cpp:43]   --->   Operation 141 'add' 'i_2' <Predicate = (!exitcond5)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader134"   --->   Operation 142 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.53>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i9 %tmp_18 to i64" [conv/conv.cpp:38]   --->   Operation 143 'zext' 'tmp_51_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%linebuf_val_0_V_add_1 = getelementptr [128 x i8]* %linebuf_val_0_V, i64 0, i64 %tmp_51_cast" [conv/conv.cpp:38]   --->   Operation 144 'getelementptr' 'linebuf_val_0_V_add_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%linebuf_val_1_V_add_1 = getelementptr [128 x i8]* %linebuf_val_1_V, i64 0, i64 %tmp_51_cast" [conv/conv.cpp:38]   --->   Operation 145 'getelementptr' 'linebuf_val_1_V_add_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (2.26ns)   --->   "store i8 0, i8* %linebuf_val_0_V_add_1, align 1" [conv/conv.cpp:44]   --->   Operation 146 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 147 [1/2] (2.26ns)   --->   "%img_V_load_2 = load i8* %img_V_addr_2, align 1" [conv/conv.cpp:45]   --->   Operation 147 'load' 'img_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 148 [1/1] (2.26ns)   --->   "store i8 %img_V_load_2, i8* %linebuf_val_1_V_add_1, align 1" [conv/conv.cpp:45]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader132" [conv/conv.cpp:43]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 1.10>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%channel4 = phi i5 [ %channel_3, %.preheader131.loopexit ], [ 0, %.preheader131.preheader ]"   --->   Operation 150 'phi' 'channel4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.88ns)   --->   "%exitcond4 = icmp eq i5 %channel4, -16" [conv/conv.cpp:51]   --->   Operation 151 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 152 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (1.10ns)   --->   "%channel_3 = add i5 %channel4, 1" [conv/conv.cpp:51]   --->   Operation 153 'add' 'channel_3' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader128.preheader, label %.preheader130.preheader" [conv/conv.cpp:51]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_1 = zext i5 %channel4 to i64" [conv/conv.cpp:55]   --->   Operation 155 'zext' 'tmp_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%window_val_0_V_0_a = getelementptr [16 x i8]* %window_val_0_V_0, i64 0, i64 %tmp_1" [conv/conv.cpp:55]   --->   Operation 156 'getelementptr' 'window_val_0_V_0_a' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%window_val_0_V_1_a = getelementptr [16 x i8]* %window_val_0_V_1, i64 0, i64 %tmp_1" [conv/conv.cpp:55]   --->   Operation 157 'getelementptr' 'window_val_0_V_1_a' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%window_val_0_V_2_a = getelementptr [16 x i8]* %window_val_0_V_2, i64 0, i64 %tmp_1" [conv/conv.cpp:55]   --->   Operation 158 'getelementptr' 'window_val_0_V_2_a' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%window_val_1_V_0_a = getelementptr [16 x i8]* %window_val_1_V_0, i64 0, i64 %tmp_1" [conv/conv.cpp:55]   --->   Operation 159 'getelementptr' 'window_val_1_V_0_a' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%window_val_1_V_1_a = getelementptr [16 x i8]* %window_val_1_V_1, i64 0, i64 %tmp_1" [conv/conv.cpp:55]   --->   Operation 160 'getelementptr' 'window_val_1_V_1_a' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%window_val_1_V_2_a = getelementptr [16 x i8]* %window_val_1_V_2, i64 0, i64 %tmp_1" [conv/conv.cpp:55]   --->   Operation 161 'getelementptr' 'window_val_1_V_2_a' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%window_val_2_V_0_a = getelementptr [16 x i8]* %window_val_2_V_0, i64 0, i64 %tmp_1" [conv/conv.cpp:55]   --->   Operation 162 'getelementptr' 'window_val_2_V_0_a' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%window_val_2_V_1_a = getelementptr [16 x i8]* %window_val_2_V_1, i64 0, i64 %tmp_1" [conv/conv.cpp:55]   --->   Operation 163 'getelementptr' 'window_val_2_V_1_a' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%window_val_2_V_2_a = getelementptr [16 x i8]* %window_val_2_V_2, i64 0, i64 %tmp_1" [conv/conv.cpp:55]   --->   Operation 164 'getelementptr' 'window_val_2_V_2_a' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.87ns)   --->   "br label %.preheader130" [conv/conv.cpp:52]   --->   Operation 165 'br' <Predicate = (!exitcond4)> <Delay = 0.87>
ST_10 : Operation 166 [1/1] (0.87ns)   --->   "br label %.preheader128" [conv/conv.cpp:64]   --->   Operation 166 'br' <Predicate = (exitcond4)> <Delay = 0.87>

State 11 <SV = 5> <Delay = 0.87>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%row_assign_1 = phi i2 [ 0, %.preheader130.preheader ], [ %i_3, %.preheader130.loopexit ]"   --->   Operation 167 'phi' 'row_assign_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.50ns)   --->   "%exitcond7 = icmp eq i2 %row_assign_1, -1" [conv/conv.cpp:52]   --->   Operation 168 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 169 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.85ns)   --->   "%i_3 = add i2 %row_assign_1, 1" [conv/conv.cpp:52]   --->   Operation 170 'add' 'i_3' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader131.loopexit, label %.preheader129.preheader" [conv/conv.cpp:52]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.50ns)   --->   "%tmp_16 = icmp eq i2 %row_assign_1, 0" [conv/conv.cpp:54]   --->   Operation 172 'icmp' 'tmp_16' <Predicate = (!exitcond7)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.50ns)   --->   "%cond = icmp eq i2 %row_assign_1, 1" [conv/conv.cpp:57]   --->   Operation 173 'icmp' 'cond' <Predicate = (!exitcond7)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.87ns)   --->   "br label %.preheader129" [conv/conv.cpp:53]   --->   Operation 174 'br' <Predicate = (!exitcond7)> <Delay = 0.87>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "br label %.preheader131"   --->   Operation 175 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 3.62>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%col_assign_2 = phi i2 [ %j, %3 ], [ 0, %.preheader129.preheader ]"   --->   Operation 176 'phi' 'col_assign_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.50ns)   --->   "%exitcond9 = icmp eq i2 %col_assign_2, -1" [conv/conv.cpp:53]   --->   Operation 177 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 178 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.85ns)   --->   "%j = add i2 %col_assign_2, 1" [conv/conv.cpp:53]   --->   Operation 179 'add' 'j' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader130.loopexit, label %2" [conv/conv.cpp:53]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.50ns)   --->   "%tmp_23 = icmp eq i2 %col_assign_2, 0" [conv/conv.cpp:54]   --->   Operation 181 'icmp' 'tmp_23' <Predicate = (!exitcond9)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (0.37ns)   --->   "%or_cond = or i1 %tmp_16, %tmp_23" [conv/conv.cpp:54]   --->   Operation 182 'or' 'or_cond' <Predicate = (!exitcond9)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %"operator().exit161", label %"operator().exit157"" [conv/conv.cpp:54]   --->   Operation 183 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i5 %channel4 to i4" [conv/conv.cpp:51]   --->   Operation 184 'trunc' 'tmp_25' <Predicate = (!exitcond9 & !or_cond)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i4.i1.i2.i3(i4 %tmp_25, i1 false, i2 %row_assign_1, i3 0)" [conv/conv.cpp:57]   --->   Operation 185 'bitconcatenate' 'tmp' <Predicate = (!exitcond9 & !or_cond)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%tmp26 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %col_assign_2)" [conv/conv.cpp:57]   --->   Operation 186 'bitconcatenate' 'tmp26' <Predicate = (!exitcond9 & !or_cond)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i4 %tmp26 to i10" [conv/conv.cpp:57]   --->   Operation 187 'sext' 'tmp1_cast' <Predicate = (!exitcond9 & !or_cond)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (1.35ns)   --->   "%tmp_26 = add i10 %tmp1_cast, %tmp" [conv/conv.cpp:57]   --->   Operation 188 'add' 'tmp_26' <Predicate = (!exitcond9 & !or_cond)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_27 = zext i10 %tmp_26 to i64" [conv/conv.cpp:57]   --->   Operation 189 'zext' 'tmp_27' <Predicate = (!exitcond9 & !or_cond)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%img_V_addr_3 = getelementptr [1024 x i8]* %img_V, i64 0, i64 %tmp_27" [conv/conv.cpp:57]   --->   Operation 190 'getelementptr' 'img_V_addr_3' <Predicate = (!exitcond9 & !or_cond)> <Delay = 0.00>
ST_12 : Operation 191 [2/2] (2.26ns)   --->   "%img_V_load_3 = load i8* %img_V_addr_3, align 1" [conv/conv.cpp:57]   --->   Operation 191 'load' 'img_V_load_3' <Predicate = (!exitcond9 & !or_cond)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 192 [1/1] (0.50ns)   --->   "%cond1 = icmp eq i2 %col_assign_2, 1" [conv/conv.cpp:57]   --->   Operation 192 'icmp' 'cond1' <Predicate = (!exitcond9 & !or_cond)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/1] (0.68ns)   --->   "switch i2 %row_assign_1, label %branch18 [
    i2 0, label %branch16
    i2 1, label %branch17
  ]" [conv/conv.cpp:55]   --->   Operation 193 'switch' <Predicate = (!exitcond9 & or_cond)> <Delay = 0.68>
ST_12 : Operation 194 [1/1] (0.68ns)   --->   "switch i2 %col_assign_2, label %branch27 [
    i2 0, label %branch25
    i2 1, label %branch26
  ]" [conv/conv.cpp:55]   --->   Operation 194 'switch' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 1)> <Delay = 0.68>
ST_12 : Operation 195 [1/1] (1.14ns)   --->   "store i8 0, i8* %window_val_1_V_1_a, align 1" [conv/conv.cpp:55]   --->   Operation 195 'store' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 1 & col_assign_2 == 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "br label %branch17246" [conv/conv.cpp:55]   --->   Operation 196 'br' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 1 & col_assign_2 == 1)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (1.14ns)   --->   "store i8 0, i8* %window_val_1_V_0_a, align 1" [conv/conv.cpp:55]   --->   Operation 197 'store' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 1 & col_assign_2 == 0)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "br label %branch17246" [conv/conv.cpp:55]   --->   Operation 198 'br' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 1 & col_assign_2 == 0)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (1.14ns)   --->   "store i8 0, i8* %window_val_1_V_2_a, align 1" [conv/conv.cpp:55]   --->   Operation 199 'store' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 1 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "br label %branch17246" [conv/conv.cpp:55]   --->   Operation 200 'br' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 1 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "br label %"operator().exit161216"" [conv/conv.cpp:55]   --->   Operation 201 'br' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 1)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.68ns)   --->   "switch i2 %col_assign_2, label %branch21 [
    i2 0, label %branch19
    i2 1, label %branch20
  ]" [conv/conv.cpp:55]   --->   Operation 202 'switch' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 0)> <Delay = 0.68>
ST_12 : Operation 203 [1/1] (1.14ns)   --->   "store i8 0, i8* %window_val_0_V_1_a, align 1" [conv/conv.cpp:55]   --->   Operation 203 'store' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 0 & col_assign_2 == 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "br label %branch16220" [conv/conv.cpp:55]   --->   Operation 204 'br' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 0 & col_assign_2 == 1)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (1.14ns)   --->   "store i8 0, i8* %window_val_0_V_0_a, align 1" [conv/conv.cpp:55]   --->   Operation 205 'store' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 0 & col_assign_2 == 0)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "br label %branch16220" [conv/conv.cpp:55]   --->   Operation 206 'br' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 0 & col_assign_2 == 0)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (1.14ns)   --->   "store i8 0, i8* %window_val_0_V_2_a, align 1" [conv/conv.cpp:55]   --->   Operation 207 'store' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 0 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "br label %branch16220" [conv/conv.cpp:55]   --->   Operation 208 'br' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 0 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "br label %"operator().exit161216"" [conv/conv.cpp:55]   --->   Operation 209 'br' <Predicate = (!exitcond9 & or_cond & row_assign_1 == 0)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.68ns)   --->   "switch i2 %col_assign_2, label %branch33 [
    i2 0, label %branch31
    i2 1, label %branch32
  ]" [conv/conv.cpp:55]   --->   Operation 210 'switch' <Predicate = (!exitcond9 & or_cond & row_assign_1 != 0 & row_assign_1 != 1)> <Delay = 0.68>
ST_12 : Operation 211 [1/1] (1.14ns)   --->   "store i8 0, i8* %window_val_2_V_1_a, align 1" [conv/conv.cpp:55]   --->   Operation 211 'store' <Predicate = (!exitcond9 & or_cond & row_assign_1 != 0 & row_assign_1 != 1 & col_assign_2 == 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "br label %branch18272" [conv/conv.cpp:55]   --->   Operation 212 'br' <Predicate = (!exitcond9 & or_cond & row_assign_1 != 0 & row_assign_1 != 1 & col_assign_2 == 1)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (1.14ns)   --->   "store i8 0, i8* %window_val_2_V_0_a, align 1" [conv/conv.cpp:55]   --->   Operation 213 'store' <Predicate = (!exitcond9 & or_cond & row_assign_1 != 0 & row_assign_1 != 1 & col_assign_2 == 0)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "br label %branch18272" [conv/conv.cpp:55]   --->   Operation 214 'br' <Predicate = (!exitcond9 & or_cond & row_assign_1 != 0 & row_assign_1 != 1 & col_assign_2 == 0)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (1.14ns)   --->   "store i8 0, i8* %window_val_2_V_2_a, align 1" [conv/conv.cpp:55]   --->   Operation 215 'store' <Predicate = (!exitcond9 & or_cond & row_assign_1 != 0 & row_assign_1 != 1 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "br label %branch18272" [conv/conv.cpp:55]   --->   Operation 216 'br' <Predicate = (!exitcond9 & or_cond & row_assign_1 != 0 & row_assign_1 != 1 & col_assign_2 != 0 & col_assign_2 != 1)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "br label %"operator().exit161216"" [conv/conv.cpp:55]   --->   Operation 217 'br' <Predicate = (!exitcond9 & or_cond & row_assign_1 != 0 & row_assign_1 != 1)> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "br label %3" [conv/conv.cpp:56]   --->   Operation 218 'br' <Predicate = (!exitcond9 & or_cond)> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "br label %.preheader130"   --->   Operation 219 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 3.41>
ST_13 : Operation 220 [1/2] (2.26ns)   --->   "%img_V_load_3 = load i8* %img_V_addr_3, align 1" [conv/conv.cpp:57]   --->   Operation 220 'load' 'img_V_load_3' <Predicate = (!or_cond)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %cond, label %branch14, label %branch15" [conv/conv.cpp:57]   --->   Operation 221 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %cond1, label %branch35, label %branch36" [conv/conv.cpp:57]   --->   Operation 222 'br' <Predicate = (!or_cond & !cond)> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (1.14ns)   --->   "store i8 %img_V_load_3, i8* %window_val_2_V_2_a, align 1" [conv/conv.cpp:57]   --->   Operation 223 'store' <Predicate = (!or_cond & !cond & !cond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "br label %branch15277" [conv/conv.cpp:57]   --->   Operation 224 'br' <Predicate = (!or_cond & !cond & !cond1)> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (1.14ns)   --->   "store i8 %img_V_load_3, i8* %window_val_2_V_1_a, align 1" [conv/conv.cpp:57]   --->   Operation 225 'store' <Predicate = (!or_cond & !cond & cond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "br label %branch15277" [conv/conv.cpp:57]   --->   Operation 226 'br' <Predicate = (!or_cond & !cond & cond1)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "br label %"operator().exit157211"" [conv/conv.cpp:57]   --->   Operation 227 'br' <Predicate = (!or_cond & !cond)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %cond1, label %branch29, label %branch30" [conv/conv.cpp:57]   --->   Operation 228 'br' <Predicate = (!or_cond & cond)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (1.14ns)   --->   "store i8 %img_V_load_3, i8* %window_val_1_V_2_a, align 1" [conv/conv.cpp:57]   --->   Operation 229 'store' <Predicate = (!or_cond & cond & !cond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "br label %branch14251" [conv/conv.cpp:57]   --->   Operation 230 'br' <Predicate = (!or_cond & cond & !cond1)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (1.14ns)   --->   "store i8 %img_V_load_3, i8* %window_val_1_V_1_a, align 1" [conv/conv.cpp:57]   --->   Operation 231 'store' <Predicate = (!or_cond & cond & cond1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "br label %branch14251" [conv/conv.cpp:57]   --->   Operation 232 'br' <Predicate = (!or_cond & cond & cond1)> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "br label %"operator().exit157211"" [conv/conv.cpp:57]   --->   Operation 233 'br' <Predicate = (!or_cond & cond)> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 234 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "br label %.preheader129" [conv/conv.cpp:53]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 1.14>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%channel7 = phi i5 [ %channel_2, %4 ], [ 0, %.preheader128.preheader ]"   --->   Operation 236 'phi' 'channel7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.88ns)   --->   "%exitcond6 = icmp eq i5 %channel7, -16" [conv/conv.cpp:64]   --->   Operation 237 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 238 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (1.10ns)   --->   "%channel_2 = add i5 %channel7, 1" [conv/conv.cpp:64]   --->   Operation 239 'add' 'channel_2' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader127.preheader, label %4" [conv/conv.cpp:64]   --->   Operation 240 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_15 = zext i5 %channel7 to i64" [conv/conv.cpp:65]   --->   Operation 241 'zext' 'tmp_15' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%new_pixel_V_addr = getelementptr [16 x i8]* %new_pixel_V, i64 0, i64 %tmp_15" [conv/conv.cpp:65]   --->   Operation 242 'getelementptr' 'new_pixel_V_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (1.14ns)   --->   "store i8 0, i8* %new_pixel_V_addr, align 1" [conv/conv.cpp:65]   --->   Operation 243 'store' <Predicate = (!exitcond6)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "br label %.preheader128" [conv/conv.cpp:64]   --->   Operation 244 'br' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%pool_count = alloca i32"   --->   Operation 245 'alloca' 'pool_count' <Predicate = (exitcond6)> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%read_count = alloca i32"   --->   Operation 246 'alloca' 'read_count' <Predicate = (exitcond6)> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%pool_buffer_size = alloca i32"   --->   Operation 247 'alloca' 'pool_buffer_size' <Predicate = (exitcond6)> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.94ns)   --->   "store i32 0, i32* %pool_buffer_size"   --->   Operation 248 'store' <Predicate = (exitcond6)> <Delay = 0.94>
ST_14 : Operation 249 [1/1] (0.87ns)   --->   "store i32 10, i32* %read_count"   --->   Operation 249 'store' <Predicate = (exitcond6)> <Delay = 0.87>
ST_14 : Operation 250 [1/1] (0.87ns)   --->   "store i32 0, i32* %pool_count"   --->   Operation 250 'store' <Predicate = (exitcond6)> <Delay = 0.87>
ST_14 : Operation 251 [1/1] (0.87ns)   --->   "br label %.preheader127" [conv/conv.cpp:76]   --->   Operation 251 'br' <Predicate = (exitcond6)> <Delay = 0.87>

State 15 <SV = 6> <Delay = 1.24>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%row_assign_3 = phi i4 [ 0, %.preheader127.preheader ], [ %row, %.preheader127.loopexit ]"   --->   Operation 252 'phi' 'row_assign_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i4 %row_assign_3 to i1" [conv/conv.cpp:76]   --->   Operation 253 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.86ns)   --->   "%exitcond8 = icmp eq i4 %row_assign_3, -8" [conv/conv.cpp:76]   --->   Operation 254 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 255 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (1.01ns)   --->   "%row = add i4 1, %row_assign_3" [conv/conv.cpp:76]   --->   Operation 256 'add' 'row' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %14, label %.preheader126.preheader" [conv/conv.cpp:76]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.86ns)   --->   "%tmp_22 = icmp ne i4 %row_assign_3, 1" [conv/conv.cpp:107]   --->   Operation 258 'icmp' 'tmp_22' <Predicate = (!exitcond8)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [1/1] (0.37ns)   --->   "%demorgan = and i1 %tmp_21, %tmp_22" [conv/conv.cpp:107]   --->   Operation 259 'and' 'demorgan' <Predicate = (!exitcond8)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/1] (0.86ns)   --->   "%tmp_i = icmp ne i4 %row_assign_3, 0" [conv/conv.cpp:8->conv/conv.cpp:79]   --->   Operation 260 'icmp' 'tmp_i' <Predicate = (!exitcond8)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [1/1] (0.86ns)   --->   "%tmp_i_16 = icmp ult i4 %row_assign_3, 7" [conv/conv.cpp:8->conv/conv.cpp:79]   --->   Operation 261 'icmp' 'tmp_i_16' <Predicate = (!exitcond8)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.37ns)   --->   "%tmp2 = and i1 %tmp_i, %tmp_i_16" [conv/conv.cpp:8->conv/conv.cpp:79]   --->   Operation 262 'and' 'tmp2' <Predicate = (!exitcond8)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 263 [1/1] (0.87ns)   --->   "br label %.preheader126" [conv/conv.cpp:77]   --->   Operation 263 'br' <Predicate = (!exitcond8)> <Delay = 0.87>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:151]   --->   Operation 264 'ret' <Predicate = (exitcond8)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 1.24>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%col_assign_3 = phi i4 [ 0, %.preheader126.preheader ], [ %col, %.preheader126.loopexit ]"   --->   Operation 265 'phi' 'col_assign_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i4 %col_assign_3 to i1" [conv/conv.cpp:77]   --->   Operation 266 'trunc' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.86ns)   --->   "%exitcond10 = icmp eq i4 %col_assign_3, -8" [conv/conv.cpp:77]   --->   Operation 267 'icmp' 'exitcond10' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 268 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 269 [1/1] (1.01ns)   --->   "%col = add i4 1, %col_assign_3" [conv/conv.cpp:77]   --->   Operation 269 'add' 'col' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %.preheader127.loopexit, label %5" [conv/conv.cpp:77]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 271 [1/1] (0.86ns)   --->   "%tmp_62_i = icmp ne i4 %col_assign_3, 0" [conv/conv.cpp:8->conv/conv.cpp:79]   --->   Operation 271 'icmp' 'tmp_62_i' <Predicate = (!exitcond10)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [1/1] (0.86ns)   --->   "%tmp_63_i = icmp ult i4 %col_assign_3, 7" [conv/conv.cpp:8->conv/conv.cpp:79]   --->   Operation 272 'icmp' 'tmp_63_i' <Predicate = (!exitcond10)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node p_i)   --->   "%tmp3 = and i1 %tmp_62_i, %tmp_63_i" [conv/conv.cpp:8->conv/conv.cpp:79]   --->   Operation 273 'and' 'tmp3' <Predicate = (!exitcond10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 274 [1/1] (0.37ns) (out node of the LUT)   --->   "%p_i = and i1 %tmp3, %tmp2" [conv/conv.cpp:8->conv/conv.cpp:79]   --->   Operation 274 'and' 'p_i' <Predicate = (!exitcond10)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "br i1 %p_i, label %.preheader125.preheader, label %._crit_edge" [conv/conv.cpp:79]   --->   Operation 275 'br' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.87ns)   --->   "br label %.preheader125" [conv/conv.cpp:82]   --->   Operation 276 'br' <Predicate = (!exitcond10 & p_i)> <Delay = 0.87>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "br label %.preheader127"   --->   Operation 277 'br' <Predicate = (exitcond10)> <Delay = 0.00>

State 17 <SV = 8> <Delay = 7.13>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%pool_buffer_val_7_V_1 = phi i24 [ %conv_out_V, %conv2D.exit ], [ 0, %.preheader125.preheader ]"   --->   Operation 278 'phi' 'pool_buffer_val_7_V_1' <Predicate = (p_i)> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%channel_assign = phi i5 [ %channel_4, %conv2D.exit ], [ 0, %.preheader125.preheader ]"   --->   Operation 279 'phi' 'channel_assign' <Predicate = (p_i)> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%channel_assign_cast = zext i5 %channel_assign to i8" [conv/conv.cpp:82]   --->   Operation 280 'zext' 'channel_assign_cast' <Predicate = (p_i)> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.88ns)   --->   "%exitcond11 = icmp eq i5 %channel_assign, -16" [conv/conv.cpp:82]   --->   Operation 281 'icmp' 'exitcond11' <Predicate = (p_i)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 282 'speclooptripcount' 'empty_18' <Predicate = (p_i)> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (1.10ns)   --->   "%channel_4 = add i5 %channel_assign, 1" [conv/conv.cpp:82]   --->   Operation 283 'add' 'channel_4' <Predicate = (p_i)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %.preheader168.0, label %6" [conv/conv.cpp:82]   --->   Operation 284 'br' <Predicate = (p_i)> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_28 = zext i5 %channel_assign to i64" [conv/conv.cpp:83]   --->   Operation 285 'zext' 'tmp_28' <Predicate = (p_i & !exitcond11)> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i5 %channel_assign to i4" [conv/conv.cpp:82]   --->   Operation 286 'trunc' 'tmp_29' <Predicate = (p_i & !exitcond11)> <Delay = 0.00>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "%p_shl_i = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_29, i3 0)" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 287 'bitconcatenate' 'p_shl_i' <Predicate = (p_i & !exitcond11)> <Delay = 0.00>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i7 %p_shl_i to i8" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 288 'zext' 'p_shl_i_cast' <Predicate = (p_i & !exitcond11)> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (1.27ns)   --->   "%tmp4 = add i8 %channel_assign_cast, %p_shl_i_cast" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 289 'add' 'tmp4' <Predicate = (p_i & !exitcond11)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%window_val_0_V_0_a_1 = getelementptr [16 x i8]* %window_val_0_V_0, i64 0, i64 %tmp_28" [conv/conv.cpp:83]   --->   Operation 290 'getelementptr' 'window_val_0_V_0_a_1' <Predicate = (p_i & !exitcond11)> <Delay = 0.00>
ST_17 : Operation 291 [2/2] (1.14ns)   --->   "%window_val_0_V_0_l = load i8* %window_val_0_V_0_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 291 'load' 'window_val_0_V_0_l' <Predicate = (p_i & !exitcond11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%window_val_0_V_1_a_1 = getelementptr [16 x i8]* %window_val_0_V_1, i64 0, i64 %tmp_28" [conv/conv.cpp:83]   --->   Operation 292 'getelementptr' 'window_val_0_V_1_a_1' <Predicate = (p_i & !exitcond11)> <Delay = 0.00>
ST_17 : Operation 293 [2/2] (1.14ns)   --->   "%window_val_0_V_1_l = load i8* %window_val_0_V_1_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 293 'load' 'window_val_0_V_1_l' <Predicate = (p_i & !exitcond11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "%window_val_0_V_2_a_1 = getelementptr [16 x i8]* %window_val_0_V_2, i64 0, i64 %tmp_28" [conv/conv.cpp:83]   --->   Operation 294 'getelementptr' 'window_val_0_V_2_a_1' <Predicate = (p_i & !exitcond11)> <Delay = 0.00>
ST_17 : Operation 295 [2/2] (1.14ns)   --->   "%window_val_0_V_2_l = load i8* %window_val_0_V_2_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 295 'load' 'window_val_0_V_2_l' <Predicate = (p_i & !exitcond11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%window_val_1_V_0_a_1 = getelementptr [16 x i8]* %window_val_1_V_0, i64 0, i64 %tmp_28" [conv/conv.cpp:83]   --->   Operation 296 'getelementptr' 'window_val_1_V_0_a_1' <Predicate = (p_i & !exitcond11)> <Delay = 0.00>
ST_17 : Operation 297 [2/2] (1.14ns)   --->   "%window_val_1_V_0_l = load i8* %window_val_1_V_0_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 297 'load' 'window_val_1_V_0_l' <Predicate = (p_i & !exitcond11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%window_val_1_V_1_a_1 = getelementptr [16 x i8]* %window_val_1_V_1, i64 0, i64 %tmp_28" [conv/conv.cpp:83]   --->   Operation 298 'getelementptr' 'window_val_1_V_1_a_1' <Predicate = (p_i & !exitcond11)> <Delay = 0.00>
ST_17 : Operation 299 [2/2] (1.14ns)   --->   "%window_val_1_V_1_l = load i8* %window_val_1_V_1_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 299 'load' 'window_val_1_V_1_l' <Predicate = (p_i & !exitcond11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%window_val_1_V_2_a_1 = getelementptr [16 x i8]* %window_val_1_V_2, i64 0, i64 %tmp_28" [conv/conv.cpp:83]   --->   Operation 300 'getelementptr' 'window_val_1_V_2_a_1' <Predicate = (p_i & !exitcond11)> <Delay = 0.00>
ST_17 : Operation 301 [2/2] (1.14ns)   --->   "%window_val_1_V_2_l = load i8* %window_val_1_V_2_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 301 'load' 'window_val_1_V_2_l' <Predicate = (p_i & !exitcond11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%window_val_2_V_0_a_1 = getelementptr [16 x i8]* %window_val_2_V_0, i64 0, i64 %tmp_28" [conv/conv.cpp:83]   --->   Operation 302 'getelementptr' 'window_val_2_V_0_a_1' <Predicate = (p_i & !exitcond11)> <Delay = 0.00>
ST_17 : Operation 303 [2/2] (1.14ns)   --->   "%window_val_2_V_0_l = load i8* %window_val_2_V_0_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 303 'load' 'window_val_2_V_0_l' <Predicate = (p_i & !exitcond11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "%window_val_2_V_1_a_1 = getelementptr [16 x i8]* %window_val_2_V_1, i64 0, i64 %tmp_28" [conv/conv.cpp:83]   --->   Operation 304 'getelementptr' 'window_val_2_V_1_a_1' <Predicate = (p_i & !exitcond11)> <Delay = 0.00>
ST_17 : Operation 305 [2/2] (1.14ns)   --->   "%window_val_2_V_1_l = load i8* %window_val_2_V_1_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 305 'load' 'window_val_2_V_1_l' <Predicate = (p_i & !exitcond11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%window_val_2_V_2_a_1 = getelementptr [16 x i8]* %window_val_2_V_2, i64 0, i64 %tmp_28" [conv/conv.cpp:83]   --->   Operation 306 'getelementptr' 'window_val_2_V_2_a_1' <Predicate = (p_i & !exitcond11)> <Delay = 0.00>
ST_17 : Operation 307 [2/2] (1.14ns)   --->   "%window_val_2_V_2_l = load i8* %window_val_2_V_2_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 307 'load' 'window_val_2_V_2_l' <Predicate = (p_i & !exitcond11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%pool_buffer_size_loa = load i32* %pool_buffer_size" [conv/conv.cpp:94]   --->   Operation 308 'load' 'pool_buffer_size_loa' <Predicate = (p_i & exitcond11)> <Delay = 0.00>
ST_17 : Operation 309 [1/1] (0.00ns)   --->   "%pool_buffer_val_0_V_1 = load i24* %pool_buffer_val_1_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 309 'load' 'pool_buffer_val_0_V_1' <Predicate = (p_i & exitcond11)> <Delay = 0.00>
ST_17 : Operation 310 [1/1] (0.87ns)   --->   "store i24 %pool_buffer_val_0_V_1, i24* %pool_buffer_val_0_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 310 'store' <Predicate = (p_i & exitcond11)> <Delay = 0.87>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%pool_buffer_val_1_V_1 = load i24* %pool_buffer_val_2_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 311 'load' 'pool_buffer_val_1_V_1' <Predicate = (p_i & exitcond11)> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (0.87ns)   --->   "store i24 %pool_buffer_val_1_V_1, i24* %pool_buffer_val_1_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 312 'store' <Predicate = (p_i & exitcond11)> <Delay = 0.87>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%pool_buffer_val_2_V_1 = load i24* %pool_buffer_val_3_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 313 'load' 'pool_buffer_val_2_V_1' <Predicate = (p_i & exitcond11)> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (0.87ns)   --->   "store i24 %pool_buffer_val_2_V_1, i24* %pool_buffer_val_2_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 314 'store' <Predicate = (p_i & exitcond11)> <Delay = 0.87>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%pool_buffer_val_3_V_1 = load i24* %pool_buffer_val_4_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 315 'load' 'pool_buffer_val_3_V_1' <Predicate = (p_i & exitcond11)> <Delay = 0.00>
ST_17 : Operation 316 [1/1] (0.87ns)   --->   "store i24 %pool_buffer_val_3_V_1, i24* %pool_buffer_val_3_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 316 'store' <Predicate = (p_i & exitcond11)> <Delay = 0.87>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%pool_buffer_val_4_V_1 = load i24* %pool_buffer_val_5_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 317 'load' 'pool_buffer_val_4_V_1' <Predicate = (p_i & exitcond11)> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (0.87ns)   --->   "store i24 %pool_buffer_val_4_V_1, i24* %pool_buffer_val_4_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 318 'store' <Predicate = (p_i & exitcond11)> <Delay = 0.87>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "%pool_buffer_val_5_V_1 = load i24* %pool_buffer_val_6_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 319 'load' 'pool_buffer_val_5_V_1' <Predicate = (p_i & exitcond11)> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (0.87ns)   --->   "store i24 %pool_buffer_val_5_V_1, i24* %pool_buffer_val_5_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 320 'store' <Predicate = (p_i & exitcond11)> <Delay = 0.87>
ST_17 : Operation 321 [1/1] (0.00ns)   --->   "%pool_buffer_val_6_V_1 = load i24* %pool_buffer_val_7_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 321 'load' 'pool_buffer_val_6_V_1' <Predicate = (p_i & exitcond11)> <Delay = 0.00>
ST_17 : Operation 322 [1/1] (0.87ns)   --->   "store i24 %pool_buffer_val_6_V_1, i24* %pool_buffer_val_6_V, align 4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:92]   --->   Operation 322 'store' <Predicate = (p_i & exitcond11)> <Delay = 0.87>
ST_17 : Operation 323 [1/1] (0.87ns)   --->   "store i24 %pool_buffer_val_7_V_1, i24* %pool_buffer_val_7_V, align 4" [conv/conv.cpp:93]   --->   Operation 323 'store' <Predicate = (p_i & exitcond11)> <Delay = 0.87>
ST_17 : Operation 324 [1/1] (1.51ns)   --->   "%pool_buffer_size_1 = add nsw i32 %pool_buffer_size_loa, 1" [conv/conv.cpp:94]   --->   Operation 324 'add' 'pool_buffer_size_1' <Predicate = (p_i & exitcond11)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 325 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %._crit_edge135, label %8" [conv/conv.cpp:97]   --->   Operation 325 'br' <Predicate = (p_i & exitcond11)> <Delay = 0.00>
ST_17 : Operation 326 [1/1] (1.28ns)   --->   "%tmp_30 = icmp ne i32 %pool_buffer_size_1, 8" [conv/conv.cpp:97]   --->   Operation 326 'icmp' 'tmp_30' <Predicate = (p_i & exitcond11 & !tmp_21)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 327 [1/1] (0.37ns)   --->   "%demorgan1 = or i1 %tmp_24, %tmp_30" [conv/conv.cpp:97]   --->   Operation 327 'or' 'demorgan1' <Predicate = (p_i & exitcond11 & !tmp_21)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 328 [1/1] (0.00ns)   --->   "br i1 %demorgan1, label %._crit_edge135, label %._crit_edge137" [conv/conv.cpp:97]   --->   Operation 328 'br' <Predicate = (p_i & exitcond11 & !tmp_21)> <Delay = 0.00>
ST_17 : Operation 329 [1/1] (0.00ns)   --->   "%pool_count_load = load i32* %pool_count" [conv/conv.cpp:106]   --->   Operation 329 'load' 'pool_count_load' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 0.00>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "%pool_buffer_size_loa_1 = load i32* %pool_buffer_size" [conv/conv.cpp:105]   --->   Operation 330 'load' 'pool_buffer_size_loa_1' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 0.00>
ST_17 : Operation 331 [1/1] (1.28ns)   --->   "%tmp_31 = icmp sgt i24 %pool_buffer_val_1_V_1, %pool_buffer_val_0_V_1" [conv/conv.cpp:100]   --->   Operation 331 'icmp' 'tmp_31' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 332 [1/1] (0.71ns)   --->   "%result_V_1 = select i1 %tmp_31, i24 %pool_buffer_val_1_V_1, i24 %pool_buffer_val_0_V_1" [conv/conv.cpp:100]   --->   Operation 332 'select' 'result_V_1' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 333 [1/1] (1.28ns)   --->   "%tmp_32 = icmp sgt i24 %pool_buffer_val_6_V_1, %result_V_1" [conv/conv.cpp:101]   --->   Operation 333 'icmp' 'tmp_32' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 334 [1/1] (0.71ns)   --->   "%result_V_2 = select i1 %tmp_32, i24 %pool_buffer_val_6_V_1, i24 %result_V_1" [conv/conv.cpp:101]   --->   Operation 334 'select' 'result_V_2' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 335 [1/1] (1.28ns)   --->   "%tmp_33 = icmp sgt i24 %pool_buffer_val_7_V_1, %result_V_2" [conv/conv.cpp:102]   --->   Operation 335 'icmp' 'tmp_33' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 336 [1/1] (0.71ns)   --->   "%result_V_3 = select i1 %tmp_33, i24 %pool_buffer_val_7_V_1, i24 %result_V_2" [conv/conv.cpp:102]   --->   Operation 336 'select' 'result_V_3' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_34 = sext i32 %pool_count_load to i64" [conv/conv.cpp:103]   --->   Operation 337 'sext' 'tmp_34' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 0.00>
ST_17 : Operation 338 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [9 x i24]* %out_V, i64 0, i64 %tmp_34" [conv/conv.cpp:103]   --->   Operation 338 'getelementptr' 'out_V_addr' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 0.00>
ST_17 : Operation 339 [1/1] (1.14ns)   --->   "store i24 %result_V_3, i24* %out_V_addr, align 4" [conv/conv.cpp:103]   --->   Operation 339 'store' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 340 [1/1] (1.51ns)   --->   "%pool_buffer_size_2 = add nsw i32 %pool_buffer_size_loa_1, -1" [conv/conv.cpp:105]   --->   Operation 340 'add' 'pool_buffer_size_2' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 341 [1/1] (1.51ns)   --->   "%pool_count_1 = add nsw i32 %pool_count_load, 1" [conv/conv.cpp:106]   --->   Operation 341 'add' 'pool_count_1' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [1/1] (0.94ns)   --->   "store i32 %pool_buffer_size_2, i32* %pool_buffer_size" [conv/conv.cpp:105]   --->   Operation 342 'store' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 0.94>
ST_17 : Operation 343 [1/1] (0.87ns)   --->   "store i32 %pool_count_1, i32* %pool_count" [conv/conv.cpp:106]   --->   Operation 343 'store' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 0.87>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "br label %._crit_edge" [conv/conv.cpp:107]   --->   Operation 344 'br' <Predicate = (p_i & exitcond11 & !tmp_21 & !demorgan1)> <Delay = 0.00>
ST_17 : Operation 345 [1/1] (0.00ns)   --->   "br i1 %demorgan, label %9, label %._crit_edge135.._crit_edge_crit_edge" [conv/conv.cpp:107]   --->   Operation 345 'br' <Predicate = (p_i & exitcond11 & tmp_21) | (p_i & exitcond11 & demorgan1)> <Delay = 0.00>
ST_17 : Operation 346 [1/1] (0.94ns)   --->   "store i32 %pool_buffer_size_1, i32* %pool_buffer_size" [conv/conv.cpp:94]   --->   Operation 346 'store' <Predicate = (p_i & exitcond11 & tmp_21 & !demorgan) | (p_i & exitcond11 & demorgan1 & !demorgan)> <Delay = 0.94>
ST_17 : Operation 347 [1/1] (0.00ns)   --->   "br label %._crit_edge" [conv/conv.cpp:107]   --->   Operation 347 'br' <Predicate = (p_i & exitcond11 & tmp_21 & !demorgan) | (p_i & exitcond11 & demorgan1 & !demorgan)> <Delay = 0.00>
ST_17 : Operation 348 [1/1] (0.00ns)   --->   "%pool_buffer_size_loa_2 = load i32* %pool_buffer_size" [conv/conv.cpp:109]   --->   Operation 348 'load' 'pool_buffer_size_loa_2' <Predicate = (p_i & exitcond11 & tmp_21 & demorgan) | (p_i & exitcond11 & demorgan1 & demorgan)> <Delay = 0.00>
ST_17 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%tmp_35 = xor i1 %tmp_24, true" [conv/conv.cpp:107]   --->   Operation 349 'xor' 'tmp_35' <Predicate = (p_i & exitcond11 & tmp_21 & demorgan) | (p_i & exitcond11 & demorgan1 & demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 350 [1/1] (1.28ns)   --->   "%tmp_36 = icmp eq i32 %pool_buffer_size_1, 8" [conv/conv.cpp:107]   --->   Operation 350 'icmp' 'tmp_36' <Predicate = (p_i & exitcond11 & tmp_21 & demorgan) | (p_i & exitcond11 & demorgan1 & demorgan)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%or_cond3 = and i1 %tmp_36, %tmp_35" [conv/conv.cpp:107]   --->   Operation 351 'and' 'or_cond3' <Predicate = (p_i & exitcond11 & tmp_21 & demorgan) | (p_i & exitcond11 & demorgan1 & demorgan)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 352 [1/1] (1.51ns)   --->   "%pool_buffer_size_3 = add nsw i32 %pool_buffer_size_loa_2, -1" [conv/conv.cpp:109]   --->   Operation 352 'add' 'pool_buffer_size_3' <Predicate = (p_i & exitcond11 & tmp_21 & demorgan) | (p_i & exitcond11 & demorgan1 & demorgan)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 353 [1/1] (0.71ns) (out node of the LUT)   --->   "%p_s = select i1 %or_cond3, i32 %pool_buffer_size_3, i32 %pool_buffer_size_1" [conv/conv.cpp:107]   --->   Operation 353 'select' 'p_s' <Predicate = (p_i & exitcond11 & tmp_21 & demorgan) | (p_i & exitcond11 & demorgan1 & demorgan)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 354 [1/1] (0.94ns)   --->   "store i32 %p_s, i32* %pool_buffer_size" [conv/conv.cpp:107]   --->   Operation 354 'store' <Predicate = (p_i & exitcond11 & tmp_21 & demorgan) | (p_i & exitcond11 & demorgan1 & demorgan)> <Delay = 0.94>
ST_17 : Operation 355 [1/1] (0.00ns)   --->   "br label %._crit_edge" [conv/conv.cpp:107]   --->   Operation 355 'br' <Predicate = (p_i & exitcond11 & tmp_21 & demorgan) | (p_i & exitcond11 & demorgan1 & demorgan)> <Delay = 0.00>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%read_count_load_1 = load i32* %read_count" [conv/conv.cpp:115]   --->   Operation 356 'load' 'read_count_load_1' <Predicate = (!p_i) | (exitcond11)> <Delay = 0.00>
ST_17 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_37 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %read_count_load_1, i32 6, i32 31)" [conv/conv.cpp:115]   --->   Operation 357 'partselect' 'tmp_37' <Predicate = (!p_i) | (exitcond11)> <Delay = 0.00>
ST_17 : Operation 358 [1/1] (1.28ns)   --->   "%icmp = icmp slt i26 %tmp_37, 1" [conv/conv.cpp:115]   --->   Operation 358 'icmp' 'icmp' <Predicate = (!p_i) | (exitcond11)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 359 [1/1] (0.00ns)   --->   "br i1 %icmp, label %.preheader124.preheader, label %._crit_edge141" [conv/conv.cpp:115]   --->   Operation 359 'br' <Predicate = (!p_i) | (exitcond11)> <Delay = 0.00>
ST_17 : Operation 360 [1/1] (0.87ns)   --->   "br label %.preheader124" [conv/conv.cpp:116]   --->   Operation 360 'br' <Predicate = (!p_i & icmp) | (exitcond11 & icmp)> <Delay = 0.87>

State 18 <SV = 9> <Delay = 1.14>
ST_18 : Operation 361 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i8 %tmp4 to i9" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 361 'zext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 362 [1/2] (1.14ns)   --->   "%window_val_0_V_0_l = load i8* %window_val_0_V_0_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 362 'load' 'window_val_0_V_0_l' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 363 [1/2] (1.14ns)   --->   "%window_val_0_V_1_l = load i8* %window_val_0_V_1_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 363 'load' 'window_val_0_V_1_l' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 364 [1/2] (1.14ns)   --->   "%window_val_0_V_2_l = load i8* %window_val_0_V_2_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 364 'load' 'window_val_0_V_2_l' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 365 [1/2] (1.14ns)   --->   "%window_val_1_V_0_l = load i8* %window_val_1_V_0_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 365 'load' 'window_val_1_V_0_l' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 366 [1/2] (1.14ns)   --->   "%window_val_1_V_1_l = load i8* %window_val_1_V_1_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 366 'load' 'window_val_1_V_1_l' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 367 [1/2] (1.14ns)   --->   "%window_val_1_V_2_l = load i8* %window_val_1_V_2_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 367 'load' 'window_val_1_V_2_l' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 368 [1/2] (1.14ns)   --->   "%window_val_2_V_0_l = load i8* %window_val_2_V_0_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 368 'load' 'window_val_2_V_0_l' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 369 [1/2] (1.14ns)   --->   "%window_val_2_V_1_l = load i8* %window_val_2_V_1_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 369 'load' 'window_val_2_V_1_l' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 370 [1/2] (1.14ns)   --->   "%window_val_2_V_2_l = load i8* %window_val_2_V_2_a_1, align 1" [conv/conv.cpp:83]   --->   Operation 370 'load' 'window_val_2_V_2_l' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 371 [1/1] (0.87ns)   --->   "br label %.loopexit" [conv/conv.cpp:15->conv/conv.cpp:83]   --->   Operation 371 'br' <Predicate = true> <Delay = 0.87>

State 19 <SV = 10> <Delay = 1.43>
ST_19 : Operation 372 [1/1] (0.00ns)   --->   "%agg_result_V_i = phi i24 [ 0, %6 ], [ %agg_result_V_1_i, %.loopexit.loopexit ]" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 372 'phi' 'agg_result_V_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 373 [1/1] (0.00ns)   --->   "%agg_result_V_load2_i = phi i24 [ 0, %6 ], [ %agg_result_V_load_i, %.loopexit.loopexit ]" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 373 'phi' 'agg_result_V_load2_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 374 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ 0, %6 ], [ %i_5, %.loopexit.loopexit ]"   --->   Operation 374 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 375 [1/1] (0.00ns)   --->   "%i_i_cast = zext i2 %i_i to i5" [conv/conv.cpp:15->conv/conv.cpp:83]   --->   Operation 375 'zext' 'i_i_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 376 [1/1] (0.00ns)   --->   "%i_i_cast1 = zext i2 %i_i to i4" [conv/conv.cpp:15->conv/conv.cpp:83]   --->   Operation 376 'zext' 'i_i_cast1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 377 [1/1] (0.50ns)   --->   "%exitcond18_i = icmp eq i2 %i_i, -1" [conv/conv.cpp:15->conv/conv.cpp:83]   --->   Operation 377 'icmp' 'exitcond18_i' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 378 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 378 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 379 [1/1] (0.85ns)   --->   "%i_5 = add i2 %i_i, 1" [conv/conv.cpp:15->conv/conv.cpp:83]   --->   Operation 379 'add' 'i_5' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 380 [1/1] (0.00ns)   --->   "br i1 %exitcond18_i, label %conv2D.exit, label %.preheader.preheader.i" [conv/conv.cpp:15->conv/conv.cpp:83]   --->   Operation 380 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 381 [1/1] (0.00ns)   --->   "%p_shl3_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_i, i2 0)" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 381 'bitconcatenate' 'p_shl3_i' <Predicate = (!exitcond18_i)> <Delay = 0.00>
ST_19 : Operation 382 [1/1] (0.00ns)   --->   "%p_shl3_i_cast = zext i4 %p_shl3_i to i5" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 382 'zext' 'p_shl3_i_cast' <Predicate = (!exitcond18_i)> <Delay = 0.00>
ST_19 : Operation 383 [1/1] (1.01ns)   --->   "%tmp_i1 = sub i5 %p_shl3_i_cast, %i_i_cast" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 383 'sub' 'tmp_i1' <Predicate = (!exitcond18_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 384 [1/1] (1.01ns)   --->   "%tmp_3_i = sub i4 %p_shl3_i, %i_i_cast1" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 384 'sub' 'tmp_3_i' <Predicate = (!exitcond18_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 385 [1/1] (0.87ns)   --->   "br label %.preheader.i" [conv/conv.cpp:16->conv/conv.cpp:83]   --->   Operation 385 'br' <Predicate = (!exitcond18_i)> <Delay = 0.87>
ST_19 : Operation 386 [1/1] (1.43ns)   --->   "%conv_out_V = add i24 %agg_result_V_i, %pool_buffer_val_7_V_1" [conv/conv.cpp:83]   --->   Operation 386 'add' 'conv_out_V' <Predicate = (exitcond18_i)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 387 [1/1] (0.00ns)   --->   "br label %.preheader125" [conv/conv.cpp:82]   --->   Operation 387 'br' <Predicate = (exitcond18_i)> <Delay = 0.00>

State 20 <SV = 11> <Delay = 4.72>
ST_20 : Operation 388 [1/1] (0.00ns)   --->   "%agg_result_V_1_i = phi i24 [ %agg_result_V_i, %.preheader.preheader.i ], [ %result_V_4, %7 ]"   --->   Operation 388 'phi' 'agg_result_V_1_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 389 [1/1] (0.00ns)   --->   "%agg_result_V_load_i = phi i24 [ %agg_result_V_load2_i, %.preheader.preheader.i ], [ %result_V_4, %7 ]"   --->   Operation 389 'phi' 'agg_result_V_load_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 390 [1/1] (0.00ns)   --->   "%j_i = phi i2 [ 0, %.preheader.preheader.i ], [ %j_1, %7 ]"   --->   Operation 390 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 391 [1/1] (0.00ns)   --->   "%j_i_cast = zext i2 %j_i to i5" [conv/conv.cpp:16->conv/conv.cpp:83]   --->   Operation 391 'zext' 'j_i_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 392 [1/1] (0.50ns)   --->   "%exitcond_i = icmp eq i2 %j_i, -1" [conv/conv.cpp:16->conv/conv.cpp:83]   --->   Operation 392 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 393 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 393 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 394 [1/1] (0.85ns)   --->   "%j_1 = add i2 %j_i, 1" [conv/conv.cpp:16->conv/conv.cpp:83]   --->   Operation 394 'add' 'j_1' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 395 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.loopexit.loopexit, label %7" [conv/conv.cpp:16->conv/conv.cpp:83]   --->   Operation 395 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 396 [1/1] (1.10ns)   --->   "%tmp5 = add i5 %tmp_i1, %j_i_cast" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 396 'add' 'tmp5' <Predicate = (!exitcond_i)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 397 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i5 %tmp5 to i9" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 397 'sext' 'tmp5_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 398 [1/1] (1.35ns)   --->   "%tmp_58_i = add i9 %tmp5_cast, %tmp4_cast" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 398 'add' 'tmp_58_i' <Predicate = (!exitcond_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_59_i = sext i9 %tmp_58_i to i64" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 399 'sext' 'tmp_59_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_4_i = zext i2 %j_i to i4" [conv/conv.cpp:16->conv/conv.cpp:83]   --->   Operation 400 'zext' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 401 [1/1] (1.01ns)   --->   "%tmp_5_i = add i4 %tmp_3_i, %tmp_4_i" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 401 'add' 'tmp_5_i' <Predicate = (!exitcond_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 402 [2/2] (0.82ns)   --->   "%tmp_38 = call i8 @_ssdm_op_Mux.ap_auto.9i8.i4(i8 %window_val_0_V_0_l, i8 %window_val_0_V_1_l, i8 %window_val_0_V_2_l, i8 %window_val_1_V_0_l, i8 %window_val_1_V_1_l, i8 %window_val_1_V_2_l, i8 %window_val_2_V_0_l, i8 %window_val_2_V_1_l, i8 %window_val_2_V_2_l, i4 %tmp_5_i)" [conv/conv.cpp:83]   --->   Operation 402 'mux' 'tmp_38' <Predicate = (!exitcond_i)> <Delay = 0.82> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 1> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 403 [1/1] (0.00ns)   --->   "%weight_V_addr = getelementptr [144 x i8]* %weight_V, i64 0, i64 %tmp_59_i" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 403 'getelementptr' 'weight_V_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 404 [2/2] (2.26ns)   --->   "%weight_V_load = load i8* %weight_V_addr, align 1" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 404 'load' 'weight_V_load' <Predicate = (!exitcond_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 405 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 405 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 21 <SV = 12> <Delay = 6.39>
ST_21 : Operation 406 [1/2] (0.82ns)   --->   "%tmp_38 = call i8 @_ssdm_op_Mux.ap_auto.9i8.i4(i8 %window_val_0_V_0_l, i8 %window_val_0_V_1_l, i8 %window_val_0_V_2_l, i8 %window_val_1_V_0_l, i8 %window_val_1_V_1_l, i8 %window_val_1_V_2_l, i8 %window_val_2_V_0_l, i8 %window_val_2_V_1_l, i8 %window_val_2_V_2_l, i4 %tmp_5_i)" [conv/conv.cpp:83]   --->   Operation 406 'mux' 'tmp_38' <Predicate = true> <Delay = 0.82> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 1> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %tmp_38 to i16" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 407 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 408 [1/2] (2.26ns)   --->   "%weight_V_load = load i8* %weight_V_addr, align 1" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 408 'load' 'weight_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 409 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %weight_V_load to i16" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 409 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 410 [1/1] (2.70ns)   --->   "%r_V = mul i16 %rhs_V, %lhs_V" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 410 'mul' 'r_V' <Predicate = true> <Delay = 2.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_60_i = sext i16 %r_V to i24" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 411 'sext' 'tmp_60_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 412 [1/1] (1.43ns)   --->   "%result_V_4 = add i24 %tmp_60_i, %agg_result_V_load_i" [conv/conv.cpp:17->conv/conv.cpp:83]   --->   Operation 412 'add' 'result_V_4' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 413 [1/1] (0.00ns)   --->   "br label %.preheader.i" [conv/conv.cpp:16->conv/conv.cpp:83]   --->   Operation 413 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 9> <Delay = 3.78>
ST_22 : Operation 414 [1/1] (0.00ns)   --->   "%channel9 = phi i5 [ %channel_5, %10 ], [ 0, %.preheader124.preheader ]"   --->   Operation 414 'phi' 'channel9' <Predicate = (icmp)> <Delay = 0.00>
ST_22 : Operation 415 [1/1] (0.88ns)   --->   "%exitcond12 = icmp eq i5 %channel9, -16" [conv/conv.cpp:116]   --->   Operation 415 'icmp' 'exitcond12' <Predicate = (icmp)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 416 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 416 'speclooptripcount' 'empty_21' <Predicate = (icmp)> <Delay = 0.00>
ST_22 : Operation 417 [1/1] (1.10ns)   --->   "%channel_5 = add i5 %channel9, 1" [conv/conv.cpp:116]   --->   Operation 417 'add' 'channel_5' <Predicate = (icmp)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 418 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %11, label %10" [conv/conv.cpp:116]   --->   Operation 418 'br' <Predicate = (icmp)> <Delay = 0.00>
ST_22 : Operation 419 [1/1] (0.00ns)   --->   "%read_count_load_2 = load i32* %read_count" [conv/conv.cpp:117]   --->   Operation 419 'load' 'read_count_load_2' <Predicate = (icmp & !exitcond12)> <Delay = 0.00>
ST_22 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i5 %channel9 to i4" [conv/conv.cpp:116]   --->   Operation 420 'trunc' 'tmp_43' <Predicate = (icmp & !exitcond12)> <Delay = 0.00>
ST_22 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_40 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_43, i6 0)" [conv/conv.cpp:117]   --->   Operation 421 'bitconcatenate' 'tmp_40' <Predicate = (icmp & !exitcond12)> <Delay = 0.00>
ST_22 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i10 %tmp_40 to i32" [conv/conv.cpp:117]   --->   Operation 422 'zext' 'tmp_41_cast' <Predicate = (icmp & !exitcond12)> <Delay = 0.00>
ST_22 : Operation 423 [1/1] (1.51ns)   --->   "%tmp_41 = add nsw i32 %tmp_41_cast, %read_count_load_2" [conv/conv.cpp:117]   --->   Operation 423 'add' 'tmp_41' <Predicate = (icmp & !exitcond12)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_42 = sext i32 %tmp_41 to i64" [conv/conv.cpp:117]   --->   Operation 424 'sext' 'tmp_42' <Predicate = (icmp & !exitcond12)> <Delay = 0.00>
ST_22 : Operation 425 [1/1] (0.00ns)   --->   "%img_V_addr_4 = getelementptr [1024 x i8]* %img_V, i64 0, i64 %tmp_42" [conv/conv.cpp:117]   --->   Operation 425 'getelementptr' 'img_V_addr_4' <Predicate = (icmp & !exitcond12)> <Delay = 0.00>
ST_22 : Operation 426 [2/2] (2.26ns)   --->   "%img_V_load_4 = load i8* %img_V_addr_4, align 1" [conv/conv.cpp:117]   --->   Operation 426 'load' 'img_V_load_4' <Predicate = (icmp & !exitcond12)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_22 : Operation 427 [1/1] (0.00ns)   --->   "%read_count_load = load i32* %read_count" [conv/conv.cpp:119]   --->   Operation 427 'load' 'read_count_load' <Predicate = (icmp & exitcond12)> <Delay = 0.00>
ST_22 : Operation 428 [1/1] (1.51ns)   --->   "%read_count_1 = add nsw i32 %read_count_load, 1" [conv/conv.cpp:119]   --->   Operation 428 'add' 'read_count_1' <Predicate = (icmp & exitcond12)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 429 [1/1] (0.87ns)   --->   "store i32 %read_count_1, i32* %read_count" [conv/conv.cpp:119]   --->   Operation 429 'store' <Predicate = (icmp & exitcond12)> <Delay = 0.87>
ST_22 : Operation 430 [1/1] (0.00ns)   --->   "br label %._crit_edge141" [conv/conv.cpp:120]   --->   Operation 430 'br' <Predicate = (icmp & exitcond12)> <Delay = 0.00>
ST_22 : Operation 431 [1/1] (0.87ns)   --->   "br label %12" [conv/conv.cpp:123]   --->   Operation 431 'br' <Predicate = (!icmp) | (exitcond12)> <Delay = 0.87>

State 23 <SV = 10> <Delay = 3.41>
ST_23 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_39 = zext i5 %channel9 to i64" [conv/conv.cpp:117]   --->   Operation 432 'zext' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 433 [1/2] (2.26ns)   --->   "%img_V_load_4 = load i8* %img_V_addr_4, align 1" [conv/conv.cpp:117]   --->   Operation 433 'load' 'img_V_load_4' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 434 [1/1] (0.00ns)   --->   "%new_pixel_V_addr_1 = getelementptr [16 x i8]* %new_pixel_V, i64 0, i64 %tmp_39" [conv/conv.cpp:117]   --->   Operation 434 'getelementptr' 'new_pixel_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 435 [1/1] (1.14ns)   --->   "store i8 %img_V_load_4, i8* %new_pixel_V_addr_1, align 1" [conv/conv.cpp:117]   --->   Operation 435 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 436 [1/1] (0.00ns)   --->   "br label %.preheader124" [conv/conv.cpp:116]   --->   Operation 436 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 10> <Delay = 1.14>
ST_24 : Operation 437 [1/1] (0.00ns)   --->   "%channel6 = phi i5 [ 0, %._crit_edge141 ], [ %channel_6, %shift_left.exit ]"   --->   Operation 437 'phi' 'channel6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 438 [1/1] (0.88ns)   --->   "%exitcond13 = icmp eq i5 %channel6, -16" [conv/conv.cpp:123]   --->   Operation 438 'icmp' 'exitcond13' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 439 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 439 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 440 [1/1] (1.10ns)   --->   "%channel_6 = add i5 %channel6, 1" [conv/conv.cpp:123]   --->   Operation 440 'add' 'channel_6' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 441 [1/1] (0.00ns)   --->   "br i1 %exitcond13, label %.preheader123.preheader, label %shift_left.exit" [conv/conv.cpp:123]   --->   Operation 441 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_45 = zext i5 %channel6 to i64" [conv/conv.cpp:124]   --->   Operation 442 'zext' 'tmp_45' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_24 : Operation 443 [1/1] (0.00ns)   --->   "%window_val_0_V_1_a_2 = getelementptr [16 x i8]* %window_val_0_V_1, i64 0, i64 %tmp_45" [conv/conv.cpp:124]   --->   Operation 443 'getelementptr' 'window_val_0_V_1_a_2' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_24 : Operation 444 [2/2] (1.14ns)   --->   "%window_val_0_V_1_l_1 = load i8* %window_val_0_V_1_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 444 'load' 'window_val_0_V_1_l_1' <Predicate = (!exitcond13)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 445 [1/1] (0.00ns)   --->   "%window_val_0_V_2_a_2 = getelementptr [16 x i8]* %window_val_0_V_2, i64 0, i64 %tmp_45" [conv/conv.cpp:124]   --->   Operation 445 'getelementptr' 'window_val_0_V_2_a_2' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_24 : Operation 446 [2/2] (1.14ns)   --->   "%window_val_0_V_2_l_1 = load i8* %window_val_0_V_2_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 446 'load' 'window_val_0_V_2_l_1' <Predicate = (!exitcond13)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 447 [1/1] (0.00ns)   --->   "%window_val_1_V_1_a_2 = getelementptr [16 x i8]* %window_val_1_V_1, i64 0, i64 %tmp_45" [conv/conv.cpp:124]   --->   Operation 447 'getelementptr' 'window_val_1_V_1_a_2' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_24 : Operation 448 [2/2] (1.14ns)   --->   "%window_val_1_V_1_l_1 = load i8* %window_val_1_V_1_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 448 'load' 'window_val_1_V_1_l_1' <Predicate = (!exitcond13)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 449 [1/1] (0.00ns)   --->   "%window_val_1_V_2_a_2 = getelementptr [16 x i8]* %window_val_1_V_2, i64 0, i64 %tmp_45" [conv/conv.cpp:124]   --->   Operation 449 'getelementptr' 'window_val_1_V_2_a_2' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_24 : Operation 450 [2/2] (1.14ns)   --->   "%window_val_1_V_2_l_1 = load i8* %window_val_1_V_2_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 450 'load' 'window_val_1_V_2_l_1' <Predicate = (!exitcond13)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 451 [1/1] (0.00ns)   --->   "%window_val_2_V_1_a_2 = getelementptr [16 x i8]* %window_val_2_V_1, i64 0, i64 %tmp_45" [conv/conv.cpp:124]   --->   Operation 451 'getelementptr' 'window_val_2_V_1_a_2' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_24 : Operation 452 [2/2] (1.14ns)   --->   "%window_val_2_V_1_l_1 = load i8* %window_val_2_V_1_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 452 'load' 'window_val_2_V_1_l_1' <Predicate = (!exitcond13)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 453 [1/1] (0.00ns)   --->   "%window_val_2_V_2_a_2 = getelementptr [16 x i8]* %window_val_2_V_2, i64 0, i64 %tmp_45" [conv/conv.cpp:124]   --->   Operation 453 'getelementptr' 'window_val_2_V_2_a_2' <Predicate = (!exitcond13)> <Delay = 0.00>
ST_24 : Operation 454 [2/2] (1.14ns)   --->   "%window_val_2_V_2_l_1 = load i8* %window_val_2_V_2_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 454 'load' 'window_val_2_V_2_l_1' <Predicate = (!exitcond13)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i4 %col_assign_3 to i3" [conv/conv.cpp:133]   --->   Operation 455 'trunc' 'tmp_44' <Predicate = (exitcond13)> <Delay = 0.00>
ST_24 : Operation 456 [1/1] (0.93ns)   --->   "%col_assign_4 = add i3 2, %tmp_44" [conv/conv.cpp:133]   --->   Operation 456 'add' 'col_assign_4' <Predicate = (exitcond13)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 457 [1/1] (0.87ns)   --->   "br label %.preheader123" [conv/conv.cpp:128]   --->   Operation 457 'br' <Predicate = (exitcond13)> <Delay = 0.87>

State 25 <SV = 11> <Delay = 2.29>
ST_25 : Operation 458 [1/2] (1.14ns)   --->   "%window_val_0_V_1_l_1 = load i8* %window_val_0_V_1_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 458 'load' 'window_val_0_V_1_l_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 459 [1/1] (0.00ns)   --->   "%window_val_0_V_0_a_2 = getelementptr [16 x i8]* %window_val_0_V_0, i64 0, i64 %tmp_45" [conv/conv.cpp:124]   --->   Operation 459 'getelementptr' 'window_val_0_V_0_a_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 460 [1/1] (1.14ns)   --->   "store i8 %window_val_0_V_1_l_1, i8* %window_val_0_V_0_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 460 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 461 [1/2] (1.14ns)   --->   "%window_val_0_V_2_l_1 = load i8* %window_val_0_V_2_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 461 'load' 'window_val_0_V_2_l_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 462 [1/1] (1.14ns)   --->   "store i8 %window_val_0_V_2_l_1, i8* %window_val_0_V_1_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 462 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 463 [1/2] (1.14ns)   --->   "%window_val_1_V_1_l_1 = load i8* %window_val_1_V_1_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 463 'load' 'window_val_1_V_1_l_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 464 [1/1] (0.00ns)   --->   "%window_val_1_V_0_a_2 = getelementptr [16 x i8]* %window_val_1_V_0, i64 0, i64 %tmp_45" [conv/conv.cpp:124]   --->   Operation 464 'getelementptr' 'window_val_1_V_0_a_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 465 [1/1] (1.14ns)   --->   "store i8 %window_val_1_V_1_l_1, i8* %window_val_1_V_0_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 465 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 466 [1/2] (1.14ns)   --->   "%window_val_1_V_2_l_1 = load i8* %window_val_1_V_2_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 466 'load' 'window_val_1_V_2_l_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 467 [1/1] (1.14ns)   --->   "store i8 %window_val_1_V_2_l_1, i8* %window_val_1_V_1_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 467 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 468 [1/2] (1.14ns)   --->   "%window_val_2_V_1_l_1 = load i8* %window_val_2_V_1_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 468 'load' 'window_val_2_V_1_l_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 469 [1/1] (0.00ns)   --->   "%window_val_2_V_0_a_2 = getelementptr [16 x i8]* %window_val_2_V_0, i64 0, i64 %tmp_45" [conv/conv.cpp:124]   --->   Operation 469 'getelementptr' 'window_val_2_V_0_a_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 470 [1/1] (1.14ns)   --->   "store i8 %window_val_2_V_1_l_1, i8* %window_val_2_V_0_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 470 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 471 [1/2] (1.14ns)   --->   "%window_val_2_V_2_l_1 = load i8* %window_val_2_V_2_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 471 'load' 'window_val_2_V_2_l_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 472 [1/1] (1.14ns)   --->   "store i8 %window_val_2_V_2_l_1, i8* %window_val_2_V_1_a_2, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:533->conv/conv.cpp:124]   --->   Operation 472 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "br label %12" [conv/conv.cpp:123]   --->   Operation 473 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 11> <Delay = 2.26>
ST_26 : Operation 474 [1/1] (0.00ns)   --->   "%channel8 = phi i5 [ 0, %.preheader123.preheader ], [ %channel_8, %.preheader123.loopexit ]"   --->   Operation 474 'phi' 'channel8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 475 [1/1] (0.88ns)   --->   "%exitcond14 = icmp eq i5 %channel8, -16" [conv/conv.cpp:128]   --->   Operation 475 'icmp' 'exitcond14' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 476 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 476 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 477 [1/1] (1.10ns)   --->   "%channel_8 = add i5 %channel8, 1" [conv/conv.cpp:128]   --->   Operation 477 'add' 'channel_8' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 478 [1/1] (0.00ns)   --->   "br i1 %exitcond14, label %.preheader121.preheader, label %.preheader122.preheader" [conv/conv.cpp:128]   --->   Operation 478 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %channel8, i3 %col_assign_4)" [conv/conv.cpp:128]   --->   Operation 479 'bitconcatenate' 'tmp_48' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_26 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_50 = zext i8 %tmp_48 to i64" [conv/conv.cpp:133]   --->   Operation 480 'zext' 'tmp_50' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_26 : Operation 481 [1/1] (0.00ns)   --->   "%linebuf_val_0_V_add_2 = getelementptr [128 x i8]* %linebuf_val_0_V, i64 0, i64 %tmp_50" [conv/conv.cpp:133]   --->   Operation 481 'getelementptr' 'linebuf_val_0_V_add_2' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_26 : Operation 482 [1/1] (0.00ns)   --->   "%linebuf_val_1_V_add_2 = getelementptr [128 x i8]* %linebuf_val_1_V, i64 0, i64 %tmp_50" [conv/conv.cpp:133]   --->   Operation 482 'getelementptr' 'linebuf_val_1_V_add_2' <Predicate = (!exitcond14)> <Delay = 0.00>
ST_26 : Operation 483 [2/2] (2.26ns)   --->   "%linebuf_val_1_V_loa = load i8* %linebuf_val_1_V_add_2, align 1" [conv/conv.cpp:133]   --->   Operation 483 'load' 'linebuf_val_1_V_loa' <Predicate = (!exitcond14)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 484 [2/2] (2.26ns)   --->   "%linebuf_val_0_V_loa = load i8* %linebuf_val_0_V_add_2, align 1" [conv/conv.cpp:133]   --->   Operation 484 'load' 'linebuf_val_0_V_loa' <Predicate = (!exitcond14)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 485 [1/1] (0.87ns)   --->   "br label %.preheader121" [conv/conv.cpp:139]   --->   Operation 485 'br' <Predicate = (exitcond14)> <Delay = 0.87>

State 27 <SV = 12> <Delay = 2.26>
ST_27 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_46 = zext i5 %channel8 to i64" [conv/conv.cpp:133]   --->   Operation 486 'zext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 487 [1/2] (2.26ns)   --->   "%linebuf_val_1_V_loa = load i8* %linebuf_val_1_V_add_2, align 1" [conv/conv.cpp:133]   --->   Operation 487 'load' 'linebuf_val_1_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 488 [1/1] (0.00ns)   --->   "%window_val_0_V_2_a_3 = getelementptr [16 x i8]* %window_val_0_V_2, i64 0, i64 %tmp_46" [conv/conv.cpp:133]   --->   Operation 488 'getelementptr' 'window_val_0_V_2_a_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 489 [1/1] (0.00ns)   --->   "%window_val_1_V_2_a_3 = getelementptr [16 x i8]* %window_val_1_V_2, i64 0, i64 %tmp_46" [conv/conv.cpp:133]   --->   Operation 489 'getelementptr' 'window_val_1_V_2_a_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 490 [1/2] (2.26ns)   --->   "%linebuf_val_0_V_loa = load i8* %linebuf_val_0_V_add_2, align 1" [conv/conv.cpp:133]   --->   Operation 490 'load' 'linebuf_val_0_V_loa' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 491 [1/1] (0.87ns)   --->   "br label %.preheader122" [conv/conv.cpp:129]   --->   Operation 491 'br' <Predicate = true> <Delay = 0.87>

State 28 <SV = 13> <Delay = 1.85>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "%row_assign_2 = phi i2 [ %i_4, %"operator().exit144145207" ], [ 0, %.preheader122.preheader ]"   --->   Operation 492 'phi' 'row_assign_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 493 [1/1] (0.50ns)   --->   "%exitcond16 = icmp eq i2 %row_assign_2, -2" [conv/conv.cpp:129]   --->   Operation 493 'icmp' 'exitcond16' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 494 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 494 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 495 [1/1] (0.85ns)   --->   "%i_4 = add i2 %row_assign_2, 1" [conv/conv.cpp:129]   --->   Operation 495 'add' 'i_4' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "br i1 %exitcond16, label %.preheader123.loopexit, label %"operator().exit144"" [conv/conv.cpp:129]   --->   Operation 496 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i2 %row_assign_2 to i1" [conv/conv.cpp:129]   --->   Operation 497 'trunc' 'tmp_51' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_28 : Operation 498 [1/1] (0.71ns)   --->   "%temp_V = select i1 %tmp_51, i8 %linebuf_val_1_V_loa, i8 %linebuf_val_0_V_loa" [conv/conv.cpp:133]   --->   Operation 498 'select' 'temp_V' <Predicate = (!exitcond16)> <Delay = 0.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 499 [1/1] (0.50ns)   --->   "%cond3 = icmp eq i2 %row_assign_2, 0" [conv/conv.cpp:134]   --->   Operation 499 'icmp' 'cond3' <Predicate = (!exitcond16)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 500 [1/1] (0.00ns)   --->   "br i1 %cond3, label %branch10, label %branch11" [conv/conv.cpp:134]   --->   Operation 500 'br' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_28 : Operation 501 [1/1] (1.14ns)   --->   "store i8 %temp_V, i8* %window_val_1_V_2_a_3, align 1" [conv/conv.cpp:134]   --->   Operation 501 'store' <Predicate = (!exitcond16 & !cond3)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 502 [1/1] (0.00ns)   --->   "br label %"operator().exit144145207"" [conv/conv.cpp:134]   --->   Operation 502 'br' <Predicate = (!exitcond16 & !cond3)> <Delay = 0.00>
ST_28 : Operation 503 [1/1] (1.14ns)   --->   "store i8 %temp_V, i8* %window_val_0_V_2_a_3, align 1" [conv/conv.cpp:134]   --->   Operation 503 'store' <Predicate = (!exitcond16 & cond3)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 504 [1/1] (0.00ns)   --->   "br label %"operator().exit144145207"" [conv/conv.cpp:134]   --->   Operation 504 'br' <Predicate = (!exitcond16 & cond3)> <Delay = 0.00>
ST_28 : Operation 505 [1/1] (0.00ns)   --->   "br label %.preheader122" [conv/conv.cpp:129]   --->   Operation 505 'br' <Predicate = (!exitcond16)> <Delay = 0.00>
ST_28 : Operation 506 [1/1] (0.00ns)   --->   "br label %.preheader123"   --->   Operation 506 'br' <Predicate = (exitcond16)> <Delay = 0.00>

State 29 <SV = 12> <Delay = 1.14>
ST_29 : Operation 507 [1/1] (0.00ns)   --->   "%channel10 = phi i5 [ %channel_7, %13 ], [ 0, %.preheader121.preheader ]"   --->   Operation 507 'phi' 'channel10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 508 [1/1] (0.88ns)   --->   "%exitcond15 = icmp eq i5 %channel10, -16" [conv/conv.cpp:139]   --->   Operation 508 'icmp' 'exitcond15' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 509 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 509 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 510 [1/1] (1.10ns)   --->   "%channel_7 = add i5 %channel10, 1" [conv/conv.cpp:139]   --->   Operation 510 'add' 'channel_7' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 511 [1/1] (0.00ns)   --->   "br i1 %exitcond15, label %.preheader120.preheader, label %13" [conv/conv.cpp:139]   --->   Operation 511 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_47 = zext i5 %channel10 to i64" [conv/conv.cpp:140]   --->   Operation 512 'zext' 'tmp_47' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_29 : Operation 513 [1/1] (0.00ns)   --->   "%new_pixel_V_addr_2 = getelementptr [16 x i8]* %new_pixel_V, i64 0, i64 %tmp_47" [conv/conv.cpp:140]   --->   Operation 513 'getelementptr' 'new_pixel_V_addr_2' <Predicate = (!exitcond15)> <Delay = 0.00>
ST_29 : Operation 514 [2/2] (1.14ns)   --->   "%new_pixel_V_load = load i8* %new_pixel_V_addr_2, align 1" [conv/conv.cpp:140]   --->   Operation 514 'load' 'new_pixel_V_load' <Predicate = (!exitcond15)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 515 [1/1] (0.87ns)   --->   "br label %.preheader120" [conv/conv.cpp:143]   --->   Operation 515 'br' <Predicate = (exitcond15)> <Delay = 0.87>

State 30 <SV = 13> <Delay = 2.29>
ST_30 : Operation 516 [1/2] (1.14ns)   --->   "%new_pixel_V_load = load i8* %new_pixel_V_addr_2, align 1" [conv/conv.cpp:140]   --->   Operation 516 'load' 'new_pixel_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_30 : Operation 517 [1/1] (0.00ns)   --->   "%window_val_2_V_2_a_3 = getelementptr [16 x i8]* %window_val_2_V_2, i64 0, i64 %tmp_47" [conv/conv.cpp:140]   --->   Operation 517 'getelementptr' 'window_val_2_V_2_a_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 518 [1/1] (1.14ns)   --->   "store i8 %new_pixel_V_load, i8* %window_val_2_V_2_a_3, align 1" [conv/conv.cpp:140]   --->   Operation 518 'store' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_30 : Operation 519 [1/1] (0.00ns)   --->   "br label %.preheader121" [conv/conv.cpp:139]   --->   Operation 519 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 13> <Delay = 2.26>
ST_31 : Operation 520 [1/1] (0.00ns)   --->   "%channel11 = phi i5 [ %channel_9, %shift_up.exit1 ], [ 0, %.preheader120.preheader ]"   --->   Operation 520 'phi' 'channel11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 521 [1/1] (0.88ns)   --->   "%exitcond17 = icmp eq i5 %channel11, -16" [conv/conv.cpp:143]   --->   Operation 521 'icmp' 'exitcond17' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 522 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 522 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 523 [1/1] (1.10ns)   --->   "%channel_9 = add i5 %channel11, 1" [conv/conv.cpp:143]   --->   Operation 523 'add' 'channel_9' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 524 [1/1] (0.00ns)   --->   "br i1 %exitcond17, label %.preheader.preheader, label %shift_up.exit1" [conv/conv.cpp:143]   --->   Operation 524 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_52 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %channel11, i3 %col_assign_4)" [conv/conv.cpp:143]   --->   Operation 525 'bitconcatenate' 'tmp_52' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_31 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_53 = zext i8 %tmp_52 to i64" [conv/conv.cpp:143]   --->   Operation 526 'zext' 'tmp_53' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_31 : Operation 527 [1/1] (0.00ns)   --->   "%linebuf_val_1_V_add_3 = getelementptr [128 x i8]* %linebuf_val_1_V, i64 0, i64 %tmp_53" [conv/conv.cpp:143]   --->   Operation 527 'getelementptr' 'linebuf_val_1_V_add_3' <Predicate = (!exitcond17)> <Delay = 0.00>
ST_31 : Operation 528 [2/2] (2.26ns)   --->   "%linebuf_val_1_V_loa_1 = load i8* %linebuf_val_1_V_add_3, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:144]   --->   Operation 528 'load' 'linebuf_val_1_V_loa_1' <Predicate = (!exitcond17)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_31 : Operation 529 [1/1] (0.87ns)   --->   "br label %.preheader" [conv/conv.cpp:146]   --->   Operation 529 'br' <Predicate = (exitcond17)> <Delay = 0.87>

State 32 <SV = 14> <Delay = 4.53>
ST_32 : Operation 530 [1/1] (0.00ns)   --->   "%linebuf_val_0_V_add_3 = getelementptr [128 x i8]* %linebuf_val_0_V, i64 0, i64 %tmp_53" [conv/conv.cpp:143]   --->   Operation 530 'getelementptr' 'linebuf_val_0_V_add_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 531 [1/2] (2.26ns)   --->   "%linebuf_val_1_V_loa_1 = load i8* %linebuf_val_1_V_add_3, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:144]   --->   Operation 531 'load' 'linebuf_val_1_V_loa_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_32 : Operation 532 [1/1] (2.26ns)   --->   "store i8 %linebuf_val_1_V_loa_1, i8* %linebuf_val_0_V_add_3, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:729->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:863->conv/conv.cpp:144]   --->   Operation 532 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_32 : Operation 533 [1/1] (0.00ns)   --->   "br label %.preheader120" [conv/conv.cpp:143]   --->   Operation 533 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 14> <Delay = 1.14>
ST_33 : Operation 534 [1/1] (0.00ns)   --->   "%channel12 = phi i5 [ %channel_13, %"operator().exit2" ], [ 0, %.preheader.preheader ]"   --->   Operation 534 'phi' 'channel12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 535 [1/1] (0.88ns)   --->   "%exitcond = icmp eq i5 %channel12, -16" [conv/conv.cpp:146]   --->   Operation 535 'icmp' 'exitcond' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 536 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 536 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 537 [1/1] (1.10ns)   --->   "%channel_13 = add i5 %channel12, 1" [conv/conv.cpp:146]   --->   Operation 537 'add' 'channel_13' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 538 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader126.loopexit, label %"operator().exit2"" [conv/conv.cpp:146]   --->   Operation 538 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_49 = zext i5 %channel12 to i64" [conv/conv.cpp:147]   --->   Operation 539 'zext' 'tmp_49' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 540 [1/1] (0.00ns)   --->   "%new_pixel_V_addr_3 = getelementptr [16 x i8]* %new_pixel_V, i64 0, i64 %tmp_49" [conv/conv.cpp:147]   --->   Operation 540 'getelementptr' 'new_pixel_V_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 541 [2/2] (1.14ns)   --->   "%new_pixel_V_load_1 = load i8* %new_pixel_V_addr_3, align 1" [conv/conv.cpp:147]   --->   Operation 541 'load' 'new_pixel_V_load_1' <Predicate = (!exitcond)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_33 : Operation 542 [1/1] (0.00ns)   --->   "br label %.preheader126"   --->   Operation 542 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 34 <SV = 15> <Delay = 3.41>
ST_34 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %channel12, i3 %col_assign_4)" [conv/conv.cpp:146]   --->   Operation 543 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_55 = zext i8 %tmp_54 to i64" [conv/conv.cpp:146]   --->   Operation 544 'zext' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 545 [1/1] (0.00ns)   --->   "%linebuf_val_1_V_add_4 = getelementptr [128 x i8]* %linebuf_val_1_V, i64 0, i64 %tmp_55" [conv/conv.cpp:146]   --->   Operation 545 'getelementptr' 'linebuf_val_1_V_add_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 546 [1/2] (1.14ns)   --->   "%new_pixel_V_load_1 = load i8* %new_pixel_V_addr_3, align 1" [conv/conv.cpp:147]   --->   Operation 546 'load' 'new_pixel_V_load_1' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_34 : Operation 547 [1/1] (2.26ns)   --->   "store i8 %new_pixel_V_load_1, i8* %linebuf_val_1_V_add_4, align 1" [conv/conv.cpp:147]   --->   Operation 547 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_34 : Operation 548 [1/1] (0.00ns)   --->   "br label %.preheader" [conv/conv.cpp:146]   --->   Operation 548 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_35            (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_36            (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_37            (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_38            (spectopmodule    ) [ 00000000000000000000000000000000000]
pool_buffer_val_0_V    (alloca           ) [ 00111111111111111111111111111111111]
pool_buffer_val_1_V    (alloca           ) [ 00111111111111111111111111111111111]
pool_buffer_val_2_V    (alloca           ) [ 00111111111111111111111111111111111]
pool_buffer_val_3_V    (alloca           ) [ 00111111111111111111111111111111111]
pool_buffer_val_4_V    (alloca           ) [ 00111111111111111111111111111111111]
pool_buffer_val_5_V    (alloca           ) [ 00111111111111111111111111111111111]
pool_buffer_val_6_V    (alloca           ) [ 00111111111111111111111111111111111]
pool_buffer_val_7_V    (alloca           ) [ 00111111111111111111111111111111111]
linebuf_val_0_V        (alloca           ) [ 00111111111111111111111111111111111]
linebuf_val_1_V        (alloca           ) [ 00111111111111111111111111111111111]
window_val_0_V_0       (alloca           ) [ 00111111111111111111111111111111111]
window_val_0_V_1       (alloca           ) [ 00111111111111111111111111111111111]
window_val_0_V_2       (alloca           ) [ 00111111111111111111111111111111111]
window_val_1_V_0       (alloca           ) [ 00111111111111111111111111111111111]
window_val_1_V_1       (alloca           ) [ 00111111111111111111111111111111111]
window_val_1_V_2       (alloca           ) [ 00111111111111111111111111111111111]
window_val_2_V_0       (alloca           ) [ 00111111111111111111111111111111111]
window_val_2_V_1       (alloca           ) [ 00111111111111111111111111111111111]
window_val_2_V_2       (alloca           ) [ 00111111111111111111111111111111111]
new_pixel_V            (alloca           ) [ 00111111111111111111111111111111111]
rbegin_i               (specregionbegin  ) [ 00000000000000000000000000000000000]
rend_i                 (specregionend    ) [ 00000000000000000000000000000000000]
StgValue_61            (br               ) [ 01110000000000000000000000000000000]
row_assign             (phi              ) [ 00100000000000000000000000000000000]
exitcond1              (icmp             ) [ 00110000000000000000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000]
i                      (add              ) [ 01110000000000000000000000000000000]
StgValue_66            (br               ) [ 00000000000000000000000000000000000]
tmp_2                  (trunc            ) [ 00110000000000000000000000000000000]
StgValue_68            (switch           ) [ 00000000000000000000000000000000000]
StgValue_69            (store            ) [ 00000000000000000000000000000000000]
StgValue_70            (br               ) [ 00000000000000000000000000000000000]
StgValue_71            (store            ) [ 00000000000000000000000000000000000]
StgValue_72            (br               ) [ 00000000000000000000000000000000000]
StgValue_73            (store            ) [ 00000000000000000000000000000000000]
StgValue_74            (br               ) [ 00000000000000000000000000000000000]
StgValue_75            (store            ) [ 00000000000000000000000000000000000]
StgValue_76            (br               ) [ 00000000000000000000000000000000000]
StgValue_77            (store            ) [ 00000000000000000000000000000000000]
StgValue_78            (br               ) [ 00000000000000000000000000000000000]
StgValue_79            (store            ) [ 00000000000000000000000000000000000]
StgValue_80            (br               ) [ 00000000000000000000000000000000000]
StgValue_81            (store            ) [ 00000000000000000000000000000000000]
StgValue_82            (br               ) [ 00000000000000000000000000000000000]
StgValue_83            (store            ) [ 00000000000000000000000000000000000]
StgValue_84            (br               ) [ 00000000000000000000000000000000000]
StgValue_85            (br               ) [ 00111000000000000000000000000000000]
StgValue_86            (br               ) [ 01110000000000000000000000000000000]
tmp_3                  (phi              ) [ 00001000000000000000000000000000000]
tmp_4                  (add              ) [ 00101000000000000000000000000000000]
rbegin_i1              (specregionbegin  ) [ 00000000000000000000000000000000000]
rend_i143              (specregionend    ) [ 00000000000000000000000000000000000]
tmp_6                  (icmp             ) [ 00001000000000000000000000000000000]
empty_7                (speclooptripcount) [ 00000000000000000000000000000000000]
StgValue_93            (br               ) [ 00101000000000000000000000000000000]
StgValue_94            (br               ) [ 00001111110000000000000000000000000]
channel                (phi              ) [ 00000111000000000000000000000000000]
exitcond2              (icmp             ) [ 00000111110000000000000000000000000]
empty_8                (speclooptripcount) [ 00000000000000000000000000000000000]
channel_1              (add              ) [ 00001111110000000000000000000000000]
StgValue_99            (br               ) [ 00000000000000000000000000000000000]
tmp_9                  (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_17_cast            (zext             ) [ 00000011110000000000000000000000000]
tmp_5                  (trunc            ) [ 00000011110000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_8                  (or               ) [ 00000011000000000000000000000000000]
StgValue_105           (br               ) [ 00000111110000000000000000000000000]
StgValue_106           (br               ) [ 00000111111111000000000000000000000]
col_assign             (phi              ) [ 00000011000000000000000000000000000]
exitcond3              (icmp             ) [ 00000111110000000000000000000000000]
empty_9                (speclooptripcount) [ 00000000000000000000000000000000000]
i_1                    (add              ) [ 00000111110000000000000000000000000]
StgValue_111           (br               ) [ 00000000000000000000000000000000000]
tmp_10                 (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_11                 (zext             ) [ 00000000000000000000000000000000000]
img_V_addr             (getelementptr    ) [ 00000001000000000000000000000000000]
tmp_12                 (partselect       ) [ 00000000000000000000000000000000000]
tmp_13                 (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_14                 (zext             ) [ 00000000000000000000000000000000000]
img_V_addr_1           (getelementptr    ) [ 00000001000000000000000000000000000]
StgValue_121           (br               ) [ 00000111110000000000000000000000000]
tmp_7                  (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_17                 (zext             ) [ 00000000000000000000000000000000000]
linebuf_val_0_V_add    (getelementptr    ) [ 00000000000000000000000000000000000]
linebuf_val_1_V_add    (getelementptr    ) [ 00000000000000000000000000000000000]
img_V_load             (load             ) [ 00000000000000000000000000000000000]
StgValue_127           (store            ) [ 00000000000000000000000000000000000]
img_V_load_1           (load             ) [ 00000000000000000000000000000000000]
StgValue_129           (store            ) [ 00000000000000000000000000000000000]
StgValue_130           (br               ) [ 00000111110000000000000000000000000]
col_assign_1           (phi              ) [ 00000000100000000000000000000000000]
exitcond5              (icmp             ) [ 00000111110000000000000000000000000]
empty_10               (speclooptripcount) [ 00000000000000000000000000000000000]
StgValue_134           (br               ) [ 00000000000000000000000000000000000]
tmp_18_cast            (zext             ) [ 00000000000000000000000000000000000]
tmp_18                 (add              ) [ 00000000010000000000000000000000000]
tmp_19                 (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_20                 (zext             ) [ 00000000000000000000000000000000000]
img_V_addr_2           (getelementptr    ) [ 00000000010000000000000000000000000]
i_2                    (add              ) [ 00000111110000000000000000000000000]
StgValue_142           (br               ) [ 00001111110000000000000000000000000]
tmp_51_cast            (zext             ) [ 00000000000000000000000000000000000]
linebuf_val_0_V_add_1  (getelementptr    ) [ 00000000000000000000000000000000000]
linebuf_val_1_V_add_1  (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_146           (store            ) [ 00000000000000000000000000000000000]
img_V_load_2           (load             ) [ 00000000000000000000000000000000000]
StgValue_148           (store            ) [ 00000000000000000000000000000000000]
StgValue_149           (br               ) [ 00000111110000000000000000000000000]
channel4               (phi              ) [ 00000000001011000000000000000000000]
exitcond4              (icmp             ) [ 00000000001111000000000000000000000]
empty_11               (speclooptripcount) [ 00000000000000000000000000000000000]
channel_3              (add              ) [ 00000100001111000000000000000000000]
StgValue_154           (br               ) [ 00000000000000000000000000000000000]
tmp_1                  (zext             ) [ 00000000000000000000000000000000000]
window_val_0_V_0_a     (getelementptr    ) [ 00000000000111000000000000000000000]
window_val_0_V_1_a     (getelementptr    ) [ 00000000000111000000000000000000000]
window_val_0_V_2_a     (getelementptr    ) [ 00000000000111000000000000000000000]
window_val_1_V_0_a     (getelementptr    ) [ 00000000000111000000000000000000000]
window_val_1_V_1_a     (getelementptr    ) [ 00000000000111000000000000000000000]
window_val_1_V_2_a     (getelementptr    ) [ 00000000000111000000000000000000000]
window_val_2_V_0_a     (getelementptr    ) [ 00000000000111000000000000000000000]
window_val_2_V_1_a     (getelementptr    ) [ 00000000000111000000000000000000000]
window_val_2_V_2_a     (getelementptr    ) [ 00000000000111000000000000000000000]
StgValue_165           (br               ) [ 00000000001111000000000000000000000]
StgValue_166           (br               ) [ 00000000001111100000000000000000000]
row_assign_1           (phi              ) [ 00000000000111000000000000000000000]
exitcond7              (icmp             ) [ 00000000001111000000000000000000000]
empty_12               (speclooptripcount) [ 00000000000000000000000000000000000]
i_3                    (add              ) [ 00000000001111000000000000000000000]
StgValue_171           (br               ) [ 00000000000000000000000000000000000]
tmp_16                 (icmp             ) [ 00000000000011000000000000000000000]
cond                   (icmp             ) [ 00000000000011000000000000000000000]
StgValue_174           (br               ) [ 00000000001111000000000000000000000]
StgValue_175           (br               ) [ 00000100001111000000000000000000000]
col_assign_2           (phi              ) [ 00000000001111000000000000000000000]
exitcond9              (icmp             ) [ 00000000001111000000000000000000000]
empty_13               (speclooptripcount) [ 00000000000000000000000000000000000]
j                      (add              ) [ 00000000001111000000000000000000000]
StgValue_180           (br               ) [ 00000000000000000000000000000000000]
tmp_23                 (icmp             ) [ 00000000000000000000000000000000000]
or_cond                (or               ) [ 00000000001111000000000000000000000]
StgValue_183           (br               ) [ 00000000000000000000000000000000000]
tmp_25                 (trunc            ) [ 00000000000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp26                  (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp1_cast              (sext             ) [ 00000000000000000000000000000000000]
tmp_26                 (add              ) [ 00000000000000000000000000000000000]
tmp_27                 (zext             ) [ 00000000000000000000000000000000000]
img_V_addr_3           (getelementptr    ) [ 00000000000001000000000000000000000]
cond1                  (icmp             ) [ 00000000000001000000000000000000000]
StgValue_193           (switch           ) [ 00000000000000000000000000000000000]
StgValue_194           (switch           ) [ 00000000000000000000000000000000000]
StgValue_195           (store            ) [ 00000000000000000000000000000000000]
StgValue_196           (br               ) [ 00000000000000000000000000000000000]
StgValue_197           (store            ) [ 00000000000000000000000000000000000]
StgValue_198           (br               ) [ 00000000000000000000000000000000000]
StgValue_199           (store            ) [ 00000000000000000000000000000000000]
StgValue_200           (br               ) [ 00000000000000000000000000000000000]
StgValue_201           (br               ) [ 00000000000000000000000000000000000]
StgValue_202           (switch           ) [ 00000000000000000000000000000000000]
StgValue_203           (store            ) [ 00000000000000000000000000000000000]
StgValue_204           (br               ) [ 00000000000000000000000000000000000]
StgValue_205           (store            ) [ 00000000000000000000000000000000000]
StgValue_206           (br               ) [ 00000000000000000000000000000000000]
StgValue_207           (store            ) [ 00000000000000000000000000000000000]
StgValue_208           (br               ) [ 00000000000000000000000000000000000]
StgValue_209           (br               ) [ 00000000000000000000000000000000000]
StgValue_210           (switch           ) [ 00000000000000000000000000000000000]
StgValue_211           (store            ) [ 00000000000000000000000000000000000]
StgValue_212           (br               ) [ 00000000000000000000000000000000000]
StgValue_213           (store            ) [ 00000000000000000000000000000000000]
StgValue_214           (br               ) [ 00000000000000000000000000000000000]
StgValue_215           (store            ) [ 00000000000000000000000000000000000]
StgValue_216           (br               ) [ 00000000000000000000000000000000000]
StgValue_217           (br               ) [ 00000000000000000000000000000000000]
StgValue_218           (br               ) [ 00000000000000000000000000000000000]
StgValue_219           (br               ) [ 00000000001111000000000000000000000]
img_V_load_3           (load             ) [ 00000000000000000000000000000000000]
StgValue_221           (br               ) [ 00000000000000000000000000000000000]
StgValue_222           (br               ) [ 00000000000000000000000000000000000]
StgValue_223           (store            ) [ 00000000000000000000000000000000000]
StgValue_224           (br               ) [ 00000000000000000000000000000000000]
StgValue_225           (store            ) [ 00000000000000000000000000000000000]
StgValue_226           (br               ) [ 00000000000000000000000000000000000]
StgValue_227           (br               ) [ 00000000000000000000000000000000000]
StgValue_228           (br               ) [ 00000000000000000000000000000000000]
StgValue_229           (store            ) [ 00000000000000000000000000000000000]
StgValue_230           (br               ) [ 00000000000000000000000000000000000]
StgValue_231           (store            ) [ 00000000000000000000000000000000000]
StgValue_232           (br               ) [ 00000000000000000000000000000000000]
StgValue_233           (br               ) [ 00000000000000000000000000000000000]
StgValue_234           (br               ) [ 00000000000000000000000000000000000]
StgValue_235           (br               ) [ 00000000001111000000000000000000000]
channel7               (phi              ) [ 00000000000000100000000000000000000]
exitcond6              (icmp             ) [ 00000000000000100000000000000000000]
empty_14               (speclooptripcount) [ 00000000000000000000000000000000000]
channel_2              (add              ) [ 00000000001000100000000000000000000]
StgValue_240           (br               ) [ 00000000000000000000000000000000000]
tmp_15                 (zext             ) [ 00000000000000000000000000000000000]
new_pixel_V_addr       (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_243           (store            ) [ 00000000000000000000000000000000000]
StgValue_244           (br               ) [ 00000000001000100000000000000000000]
pool_count             (alloca           ) [ 00000000000000111111111111111111111]
read_count             (alloca           ) [ 00000000000000111111111111111111111]
pool_buffer_size       (alloca           ) [ 00000000000000111111111111111111111]
StgValue_248           (store            ) [ 00000000000000000000000000000000000]
StgValue_249           (store            ) [ 00000000000000000000000000000000000]
StgValue_250           (store            ) [ 00000000000000000000000000000000000]
StgValue_251           (br               ) [ 00000000000000111111111111111111111]
row_assign_3           (phi              ) [ 00000000000000010000000000000000000]
tmp_21                 (trunc            ) [ 00000000000000001111111111111111111]
exitcond8              (icmp             ) [ 00000000000000011111111111111111111]
empty_15               (speclooptripcount) [ 00000000000000000000000000000000000]
row                    (add              ) [ 00000000000000111111111111111111111]
StgValue_257           (br               ) [ 00000000000000000000000000000000000]
tmp_22                 (icmp             ) [ 00000000000000000000000000000000000]
demorgan               (and              ) [ 00000000000000001111111111111111111]
tmp_i                  (icmp             ) [ 00000000000000000000000000000000000]
tmp_i_16               (icmp             ) [ 00000000000000000000000000000000000]
tmp2                   (and              ) [ 00000000000000001111111111111111111]
StgValue_263           (br               ) [ 00000000000000011111111111111111111]
StgValue_264           (ret              ) [ 00000000000000000000000000000000000]
col_assign_3           (phi              ) [ 00000000000000001111111111000000000]
tmp_24                 (trunc            ) [ 00000000000000000111110000000000000]
exitcond10             (icmp             ) [ 00000000000000011111111111111111111]
empty_17               (speclooptripcount) [ 00000000000000000000000000000000000]
col                    (add              ) [ 00000000000000011111111111111111111]
StgValue_270           (br               ) [ 00000000000000000000000000000000000]
tmp_62_i               (icmp             ) [ 00000000000000000000000000000000000]
tmp_63_i               (icmp             ) [ 00000000000000000000000000000000000]
tmp3                   (and              ) [ 00000000000000000000000000000000000]
p_i                    (and              ) [ 00000000000000011111111111111111111]
StgValue_275           (br               ) [ 00000000000000000000000000000000000]
StgValue_276           (br               ) [ 00000000000000011111111111111111111]
StgValue_277           (br               ) [ 00000000000000111111111111111111111]
pool_buffer_val_7_V_1  (phi              ) [ 00000000000000000111110000000000000]
channel_assign         (phi              ) [ 00000000000000000100000000000000000]
channel_assign_cast    (zext             ) [ 00000000000000000000000000000000000]
exitcond11             (icmp             ) [ 00000000000000011111111111111111111]
empty_18               (speclooptripcount) [ 00000000000000000000000000000000000]
channel_4              (add              ) [ 00000000000000011111111111111111111]
StgValue_284           (br               ) [ 00000000000000000000000000000000000]
tmp_28                 (zext             ) [ 00000000000000000000000000000000000]
tmp_29                 (trunc            ) [ 00000000000000000000000000000000000]
p_shl_i                (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl_i_cast           (zext             ) [ 00000000000000000000000000000000000]
tmp4                   (add              ) [ 00000000000000000010000000000000000]
window_val_0_V_0_a_1   (getelementptr    ) [ 00000000000000000010000000000000000]
window_val_0_V_1_a_1   (getelementptr    ) [ 00000000000000000010000000000000000]
window_val_0_V_2_a_1   (getelementptr    ) [ 00000000000000000010000000000000000]
window_val_1_V_0_a_1   (getelementptr    ) [ 00000000000000000010000000000000000]
window_val_1_V_1_a_1   (getelementptr    ) [ 00000000000000000010000000000000000]
window_val_1_V_2_a_1   (getelementptr    ) [ 00000000000000000010000000000000000]
window_val_2_V_0_a_1   (getelementptr    ) [ 00000000000000000010000000000000000]
window_val_2_V_1_a_1   (getelementptr    ) [ 00000000000000000010000000000000000]
window_val_2_V_2_a_1   (getelementptr    ) [ 00000000000000000010000000000000000]
pool_buffer_size_loa   (load             ) [ 00000000000000000000000000000000000]
pool_buffer_val_0_V_1  (load             ) [ 00000000000000000000000000000000000]
StgValue_310           (store            ) [ 00000000000000000000000000000000000]
pool_buffer_val_1_V_1  (load             ) [ 00000000000000000000000000000000000]
StgValue_312           (store            ) [ 00000000000000000000000000000000000]
pool_buffer_val_2_V_1  (load             ) [ 00000000000000000000000000000000000]
StgValue_314           (store            ) [ 00000000000000000000000000000000000]
pool_buffer_val_3_V_1  (load             ) [ 00000000000000000000000000000000000]
StgValue_316           (store            ) [ 00000000000000000000000000000000000]
pool_buffer_val_4_V_1  (load             ) [ 00000000000000000000000000000000000]
StgValue_318           (store            ) [ 00000000000000000000000000000000000]
pool_buffer_val_5_V_1  (load             ) [ 00000000000000000000000000000000000]
StgValue_320           (store            ) [ 00000000000000000000000000000000000]
pool_buffer_val_6_V_1  (load             ) [ 00000000000000000000000000000000000]
StgValue_322           (store            ) [ 00000000000000000000000000000000000]
StgValue_323           (store            ) [ 00000000000000000000000000000000000]
pool_buffer_size_1     (add              ) [ 00000000000000000000000000000000000]
StgValue_325           (br               ) [ 00000000000000000000000000000000000]
tmp_30                 (icmp             ) [ 00000000000000000000000000000000000]
demorgan1              (or               ) [ 00000000000000011111111111111111111]
StgValue_328           (br               ) [ 00000000000000000000000000000000000]
pool_count_load        (load             ) [ 00000000000000000000000000000000000]
pool_buffer_size_loa_1 (load             ) [ 00000000000000000000000000000000000]
tmp_31                 (icmp             ) [ 00000000000000000000000000000000000]
result_V_1             (select           ) [ 00000000000000000000000000000000000]
tmp_32                 (icmp             ) [ 00000000000000000000000000000000000]
result_V_2             (select           ) [ 00000000000000000000000000000000000]
tmp_33                 (icmp             ) [ 00000000000000000000000000000000000]
result_V_3             (select           ) [ 00000000000000000000000000000000000]
tmp_34                 (sext             ) [ 00000000000000000000000000000000000]
out_V_addr             (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_339           (store            ) [ 00000000000000000000000000000000000]
pool_buffer_size_2     (add              ) [ 00000000000000000000000000000000000]
pool_count_1           (add              ) [ 00000000000000000000000000000000000]
StgValue_342           (store            ) [ 00000000000000000000000000000000000]
StgValue_343           (store            ) [ 00000000000000000000000000000000000]
StgValue_344           (br               ) [ 00000000000000000000000000000000000]
StgValue_345           (br               ) [ 00000000000000000000000000000000000]
StgValue_346           (store            ) [ 00000000000000000000000000000000000]
StgValue_347           (br               ) [ 00000000000000000000000000000000000]
pool_buffer_size_loa_2 (load             ) [ 00000000000000000000000000000000000]
tmp_35                 (xor              ) [ 00000000000000000000000000000000000]
tmp_36                 (icmp             ) [ 00000000000000000000000000000000000]
or_cond3               (and              ) [ 00000000000000000000000000000000000]
pool_buffer_size_3     (add              ) [ 00000000000000000000000000000000000]
p_s                    (select           ) [ 00000000000000000000000000000000000]
StgValue_354           (store            ) [ 00000000000000000000000000000000000]
StgValue_355           (br               ) [ 00000000000000000000000000000000000]
read_count_load_1      (load             ) [ 00000000000000000000000000000000000]
tmp_37                 (partselect       ) [ 00000000000000000000000000000000000]
icmp                   (icmp             ) [ 00000000000000011111111111111111111]
StgValue_359           (br               ) [ 00000000000000000000000000000000000]
StgValue_360           (br               ) [ 00000000000000011111111111111111111]
tmp4_cast              (zext             ) [ 00000000000000000001110000000000000]
window_val_0_V_0_l     (load             ) [ 00000000000000000001110000000000000]
window_val_0_V_1_l     (load             ) [ 00000000000000000001110000000000000]
window_val_0_V_2_l     (load             ) [ 00000000000000000001110000000000000]
window_val_1_V_0_l     (load             ) [ 00000000000000000001110000000000000]
window_val_1_V_1_l     (load             ) [ 00000000000000000001110000000000000]
window_val_1_V_2_l     (load             ) [ 00000000000000000001110000000000000]
window_val_2_V_0_l     (load             ) [ 00000000000000000001110000000000000]
window_val_2_V_1_l     (load             ) [ 00000000000000000001110000000000000]
window_val_2_V_2_l     (load             ) [ 00000000000000000001110000000000000]
StgValue_371           (br               ) [ 00000000000000011111111111111111111]
agg_result_V_i         (phi              ) [ 00000000000000000001110000000000000]
agg_result_V_load2_i   (phi              ) [ 00000000000000000001110000000000000]
i_i                    (phi              ) [ 00000000000000000001000000000000000]
i_i_cast               (zext             ) [ 00000000000000000000000000000000000]
i_i_cast1              (zext             ) [ 00000000000000000000000000000000000]
exitcond18_i           (icmp             ) [ 00000000000000011111111111111111111]
empty_19               (speclooptripcount) [ 00000000000000000000000000000000000]
i_5                    (add              ) [ 00000000000000011111111111111111111]
StgValue_380           (br               ) [ 00000000000000000000000000000000000]
p_shl3_i               (bitconcatenate   ) [ 00000000000000000000000000000000000]
p_shl3_i_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_i1                 (sub              ) [ 00000000000000000000110000000000000]
tmp_3_i                (sub              ) [ 00000000000000000000110000000000000]
StgValue_385           (br               ) [ 00000000000000011111111111111111111]
conv_out_V             (add              ) [ 00000000000000011111111111111111111]
StgValue_387           (br               ) [ 00000000000000011111111111111111111]
agg_result_V_1_i       (phi              ) [ 00000000000000011111101111111111111]
agg_result_V_load_i    (phi              ) [ 00000000000000011111111111111111111]
j_i                    (phi              ) [ 00000000000000000000100000000000000]
j_i_cast               (zext             ) [ 00000000000000000000000000000000000]
exitcond_i             (icmp             ) [ 00000000000000011111111111111111111]
empty_20               (speclooptripcount) [ 00000000000000000000000000000000000]
j_1                    (add              ) [ 00000000000000011111111111111111111]
StgValue_395           (br               ) [ 00000000000000000000000000000000000]
tmp5                   (add              ) [ 00000000000000000000000000000000000]
tmp5_cast              (sext             ) [ 00000000000000000000000000000000000]
tmp_58_i               (add              ) [ 00000000000000000000000000000000000]
tmp_59_i               (sext             ) [ 00000000000000000000000000000000000]
tmp_4_i                (zext             ) [ 00000000000000000000000000000000000]
tmp_5_i                (add              ) [ 00000000000000000000010000000000000]
weight_V_addr          (getelementptr    ) [ 00000000000000000000010000000000000]
StgValue_405           (br               ) [ 00000000000000011111111111111111111]
tmp_38                 (mux              ) [ 00000000000000000000000000000000000]
lhs_V                  (sext             ) [ 00000000000000000000000000000000000]
weight_V_load          (load             ) [ 00000000000000000000000000000000000]
rhs_V                  (sext             ) [ 00000000000000000000000000000000000]
r_V                    (mul              ) [ 00000000000000000000000000000000000]
tmp_60_i               (sext             ) [ 00000000000000000000000000000000000]
result_V_4             (add              ) [ 00000000000000011111111111111111111]
StgValue_413           (br               ) [ 00000000000000011111111111111111111]
channel9               (phi              ) [ 00000000000000000000001100000000000]
exitcond12             (icmp             ) [ 00000000000000011111111111111111111]
empty_21               (speclooptripcount) [ 00000000000000000000000000000000000]
channel_5              (add              ) [ 00000000000000011111111111111111111]
StgValue_418           (br               ) [ 00000000000000000000000000000000000]
read_count_load_2      (load             ) [ 00000000000000000000000000000000000]
tmp_43                 (trunc            ) [ 00000000000000000000000000000000000]
tmp_40                 (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_41_cast            (zext             ) [ 00000000000000000000000000000000000]
tmp_41                 (add              ) [ 00000000000000000000000000000000000]
tmp_42                 (sext             ) [ 00000000000000000000000000000000000]
img_V_addr_4           (getelementptr    ) [ 00000000000000000000000100000000000]
read_count_load        (load             ) [ 00000000000000000000000000000000000]
read_count_1           (add              ) [ 00000000000000000000000000000000000]
StgValue_429           (store            ) [ 00000000000000000000000000000000000]
StgValue_430           (br               ) [ 00000000000000000000000000000000000]
StgValue_431           (br               ) [ 00000000000000011111111111111111111]
tmp_39                 (zext             ) [ 00000000000000000000000000000000000]
img_V_load_4           (load             ) [ 00000000000000000000000000000000000]
new_pixel_V_addr_1     (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_435           (store            ) [ 00000000000000000000000000000000000]
StgValue_436           (br               ) [ 00000000000000011111111111111111111]
channel6               (phi              ) [ 00000000000000000000000010000000000]
exitcond13             (icmp             ) [ 00000000000000011111111111111111111]
empty_22               (speclooptripcount) [ 00000000000000000000000000000000000]
channel_6              (add              ) [ 00000000000000011111111111111111111]
StgValue_441           (br               ) [ 00000000000000000000000000000000000]
tmp_45                 (zext             ) [ 00000000000000000000000001000000000]
window_val_0_V_1_a_2   (getelementptr    ) [ 00000000000000000000000001000000000]
window_val_0_V_2_a_2   (getelementptr    ) [ 00000000000000000000000001000000000]
window_val_1_V_1_a_2   (getelementptr    ) [ 00000000000000000000000001000000000]
window_val_1_V_2_a_2   (getelementptr    ) [ 00000000000000000000000001000000000]
window_val_2_V_1_a_2   (getelementptr    ) [ 00000000000000000000000001000000000]
window_val_2_V_2_a_2   (getelementptr    ) [ 00000000000000000000000001000000000]
tmp_44                 (trunc            ) [ 00000000000000000000000000000000000]
col_assign_4           (add              ) [ 00000000000000000000000000111111111]
StgValue_457           (br               ) [ 00000000000000011111111111111111111]
window_val_0_V_1_l_1   (load             ) [ 00000000000000000000000000000000000]
window_val_0_V_0_a_2   (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_460           (store            ) [ 00000000000000000000000000000000000]
window_val_0_V_2_l_1   (load             ) [ 00000000000000000000000000000000000]
StgValue_462           (store            ) [ 00000000000000000000000000000000000]
window_val_1_V_1_l_1   (load             ) [ 00000000000000000000000000000000000]
window_val_1_V_0_a_2   (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_465           (store            ) [ 00000000000000000000000000000000000]
window_val_1_V_2_l_1   (load             ) [ 00000000000000000000000000000000000]
StgValue_467           (store            ) [ 00000000000000000000000000000000000]
window_val_2_V_1_l_1   (load             ) [ 00000000000000000000000000000000000]
window_val_2_V_0_a_2   (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_470           (store            ) [ 00000000000000000000000000000000000]
window_val_2_V_2_l_1   (load             ) [ 00000000000000000000000000000000000]
StgValue_472           (store            ) [ 00000000000000000000000000000000000]
StgValue_473           (br               ) [ 00000000000000011111111111111111111]
channel8               (phi              ) [ 00000000000000000000000000110000000]
exitcond14             (icmp             ) [ 00000000000000011111111111111111111]
empty_23               (speclooptripcount) [ 00000000000000000000000000000000000]
channel_8              (add              ) [ 00000000000000011111111111111111111]
StgValue_478           (br               ) [ 00000000000000000000000000000000000]
tmp_48                 (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_50                 (zext             ) [ 00000000000000000000000000000000000]
linebuf_val_0_V_add_2  (getelementptr    ) [ 00000000000000000000000000010000000]
linebuf_val_1_V_add_2  (getelementptr    ) [ 00000000000000000000000000010000000]
StgValue_485           (br               ) [ 00000000000000011111111111111111111]
tmp_46                 (zext             ) [ 00000000000000000000000000000000000]
linebuf_val_1_V_loa    (load             ) [ 00000000000000000000000000001000000]
window_val_0_V_2_a_3   (getelementptr    ) [ 00000000000000000000000000001000000]
window_val_1_V_2_a_3   (getelementptr    ) [ 00000000000000000000000000001000000]
linebuf_val_0_V_loa    (load             ) [ 00000000000000000000000000001000000]
StgValue_491           (br               ) [ 00000000000000011111111111111111111]
row_assign_2           (phi              ) [ 00000000000000000000000000001000000]
exitcond16             (icmp             ) [ 00000000000000011111111111111111111]
empty_24               (speclooptripcount) [ 00000000000000000000000000000000000]
i_4                    (add              ) [ 00000000000000011111111111111111111]
StgValue_496           (br               ) [ 00000000000000000000000000000000000]
tmp_51                 (trunc            ) [ 00000000000000000000000000000000000]
temp_V                 (select           ) [ 00000000000000000000000000000000000]
cond3                  (icmp             ) [ 00000000000000011111111111111111111]
StgValue_500           (br               ) [ 00000000000000000000000000000000000]
StgValue_501           (store            ) [ 00000000000000000000000000000000000]
StgValue_502           (br               ) [ 00000000000000000000000000000000000]
StgValue_503           (store            ) [ 00000000000000000000000000000000000]
StgValue_504           (br               ) [ 00000000000000000000000000000000000]
StgValue_505           (br               ) [ 00000000000000011111111111111111111]
StgValue_506           (br               ) [ 00000000000000011111111111111111111]
channel10              (phi              ) [ 00000000000000000000000000000100000]
exitcond15             (icmp             ) [ 00000000000000011111111111111111111]
empty_25               (speclooptripcount) [ 00000000000000000000000000000000000]
channel_7              (add              ) [ 00000000000000011111111111111111111]
StgValue_511           (br               ) [ 00000000000000000000000000000000000]
tmp_47                 (zext             ) [ 00000000000000000000000000000010000]
new_pixel_V_addr_2     (getelementptr    ) [ 00000000000000000000000000000010000]
StgValue_515           (br               ) [ 00000000000000011111111111111111111]
new_pixel_V_load       (load             ) [ 00000000000000000000000000000000000]
window_val_2_V_2_a_3   (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_518           (store            ) [ 00000000000000000000000000000000000]
StgValue_519           (br               ) [ 00000000000000011111111111111111111]
channel11              (phi              ) [ 00000000000000000000000000000001000]
exitcond17             (icmp             ) [ 00000000000000011111111111111111111]
empty_26               (speclooptripcount) [ 00000000000000000000000000000000000]
channel_9              (add              ) [ 00000000000000011111111111111111111]
StgValue_524           (br               ) [ 00000000000000000000000000000000000]
tmp_52                 (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_53                 (zext             ) [ 00000000000000000000000000000000100]
linebuf_val_1_V_add_3  (getelementptr    ) [ 00000000000000000000000000000000100]
StgValue_529           (br               ) [ 00000000000000011111111111111111111]
linebuf_val_0_V_add_3  (getelementptr    ) [ 00000000000000000000000000000000000]
linebuf_val_1_V_loa_1  (load             ) [ 00000000000000000000000000000000000]
StgValue_532           (store            ) [ 00000000000000000000000000000000000]
StgValue_533           (br               ) [ 00000000000000011111111111111111111]
channel12              (phi              ) [ 00000000000000000000000000000000011]
exitcond               (icmp             ) [ 00000000000000011111111111111111111]
empty_27               (speclooptripcount) [ 00000000000000000000000000000000000]
channel_13             (add              ) [ 00000000000000011111111111111111111]
StgValue_538           (br               ) [ 00000000000000000000000000000000000]
tmp_49                 (zext             ) [ 00000000000000000000000000000000000]
new_pixel_V_addr_3     (getelementptr    ) [ 00000000000000000000000000000000001]
StgValue_542           (br               ) [ 00000000000000011111111111111111111]
tmp_54                 (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_55                 (zext             ) [ 00000000000000000000000000000000000]
linebuf_val_1_V_add_4  (getelementptr    ) [ 00000000000000000000000000000000000]
new_pixel_V_load_1     (load             ) [ 00000000000000000000000000000000000]
StgValue_547           (store            ) [ 00000000000000000000000000000000000]
StgValue_548           (br               ) [ 00000000000000011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_engine_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i1.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i8.i4"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="pool_buffer_val_0_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_buffer_val_0_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="pool_buffer_val_1_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_buffer_val_1_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="pool_buffer_val_2_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_buffer_val_2_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="pool_buffer_val_3_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_buffer_val_3_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="pool_buffer_val_4_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_buffer_val_4_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="pool_buffer_val_5_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_buffer_val_5_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="pool_buffer_val_6_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_buffer_val_6_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="pool_buffer_val_7_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_buffer_val_7_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="linebuf_val_0_V_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_val_0_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="linebuf_val_1_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_val_1_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="window_val_0_V_0_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_0_V_0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="window_val_0_V_1_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_0_V_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="window_val_0_V_2_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_0_V_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="window_val_1_V_0_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_1_V_0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="window_val_1_V_1_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_1_V_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="window_val_1_V_2_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_1_V_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="window_val_2_V_0_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_V_0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="window_val_2_V_1_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_V_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="window_val_2_V_2_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_val_2_V_2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="new_pixel_V_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_pixel_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="pool_count_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_count/14 "/>
</bind>
</comp>

<comp id="216" class="1004" name="read_count_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_count/14 "/>
</bind>
</comp>

<comp id="220" class="1004" name="pool_buffer_size_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_buffer_size/14 "/>
</bind>
</comp>

<comp id="224" class="1004" name="img_V_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="10" slack="0"/>
<pin id="228" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_V_addr/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="0"/>
<pin id="244" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="245" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="8" slack="0"/>
<pin id="247" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_V_load/6 img_V_load_1/6 img_V_load_2/8 img_V_load_3/12 img_V_load_4/22 "/>
</bind>
</comp>

<comp id="237" class="1004" name="img_V_addr_1_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="10" slack="0"/>
<pin id="241" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_V_addr_1/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="linebuf_val_0_V_add_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_val_0_V_add/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="linebuf_val_1_V_add_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_val_1_V_add/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_127/7 StgValue_146/9 linebuf_val_0_V_loa/26 StgValue_532/32 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_129/7 StgValue_148/9 linebuf_val_1_V_loa/26 linebuf_val_1_V_loa_1/31 StgValue_547/34 "/>
</bind>
</comp>

<comp id="275" class="1004" name="img_V_addr_2_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="10" slack="0"/>
<pin id="279" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_V_addr_2/8 "/>
</bind>
</comp>

<comp id="283" class="1004" name="linebuf_val_0_V_add_1_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="9" slack="0"/>
<pin id="287" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_val_0_V_add_1/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="linebuf_val_1_V_add_1_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="9" slack="0"/>
<pin id="293" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_val_1_V_add_1/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="window_val_0_V_0_a_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_0_V_0_a/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="window_val_0_V_1_a_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_0_V_1_a/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="window_val_0_V_2_a_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_0_V_2_a/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="window_val_1_V_0_a_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_1_V_0_a/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="window_val_1_V_1_a_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_1_V_1_a/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="window_val_1_V_2_a_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="5" slack="0"/>
<pin id="333" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_1_V_2_a/10 "/>
</bind>
</comp>

<comp id="335" class="1004" name="window_val_2_V_0_a_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_2_V_0_a/10 "/>
</bind>
</comp>

<comp id="341" class="1004" name="window_val_2_V_1_a_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_2_V_1_a/10 "/>
</bind>
</comp>

<comp id="347" class="1004" name="window_val_2_V_2_a_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_2_V_2_a/10 "/>
</bind>
</comp>

<comp id="353" class="1004" name="img_V_addr_3_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="10" slack="0"/>
<pin id="357" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_V_addr_3/12 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_195/12 StgValue_231/13 window_val_1_V_1_l/17 window_val_1_V_1_l_1/24 StgValue_467/25 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_197/12 window_val_1_V_0_l/17 StgValue_465/25 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="8" slack="0"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_199/12 StgValue_229/13 window_val_1_V_2_l/17 window_val_1_V_2_l_1/24 StgValue_501/28 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_203/12 window_val_0_V_1_l/17 window_val_0_V_1_l_1/24 StgValue_462/25 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_205/12 window_val_0_V_0_l/17 StgValue_460/25 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_207/12 window_val_0_V_2_l/17 window_val_0_V_2_l_1/24 StgValue_503/28 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_211/12 StgValue_225/13 window_val_2_V_1_l/17 window_val_2_V_1_l_1/24 StgValue_472/25 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_213/12 window_val_2_V_0_l/17 StgValue_470/25 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_access_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_215/12 StgValue_223/13 window_val_2_V_2_l/17 window_val_2_V_2_l_1/24 StgValue_518/30 "/>
</bind>
</comp>

<comp id="419" class="1004" name="new_pixel_V_addr_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="new_pixel_V_addr/14 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_243/14 StgValue_435/23 new_pixel_V_load/29 new_pixel_V_load_1/33 "/>
</bind>
</comp>

<comp id="432" class="1004" name="window_val_0_V_0_a_1_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_0_V_0_a_1/17 "/>
</bind>
</comp>

<comp id="439" class="1004" name="window_val_0_V_1_a_1_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_0_V_1_a_1/17 "/>
</bind>
</comp>

<comp id="446" class="1004" name="window_val_0_V_2_a_1_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_0_V_2_a_1/17 "/>
</bind>
</comp>

<comp id="453" class="1004" name="window_val_1_V_0_a_1_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="5" slack="0"/>
<pin id="457" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_1_V_0_a_1/17 "/>
</bind>
</comp>

<comp id="460" class="1004" name="window_val_1_V_1_a_1_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_1_V_1_a_1/17 "/>
</bind>
</comp>

<comp id="467" class="1004" name="window_val_1_V_2_a_1_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="5" slack="0"/>
<pin id="471" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_1_V_2_a_1/17 "/>
</bind>
</comp>

<comp id="474" class="1004" name="window_val_2_V_0_a_1_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_2_V_0_a_1/17 "/>
</bind>
</comp>

<comp id="481" class="1004" name="window_val_2_V_1_a_1_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="5" slack="0"/>
<pin id="485" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_2_V_1_a_1/17 "/>
</bind>
</comp>

<comp id="488" class="1004" name="window_val_2_V_2_a_1_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_2_V_2_a_1/17 "/>
</bind>
</comp>

<comp id="495" class="1004" name="out_V_addr_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="24" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="32" slack="0"/>
<pin id="499" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/17 "/>
</bind>
</comp>

<comp id="502" class="1004" name="StgValue_339_access_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="0" index="1" bw="24" slack="0"/>
<pin id="505" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_339/17 "/>
</bind>
</comp>

<comp id="508" class="1004" name="weight_V_addr_gep_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="9" slack="0"/>
<pin id="512" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/20 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_access_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/20 "/>
</bind>
</comp>

<comp id="521" class="1004" name="img_V_addr_4_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="32" slack="0"/>
<pin id="525" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_V_addr_4/22 "/>
</bind>
</comp>

<comp id="529" class="1004" name="new_pixel_V_addr_1_gep_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="new_pixel_V_addr_1/23 "/>
</bind>
</comp>

<comp id="537" class="1004" name="window_val_0_V_1_a_2_gep_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="5" slack="0"/>
<pin id="541" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_0_V_1_a_2/24 "/>
</bind>
</comp>

<comp id="544" class="1004" name="window_val_0_V_2_a_2_gep_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="5" slack="0"/>
<pin id="548" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_0_V_2_a_2/24 "/>
</bind>
</comp>

<comp id="551" class="1004" name="window_val_1_V_1_a_2_gep_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_1_V_1_a_2/24 "/>
</bind>
</comp>

<comp id="558" class="1004" name="window_val_1_V_2_a_2_gep_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="5" slack="0"/>
<pin id="562" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_1_V_2_a_2/24 "/>
</bind>
</comp>

<comp id="565" class="1004" name="window_val_2_V_1_a_2_gep_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_2_V_1_a_2/24 "/>
</bind>
</comp>

<comp id="572" class="1004" name="window_val_2_V_2_a_2_gep_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="5" slack="0"/>
<pin id="576" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_2_V_2_a_2/24 "/>
</bind>
</comp>

<comp id="579" class="1004" name="window_val_0_V_0_a_2_gep_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="0" index="2" bw="5" slack="1"/>
<pin id="583" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_0_V_0_a_2/25 "/>
</bind>
</comp>

<comp id="588" class="1004" name="window_val_1_V_0_a_2_gep_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="0" index="2" bw="5" slack="1"/>
<pin id="592" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_1_V_0_a_2/25 "/>
</bind>
</comp>

<comp id="597" class="1004" name="window_val_2_V_0_a_2_gep_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="0" index="2" bw="5" slack="1"/>
<pin id="601" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_2_V_0_a_2/25 "/>
</bind>
</comp>

<comp id="606" class="1004" name="linebuf_val_0_V_add_2_gep_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="0" index="2" bw="8" slack="0"/>
<pin id="610" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_val_0_V_add_2/26 "/>
</bind>
</comp>

<comp id="612" class="1004" name="linebuf_val_1_V_add_2_gep_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="0" index="2" bw="8" slack="0"/>
<pin id="616" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_val_1_V_add_2/26 "/>
</bind>
</comp>

<comp id="620" class="1004" name="window_val_0_V_2_a_3_gep_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="0" index="2" bw="5" slack="0"/>
<pin id="624" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_0_V_2_a_3/27 "/>
</bind>
</comp>

<comp id="626" class="1004" name="window_val_1_V_2_a_3_gep_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="5" slack="0"/>
<pin id="630" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_1_V_2_a_3/27 "/>
</bind>
</comp>

<comp id="632" class="1004" name="new_pixel_V_addr_2_gep_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="0" index="2" bw="5" slack="0"/>
<pin id="636" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="new_pixel_V_addr_2/29 "/>
</bind>
</comp>

<comp id="639" class="1004" name="window_val_2_V_2_a_3_gep_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="0" index="2" bw="5" slack="1"/>
<pin id="643" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_val_2_V_2_a_3/30 "/>
</bind>
</comp>

<comp id="647" class="1004" name="linebuf_val_1_V_add_3_gep_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="0" index="2" bw="8" slack="0"/>
<pin id="651" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_val_1_V_add_3/31 "/>
</bind>
</comp>

<comp id="654" class="1004" name="linebuf_val_0_V_add_3_gep_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="0" index="2" bw="8" slack="1"/>
<pin id="658" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_val_0_V_add_3/32 "/>
</bind>
</comp>

<comp id="662" class="1004" name="new_pixel_V_addr_3_gep_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="5" slack="0"/>
<pin id="666" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="new_pixel_V_addr_3/33 "/>
</bind>
</comp>

<comp id="669" class="1004" name="linebuf_val_1_V_add_4_gep_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="0" index="2" bw="8" slack="0"/>
<pin id="673" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_val_1_V_add_4/34 "/>
</bind>
</comp>

<comp id="677" class="1005" name="row_assign_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="1"/>
<pin id="679" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row_assign (phireg) "/>
</bind>
</comp>

<comp id="681" class="1004" name="row_assign_phi_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="684" dir="0" index="2" bw="4" slack="0"/>
<pin id="685" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="686" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_assign/2 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_3_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="1"/>
<pin id="690" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 (phireg) "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_3_phi_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="0"/>
<pin id="694" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="695" dir="0" index="2" bw="1" slack="1"/>
<pin id="696" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="697" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="699" class="1005" name="channel_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="1"/>
<pin id="701" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="channel (phireg) "/>
</bind>
</comp>

<comp id="703" class="1004" name="channel_phi_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="0"/>
<pin id="705" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="706" dir="0" index="2" bw="1" slack="1"/>
<pin id="707" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="708" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel/5 "/>
</bind>
</comp>

<comp id="711" class="1005" name="col_assign_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="1"/>
<pin id="713" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="715" class="1004" name="col_assign_phi_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="2" slack="0"/>
<pin id="717" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="718" dir="0" index="2" bw="1" slack="1"/>
<pin id="719" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="720" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/6 "/>
</bind>
</comp>

<comp id="723" class="1005" name="col_assign_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="1"/>
<pin id="725" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="727" class="1004" name="col_assign_1_phi_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="0"/>
<pin id="729" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="730" dir="0" index="2" bw="3" slack="1"/>
<pin id="731" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="732" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign_1/8 "/>
</bind>
</comp>

<comp id="734" class="1005" name="channel4_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="5" slack="1"/>
<pin id="736" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="channel4 (phireg) "/>
</bind>
</comp>

<comp id="738" class="1004" name="channel4_phi_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="0"/>
<pin id="740" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="741" dir="0" index="2" bw="1" slack="1"/>
<pin id="742" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="743" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel4/10 "/>
</bind>
</comp>

<comp id="746" class="1005" name="row_assign_1_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="2" slack="1"/>
<pin id="748" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="750" class="1004" name="row_assign_1_phi_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="753" dir="0" index="2" bw="2" slack="0"/>
<pin id="754" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="755" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_assign_1/11 "/>
</bind>
</comp>

<comp id="758" class="1005" name="col_assign_2_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="2" slack="1"/>
<pin id="760" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="762" class="1004" name="col_assign_2_phi_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="0"/>
<pin id="764" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="765" dir="0" index="2" bw="1" slack="1"/>
<pin id="766" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="767" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign_2/12 "/>
</bind>
</comp>

<comp id="769" class="1005" name="channel7_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="5" slack="1"/>
<pin id="771" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="channel7 (phireg) "/>
</bind>
</comp>

<comp id="773" class="1004" name="channel7_phi_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="5" slack="0"/>
<pin id="775" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="776" dir="0" index="2" bw="1" slack="1"/>
<pin id="777" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="778" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel7/14 "/>
</bind>
</comp>

<comp id="780" class="1005" name="row_assign_3_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="4" slack="1"/>
<pin id="782" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="784" class="1004" name="row_assign_3_phi_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="1"/>
<pin id="786" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="787" dir="0" index="2" bw="4" slack="0"/>
<pin id="788" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="789" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_assign_3/15 "/>
</bind>
</comp>

<comp id="791" class="1005" name="col_assign_3_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="1"/>
<pin id="793" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="795" class="1004" name="col_assign_3_phi_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="798" dir="0" index="2" bw="4" slack="0"/>
<pin id="799" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="800" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign_3/16 "/>
</bind>
</comp>

<comp id="803" class="1005" name="pool_buffer_val_7_V_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="24" slack="1"/>
<pin id="805" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="pool_buffer_val_7_V_1 (phireg) "/>
</bind>
</comp>

<comp id="807" class="1004" name="pool_buffer_val_7_V_1_phi_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="24" slack="1"/>
<pin id="809" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="810" dir="0" index="2" bw="1" slack="1"/>
<pin id="811" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="812" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pool_buffer_val_7_V_1/17 "/>
</bind>
</comp>

<comp id="815" class="1005" name="channel_assign_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="5" slack="1"/>
<pin id="817" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="channel_assign (phireg) "/>
</bind>
</comp>

<comp id="819" class="1004" name="channel_assign_phi_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="5" slack="0"/>
<pin id="821" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="822" dir="0" index="2" bw="1" slack="1"/>
<pin id="823" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="824" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel_assign/17 "/>
</bind>
</comp>

<comp id="826" class="1005" name="agg_result_V_i_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="24" slack="1"/>
<pin id="828" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i (phireg) "/>
</bind>
</comp>

<comp id="830" class="1004" name="agg_result_V_i_phi_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="833" dir="0" index="2" bw="24" slack="1"/>
<pin id="834" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="835" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_i/19 "/>
</bind>
</comp>

<comp id="838" class="1005" name="agg_result_V_load2_i_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="24" slack="1"/>
<pin id="840" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_load2_i (phireg) "/>
</bind>
</comp>

<comp id="842" class="1004" name="agg_result_V_load2_i_phi_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="845" dir="0" index="2" bw="24" slack="1"/>
<pin id="846" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="847" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_load2_i/19 "/>
</bind>
</comp>

<comp id="850" class="1005" name="i_i_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="2" slack="1"/>
<pin id="852" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="854" class="1004" name="i_i_phi_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="857" dir="0" index="2" bw="2" slack="0"/>
<pin id="858" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="859" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/19 "/>
</bind>
</comp>

<comp id="861" class="1005" name="agg_result_V_1_i_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="24" slack="1"/>
<pin id="863" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_1_i (phireg) "/>
</bind>
</comp>

<comp id="865" class="1004" name="agg_result_V_1_i_phi_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="24" slack="1"/>
<pin id="867" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="868" dir="0" index="2" bw="24" slack="1"/>
<pin id="869" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="870" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_1_i/20 "/>
</bind>
</comp>

<comp id="873" class="1005" name="agg_result_V_load_i_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="24" slack="1"/>
<pin id="875" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_load_i (phireg) "/>
</bind>
</comp>

<comp id="877" class="1004" name="agg_result_V_load_i_phi_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="24" slack="1"/>
<pin id="879" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="880" dir="0" index="2" bw="24" slack="1"/>
<pin id="881" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="882" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_load_i/20 "/>
</bind>
</comp>

<comp id="885" class="1005" name="j_i_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="1"/>
<pin id="887" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="889" class="1004" name="j_i_phi_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="1"/>
<pin id="891" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="892" dir="0" index="2" bw="2" slack="0"/>
<pin id="893" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="894" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/20 "/>
</bind>
</comp>

<comp id="896" class="1005" name="channel9_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="5" slack="1"/>
<pin id="898" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="channel9 (phireg) "/>
</bind>
</comp>

<comp id="900" class="1004" name="channel9_phi_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="5" slack="0"/>
<pin id="902" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="903" dir="0" index="2" bw="1" slack="1"/>
<pin id="904" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="905" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel9/22 "/>
</bind>
</comp>

<comp id="908" class="1005" name="channel6_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="5" slack="1"/>
<pin id="910" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="channel6 (phireg) "/>
</bind>
</comp>

<comp id="912" class="1004" name="channel6_phi_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="915" dir="0" index="2" bw="5" slack="0"/>
<pin id="916" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="917" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel6/24 "/>
</bind>
</comp>

<comp id="919" class="1005" name="channel8_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="5" slack="1"/>
<pin id="921" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="channel8 (phireg) "/>
</bind>
</comp>

<comp id="923" class="1004" name="channel8_phi_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="926" dir="0" index="2" bw="5" slack="0"/>
<pin id="927" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="928" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel8/26 "/>
</bind>
</comp>

<comp id="931" class="1005" name="row_assign_2_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="2" slack="1"/>
<pin id="933" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="935" class="1004" name="row_assign_2_phi_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="2" slack="0"/>
<pin id="937" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="938" dir="0" index="2" bw="1" slack="1"/>
<pin id="939" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="940" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_assign_2/28 "/>
</bind>
</comp>

<comp id="942" class="1005" name="channel10_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="5" slack="1"/>
<pin id="944" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="channel10 (phireg) "/>
</bind>
</comp>

<comp id="946" class="1004" name="channel10_phi_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="5" slack="0"/>
<pin id="948" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="949" dir="0" index="2" bw="1" slack="1"/>
<pin id="950" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="951" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel10/29 "/>
</bind>
</comp>

<comp id="953" class="1005" name="channel11_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="5" slack="1"/>
<pin id="955" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="channel11 (phireg) "/>
</bind>
</comp>

<comp id="957" class="1004" name="channel11_phi_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="0"/>
<pin id="959" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="960" dir="0" index="2" bw="1" slack="1"/>
<pin id="961" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="962" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel11/31 "/>
</bind>
</comp>

<comp id="964" class="1005" name="channel12_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="5" slack="1"/>
<pin id="966" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="channel12 (phireg) "/>
</bind>
</comp>

<comp id="968" class="1004" name="channel12_phi_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="5" slack="0"/>
<pin id="970" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="971" dir="0" index="2" bw="1" slack="1"/>
<pin id="972" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="973" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel12/33 "/>
</bind>
</comp>

<comp id="976" class="1004" name="grp_load_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="3"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_buffer_size_loa_1/17 pool_buffer_size_loa_2/17 "/>
</bind>
</comp>

<comp id="979" class="1004" name="grp_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="0"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pool_buffer_size_2/17 pool_buffer_size_3/17 "/>
</bind>
</comp>

<comp id="985" class="1004" name="grp_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="3"/>
<pin id="987" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_count_load_1/17 read_count_load_2/22 read_count_load/22 "/>
</bind>
</comp>

<comp id="988" class="1004" name="exitcond1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="4" slack="0"/>
<pin id="990" dir="0" index="1" bw="4" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="994" class="1004" name="i_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="4" slack="0"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_2_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="4" slack="0"/>
<pin id="1002" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="StgValue_69_store_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="24" slack="1"/>
<pin id="1007" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/2 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="StgValue_71_store_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="24" slack="1"/>
<pin id="1012" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/2 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="StgValue_73_store_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="24" slack="1"/>
<pin id="1017" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="StgValue_75_store_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="24" slack="1"/>
<pin id="1022" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="StgValue_77_store_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="0"/>
<pin id="1026" dir="0" index="1" bw="24" slack="1"/>
<pin id="1027" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/2 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="StgValue_79_store_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="24" slack="1"/>
<pin id="1032" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/2 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="StgValue_81_store_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="24" slack="1"/>
<pin id="1037" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/2 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="StgValue_83_store_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="24" slack="1"/>
<pin id="1042" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/2 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_4_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="4" slack="0"/>
<pin id="1046" dir="0" index="1" bw="1" slack="0"/>
<pin id="1047" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_6_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="4" slack="0"/>
<pin id="1052" dir="0" index="1" bw="4" slack="0"/>
<pin id="1053" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="exitcond2_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="5" slack="0"/>
<pin id="1058" dir="0" index="1" bw="5" slack="0"/>
<pin id="1059" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="channel_1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="5" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_1/5 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_9_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="0"/>
<pin id="1070" dir="0" index="1" bw="5" slack="0"/>
<pin id="1071" dir="0" index="2" bw="1" slack="0"/>
<pin id="1072" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp_17_cast_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="8" slack="0"/>
<pin id="1078" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/5 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_5_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="5" slack="0"/>
<pin id="1082" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_s_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="10" slack="0"/>
<pin id="1086" dir="0" index="1" bw="4" slack="0"/>
<pin id="1087" dir="0" index="2" bw="1" slack="0"/>
<pin id="1088" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_8_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="10" slack="0"/>
<pin id="1094" dir="0" index="1" bw="10" slack="0"/>
<pin id="1095" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="exitcond3_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="2" slack="0"/>
<pin id="1100" dir="0" index="1" bw="2" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/6 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="i_1_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="2" slack="0"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_10_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="10" slack="0"/>
<pin id="1112" dir="0" index="1" bw="4" slack="1"/>
<pin id="1113" dir="0" index="2" bw="1" slack="0"/>
<pin id="1114" dir="0" index="3" bw="2" slack="0"/>
<pin id="1115" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="tmp_11_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="10" slack="0"/>
<pin id="1121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_12_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="0"/>
<pin id="1126" dir="0" index="1" bw="10" slack="1"/>
<pin id="1127" dir="0" index="2" bw="3" slack="0"/>
<pin id="1128" dir="0" index="3" bw="5" slack="0"/>
<pin id="1129" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="tmp_13_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="10" slack="0"/>
<pin id="1135" dir="0" index="1" bw="8" slack="0"/>
<pin id="1136" dir="0" index="2" bw="2" slack="0"/>
<pin id="1137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="tmp_14_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="10" slack="0"/>
<pin id="1143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_7_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="0"/>
<pin id="1148" dir="0" index="1" bw="5" slack="2"/>
<pin id="1149" dir="0" index="2" bw="1" slack="0"/>
<pin id="1150" dir="0" index="3" bw="2" slack="1"/>
<pin id="1151" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_17_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="0"/>
<pin id="1158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="exitcond5_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="4" slack="0"/>
<pin id="1164" dir="0" index="1" bw="4" slack="0"/>
<pin id="1165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/8 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_18_cast_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="4" slack="0"/>
<pin id="1170" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/8 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="tmp_18_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="8" slack="2"/>
<pin id="1174" dir="0" index="1" bw="4" slack="0"/>
<pin id="1175" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="tmp_19_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="10" slack="0"/>
<pin id="1179" dir="0" index="1" bw="4" slack="2"/>
<pin id="1180" dir="0" index="2" bw="1" slack="0"/>
<pin id="1181" dir="0" index="3" bw="4" slack="0"/>
<pin id="1182" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_20_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="10" slack="0"/>
<pin id="1188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="i_2_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="4" slack="0"/>
<pin id="1193" dir="0" index="1" bw="1" slack="0"/>
<pin id="1194" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp_51_cast_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="9" slack="1"/>
<pin id="1199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_cast/9 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="exitcond4_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="5" slack="0"/>
<pin id="1204" dir="0" index="1" bw="5" slack="0"/>
<pin id="1205" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/10 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="channel_3_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="5" slack="0"/>
<pin id="1210" dir="0" index="1" bw="1" slack="0"/>
<pin id="1211" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_3/10 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_1_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="5" slack="0"/>
<pin id="1216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="exitcond7_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="2" slack="0"/>
<pin id="1229" dir="0" index="1" bw="2" slack="0"/>
<pin id="1230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/11 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="i_3_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="2" slack="0"/>
<pin id="1235" dir="0" index="1" bw="1" slack="0"/>
<pin id="1236" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/11 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="tmp_16_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="2" slack="0"/>
<pin id="1241" dir="0" index="1" bw="2" slack="0"/>
<pin id="1242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="cond_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="2" slack="0"/>
<pin id="1247" dir="0" index="1" bw="2" slack="0"/>
<pin id="1248" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/11 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="exitcond9_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="2" slack="0"/>
<pin id="1253" dir="0" index="1" bw="2" slack="0"/>
<pin id="1254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/12 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="j_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="2" slack="0"/>
<pin id="1259" dir="0" index="1" bw="1" slack="0"/>
<pin id="1260" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/12 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="tmp_23_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="2" slack="0"/>
<pin id="1265" dir="0" index="1" bw="2" slack="0"/>
<pin id="1266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/12 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="or_cond_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="1"/>
<pin id="1271" dir="0" index="1" bw="1" slack="0"/>
<pin id="1272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/12 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_25_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="5" slack="2"/>
<pin id="1276" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/12 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="tmp_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="10" slack="0"/>
<pin id="1280" dir="0" index="1" bw="4" slack="0"/>
<pin id="1281" dir="0" index="2" bw="1" slack="0"/>
<pin id="1282" dir="0" index="3" bw="2" slack="1"/>
<pin id="1283" dir="0" index="4" bw="1" slack="0"/>
<pin id="1284" dir="1" index="5" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp26_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="4" slack="0"/>
<pin id="1292" dir="0" index="1" bw="2" slack="0"/>
<pin id="1293" dir="0" index="2" bw="2" slack="0"/>
<pin id="1294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp26/12 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="tmp1_cast_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="4" slack="0"/>
<pin id="1300" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/12 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="tmp_26_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="4" slack="0"/>
<pin id="1304" dir="0" index="1" bw="10" slack="0"/>
<pin id="1305" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/12 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="tmp_27_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="10" slack="0"/>
<pin id="1310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/12 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="cond1_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="2" slack="0"/>
<pin id="1315" dir="0" index="1" bw="2" slack="0"/>
<pin id="1316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/12 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="exitcond6_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="5" slack="0"/>
<pin id="1321" dir="0" index="1" bw="5" slack="0"/>
<pin id="1322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/14 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="channel_2_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="5" slack="0"/>
<pin id="1327" dir="0" index="1" bw="1" slack="0"/>
<pin id="1328" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_2/14 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="tmp_15_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="5" slack="0"/>
<pin id="1333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="StgValue_248_store_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="0"/>
<pin id="1338" dir="0" index="1" bw="32" slack="0"/>
<pin id="1339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_248/14 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="StgValue_249_store_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="5" slack="0"/>
<pin id="1343" dir="0" index="1" bw="32" slack="0"/>
<pin id="1344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_249/14 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="StgValue_250_store_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="0"/>
<pin id="1348" dir="0" index="1" bw="32" slack="0"/>
<pin id="1349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_250/14 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="tmp_21_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="4" slack="0"/>
<pin id="1353" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/15 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="exitcond8_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="4" slack="0"/>
<pin id="1357" dir="0" index="1" bw="4" slack="0"/>
<pin id="1358" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/15 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="row_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="0"/>
<pin id="1363" dir="0" index="1" bw="4" slack="0"/>
<pin id="1364" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/15 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="tmp_22_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="4" slack="0"/>
<pin id="1369" dir="0" index="1" bw="4" slack="0"/>
<pin id="1370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/15 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="demorgan_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="0"/>
<pin id="1375" dir="0" index="1" bw="1" slack="0"/>
<pin id="1376" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="demorgan/15 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="tmp_i_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="4" slack="0"/>
<pin id="1381" dir="0" index="1" bw="4" slack="0"/>
<pin id="1382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/15 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="tmp_i_16_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="4" slack="0"/>
<pin id="1387" dir="0" index="1" bw="4" slack="0"/>
<pin id="1388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_16/15 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="tmp2_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="0"/>
<pin id="1393" dir="0" index="1" bw="1" slack="0"/>
<pin id="1394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/15 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="tmp_24_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="4" slack="0"/>
<pin id="1399" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/16 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="exitcond10_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="4" slack="0"/>
<pin id="1403" dir="0" index="1" bw="4" slack="0"/>
<pin id="1404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/16 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="col_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="0"/>
<pin id="1409" dir="0" index="1" bw="4" slack="0"/>
<pin id="1410" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/16 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="tmp_62_i_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="4" slack="0"/>
<pin id="1415" dir="0" index="1" bw="4" slack="0"/>
<pin id="1416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_62_i/16 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="tmp_63_i_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="4" slack="0"/>
<pin id="1421" dir="0" index="1" bw="4" slack="0"/>
<pin id="1422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_63_i/16 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="tmp3_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="0"/>
<pin id="1427" dir="0" index="1" bw="1" slack="0"/>
<pin id="1428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp3/16 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="p_i_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="0"/>
<pin id="1433" dir="0" index="1" bw="1" slack="1"/>
<pin id="1434" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_i/16 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="channel_assign_cast_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="5" slack="0"/>
<pin id="1438" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="channel_assign_cast/17 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="exitcond11_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="5" slack="0"/>
<pin id="1442" dir="0" index="1" bw="5" slack="0"/>
<pin id="1443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond11/17 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="channel_4_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="5" slack="0"/>
<pin id="1448" dir="0" index="1" bw="1" slack="0"/>
<pin id="1449" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_4/17 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="tmp_28_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="5" slack="0"/>
<pin id="1454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28/17 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="tmp_29_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="5" slack="0"/>
<pin id="1467" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/17 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="p_shl_i_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="7" slack="0"/>
<pin id="1471" dir="0" index="1" bw="4" slack="0"/>
<pin id="1472" dir="0" index="2" bw="1" slack="0"/>
<pin id="1473" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/17 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="p_shl_i_cast_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="7" slack="0"/>
<pin id="1479" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_cast/17 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="tmp4_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="5" slack="0"/>
<pin id="1483" dir="0" index="1" bw="7" slack="0"/>
<pin id="1484" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/17 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="pool_buffer_size_loa_load_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="32" slack="3"/>
<pin id="1489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_buffer_size_loa/17 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="pool_buffer_val_0_V_1_load_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="24" slack="8"/>
<pin id="1492" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_buffer_val_0_V_1/17 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="StgValue_310_store_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="24" slack="0"/>
<pin id="1495" dir="0" index="1" bw="24" slack="8"/>
<pin id="1496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_310/17 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="pool_buffer_val_1_V_1_load_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="24" slack="8"/>
<pin id="1500" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_buffer_val_1_V_1/17 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="StgValue_312_store_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="24" slack="0"/>
<pin id="1503" dir="0" index="1" bw="24" slack="8"/>
<pin id="1504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_312/17 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="pool_buffer_val_2_V_1_load_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="24" slack="8"/>
<pin id="1508" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_buffer_val_2_V_1/17 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="StgValue_314_store_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="24" slack="0"/>
<pin id="1511" dir="0" index="1" bw="24" slack="8"/>
<pin id="1512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_314/17 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="pool_buffer_val_3_V_1_load_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="24" slack="8"/>
<pin id="1516" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_buffer_val_3_V_1/17 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="StgValue_316_store_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="24" slack="0"/>
<pin id="1519" dir="0" index="1" bw="24" slack="8"/>
<pin id="1520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_316/17 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="pool_buffer_val_4_V_1_load_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="24" slack="8"/>
<pin id="1524" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_buffer_val_4_V_1/17 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="StgValue_318_store_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="24" slack="0"/>
<pin id="1527" dir="0" index="1" bw="24" slack="8"/>
<pin id="1528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_318/17 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="pool_buffer_val_5_V_1_load_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="24" slack="8"/>
<pin id="1532" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_buffer_val_5_V_1/17 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="StgValue_320_store_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="24" slack="0"/>
<pin id="1535" dir="0" index="1" bw="24" slack="8"/>
<pin id="1536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_320/17 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="pool_buffer_val_6_V_1_load_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="24" slack="8"/>
<pin id="1540" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_buffer_val_6_V_1/17 "/>
</bind>
</comp>

<comp id="1541" class="1004" name="StgValue_322_store_fu_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="24" slack="0"/>
<pin id="1543" dir="0" index="1" bw="24" slack="8"/>
<pin id="1544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_322/17 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="StgValue_323_store_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="24" slack="0"/>
<pin id="1548" dir="0" index="1" bw="24" slack="8"/>
<pin id="1549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_323/17 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="pool_buffer_size_1_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="0"/>
<pin id="1553" dir="0" index="1" bw="1" slack="0"/>
<pin id="1554" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pool_buffer_size_1/17 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="tmp_30_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="32" slack="0"/>
<pin id="1559" dir="0" index="1" bw="32" slack="0"/>
<pin id="1560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/17 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="demorgan1_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="1" slack="1"/>
<pin id="1565" dir="0" index="1" bw="1" slack="0"/>
<pin id="1566" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="demorgan1/17 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="pool_count_load_load_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="32" slack="3"/>
<pin id="1570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_count_load/17 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="tmp_31_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="24" slack="0"/>
<pin id="1573" dir="0" index="1" bw="24" slack="0"/>
<pin id="1574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/17 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="result_V_1_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="1" slack="0"/>
<pin id="1579" dir="0" index="1" bw="24" slack="0"/>
<pin id="1580" dir="0" index="2" bw="24" slack="0"/>
<pin id="1581" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_1/17 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="tmp_32_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="24" slack="0"/>
<pin id="1587" dir="0" index="1" bw="24" slack="0"/>
<pin id="1588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/17 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="result_V_2_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="0"/>
<pin id="1593" dir="0" index="1" bw="24" slack="0"/>
<pin id="1594" dir="0" index="2" bw="24" slack="0"/>
<pin id="1595" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_2/17 "/>
</bind>
</comp>

<comp id="1599" class="1004" name="tmp_33_fu_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="24" slack="0"/>
<pin id="1601" dir="0" index="1" bw="24" slack="0"/>
<pin id="1602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33/17 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="result_V_3_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="1" slack="0"/>
<pin id="1607" dir="0" index="1" bw="24" slack="0"/>
<pin id="1608" dir="0" index="2" bw="24" slack="0"/>
<pin id="1609" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_3/17 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="tmp_34_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="32" slack="0"/>
<pin id="1616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34/17 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="pool_count_1_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="32" slack="0"/>
<pin id="1621" dir="0" index="1" bw="1" slack="0"/>
<pin id="1622" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pool_count_1/17 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="StgValue_342_store_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="32" slack="0"/>
<pin id="1627" dir="0" index="1" bw="32" slack="3"/>
<pin id="1628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_342/17 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="StgValue_343_store_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="32" slack="0"/>
<pin id="1632" dir="0" index="1" bw="32" slack="3"/>
<pin id="1633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_343/17 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="StgValue_346_store_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="32" slack="0"/>
<pin id="1637" dir="0" index="1" bw="32" slack="3"/>
<pin id="1638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_346/17 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="tmp_35_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="1" slack="1"/>
<pin id="1642" dir="0" index="1" bw="1" slack="0"/>
<pin id="1643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_35/17 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="tmp_36_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="32" slack="0"/>
<pin id="1647" dir="0" index="1" bw="32" slack="0"/>
<pin id="1648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/17 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="or_cond3_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="1" slack="0"/>
<pin id="1653" dir="0" index="1" bw="1" slack="0"/>
<pin id="1654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond3/17 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="p_s_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="0"/>
<pin id="1659" dir="0" index="1" bw="32" slack="0"/>
<pin id="1660" dir="0" index="2" bw="32" slack="0"/>
<pin id="1661" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/17 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="StgValue_354_store_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="32" slack="0"/>
<pin id="1667" dir="0" index="1" bw="32" slack="3"/>
<pin id="1668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_354/17 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="tmp_37_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="26" slack="0"/>
<pin id="1672" dir="0" index="1" bw="32" slack="0"/>
<pin id="1673" dir="0" index="2" bw="4" slack="0"/>
<pin id="1674" dir="0" index="3" bw="6" slack="0"/>
<pin id="1675" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/17 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="icmp_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="26" slack="0"/>
<pin id="1682" dir="0" index="1" bw="26" slack="0"/>
<pin id="1683" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/17 "/>
</bind>
</comp>

<comp id="1686" class="1004" name="tmp4_cast_fu_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="8" slack="1"/>
<pin id="1688" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/18 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="i_i_cast_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="2" slack="0"/>
<pin id="1691" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast/19 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="i_i_cast1_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="2" slack="0"/>
<pin id="1695" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast1/19 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="exitcond18_i_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="2" slack="0"/>
<pin id="1699" dir="0" index="1" bw="2" slack="0"/>
<pin id="1700" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond18_i/19 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="i_5_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="2" slack="0"/>
<pin id="1705" dir="0" index="1" bw="1" slack="0"/>
<pin id="1706" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/19 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="p_shl3_i_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="4" slack="0"/>
<pin id="1711" dir="0" index="1" bw="2" slack="0"/>
<pin id="1712" dir="0" index="2" bw="1" slack="0"/>
<pin id="1713" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_i/19 "/>
</bind>
</comp>

<comp id="1717" class="1004" name="p_shl3_i_cast_fu_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="4" slack="0"/>
<pin id="1719" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_i_cast/19 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="tmp_i1_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="4" slack="0"/>
<pin id="1723" dir="0" index="1" bw="2" slack="0"/>
<pin id="1724" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i1/19 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="tmp_3_i_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="4" slack="0"/>
<pin id="1729" dir="0" index="1" bw="2" slack="0"/>
<pin id="1730" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3_i/19 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="conv_out_V_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="24" slack="0"/>
<pin id="1735" dir="0" index="1" bw="24" slack="2"/>
<pin id="1736" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv_out_V/19 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="j_i_cast_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="2" slack="0"/>
<pin id="1741" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_i_cast/20 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="exitcond_i_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="2" slack="0"/>
<pin id="1745" dir="0" index="1" bw="2" slack="0"/>
<pin id="1746" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/20 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="j_1_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="2" slack="0"/>
<pin id="1751" dir="0" index="1" bw="1" slack="0"/>
<pin id="1752" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/20 "/>
</bind>
</comp>

<comp id="1755" class="1004" name="tmp5_fu_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="5" slack="1"/>
<pin id="1757" dir="0" index="1" bw="2" slack="0"/>
<pin id="1758" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/20 "/>
</bind>
</comp>

<comp id="1760" class="1004" name="tmp5_cast_fu_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="5" slack="0"/>
<pin id="1762" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/20 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="tmp_58_i_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="5" slack="0"/>
<pin id="1766" dir="0" index="1" bw="8" slack="2"/>
<pin id="1767" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58_i/20 "/>
</bind>
</comp>

<comp id="1769" class="1004" name="tmp_59_i_fu_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="9" slack="0"/>
<pin id="1771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_59_i/20 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="tmp_4_i_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="2" slack="0"/>
<pin id="1776" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i/20 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="tmp_5_i_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="4" slack="1"/>
<pin id="1780" dir="0" index="1" bw="2" slack="0"/>
<pin id="1781" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i/20 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="grp_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="8" slack="0"/>
<pin id="1785" dir="0" index="1" bw="8" slack="2"/>
<pin id="1786" dir="0" index="2" bw="8" slack="2"/>
<pin id="1787" dir="0" index="3" bw="8" slack="2"/>
<pin id="1788" dir="0" index="4" bw="8" slack="2"/>
<pin id="1789" dir="0" index="5" bw="8" slack="2"/>
<pin id="1790" dir="0" index="6" bw="8" slack="2"/>
<pin id="1791" dir="0" index="7" bw="8" slack="2"/>
<pin id="1792" dir="0" index="8" bw="8" slack="2"/>
<pin id="1793" dir="0" index="9" bw="8" slack="2"/>
<pin id="1794" dir="0" index="10" bw="4" slack="0"/>
<pin id="1795" dir="1" index="11" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_38/20 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="lhs_V_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="8" slack="0"/>
<pin id="1800" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/21 "/>
</bind>
</comp>

<comp id="1802" class="1004" name="rhs_V_fu_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="8" slack="0"/>
<pin id="1804" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/21 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="r_V_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="8" slack="0"/>
<pin id="1808" dir="0" index="1" bw="8" slack="0"/>
<pin id="1809" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/21 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="tmp_60_i_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="16" slack="0"/>
<pin id="1814" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_60_i/21 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="result_V_4_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="16" slack="0"/>
<pin id="1818" dir="0" index="1" bw="24" slack="1"/>
<pin id="1819" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V_4/21 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="exitcond12_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="5" slack="0"/>
<pin id="1824" dir="0" index="1" bw="5" slack="0"/>
<pin id="1825" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond12/22 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="channel_5_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="5" slack="0"/>
<pin id="1830" dir="0" index="1" bw="1" slack="0"/>
<pin id="1831" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_5/22 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="tmp_43_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="5" slack="0"/>
<pin id="1836" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/22 "/>
</bind>
</comp>

<comp id="1838" class="1004" name="tmp_40_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="10" slack="0"/>
<pin id="1840" dir="0" index="1" bw="4" slack="0"/>
<pin id="1841" dir="0" index="2" bw="1" slack="0"/>
<pin id="1842" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/22 "/>
</bind>
</comp>

<comp id="1846" class="1004" name="tmp_41_cast_fu_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="10" slack="0"/>
<pin id="1848" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_cast/22 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="tmp_41_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="10" slack="0"/>
<pin id="1852" dir="0" index="1" bw="32" slack="0"/>
<pin id="1853" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/22 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="tmp_42_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="32" slack="0"/>
<pin id="1858" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42/22 "/>
</bind>
</comp>

<comp id="1861" class="1004" name="read_count_1_fu_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="32" slack="0"/>
<pin id="1863" dir="0" index="1" bw="1" slack="0"/>
<pin id="1864" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_count_1/22 "/>
</bind>
</comp>

<comp id="1867" class="1004" name="StgValue_429_store_fu_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="32" slack="0"/>
<pin id="1869" dir="0" index="1" bw="32" slack="4"/>
<pin id="1870" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_429/22 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="tmp_39_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="5" slack="1"/>
<pin id="1874" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39/23 "/>
</bind>
</comp>

<comp id="1877" class="1004" name="exitcond13_fu_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="5" slack="0"/>
<pin id="1879" dir="0" index="1" bw="5" slack="0"/>
<pin id="1880" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond13/24 "/>
</bind>
</comp>

<comp id="1883" class="1004" name="channel_6_fu_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="5" slack="0"/>
<pin id="1885" dir="0" index="1" bw="1" slack="0"/>
<pin id="1886" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_6/24 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="tmp_45_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="5" slack="0"/>
<pin id="1891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45/24 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="tmp_44_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="4" slack="3"/>
<pin id="1901" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/24 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="col_assign_4_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="3" slack="0"/>
<pin id="1905" dir="0" index="1" bw="3" slack="0"/>
<pin id="1906" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_4/24 "/>
</bind>
</comp>

<comp id="1909" class="1004" name="exitcond14_fu_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="5" slack="0"/>
<pin id="1911" dir="0" index="1" bw="5" slack="0"/>
<pin id="1912" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond14/26 "/>
</bind>
</comp>

<comp id="1915" class="1004" name="channel_8_fu_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="5" slack="0"/>
<pin id="1917" dir="0" index="1" bw="1" slack="0"/>
<pin id="1918" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_8/26 "/>
</bind>
</comp>

<comp id="1921" class="1004" name="tmp_48_fu_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="8" slack="0"/>
<pin id="1923" dir="0" index="1" bw="5" slack="0"/>
<pin id="1924" dir="0" index="2" bw="3" slack="1"/>
<pin id="1925" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/26 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="tmp_50_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="8" slack="0"/>
<pin id="1930" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50/26 "/>
</bind>
</comp>

<comp id="1934" class="1004" name="tmp_46_fu_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="5" slack="1"/>
<pin id="1936" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/27 "/>
</bind>
</comp>

<comp id="1940" class="1004" name="exitcond16_fu_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="2" slack="0"/>
<pin id="1942" dir="0" index="1" bw="2" slack="0"/>
<pin id="1943" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond16/28 "/>
</bind>
</comp>

<comp id="1946" class="1004" name="i_4_fu_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="2" slack="0"/>
<pin id="1948" dir="0" index="1" bw="1" slack="0"/>
<pin id="1949" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/28 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="tmp_51_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="2" slack="0"/>
<pin id="1954" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/28 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="temp_V_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="1" slack="0"/>
<pin id="1958" dir="0" index="1" bw="8" slack="1"/>
<pin id="1959" dir="0" index="2" bw="8" slack="1"/>
<pin id="1960" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_V/28 "/>
</bind>
</comp>

<comp id="1964" class="1004" name="cond3_fu_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="2" slack="0"/>
<pin id="1966" dir="0" index="1" bw="2" slack="0"/>
<pin id="1967" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond3/28 "/>
</bind>
</comp>

<comp id="1970" class="1004" name="exitcond15_fu_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="5" slack="0"/>
<pin id="1972" dir="0" index="1" bw="5" slack="0"/>
<pin id="1973" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond15/29 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="channel_7_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="5" slack="0"/>
<pin id="1978" dir="0" index="1" bw="1" slack="0"/>
<pin id="1979" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_7/29 "/>
</bind>
</comp>

<comp id="1982" class="1004" name="tmp_47_fu_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="5" slack="0"/>
<pin id="1984" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/29 "/>
</bind>
</comp>

<comp id="1987" class="1004" name="exitcond17_fu_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="5" slack="0"/>
<pin id="1989" dir="0" index="1" bw="5" slack="0"/>
<pin id="1990" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond17/31 "/>
</bind>
</comp>

<comp id="1993" class="1004" name="channel_9_fu_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="5" slack="0"/>
<pin id="1995" dir="0" index="1" bw="1" slack="0"/>
<pin id="1996" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_9/31 "/>
</bind>
</comp>

<comp id="1999" class="1004" name="tmp_52_fu_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="8" slack="0"/>
<pin id="2001" dir="0" index="1" bw="5" slack="0"/>
<pin id="2002" dir="0" index="2" bw="3" slack="3"/>
<pin id="2003" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/31 "/>
</bind>
</comp>

<comp id="2006" class="1004" name="tmp_53_fu_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="8" slack="0"/>
<pin id="2008" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53/31 "/>
</bind>
</comp>

<comp id="2011" class="1004" name="exitcond_fu_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="5" slack="0"/>
<pin id="2013" dir="0" index="1" bw="5" slack="0"/>
<pin id="2014" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/33 "/>
</bind>
</comp>

<comp id="2017" class="1004" name="channel_13_fu_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="5" slack="0"/>
<pin id="2019" dir="0" index="1" bw="1" slack="0"/>
<pin id="2020" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_13/33 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="tmp_49_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="5" slack="0"/>
<pin id="2025" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_49/33 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="tmp_54_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="8" slack="0"/>
<pin id="2030" dir="0" index="1" bw="5" slack="1"/>
<pin id="2031" dir="0" index="2" bw="3" slack="5"/>
<pin id="2032" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/34 "/>
</bind>
</comp>

<comp id="2035" class="1004" name="tmp_55_fu_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="8" slack="0"/>
<pin id="2037" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55/34 "/>
</bind>
</comp>

<comp id="2040" class="1005" name="pool_buffer_val_0_V_reg_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="24" slack="1"/>
<pin id="2042" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="pool_buffer_val_0_V "/>
</bind>
</comp>

<comp id="2046" class="1005" name="pool_buffer_val_1_V_reg_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="24" slack="1"/>
<pin id="2048" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="pool_buffer_val_1_V "/>
</bind>
</comp>

<comp id="2053" class="1005" name="pool_buffer_val_2_V_reg_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="24" slack="1"/>
<pin id="2055" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="pool_buffer_val_2_V "/>
</bind>
</comp>

<comp id="2060" class="1005" name="pool_buffer_val_3_V_reg_2060">
<pin_list>
<pin id="2061" dir="0" index="0" bw="24" slack="1"/>
<pin id="2062" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="pool_buffer_val_3_V "/>
</bind>
</comp>

<comp id="2067" class="1005" name="pool_buffer_val_4_V_reg_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="24" slack="1"/>
<pin id="2069" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="pool_buffer_val_4_V "/>
</bind>
</comp>

<comp id="2074" class="1005" name="pool_buffer_val_5_V_reg_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="24" slack="1"/>
<pin id="2076" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="pool_buffer_val_5_V "/>
</bind>
</comp>

<comp id="2081" class="1005" name="pool_buffer_val_6_V_reg_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="24" slack="1"/>
<pin id="2083" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="pool_buffer_val_6_V "/>
</bind>
</comp>

<comp id="2088" class="1005" name="pool_buffer_val_7_V_reg_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="24" slack="1"/>
<pin id="2090" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="pool_buffer_val_7_V "/>
</bind>
</comp>

<comp id="2098" class="1005" name="i_reg_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="4" slack="0"/>
<pin id="2100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="2106" class="1005" name="tmp_4_reg_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="4" slack="0"/>
<pin id="2108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2117" class="1005" name="channel_1_reg_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="5" slack="0"/>
<pin id="2119" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="channel_1 "/>
</bind>
</comp>

<comp id="2122" class="1005" name="tmp_17_cast_reg_2122">
<pin_list>
<pin id="2123" dir="0" index="0" bw="9" slack="2"/>
<pin id="2124" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="2127" class="1005" name="tmp_5_reg_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="4" slack="1"/>
<pin id="2129" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2133" class="1005" name="tmp_8_reg_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="10" slack="1"/>
<pin id="2135" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2141" class="1005" name="i_1_reg_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="2" slack="0"/>
<pin id="2143" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="2146" class="1005" name="img_V_addr_reg_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="10" slack="1"/>
<pin id="2148" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_V_addr "/>
</bind>
</comp>

<comp id="2151" class="1005" name="img_V_addr_1_reg_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="10" slack="1"/>
<pin id="2153" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_V_addr_1 "/>
</bind>
</comp>

<comp id="2159" class="1005" name="tmp_18_reg_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="9" slack="1"/>
<pin id="2161" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="2164" class="1005" name="img_V_addr_2_reg_2164">
<pin_list>
<pin id="2165" dir="0" index="0" bw="10" slack="1"/>
<pin id="2166" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_V_addr_2 "/>
</bind>
</comp>

<comp id="2169" class="1005" name="i_2_reg_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="4" slack="0"/>
<pin id="2171" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="2177" class="1005" name="channel_3_reg_2177">
<pin_list>
<pin id="2178" dir="0" index="0" bw="5" slack="0"/>
<pin id="2179" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="channel_3 "/>
</bind>
</comp>

<comp id="2182" class="1005" name="window_val_0_V_0_a_reg_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="4" slack="2"/>
<pin id="2184" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="window_val_0_V_0_a "/>
</bind>
</comp>

<comp id="2187" class="1005" name="window_val_0_V_1_a_reg_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="4" slack="2"/>
<pin id="2189" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="window_val_0_V_1_a "/>
</bind>
</comp>

<comp id="2192" class="1005" name="window_val_0_V_2_a_reg_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="4" slack="2"/>
<pin id="2194" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="window_val_0_V_2_a "/>
</bind>
</comp>

<comp id="2197" class="1005" name="window_val_1_V_0_a_reg_2197">
<pin_list>
<pin id="2198" dir="0" index="0" bw="4" slack="2"/>
<pin id="2199" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="window_val_1_V_0_a "/>
</bind>
</comp>

<comp id="2202" class="1005" name="window_val_1_V_1_a_reg_2202">
<pin_list>
<pin id="2203" dir="0" index="0" bw="4" slack="2"/>
<pin id="2204" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="window_val_1_V_1_a "/>
</bind>
</comp>

<comp id="2207" class="1005" name="window_val_1_V_2_a_reg_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="4" slack="2"/>
<pin id="2209" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="window_val_1_V_2_a "/>
</bind>
</comp>

<comp id="2212" class="1005" name="window_val_2_V_0_a_reg_2212">
<pin_list>
<pin id="2213" dir="0" index="0" bw="4" slack="2"/>
<pin id="2214" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="window_val_2_V_0_a "/>
</bind>
</comp>

<comp id="2217" class="1005" name="window_val_2_V_1_a_reg_2217">
<pin_list>
<pin id="2218" dir="0" index="0" bw="4" slack="2"/>
<pin id="2219" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="window_val_2_V_1_a "/>
</bind>
</comp>

<comp id="2222" class="1005" name="window_val_2_V_2_a_reg_2222">
<pin_list>
<pin id="2223" dir="0" index="0" bw="4" slack="2"/>
<pin id="2224" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="window_val_2_V_2_a "/>
</bind>
</comp>

<comp id="2230" class="1005" name="i_3_reg_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="2" slack="0"/>
<pin id="2232" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="2235" class="1005" name="tmp_16_reg_2235">
<pin_list>
<pin id="2236" dir="0" index="0" bw="1" slack="1"/>
<pin id="2237" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2240" class="1005" name="cond_reg_2240">
<pin_list>
<pin id="2241" dir="0" index="0" bw="1" slack="2"/>
<pin id="2242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="2247" class="1005" name="j_reg_2247">
<pin_list>
<pin id="2248" dir="0" index="0" bw="2" slack="0"/>
<pin id="2249" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="2252" class="1005" name="or_cond_reg_2252">
<pin_list>
<pin id="2253" dir="0" index="0" bw="1" slack="1"/>
<pin id="2254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="2256" class="1005" name="img_V_addr_3_reg_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="10" slack="1"/>
<pin id="2258" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_V_addr_3 "/>
</bind>
</comp>

<comp id="2261" class="1005" name="cond1_reg_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="1" slack="1"/>
<pin id="2263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond1 "/>
</bind>
</comp>

<comp id="2268" class="1005" name="channel_2_reg_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="5" slack="0"/>
<pin id="2270" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="channel_2 "/>
</bind>
</comp>

<comp id="2273" class="1005" name="pool_count_reg_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="32" slack="0"/>
<pin id="2275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pool_count "/>
</bind>
</comp>

<comp id="2280" class="1005" name="read_count_reg_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="32" slack="0"/>
<pin id="2282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_count "/>
</bind>
</comp>

<comp id="2287" class="1005" name="pool_buffer_size_reg_2287">
<pin_list>
<pin id="2288" dir="0" index="0" bw="32" slack="0"/>
<pin id="2289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pool_buffer_size "/>
</bind>
</comp>

<comp id="2297" class="1005" name="tmp_21_reg_2297">
<pin_list>
<pin id="2298" dir="0" index="0" bw="1" slack="2"/>
<pin id="2299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="2304" class="1005" name="row_reg_2304">
<pin_list>
<pin id="2305" dir="0" index="0" bw="4" slack="0"/>
<pin id="2306" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="2309" class="1005" name="demorgan_reg_2309">
<pin_list>
<pin id="2310" dir="0" index="0" bw="1" slack="2"/>
<pin id="2311" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="demorgan "/>
</bind>
</comp>

<comp id="2313" class="1005" name="tmp2_reg_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="1" slack="1"/>
<pin id="2315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="2318" class="1005" name="tmp_24_reg_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="1" slack="1"/>
<pin id="2320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="2327" class="1005" name="col_reg_2327">
<pin_list>
<pin id="2328" dir="0" index="0" bw="4" slack="0"/>
<pin id="2329" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="2332" class="1005" name="p_i_reg_2332">
<pin_list>
<pin id="2333" dir="0" index="0" bw="1" slack="1"/>
<pin id="2334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_i "/>
</bind>
</comp>

<comp id="2339" class="1005" name="channel_4_reg_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="5" slack="0"/>
<pin id="2341" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="channel_4 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="tmp4_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="8" slack="1"/>
<pin id="2346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="2349" class="1005" name="window_val_0_V_0_a_1_reg_2349">
<pin_list>
<pin id="2350" dir="0" index="0" bw="4" slack="1"/>
<pin id="2351" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_0_V_0_a_1 "/>
</bind>
</comp>

<comp id="2354" class="1005" name="window_val_0_V_1_a_1_reg_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="4" slack="1"/>
<pin id="2356" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_0_V_1_a_1 "/>
</bind>
</comp>

<comp id="2359" class="1005" name="window_val_0_V_2_a_1_reg_2359">
<pin_list>
<pin id="2360" dir="0" index="0" bw="4" slack="1"/>
<pin id="2361" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_0_V_2_a_1 "/>
</bind>
</comp>

<comp id="2364" class="1005" name="window_val_1_V_0_a_1_reg_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="4" slack="1"/>
<pin id="2366" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_1_V_0_a_1 "/>
</bind>
</comp>

<comp id="2369" class="1005" name="window_val_1_V_1_a_1_reg_2369">
<pin_list>
<pin id="2370" dir="0" index="0" bw="4" slack="1"/>
<pin id="2371" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_1_V_1_a_1 "/>
</bind>
</comp>

<comp id="2374" class="1005" name="window_val_1_V_2_a_1_reg_2374">
<pin_list>
<pin id="2375" dir="0" index="0" bw="4" slack="1"/>
<pin id="2376" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_1_V_2_a_1 "/>
</bind>
</comp>

<comp id="2379" class="1005" name="window_val_2_V_0_a_1_reg_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="4" slack="1"/>
<pin id="2381" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_2_V_0_a_1 "/>
</bind>
</comp>

<comp id="2384" class="1005" name="window_val_2_V_1_a_1_reg_2384">
<pin_list>
<pin id="2385" dir="0" index="0" bw="4" slack="1"/>
<pin id="2386" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_2_V_1_a_1 "/>
</bind>
</comp>

<comp id="2389" class="1005" name="window_val_2_V_2_a_1_reg_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="4" slack="1"/>
<pin id="2391" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_2_V_2_a_1 "/>
</bind>
</comp>

<comp id="2397" class="1005" name="icmp_reg_2397">
<pin_list>
<pin id="2398" dir="0" index="0" bw="1" slack="1"/>
<pin id="2399" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="2401" class="1005" name="tmp4_cast_reg_2401">
<pin_list>
<pin id="2402" dir="0" index="0" bw="9" slack="2"/>
<pin id="2403" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp4_cast "/>
</bind>
</comp>

<comp id="2406" class="1005" name="window_val_0_V_0_l_reg_2406">
<pin_list>
<pin id="2407" dir="0" index="0" bw="8" slack="2"/>
<pin id="2408" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_val_0_V_0_l "/>
</bind>
</comp>

<comp id="2411" class="1005" name="window_val_0_V_1_l_reg_2411">
<pin_list>
<pin id="2412" dir="0" index="0" bw="8" slack="2"/>
<pin id="2413" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_val_0_V_1_l "/>
</bind>
</comp>

<comp id="2416" class="1005" name="window_val_0_V_2_l_reg_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="8" slack="2"/>
<pin id="2418" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_val_0_V_2_l "/>
</bind>
</comp>

<comp id="2421" class="1005" name="window_val_1_V_0_l_reg_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="8" slack="2"/>
<pin id="2423" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_val_1_V_0_l "/>
</bind>
</comp>

<comp id="2426" class="1005" name="window_val_1_V_1_l_reg_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="8" slack="2"/>
<pin id="2428" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_val_1_V_1_l "/>
</bind>
</comp>

<comp id="2431" class="1005" name="window_val_1_V_2_l_reg_2431">
<pin_list>
<pin id="2432" dir="0" index="0" bw="8" slack="2"/>
<pin id="2433" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_val_1_V_2_l "/>
</bind>
</comp>

<comp id="2436" class="1005" name="window_val_2_V_0_l_reg_2436">
<pin_list>
<pin id="2437" dir="0" index="0" bw="8" slack="2"/>
<pin id="2438" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_val_2_V_0_l "/>
</bind>
</comp>

<comp id="2441" class="1005" name="window_val_2_V_1_l_reg_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="8" slack="2"/>
<pin id="2443" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_val_2_V_1_l "/>
</bind>
</comp>

<comp id="2446" class="1005" name="window_val_2_V_2_l_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="8" slack="2"/>
<pin id="2448" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="window_val_2_V_2_l "/>
</bind>
</comp>

<comp id="2454" class="1005" name="i_5_reg_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="2" slack="0"/>
<pin id="2456" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="2459" class="1005" name="tmp_i1_reg_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="5" slack="1"/>
<pin id="2461" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

<comp id="2464" class="1005" name="tmp_3_i_reg_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="4" slack="1"/>
<pin id="2466" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="2469" class="1005" name="conv_out_V_reg_2469">
<pin_list>
<pin id="2470" dir="0" index="0" bw="24" slack="1"/>
<pin id="2471" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_V "/>
</bind>
</comp>

<comp id="2477" class="1005" name="j_1_reg_2477">
<pin_list>
<pin id="2478" dir="0" index="0" bw="2" slack="0"/>
<pin id="2479" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="2482" class="1005" name="tmp_5_i_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="4" slack="1"/>
<pin id="2484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="2487" class="1005" name="weight_V_addr_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="8" slack="1"/>
<pin id="2489" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="2492" class="1005" name="result_V_4_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="24" slack="1"/>
<pin id="2494" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="result_V_4 "/>
</bind>
</comp>

<comp id="2501" class="1005" name="channel_5_reg_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="5" slack="0"/>
<pin id="2503" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="channel_5 "/>
</bind>
</comp>

<comp id="2506" class="1005" name="img_V_addr_4_reg_2506">
<pin_list>
<pin id="2507" dir="0" index="0" bw="10" slack="1"/>
<pin id="2508" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_V_addr_4 "/>
</bind>
</comp>

<comp id="2514" class="1005" name="channel_6_reg_2514">
<pin_list>
<pin id="2515" dir="0" index="0" bw="5" slack="0"/>
<pin id="2516" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="channel_6 "/>
</bind>
</comp>

<comp id="2519" class="1005" name="tmp_45_reg_2519">
<pin_list>
<pin id="2520" dir="0" index="0" bw="64" slack="1"/>
<pin id="2521" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="2526" class="1005" name="window_val_0_V_1_a_2_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="4" slack="1"/>
<pin id="2528" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_0_V_1_a_2 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="window_val_0_V_2_a_2_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="4" slack="1"/>
<pin id="2533" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_0_V_2_a_2 "/>
</bind>
</comp>

<comp id="2536" class="1005" name="window_val_1_V_1_a_2_reg_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="4" slack="1"/>
<pin id="2538" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_1_V_1_a_2 "/>
</bind>
</comp>

<comp id="2541" class="1005" name="window_val_1_V_2_a_2_reg_2541">
<pin_list>
<pin id="2542" dir="0" index="0" bw="4" slack="1"/>
<pin id="2543" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_1_V_2_a_2 "/>
</bind>
</comp>

<comp id="2546" class="1005" name="window_val_2_V_1_a_2_reg_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="4" slack="1"/>
<pin id="2548" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_2_V_1_a_2 "/>
</bind>
</comp>

<comp id="2551" class="1005" name="window_val_2_V_2_a_2_reg_2551">
<pin_list>
<pin id="2552" dir="0" index="0" bw="4" slack="1"/>
<pin id="2553" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_2_V_2_a_2 "/>
</bind>
</comp>

<comp id="2556" class="1005" name="col_assign_4_reg_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="3" slack="1"/>
<pin id="2558" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_4 "/>
</bind>
</comp>

<comp id="2566" class="1005" name="channel_8_reg_2566">
<pin_list>
<pin id="2567" dir="0" index="0" bw="5" slack="0"/>
<pin id="2568" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="channel_8 "/>
</bind>
</comp>

<comp id="2571" class="1005" name="linebuf_val_0_V_add_2_reg_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="7" slack="1"/>
<pin id="2573" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_val_0_V_add_2 "/>
</bind>
</comp>

<comp id="2576" class="1005" name="linebuf_val_1_V_add_2_reg_2576">
<pin_list>
<pin id="2577" dir="0" index="0" bw="7" slack="1"/>
<pin id="2578" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_val_1_V_add_2 "/>
</bind>
</comp>

<comp id="2581" class="1005" name="linebuf_val_1_V_loa_reg_2581">
<pin_list>
<pin id="2582" dir="0" index="0" bw="8" slack="1"/>
<pin id="2583" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_val_1_V_loa "/>
</bind>
</comp>

<comp id="2586" class="1005" name="window_val_0_V_2_a_3_reg_2586">
<pin_list>
<pin id="2587" dir="0" index="0" bw="4" slack="1"/>
<pin id="2588" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_0_V_2_a_3 "/>
</bind>
</comp>

<comp id="2591" class="1005" name="window_val_1_V_2_a_3_reg_2591">
<pin_list>
<pin id="2592" dir="0" index="0" bw="4" slack="1"/>
<pin id="2593" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_val_1_V_2_a_3 "/>
</bind>
</comp>

<comp id="2596" class="1005" name="linebuf_val_0_V_loa_reg_2596">
<pin_list>
<pin id="2597" dir="0" index="0" bw="8" slack="1"/>
<pin id="2598" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_val_0_V_loa "/>
</bind>
</comp>

<comp id="2604" class="1005" name="i_4_reg_2604">
<pin_list>
<pin id="2605" dir="0" index="0" bw="2" slack="0"/>
<pin id="2606" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="2615" class="1005" name="channel_7_reg_2615">
<pin_list>
<pin id="2616" dir="0" index="0" bw="5" slack="0"/>
<pin id="2617" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="channel_7 "/>
</bind>
</comp>

<comp id="2620" class="1005" name="tmp_47_reg_2620">
<pin_list>
<pin id="2621" dir="0" index="0" bw="64" slack="1"/>
<pin id="2622" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="2625" class="1005" name="new_pixel_V_addr_2_reg_2625">
<pin_list>
<pin id="2626" dir="0" index="0" bw="4" slack="1"/>
<pin id="2627" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="new_pixel_V_addr_2 "/>
</bind>
</comp>

<comp id="2633" class="1005" name="channel_9_reg_2633">
<pin_list>
<pin id="2634" dir="0" index="0" bw="5" slack="0"/>
<pin id="2635" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="channel_9 "/>
</bind>
</comp>

<comp id="2638" class="1005" name="tmp_53_reg_2638">
<pin_list>
<pin id="2639" dir="0" index="0" bw="64" slack="1"/>
<pin id="2640" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="2643" class="1005" name="linebuf_val_1_V_add_3_reg_2643">
<pin_list>
<pin id="2644" dir="0" index="0" bw="7" slack="1"/>
<pin id="2645" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_val_1_V_add_3 "/>
</bind>
</comp>

<comp id="2651" class="1005" name="channel_13_reg_2651">
<pin_list>
<pin id="2652" dir="0" index="0" bw="5" slack="0"/>
<pin id="2653" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="channel_13 "/>
</bind>
</comp>

<comp id="2656" class="1005" name="new_pixel_V_addr_3_reg_2656">
<pin_list>
<pin id="2657" dir="0" index="0" bw="4" slack="1"/>
<pin id="2658" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="new_pixel_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="106" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="106" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="106" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="76" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="0" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="76" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="231" pin=2"/></net>

<net id="254"><net_src comp="76" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="76" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="231" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="249" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="273"><net_src comp="231" pin="7"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="255" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="280"><net_src comp="0" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="76" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="288"><net_src comp="76" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="76" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="96" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="296"><net_src comp="283" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="297"><net_src comp="231" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="298"><net_src comp="289" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="304"><net_src comp="76" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="76" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="76" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="76" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="76" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="76" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="76" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="76" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="0" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="76" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="353" pin="3"/><net_sink comp="231" pin=2"/></net>

<net id="366"><net_src comp="96" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="96" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="96" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="96" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="96" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="96" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="96" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="96" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="96" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="415"><net_src comp="231" pin="7"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="231" pin="7"/><net_sink comp="397" pin=1"/></net>

<net id="417"><net_src comp="231" pin="7"/><net_sink comp="373" pin=1"/></net>

<net id="418"><net_src comp="231" pin="7"/><net_sink comp="361" pin=1"/></net>

<net id="424"><net_src comp="76" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="96" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="431"><net_src comp="419" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="437"><net_src comp="76" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="432" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="444"><net_src comp="76" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="439" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="451"><net_src comp="76" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="446" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="458"><net_src comp="76" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="453" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="465"><net_src comp="76" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="466"><net_src comp="460" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="472"><net_src comp="76" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="467" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="479"><net_src comp="76" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="474" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="486"><net_src comp="76" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="487"><net_src comp="481" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="493"><net_src comp="76" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="488" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="500"><net_src comp="4" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="76" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="495" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="513"><net_src comp="2" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="76" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="508" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="526"><net_src comp="0" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="76" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="521" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="534"><net_src comp="76" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="231" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="536"><net_src comp="529" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="542"><net_src comp="76" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="543"><net_src comp="537" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="549"><net_src comp="76" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="544" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="556"><net_src comp="76" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="557"><net_src comp="551" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="563"><net_src comp="76" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="564"><net_src comp="558" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="570"><net_src comp="76" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="571"><net_src comp="565" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="577"><net_src comp="76" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="578"><net_src comp="572" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="584"><net_src comp="76" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="379" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="586"><net_src comp="579" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="587"><net_src comp="391" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="593"><net_src comp="76" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="594"><net_src comp="361" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="595"><net_src comp="588" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="596"><net_src comp="373" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="602"><net_src comp="76" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="603"><net_src comp="397" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="604"><net_src comp="597" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="605"><net_src comp="409" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="611"><net_src comp="76" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="76" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="618"><net_src comp="612" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="619"><net_src comp="606" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="625"><net_src comp="76" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="76" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="76" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="638"><net_src comp="632" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="644"><net_src comp="76" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="645"><net_src comp="425" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="646"><net_src comp="639" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="652"><net_src comp="76" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="653"><net_src comp="647" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="659"><net_src comp="76" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="660"><net_src comp="268" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="661"><net_src comp="654" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="667"><net_src comp="76" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="668"><net_src comp="662" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="674"><net_src comp="76" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="675"><net_src comp="425" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="676"><net_src comp="669" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="680"><net_src comp="20" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="687"><net_src comp="677" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="691"><net_src comp="20" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="698"><net_src comp="688" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="702"><net_src comp="52" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="709"><net_src comp="699" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="710"><net_src comp="703" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="714"><net_src comp="66" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="721"><net_src comp="711" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="722"><net_src comp="715" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="726"><net_src comp="90" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="733"><net_src comp="723" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="737"><net_src comp="52" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="744"><net_src comp="734" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="745"><net_src comp="738" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="749"><net_src comp="66" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="756"><net_src comp="746" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="750" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="761"><net_src comp="66" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="768"><net_src comp="758" pin="1"/><net_sink comp="762" pin=2"/></net>

<net id="772"><net_src comp="52" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="779"><net_src comp="769" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="783"><net_src comp="20" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="790"><net_src comp="780" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="794"><net_src comp="20" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="801"><net_src comp="791" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="795" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="806"><net_src comp="44" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="813"><net_src comp="803" pin="1"/><net_sink comp="807" pin=2"/></net>

<net id="814"><net_src comp="807" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="818"><net_src comp="52" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="825"><net_src comp="815" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="829"><net_src comp="44" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="836"><net_src comp="826" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="830" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="841"><net_src comp="44" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="848"><net_src comp="838" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="842" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="853"><net_src comp="66" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="860"><net_src comp="850" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="864"><net_src comp="861" pin="1"/><net_sink comp="830" pin=2"/></net>

<net id="871"><net_src comp="826" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="865" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="876"><net_src comp="873" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="883"><net_src comp="838" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="877" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="888"><net_src comp="66" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="895"><net_src comp="885" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="899"><net_src comp="52" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="906"><net_src comp="896" pin="1"/><net_sink comp="900" pin=2"/></net>

<net id="907"><net_src comp="900" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="911"><net_src comp="52" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="918"><net_src comp="908" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="922"><net_src comp="52" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="929"><net_src comp="919" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="923" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="934"><net_src comp="66" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="941"><net_src comp="931" pin="1"/><net_sink comp="935" pin=2"/></net>

<net id="945"><net_src comp="52" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="952"><net_src comp="942" pin="1"/><net_sink comp="946" pin=2"/></net>

<net id="956"><net_src comp="52" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="963"><net_src comp="953" pin="1"/><net_sink comp="957" pin=2"/></net>

<net id="967"><net_src comp="52" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="974"><net_src comp="964" pin="1"/><net_sink comp="968" pin=2"/></net>

<net id="975"><net_src comp="968" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="983"><net_src comp="976" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="118" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="992"><net_src comp="681" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="22" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="998"><net_src comp="681" pin="4"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="28" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1003"><net_src comp="681" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1008"><net_src comp="44" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1013"><net_src comp="44" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1018"><net_src comp="44" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1023"><net_src comp="44" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1028"><net_src comp="44" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1033"><net_src comp="44" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1038"><net_src comp="44" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1043"><net_src comp="44" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1048"><net_src comp="692" pin="4"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="28" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1054"><net_src comp="692" pin="4"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="48" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1060"><net_src comp="703" pin="4"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="54" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1066"><net_src comp="703" pin="4"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="56" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1073"><net_src comp="58" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="703" pin="4"/><net_sink comp="1068" pin=1"/></net>

<net id="1075"><net_src comp="30" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1079"><net_src comp="1068" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="703" pin="4"/><net_sink comp="1080" pin=0"/></net>

<net id="1089"><net_src comp="60" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="1080" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1091"><net_src comp="62" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1096"><net_src comp="1084" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="64" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="715" pin="4"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="68" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1108"><net_src comp="715" pin="4"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="72" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1116"><net_src comp="74" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1117"><net_src comp="20" pin="0"/><net_sink comp="1110" pin=2"/></net>

<net id="1118"><net_src comp="715" pin="4"/><net_sink comp="1110" pin=3"/></net>

<net id="1122"><net_src comp="1110" pin="4"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1130"><net_src comp="78" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1131"><net_src comp="80" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1132"><net_src comp="82" pin="0"/><net_sink comp="1124" pin=3"/></net>

<net id="1138"><net_src comp="84" pin="0"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="1124" pin="4"/><net_sink comp="1133" pin=1"/></net>

<net id="1140"><net_src comp="715" pin="4"/><net_sink comp="1133" pin=2"/></net>

<net id="1144"><net_src comp="1133" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1152"><net_src comp="86" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1153"><net_src comp="699" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1154"><net_src comp="88" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1155"><net_src comp="711" pin="1"/><net_sink comp="1146" pin=3"/></net>

<net id="1159"><net_src comp="1146" pin="4"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1166"><net_src comp="727" pin="4"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="22" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1171"><net_src comp="727" pin="4"/><net_sink comp="1168" pin=0"/></net>

<net id="1176"><net_src comp="1168" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1183"><net_src comp="94" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1184"><net_src comp="66" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1185"><net_src comp="727" pin="4"/><net_sink comp="1177" pin=3"/></net>

<net id="1189"><net_src comp="1177" pin="4"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1195"><net_src comp="727" pin="4"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="28" pin="0"/><net_sink comp="1191" pin=1"/></net>

<net id="1200"><net_src comp="1197" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1206"><net_src comp="738" pin="4"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="54" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1212"><net_src comp="738" pin="4"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="56" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1217"><net_src comp="738" pin="4"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1220"><net_src comp="1214" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1221"><net_src comp="1214" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="1222"><net_src comp="1214" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1223"><net_src comp="1214" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1224"><net_src comp="1214" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1225"><net_src comp="1214" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1226"><net_src comp="1214" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1231"><net_src comp="750" pin="4"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="98" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="750" pin="4"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="72" pin="0"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="750" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="66" pin="0"/><net_sink comp="1239" pin=1"/></net>

<net id="1249"><net_src comp="750" pin="4"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="72" pin="0"/><net_sink comp="1245" pin=1"/></net>

<net id="1255"><net_src comp="762" pin="4"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="98" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1261"><net_src comp="762" pin="4"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="72" pin="0"/><net_sink comp="1257" pin=1"/></net>

<net id="1267"><net_src comp="762" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="66" pin="0"/><net_sink comp="1263" pin=1"/></net>

<net id="1273"><net_src comp="1263" pin="2"/><net_sink comp="1269" pin=1"/></net>

<net id="1277"><net_src comp="734" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1285"><net_src comp="102" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1286"><net_src comp="1274" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1287"><net_src comp="88" pin="0"/><net_sink comp="1278" pin=2"/></net>

<net id="1288"><net_src comp="746" pin="1"/><net_sink comp="1278" pin=3"/></net>

<net id="1289"><net_src comp="30" pin="0"/><net_sink comp="1278" pin=4"/></net>

<net id="1295"><net_src comp="104" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="68" pin="0"/><net_sink comp="1290" pin=1"/></net>

<net id="1297"><net_src comp="762" pin="4"/><net_sink comp="1290" pin=2"/></net>

<net id="1301"><net_src comp="1290" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1306"><net_src comp="1298" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="1278" pin="5"/><net_sink comp="1302" pin=1"/></net>

<net id="1311"><net_src comp="1302" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1317"><net_src comp="762" pin="4"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="72" pin="0"/><net_sink comp="1313" pin=1"/></net>

<net id="1323"><net_src comp="773" pin="4"/><net_sink comp="1319" pin=0"/></net>

<net id="1324"><net_src comp="54" pin="0"/><net_sink comp="1319" pin=1"/></net>

<net id="1329"><net_src comp="773" pin="4"/><net_sink comp="1325" pin=0"/></net>

<net id="1330"><net_src comp="56" pin="0"/><net_sink comp="1325" pin=1"/></net>

<net id="1334"><net_src comp="773" pin="4"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1340"><net_src comp="108" pin="0"/><net_sink comp="1336" pin=0"/></net>

<net id="1345"><net_src comp="110" pin="0"/><net_sink comp="1341" pin=0"/></net>

<net id="1350"><net_src comp="108" pin="0"/><net_sink comp="1346" pin=0"/></net>

<net id="1354"><net_src comp="784" pin="4"/><net_sink comp="1351" pin=0"/></net>

<net id="1359"><net_src comp="784" pin="4"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="22" pin="0"/><net_sink comp="1355" pin=1"/></net>

<net id="1365"><net_src comp="28" pin="0"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="784" pin="4"/><net_sink comp="1361" pin=1"/></net>

<net id="1371"><net_src comp="784" pin="4"/><net_sink comp="1367" pin=0"/></net>

<net id="1372"><net_src comp="28" pin="0"/><net_sink comp="1367" pin=1"/></net>

<net id="1377"><net_src comp="1351" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1378"><net_src comp="1367" pin="2"/><net_sink comp="1373" pin=1"/></net>

<net id="1383"><net_src comp="784" pin="4"/><net_sink comp="1379" pin=0"/></net>

<net id="1384"><net_src comp="20" pin="0"/><net_sink comp="1379" pin=1"/></net>

<net id="1389"><net_src comp="784" pin="4"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="112" pin="0"/><net_sink comp="1385" pin=1"/></net>

<net id="1395"><net_src comp="1379" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1396"><net_src comp="1385" pin="2"/><net_sink comp="1391" pin=1"/></net>

<net id="1400"><net_src comp="795" pin="4"/><net_sink comp="1397" pin=0"/></net>

<net id="1405"><net_src comp="795" pin="4"/><net_sink comp="1401" pin=0"/></net>

<net id="1406"><net_src comp="22" pin="0"/><net_sink comp="1401" pin=1"/></net>

<net id="1411"><net_src comp="28" pin="0"/><net_sink comp="1407" pin=0"/></net>

<net id="1412"><net_src comp="795" pin="4"/><net_sink comp="1407" pin=1"/></net>

<net id="1417"><net_src comp="795" pin="4"/><net_sink comp="1413" pin=0"/></net>

<net id="1418"><net_src comp="20" pin="0"/><net_sink comp="1413" pin=1"/></net>

<net id="1423"><net_src comp="795" pin="4"/><net_sink comp="1419" pin=0"/></net>

<net id="1424"><net_src comp="112" pin="0"/><net_sink comp="1419" pin=1"/></net>

<net id="1429"><net_src comp="1413" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1430"><net_src comp="1419" pin="2"/><net_sink comp="1425" pin=1"/></net>

<net id="1435"><net_src comp="1425" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1439"><net_src comp="819" pin="4"/><net_sink comp="1436" pin=0"/></net>

<net id="1444"><net_src comp="819" pin="4"/><net_sink comp="1440" pin=0"/></net>

<net id="1445"><net_src comp="54" pin="0"/><net_sink comp="1440" pin=1"/></net>

<net id="1450"><net_src comp="819" pin="4"/><net_sink comp="1446" pin=0"/></net>

<net id="1451"><net_src comp="56" pin="0"/><net_sink comp="1446" pin=1"/></net>

<net id="1455"><net_src comp="819" pin="4"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1457"><net_src comp="1452" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="1458"><net_src comp="1452" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1459"><net_src comp="1452" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1460"><net_src comp="1452" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1461"><net_src comp="1452" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1462"><net_src comp="1452" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1463"><net_src comp="1452" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1464"><net_src comp="1452" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1468"><net_src comp="819" pin="4"/><net_sink comp="1465" pin=0"/></net>

<net id="1474"><net_src comp="114" pin="0"/><net_sink comp="1469" pin=0"/></net>

<net id="1475"><net_src comp="1465" pin="1"/><net_sink comp="1469" pin=1"/></net>

<net id="1476"><net_src comp="30" pin="0"/><net_sink comp="1469" pin=2"/></net>

<net id="1480"><net_src comp="1469" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1485"><net_src comp="1436" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="1477" pin="1"/><net_sink comp="1481" pin=1"/></net>

<net id="1497"><net_src comp="1490" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="1505"><net_src comp="1498" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1513"><net_src comp="1506" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1521"><net_src comp="1514" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1529"><net_src comp="1522" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1537"><net_src comp="1530" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1545"><net_src comp="1538" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1550"><net_src comp="807" pin="4"/><net_sink comp="1546" pin=0"/></net>

<net id="1555"><net_src comp="1487" pin="1"/><net_sink comp="1551" pin=0"/></net>

<net id="1556"><net_src comp="106" pin="0"/><net_sink comp="1551" pin=1"/></net>

<net id="1561"><net_src comp="1551" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1562"><net_src comp="116" pin="0"/><net_sink comp="1557" pin=1"/></net>

<net id="1567"><net_src comp="1557" pin="2"/><net_sink comp="1563" pin=1"/></net>

<net id="1575"><net_src comp="1498" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="1576"><net_src comp="1490" pin="1"/><net_sink comp="1571" pin=1"/></net>

<net id="1582"><net_src comp="1571" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1583"><net_src comp="1498" pin="1"/><net_sink comp="1577" pin=1"/></net>

<net id="1584"><net_src comp="1490" pin="1"/><net_sink comp="1577" pin=2"/></net>

<net id="1589"><net_src comp="1538" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="1590"><net_src comp="1577" pin="3"/><net_sink comp="1585" pin=1"/></net>

<net id="1596"><net_src comp="1585" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1597"><net_src comp="1538" pin="1"/><net_sink comp="1591" pin=1"/></net>

<net id="1598"><net_src comp="1577" pin="3"/><net_sink comp="1591" pin=2"/></net>

<net id="1603"><net_src comp="807" pin="4"/><net_sink comp="1599" pin=0"/></net>

<net id="1604"><net_src comp="1591" pin="3"/><net_sink comp="1599" pin=1"/></net>

<net id="1610"><net_src comp="1599" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1611"><net_src comp="807" pin="4"/><net_sink comp="1605" pin=1"/></net>

<net id="1612"><net_src comp="1591" pin="3"/><net_sink comp="1605" pin=2"/></net>

<net id="1613"><net_src comp="1605" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="1617"><net_src comp="1568" pin="1"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="1623"><net_src comp="1568" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="1624"><net_src comp="106" pin="0"/><net_sink comp="1619" pin=1"/></net>

<net id="1629"><net_src comp="979" pin="2"/><net_sink comp="1625" pin=0"/></net>

<net id="1634"><net_src comp="1619" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1639"><net_src comp="1551" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1644"><net_src comp="120" pin="0"/><net_sink comp="1640" pin=1"/></net>

<net id="1649"><net_src comp="1551" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1650"><net_src comp="116" pin="0"/><net_sink comp="1645" pin=1"/></net>

<net id="1655"><net_src comp="1645" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1656"><net_src comp="1640" pin="2"/><net_sink comp="1651" pin=1"/></net>

<net id="1662"><net_src comp="1651" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1663"><net_src comp="979" pin="2"/><net_sink comp="1657" pin=1"/></net>

<net id="1664"><net_src comp="1551" pin="2"/><net_sink comp="1657" pin=2"/></net>

<net id="1669"><net_src comp="1657" pin="3"/><net_sink comp="1665" pin=0"/></net>

<net id="1676"><net_src comp="122" pin="0"/><net_sink comp="1670" pin=0"/></net>

<net id="1677"><net_src comp="985" pin="1"/><net_sink comp="1670" pin=1"/></net>

<net id="1678"><net_src comp="124" pin="0"/><net_sink comp="1670" pin=2"/></net>

<net id="1679"><net_src comp="126" pin="0"/><net_sink comp="1670" pin=3"/></net>

<net id="1684"><net_src comp="1670" pin="4"/><net_sink comp="1680" pin=0"/></net>

<net id="1685"><net_src comp="128" pin="0"/><net_sink comp="1680" pin=1"/></net>

<net id="1692"><net_src comp="854" pin="4"/><net_sink comp="1689" pin=0"/></net>

<net id="1696"><net_src comp="854" pin="4"/><net_sink comp="1693" pin=0"/></net>

<net id="1701"><net_src comp="854" pin="4"/><net_sink comp="1697" pin=0"/></net>

<net id="1702"><net_src comp="98" pin="0"/><net_sink comp="1697" pin=1"/></net>

<net id="1707"><net_src comp="854" pin="4"/><net_sink comp="1703" pin=0"/></net>

<net id="1708"><net_src comp="72" pin="0"/><net_sink comp="1703" pin=1"/></net>

<net id="1714"><net_src comp="104" pin="0"/><net_sink comp="1709" pin=0"/></net>

<net id="1715"><net_src comp="854" pin="4"/><net_sink comp="1709" pin=1"/></net>

<net id="1716"><net_src comp="66" pin="0"/><net_sink comp="1709" pin=2"/></net>

<net id="1720"><net_src comp="1709" pin="3"/><net_sink comp="1717" pin=0"/></net>

<net id="1725"><net_src comp="1717" pin="1"/><net_sink comp="1721" pin=0"/></net>

<net id="1726"><net_src comp="1689" pin="1"/><net_sink comp="1721" pin=1"/></net>

<net id="1731"><net_src comp="1709" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1732"><net_src comp="1693" pin="1"/><net_sink comp="1727" pin=1"/></net>

<net id="1737"><net_src comp="830" pin="4"/><net_sink comp="1733" pin=0"/></net>

<net id="1738"><net_src comp="803" pin="1"/><net_sink comp="1733" pin=1"/></net>

<net id="1742"><net_src comp="889" pin="4"/><net_sink comp="1739" pin=0"/></net>

<net id="1747"><net_src comp="889" pin="4"/><net_sink comp="1743" pin=0"/></net>

<net id="1748"><net_src comp="98" pin="0"/><net_sink comp="1743" pin=1"/></net>

<net id="1753"><net_src comp="889" pin="4"/><net_sink comp="1749" pin=0"/></net>

<net id="1754"><net_src comp="72" pin="0"/><net_sink comp="1749" pin=1"/></net>

<net id="1759"><net_src comp="1739" pin="1"/><net_sink comp="1755" pin=1"/></net>

<net id="1763"><net_src comp="1755" pin="2"/><net_sink comp="1760" pin=0"/></net>

<net id="1768"><net_src comp="1760" pin="1"/><net_sink comp="1764" pin=0"/></net>

<net id="1772"><net_src comp="1764" pin="2"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="1777"><net_src comp="889" pin="4"/><net_sink comp="1774" pin=0"/></net>

<net id="1782"><net_src comp="1774" pin="1"/><net_sink comp="1778" pin=1"/></net>

<net id="1796"><net_src comp="130" pin="0"/><net_sink comp="1783" pin=0"/></net>

<net id="1797"><net_src comp="1778" pin="2"/><net_sink comp="1783" pin=10"/></net>

<net id="1801"><net_src comp="1783" pin="11"/><net_sink comp="1798" pin=0"/></net>

<net id="1805"><net_src comp="515" pin="3"/><net_sink comp="1802" pin=0"/></net>

<net id="1810"><net_src comp="1802" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="1811"><net_src comp="1798" pin="1"/><net_sink comp="1806" pin=1"/></net>

<net id="1815"><net_src comp="1806" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1820"><net_src comp="1812" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="1821"><net_src comp="873" pin="1"/><net_sink comp="1816" pin=1"/></net>

<net id="1826"><net_src comp="900" pin="4"/><net_sink comp="1822" pin=0"/></net>

<net id="1827"><net_src comp="54" pin="0"/><net_sink comp="1822" pin=1"/></net>

<net id="1832"><net_src comp="900" pin="4"/><net_sink comp="1828" pin=0"/></net>

<net id="1833"><net_src comp="56" pin="0"/><net_sink comp="1828" pin=1"/></net>

<net id="1837"><net_src comp="900" pin="4"/><net_sink comp="1834" pin=0"/></net>

<net id="1843"><net_src comp="60" pin="0"/><net_sink comp="1838" pin=0"/></net>

<net id="1844"><net_src comp="1834" pin="1"/><net_sink comp="1838" pin=1"/></net>

<net id="1845"><net_src comp="62" pin="0"/><net_sink comp="1838" pin=2"/></net>

<net id="1849"><net_src comp="1838" pin="3"/><net_sink comp="1846" pin=0"/></net>

<net id="1854"><net_src comp="1846" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="1855"><net_src comp="985" pin="1"/><net_sink comp="1850" pin=1"/></net>

<net id="1859"><net_src comp="1850" pin="2"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="1865"><net_src comp="985" pin="1"/><net_sink comp="1861" pin=0"/></net>

<net id="1866"><net_src comp="106" pin="0"/><net_sink comp="1861" pin=1"/></net>

<net id="1871"><net_src comp="1861" pin="2"/><net_sink comp="1867" pin=0"/></net>

<net id="1875"><net_src comp="896" pin="1"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="1881"><net_src comp="912" pin="4"/><net_sink comp="1877" pin=0"/></net>

<net id="1882"><net_src comp="54" pin="0"/><net_sink comp="1877" pin=1"/></net>

<net id="1887"><net_src comp="912" pin="4"/><net_sink comp="1883" pin=0"/></net>

<net id="1888"><net_src comp="56" pin="0"/><net_sink comp="1883" pin=1"/></net>

<net id="1892"><net_src comp="912" pin="4"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="1894"><net_src comp="1889" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="1895"><net_src comp="1889" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="1896"><net_src comp="1889" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1897"><net_src comp="1889" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="1898"><net_src comp="1889" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="1902"><net_src comp="791" pin="1"/><net_sink comp="1899" pin=0"/></net>

<net id="1907"><net_src comp="34" pin="0"/><net_sink comp="1903" pin=0"/></net>

<net id="1908"><net_src comp="1899" pin="1"/><net_sink comp="1903" pin=1"/></net>

<net id="1913"><net_src comp="923" pin="4"/><net_sink comp="1909" pin=0"/></net>

<net id="1914"><net_src comp="54" pin="0"/><net_sink comp="1909" pin=1"/></net>

<net id="1919"><net_src comp="923" pin="4"/><net_sink comp="1915" pin=0"/></net>

<net id="1920"><net_src comp="56" pin="0"/><net_sink comp="1915" pin=1"/></net>

<net id="1926"><net_src comp="58" pin="0"/><net_sink comp="1921" pin=0"/></net>

<net id="1927"><net_src comp="923" pin="4"/><net_sink comp="1921" pin=1"/></net>

<net id="1931"><net_src comp="1921" pin="3"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="1933"><net_src comp="1928" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="1937"><net_src comp="919" pin="1"/><net_sink comp="1934" pin=0"/></net>

<net id="1938"><net_src comp="1934" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="1939"><net_src comp="1934" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="1944"><net_src comp="935" pin="4"/><net_sink comp="1940" pin=0"/></net>

<net id="1945"><net_src comp="68" pin="0"/><net_sink comp="1940" pin=1"/></net>

<net id="1950"><net_src comp="935" pin="4"/><net_sink comp="1946" pin=0"/></net>

<net id="1951"><net_src comp="72" pin="0"/><net_sink comp="1946" pin=1"/></net>

<net id="1955"><net_src comp="935" pin="4"/><net_sink comp="1952" pin=0"/></net>

<net id="1961"><net_src comp="1952" pin="1"/><net_sink comp="1956" pin=0"/></net>

<net id="1962"><net_src comp="1956" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="1963"><net_src comp="1956" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="1968"><net_src comp="935" pin="4"/><net_sink comp="1964" pin=0"/></net>

<net id="1969"><net_src comp="66" pin="0"/><net_sink comp="1964" pin=1"/></net>

<net id="1974"><net_src comp="946" pin="4"/><net_sink comp="1970" pin=0"/></net>

<net id="1975"><net_src comp="54" pin="0"/><net_sink comp="1970" pin=1"/></net>

<net id="1980"><net_src comp="946" pin="4"/><net_sink comp="1976" pin=0"/></net>

<net id="1981"><net_src comp="56" pin="0"/><net_sink comp="1976" pin=1"/></net>

<net id="1985"><net_src comp="946" pin="4"/><net_sink comp="1982" pin=0"/></net>

<net id="1986"><net_src comp="1982" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="1991"><net_src comp="957" pin="4"/><net_sink comp="1987" pin=0"/></net>

<net id="1992"><net_src comp="54" pin="0"/><net_sink comp="1987" pin=1"/></net>

<net id="1997"><net_src comp="957" pin="4"/><net_sink comp="1993" pin=0"/></net>

<net id="1998"><net_src comp="56" pin="0"/><net_sink comp="1993" pin=1"/></net>

<net id="2004"><net_src comp="58" pin="0"/><net_sink comp="1999" pin=0"/></net>

<net id="2005"><net_src comp="957" pin="4"/><net_sink comp="1999" pin=1"/></net>

<net id="2009"><net_src comp="1999" pin="3"/><net_sink comp="2006" pin=0"/></net>

<net id="2010"><net_src comp="2006" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="2015"><net_src comp="968" pin="4"/><net_sink comp="2011" pin=0"/></net>

<net id="2016"><net_src comp="54" pin="0"/><net_sink comp="2011" pin=1"/></net>

<net id="2021"><net_src comp="968" pin="4"/><net_sink comp="2017" pin=0"/></net>

<net id="2022"><net_src comp="56" pin="0"/><net_sink comp="2017" pin=1"/></net>

<net id="2026"><net_src comp="968" pin="4"/><net_sink comp="2023" pin=0"/></net>

<net id="2027"><net_src comp="2023" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="2033"><net_src comp="58" pin="0"/><net_sink comp="2028" pin=0"/></net>

<net id="2034"><net_src comp="964" pin="1"/><net_sink comp="2028" pin=1"/></net>

<net id="2038"><net_src comp="2028" pin="3"/><net_sink comp="2035" pin=0"/></net>

<net id="2039"><net_src comp="2035" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="2043"><net_src comp="132" pin="1"/><net_sink comp="2040" pin=0"/></net>

<net id="2044"><net_src comp="2040" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="2045"><net_src comp="2040" pin="1"/><net_sink comp="1493" pin=1"/></net>

<net id="2049"><net_src comp="136" pin="1"/><net_sink comp="2046" pin=0"/></net>

<net id="2050"><net_src comp="2046" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="2051"><net_src comp="2046" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="2052"><net_src comp="2046" pin="1"/><net_sink comp="1501" pin=1"/></net>

<net id="2056"><net_src comp="140" pin="1"/><net_sink comp="2053" pin=0"/></net>

<net id="2057"><net_src comp="2053" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="2058"><net_src comp="2053" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="2059"><net_src comp="2053" pin="1"/><net_sink comp="1509" pin=1"/></net>

<net id="2063"><net_src comp="144" pin="1"/><net_sink comp="2060" pin=0"/></net>

<net id="2064"><net_src comp="2060" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="2065"><net_src comp="2060" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="2066"><net_src comp="2060" pin="1"/><net_sink comp="1517" pin=1"/></net>

<net id="2070"><net_src comp="148" pin="1"/><net_sink comp="2067" pin=0"/></net>

<net id="2071"><net_src comp="2067" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="2072"><net_src comp="2067" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="2073"><net_src comp="2067" pin="1"/><net_sink comp="1525" pin=1"/></net>

<net id="2077"><net_src comp="152" pin="1"/><net_sink comp="2074" pin=0"/></net>

<net id="2078"><net_src comp="2074" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="2079"><net_src comp="2074" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="2080"><net_src comp="2074" pin="1"/><net_sink comp="1533" pin=1"/></net>

<net id="2084"><net_src comp="156" pin="1"/><net_sink comp="2081" pin=0"/></net>

<net id="2085"><net_src comp="2081" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="2086"><net_src comp="2081" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="2087"><net_src comp="2081" pin="1"/><net_sink comp="1541" pin=1"/></net>

<net id="2091"><net_src comp="160" pin="1"/><net_sink comp="2088" pin=0"/></net>

<net id="2092"><net_src comp="2088" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="2093"><net_src comp="2088" pin="1"/><net_sink comp="1538" pin=0"/></net>

<net id="2094"><net_src comp="2088" pin="1"/><net_sink comp="1546" pin=1"/></net>

<net id="2101"><net_src comp="994" pin="2"/><net_sink comp="2098" pin=0"/></net>

<net id="2102"><net_src comp="2098" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="2109"><net_src comp="1044" pin="2"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="2120"><net_src comp="1062" pin="2"/><net_sink comp="2117" pin=0"/></net>

<net id="2121"><net_src comp="2117" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="2125"><net_src comp="1076" pin="1"/><net_sink comp="2122" pin=0"/></net>

<net id="2126"><net_src comp="2122" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="2130"><net_src comp="1080" pin="1"/><net_sink comp="2127" pin=0"/></net>

<net id="2131"><net_src comp="2127" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="2132"><net_src comp="2127" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="2136"><net_src comp="1092" pin="2"/><net_sink comp="2133" pin=0"/></net>

<net id="2137"><net_src comp="2133" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="2144"><net_src comp="1104" pin="2"/><net_sink comp="2141" pin=0"/></net>

<net id="2145"><net_src comp="2141" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="2149"><net_src comp="224" pin="3"/><net_sink comp="2146" pin=0"/></net>

<net id="2150"><net_src comp="2146" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="2154"><net_src comp="237" pin="3"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="2162"><net_src comp="1172" pin="2"/><net_sink comp="2159" pin=0"/></net>

<net id="2163"><net_src comp="2159" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="2167"><net_src comp="275" pin="3"/><net_sink comp="2164" pin=0"/></net>

<net id="2168"><net_src comp="2164" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="2172"><net_src comp="1191" pin="2"/><net_sink comp="2169" pin=0"/></net>

<net id="2173"><net_src comp="2169" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="2180"><net_src comp="1208" pin="2"/><net_sink comp="2177" pin=0"/></net>

<net id="2181"><net_src comp="2177" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="2185"><net_src comp="299" pin="3"/><net_sink comp="2182" pin=0"/></net>

<net id="2186"><net_src comp="2182" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="2190"><net_src comp="305" pin="3"/><net_sink comp="2187" pin=0"/></net>

<net id="2191"><net_src comp="2187" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="2195"><net_src comp="311" pin="3"/><net_sink comp="2192" pin=0"/></net>

<net id="2196"><net_src comp="2192" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="2200"><net_src comp="317" pin="3"/><net_sink comp="2197" pin=0"/></net>

<net id="2201"><net_src comp="2197" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="2205"><net_src comp="323" pin="3"/><net_sink comp="2202" pin=0"/></net>

<net id="2206"><net_src comp="2202" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="2210"><net_src comp="329" pin="3"/><net_sink comp="2207" pin=0"/></net>

<net id="2211"><net_src comp="2207" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="2215"><net_src comp="335" pin="3"/><net_sink comp="2212" pin=0"/></net>

<net id="2216"><net_src comp="2212" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="2220"><net_src comp="341" pin="3"/><net_sink comp="2217" pin=0"/></net>

<net id="2221"><net_src comp="2217" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="2225"><net_src comp="347" pin="3"/><net_sink comp="2222" pin=0"/></net>

<net id="2226"><net_src comp="2222" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="2233"><net_src comp="1233" pin="2"/><net_sink comp="2230" pin=0"/></net>

<net id="2234"><net_src comp="2230" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="2238"><net_src comp="1239" pin="2"/><net_sink comp="2235" pin=0"/></net>

<net id="2239"><net_src comp="2235" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="2243"><net_src comp="1245" pin="2"/><net_sink comp="2240" pin=0"/></net>

<net id="2250"><net_src comp="1257" pin="2"/><net_sink comp="2247" pin=0"/></net>

<net id="2251"><net_src comp="2247" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="2255"><net_src comp="1269" pin="2"/><net_sink comp="2252" pin=0"/></net>

<net id="2259"><net_src comp="353" pin="3"/><net_sink comp="2256" pin=0"/></net>

<net id="2260"><net_src comp="2256" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="2264"><net_src comp="1313" pin="2"/><net_sink comp="2261" pin=0"/></net>

<net id="2271"><net_src comp="1325" pin="2"/><net_sink comp="2268" pin=0"/></net>

<net id="2272"><net_src comp="2268" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="2276"><net_src comp="212" pin="1"/><net_sink comp="2273" pin=0"/></net>

<net id="2277"><net_src comp="2273" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="2278"><net_src comp="2273" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="2279"><net_src comp="2273" pin="1"/><net_sink comp="1630" pin=1"/></net>

<net id="2283"><net_src comp="216" pin="1"/><net_sink comp="2280" pin=0"/></net>

<net id="2284"><net_src comp="2280" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="2285"><net_src comp="2280" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="2286"><net_src comp="2280" pin="1"/><net_sink comp="1867" pin=1"/></net>

<net id="2290"><net_src comp="220" pin="1"/><net_sink comp="2287" pin=0"/></net>

<net id="2291"><net_src comp="2287" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="2292"><net_src comp="2287" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="2293"><net_src comp="2287" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="2294"><net_src comp="2287" pin="1"/><net_sink comp="1625" pin=1"/></net>

<net id="2295"><net_src comp="2287" pin="1"/><net_sink comp="1635" pin=1"/></net>

<net id="2296"><net_src comp="2287" pin="1"/><net_sink comp="1665" pin=1"/></net>

<net id="2300"><net_src comp="1351" pin="1"/><net_sink comp="2297" pin=0"/></net>

<net id="2307"><net_src comp="1361" pin="2"/><net_sink comp="2304" pin=0"/></net>

<net id="2308"><net_src comp="2304" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="2312"><net_src comp="1373" pin="2"/><net_sink comp="2309" pin=0"/></net>

<net id="2316"><net_src comp="1391" pin="2"/><net_sink comp="2313" pin=0"/></net>

<net id="2317"><net_src comp="2313" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="2321"><net_src comp="1397" pin="1"/><net_sink comp="2318" pin=0"/></net>

<net id="2322"><net_src comp="2318" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="2323"><net_src comp="2318" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="2330"><net_src comp="1407" pin="2"/><net_sink comp="2327" pin=0"/></net>

<net id="2331"><net_src comp="2327" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="2335"><net_src comp="1431" pin="2"/><net_sink comp="2332" pin=0"/></net>

<net id="2342"><net_src comp="1446" pin="2"/><net_sink comp="2339" pin=0"/></net>

<net id="2343"><net_src comp="2339" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="2347"><net_src comp="1481" pin="2"/><net_sink comp="2344" pin=0"/></net>

<net id="2348"><net_src comp="2344" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="2352"><net_src comp="432" pin="3"/><net_sink comp="2349" pin=0"/></net>

<net id="2353"><net_src comp="2349" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="2357"><net_src comp="439" pin="3"/><net_sink comp="2354" pin=0"/></net>

<net id="2358"><net_src comp="2354" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="2362"><net_src comp="446" pin="3"/><net_sink comp="2359" pin=0"/></net>

<net id="2363"><net_src comp="2359" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="2367"><net_src comp="453" pin="3"/><net_sink comp="2364" pin=0"/></net>

<net id="2368"><net_src comp="2364" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="2372"><net_src comp="460" pin="3"/><net_sink comp="2369" pin=0"/></net>

<net id="2373"><net_src comp="2369" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="2377"><net_src comp="467" pin="3"/><net_sink comp="2374" pin=0"/></net>

<net id="2378"><net_src comp="2374" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="2382"><net_src comp="474" pin="3"/><net_sink comp="2379" pin=0"/></net>

<net id="2383"><net_src comp="2379" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="2387"><net_src comp="481" pin="3"/><net_sink comp="2384" pin=0"/></net>

<net id="2388"><net_src comp="2384" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="2392"><net_src comp="488" pin="3"/><net_sink comp="2389" pin=0"/></net>

<net id="2393"><net_src comp="2389" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="2400"><net_src comp="1680" pin="2"/><net_sink comp="2397" pin=0"/></net>

<net id="2404"><net_src comp="1686" pin="1"/><net_sink comp="2401" pin=0"/></net>

<net id="2405"><net_src comp="2401" pin="1"/><net_sink comp="1764" pin=1"/></net>

<net id="2409"><net_src comp="385" pin="3"/><net_sink comp="2406" pin=0"/></net>

<net id="2410"><net_src comp="2406" pin="1"/><net_sink comp="1783" pin=1"/></net>

<net id="2414"><net_src comp="379" pin="3"/><net_sink comp="2411" pin=0"/></net>

<net id="2415"><net_src comp="2411" pin="1"/><net_sink comp="1783" pin=2"/></net>

<net id="2419"><net_src comp="391" pin="3"/><net_sink comp="2416" pin=0"/></net>

<net id="2420"><net_src comp="2416" pin="1"/><net_sink comp="1783" pin=3"/></net>

<net id="2424"><net_src comp="367" pin="3"/><net_sink comp="2421" pin=0"/></net>

<net id="2425"><net_src comp="2421" pin="1"/><net_sink comp="1783" pin=4"/></net>

<net id="2429"><net_src comp="361" pin="3"/><net_sink comp="2426" pin=0"/></net>

<net id="2430"><net_src comp="2426" pin="1"/><net_sink comp="1783" pin=5"/></net>

<net id="2434"><net_src comp="373" pin="3"/><net_sink comp="2431" pin=0"/></net>

<net id="2435"><net_src comp="2431" pin="1"/><net_sink comp="1783" pin=6"/></net>

<net id="2439"><net_src comp="403" pin="3"/><net_sink comp="2436" pin=0"/></net>

<net id="2440"><net_src comp="2436" pin="1"/><net_sink comp="1783" pin=7"/></net>

<net id="2444"><net_src comp="397" pin="3"/><net_sink comp="2441" pin=0"/></net>

<net id="2445"><net_src comp="2441" pin="1"/><net_sink comp="1783" pin=8"/></net>

<net id="2449"><net_src comp="409" pin="3"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="1783" pin=9"/></net>

<net id="2457"><net_src comp="1703" pin="2"/><net_sink comp="2454" pin=0"/></net>

<net id="2458"><net_src comp="2454" pin="1"/><net_sink comp="854" pin=2"/></net>

<net id="2462"><net_src comp="1721" pin="2"/><net_sink comp="2459" pin=0"/></net>

<net id="2463"><net_src comp="2459" pin="1"/><net_sink comp="1755" pin=0"/></net>

<net id="2467"><net_src comp="1727" pin="2"/><net_sink comp="2464" pin=0"/></net>

<net id="2468"><net_src comp="2464" pin="1"/><net_sink comp="1778" pin=0"/></net>

<net id="2472"><net_src comp="1733" pin="2"/><net_sink comp="2469" pin=0"/></net>

<net id="2473"><net_src comp="2469" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="2480"><net_src comp="1749" pin="2"/><net_sink comp="2477" pin=0"/></net>

<net id="2481"><net_src comp="2477" pin="1"/><net_sink comp="889" pin=2"/></net>

<net id="2485"><net_src comp="1778" pin="2"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="1783" pin=10"/></net>

<net id="2490"><net_src comp="508" pin="3"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="2495"><net_src comp="1816" pin="2"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="865" pin=2"/></net>

<net id="2497"><net_src comp="2492" pin="1"/><net_sink comp="877" pin=2"/></net>

<net id="2504"><net_src comp="1828" pin="2"/><net_sink comp="2501" pin=0"/></net>

<net id="2505"><net_src comp="2501" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="2509"><net_src comp="521" pin="3"/><net_sink comp="2506" pin=0"/></net>

<net id="2510"><net_src comp="2506" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="2517"><net_src comp="1883" pin="2"/><net_sink comp="2514" pin=0"/></net>

<net id="2518"><net_src comp="2514" pin="1"/><net_sink comp="912" pin=2"/></net>

<net id="2522"><net_src comp="1889" pin="1"/><net_sink comp="2519" pin=0"/></net>

<net id="2523"><net_src comp="2519" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="2524"><net_src comp="2519" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="2525"><net_src comp="2519" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="2529"><net_src comp="537" pin="3"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="2534"><net_src comp="544" pin="3"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="2539"><net_src comp="551" pin="3"/><net_sink comp="2536" pin=0"/></net>

<net id="2540"><net_src comp="2536" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="2544"><net_src comp="558" pin="3"/><net_sink comp="2541" pin=0"/></net>

<net id="2545"><net_src comp="2541" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="2549"><net_src comp="565" pin="3"/><net_sink comp="2546" pin=0"/></net>

<net id="2550"><net_src comp="2546" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="2554"><net_src comp="572" pin="3"/><net_sink comp="2551" pin=0"/></net>

<net id="2555"><net_src comp="2551" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="2559"><net_src comp="1903" pin="2"/><net_sink comp="2556" pin=0"/></net>

<net id="2560"><net_src comp="2556" pin="1"/><net_sink comp="1921" pin=2"/></net>

<net id="2561"><net_src comp="2556" pin="1"/><net_sink comp="1999" pin=2"/></net>

<net id="2562"><net_src comp="2556" pin="1"/><net_sink comp="2028" pin=2"/></net>

<net id="2569"><net_src comp="1915" pin="2"/><net_sink comp="2566" pin=0"/></net>

<net id="2570"><net_src comp="2566" pin="1"/><net_sink comp="923" pin=2"/></net>

<net id="2574"><net_src comp="606" pin="3"/><net_sink comp="2571" pin=0"/></net>

<net id="2575"><net_src comp="2571" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="2579"><net_src comp="612" pin="3"/><net_sink comp="2576" pin=0"/></net>

<net id="2580"><net_src comp="2576" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="2584"><net_src comp="268" pin="3"/><net_sink comp="2581" pin=0"/></net>

<net id="2585"><net_src comp="2581" pin="1"/><net_sink comp="1956" pin=1"/></net>

<net id="2589"><net_src comp="620" pin="3"/><net_sink comp="2586" pin=0"/></net>

<net id="2590"><net_src comp="2586" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="2594"><net_src comp="626" pin="3"/><net_sink comp="2591" pin=0"/></net>

<net id="2595"><net_src comp="2591" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="2599"><net_src comp="261" pin="3"/><net_sink comp="2596" pin=0"/></net>

<net id="2600"><net_src comp="2596" pin="1"/><net_sink comp="1956" pin=2"/></net>

<net id="2607"><net_src comp="1946" pin="2"/><net_sink comp="2604" pin=0"/></net>

<net id="2608"><net_src comp="2604" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="2618"><net_src comp="1976" pin="2"/><net_sink comp="2615" pin=0"/></net>

<net id="2619"><net_src comp="2615" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="2623"><net_src comp="1982" pin="1"/><net_sink comp="2620" pin=0"/></net>

<net id="2624"><net_src comp="2620" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="2628"><net_src comp="632" pin="3"/><net_sink comp="2625" pin=0"/></net>

<net id="2629"><net_src comp="2625" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="2636"><net_src comp="1993" pin="2"/><net_sink comp="2633" pin=0"/></net>

<net id="2637"><net_src comp="2633" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="2641"><net_src comp="2006" pin="1"/><net_sink comp="2638" pin=0"/></net>

<net id="2642"><net_src comp="2638" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="2646"><net_src comp="647" pin="3"/><net_sink comp="2643" pin=0"/></net>

<net id="2647"><net_src comp="2643" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="2654"><net_src comp="2017" pin="2"/><net_sink comp="2651" pin=0"/></net>

<net id="2655"><net_src comp="2651" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="2659"><net_src comp="662" pin="3"/><net_sink comp="2656" pin=0"/></net>

<net id="2660"><net_src comp="2656" pin="1"/><net_sink comp="425" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {17 }
 - Input state : 
	Port: my_engine : img_V | {6 7 8 9 12 13 22 23 }
	Port: my_engine : weight_V | {20 21 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		exitcond1 : 1
		i : 1
		StgValue_66 : 2
		tmp_2 : 1
		StgValue_68 : 2
	State 3
	State 4
		tmp_4 : 1
		rend_i143 : 1
		tmp_6 : 1
		StgValue_93 : 2
	State 5
		exitcond2 : 1
		channel_1 : 1
		StgValue_99 : 2
		tmp_9 : 1
		tmp_17_cast : 2
		tmp_5 : 1
		tmp_s : 2
		tmp_8 : 3
	State 6
		exitcond3 : 1
		i_1 : 1
		StgValue_111 : 2
		tmp_10 : 1
		tmp_11 : 2
		img_V_addr : 3
		img_V_load : 4
		tmp_13 : 1
		tmp_14 : 2
		img_V_addr_1 : 3
		img_V_load_1 : 4
	State 7
		tmp_17 : 1
		linebuf_val_0_V_add : 2
		linebuf_val_1_V_add : 2
		StgValue_127 : 3
		StgValue_129 : 3
	State 8
		exitcond5 : 1
		StgValue_134 : 2
		tmp_18_cast : 1
		tmp_18 : 2
		tmp_19 : 1
		tmp_20 : 2
		img_V_addr_2 : 3
		img_V_load_2 : 4
		i_2 : 1
	State 9
		linebuf_val_0_V_add_1 : 1
		linebuf_val_1_V_add_1 : 1
		StgValue_146 : 2
		StgValue_148 : 2
	State 10
		exitcond4 : 1
		channel_3 : 1
		StgValue_154 : 2
		tmp_1 : 1
		window_val_0_V_0_a : 2
		window_val_0_V_1_a : 2
		window_val_0_V_2_a : 2
		window_val_1_V_0_a : 2
		window_val_1_V_1_a : 2
		window_val_1_V_2_a : 2
		window_val_2_V_0_a : 2
		window_val_2_V_1_a : 2
		window_val_2_V_2_a : 2
	State 11
		exitcond7 : 1
		i_3 : 1
		StgValue_171 : 2
		tmp_16 : 1
		cond : 1
	State 12
		exitcond9 : 1
		j : 1
		StgValue_180 : 2
		tmp_23 : 1
		or_cond : 2
		StgValue_183 : 2
		tmp : 1
		tmp26 : 1
		tmp1_cast : 2
		tmp_26 : 3
		tmp_27 : 4
		img_V_addr_3 : 5
		img_V_load_3 : 6
		cond1 : 1
		StgValue_194 : 1
		StgValue_202 : 1
		StgValue_210 : 1
	State 13
		StgValue_223 : 1
		StgValue_225 : 1
		StgValue_229 : 1
		StgValue_231 : 1
	State 14
		exitcond6 : 1
		channel_2 : 1
		StgValue_240 : 2
		tmp_15 : 1
		new_pixel_V_addr : 2
		StgValue_243 : 3
		StgValue_248 : 1
		StgValue_249 : 1
		StgValue_250 : 1
	State 15
		tmp_21 : 1
		exitcond8 : 1
		row : 1
		StgValue_257 : 2
		tmp_22 : 1
		demorgan : 2
		tmp_i : 1
		tmp_i_16 : 1
		tmp2 : 2
	State 16
		tmp_24 : 1
		exitcond10 : 1
		col : 1
		StgValue_270 : 2
		tmp_62_i : 1
		tmp_63_i : 1
		tmp3 : 2
		p_i : 2
		StgValue_275 : 2
	State 17
		channel_assign_cast : 1
		exitcond11 : 1
		channel_4 : 1
		StgValue_284 : 2
		tmp_28 : 1
		tmp_29 : 1
		p_shl_i : 2
		p_shl_i_cast : 3
		tmp4 : 4
		window_val_0_V_0_a_1 : 2
		window_val_0_V_0_l : 3
		window_val_0_V_1_a_1 : 2
		window_val_0_V_1_l : 3
		window_val_0_V_2_a_1 : 2
		window_val_0_V_2_l : 3
		window_val_1_V_0_a_1 : 2
		window_val_1_V_0_l : 3
		window_val_1_V_1_a_1 : 2
		window_val_1_V_1_l : 3
		window_val_1_V_2_a_1 : 2
		window_val_1_V_2_l : 3
		window_val_2_V_0_a_1 : 2
		window_val_2_V_0_l : 3
		window_val_2_V_1_a_1 : 2
		window_val_2_V_1_l : 3
		window_val_2_V_2_a_1 : 2
		window_val_2_V_2_l : 3
		StgValue_310 : 1
		StgValue_312 : 1
		StgValue_314 : 1
		StgValue_316 : 1
		StgValue_318 : 1
		StgValue_320 : 1
		StgValue_322 : 1
		StgValue_323 : 1
		pool_buffer_size_1 : 1
		tmp_30 : 2
		demorgan1 : 3
		StgValue_328 : 3
		tmp_31 : 1
		result_V_1 : 2
		tmp_32 : 3
		result_V_2 : 4
		tmp_33 : 5
		result_V_3 : 6
		tmp_34 : 1
		out_V_addr : 2
		StgValue_339 : 7
		pool_buffer_size_2 : 1
		pool_count_1 : 1
		StgValue_342 : 2
		StgValue_343 : 2
		StgValue_346 : 2
		tmp_36 : 2
		or_cond3 : 3
		pool_buffer_size_3 : 1
		p_s : 3
		StgValue_354 : 4
		tmp_37 : 1
		icmp : 2
		StgValue_359 : 3
	State 18
	State 19
		i_i_cast : 1
		i_i_cast1 : 1
		exitcond18_i : 1
		i_5 : 1
		StgValue_380 : 2
		p_shl3_i : 1
		p_shl3_i_cast : 2
		tmp_i1 : 3
		tmp_3_i : 2
		conv_out_V : 1
	State 20
		j_i_cast : 1
		exitcond_i : 1
		j_1 : 1
		StgValue_395 : 2
		tmp5 : 2
		tmp5_cast : 3
		tmp_58_i : 4
		tmp_59_i : 5
		tmp_4_i : 1
		tmp_5_i : 2
		tmp_38 : 3
		weight_V_addr : 6
		weight_V_load : 7
	State 21
		lhs_V : 1
		rhs_V : 1
		r_V : 2
		tmp_60_i : 3
		result_V_4 : 4
	State 22
		exitcond12 : 1
		channel_5 : 1
		StgValue_418 : 2
		tmp_43 : 1
		tmp_40 : 2
		tmp_41_cast : 3
		tmp_41 : 4
		tmp_42 : 5
		img_V_addr_4 : 6
		img_V_load_4 : 7
		read_count_1 : 1
		StgValue_429 : 2
	State 23
		new_pixel_V_addr_1 : 1
		StgValue_435 : 2
	State 24
		exitcond13 : 1
		channel_6 : 1
		StgValue_441 : 2
		tmp_45 : 1
		window_val_0_V_1_a_2 : 2
		window_val_0_V_1_l_1 : 3
		window_val_0_V_2_a_2 : 2
		window_val_0_V_2_l_1 : 3
		window_val_1_V_1_a_2 : 2
		window_val_1_V_1_l_1 : 3
		window_val_1_V_2_a_2 : 2
		window_val_1_V_2_l_1 : 3
		window_val_2_V_1_a_2 : 2
		window_val_2_V_1_l_1 : 3
		window_val_2_V_2_a_2 : 2
		window_val_2_V_2_l_1 : 3
		col_assign_4 : 1
	State 25
		StgValue_460 : 1
		StgValue_462 : 1
		StgValue_465 : 1
		StgValue_467 : 1
		StgValue_470 : 1
		StgValue_472 : 1
	State 26
		exitcond14 : 1
		channel_8 : 1
		StgValue_478 : 2
		tmp_48 : 1
		tmp_50 : 2
		linebuf_val_0_V_add_2 : 3
		linebuf_val_1_V_add_2 : 3
		linebuf_val_1_V_loa : 4
		linebuf_val_0_V_loa : 4
	State 27
		window_val_0_V_2_a_3 : 1
		window_val_1_V_2_a_3 : 1
	State 28
		exitcond16 : 1
		i_4 : 1
		StgValue_496 : 2
		tmp_51 : 1
		temp_V : 2
		cond3 : 1
		StgValue_500 : 2
		StgValue_501 : 3
		StgValue_503 : 3
	State 29
		exitcond15 : 1
		channel_7 : 1
		StgValue_511 : 2
		tmp_47 : 1
		new_pixel_V_addr_2 : 2
		new_pixel_V_load : 3
	State 30
		StgValue_518 : 1
	State 31
		exitcond17 : 1
		channel_9 : 1
		StgValue_524 : 2
		tmp_52 : 1
		tmp_53 : 2
		linebuf_val_1_V_add_3 : 3
		linebuf_val_1_V_loa_1 : 4
	State 32
		StgValue_532 : 1
	State 33
		exitcond : 1
		channel_13 : 1
		StgValue_538 : 2
		tmp_49 : 1
		new_pixel_V_addr_3 : 2
		new_pixel_V_load_1 : 3
	State 34
		tmp_55 : 1
		linebuf_val_1_V_add_4 : 2
		StgValue_547 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_979         |    0    |    0    |    39   |
|          |           i_fu_994          |    0    |    0    |    13   |
|          |        tmp_4_fu_1044        |    0    |    0    |    13   |
|          |      channel_1_fu_1062      |    0    |    0    |    15   |
|          |         i_1_fu_1104         |    0    |    0    |    10   |
|          |        tmp_18_fu_1172       |    0    |    0    |    15   |
|          |         i_2_fu_1191         |    0    |    0    |    13   |
|          |      channel_3_fu_1208      |    0    |    0    |    15   |
|          |         i_3_fu_1233         |    0    |    0    |    10   |
|          |          j_fu_1257          |    0    |    0    |    10   |
|          |        tmp_26_fu_1302       |    0    |    0    |    17   |
|          |      channel_2_fu_1325      |    0    |    0    |    15   |
|          |         row_fu_1361         |    0    |    0    |    13   |
|          |         col_fu_1407         |    0    |    0    |    13   |
|          |      channel_4_fu_1446      |    0    |    0    |    15   |
|          |         tmp4_fu_1481        |    0    |    0    |    15   |
|          |  pool_buffer_size_1_fu_1551 |    0    |    0    |    39   |
|    add   |     pool_count_1_fu_1619    |    0    |    0    |    39   |
|          |         i_5_fu_1703         |    0    |    0    |    10   |
|          |      conv_out_V_fu_1733     |    0    |    0    |    31   |
|          |         j_1_fu_1749         |    0    |    0    |    10   |
|          |         tmp5_fu_1755        |    0    |    0    |    15   |
|          |       tmp_58_i_fu_1764      |    0    |    0    |    15   |
|          |       tmp_5_i_fu_1778       |    0    |    0    |    13   |
|          |      result_V_4_fu_1816     |    0    |    0    |    31   |
|          |      channel_5_fu_1828      |    0    |    0    |    15   |
|          |        tmp_41_fu_1850       |    0    |    0    |    39   |
|          |     read_count_1_fu_1861    |    0    |    0    |    39   |
|          |      channel_6_fu_1883      |    0    |    0    |    15   |
|          |     col_assign_4_fu_1903    |    0    |    0    |    12   |
|          |      channel_8_fu_1915      |    0    |    0    |    15   |
|          |         i_4_fu_1946         |    0    |    0    |    10   |
|          |      channel_7_fu_1976      |    0    |    0    |    15   |
|          |      channel_9_fu_1993      |    0    |    0    |    15   |
|          |      channel_13_fu_2017     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond1_fu_988      |    0    |    0    |    9    |
|          |        tmp_6_fu_1050        |    0    |    0    |    9    |
|          |      exitcond2_fu_1056      |    0    |    0    |    11   |
|          |      exitcond3_fu_1098      |    0    |    0    |    8    |
|          |      exitcond5_fu_1162      |    0    |    0    |    9    |
|          |      exitcond4_fu_1202      |    0    |    0    |    11   |
|          |      exitcond7_fu_1227      |    0    |    0    |    8    |
|          |        tmp_16_fu_1239       |    0    |    0    |    8    |
|          |         cond_fu_1245        |    0    |    0    |    8    |
|          |      exitcond9_fu_1251      |    0    |    0    |    8    |
|          |        tmp_23_fu_1263       |    0    |    0    |    8    |
|          |        cond1_fu_1313        |    0    |    0    |    8    |
|          |      exitcond6_fu_1319      |    0    |    0    |    11   |
|          |      exitcond8_fu_1355      |    0    |    0    |    9    |
|          |        tmp_22_fu_1367       |    0    |    0    |    9    |
|          |        tmp_i_fu_1379        |    0    |    0    |    9    |
|          |       tmp_i_16_fu_1385      |    0    |    0    |    9    |
|          |      exitcond10_fu_1401     |    0    |    0    |    9    |
|   icmp   |       tmp_62_i_fu_1413      |    0    |    0    |    9    |
|          |       tmp_63_i_fu_1419      |    0    |    0    |    9    |
|          |      exitcond11_fu_1440     |    0    |    0    |    11   |
|          |        tmp_30_fu_1557       |    0    |    0    |    18   |
|          |        tmp_31_fu_1571       |    0    |    0    |    18   |
|          |        tmp_32_fu_1585       |    0    |    0    |    18   |
|          |        tmp_33_fu_1599       |    0    |    0    |    18   |
|          |        tmp_36_fu_1645       |    0    |    0    |    18   |
|          |         icmp_fu_1680        |    0    |    0    |    18   |
|          |     exitcond18_i_fu_1697    |    0    |    0    |    8    |
|          |      exitcond_i_fu_1743     |    0    |    0    |    8    |
|          |      exitcond12_fu_1822     |    0    |    0    |    11   |
|          |      exitcond13_fu_1877     |    0    |    0    |    11   |
|          |      exitcond14_fu_1909     |    0    |    0    |    11   |
|          |      exitcond16_fu_1940     |    0    |    0    |    8    |
|          |        cond3_fu_1964        |    0    |    0    |    8    |
|          |      exitcond15_fu_1970     |    0    |    0    |    11   |
|          |      exitcond17_fu_1987     |    0    |    0    |    11   |
|          |       exitcond_fu_2011      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |         grp_fu_1783         |    0    |   247   |    53   |
|----------|-----------------------------|---------|---------|---------|
|          |      result_V_1_fu_1577     |    0    |    0    |    24   |
|          |      result_V_2_fu_1591     |    0    |    0    |    24   |
|  select  |      result_V_3_fu_1605     |    0    |    0    |    24   |
|          |         p_s_fu_1657         |    0    |    0    |    32   |
|          |        temp_V_fu_1956       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         r_V_fu_1806         |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |       demorgan_fu_1373      |    0    |    0    |    8    |
|          |         tmp2_fu_1391        |    0    |    0    |    8    |
|    and   |         tmp3_fu_1425        |    0    |    0    |    8    |
|          |         p_i_fu_1431         |    0    |    0    |    8    |
|          |       or_cond3_fu_1651      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_i1_fu_1721       |    0    |    0    |    13   |
|          |       tmp_3_i_fu_1727       |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_8_fu_1092        |    0    |    0    |    0    |
|    or    |       or_cond_fu_1269       |    0    |    0    |    8    |
|          |      demorgan1_fu_1563      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |        tmp_35_fu_1640       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_2_fu_1000        |    0    |    0    |    0    |
|          |        tmp_5_fu_1080        |    0    |    0    |    0    |
|          |        tmp_25_fu_1274       |    0    |    0    |    0    |
|          |        tmp_21_fu_1351       |    0    |    0    |    0    |
|   trunc  |        tmp_24_fu_1397       |    0    |    0    |    0    |
|          |        tmp_29_fu_1465       |    0    |    0    |    0    |
|          |        tmp_43_fu_1834       |    0    |    0    |    0    |
|          |        tmp_44_fu_1899       |    0    |    0    |    0    |
|          |        tmp_51_fu_1952       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_9_fu_1068        |    0    |    0    |    0    |
|          |        tmp_s_fu_1084        |    0    |    0    |    0    |
|          |        tmp_10_fu_1110       |    0    |    0    |    0    |
|          |        tmp_13_fu_1133       |    0    |    0    |    0    |
|          |        tmp_7_fu_1146        |    0    |    0    |    0    |
|          |        tmp_19_fu_1177       |    0    |    0    |    0    |
|bitconcatenate|         tmp_fu_1278         |    0    |    0    |    0    |
|          |        tmp26_fu_1290        |    0    |    0    |    0    |
|          |       p_shl_i_fu_1469       |    0    |    0    |    0    |
|          |       p_shl3_i_fu_1709      |    0    |    0    |    0    |
|          |        tmp_40_fu_1838       |    0    |    0    |    0    |
|          |        tmp_48_fu_1921       |    0    |    0    |    0    |
|          |        tmp_52_fu_1999       |    0    |    0    |    0    |
|          |        tmp_54_fu_2028       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_17_cast_fu_1076     |    0    |    0    |    0    |
|          |        tmp_11_fu_1119       |    0    |    0    |    0    |
|          |        tmp_14_fu_1141       |    0    |    0    |    0    |
|          |        tmp_17_fu_1156       |    0    |    0    |    0    |
|          |     tmp_18_cast_fu_1168     |    0    |    0    |    0    |
|          |        tmp_20_fu_1186       |    0    |    0    |    0    |
|          |     tmp_51_cast_fu_1197     |    0    |    0    |    0    |
|          |        tmp_1_fu_1214        |    0    |    0    |    0    |
|          |        tmp_27_fu_1308       |    0    |    0    |    0    |
|          |        tmp_15_fu_1331       |    0    |    0    |    0    |
|          | channel_assign_cast_fu_1436 |    0    |    0    |    0    |
|          |        tmp_28_fu_1452       |    0    |    0    |    0    |
|          |     p_shl_i_cast_fu_1477    |    0    |    0    |    0    |
|   zext   |      tmp4_cast_fu_1686      |    0    |    0    |    0    |
|          |       i_i_cast_fu_1689      |    0    |    0    |    0    |
|          |      i_i_cast1_fu_1693      |    0    |    0    |    0    |
|          |    p_shl3_i_cast_fu_1717    |    0    |    0    |    0    |
|          |       j_i_cast_fu_1739      |    0    |    0    |    0    |
|          |       tmp_4_i_fu_1774       |    0    |    0    |    0    |
|          |     tmp_41_cast_fu_1846     |    0    |    0    |    0    |
|          |        tmp_39_fu_1872       |    0    |    0    |    0    |
|          |        tmp_45_fu_1889       |    0    |    0    |    0    |
|          |        tmp_50_fu_1928       |    0    |    0    |    0    |
|          |        tmp_46_fu_1934       |    0    |    0    |    0    |
|          |        tmp_47_fu_1982       |    0    |    0    |    0    |
|          |        tmp_53_fu_2006       |    0    |    0    |    0    |
|          |        tmp_49_fu_2023       |    0    |    0    |    0    |
|          |        tmp_55_fu_2035       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        tmp_12_fu_1124       |    0    |    0    |    0    |
|          |        tmp_37_fu_1670       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp1_cast_fu_1298      |    0    |    0    |    0    |
|          |        tmp_34_fu_1614       |    0    |    0    |    0    |
|          |      tmp5_cast_fu_1760      |    0    |    0    |    0    |
|   sext   |       tmp_59_i_fu_1769      |    0    |    0    |    0    |
|          |        lhs_V_fu_1798        |    0    |    0    |    0    |
|          |        rhs_V_fu_1802        |    0    |    0    |    0    |
|          |       tmp_60_i_fu_1812      |    0    |    0    |    0    |
|          |        tmp_42_fu_1856       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   247   |   1326  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
| linebuf_val_0_V|    1   |    0   |    0   |
| linebuf_val_1_V|    1   |    0   |    0   |
|   new_pixel_V  |    0   |   16   |    2   |
|window_val_0_V_0|    0   |   16   |    2   |
|window_val_0_V_1|    0   |   16   |    2   |
|window_val_0_V_2|    0   |   16   |    2   |
|window_val_1_V_0|    0   |   16   |    2   |
|window_val_1_V_1|    0   |   16   |    2   |
|window_val_1_V_2|    0   |   16   |    2   |
|window_val_2_V_0|    0   |   16   |    2   |
|window_val_2_V_1|    0   |   16   |    2   |
|window_val_2_V_2|    0   |   16   |    2   |
+----------------+--------+--------+--------+
|      Total     |    2   |   160  |   20   |
+----------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   agg_result_V_1_i_reg_861   |   24   |
|    agg_result_V_i_reg_826    |   24   |
| agg_result_V_load2_i_reg_838 |   24   |
|  agg_result_V_load_i_reg_873 |   24   |
|       channel10_reg_942      |    5   |
|       channel11_reg_953      |    5   |
|       channel12_reg_964      |    5   |
|       channel4_reg_734       |    5   |
|       channel6_reg_908       |    5   |
|       channel7_reg_769       |    5   |
|       channel8_reg_919       |    5   |
|       channel9_reg_896       |    5   |
|      channel_13_reg_2651     |    5   |
|      channel_1_reg_2117      |    5   |
|      channel_2_reg_2268      |    5   |
|      channel_3_reg_2177      |    5   |
|      channel_4_reg_2339      |    5   |
|      channel_5_reg_2501      |    5   |
|      channel_6_reg_2514      |    5   |
|      channel_7_reg_2615      |    5   |
|      channel_8_reg_2566      |    5   |
|      channel_9_reg_2633      |    5   |
|    channel_assign_reg_815    |    5   |
|        channel_reg_699       |    5   |
|     col_assign_1_reg_723     |    4   |
|     col_assign_2_reg_758     |    2   |
|     col_assign_3_reg_791     |    4   |
|     col_assign_4_reg_2556    |    3   |
|      col_assign_reg_711      |    2   |
|         col_reg_2327         |    4   |
|        cond1_reg_2261        |    1   |
|         cond_reg_2240        |    1   |
|      conv_out_V_reg_2469     |   24   |
|       demorgan_reg_2309      |    1   |
|         i_1_reg_2141         |    2   |
|         i_2_reg_2169         |    4   |
|         i_3_reg_2230         |    2   |
|         i_4_reg_2604         |    2   |
|         i_5_reg_2454         |    2   |
|          i_i_reg_850         |    2   |
|          i_reg_2098          |    4   |
|         icmp_reg_2397        |    1   |
|     img_V_addr_1_reg_2151    |   10   |
|     img_V_addr_2_reg_2164    |   10   |
|     img_V_addr_3_reg_2256    |   10   |
|     img_V_addr_4_reg_2506    |   10   |
|      img_V_addr_reg_2146     |   10   |
|         j_1_reg_2477         |    2   |
|          j_i_reg_885         |    2   |
|          j_reg_2247          |    2   |
|linebuf_val_0_V_add_2_reg_2571|    7   |
| linebuf_val_0_V_loa_reg_2596 |    8   |
|linebuf_val_1_V_add_2_reg_2576|    7   |
|linebuf_val_1_V_add_3_reg_2643|    7   |
| linebuf_val_1_V_loa_reg_2581 |    8   |
|  new_pixel_V_addr_2_reg_2625 |    4   |
|  new_pixel_V_addr_3_reg_2656 |    4   |
|       or_cond_reg_2252       |    1   |
|         p_i_reg_2332         |    1   |
|   pool_buffer_size_reg_2287  |   32   |
| pool_buffer_val_0_V_reg_2040 |   24   |
| pool_buffer_val_1_V_reg_2046 |   24   |
| pool_buffer_val_2_V_reg_2053 |   24   |
| pool_buffer_val_3_V_reg_2060 |   24   |
| pool_buffer_val_4_V_reg_2067 |   24   |
| pool_buffer_val_5_V_reg_2074 |   24   |
| pool_buffer_val_6_V_reg_2081 |   24   |
| pool_buffer_val_7_V_1_reg_803|   24   |
| pool_buffer_val_7_V_reg_2088 |   24   |
|      pool_count_reg_2273     |   32   |
|      read_count_reg_2280     |   32   |
|      result_V_4_reg_2492     |   24   |
|     row_assign_1_reg_746     |    2   |
|     row_assign_2_reg_931     |    2   |
|     row_assign_3_reg_780     |    4   |
|      row_assign_reg_677      |    4   |
|         row_reg_2304         |    4   |
|         tmp2_reg_2313        |    1   |
|      tmp4_cast_reg_2401      |    9   |
|         tmp4_reg_2344        |    8   |
|        tmp_16_reg_2235       |    1   |
|     tmp_17_cast_reg_2122     |    9   |
|        tmp_18_reg_2159       |    9   |
|        tmp_21_reg_2297       |    1   |
|        tmp_24_reg_2318       |    1   |
|       tmp_3_i_reg_2464       |    4   |
|         tmp_3_reg_688        |    4   |
|        tmp_45_reg_2519       |   64   |
|        tmp_47_reg_2620       |   64   |
|        tmp_4_reg_2106        |    4   |
|        tmp_53_reg_2638       |   64   |
|       tmp_5_i_reg_2482       |    4   |
|        tmp_5_reg_2127        |    4   |
|        tmp_8_reg_2133        |   10   |
|        tmp_i1_reg_2459       |    5   |
|    weight_V_addr_reg_2487    |    8   |
| window_val_0_V_0_a_1_reg_2349|    4   |
|  window_val_0_V_0_a_reg_2182 |    4   |
|  window_val_0_V_0_l_reg_2406 |    8   |
| window_val_0_V_1_a_1_reg_2354|    4   |
| window_val_0_V_1_a_2_reg_2526|    4   |
|  window_val_0_V_1_a_reg_2187 |    4   |
|  window_val_0_V_1_l_reg_2411 |    8   |
| window_val_0_V_2_a_1_reg_2359|    4   |
| window_val_0_V_2_a_2_reg_2531|    4   |
| window_val_0_V_2_a_3_reg_2586|    4   |
|  window_val_0_V_2_a_reg_2192 |    4   |
|  window_val_0_V_2_l_reg_2416 |    8   |
| window_val_1_V_0_a_1_reg_2364|    4   |
|  window_val_1_V_0_a_reg_2197 |    4   |
|  window_val_1_V_0_l_reg_2421 |    8   |
| window_val_1_V_1_a_1_reg_2369|    4   |
| window_val_1_V_1_a_2_reg_2536|    4   |
|  window_val_1_V_1_a_reg_2202 |    4   |
|  window_val_1_V_1_l_reg_2426 |    8   |
| window_val_1_V_2_a_1_reg_2374|    4   |
| window_val_1_V_2_a_2_reg_2541|    4   |
| window_val_1_V_2_a_3_reg_2591|    4   |
|  window_val_1_V_2_a_reg_2207 |    4   |
|  window_val_1_V_2_l_reg_2431 |    8   |
| window_val_2_V_0_a_1_reg_2379|    4   |
|  window_val_2_V_0_a_reg_2212 |    4   |
|  window_val_2_V_0_l_reg_2436 |    8   |
| window_val_2_V_1_a_1_reg_2384|    4   |
| window_val_2_V_1_a_2_reg_2546|    4   |
|  window_val_2_V_1_a_reg_2217 |    4   |
|  window_val_2_V_1_l_reg_2441 |    8   |
| window_val_2_V_2_a_1_reg_2389|    4   |
| window_val_2_V_2_a_2_reg_2551|    4   |
|  window_val_2_V_2_a_reg_2222 |    4   |
|  window_val_2_V_2_l_reg_2446 |    8   |
+------------------------------+--------+
|             Total            |  1166  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_231       |  p0  |   6  |  10  |   60   ||    25   |
|       grp_access_fu_231       |  p2  |   4  |   0  |    0   ||    17   |
|       grp_access_fu_261       |  p0  |   5  |   7  |   35   ||    21   |
|       grp_access_fu_261       |  p1  |   3  |   8  |   24   ||    13   |
|       grp_access_fu_268       |  p0  |   7  |   7  |   49   ||    29   |
|       grp_access_fu_268       |  p1  |   3  |   8  |   24   ||    13   |
|       grp_access_fu_361       |  p0  |   5  |   4  |   20   ||    21   |
|       grp_access_fu_361       |  p1  |   3  |   8  |   24   ||    13   |
|       grp_access_fu_367       |  p0  |   4  |   4  |   16   ||    17   |
|       grp_access_fu_367       |  p1  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_373       |  p0  |   6  |   4  |   24   ||    25   |
|       grp_access_fu_373       |  p1  |   3  |   8  |   24   ||    13   |
|       grp_access_fu_379       |  p0  |   5  |   4  |   20   ||    21   |
|       grp_access_fu_379       |  p1  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_385       |  p0  |   4  |   4  |   16   ||    17   |
|       grp_access_fu_385       |  p1  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_391       |  p0  |   6  |   4  |   24   ||    25   |
|       grp_access_fu_391       |  p1  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_397       |  p0  |   5  |   4  |   20   ||    21   |
|       grp_access_fu_397       |  p1  |   3  |   8  |   24   ||    13   |
|       grp_access_fu_403       |  p0  |   4  |   4  |   16   ||    17   |
|       grp_access_fu_403       |  p1  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_409       |  p0  |   6  |   4  |   24   ||    25   |
|       grp_access_fu_409       |  p1  |   3  |   8  |   24   ||    13   |
|       grp_access_fu_425       |  p0  |   6  |   4  |   24   ||    25   |
|       grp_access_fu_425       |  p1  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_515       |  p0  |   2  |   8  |   16   ||    9    |
|        channel_reg_699        |  p0  |   2  |   5  |   10   ||    9    |
|       col_assign_reg_711      |  p0  |   2  |   2  |    4   ||    9    |
|        channel4_reg_734       |  p0  |   2  |   5  |   10   ||    9    |
|      row_assign_1_reg_746     |  p0  |   2  |   2  |    4   ||    9    |
|      col_assign_3_reg_791     |  p0  |   2  |   4  |    8   ||    9    |
| pool_buffer_val_7_V_1_reg_803 |  p0  |   2  |  24  |   48   ||    9    |
|     agg_result_V_i_reg_826    |  p0  |   2  |  24  |   48   ||    9    |
|  agg_result_V_load2_i_reg_838 |  p0  |   2  |  24  |   48   ||    9    |
|        channel9_reg_896       |  p0  |   2  |   5  |   10   ||    9    |
|        channel8_reg_919       |  p0  |   2  |   5  |   10   ||    9    |
|       channel12_reg_964       |  p0  |   2  |   5  |   10   ||    9    |
|          grp_fu_1783          |  p10 |   2  |   4  |    8   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   822  || 35.8221 ||   555   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |   247  |  1326  |
|   Memory  |    2   |    -   |    -   |   160  |   20   |
|Multiplexer|    -   |    -   |   35   |    -   |   555  |
|  Register |    -   |    -   |    -   |  1166  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   35   |  1573  |  1901  |
+-----------+--------+--------+--------+--------+--------+
