{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634602379505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634602379509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 18 20:12:59 2021 " "Processing started: Mon Oct 18 20:12:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634602379509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602379509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc-v-32 -c risc-v-32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc-v-32 -c risc-v-32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602379509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634602379989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634602379989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/ex_stage/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/ex_stage/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/ex_stage/alu.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/ex_stage/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../hdl/id_stage/register_file.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../hdl/register.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../hdl/mux2_1.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../hdl/mux4_1.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "../hdl/id_stage/ImmGen.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/ImmGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/comparison_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/comparison_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparison_unit " "Found entity 1: comparison_unit" {  } { { "../hdl/id_stage/comparison_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/comparison_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/mem_stage/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/mem_stage/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../hdl/mem_stage/data_mem.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mem_stage/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/if_stage/text_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/if_stage/text_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_mem " "Found entity 1: text_mem" {  } { { "../hdl/if_stage/text_mem.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/if_stage/text_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/flush_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/flush_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 flush_unit " "Found entity 1: flush_unit" {  } { { "../hdl/flush_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/flush_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../hdl/forwarding_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/stalling_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/stalling_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 stalling_unit " "Found entity 1: stalling_unit" {  } { { "../hdl/stalling_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/stalling_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../hdl/adder.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRANCH Branch control.v(15) " "Verilog HDL Declaration information at control.v(15): object \"BRANCH\" differs only in case from object \"Branch\" in the same scope" {  } { { "../hdl/id_stage/control.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/control.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634602389525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../hdl/id_stage/control.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/main.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/branch_prediction_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/branch_prediction_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_prediction_unit " "Found entity 1: branch_prediction_unit" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/if_stage/pc_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/if_stage/pc_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_selector " "Found entity 1: pc_selector" {  } { { "../hdl/if_stage/pc_selector.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/if_stage/pc_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602389535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389535 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/mem_stage/cache_fsm.v " "Can't analyze file -- file ../hdl/mem_stage/cache_fsm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1634602389538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634602389589 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_RegWrite main.v(16) " "Verilog HDL or VHDL warning at main.v(16): object \"ID_RegWrite\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389593 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_RegWrite main.v(16) " "Verilog HDL or VHDL warning at main.v(16): object \"EX_RegWrite\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389593 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_RegWrite main.v(16) " "Verilog HDL or VHDL warning at main.v(16): object \"MEM_RegWrite\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389593 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_MemWrite main.v(17) " "Verilog HDL or VHDL warning at main.v(17): object \"ID_MemWrite\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389593 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MemWrite main.v(17) " "Verilog HDL or VHDL warning at main.v(17): object \"EX_MemWrite\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389594 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_MemWrite main.v(17) " "Verilog HDL or VHDL warning at main.v(17): object \"WB_MemWrite\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389594 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_MemRead main.v(18) " "Verilog HDL or VHDL warning at main.v(18): object \"ID_MemRead\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389594 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_MemRead main.v(18) " "Verilog HDL or VHDL warning at main.v(18): object \"WB_MemRead\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389594 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_PCSrc main.v(19) " "Verilog HDL or VHDL warning at main.v(19): object \"EX_PCSrc\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389594 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_PCSrc main.v(19) " "Verilog HDL or VHDL warning at main.v(19): object \"MEM_PCSrc\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389594 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_PCSrc main.v(19) " "Verilog HDL or VHDL warning at main.v(19): object \"WB_PCSrc\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389594 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_ALUSrc main.v(20) " "Verilog HDL or VHDL warning at main.v(20): object \"ID_ALUSrc\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389594 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_ALUSrc main.v(20) " "Verilog HDL or VHDL warning at main.v(20): object \"MEM_ALUSrc\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389594 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_ALUSrc main.v(20) " "Verilog HDL or VHDL warning at main.v(20): object \"WB_ALUSrc\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389594 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_ALUOp main.v(21) " "Verilog HDL or VHDL warning at main.v(21): object \"ID_ALUOp\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389594 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_ALUOp main.v(21) " "Verilog HDL or VHDL warning at main.v(21): object \"MEM_ALUOp\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389594 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_ALUOp main.v(21) " "Verilog HDL or VHDL warning at main.v(21): object \"WB_ALUOp\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389594 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_FlagSel main.v(22) " "Verilog HDL or VHDL warning at main.v(22): object \"EX_FlagSel\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389595 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_FlagSel main.v(22) " "Verilog HDL or VHDL warning at main.v(22): object \"MEM_FlagSel\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389595 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_FlagSel main.v(22) " "Verilog HDL or VHDL warning at main.v(22): object \"WB_FlagSel\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389595 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_MemLen main.v(23) " "Verilog HDL or VHDL warning at main.v(23): object \"ID_MemLen\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389595 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MemLen main.v(23) " "Verilog HDL or VHDL warning at main.v(23): object \"EX_MemLen\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389595 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_MemLen main.v(23) " "Verilog HDL or VHDL warning at main.v(23): object \"WB_MemLen\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389595 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_Branch main.v(25) " "Verilog HDL or VHDL warning at main.v(25): object \"EX_Branch\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389595 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_Branch main.v(25) " "Verilog HDL or VHDL warning at main.v(25): object \"MEM_Branch\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389595 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_Branch main.v(25) " "Verilog HDL or VHDL warning at main.v(25): object \"WB_Branch\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389595 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_Jump main.v(26) " "Verilog HDL or VHDL warning at main.v(26): object \"EX_Jump\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389595 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_Jump main.v(26) " "Verilog HDL or VHDL warning at main.v(26): object \"MEM_Jump\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389595 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_Jump main.v(26) " "Verilog HDL or VHDL warning at main.v(26): object \"WB_Jump\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602389595 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:PC " "Elaborating entity \"register\" for hierarchy \"register:PC\"" {  } { { "../hdl/main.v" "PC" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602389632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:sequential_adder " "Elaborating entity \"adder\" for hierarchy \"adder:sequential_adder\"" {  } { { "../hdl/main.v" "sequential_adder" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602389636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_mem text_mem:text_mem " "Elaborating entity \"text_mem\" for hierarchy \"text_mem:text_mem\"" {  } { { "../hdl/main.v" "text_mem" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602389641 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "hdl/if_stage/text.mem text_mem.v(12) " "Verilog HDL File I/O error at text_mem.v(12): can't open Verilog Design File \"hdl/if_stage/text.mem\"" {  } { { "../hdl/if_stage/text_mem.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/if_stage/text_mem.v" 12 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602389644 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "text_mem:text_mem " "Can't elaborate user hierarchy \"text_mem:text_mem\"" {  } { { "../hdl/main.v" "text_mem" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 85 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602389645 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/synthesis/output_files/risc-v-32.map.smsg " "Generated suppressed messages file C:/Users/david/Desktop/Logic Design Projects/risc-v-32/synthesis/output_files/risc-v-32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389672 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634602389726 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 18 20:13:09 2021 " "Processing ended: Mon Oct 18 20:13:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634602389726 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634602389726 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634602389726 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602389726 ""}
