<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Apr 12 11:02:06 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk5 [get_nets \CPU/alu_cin_N_949]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk4 [get_nets CK_keep_N_7]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk3 [get_nets \Fast_CK/RIN]
            26 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 987.830ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \Fast_CK/divider.count_4817__i0  (from \Fast_CK/RIN +)
   Destination:    FD1S3AX    D              \Fast_CK/divider.count_4817__i0  (to \Fast_CK/RIN +)

   Delay:                  11.870ns  (22.5% logic, 77.5% route), 3 logic levels.

 Constraint Details:

     11.870ns data_path \Fast_CK/divider.count_4817__i0 to \Fast_CK/divider.count_4817__i0 meets
    1000.000ns delay constraint less
      0.300ns L_S requirement (totaling 999.700ns) by 987.830ns

 Path Details: \Fast_CK/divider.count_4817__i0 to \Fast_CK/divider.count_4817__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              \Fast_CK/divider.count_4817__i0 (from \Fast_CK/RIN)
Route         6   e 3.758                                  \Fast_CK/divider.count[0]
LUT4        ---     0.922              A to Z              \Fast_CK/i3_3_lut_4_lut
Route         3   e 3.115                                  \Fast_CK/n7
LUT4        ---     0.922              C to Z              \Fast_CK/divider.count_4817_mux_6_i1_3_lut
Route         1   e 2.324                                  \Fast_CK/n31
                  --------
                   11.870  (22.5% logic, 77.5% route), 3 logic levels.


Passed:  The following path meets requirements by 987.830ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \Fast_CK/divider.count_4817__i0  (from \Fast_CK/RIN +)
   Destination:    FD1S3AX    D              \Fast_CK/divider.count_4817__i1  (to \Fast_CK/RIN +)

   Delay:                  11.870ns  (22.5% logic, 77.5% route), 3 logic levels.

 Constraint Details:

     11.870ns data_path \Fast_CK/divider.count_4817__i0 to \Fast_CK/divider.count_4817__i1 meets
    1000.000ns delay constraint less
      0.300ns L_S requirement (totaling 999.700ns) by 987.830ns

 Path Details: \Fast_CK/divider.count_4817__i0 to \Fast_CK/divider.count_4817__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              \Fast_CK/divider.count_4817__i0 (from \Fast_CK/RIN)
Route         6   e 3.758                                  \Fast_CK/divider.count[0]
LUT4        ---     0.922              A to Z              \Fast_CK/i3_3_lut_4_lut
Route         3   e 3.115                                  \Fast_CK/n7
LUT4        ---     0.922              C to Z              \Fast_CK/divider.count_4817_mux_6_i2_4_lut
Route         1   e 2.324                                  \Fast_CK/n30
                  --------
                   11.870  (22.5% logic, 77.5% route), 3 logic levels.


Passed:  The following path meets requirements by 987.830ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \Fast_CK/divider.count_4817__i0  (from \Fast_CK/RIN +)
   Destination:    FD1S3AX    D              \Fast_CK/divider.count_4817__i2  (to \Fast_CK/RIN +)

   Delay:                  11.870ns  (22.5% logic, 77.5% route), 3 logic levels.

 Constraint Details:

     11.870ns data_path \Fast_CK/divider.count_4817__i0 to \Fast_CK/divider.count_4817__i2 meets
    1000.000ns delay constraint less
      0.300ns L_S requirement (totaling 999.700ns) by 987.830ns

 Path Details: \Fast_CK/divider.count_4817__i0 to \Fast_CK/divider.count_4817__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              \Fast_CK/divider.count_4817__i0 (from \Fast_CK/RIN)
Route         6   e 3.758                                  \Fast_CK/divider.count[0]
LUT4        ---     0.922              A to Z              \Fast_CK/i3_3_lut_4_lut
Route         3   e 3.115                                  \Fast_CK/n7
LUT4        ---     0.922              B to Z              \Fast_CK/i15075_3_lut_4_lut
Route         1   e 2.324                                  \Fast_CK/n29
                  --------
                   11.870  (22.5% logic, 77.5% route), 3 logic levels.

Report: 12.170 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets TCK]
            223 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 979.766ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             Sensor_Controller.state_i1  (from TCK +)
   Destination:    FD1S3DX    D              Sensor_Controller.state_i1  (to TCK +)

   Delay:                  19.934ns  (22.7% logic, 77.3% route), 5 logic levels.

 Constraint Details:

     19.934ns data_path Sensor_Controller.state_i1 to Sensor_Controller.state_i1 meets
    1000.000ns delay constraint less
      0.300ns L_S requirement (totaling 999.700ns) by 979.766ns

 Path Details: Sensor_Controller.state_i1 to Sensor_Controller.state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              Sensor_Controller.state_i1 (from TCK)
Route         8   e 3.965                                  Sensor_Controller.state[1]
LUT4        ---     0.922              A to Z              i1_2_lut_adj_406
Route         4   e 3.322                                  n20129
LUT4        ---     0.922              D to Z              i3_4_lut_adj_405
Route         1   e 2.324                                  n29399
LUT4        ---     0.922              A to Z              i2958_3_lut
Route         5   e 3.482                                  n9075
LUT4        ---     0.922              A to Z              i14505_3_lut_4_lut
Route         1   e 2.324                                  Sensor_Controller.state_4__N_88[1]
                  --------
                   19.934  (22.7% logic, 77.3% route), 5 logic levels.


Passed:  The following path meets requirements by 979.766ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             Sensor_Controller.state_i1  (from TCK +)
   Destination:    FD1S3DX    D              Sensor_Controller.state_i2  (to TCK +)

   Delay:                  19.934ns  (22.7% logic, 77.3% route), 5 logic levels.

 Constraint Details:

     19.934ns data_path Sensor_Controller.state_i1 to Sensor_Controller.state_i2 meets
    1000.000ns delay constraint less
      0.300ns L_S requirement (totaling 999.700ns) by 979.766ns

 Path Details: Sensor_Controller.state_i1 to Sensor_Controller.state_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              Sensor_Controller.state_i1 (from TCK)
Route         8   e 3.965                                  Sensor_Controller.state[1]
LUT4        ---     0.922              A to Z              i1_2_lut_adj_406
Route         4   e 3.322                                  n20129
LUT4        ---     0.922              D to Z              i3_4_lut_adj_405
Route         1   e 2.324                                  n29399
LUT4        ---     0.922              A to Z              i2958_3_lut
Route         5   e 3.482                                  n9075
LUT4        ---     0.922              C to Z              i14693_4_lut
Route         1   e 2.324                                  Sensor_Controller.state_4__N_88[2]
                  --------
                   19.934  (22.7% logic, 77.3% route), 5 logic levels.


Passed:  The following path meets requirements by 979.766ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             Sensor_Controller.state_i1  (from TCK +)
   Destination:    FD1S3DX    D              Sensor_Controller.state_i3  (to TCK +)

   Delay:                  19.934ns  (22.7% logic, 77.3% route), 5 logic levels.

 Constraint Details:

     19.934ns data_path Sensor_Controller.state_i1 to Sensor_Controller.state_i3 meets
    1000.000ns delay constraint less
      0.300ns L_S requirement (totaling 999.700ns) by 979.766ns

 Path Details: Sensor_Controller.state_i1 to Sensor_Controller.state_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              Sensor_Controller.state_i1 (from TCK)
Route         8   e 3.965                                  Sensor_Controller.state[1]
LUT4        ---     0.922              A to Z              i1_2_lut_adj_406
Route         4   e 3.322                                  n20129
LUT4        ---     0.922              D to Z              i3_4_lut_adj_405
Route         1   e 2.324                                  n29399
LUT4        ---     0.922              A to Z              i2958_3_lut
Route         5   e 3.482                                  n9075
LUT4        ---     0.922              A to Z              i14509_3_lut_4_lut
Route         1   e 2.324                                  Sensor_Controller.state_4__N_88[3]
                  --------
                   19.934  (22.7% logic, 77.3% route), 5 logic levels.

Report: 20.234 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets FCK]
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 495.001ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             TCK_552  (from FCK +)
   Destination:    OFS1P3IX   D              FHI_618  (to FCK +)

   Delay:                   4.586ns  (38.2% logic, 61.8% route), 2 logic levels.

 Constraint Details:

      4.586ns data_path TCK_552 to FHI_618 meets
    500.000ns delay constraint less
      0.413ns I_S requirement (totaling 499.587ns) by 495.001ns

 Path Details: TCK_552 to FHI_618

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              TCK_552 (from FCK)
Route        20   e 0.012                                  TCK
LUT4        ---     0.922              B to Z              TXB_I_0_2_lut
Route         2   e 2.823                                  TP1_N_272
                  --------
                    4.586  (38.2% logic, 61.8% route), 2 logic levels.


Passed:  The following path meets requirements by 495.001ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             TCK_552  (from FCK +)
   Destination:    OFS1P3IX   D              xdac_i1  (to FCK +)

   Delay:                   4.586ns  (38.2% logic, 61.8% route), 2 logic levels.

 Constraint Details:

      4.586ns data_path TCK_552 to xdac_i1 meets
    500.000ns delay constraint less
      0.413ns I_S requirement (totaling 499.587ns) by 495.001ns

 Path Details: TCK_552 to xdac_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              TCK_552 (from FCK)
Route        20   e 0.012                                  TCK
LUT4        ---     0.922              B to Z              TXB_I_0_2_lut
Route         2   e 2.823                                  TP1_N_272
                  --------
                    4.586  (38.2% logic, 61.8% route), 2 logic levels.


Passed:  The following path meets requirements by 995.613ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             TCK_552  (from FCK +)
   Destination:    FD1S3AX    D              TCK_552  (to FCK -)

   Delay:                   4.087ns  (42.8% logic, 57.2% route), 2 logic levels.

 Constraint Details:

      4.087ns data_path TCK_552 to TCK_552 meets
    1000.000ns delay constraint less
      0.300ns L_S requirement (totaling 999.700ns) by 995.613ns

 Path Details: TCK_552 to TCK_552

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              TCK_552 (from FCK)
Route        20   e 0.012                                  TCK
LUT4        ---     0.922              A to Z              TCK_keep_I_0_1_lut
Route         1   e 2.324                                  TCK_keep_N_426
                  --------
                    4.087  (42.8% logic, 57.2% route), 2 logic levels.

Report: 4.999 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets CK]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 923.569ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             RESET_550  (from CK +)
   Destination:    FD1P3JX    PD             \CPU/reg_L_i0_i7  (to CK +)

   Delay:                  76.131ns  (24.7% logic, 75.3% route), 20 logic levels.

 Constraint Details:

     76.131ns data_path RESET_550 to \CPU/reg_L_i0_i7 meets
    1000.000ns delay constraint less
      0.300ns L_S requirement (totaling 999.700ns) by 923.569ns

 Path Details: RESET_550 to \CPU/reg_L_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              RESET_550 (from CK)
Route        81   e 6.269                                  RESET_N_280
EBSR_R2O    ---     3.360           RSTA to DOA[9]         \ROM/ROM_0_0_0_3
Route       165   e 8.824                                  prog_data[0]
LUT4        ---     0.922              B to Z              \CPU/i23434_4_lut_else_4_lut
Route         1   e 0.020                                  \CPU/n37096
MUXL5       ---     0.436           BLUT to Z              \CPU/i25611
Route        10   e 3.981                                  \CPU/n18576
LUT4        ---     0.922              C to Z              \CPU/i23254_then_3_lut
Route         1   e 0.020                                  \CPU/n37070
MUXL5       ---     0.436           ALUT to Z              \CPU/i25593
Route         7   e 3.725                                  \CPU/n33369
LUT4        ---     0.922              A to Z              \CPU/i14891_2_lut_3_lut
Route         2   e 2.823                                  \CPU/n126_adj_1145
LUT4        ---     0.922              C to Z              \CPU/prog_data_6__I_0_728_Mux_2_i127_3_lut_4_lut
Route         4   e 3.322                                  \CPU/alu_in_y[2]
A1_TO_F     ---     0.922           A[2] to S[2]           \CPU/sub_11_add_2_3
Route         3   e 3.979                                  \CPU/CPU_ALU.result_8__N_653[1]
LUT4        ---     0.922              A to Z              \CPU/i5150_2_lut_3_lut
Route         3   e 3.115                                  \CPU/n6_adj_1035
LUT4        ---     0.922              B to Z              \CPU/i5166_2_lut_3_lut
Route         3   e 3.115                                  \CPU/n10
LUT4        ---     0.922              B to Z              \CPU/i5182_2_lut_3_lut
Route         2   e 2.823                                  \CPU/n14
LUT4        ---     0.922              B to Z              \CPU/CPU_ALU.result_8__I_97_i8_3_lut
Route         1   e 2.324                                  \CPU/CPU_ALU.result_8__N_617[7]
LUT4        ---     0.922           D[8] to Z              \CPU/alu_ctrl_3__I_0_Mux_7_i776
Route         1   e 2.324                                  \CPU/n7_adj_1260
LUT4        ---     0.922              A to Z              \CPU/alu_ctrl_3__I_0_Mux_7_i15_3_lut
Route         6   e 3.614                                  \CPU/alu_out[7]
LUT4        ---     0.922              C to Z              \CPU/reg_L[7]_bdd_3_lut_24460_4_lut
Route         1   e 0.020                                  \CPU/n35126
MUXL5       ---     0.436           ALUT to Z              \CPU/i24462
Route         1   e 2.324                                  \CPU/n35129
LUT4        ---     0.922              A to Z              \CPU/i23075_2_lut
Route         1   e 0.020                                  \CPU/n32484
MUXL5       ---     0.436           BLUT to Z              \CPU/i64
Route         1   e 2.324                                  \CPU/n38_adj_1235
LUT4        ---     0.922              C to Z              \CPU/i10608_4_lut_4_lut
Route         1   e 2.324                                  \CPU/n20730
                  --------
                   76.131  (24.7% logic, 75.3% route), 20 logic levels.


Passed:  The following path meets requirements by 923.569ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             RESET_550  (from CK +)
   Destination:    FD1P3JX    PD             \CPU/reg_L_i0_i7  (to CK +)

   Delay:                  76.131ns  (24.7% logic, 75.3% route), 20 logic levels.

 Constraint Details:

     76.131ns data_path RESET_550 to \CPU/reg_L_i0_i7 meets
    1000.000ns delay constraint less
      0.300ns L_S requirement (totaling 999.700ns) by 923.569ns

 Path Details: RESET_550 to \CPU/reg_L_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              RESET_550 (from CK)
Route        81   e 6.269                                  RESET_N_280
EBSR_R2O    ---     3.360           RSTA to DOA[9]         \ROM/ROM_0_0_0_3
Route       165   e 8.824                                  prog_data[0]
LUT4        ---     0.922              B to Z              \CPU/i23434_4_lut_then_4_lut
Route         1   e 0.020                                  \CPU/n37097
MUXL5       ---     0.436           ALUT to Z              \CPU/i25611
Route        10   e 3.981                                  \CPU/n18576
LUT4        ---     0.922              C to Z              \CPU/i23254_then_3_lut
Route         1   e 0.020                                  \CPU/n37070
MUXL5       ---     0.436           ALUT to Z              \CPU/i25593
Route         7   e 3.725                                  \CPU/n33369
LUT4        ---     0.922              A to Z              \CPU/i14892_2_lut_3_lut
Route         2   e 2.823                                  \CPU/n126_adj_1142
LUT4        ---     0.922              C to Z              \CPU/prog_data_6__I_0_728_Mux_1_i127_3_lut_4_lut
Route         4   e 3.322                                  \CPU/alu_in_y[1]
A1_TO_F     ---     0.922           A[2] to S[2]           \CPU/sub_11_add_2_3
Route         3   e 3.979                                  \CPU/CPU_ALU.result_8__N_653[1]
LUT4        ---     0.922              A to Z              \CPU/i5150_2_lut_3_lut
Route         3   e 3.115                                  \CPU/n6_adj_1035
LUT4        ---     0.922              B to Z              \CPU/i5166_2_lut_3_lut
Route         3   e 3.115                                  \CPU/n10
LUT4        ---     0.922              B to Z              \CPU/i5182_2_lut_3_lut
Route         2   e 2.823                                  \CPU/n14
LUT4        ---     0.922              B to Z              \CPU/CPU_ALU.result_8__I_97_i8_3_lut
Route         1   e 2.324                                  \CPU/CPU_ALU.result_8__N_617[7]
LUT4        ---     0.922           D[8] to Z              \CPU/alu_ctrl_3__I_0_Mux_7_i776
Route         1   e 2.324                                  \CPU/n7_adj_1260
LUT4        ---     0.922              A to Z              \CPU/alu_ctrl_3__I_0_Mux_7_i15_3_lut
Route         6   e 3.614                                  \CPU/alu_out[7]
LUT4        ---     0.922              C to Z              \CPU/reg_L[7]_bdd_3_lut_24460_4_lut
Route         1   e 0.020                                  \CPU/n35126
MUXL5       ---     0.436           ALUT to Z              \CPU/i24462
Route         1   e 2.324                                  \CPU/n35129
LUT4        ---     0.922              A to Z              \CPU/i23075_2_lut
Route         1   e 0.020                                  \CPU/n32484
MUXL5       ---     0.436           BLUT to Z              \CPU/i64
Route         1   e 2.324                                  \CPU/n38_adj_1235
LUT4        ---     0.922              C to Z              \CPU/i10608_4_lut_4_lut
Route         1   e 2.324                                  \CPU/n20730
                  --------
                   76.131  (24.7% logic, 75.3% route), 20 logic levels.


Passed:  The following path meets requirements by 923.569ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             RESET_550  (from CK +)
   Destination:    FD1P3JX    PD             \CPU/reg_L_i0_i7  (to CK +)

   Delay:                  76.131ns  (24.7% logic, 75.3% route), 20 logic levels.

 Constraint Details:

     76.131ns data_path RESET_550 to \CPU/reg_L_i0_i7 meets
    1000.000ns delay constraint less
      0.300ns L_S requirement (totaling 999.700ns) by 923.569ns

 Path Details: RESET_550 to \CPU/reg_L_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.829             CK to Q              RESET_550 (from CK)
Route        81   e 6.269                                  RESET_N_280
EBSR_R2O    ---     3.360           RSTA to DOA[9]         \ROM/ROM_0_0_0_3
Route       165   e 8.824                                  prog_data[0]
LUT4        ---     0.922              B to Z              \CPU/i23434_4_lut_else_4_lut
Route         1   e 0.020                                  \CPU/n37096
MUXL5       ---     0.436           BLUT to Z              \CPU/i25611
Route        10   e 3.981                                  \CPU/n18576
LUT4        ---     0.922              C to Z              \CPU/i23254_then_3_lut
Route         1   e 0.020                                  \CPU/n37070
MUXL5       ---     0.436           ALUT to Z              \CPU/i25593
Route         7   e 3.725                                  \CPU/n33369
LUT4        ---     0.922              A to Z              \CPU/i14892_2_lut_3_lut
Route         2   e 2.823                                  \CPU/n126_adj_1142
LUT4        ---     0.922              C to Z              \CPU/prog_data_6__I_0_728_Mux_1_i127_3_lut_4_lut
Route         4   e 3.322                                  \CPU/alu_in_y[1]
A1_TO_F     ---     0.922           A[2] to S[2]           \CPU/sub_11_add_2_3
Route         3   e 3.979                                  \CPU/CPU_ALU.result_8__N_653[1]
LUT4        ---     0.922              A to Z              \CPU/i5150_2_lut_3_lut
Route         3   e 3.115                                  \CPU/n6_adj_1035
LUT4        ---     0.922              B to Z              \CPU/i5166_2_lut_3_lut
Route         3   e 3.115                                  \CPU/n10
LUT4        ---     0.922              B to Z              \CPU/i5182_2_lut_3_lut
Route         2   e 2.823                                  \CPU/n14
LUT4        ---     0.922              B to Z              \CPU/CPU_ALU.result_8__I_97_i8_3_lut
Route         1   e 2.324                                  \CPU/CPU_ALU.result_8__N_617[7]
LUT4        ---     0.922           D[8] to Z              \CPU/alu_ctrl_3__I_0_Mux_7_i776
Route         1   e 2.324                                  \CPU/n7_adj_1260
LUT4        ---     0.922              A to Z              \CPU/alu_ctrl_3__I_0_Mux_7_i15_3_lut
Route         6   e 3.614                                  \CPU/alu_out[7]
LUT4        ---     0.922              C to Z              \CPU/reg_L[7]_bdd_3_lut_24460_4_lut
Route         1   e 0.020                                  \CPU/n35126
MUXL5       ---     0.436           ALUT to Z              \CPU/i24462
Route         1   e 2.324                                  \CPU/n35129
LUT4        ---     0.922              A to Z              \CPU/i23075_2_lut
Route         1   e 0.020                                  \CPU/n32484
MUXL5       ---     0.436           BLUT to Z              \CPU/i64
Route         1   e 2.324                                  \CPU/n38_adj_1235
LUT4        ---     0.922              C to Z              \CPU/i10608_4_lut_4_lut
Route         1   e 2.324                                  \CPU/n20730
                  --------
                   76.131  (24.7% logic, 75.3% route), 20 logic levels.

Report: 76.431 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk5 [get_nets \CPU/alu_cin_N_949]      |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk4 [get_nets CK_keep_N_7]             |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets \Fast_CK/RIN]            |  1000.000 ns|    12.170 ns|     3  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets TCK]                     |  1000.000 ns|    20.234 ns|     5  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets FCK]                     |  1000.000 ns|     9.998 ns|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CK]                      |  1000.000 ns|    76.431 ns|    20  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  631634 paths, 2187 nets, and 6863 connections (97.3% coverage)


Peak memory: 134963200 bytes, TRCE: 11067392 bytes, DLYMAN: 659456 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
