// Seed: 1284990607
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = ~id_4;
  wire id_7;
  ;
  assign id_2 = id_7;
endmodule
module module_0 (
    module_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  buf primCall (id_2, id_3);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 (
    output tri1 id_0
    , id_8,
    output uwire id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    output tri id_5,
    input tri id_6
);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_4 = -1;
  nand primCall (id_4, id_6, id_3, id_8, id_2);
  assign id_0 = 1'h0;
endmodule
