# calc_2
Developing a verification environment for RTL design of a calculator by using System Verilog
