Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 29 19:40:14 2021
| Host         : DESKTOP-3QO6TRU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DIDACOMP_2_timing_summary_routed.rpt -pb DIDACOMP_2_timing_summary_routed.pb -rpx DIDACOMP_2_timing_summary_routed.rpx -warn_on_violation
| Design       : DIDACOMP_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.414        0.000                      0                  360        0.107        0.000                      0                  360        3.750        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.414        0.000                      0                  360        0.107        0.000                      0                  360        3.750        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 3.055ns (54.686%)  route 2.531ns (45.314%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.725     5.328    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  DEBOUNCE/Timer_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DEBOUNCE/Timer_count_reg[7]/Q
                         net (fo=3, routed)           0.954     6.738    DEBOUNCE/Timer_count_reg[7]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.394 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.665 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.577     9.242    DEBOUNCE/State1
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.329     9.571 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.571    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.121 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.121    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.691 r  DEBOUNCE/Timer_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.691    DEBOUNCE/Timer_count_reg[20]_i_1_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.914 r  DEBOUNCE/Timer_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.914    DEBOUNCE/Timer_count_reg[24]_i_1_n_7
    SLICE_X0Y58          FDRE                                         r  DEBOUNCE/Timer_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.604    15.027    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  DEBOUNCE/Timer_count_reg[24]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y58          FDRE (Setup_fdre_C_D)        0.062    15.328    DEBOUNCE/Timer_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 3.052ns (54.662%)  route 2.531ns (45.338%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.725     5.328    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  DEBOUNCE/Timer_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DEBOUNCE/Timer_count_reg[7]/Q
                         net (fo=3, routed)           0.954     6.738    DEBOUNCE/Timer_count_reg[7]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.394 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.665 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.577     9.242    DEBOUNCE/State1
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.329     9.571 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.571    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.121 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.121    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.911 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.911    DEBOUNCE/Timer_count_reg[20]_i_1_n_6
    SLICE_X0Y57          FDRE                                         r  DEBOUNCE/Timer_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.604    15.027    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  DEBOUNCE/Timer_count_reg[21]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)        0.062    15.328    DEBOUNCE/Timer_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 3.031ns (54.491%)  route 2.531ns (45.509%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.725     5.328    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  DEBOUNCE/Timer_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DEBOUNCE/Timer_count_reg[7]/Q
                         net (fo=3, routed)           0.954     6.738    DEBOUNCE/Timer_count_reg[7]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.394 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.665 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.577     9.242    DEBOUNCE/State1
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.329     9.571 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.571    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.121 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.121    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.890 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.890    DEBOUNCE/Timer_count_reg[20]_i_1_n_4
    SLICE_X0Y57          FDRE                                         r  DEBOUNCE/Timer_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.604    15.027    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  DEBOUNCE/Timer_count_reg[23]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)        0.062    15.328    DEBOUNCE/Timer_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 2.957ns (53.877%)  route 2.531ns (46.123%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.725     5.328    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  DEBOUNCE/Timer_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DEBOUNCE/Timer_count_reg[7]/Q
                         net (fo=3, routed)           0.954     6.738    DEBOUNCE/Timer_count_reg[7]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.394 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.665 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.577     9.242    DEBOUNCE/State1
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.329     9.571 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.571    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.121 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.121    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.816 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.816    DEBOUNCE/Timer_count_reg[20]_i_1_n_5
    SLICE_X0Y57          FDRE                                         r  DEBOUNCE/Timer_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.604    15.027    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  DEBOUNCE/Timer_count_reg[22]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)        0.062    15.328    DEBOUNCE/Timer_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 2.941ns (53.742%)  route 2.531ns (46.258%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.725     5.328    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  DEBOUNCE/Timer_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DEBOUNCE/Timer_count_reg[7]/Q
                         net (fo=3, routed)           0.954     6.738    DEBOUNCE/Timer_count_reg[7]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.394 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.665 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.577     9.242    DEBOUNCE/State1
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.329     9.571 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.571    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.121 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.121    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.800 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.800    DEBOUNCE/Timer_count_reg[20]_i_1_n_7
    SLICE_X0Y57          FDRE                                         r  DEBOUNCE/Timer_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.604    15.027    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  DEBOUNCE/Timer_count_reg[20]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)        0.062    15.328    DEBOUNCE/Timer_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.938ns (53.717%)  route 2.531ns (46.283%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.725     5.328    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  DEBOUNCE/Timer_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DEBOUNCE/Timer_count_reg[7]/Q
                         net (fo=3, routed)           0.954     6.738    DEBOUNCE/Timer_count_reg[7]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.394 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.665 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.577     9.242    DEBOUNCE/State1
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.329     9.571 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.571    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.121 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.121    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.797 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.797    DEBOUNCE/Timer_count_reg[16]_i_1_n_6
    SLICE_X0Y56          FDRE                                         r  DEBOUNCE/Timer_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.605    15.028    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  DEBOUNCE/Timer_count_reg[17]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)        0.062    15.329    DEBOUNCE/Timer_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 2.917ns (53.538%)  route 2.531ns (46.462%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.725     5.328    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  DEBOUNCE/Timer_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DEBOUNCE/Timer_count_reg[7]/Q
                         net (fo=3, routed)           0.954     6.738    DEBOUNCE/Timer_count_reg[7]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.394 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.665 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.577     9.242    DEBOUNCE/State1
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.329     9.571 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.571    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.121 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.121    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.776 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.776    DEBOUNCE/Timer_count_reg[16]_i_1_n_4
    SLICE_X0Y56          FDRE                                         r  DEBOUNCE/Timer_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.605    15.028    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  DEBOUNCE/Timer_count_reg[19]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)        0.062    15.329    DEBOUNCE/Timer_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.843ns (52.899%)  route 2.531ns (47.101%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.725     5.328    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  DEBOUNCE/Timer_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DEBOUNCE/Timer_count_reg[7]/Q
                         net (fo=3, routed)           0.954     6.738    DEBOUNCE/Timer_count_reg[7]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.394 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.665 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.577     9.242    DEBOUNCE/State1
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.329     9.571 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.571    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.121 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.121    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.702 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.702    DEBOUNCE/Timer_count_reg[16]_i_1_n_5
    SLICE_X0Y56          FDRE                                         r  DEBOUNCE/Timer_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.605    15.028    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  DEBOUNCE/Timer_count_reg[18]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)        0.062    15.329    DEBOUNCE/Timer_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.827ns (52.758%)  route 2.531ns (47.242%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.725     5.328    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  DEBOUNCE/Timer_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DEBOUNCE/Timer_count_reg[7]/Q
                         net (fo=3, routed)           0.954     6.738    DEBOUNCE/Timer_count_reg[7]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.394 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.665 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.577     9.242    DEBOUNCE/State1
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.329     9.571 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.571    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.121 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.121    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.686 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.686    DEBOUNCE/Timer_count_reg[16]_i_1_n_7
    SLICE_X0Y56          FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.605    15.028    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)        0.062    15.329    DEBOUNCE/Timer_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 2.824ns (52.732%)  route 2.531ns (47.268%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.725     5.328    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  DEBOUNCE/Timer_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  DEBOUNCE/Timer_count_reg[7]/Q
                         net (fo=3, routed)           0.954     6.738    DEBOUNCE/Timer_count_reg[7]
    SLICE_X1Y56          LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_6_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.394 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.665 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.577     9.242    DEBOUNCE/State1
    SLICE_X0Y52          LUT2 (Prop_lut2_I0_O)        0.329     9.571 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.571    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.121 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.121    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.235 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.235    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.349 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.683 r  DEBOUNCE/Timer_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.683    DEBOUNCE/Timer_count_reg[12]_i_1_n_6
    SLICE_X0Y55          FDRE                                         r  DEBOUNCE/Timer_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.605    15.028    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  DEBOUNCE/Timer_count_reg[13]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)        0.062    15.329    DEBOUNCE/Timer_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  4.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RAM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.489%)  route 0.245ns (63.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X5Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RAM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  DATA_PATH/reg_ADDR_RAM_reg[3]/Q
                         net (fo=13, routed)          0.245     1.905    DATA_PATH/RAM_reg_0_15_0_0/A3
    SLICE_X2Y64          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.872     2.037    DATA_PATH/RAM_reg_0_15_0_0/WCLK
    SLICE_X2Y64          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y64          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.797    DATA_PATH/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RAM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_10_10/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.489%)  route 0.245ns (63.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X5Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RAM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  DATA_PATH/reg_ADDR_RAM_reg[3]/Q
                         net (fo=13, routed)          0.245     1.905    DATA_PATH/RAM_reg_0_15_10_10/A3
    SLICE_X2Y64          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_10_10/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.872     2.037    DATA_PATH/RAM_reg_0_15_10_10/WCLK
    SLICE_X2Y64          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_10_10/SP/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y64          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.797    DATA_PATH/RAM_reg_0_15_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RAM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_11_11/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.489%)  route 0.245ns (63.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X5Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RAM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  DATA_PATH/reg_ADDR_RAM_reg[3]/Q
                         net (fo=13, routed)          0.245     1.905    DATA_PATH/RAM_reg_0_15_11_11/A3
    SLICE_X2Y64          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_11_11/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.872     2.037    DATA_PATH/RAM_reg_0_15_11_11/WCLK
    SLICE_X2Y64          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_11_11/SP/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y64          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.797    DATA_PATH/RAM_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RAM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_1_1/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.489%)  route 0.245ns (63.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X5Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RAM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  DATA_PATH/reg_ADDR_RAM_reg[3]/Q
                         net (fo=13, routed)          0.245     1.905    DATA_PATH/RAM_reg_0_15_1_1/A3
    SLICE_X2Y64          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_1_1/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.872     2.037    DATA_PATH/RAM_reg_0_15_1_1/WCLK
    SLICE_X2Y64          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y64          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.797    DATA_PATH/RAM_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_DATA_RAM_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.487%)  route 0.118ns (45.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.600     1.519    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  DATA_PATH/reg_DATA_RAM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DATA_PATH/reg_DATA_RAM_reg[11]/Q
                         net (fo=2, routed)           0.118     1.778    DATA_PATH/RAM_reg_0_15_11_11/D
    SLICE_X2Y64          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.872     2.037    DATA_PATH/RAM_reg_0_15_11_11/WCLK
    SLICE_X2Y64          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_11_11/SP/CLK
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y64          RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.658    DATA_PATH/RAM_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 CW11/REG_PUSH_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CW11/PREV_PUSH_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.600     1.519    CW11/CLK_i_IBUF_BUFG
    SLICE_X5Y62          FDCE                                         r  CW11/REG_PUSH_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  CW11/REG_PUSH_reg/Q
                         net (fo=2, routed)           0.068     1.728    CW11/REG_PUSH
    SLICE_X5Y62          FDCE                                         r  CW11/PREV_PUSH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.870     2.035    CW11/CLK_i_IBUF_BUFG
    SLICE_X5Y62          FDCE                                         r  CW11/PREV_PUSH_reg/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y62          FDCE (Hold_fdce_C_D)         0.075     1.594    CW11/PREV_PUSH_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RAM_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.977%)  route 0.319ns (66.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RAM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DATA_PATH/reg_ADDR_RAM_reg[0]/Q
                         net (fo=13, routed)          0.319     2.001    DATA_PATH/RAM_reg_0_15_2_2/A0
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.870     2.035    DATA_PATH/RAM_reg_0_15_2_2/WCLK
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y66          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.865    DATA_PATH/RAM_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RAM_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.977%)  route 0.319ns (66.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RAM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DATA_PATH/reg_ADDR_RAM_reg[0]/Q
                         net (fo=13, routed)          0.319     2.001    DATA_PATH/RAM_reg_0_15_3_3/A0
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.870     2.035    DATA_PATH/RAM_reg_0_15_3_3/WCLK
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y66          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.865    DATA_PATH/RAM_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RAM_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_4_4/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.977%)  route 0.319ns (66.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RAM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DATA_PATH/reg_ADDR_RAM_reg[0]/Q
                         net (fo=13, routed)          0.319     2.001    DATA_PATH/RAM_reg_0_15_4_4/A0
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_4_4/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.870     2.035    DATA_PATH/RAM_reg_0_15_4_4/WCLK
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_4_4/SP/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y66          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.865    DATA_PATH/RAM_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_ADDR_RAM_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/RAM_reg_0_15_5_5/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.977%)  route 0.319ns (66.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.599     1.518    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  DATA_PATH/reg_ADDR_RAM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  DATA_PATH/reg_ADDR_RAM_reg[0]/Q
                         net (fo=13, routed)          0.319     2.001    DATA_PATH/RAM_reg_0_15_5_5/A0
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_5_5/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.870     2.035    DATA_PATH/RAM_reg_0_15_5_5/WCLK
    SLICE_X2Y66          RAMS32                                       r  DATA_PATH/RAM_reg_0_15_5_5/SP/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y66          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.865    DATA_PATH/RAM_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X7Y67     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y67     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y63     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y67     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y67     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y65     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y63     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y63     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[8]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y63     CONTROL_UNIT/FSM_onehot_CURRENT_STATE_reg[9]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     DATA_PATH/RAM_reg_0_15_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     DATA_PATH/RAM_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y66     DATA_PATH/RAM_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     DATA_PATH/RAM_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     DATA_PATH/RAM_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     DATA_PATH/RAM_reg_0_15_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y65     DATA_PATH/RAM_reg_0_15_9_9/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y65     DATA_PATH/REG_BANK_reg_0_7_0_3/RAMB/CLK



