{"vcs1":{"timestamp_begin":1739430666.795792514, "rt":0.24, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1739430667.118036509, "rt":0.26, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1739430667.438609193, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739430666.570425759}
{"VCS_COMP_START_TIME": 1739430666.570425759}
{"VCS_COMP_END_TIME": 1739430667.659991520}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150344}}
