<profile>

<section name = "Vitis HLS Report for 'mmult_Pipeline_2'" level="0">
<item name = "Date">Fri Oct 18 05:35:35 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">mmult</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">259, 259, 1.036 us, 1.036 us, 259, 259, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">257, 257, 3, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 44, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 68, -</column>
<column name="Register">-, -, 1026, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_fu_379_p2">+, 0, 0, 16, 9, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op27_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="empty_30_fu_389_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="exitcond11567_fu_373_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_27_phi_fu_350_p4">14, 3, 512, 1536</column>
<column name="ap_sig_allocacmp_loop_index7_load">9, 2, 9, 18</column>
<column name="loop_index7_fu_124">9, 2, 9, 18</column>
<column name="shiftreg2_fu_120">9, 2, 480, 960</column>
<column name="systolic_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="empty_29_reg_501">4, 0, 4, 0</column>
<column name="empty_29_reg_501_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="empty_30_reg_505">1, 0, 1, 0</column>
<column name="empty_30_reg_505_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond11567_reg_497">1, 0, 1, 0</column>
<column name="exitcond11567_reg_497_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="loop_index7_fu_124">9, 0, 9, 0</column>
<column name="shiftreg2_fu_120">480, 0, 480, 0</column>
<column name="systolic_addr_read_reg_514">512, 0, 512, 0</column>
<column name="tmp_17_reg_509">4, 0, 4, 0</column>
<column name="tmp_17_reg_509_pp0_iter1_reg">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mmult_Pipeline_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mmult_Pipeline_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mmult_Pipeline_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mmult_Pipeline_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mmult_Pipeline_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mmult_Pipeline_2, return value</column>
<column name="m_axi_systolic_AWVALID">out, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_AWREADY">in, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_AWADDR">out, 64, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_AWID">out, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_AWLEN">out, 32, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_AWSIZE">out, 3, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_AWBURST">out, 2, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_AWLOCK">out, 2, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_AWCACHE">out, 4, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_AWPROT">out, 3, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_AWQOS">out, 4, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_AWREGION">out, 4, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_AWUSER">out, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_WVALID">out, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_WREADY">in, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_WDATA">out, 512, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_WSTRB">out, 64, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_WLAST">out, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_WID">out, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_WUSER">out, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_ARVALID">out, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_ARREADY">in, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_ARADDR">out, 64, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_ARID">out, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_ARLEN">out, 32, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_ARSIZE">out, 3, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_ARBURST">out, 2, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_ARLOCK">out, 2, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_ARCACHE">out, 4, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_ARPROT">out, 3, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_ARQOS">out, 4, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_ARREGION">out, 4, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_ARUSER">out, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_RVALID">in, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_RREADY">out, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_RDATA">in, 512, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_RLAST">in, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_RID">in, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_RFIFONUM">in, 9, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_RUSER">in, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_RRESP">in, 2, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_BVALID">in, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_BREADY">out, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_BRESP">in, 2, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_BID">in, 1, m_axi, systolic, pointer</column>
<column name="m_axi_systolic_BUSER">in, 1, m_axi, systolic, pointer</column>
<column name="sext_ln108">in, 58, ap_none, sext_ln108, scalar</column>
<column name="localB_address0">out, 4, ap_memory, localB, array</column>
<column name="localB_ce0">out, 1, ap_memory, localB, array</column>
<column name="localB_we0">out, 1, ap_memory, localB, array</column>
<column name="localB_d0">out, 32, ap_memory, localB, array</column>
<column name="localB_1_address0">out, 4, ap_memory, localB_1, array</column>
<column name="localB_1_ce0">out, 1, ap_memory, localB_1, array</column>
<column name="localB_1_we0">out, 1, ap_memory, localB_1, array</column>
<column name="localB_1_d0">out, 32, ap_memory, localB_1, array</column>
<column name="localB_2_address0">out, 4, ap_memory, localB_2, array</column>
<column name="localB_2_ce0">out, 1, ap_memory, localB_2, array</column>
<column name="localB_2_we0">out, 1, ap_memory, localB_2, array</column>
<column name="localB_2_d0">out, 32, ap_memory, localB_2, array</column>
<column name="localB_3_address0">out, 4, ap_memory, localB_3, array</column>
<column name="localB_3_ce0">out, 1, ap_memory, localB_3, array</column>
<column name="localB_3_we0">out, 1, ap_memory, localB_3, array</column>
<column name="localB_3_d0">out, 32, ap_memory, localB_3, array</column>
<column name="localB_4_address0">out, 4, ap_memory, localB_4, array</column>
<column name="localB_4_ce0">out, 1, ap_memory, localB_4, array</column>
<column name="localB_4_we0">out, 1, ap_memory, localB_4, array</column>
<column name="localB_4_d0">out, 32, ap_memory, localB_4, array</column>
<column name="localB_5_address0">out, 4, ap_memory, localB_5, array</column>
<column name="localB_5_ce0">out, 1, ap_memory, localB_5, array</column>
<column name="localB_5_we0">out, 1, ap_memory, localB_5, array</column>
<column name="localB_5_d0">out, 32, ap_memory, localB_5, array</column>
<column name="localB_6_address0">out, 4, ap_memory, localB_6, array</column>
<column name="localB_6_ce0">out, 1, ap_memory, localB_6, array</column>
<column name="localB_6_we0">out, 1, ap_memory, localB_6, array</column>
<column name="localB_6_d0">out, 32, ap_memory, localB_6, array</column>
<column name="localB_7_address0">out, 4, ap_memory, localB_7, array</column>
<column name="localB_7_ce0">out, 1, ap_memory, localB_7, array</column>
<column name="localB_7_we0">out, 1, ap_memory, localB_7, array</column>
<column name="localB_7_d0">out, 32, ap_memory, localB_7, array</column>
<column name="localB_8_address0">out, 4, ap_memory, localB_8, array</column>
<column name="localB_8_ce0">out, 1, ap_memory, localB_8, array</column>
<column name="localB_8_we0">out, 1, ap_memory, localB_8, array</column>
<column name="localB_8_d0">out, 32, ap_memory, localB_8, array</column>
<column name="localB_9_address0">out, 4, ap_memory, localB_9, array</column>
<column name="localB_9_ce0">out, 1, ap_memory, localB_9, array</column>
<column name="localB_9_we0">out, 1, ap_memory, localB_9, array</column>
<column name="localB_9_d0">out, 32, ap_memory, localB_9, array</column>
<column name="localB_10_address0">out, 4, ap_memory, localB_10, array</column>
<column name="localB_10_ce0">out, 1, ap_memory, localB_10, array</column>
<column name="localB_10_we0">out, 1, ap_memory, localB_10, array</column>
<column name="localB_10_d0">out, 32, ap_memory, localB_10, array</column>
<column name="localB_11_address0">out, 4, ap_memory, localB_11, array</column>
<column name="localB_11_ce0">out, 1, ap_memory, localB_11, array</column>
<column name="localB_11_we0">out, 1, ap_memory, localB_11, array</column>
<column name="localB_11_d0">out, 32, ap_memory, localB_11, array</column>
<column name="localB_12_address0">out, 4, ap_memory, localB_12, array</column>
<column name="localB_12_ce0">out, 1, ap_memory, localB_12, array</column>
<column name="localB_12_we0">out, 1, ap_memory, localB_12, array</column>
<column name="localB_12_d0">out, 32, ap_memory, localB_12, array</column>
<column name="localB_13_address0">out, 4, ap_memory, localB_13, array</column>
<column name="localB_13_ce0">out, 1, ap_memory, localB_13, array</column>
<column name="localB_13_we0">out, 1, ap_memory, localB_13, array</column>
<column name="localB_13_d0">out, 32, ap_memory, localB_13, array</column>
<column name="localB_14_address0">out, 4, ap_memory, localB_14, array</column>
<column name="localB_14_ce0">out, 1, ap_memory, localB_14, array</column>
<column name="localB_14_we0">out, 1, ap_memory, localB_14, array</column>
<column name="localB_14_d0">out, 32, ap_memory, localB_14, array</column>
<column name="localB_15_address0">out, 4, ap_memory, localB_15, array</column>
<column name="localB_15_ce0">out, 1, ap_memory, localB_15, array</column>
<column name="localB_15_we0">out, 1, ap_memory, localB_15, array</column>
<column name="localB_15_d0">out, 32, ap_memory, localB_15, array</column>
</table>
</item>
</section>
</profile>
