<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver axivdma v5_0: Member List
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XAxiVdma_Channel Member List</h1>This is the complete list of members for <a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#ae2f013b74ae87d60b7f4591af001ecba">__attribute__</a>((__aligned__(32)))</td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#ad4518209b61832e01954b11bf46234fc">AllCnt</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#a887ca7ba391babb8d862ef17e5b8e0d1">ChanBase</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#a6958c9a09d1750c213bfeb9439ca2f8d">DbgFeatureFlags</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#a8300644eb4c62546048650f8c11790ac">FlushonFsync</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#aceb921db038c3cca065f68b44fde9ae0">GenLock</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#a07a454bf61bdb68a83bc449601758e3e">HasDRE</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#a274f19c3a0f13209d9e92bf429143bb2">HasSG</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#ab035c1a2df8a7fa4a1a752c16f5555fe">HeadBdAddr</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#ad433e30bf0e6dbc66af6484aff886b87">HeadBdPhysAddr</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#ae5cc8ccc1429429cb2918484647576df">Hsize</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#ae2c04c4010a2ba4bc70b93791aa37b02">InstanceBase</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#a2569ff088f0c59f3da3db0e04b1f0188">IsRead</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#acf1f14efec695283ed6036d97d984b0e">IsValid</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#aa1dcbb3f8344174a3b4b63283b863e49">LineBufDepth</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#adac7e8a48d850f9d5fc6404c4898380e">LineBufThreshold</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#a94b3e152c456dfad3e89575e6f11aab3">NumFrames</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#afdffdcca1e7d062c16cd3b80c6a2f76a">S2MmSOF</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#adecb4bb8ab1135f889642afddca904e9">StartAddrBase</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#ac94d33493f73a5b16f137bf6cf92f376">StreamWidth</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#a309ffb134745a67d7d3850535060ab36">TailBdAddr</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#a3687c9ad76e7983380ea16eea2d279cc">TailBdPhysAddr</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#a56598e29e4582d149d11470b969901e5">Vsize</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___channel.html#a73850c610ce455c664052184fbf3ddc2">WordLength</a></td><td><a class="el" href="struct_x_axi_vdma___channel.html">XAxiVdma_Channel</a></td><td></td></tr>
</table></div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
