{"hierarchy":{"top_level":1,"1":{"insts":{"V6":4,"V2":4,"I3":5,"C2":6,"C0":6,"V1":4,"C1":6,"V7":4,"M2":2,"V5":4,"V3":4,"I0":5,"I7":8,"M3":3,"V10":4,"V9":4,"V8":4,"V0":4,"I2":5,"R2":7,"R0":7,"M0":2,"V4":4}}},"modelMap":{"pel":[3],"vsource":[4],"resistor":[7],"isource":[5,8],"capacitor":[6],"nel":[2]},"cellviews":[["LAB4","Shunt_bias3","schematic"],["PRIMLIB","nel","spectre"],["PRIMLIB","pel","spectre"],["analogLib","vdc","spectre"],["analogLib","idc","spectre"],["analogLib","cap","spectre"],["analogLib","res","spectre"],["analogLib","isin","spectre"]]}
