

================================================================
== Vitis HLS Report for 'horn_schunck_32'
================================================================
* Date:           Thu Dec 18 23:21:21 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  27.938 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   252066|   252066|  7.042 ms|  7.042 ms|  252066|  252066|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_3  |   252065|   252065|     50413|          -|          -|     5|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%iter = alloca i32 1" [../HS_hls/src/horn_schunck_hsl.cpp:76]   --->   Operation 4 'alloca' 'iter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.02ns)   --->   "%store_ln76 = store i3 0, i3 %iter" [../HS_hls/src/horn_schunck_hsl.cpp:76]   --->   Operation 5 'store' 'store_ln76' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_78_4" [../HS_hls/src/horn_schunck_hsl.cpp:76]   --->   Operation 6 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%iter_3 = load i3 %iter" [../HS_hls/src/horn_schunck_hsl.cpp:76]   --->   Operation 7 'load' 'iter_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.16ns)   --->   "%icmp_ln76 = icmp_eq  i3 %iter_3, i3 5" [../HS_hls/src/horn_schunck_hsl.cpp:76]   --->   Operation 8 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (1.16ns)   --->   "%iter_4 = add i3 %iter_3, i3 1" [../HS_hls/src/horn_schunck_hsl.cpp:76]   --->   Operation 9 'add' 'iter_4' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %VITIS_LOOP_78_4.split, void %for.end146" [../HS_hls/src/horn_schunck_hsl.cpp:76]   --->   Operation 10 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18, i16 %Ix32, i16 %Iy32, i16 %It32"   --->   Operation 11 'call' 'call_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 12 [1/1] (1.02ns)   --->   "%store_ln76 = store i3 %iter_4, i3 %iter" [../HS_hls/src/horn_schunck_hsl.cpp:76]   --->   Operation 12 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.02>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln95 = ret" [../HS_hls/src/horn_schunck_hsl.cpp:95]   --->   Operation 13 'ret' 'ret_ln95' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln76 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [../HS_hls/src/horn_schunck_hsl.cpp:76]   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../HS_hls/src/horn_schunck_hsl.cpp:76]   --->   Operation 15 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @horn_schunck_32_Pipeline_VITIS_LOOP_78_4_VITIS_LOOP_80_5, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_35, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_34, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_33, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_32, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_31, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_30, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18, i16 %Ix32, i16 %Iy32, i16 %It32"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_78_4" [../HS_hls/src/horn_schunck_hsl.cpp:76]   --->   Operation 17 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.029ns
The critical path consists of the following:
	'alloca' operation 3 bit ('iter', ../HS_hls/src/horn_schunck_hsl.cpp:76) [16]  (0.000 ns)
	'store' operation ('store_ln76', ../HS_hls/src/horn_schunck_hsl.cpp:76) of constant 0 3 bit on local variable 'iter', ../HS_hls/src/horn_schunck_hsl.cpp:76 [17]  (1.029 ns)

 <State 2>: 2.192ns
The critical path consists of the following:
	'load' operation 3 bit ('iter', ../HS_hls/src/horn_schunck_hsl.cpp:76) on local variable 'iter', ../HS_hls/src/horn_schunck_hsl.cpp:76 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln76', ../HS_hls/src/horn_schunck_hsl.cpp:76) [21]  (1.163 ns)
	'store' operation ('store_ln76', ../HS_hls/src/horn_schunck_hsl.cpp:76) of variable 'iter', ../HS_hls/src/horn_schunck_hsl.cpp:76 3 bit on local variable 'iter', ../HS_hls/src/horn_schunck_hsl.cpp:76 [28]  (1.029 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
