Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto bab04a6225584959ad8fa27937e91c1f --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycleProcTest_v_behav xil_defaultlib.SingleCycleProcTest_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.NextPClogic
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.singlecycle
Compiling module xil_defaultlib.SingleCycleProcTest_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycleProcTest_v_behav
