
*** Running vivado
    with args -log DMA_FIFO_axis_data_fifo_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DMA_FIFO_axis_data_fifo_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source DMA_FIFO_axis_data_fifo_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP DMA_FIFO_axis_data_fifo_0_0, cache-ID = 34b924f6a9ffaa4f.
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 00:11:16 2021...
