<!--                                                                      -->
<!--                                                                      -->
<!-- Generated by Semifore, Inc. csrCompile                               -->
<!--    HTML output                                                       -->
<html>
 <head>
  <title>Addressmap Information for 'pu_usb2_otg'</title>
  <meta http-equiv="Cache-Control" content="no-store, no-cache, must-revalidate">
  <meta http-equiv="Expires" content="0">
  <meta http-equiv="Pragma" content="no-cache">
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <style type="text/css">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2015. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrStyles.css
    *
    * $Revision: 1.20 $
    * $Date: 2015/09/06 01:23:08 $
    *
    * @(#)$Id: csrStyles.css,v 1.20 2015/09/06 01:23:08 weber Exp $
    *
    * These are the CSS Styles attributes for the HTML pages
    *
   */
   
   body {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   	margin: 0px;
           text-align: left;
           padding: 0px;
   	color: #4f6b72;
   	background-color: #e7e7e7;
   }
   
   a {
   	color: #c75f3e;
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   
   
   
   }
   
   div {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   }
   
   table {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   
   
   	border-collapse: collapse;
   	margin-top: 2px;
   	margin-bottom: 2px;
   }
   
   
   th {
   	font: bold 7pt  Arial, Helvetica, sans-serif;
   	color: #4f6b72;
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   
   	letter-spacing: 1px;
   	text-align: left;
   	padding: 6px 6px 6px 12px;
   	background-color: #CAE8EA;
   }
   
   th.component {
           background-color: #FFCCFF;
   }
   
   th.addressmap {
           background-color: #CAE8EA;
   }
   
   th.register {
   	background-color: #CCFFCC;
   }
   
   th.group {
   	background-color: #FFFFCC;
   }
   
   th.union {
   	background-color: #CCCC00;
   }
   
   th.wideregister {
   	background-color: #FFCCCC;
   }
   
   th.memory {
   	background-color: #CCCCFF;
   }
   
   th.widememory {
   	background-color: #FF88FF;
   }
   
   th.submemory {
   	background-color: #CCCCFF;
   }
   
   th.field {
   	background-color: #CCFFFF;
   }
   
   
   td {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   	padding: 6px 6px 6px 12px;
   	color: #4f6b72;
   	text-align: left;
   }
   
   td.noborder {
   	border-right: 0px none #C1DAD7;
   	border-left: 0px none #C1DAD7;
   	border-bottom: 0px none #C1DAD7;
   	border-top: 0px none #C1DAD7;
   	background-color: #FFF;
   	text-align: left;
   }
   
   .addrMapClass
   {
   }
   
   
   .addrMapContent
   {
   }
   
   .frdiv {
   	float: right;
   }
   
   .fldiv {
   	float: left;
   	margin-right: 10px;
   }
   
   .window 
   {
     background-color: white; 
     border-color:  #7BA7E1;
     border-style: solid; 
     border-width: 1px;
     margin: 0px;
     padding: 0px;
     position: absolute;
     visibility: hidden;
   }
   
   .windowTitleBar 
   {
     background-color: #7BA7E1;
     border-style: none;
     color: white;
     font: bold 11pt auto  Arial, Helvetica, sans-serif;	
     margin-left: 6px;
     margin-right: 6px;
   }
   
   .windowList 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     margin: 0px;
     padding: 2px;
     position: absolute;
     left: 10px;
     top: 100px;
     width: 100px;
     height: 200px;
     visibility: hidden;
   }
   
   .windowListArea 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     text-align: center;
     margin: 0px 0px 0px 0px;
     overflow: auto;
     
   }
  </style>
  <script type="text/javascript">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2018. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrJava.js
    *
    * $Revision: 1.75 $
    * $Date: 2018/02/22 02:35:02 $
    *
    * @(#)$Id: csrJava.js,v 1.75 2018/02/22 02:35:02 weber Exp $
    *
    * These are the Java Script functions for the HTML pages.
    *
   */
   
   var xmlDoc                   = 0;
   var debug                    = 0;
   var def_lookup_table         = new Array();
   var object_array             = new Array();
   var topDefinition_array      = new Array();
   var topObjectRefNames_array  = new Array();
   var definitions_array        = new Array();
   var csrNode_array            = new Array();
   var globalShowFileInfo       = false;
   var globalShowHeaderFileInfo = false;
   var globalShowEnumInfo       = false;
   var fileInfoDiv              = null;
   
   function csrNode() {
     this.referenceType = 0;
     this.referenceName = 0;
     this.definitionPtr = 0;
     this.objectIndex   = 0;
     this.divParent     = 0;
     this.divChild      = 0;
     this.visibility    = 0;
     this.addressMapWindow = 0;
     
     this.click = function() {
       if ( this.visibility == 0 )
       {
         //      alert('open ' + this.referenceName);
         printDefinition(this);
         this.visibility = 1;
         
         // window.location.hash = this.referenceName + 'Link';
         // if (mouseposy > 700 ) scrollBy(0,100);
       } else
       {
         //      alert('close' +  this.referenceName);
         this.divParent.removeChild(this.divChild);
         this.visibility = 0;
   
         //window.location.hash = this.referenceName + 'Link';
         
       }
     }
   
     this.expand = function() {
       if ( this.visibility == 0 )
       this.click();
     }
   
     this.collapse = function() {
       if (this.visibility == 1 )
       this.click();
     }
   
     this.showFileInfo = function () {
        return globalShowFileInfo;
     }
   
     this.showHeaderFileInfo = function () {
        return globalShowHeaderFileInfo;
     }
   
     this.showEnumInfo = function () {
        return globalShowEnumInfo;
     }
   }
   
   //debug alrets
   function alertd( msg ) 
   {
     if (debug) 
       alert(msg);
   }
   
   var mouseposx = 0;
   var mouseposy = 0;
   
   function getMousePos(e) {
     
   	if (!e) var e = window.event;
   	
   	if (e.pageX || e.pageY) 	{
   		mouseposx = e.pageX;
   		mouseposy = e.pageY;
   	}
   	else if (e.clientX || e.clientY) 	{
   		mouseposx = e.clientX + document.body.scrollLeft
   			+ document.documentElement.scrollLeft;
   		mouseposy = e.clientY + document.body.scrollTop
   			+ document.documentElement.scrollTop;
   	}
   }
   
   function redrawAll ()
   {
      var topObject;
   
      for (var i=0; i < topObjectRefNames_array.length; i++) {
         topObject = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (topObject != null) {
            topObject.click();
            topObject.click();
         }
      }
   }
   
   function globalFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowFileInfo = checkbox.checked;
   
         if (globalShowFileInfo) {
            printFileInfo();
         }
         else {
            var docinfo = document.getElementById('docinfo');
            if ((docinfo != null) && (fileInfoDiv != null)) {
               docinfo.removeChild(fileInfoDiv);
            }
         }
         redrawAll();
      }
   }
   
   function globalHeaderFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowHeaderFileInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   function globalEnumInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalEnumInfoCheckBox');
   
      if (checkbox != null) {
         globalShowEnumInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   //import XML
   function importXML(xmlId)
   {
      xmlDoc = document.getElementById(xmlId);
      if (xmlDoc) {
         init();
      }
   }
   
   
   //parser helpers
   function getNodes_tag(node, tag)
   {
      return node.getElementsByTagName('csr:' + tag);
   }
   
   function getNodeValue_tag(node, tag)
   {
      var nodelist;
   
      nodelist = node.getElementsByTagName('csr:' + tag);
      if (nodelist.length > 0) {
         if (nodelist[0].firstChild) {
            return nodelist[0].firstChild.nodeValue;
         }
         else {
            return '';
         }
      }
      else {
         return '';
      }
   }
   
   function getNodeValue(node)
   {
     for (var i=0; node[0].childNodes.length; i++ )
       {
         
         if (node[0].childNodes[i].nodeType != 1) continue;
         return node[0].childNodes[i].firstChild.nodeValue
   
       }
   }
   
   function getNodeValue_description(node) 
   {
     var description = getNodes_tag(node,'description');
   
     if (description.length < 1)
       return '';
   
     var ptags = getNodes_tag(description[0],'p');
     var ret_string = '';
     
     for (var i=0; i < ptags.length; i++) {
        if (ptags[i].firstChild) {
           ret_string += '<p>' + ptags[i].firstChild.nodeValue + '</p>';
        }
        else {
           ret_string += '<p></p>';
        }
     }
     
     return ret_string;
   }
   
   function getNodeValue_attributes(node)
   {
      var attributesTag = getNodes_tag(node,'attributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function getNodeValue_fieldAttributes(node)
   {
      var attributesTag = getNodes_tag(node,'fieldAttributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function init() 
   {
     setGlobals();
   
     if (globalShowFileInfo) {
        printFileInfo();
     }
     
     printTopObjects();
     
   }
   
   function printHeader() 
   {
     header = document.getElementById('docheader');
     //header.innerHTML = "Header Text Goes Here";
   }
   
   
   function printFooter() 
   {
     footer = document.getElementById('docfooter');
     //footer.innerHTML = "Footer Text Goes Here";
   }
   
   
   function setGlobals() 
   {
     var checkbox;
   
     alertd(xmlDoc);
   
     checkbox = document.getElementById('globalFileInfoCheckBox');
     if (checkbox != null) {
        globalShowFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
     if (checkbox != null) {
        globalShowHeaderFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalEnumInfoCheckBox');
     if (checkbox != null) {
        globalShowEnumInfo = checkbox.checked;
     }
   
     // get the object elements
     object_array = getNodes_tag(xmlDoc,'csrObject');
     alertd('number of object_array elements=' + object_array.length);
   
     // create 2D lookup table array
     for (var i=0; i < object_array.length; i++)
       {
         def_lookup_table[i] = new Object();
         csrNode_array[i] = new Object();
       }
   
     // get the top definition elements
     for (var i=0; i < object_array.length; i++ )
       {
         topDefinition_array[i] = getNodes_tag(object_array[i],'topDefinition'); 
       }
     alertd('number of topDefinition_array elements=' + topDefinition_array.length);
   
     // get the referenece names of the top level modules
     for (var i=0; i < topDefinition_array.length; i++)
       {
         topObjectRefNames_array[i] = getNodeValue(topDefinition_array[i]);
         alertd('topObjectRefNames_array[' + i + ']=' + topObjectRefNames_array[i]);
       }
     
      
     // get definition elements
     for (var i=0; i < object_array.length; i++) 
       {
         definitions_array[i] = getNodes_tag(object_array[i],'definition');
       }
     alertd('number of definitions_array element=' + definitions_array.length);
     //alertd('definitions_array[0] =' + definitions_array[0].length + ' elements');
   
     // populate the definitions lookup table
     for ( var i=0; i < object_array.length; i++) 
       {
         for (var j=0; j < definitions_array[i].length; j++)
   	{
   	  referenceName = getNodeValue_tag(definitions_array[i][j], "referenceName");
   	  referenceType = getNodeValue_tag(definitions_array[i][j], "referenceType");
   	  def_lookup_table[i][referenceName] = definitions_array[i][j];
   	  
   	  var csrNode_obj = new csrNode();
   
   	  csrNode_obj.referenceName = referenceName;
   	  csrNode_obj.referenceType = referenceType;
   	  csrNode_obj.definitionPtr = definitions_array[i][j];
   	  csrNode_obj.objectIndex   = i;
   	  
   	  csrNode_array[i][referenceName] = csrNode_obj;
   	}
       
       }
   }
   
   
   function printFileInfo()
   {
      var docinfo = document.getElementById('docinfo');
   
      if (docinfo != null) {
         var inputFilesNodes = getNodes_tag(xmlDoc,'inputFiles');
         var includedFilesNodes = getNodes_tag(xmlDoc,'includedFiles');
         var configurationFilesNodes = getNodes_tag(xmlDoc,'configurationFiles');
         var fileNodes;
         var filename;
         var fileversionNodes;
         var table;
         var body;
         var row;
         var cell;
   
         fileInfoDiv = document.createElement('DIV');
   
         if (inputFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Input Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(inputFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (includedFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Included Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(includedFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (configurationFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Configuration Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(configurationFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         docinfo.appendChild(fileInfoDiv);
      }
   }
   
   function printTopObjects()
   {
     var csrNode;
     //print top level modules
     for ( var i=0; i < topObjectRefNames_array.length; i++)
       {
         csrNode = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (csrNode.referenceType == 'component') {
            printTopComponentTable(csrNode);
         }
         else {
            printTopAddressmapTable(csrNode);
         }
         csrNode.expand();
       }
   }
   
   function csrNodeLookup(objectIndex, referenceName)
   {
      return csrNode_array[objectIndex][referenceName];
   }
   
   function printDefinition(csrNode)
   {
     
     referenceType = csrNode.referenceType;
   
     //case  
     switch (referenceType) 
       {
       case "component":
         printComponentDefinition(csrNode);
         break;
       case "addressmap":
         printAddressmapDefinition(csrNode);
         break;
       case "group":
         printGroupDefinition(csrNode);
         break;
       case "union":
         printUnionDefinition(csrNode);
         break;
       case "register":
         printRegisterDefinition(csrNode);
         break;
       case "wideregister":
         printWideRegisterDefinition(csrNode);
         break;
       case "memory":
         printMemoryDefinition(csrNode);
         break;
       case "widememory":
         printWideMemoryDefinition(csrNode);
         break;
       default:
         alertd('No default referenceType!');
       }
   }
   
   function printLeafDefinition(csrNode) 
   {
     referenceName_array = csrNode.referenceName.split(".");
   
     //print the def top down
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         csrNode.expand();
         parent_ref = refName + '.';
       }
   
     //jump the window the the leaf link
     window.location.hash = '#' + csrNode.referenceName + 'Link';
   
     //move the address map so it remains onscreen
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         if (csrNode.addressMapWindow) {
            csrNode.addressMapWindow.window.style.top =
               document.body.scrollTop + 25; 
         }
         parent_ref = refName + '.';
       }
   
   
     //highlight the div
     //highLightDiv(csrNode.referenceName);
     unhighLightDiv(csrNode.referenceName);
   
   }
   
   
   function printTopComponentTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printTopAddressmapTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = csrNode.referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'AddrMapLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
     
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printComponentDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var componentDefContentDiv = document.createElement('DIV');
     componentDefContentDiv.style.marginLeft = "25px";
     componentDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = componentDefContentDiv;
   
     var identifier          = getNodeValue_tag(xmlNode,"identifier");
     var title               = getNodeValue_tag(xmlNode,"title");
     var description         = getNodeValue_description(xmlNode);
     var filename            = getNodeValue_tag(xmlNode,"filename");
     var linenumber          = getNodeValue_tag(xmlNode,"linenumber");
     var attributes          = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     printRefInfoTable( tableData_array, componentDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( componentDefContentDiv );
   
     printComponentReference_links( csrNode );
   
   }
   
   function printAddressmapDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var moduleDefContentDiv = document.createElement('DIV');
     moduleDefContentDiv.style.marginLeft = "25px";
     //moduleDefContentDiv.id = domParentNode.id + 'DefContentDiv';
     moduleDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = moduleDefContentDiv;
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var addressmapReference =
                           getNodeValue_tag(xmlNode,"addressmapReference");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (addressmapReference != '') {
        tableData_array['Reference']  = addressmapReference;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     if (csrNode.showHeaderFileInfo()) {
        if (addressMacro != '') {
           tableData_array['Address Macro'] = addressMacro;
        }
        if (offsetMacro != '') {
           tableData_array['Offset Macro'] = offsetMacro;
        }
        if (typeName != '') {
           tableData_array['Type Name'] = typeName;
        }
     }
   
     printRefInfoTable( tableData_array, moduleDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( moduleDefContentDiv );
   
     printReference_links( csrNode );
   
   }
   
   
   function printReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         tableData_array[referenceType] = '<a id="' + referenceName + 'Link" name="'+ referenceName + 'Link" ' + 'href="javascript:void(0);" onclick="csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         printRefInfoTable( tableData_array, referenceDiv, referencedCsrNode);
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   
   function printComponentReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
     var table;
     var body;
     var row;
     var cell;
     var theData;
     var theLink;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         table = document.createElement('TABLE');
         body = document.createElement('TBODY');
         row = document.createElement('TR');
   
         cell              = document.createElement('TH');
         theData           = document.createElement("div");
         theData.innerHTML = referenceType; 
         cell.appendChild(theData);
         cell.className = referenceType;
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'Link';
         theLink.innerHTML = '<a id="' + referenceName + 'Link" href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'AddrMapLink';
         theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         body.appendChild(row);
         table.appendChild(body);
         referenceDiv.appendChild(table);
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   function printGroupDefinition(csrNode)
   {
   
     var groupReferenceName        = csrNode.referenceName;
     var groupParentDiv            = document.getElementById(groupReferenceName);
     
     csrNode.divParent = groupParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var groupDiv                  = document.createElement('DIV');
     groupDiv.id               = groupParentDiv.id + "child";
     groupDiv.style.marginLeft = "25px";
     
     csrNode.divChild = groupDiv;
   
     groupParentDiv.appendChild(groupDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, groupDiv, csrNode);
   
   
     printReference_links(csrNode);
   
   }
   
   function printUnionDefinition(csrNode)
   {
   
     var unionReferenceName        = csrNode.referenceName;
     var unionParentDiv            = document.getElementById(unionReferenceName);
     
     csrNode.divParent = unionParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var unionDiv                  = document.createElement('DIV');
     unionDiv.id               = unionParentDiv.id + "child";
     unionDiv.style.marginLeft = "25px";
     
     csrNode.divChild = unionDiv;
   
     unionParentDiv.appendChild(unionDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
       tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, unionDiv, csrNode);
   
     printReference_links(csrNode);
   
   }
   
   function printRegisterDefinition(csrNode) 
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var aliasOf         = getNodeValue_tag(xmlNode,"aliasOf");
     var aliases         = getNodes_tag(xmlNode,'aliases');
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"registerResetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"registerResetMask");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (aliasOf != '') {
        tableData_array['Alias Of'] = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasOf + '\'));">' + aliasOf + '</a>';
     }
     if (aliases.length > 0) {
        var aliasList = getNodes_tag(aliases[0],'alias');
        var aliasesString = '';
        var aliasValue;
        if (aliasList[0].firstChild) {
              aliasValue = aliasList[0].firstChild.nodeValue;
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
        }
        for ( var i=1; i < aliasList.length; i++ ) {
           if (aliasList[i].firstChild) {
              aliasValue = aliasList[i].firstChild.nodeValue;
              aliasesString += '<br>';
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
           }
        }
        tableData_array['Aliases'] = aliasesString;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? '1': '0');
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
   }
   
   function printCsrBitFields( csrNode )
   {
     var xmlNode = csrNode.definitionPtr;
    
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var fieldsHaveClockDomains =
        (getNodeValue_tag(xmlNode, "clockDomains") == 'true');
     var fieldsHaveSynchronizer =
        (getNodeValue_tag(xmlNode, "synchronizers") == 'true');
     var fieldsHaveAttributes =
        (getNodeValue_tag(xmlNode, "fieldsHaveAttributes") == 'true');
     var headers;
   
   //Header Row
     headers = ['Identifier', 'Title', 'Bit', 'Access', 'Reset'];
     if (fieldsHaveClockDomains) {
        headers.push('Clock Domain');
     }
     if (fieldsHaveSynchronizer) {
        headers.push('Synchronizer');
     }
     if (fieldsHaveAttributes) {
        headers.push('Attributes');
     }
     headers.push('Description');
   
     var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
        
         var container     = document.createElement('TH');
         var theData       = document.createElement('DIV');
         theData.innerHTML = headers[i];
         container.className = csrNode.referenceType;
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
     var bitfields = getNodes_tag(xmlNode,'bitfield');
   
     
   
     for ( var i=0; i < bitfields.length; i++ )
       {
         var identifier  = getNodeValue_tag(bitfields[i],"identifier");
         var title       = getNodeValue_tag(bitfields[i],"title");
         var msb         = getNodeValue_tag(bitfields[i],"msb");
         var lsb         = getNodeValue_tag(bitfields[i],"lsb");
   
         if (msb == lsb) 
   	var bit         = '[' + msb + ']';
         else 
   	var bit         = '[' + msb + ':' + lsb +']';
         
   
         var access      = getNodeValue_tag(bitfields[i],"access");
         var reset       = getNodeValue_tag(bitfields[i],"resetValue");
         var description = getNodeValue_description(bitfields[i]);
         var attributes  = getNodeValue_fieldAttributes(bitfields[i]);
   
         var clockDomain    = getNodeValue_tag(bitfields[i],"clockDomain");
         var synchronizer   = getNodeValue_tag(bitfields[i],"synchronizer");
   
         var widthMacro     = getNodeValue_tag(bitfields[i],"widthMacro");
         var msbMacro       = getNodeValue_tag(bitfields[i],"msbMacro");
         var lsbMacro       = getNodeValue_tag(bitfields[i],"lsbMacro");
         var rangeMacro     = getNodeValue_tag(bitfields[i],"rangeMacro");
         var resetMacro     = getNodeValue_tag(bitfields[i],"resetMacro");
         var getMacro       = getNodeValue_tag(bitfields[i],"getMacro");
         var setMacro       = getNodeValue_tag(bitfields[i],"setMacro");
   
         var filename       = getNodeValue_tag(bitfields[i],"filename");
         var linenumber     = getNodeValue_tag(bitfields[i],"linenumber");
         var enums          = getNodes_tag(bitfields[i], "enumeration");
   
         var row_data;
   
         row_data = [identifier, title, bit, access.toUpperCase(), reset];
         if (fieldsHaveClockDomains) {
            row_data.push(clockDomain);
         }
         if (fieldsHaveSynchronizer) {
            row_data.push(synchronizer);
         }
         if (fieldsHaveAttributes) {
            row_data.push(attributes);
         }
         row_data.push(description);
         row         = document.createElement('TR');
         
         for ( var j=0; j<row_data.length; j++ ) {
            var container     = document.createElement('TD');
            var theData       = document.createElement('DIV');
            theData.innerHTML = row_data[j];
            container.appendChild(theData);
            row.appendChild(container);
         }
         tmp.appendChild(row);
   
         //FIX ME SNPS title check not cool (there for reserved fields)
         if (
            (
               csrNode.showFileInfo() ||
               csrNode.showHeaderFileInfo() ||
               (csrNode.showEnumInfo() && enums && (enums.length > 0))
               ) &&
            (title != "-") &&
            (csrNode.referenceType != 'wideregister')
            ) {
            row         = document.createElement('TR');
            var container     = document.createElement('TD');
            container.colSpan = row_data.length;
            container.style.backgroundColor = "#e7e7e7";
           
            if (csrNode.showFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Filename']   = filename;
              tableData_array['Linenumber'] = linenumber;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showHeaderFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Width Macro']   = widthMacro;
              tableData_array['Range Macro']   = rangeMacro;
              tableData_array['Msb Macro']     = msbMacro;
              tableData_array['Lsb Macro']     = lsbMacro;
              tableData_array['Reset Macro']   = resetMacro;
              tableData_array['Set Macro']     = setMacro;
              tableData_array['Get Macro']     = getMacro;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showEnumInfo() && enums && (enums.length > 0)) {
              var enumDiv = printFieldEnumTable(csrNode, enums);
              container.appendChild(enumDiv);
            }
   
            row.appendChild(container);
   
            tmp.appendChild(row);
         }
         
   
         
       }
     
     csrNode.divChild.appendChild(tableEl);
     
   }
   
   function printFieldEnumTable( csrNode, enums )
   {
     var enumDiv       = document.createElement('DIV');
     enumDiv.className = "fldiv";
     var table = document.createElement('TABLE');
     var body = document.createElement('TBODY');
   
     var titles = (getNodeValue_tag(enums[0], "titles") == 'true');
     var descriptions = (getNodeValue_tag(enums[0], "descriptions") == 'true');
     var hasPartialAccess =
        (getNodeValue_tag(enums[0], "enumeratorsHavePartialAccess") == 'true');
   
     var headerCells = [];
     if (titles) {
        headerCells.push('Title');
     }
     headerCells.push('Identifier');
     headerCells.push('Value');
     if (hasPartialAccess) {
        headerCells.push('Access')
     }
     if (descriptions) {
        headerCells.push('Description')
     }
   
     var headerRow = document.createElement('TR');
     for ( var i=0; i < headerCells.length; i++ ) {
       var container     = document.createElement('TH');
       var theData       = document.createElement('DIV');
       theData.innerHTML = headerCells[i];
       container.appendChild(theData);
       container.className = csrNode.referenceType;
       container.className = 'field';
       headerRow.appendChild(container);
     }
     body.appendChild(headerRow);
   
     var enumerators = getNodes_tag(enums[0], "enumerator");
     for (var e=0; e < enumerators.length; e++) {
       var row = document.createElement('TR');
       var identifier = getNodeValue_tag(enumerators[e], "identifier");
       var value = getNodeValue_tag(enumerators[e], "value");
       var title;
       var description;
       var access;
       var cells = [];
       if (titles) {
         title = getNodeValue_tag(enumerators[e], "title");
         cells.push(title);
       }
       cells.push(identifier);
       cells.push(value);
       if (hasPartialAccess) {
         access = getNodeValue_tag(enumerators[e], "enumeratorAccess");
         cells.push(access);
       }
       if (descriptions) {
         description = getNodeValue_tag(enumerators[e], "description");
         cells.push(description);
       }
         
       for ( var i=0; i < cells.length; i++ ) {
         var container     = document.createElement('TD');
         var theData       = document.createElement('DIV');
         theData.innerHTML = cells[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
       body.appendChild(row);
     }
   
     table.appendChild(body);
     enumDiv.appendChild(table);
     return enumDiv;
   }
   
   function printWideRegisterDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? "1": "0");
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
     printReference_links( csrNode );
     
   
   }
   
   function printMemoryDefinition(csrNode) 
   {
     var memoryReferenceName = csrNode.referenceName;
     var memoryParentDiv     = document.getElementById(memoryReferenceName);
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = memoryParentDiv;
   
     var memoryDiv              = document.createElement('DIV');
   
     memoryDiv.id               = memoryParentDiv.id + "child";
     memoryDiv.style.marginLeft = "25px";
     csrNode.divChild = memoryDiv;
     memoryParentDiv.appendChild(memoryDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"resetMask");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, memoryDiv, csrNode);
   
     printReference_links(csrNode);
   }
   
   function printWideMemoryDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printReference_links( csrNode );
   
   }
   
   
   function printRefInfoTable( refArray, domParentNode, csrNode ) 
   {
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
   
     for ( var type in refArray )
       {
         var row = document.createElement('TR');
         
         //headings
         var container = document.createElement('TH');
         //     var theData   = document.createTextNode(node);
         var theData = document.createElement('DIV');
         theData.innerHTML = type;
   
         container.className = csrNode.referenceType;
   
         container.appendChild(theData);
         row.appendChild(container);
         
         //values
         container     = document.createElement('TD');
         container.className = "noborder";
         //      theData       = document.createTextNode(refArray[type]);
         var theData = document.createElement('DIV');
         theData.innerHTML = refArray[type];
   
         container.appendChild(theData);
         row.appendChild(container);
         
         tmp.appendChild(row);
       }
     
     domParentNode.appendChild(tableEl);
   }
   
   function printAddressMap(objectIndex, referenceName)
   {
     var csrNode;
    
     csrNode = csrNodeLookup(objectIndex, referenceName);
   
     //if window is already open, close it
     if (csrNode.addressMapWindow) {
       if (csrNode.addressMapWindow.opened)
         return;
       else csrNode.addressMapWindow.open()
     }
   
     csrNode.addressMapWindow = new Window( document.body.clientWidth - 625, 25, 600, 400, 'AddrMap' + objectIndex );
   
     var addrMapDiv       = document.createElement('DIV');
     addrMapDiv.id        = 'AddrMap' + objectIndex;
     addrMapDiv.style.marginLeft = "10px";
     addrMapDiv.style.marginRight = "10px";
     addrMapDiv.style.marginTop = "10px";
     addrMapDiv.style.marginBottom = "10px";
   
     
     csrNode.addressMapWindow.changeTitle( 'Address Map for ' + referenceName );
   
     addressMapEntries = getNodes_tag(csrNode.definitionPtr,'addressMapEntry');
   
     alertd('addressMapEntries=' + addressMapEntries.length);
   
     var tableEl = document.createElement('TABLE');
     tableEl.width = "550px";
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var headers = ['Address', 'Instance Name'];
   
      var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
         var container        = document.createElement('TH');
         var theData          = document.createElement('DIV');
         theData.innerHTML    = headers[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
   
     for ( var i=0; i < addressMapEntries.length; i++)
       {
         var print = false;
         var referenceName = getNodeValue_tag(addressMapEntries[i],"referenceName");
         var instanceName  = getNodeValue_tag(addressMapEntries[i],"instanceName");
         var referencedObj = csrNodeLookup(objectIndex, referenceName);
   
   
         var addressLow    = getNodeValue_tag(addressMapEntries[i],"addressLow");
         var addressHigh   = getNodeValue_tag(addressMapEntries[i],"addressHigh");
         
         if (addressLow == addressHigh) 
   	var addressRange = addressHigh;
         else
   	var addressRange = addressLow + ' - ' + addressHigh;
         
         if ( referencedObj ) 
   	{
   	  if (
                (referencedObj.referenceType == "register") ||
                (referencedObj.referenceType == "wideregister") ||
                (referencedObj.referenceType == "memory") ||
                (referencedObj.referenceType == "widememory")
             )
   	    {
   	      print = true;
   	      referenceName = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\'));">' + instanceName + '</a>';
   	    }
   	}
         else if ( referenceName == '' )
   	{
   	print = true;
   	referenceName = 'reserved';
   	}
   
         if ( print ) 
   	{
   	  var row_data = [ addressRange, referenceName];
   	  row          = document.createElement('TR');
   	  
   	  for ( var j=0; j<row_data.length; j++ ) 
   	    {
   	      var container     = document.createElement('TD');
   	      var theData       = document.createElement('DIV');
   	      theData.innerHTML = row_data[j];
   	      container.appendChild(theData);
   	      row.appendChild(container);
   	    }
   	  tmp.appendChild(row);
   	}
       }
   
     addrMapDiv.appendChild(tableEl);
   
     csrNode.addressMapWindow.appendDomEl(addrMapDiv);
     csrNode.addressMapWindow.open();
   }
   
   
   //expand nodes
   function expandAllNodes( objectIndex )
   {
     for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.expand();
       }
   }
   
   function collapseAllNodes( objectIndex )
   {
      for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.collapse();
       }
   }
   
   // Graphics Functions
   
   function highLightDiv( id )
   {
     fade(0xe7, 0xe7, 0xe7, 0xff, 0xff, 0x33, 100, id);  
   }
   
   function unhighLightDiv( id )
   {
     fade(0xff, 0xff, 0x33, 0xe7, 0xe7, 0xe7, 100, id);
   }
   
   function makearray(n)
   {
     this.length = n;
     for(var i = 1; i <= n; i++)
       this[i] = 0;
     return this;
   }
   
   hexa = new makearray(16);
   
   for(var i = 0; i < 10; i++) 
        hexa[i] = i;
   hexa[10]="a"; hexa[11]="b"; hexa[12]="c";
   hexa[13]="d"; hexa[14]="e"; hexa[15]="f";
   
   function hex(i)
   {
     if (i < 0) return "00";
     else if (i >255) return "ff";
     else return "" + hexa[Math.floor(i/16)] + hexa[i%16];
   }
   
   var fade_timer = 100;
   function setbgColor(r, g, b, id)
   {
     var hr = hex(r); var hg = hex(g); var hb = hex(b);
     document.getElementById(id).style.backgroundColor = "#"+hr+hg+hb;
     var timeOutString = 'document.getElementById("' + id + '").style.backgroundColor=' +  '"#'+hr+hg+hb +'"';
     fade_timer = fade_timer + 25;
     setTimeout(timeOutString, fade_timer);
   
   }
   
   function fade(sr, sg, sb, er, eg, eb, step, id)
   {
     fade_timer = 100;
     for(var i = 0; i <= step; i++){
       setbgColor(Math.floor(sr * ((step-i)/step) + er * (i/step)),Math.floor(sg * ((step-i)/step) + eg * (i/step)),Math.floor(sb * ((step-i)/step) + eb * (i/step)),id);
     }
   }
   
   // Browser Detect
   
   // Determine browser and version.
   
   function Browser() 
   {
   
     var ua, s, i;
   
     this.isIE    = false;
     this.isNS    = false;
     this.version = null;
   
     ua = navigator.userAgent;
   
     s = "MSIE";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isIE = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     s = "Netscape6/";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     // Treat any other "Gecko" browser as NS 6.1.
   
     s = "Gecko";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = 6.1;
       return;
     }
   }
   
   var browser = new Browser();
   
   //DHTML Windows Below
   
   var myWindow = new Object();
   var globalWindowZIndex = 500;
   
   // Window Class
   function Window(x,y,w,h,dom_id) 
   {
     
     // CLASS TAG ELEMENT VARAIBLES
     this.window             = 0;
     this.title              = 0;
     this.titleBar           = 0;
     this.titleBarText       = 0;
     this.titleBarButtons    = 0;
     this.clientArea         = 0;
     this.titleBarMap        = 0;
     this.left               = x;
     this.top                = y;
     this.width              = w;
     this.height             = h;
     this.opened             = false; 
     this.dom_id             = dom_id;
   
     if (browser.isNS) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
       }
     if (browser.isIE) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
     }
     this.inMoveDrag   = false;
   
     // CLASS METHOD FUNCTIONS
     this.create        = windowCreate;
     this.init          = windowInit;
     this.open          = windowOpen;
     this.makeActive    = windowMakeActive;
     this.insertHTML    = windowInsertHTML; 
     this.appendHTML    = windowAppendHTML;
     this.appendDomEl   = windowAppendDomEl;
     this.close         = windowClose;
     this.windowColor   = windowChangeColor;
   
     this.changeTitle = function(title) {
       this.title.innerHTML = title;
     }
   
     this.wallpaper = function(img) {
        this.windowArea.style.backgroundImage    = img;
        this.windowArea.style.backgroundPosition = "center";
        this.windowArea.style.backgroundRepeat   = "no-repeat";
     }
   
     this.create();
     this.init();
   }
   
   //
   // Create WINDOW DOM object Tree
   //
   // body
   //  |
   //  | -- div ( window )
   //        |
   //        | -- div ( titlebar )
   //              |
   //              | -- span ( title )
   //              |
   //        | -- div ( text window area )
   //
   
   function windowCreate() 
   {
     // Find the main Body Tag.  Only one should exist in page 
     var bodyEl = document.getElementsByTagName("body");
   
     //WINDOW DIV
     var windowEl          = document.createElement("div");
     windowEl.className    = "window";
     windowEl.style.left   = this.left + "px";
     windowEl.style.top    = this.top + "px";
     windowEl.style.width  = this.width + "px"; 
     windowEl.style.height = this.height + "px";
     windowEl.id           = "window" + this.dom_id;
     windowEl.parent       = this;
   
   
     //TOP TITLE DIV
   
     var titleBarEl         = document.createElement("div");
     //  titleBarEl.className   = "windowTitleBar";
     titleBarEl.id          = "titleBar"; 
     titleBarEl.onmousedown = windowMove;
     titleBarEl.parent      = this;
   
     // Put the title into a table
   
     var tableTitleEl       = document.createElement("table");
     tableTitleEl.width     = "100%";
     var tbodyTitleEl       = document.createElement("tbody");
     var trTitleEl          = document.createElement("tr");
     var tdTitlePinIconEl   = document.createElement("td");
     tdTitlePinIconEl.width = "10%";
     tdTitlePinIconEl.algin = "right";
     tdTitlePinIconEl.className = "windowTitleBar";
     var tdTitleTitleEl     = document.createElement("td");
     tdTitleTitleEl.width   = "90%";
     tdTitleTitleEl.algin   = "right";
     tdTitleTitleEl.className = "windowTitleBar";
     tdTitleTitleEl.innerHTML   = 'WINDOW TITLE';
     tdTitleTitleEl.parent      = this;
     tdTitleTitleEl.onmouseover = windowMoveCursorSet;
     tdTitleTitleEl.onmouseout  = windowDefaultCursorSet;
     
     this.title  = tdTitleTitleEl;
     
     // CLOSE DIV
     var closeLink       = document.createElement("a");
     closeLink.setAttribute('href', 'javascript:void(0);');
     closeLink.onclick    = this.close;
     closeLink.parent    = this;
     var linkText = document.createTextNode('close');
     closeLink.appendChild(linkText);
     closeLink.style.color = "white";
   
   
     // Window List Area
     var windowAreaEl = document.createElement("div");
     windowAreaEl.className    = "windowListArea";
     
     windowAreaEl.style.width  = this.ca_width + "px";
     windowAreaEl.style.height = this.ca_height + "px";
     
     // Build DOM
     tdTitlePinIconEl.appendChild(closeLink);
   
     trTitleEl.appendChild(tdTitleTitleEl);
     trTitleEl.appendChild(tdTitlePinIconEl);
     tbodyTitleEl.appendChild(trTitleEl);
     tableTitleEl.appendChild(tbodyTitleEl);
     titleBarEl.appendChild(tableTitleEl);
     
     windowEl.appendChild(titleBarEl);
     
     windowEl.appendChild(windowAreaEl);
     document.body.appendChild(windowEl);
     
     this.window           = windowEl;
     this.windowArea       = windowAreaEl; 
     this.title            = tdTitleTitleEl;
   
   }
   
   function windowInit() 
   {
   
   }
   
   function windowChangeColor(color) 
   {
     this.window.style.backgroundColor = color;
     this.windowArea.style.backgroundColor = color;
   }
   
   function windowInsertHTML(html) 
   {
     this.windowArea.innerHTML = html;
   }
   
   function windowAppendHTML(html) 
   {
     this.windowArea.innerHTML = this.windowArea.innerHTML + html;
   }
   
   function windowAppendDomEl(el)
   {
     this.windowArea.appendChild(el);
   }
   
   function windowOpen() 
   {
     if (this.isOpen)
       return;
   
     this.opened = true;
   
     // Restore the Window and make it visible.
     this.makeActive();
     this.isOpen = true;
     this.window.style.visibility = "visible";
   }
   
   
   function windowMakeActive() 
   {
     if (myWindow == this)
       return;
   
     this.window.style.zIndex = globalWindowZIndex;
     globalWindowZIndex++;
     myWindow = this;
   
   }
   
   //
   // Event handlers.
   //
   
   
   function windowClientAreaClick(event) 
   {
   
     // Make this Window the active one.
   
      myWindow.makeActive();
   }
   
   function windowMove(event) 
   {
     var target;
     var x, y;
   
     if (browser.isIE)
       target = window.event.srcElement.tagName;
     if (browser.isNS)
       target = event.target.tagName;
   
     if (target == "AREA")
       return;
   
     p = this.parent;
     p.makeActive();
     // Get cursor offset from Window window.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
     }
     myWindow.xOffset = myWindow.window.offsetLeft - x;
     myWindow.yOffset = myWindow.window.offsetTop  - y;
   
     // Set document to capture mousemove and mouseup events.
   
     if (browser.isIE) {
       document.onmousemove = windowMoveDragStart;
       document.onmouseup   = windowMoveDragStop;
     }
     if (browser.isNS) {
       document.addEventListener("mousemove", windowMoveDragStart,   true);
       document.addEventListener("mouseup",   windowMoveDragStop, true);
       event.preventDefault();
     }
     myWindow.inMoveDrag = true;
     
   }
   
   
   
   function windowClose() 
   {
     this.parent.opened = false;
     document.body.removeChild(this.parent.window);
   }
   
   
   function windowMoveDragStart(event) 
   {
   
     var x, y;
   
     if (!myWindow.inMoveDrag)
       return;
   
     // Get cursor position.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
       window.event.cancelBubble = true;
       window.event.returnValue = false;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
       event.preventDefault();
     }
   
     // Move Window window based on offset from cursor.
    
     nx = ( x + myWindow.xOffset );
     ny = ( y + myWindow.yOffset );
   
     if ( (nx<0) || (ny<0) ) {
   
     } else {
       myWindow.window.style.left = (x + myWindow.xOffset) + "px";
       myWindow.window.style.top  = (y + myWindow.yOffset) + "px";
     }
   }
   
   
   function windowMoveDragStop(event) 
   {
     myWindow.inMoveDrag = false;
   
     // Remove mousemove and mouseup event captures on document.
   
     if (browser.isIE) {
       document.onmousemove = null;
       document.onmouseup   = null;
     }
     if (browser.isNS) {
       document.removeEventListener("mousemove", windowMoveDragStart,   true);
       document.removeEventListener("mouseup",   windowMoveDragStop, true);
     }
   }
   
   
   function windowMoveCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   function windowDefaultCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   // End of Java Script
  </script>
  <noscript>
   <div class="noscript">
    <h2>JavaScript required</h2>
    <p>csrCompiler HTML pages require JavaScript.</p>
    <p>Your web browser does not support JavaScript or it has been disabled.</p>
   <div>
  </noscript>
 </head>
 <body onload="importXML('xmlData')">
  <xml id="xmlData" style="display:none;">
   <?xml version="1.0" encoding="UTF-8" ?>
   <csr:csrData
    xmlns:csr="http://www.semifore.com/schema/csrXmlHtml"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.semifore.com/schema/csrXmlHtml http://www.semifore.com/schema/csrXmlHtml.xsd"
    >
    <csr:fileInfo>
     <csr:inputFiles>
      <csr:file>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
      </csr:file>
     </csr:inputFiles>
     <csr:configurationFiles>
       <csr:file>
       <csr:filename>/project/jenkins/workspace/Esperanto_DV/soc_hal/esperanto-soc/dv/common/scripts/semifore_css/etsoc_esr.css</csr:filename>
      </csr:file>
     </csr:configurationFiles>
    </csr:fileInfo>
    <csr:csrObject>
     <csr:topDefinition>
      <csr:referenceName>usb2_otg</csr:referenceName>
     </csr:topDefinition>
     <csr:definitions>
      <csr:definition>
       <csr:referenceType>addressmap</csr:referenceType>
       <csr:referenceName>usb2_otg</csr:referenceName>
       <csr:identifier>usb2_otg</csr:identifier>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18218</csr:linenumber>
       <csr:title></csr:title>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg</csr:typeName>
        <csr:description>
         <csr:p>DWC_otg Internal Register Map</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>memory</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_Direct_access</csr:referenceName>
        </csr:reference>
       </csr:references>
       <csr:addressMap>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x3FFFF</csr:addressHigh>
         <csr:instanceName>usb2_otg</csr:instanceName>
         <csr:referenceName>usb2_otg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0xEFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x0</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GOTGCTL</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GOTGCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1</csr:addressLow>
         <csr:addressHigh>0x3</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4</csr:addressLow>
         <csr:addressHigh>0x4</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GOTGINT</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GOTGINT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5</csr:addressLow>
         <csr:addressHigh>0x7</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8</csr:addressLow>
         <csr:addressHigh>0x8</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GAHBCFG</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GAHBCFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9</csr:addressLow>
         <csr:addressHigh>0xB</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC</csr:addressLow>
         <csr:addressHigh>0xC</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GUSBCFG</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GUSBCFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xD</csr:addressLow>
         <csr:addressHigh>0xF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x10</csr:addressLow>
         <csr:addressHigh>0x10</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GRSTCTL</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GRSTCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x11</csr:addressLow>
         <csr:addressHigh>0x13</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x14</csr:addressLow>
         <csr:addressHigh>0x14</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GINTSTS</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GINTSTS</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x15</csr:addressLow>
         <csr:addressHigh>0x17</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18</csr:addressLow>
         <csr:addressHigh>0x18</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GINTMSK</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GINTMSK</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19</csr:addressLow>
         <csr:addressHigh>0x1B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C</csr:addressLow>
         <csr:addressHigh>0x1C</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GRXSTSR</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GRXSTSR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D</csr:addressLow>
         <csr:addressHigh>0x1F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x20</csr:addressLow>
         <csr:addressHigh>0x20</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GRXSTSP</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GRXSTSP</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x21</csr:addressLow>
         <csr:addressHigh>0x23</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x24</csr:addressLow>
         <csr:addressHigh>0x24</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GRXFSIZ</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GRXFSIZ</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x25</csr:addressLow>
         <csr:addressHigh>0x27</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x28</csr:addressLow>
         <csr:addressHigh>0x28</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GNPTXFSIZ</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GNPTXFSIZ</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x29</csr:addressLow>
         <csr:addressHigh>0x2B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2C</csr:addressLow>
         <csr:addressHigh>0x2C</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GNPTXSTS</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GNPTXSTS</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2D</csr:addressLow>
         <csr:addressHigh>0x3F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x40</csr:addressLow>
         <csr:addressHigh>0x40</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GSNPSID</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GSNPSID</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x41</csr:addressLow>
         <csr:addressHigh>0x43</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x44</csr:addressLow>
         <csr:addressHigh>0x44</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GHWCFG1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GHWCFG1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x45</csr:addressLow>
         <csr:addressHigh>0x47</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x48</csr:addressLow>
         <csr:addressHigh>0x48</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GHWCFG2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GHWCFG2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x49</csr:addressLow>
         <csr:addressHigh>0x4B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4C</csr:addressLow>
         <csr:addressHigh>0x4C</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GHWCFG3</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GHWCFG3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4D</csr:addressLow>
         <csr:addressHigh>0x4F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x50</csr:addressLow>
         <csr:addressHigh>0x50</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GHWCFG4</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GHWCFG4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x51</csr:addressLow>
         <csr:addressHigh>0x67</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x68</csr:addressLow>
         <csr:addressHigh>0x68</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GINTMSK2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GINTMSK2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x69</csr:addressLow>
         <csr:addressHigh>0x6B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6C</csr:addressLow>
         <csr:addressHigh>0x6C</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.GINTSTS2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GINTSTS2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6D</csr:addressLow>
         <csr:addressHigh>0xFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x100</csr:addressLow>
         <csr:addressHigh>0x100</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HPTXFSIZ</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HPTXFSIZ</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x101</csr:addressLow>
         <csr:addressHigh>0x3FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x400</csr:addressLow>
         <csr:addressHigh>0x400</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCFG</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x401</csr:addressLow>
         <csr:addressHigh>0x403</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x404</csr:addressLow>
         <csr:addressHigh>0x404</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HFIR</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HFIR</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x405</csr:addressLow>
         <csr:addressHigh>0x407</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x408</csr:addressLow>
         <csr:addressHigh>0x408</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HFNUM</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HFNUM</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x409</csr:addressLow>
         <csr:addressHigh>0x413</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x414</csr:addressLow>
         <csr:addressHigh>0x414</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HAINT</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HAINT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x415</csr:addressLow>
         <csr:addressHigh>0x417</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x418</csr:addressLow>
         <csr:addressHigh>0x418</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HAINTMSK</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HAINTMSK</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x419</csr:addressLow>
         <csr:addressHigh>0x43F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x440</csr:addressLow>
         <csr:addressHigh>0x440</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HPRT</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HPRT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x441</csr:addressLow>
         <csr:addressHigh>0x4FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x500</csr:addressLow>
         <csr:addressHigh>0x500</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCCHAR0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCCHAR0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x501</csr:addressLow>
         <csr:addressHigh>0x503</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x504</csr:addressLow>
         <csr:addressHigh>0x504</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCSPLT0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCSPLT0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x505</csr:addressLow>
         <csr:addressHigh>0x507</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x508</csr:addressLow>
         <csr:addressHigh>0x508</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCINT0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINT0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x509</csr:addressLow>
         <csr:addressHigh>0x50B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x50C</csr:addressLow>
         <csr:addressHigh>0x50C</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCINTMSK0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINTMSK0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x50D</csr:addressLow>
         <csr:addressHigh>0x50F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x510</csr:addressLow>
         <csr:addressHigh>0x510</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCTSIZ0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCTSIZ0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x511</csr:addressLow>
         <csr:addressHigh>0x513</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x514</csr:addressLow>
         <csr:addressHigh>0x514</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCDMA0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCDMA0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x515</csr:addressLow>
         <csr:addressHigh>0x51F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x520</csr:addressLow>
         <csr:addressHigh>0x520</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCCHAR1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCCHAR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x521</csr:addressLow>
         <csr:addressHigh>0x523</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x524</csr:addressLow>
         <csr:addressHigh>0x524</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCSPLT1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCSPLT1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x525</csr:addressLow>
         <csr:addressHigh>0x527</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x528</csr:addressLow>
         <csr:addressHigh>0x528</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCINT1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINT1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x529</csr:addressLow>
         <csr:addressHigh>0x52B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x52C</csr:addressLow>
         <csr:addressHigh>0x52C</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCINTMSK1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINTMSK1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x52D</csr:addressLow>
         <csr:addressHigh>0x52F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x530</csr:addressLow>
         <csr:addressHigh>0x530</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCTSIZ1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCTSIZ1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x531</csr:addressLow>
         <csr:addressHigh>0x533</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x534</csr:addressLow>
         <csr:addressHigh>0x534</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCDMA1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCDMA1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x535</csr:addressLow>
         <csr:addressHigh>0x53F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x540</csr:addressLow>
         <csr:addressHigh>0x540</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCCHAR2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCCHAR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x541</csr:addressLow>
         <csr:addressHigh>0x543</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x544</csr:addressLow>
         <csr:addressHigh>0x544</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCSPLT2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCSPLT2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x545</csr:addressLow>
         <csr:addressHigh>0x547</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x548</csr:addressLow>
         <csr:addressHigh>0x548</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCINT2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINT2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x549</csr:addressLow>
         <csr:addressHigh>0x54B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x54C</csr:addressLow>
         <csr:addressHigh>0x54C</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCINTMSK2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINTMSK2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x54D</csr:addressLow>
         <csr:addressHigh>0x54F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x550</csr:addressLow>
         <csr:addressHigh>0x550</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCTSIZ2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCTSIZ2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x551</csr:addressLow>
         <csr:addressHigh>0x553</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x554</csr:addressLow>
         <csr:addressHigh>0x554</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCDMA2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCDMA2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x555</csr:addressLow>
         <csr:addressHigh>0x55F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x560</csr:addressLow>
         <csr:addressHigh>0x560</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCCHAR3</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCCHAR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x561</csr:addressLow>
         <csr:addressHigh>0x563</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x564</csr:addressLow>
         <csr:addressHigh>0x564</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCSPLT3</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCSPLT3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x565</csr:addressLow>
         <csr:addressHigh>0x567</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x568</csr:addressLow>
         <csr:addressHigh>0x568</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCINT3</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINT3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x569</csr:addressLow>
         <csr:addressHigh>0x56B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x56C</csr:addressLow>
         <csr:addressHigh>0x56C</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCINTMSK3</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINTMSK3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x56D</csr:addressLow>
         <csr:addressHigh>0x56F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x570</csr:addressLow>
         <csr:addressHigh>0x570</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCTSIZ3</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCTSIZ3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x571</csr:addressLow>
         <csr:addressHigh>0x573</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x574</csr:addressLow>
         <csr:addressHigh>0x574</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.HCDMA3</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCDMA3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x575</csr:addressLow>
         <csr:addressHigh>0x7FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x800</csr:addressLow>
         <csr:addressHigh>0x800</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DCFG</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DCFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x801</csr:addressLow>
         <csr:addressHigh>0x803</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x804</csr:addressLow>
         <csr:addressHigh>0x804</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DCTL</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x805</csr:addressLow>
         <csr:addressHigh>0x807</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x808</csr:addressLow>
         <csr:addressHigh>0x808</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DSTS</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DSTS</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x809</csr:addressLow>
         <csr:addressHigh>0x80F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x810</csr:addressLow>
         <csr:addressHigh>0x810</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DIEPMSK</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPMSK</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x811</csr:addressLow>
         <csr:addressHigh>0x813</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x814</csr:addressLow>
         <csr:addressHigh>0x814</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DOEPMSK</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPMSK</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x815</csr:addressLow>
         <csr:addressHigh>0x817</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x818</csr:addressLow>
         <csr:addressHigh>0x818</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DAINT</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DAINT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x819</csr:addressLow>
         <csr:addressHigh>0x81B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x81C</csr:addressLow>
         <csr:addressHigh>0x81C</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DAINTMSK</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DAINTMSK</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x81D</csr:addressLow>
         <csr:addressHigh>0x81F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x820</csr:addressLow>
         <csr:addressHigh>0x820</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DTKNQR1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTKNQR1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x821</csr:addressLow>
         <csr:addressHigh>0x823</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x824</csr:addressLow>
         <csr:addressHigh>0x824</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DTKNQR2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTKNQR2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x825</csr:addressLow>
         <csr:addressHigh>0x827</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x828</csr:addressLow>
         <csr:addressHigh>0x828</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DVBUSDIS</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DVBUSDIS</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x829</csr:addressLow>
         <csr:addressHigh>0x82B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x82C</csr:addressLow>
         <csr:addressHigh>0x82C</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DVBUSPULSE</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DVBUSPULSE</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x82D</csr:addressLow>
         <csr:addressHigh>0x82F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x830</csr:addressLow>
         <csr:addressHigh>0x830</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DTKNQR3</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTKNQR3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x831</csr:addressLow>
         <csr:addressHigh>0x833</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x834</csr:addressLow>
         <csr:addressHigh>0x834</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DTKNQR4</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTKNQR4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x835</csr:addressLow>
         <csr:addressHigh>0x8FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x900</csr:addressLow>
         <csr:addressHigh>0x900</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DIEPCTL0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPCTL0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x901</csr:addressLow>
         <csr:addressHigh>0x907</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x908</csr:addressLow>
         <csr:addressHigh>0x908</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DIEPINT0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPINT0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x909</csr:addressLow>
         <csr:addressHigh>0x90F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x910</csr:addressLow>
         <csr:addressHigh>0x910</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DIEPTSIZ0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPTSIZ0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x911</csr:addressLow>
         <csr:addressHigh>0x913</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x914</csr:addressLow>
         <csr:addressHigh>0x914</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DIEPDMA0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPDMA0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x915</csr:addressLow>
         <csr:addressHigh>0x917</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x918</csr:addressLow>
         <csr:addressHigh>0x918</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DTXFSTS0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTXFSTS0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x919</csr:addressLow>
         <csr:addressHigh>0x91F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x920</csr:addressLow>
         <csr:addressHigh>0x920</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DIEPCTL1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPCTL1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x921</csr:addressLow>
         <csr:addressHigh>0x927</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x928</csr:addressLow>
         <csr:addressHigh>0x928</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DIEPINT1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPINT1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x929</csr:addressLow>
         <csr:addressHigh>0x92F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x930</csr:addressLow>
         <csr:addressHigh>0x930</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DIEPTSIZ1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPTSIZ1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x931</csr:addressLow>
         <csr:addressHigh>0x933</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x934</csr:addressLow>
         <csr:addressHigh>0x934</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DIEPDMA1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPDMA1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x935</csr:addressLow>
         <csr:addressHigh>0x937</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x938</csr:addressLow>
         <csr:addressHigh>0x938</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DTXFSTS1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTXFSTS1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x939</csr:addressLow>
         <csr:addressHigh>0x93F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x940</csr:addressLow>
         <csr:addressHigh>0x940</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DIEPCTL2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPCTL2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x941</csr:addressLow>
         <csr:addressHigh>0x947</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x948</csr:addressLow>
         <csr:addressHigh>0x948</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DIEPINT2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPINT2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x949</csr:addressLow>
         <csr:addressHigh>0x94F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x950</csr:addressLow>
         <csr:addressHigh>0x950</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DIEPTSIZ2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPTSIZ2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x951</csr:addressLow>
         <csr:addressHigh>0x953</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x954</csr:addressLow>
         <csr:addressHigh>0x954</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DIEPDMA2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPDMA2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x955</csr:addressLow>
         <csr:addressHigh>0x957</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x958</csr:addressLow>
         <csr:addressHigh>0x958</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DTXFSTS2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTXFSTS2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x959</csr:addressLow>
         <csr:addressHigh>0xAFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB00</csr:addressLow>
         <csr:addressHigh>0xB00</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DOEPCTL0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPCTL0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB01</csr:addressLow>
         <csr:addressHigh>0xB07</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB08</csr:addressLow>
         <csr:addressHigh>0xB08</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DOEPINT0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPINT0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB09</csr:addressLow>
         <csr:addressHigh>0xB0F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB10</csr:addressLow>
         <csr:addressHigh>0xB10</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DOEPTSIZ0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPTSIZ0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB11</csr:addressLow>
         <csr:addressHigh>0xB13</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB14</csr:addressLow>
         <csr:addressHigh>0xB14</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DOEPDMA0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPDMA0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB15</csr:addressLow>
         <csr:addressHigh>0xB1F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB20</csr:addressLow>
         <csr:addressHigh>0xB20</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DOEPCTL1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPCTL1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB21</csr:addressLow>
         <csr:addressHigh>0xB27</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB28</csr:addressLow>
         <csr:addressHigh>0xB28</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DOEPINT1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPINT1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB29</csr:addressLow>
         <csr:addressHigh>0xB2F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB30</csr:addressLow>
         <csr:addressHigh>0xB30</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DOEPTSIZ1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPTSIZ1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB31</csr:addressLow>
         <csr:addressHigh>0xB33</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB34</csr:addressLow>
         <csr:addressHigh>0xB34</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DOEPDMA1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPDMA1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB35</csr:addressLow>
         <csr:addressHigh>0xB3F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB40</csr:addressLow>
         <csr:addressHigh>0xB40</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DOEPCTL2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPCTL2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB41</csr:addressLow>
         <csr:addressHigh>0xB47</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB48</csr:addressLow>
         <csr:addressHigh>0xB48</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DOEPINT2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPINT2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB49</csr:addressLow>
         <csr:addressHigh>0xB4F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB50</csr:addressLow>
         <csr:addressHigh>0xB50</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DOEPTSIZ2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPTSIZ2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB51</csr:addressLow>
         <csr:addressHigh>0xB53</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB54</csr:addressLow>
         <csr:addressHigh>0xB54</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.DOEPDMA2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPDMA2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB55</csr:addressLow>
         <csr:addressHigh>0xDFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xE00</csr:addressLow>
         <csr:addressHigh>0xE00</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_intreg.PCGCCTL</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.PCGCCTL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xE01</csr:addressLow>
         <csr:addressHigh>0xEFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF00</csr:addressLow>
         <csr:addressHigh>0xFFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1000</csr:addressLow>
         <csr:addressHigh>0x1FFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_0</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2000</csr:addressLow>
         <csr:addressHigh>0x2FFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_1</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3000</csr:addressLow>
         <csr:addressHigh>0x3FFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_2</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4000</csr:addressLow>
         <csr:addressHigh>0x4FFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_3</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5000</csr:addressLow>
         <csr:addressHigh>0x5FFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_4</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6000</csr:addressLow>
         <csr:addressHigh>0x6FFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_5</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7000</csr:addressLow>
         <csr:addressHigh>0x7FFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_6</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8000</csr:addressLow>
         <csr:addressHigh>0x8FFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_7</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9000</csr:addressLow>
         <csr:addressHigh>0x9FFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_8</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xA000</csr:addressLow>
         <csr:addressHigh>0xAFFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_9</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB000</csr:addressLow>
         <csr:addressHigh>0xBFFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_10</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC000</csr:addressLow>
         <csr:addressHigh>0xCFFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_11</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xD000</csr:addressLow>
         <csr:addressHigh>0xDFFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_12</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xE000</csr:addressLow>
         <csr:addressHigh>0xEFFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_13</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF000</csr:addressLow>
         <csr:addressHigh>0xFFFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_14</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x10000</csr:addressLow>
         <csr:addressHigh>0x10FFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_15</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x11000</csr:addressLow>
         <csr:addressHigh>0x1FFFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x20000</csr:addressLow>
         <csr:addressHigh>0x3FFFF</csr:addressHigh>
         <csr:instanceName>usb2_otg.DWC_otg_DFIFO_Direct_access</csr:instanceName>
         <csr:referenceName>usb2_otg.DWC_otg_DFIFO_Direct_access</csr:referenceName>
        </csr:addressMapEntry>
       </csr:addressMap>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg</csr:referenceName>
       <csr:identifier>DWC_otg_intreg</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18115</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_intreg</csr:typeName>
        <csr:description>
         <csr:p>Internal register map</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GOTGCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GOTGINT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GAHBCFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GUSBCFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GRSTCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GINTSTS</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GINTMSK</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GRXSTSR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GRXSTSP</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GRXFSIZ</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GNPTXFSIZ</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GNPTXSTS</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GSNPSID</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GHWCFG1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GHWCFG2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GHWCFG3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GHWCFG4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GINTMSK2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.GINTSTS2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HPTXFSIZ</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HFIR</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HFNUM</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HAINT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HAINTMSK</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HPRT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCCHAR0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCSPLT0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINT0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINTMSK0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCTSIZ0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCDMA0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCCHAR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCSPLT1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINT1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINTMSK1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCTSIZ1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCDMA1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCCHAR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCSPLT2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINT2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINTMSK2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCTSIZ2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCDMA2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCCHAR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCSPLT3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINT3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINTMSK3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCTSIZ3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.HCDMA3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DCFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DCTL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DSTS</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPMSK</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPMSK</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DAINT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DAINTMSK</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTKNQR1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTKNQR2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DVBUSDIS</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DVBUSPULSE</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTKNQR3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTKNQR4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPCTL0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPINT0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPTSIZ0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPDMA0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTXFSTS0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPCTL1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPINT1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPTSIZ1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPDMA1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTXFSTS1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPCTL2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPINT2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPTSIZ2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPDMA2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DTXFSTS2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPCTL0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPINT0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPTSIZ0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPDMA0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPCTL1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPINT1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPTSIZ1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPDMA1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPCTL2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPINT2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPTSIZ2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPDMA2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>usb2_otg.DWC_otg_intreg.PCGCCTL</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GOTGCTL</csr:referenceName>
       <csr:identifier>GOTGCTL</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>575</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00010000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GOTGCTL</csr:typeName>
        <csr:description>
         <csr:p>OTG Control and Status Register</csr:p>
         <csr:p>The OTG Control and Status register controls the behavior and reflects the status of the OTG function of the controller.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SesReqScs</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQSCS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQSCS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQSCS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQSCS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQSCS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQSCS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQSCS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQSCS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>56</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Session Request Success (SesReqScs)</csr:p>
         <csr:p>The core sets this bit when a session request initiation is successful.</csr:p>
         <csr:p> - 1'b0: Session request failure</csr:p>
         <csr:p> - 1'b1: Session request success</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FAIL</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Session request failure</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SUCCESS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Session request success</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SesReq</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQ_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQ_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQ_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQ_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQ_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQ_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_SESREQ_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>89</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Session Request (SesReq)</csr:p>
         <csr:p>The application sets this bit to initiate a session request on the USB. The application can clear this bit by writing a 0 when the Host Negotiation Success Status Change bit in the OTG Interrupt register (GOTGINT.HstNegSucStsChng) is SET. The core clears this bit when the HstNegSucStsChng bit is cleared.</csr:p>
         <csr:p>If you use the USB 1.1 Full-Speed Serial Transceiver interface to initiate the session request, the application must wait until the VBUS discharges to 0.2 V, after the B-Session Valid bit in this register (GOTGCTL.BSesVld) is cleared. This discharge time varies between different PHYs and can be obtained from the PHY vendor.</csr:p>
         <csr:p> - 1'b0: No session request</csr:p>
         <csr:p> - 1'b1: Session request</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOREQUEST</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No session request</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>REQUEST</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Session request</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VbvalidOvEn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVEN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVEN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVEN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVEN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>118</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>VBUS Valid Override Enable (VbvalidOvEn)</csr:p>
         <csr:p>This bit is used to enable/disable the software to override the Bvalid signal using the GOTGCTL.VbvalidOvVal.</csr:p>
         <csr:p> - 1'b1 : Internally Bvalid received from the PHY is overridden with GOTGCTL.VbvalidOvVal.</csr:p>
         <csr:p> - 1'b0 : Override is disabled and bvalid signal from the respective PHY selected is used internally by the controller.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Override is disabled and bvalid signal from the respective PHY selected is used internally by the controller</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>The vbus-valid signal received from the PHY is overridden with GOTGCTL.VbvalidOvVal</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VbvalidOvVal</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVVAL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVVAL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_VBVALIDOVVAL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>143</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>VBUS Valid OverrideValue (VbvalidOvVal)</csr:p>
         <csr:p>This bit is used to set Override value for vbusvalid signal when GOTGCTL.VbvalidOvEn is set.</csr:p>
         <csr:p> - 1'b0 : vbusvalid value is 1'b0 when GOTGCTL.VbvalidOvEn =1</csr:p>
         <csr:p> - 1'b1 : vbusvalid value is 1'b1 when GOTGCTL.VbvalidOvEn =1</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SET0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>vbusvalid value when GOTGCTL.VbvalidOvEn = 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SET1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>vbusvalid value when GOTGCTL.VbvalidOvEn is 1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AvalidOvEn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVEN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVEN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVEN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVEN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>168</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>A-Peripheral Session Valid Override Enable (AvalidOvEn)</csr:p>
         <csr:p>This bit is used to enable/disable the software to override the Avalid signal using the GOTGCTL.AvalidOvVal.</csr:p>
         <csr:p> - 1'b1: Internally Avalid received from the PHY is overridden with GOTGCTL.AvalidOvVal.</csr:p>
         <csr:p> - 1'b0: Override is disabled and avalid signal from the respective PHY selected is used internally by the core</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Derive AValid from PHY</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Derive Avalid from GOTGCTL.AvalidOvVal</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AvalidOvVal</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVVAL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVVAL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_AVALIDOVVAL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>191</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>A-Peripheral Session Valid OverrideValue (AvalidOvVal)</csr:p>
         <csr:p>This bit is used to set Override value for Avalid signal when GOTGCTL.AvalidOvEn is set.</csr:p>
         <csr:p> - 1'b0 : Avalid value is 1'b0 when GOTGCTL.AvalidOvEn =1</csr:p>
         <csr:p> - 1'b1 : Avalid value is 1'b1 when GOTGCTL.AvalidOvEn =1</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>VALUE0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Avalid value is 1'b0 when GOTGCTL.AvalidOvEn =1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>VALUE1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Avalid value is 1'b1 when GOTGCTL.AvalidOvEn =1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BvalidOvEn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVEN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>219</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>B-Peripheral Session Valid Override Value (BvalidOvEn)</csr:p>
         <csr:p>This bit is used to enable/disable the software to override the Bvalid signal using the GOTGCTL.BvalidOvVal. </csr:p>
         <csr:p> - 1'b1 : Internally Bvalid received from the PHY is overridden with GOTGCTL.BvalidOvVal.</csr:p>
         <csr:p> - 1'b0 : Override is disabled and bvalid signal from the respective PHY selected is used internally by the force</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Override is disabled and bvalid signal from the respective PHY selected is used internally by the core</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Internally Bvalid received from the PHY is overridden with GOTGCTL.BvalidOvVal</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BvalidOvVal</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BVALIDOVVAL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>242</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>B-Peripheral Session Valid OverrideValue (BvalidOvVal)</csr:p>
         <csr:p>This bit is used to set Override value for Bvalid signal when GOTGCTL.BvalidOvEn is set.</csr:p>
         <csr:p> - 1'b0 : Bvalid value is 1'b0 when GOTGCTL.BvalidOvEn =1</csr:p>
         <csr:p> - 1'b1 : Bvalid value is 1'b1 when GOTGCTL.BvalidOvEn =1</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>VALUE0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Bvalid value when GOTGCTL.BvalidOvEn =1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>VALUE1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Bvalid value when GOTGCTL.BvalidOvEn =1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HstNegScs</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTNEGSCS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTNEGSCS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTNEGSCS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTNEGSCS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTNEGSCS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTNEGSCS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTNEGSCS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTNEGSCS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>267</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: HNP-capable Device</csr:p>
         <csr:p>Host Negotiation Success (HstNegScs)</csr:p>
         <csr:p>The controller sets this bit when host negotiation is successful. The controller clears this bit when the HNP Request (HNPReq) bit in this register is set.</csr:p>
         <csr:p> - 1'b0: Host negotiation failure</csr:p>
         <csr:p> - 1'b1: Host negotiation success</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FAIL</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host negotiation failure</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SUCCESS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Host negotiation success</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HNPReq</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HNPREQ_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HNPREQ_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HNPREQ_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HNPREQ_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HNPREQ_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HNPREQ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HNPREQ_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HNPREQ_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>294</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: HNP Capable OTG Device</csr:p>
         <csr:p>HNP Request (HNPReq)</csr:p>
         <csr:p>The application sets this bit to initiate an HNP request to the connected USB host. The application can clear this bit by writing a 0 when the Host Negotiation Success Status Change bit in the OTG Interrupt register (GOTGINT.HstNegSucStsChng) is SET. The controller clears this bit when the HstNegSucStsChng bit is cleared.</csr:p>
         <csr:p> - 1'b0: No HNP request</csr:p>
         <csr:p> - 1'b1: HNP request</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No HNP request</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>HNP request</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HstSetHNPEn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTSETHNPEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTSETHNPEN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTSETHNPEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTSETHNPEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTSETHNPEN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTSETHNPEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTSETHNPEN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_HSTSETHNPEN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>318</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: HNP Capable OTG Host</csr:p>
         <csr:p>Host Set HNP Enable (HstSetHNPEn)</csr:p>
         <csr:p>The application sets this bit when it has successfully enabled HNP (using the SetFeature.SetHNPEnable command) on the connected device.</csr:p>
         <csr:p> - 1'b0: Host Set HNP is not enabled</csr:p>
         <csr:p> - 1'b1: Host Set HNP is enabled</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Set HNP is not enabled.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Host Set HNP is enabled.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DevHNPEn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DEVHNPEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DEVHNPEN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DEVHNPEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DEVHNPEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DEVHNPEN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DEVHNPEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DEVHNPEN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DEVHNPEN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>342</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: HNP Capable OTG Device</csr:p>
         <csr:p> Device HNP Enabled (DevHNPEn)</csr:p>
         <csr:p>The application sets this bit when it successfully receives a SetFeature.SetHNPEnable command from the connected USB host.</csr:p>
         <csr:p> - 1'b0: HNP is not enabled in the application</csr:p>
         <csr:p> - 1'b1: HNP is enabled in the application</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>HNP is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>HNP is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EHEn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_EHEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_EHEN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_EHEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_EHEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_EHEN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_EHEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_EHEN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_EHEN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>368</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: SRP Capable Host</csr:p>
         <csr:p>Embedded Host Enable (EHEn)</csr:p>
         <csr:p>It is used to select between OTG A Device state Machine and Embedded Host state machine.</csr:p>
         <csr:p> - 1'b0: OTG A Device state machine is selected</csr:p>
         <csr:p> - 1'b1: Embedded Host State Machine is selected</csr:p>
         <csr:p>Note:</csr:p>
         <csr:p> This field is valid only in SRP-Capable OTG Mode (OTG_MODE=0,1).</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EHDISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>OTG A Device state machine is selected.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EHENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Embedded Host state machine is selected.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>14</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DbnceFltrBypass</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCEFLTRBYPASS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCEFLTRBYPASS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCEFLTRBYPASS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCEFLTRBYPASS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCEFLTRBYPASS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCEFLTRBYPASS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCEFLTRBYPASS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCEFLTRBYPASS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>396</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Debounce Filter Bypass</csr:p>
         <csr:p>Bypass Debounce filters for avalid, bvalid, vbusvalid, sessend, iddig signals when enabled.</csr:p>
         <csr:p> - 1'b0: Disabled</csr:p>
         <csr:p> - 1'b1: Enabled</csr:p>
         <csr:p></csr:p>
         <csr:p> </csr:p>
         <csr:p>Note:  This register bit is valid only when debounce filters are present in core.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Debounce Filter Bypass is disabled.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Debounce Filter Bypass is enabled.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ConIDSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CONIDSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>429</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Connector ID Status (ConIDSts)</csr:p>
         <csr:p>Indicates the connector ID status on a connect event.</csr:p>
         <csr:p> - 1'b0: The core is in A-Device mode.</csr:p>
         <csr:p> - 1'b1: The core is in B-Device mode.</csr:p>
         <csr:p></csr:p>
         <csr:p> Note:</csr:p>
         <csr:p> The reset value of this register field can be read only after the PHY clock is stable, or if IDDIG_FILTER is enabled, wait for the filter timer to expire to read the correct reset value which ever event is later. </csr:p>
         <csr:p> Reset:</csr:p>
         <csr:p>  - 1'b0: in host only mode (OTG_MODE = 5 or 6)</csr:p>
         <csr:p>  - 1'b1: in all other configurations</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MODEA</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>The core is in A-Device mode.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MODEB</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>The core is in B-Device mode.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DbncTime</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCTIME_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCTIME_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCTIME_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCTIME_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCTIME_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCTIME_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCTIME_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_DBNCTIME_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>456</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>Long/Short Debounce Time (DbncTime)</csr:p>
         <csr:p>Indicates the debounce time of a detected connection.</csr:p>
         <csr:p> - 1'b0: Long debounce time, used for physical connections (100 ms + 2.5 micro-sec)</csr:p>
         <csr:p> - 1'b1: Short debounce time, used for soft connections (2.5 micro-sec)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LONG</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Long debounce time, used for physical connections (100 ms + 2.5 micro-sec)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SHORT</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Short debounce time, used for soft connections (2.5 micro-sec)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ASesVld</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_ASESVLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_ASESVLD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_ASESVLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_ASESVLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_ASESVLD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_ASESVLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_ASESVLD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_ASESVLD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>485</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>A-Session Valid (ASesVld)</csr:p>
         <csr:p>Indicates the Host mode transceiver status.</csr:p>
         <csr:p> - 1'b0: A-session is not valid</csr:p>
         <csr:p> - 1'b1: A-session is valid</csr:p>
         <csr:p>Note: If you do not enabled OTG features (such as SRP and HNP), the read reset value will be 1. The vbus assigns the values internally for non-SRP or non-HNP configurations.</csr:p>
         <csr:p>In case of OTG_MODE=0, the reset value of this bit is 1'b0.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOTVALID</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>A-session is not valid.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>VALID</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>A-session is valid.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BSesVld</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BSESVLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BSESVLD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BSESVLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BSESVLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BSESVLD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BSESVLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BSESVLD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_BSESVLD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>521</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>B-Session Valid (BSesVld)</csr:p>
         <csr:p>Indicates the Device mode transceiver status.</csr:p>
         <csr:p> - 1'b0: B-session is not valid.</csr:p>
         <csr:p> - 1'b1: B-session is valid.</csr:p>
         <csr:p>In OTG mode, you can use this bit to determine if the device is connected or disconnected.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note:</csr:p>
         <csr:p> - If you do not enable OTG features (such as SRP and HNP), the read reset value will be 1.The vbus assigns the values internally for non- SRP or non-HNP configurations. </csr:p>
         <csr:p> - In case of OTG_MODE=0, the reset value of this bit is 1'b0.</csr:p>
         <csr:p> - The reset value of this register field can be read only after the PHY clock is stable, or if IDDIG_FILTER is enabled, wait for the filter timer to expire to read the correct reset value which ever event is later.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOTVALID</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>B-session is not valid.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>VALID</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>B-session is valid.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OTGVer</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_OTGVER_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_OTGVER_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_OTGVER_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_OTGVER_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_OTGVER_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_OTGVER_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_OTGVER_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_OTGVER_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>544</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OTG Version (OTGVer)</csr:p>
         <csr:p>Indicates the OTG revision.</csr:p>
         <csr:p> - 1'b0: OTG Version 1.3. In this version the core supports Data line pulsing and VBus pulsing for SRP.</csr:p>
         <csr:p> - 1'b1: OTG Version 2.0. In this version the core supports only Data line pulsing for SRP.</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>VER13</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Supports OTG Version 1.3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>VER20</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Supports OTG Version 2.0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CurMod</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CURMOD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CURMOD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CURMOD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CURMOD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CURMOD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CURMOD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CURMOD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGCTL_CURMOD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>574</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Mode of Operation (CurMod)</csr:p>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Indicates the current mode.</csr:p>
         <csr:p> - 1'b0: Device mode</csr:p>
         <csr:p> - 1'b1: Host mode</csr:p>
         <csr:p> Reset:</csr:p>
         <csr:p> - 1'b1 in Host-only mode (OTG_MODE=5 or 6)</csr:p>
         <csr:p> - 1'b0 in all other configurations</csr:p>
         <csr:p>Note: The reset value of this register field can be read only after the PHY clock is stable, or if IDDIG_FILTER is enabled, wait for the filter timer to expire to read the correct reset value which ever event is later.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DEVICEMODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Current mode is device mode.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTMODE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Current mode is host mode.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GOTGINT</csr:referenceName>
       <csr:identifier>GOTGINT</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>731</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GOTGINT</csr:typeName>
        <csr:description>
         <csr:p>OTG Interrupt Register</csr:p>
         <csr:p>The application reads this register whenever there is an OTG interrupt and clears the bits in this register to clear the OTG interrupt.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SesEndDet</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESENDDET_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESENDDET_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESENDDET_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESENDDET_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESENDDET_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESENDDET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESENDDET_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESENDDET_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>604</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Session End Detected (SesEndDet)</csr:p>
         <csr:p>The controller sets this bit when the utmiotg_bvalid signal is deasserted. This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SessionEnd utmiotg_bvalid signal is deasserted</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Session is Active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SesReqSucStsChng</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_SESREQSUCSTSCHNG_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>630</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Session Request Success Status Change (SesReqSucStsChng)</csr:p>
         <csr:p>The core sets this bit on the success or failure of a session request. The application must read the Session Request Success bit in the OTG Control and Status register (GOTGCTL.SesReqScs) to check for success or failure. This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Session Request Status has changed</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Change in Session Request Status</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HstNegSucStsChng</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGSUCSTSCHNG_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>656</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Host Negotiation Success Status Change (HstNegSucStsChng)</csr:p>
         <csr:p>The core sets this bit on the success or failure of a USB host negotiation request. The application must read the Host Negotiation Success bit of the OTG Control and Status register (GOTGCTL.HstNegScs) to check for success or failure. This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Host Negotiation Status Change</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Change</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>16</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HstNegDet</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_HSTNEGDET_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>679</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode:Host and Device</csr:p>
         <csr:p>Host Negotiation Detected (HstNegDet)</csr:p>
         <csr:p>The core sets this bit when it detects a host negotiation request on the USB. This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Active HNP request detected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Active HNP Request</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ADevTOUTChg</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_ADEVTOUTCHG_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>703</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>A-Device Timeout Change (ADevTOUTChg)</csr:p>
         <csr:p>The core sets this bit to indicate that the A-device has timed out while waiting for the B-device to connect.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>A-Device Timeout</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No A-Device Timeout</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DbnceDone</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_DBNCEDONE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_DBNCEDONE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_DBNCEDONE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_DBNCEDONE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_DBNCEDONE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_DBNCEDONE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_DBNCEDONE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GOTGINT_DBNCEDONE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>730</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>Debounce Done (DbnceDone)</csr:p>
         <csr:p>The core sets this bit when the debounce is completed after the device connect. The application can start driving USB reset after seeing this interrupt. This bit is only valid when the HNP Capable or SRP Capable bit is SET in the Core USB Configuration register (GUSBCFG.HNPCap or GUSBCFG.SRPCap, respectively). This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Debounce completed</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>After Connect waiting for Debounce to complete</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GAHBCFG</csr:referenceName>
       <csr:identifier>GAHBCFG</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>1009</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GAHBCFG</csr:typeName>
        <csr:description>
         <csr:p>AHB Configuration Register</csr:p>
         <csr:p>This register can be used to configure the core after power-on or a change in mode. This register mainly contains AHB system-related configuration parameters. Do not change this register after the initial programming. The application must program this register before starting any transactions on either the AHB or the USB.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>GlblIntrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_GLBLINTRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>766</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and device</csr:p>
         <csr:p>Global Interrupt Mask (GlblIntrMsk)</csr:p>
         <csr:p>The application uses this bit to mask or unmask the interrupt line assertion to itself. Irrespective of this bit's setting, the interrupt status registers are updated by the controller.</csr:p>
         <csr:p> - 1'b0: Mask the interrupt assertion to the application.</csr:p>
         <csr:p> - 1'b1: Unmask the interrupt assertion to the application.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask the interrupt assertion to the application</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Unmask the interrupt assertion to the application.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HBstLen</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_HBSTLEN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>836</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and device</csr:p>
         <csr:p>Burst Length/Type (HBstLen)</csr:p>
         <csr:p>This field is used in both External and Internal DMA modes. In External DMA mode, these bits appear on dma_burst[3:0] ports, which can be used by an external wrapper to interface the External DMA Controller interface to Synopsys DW_ahb_dmac or ARM PrimeCell.</csr:p>
         <csr:p>External DMA Mode defines the DMA burst length in terms of 32-bit words:</csr:p>
         <csr:p> - 4'b0000: 1 word</csr:p>
         <csr:p> - 4'b0001: 4 words</csr:p>
         <csr:p> - 4'b0010: 8 words</csr:p>
         <csr:p> - 4'b0011: 16 words</csr:p>
         <csr:p> - 4'b0100: 32 words</csr:p>
         <csr:p> - 4'b0101: 64 words</csr:p>
         <csr:p> - 4'b0110: 128 words</csr:p>
         <csr:p> - 4'b0111: 256 words</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>Internal DMA Mode AHB Master burst type:</csr:p>
         <csr:p> - 4'b0000 Single</csr:p>
         <csr:p> - 4'b0001 INCR</csr:p>
         <csr:p> - 4'b0011 INCR4</csr:p>
         <csr:p> - 4'b0101 INCR8</csr:p>
         <csr:p> - 4'b0111 INCR16</csr:p>
         <csr:p> - Others: Reserved</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>WORD128</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>128 words</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WORD16ORINCR4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>16 words or INCR4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WORD1ORSINGLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>1 word or single</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WORD256ORINCR16</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>256 words or INCR16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WORD32</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>32 words</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WORD4ORINCR</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>4 words or INCR</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WORD64ORINCR8</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>64 words or INCR8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WORD8</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>8 words</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WORDX</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Others reserved</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DMAEn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_DMAEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_DMAEN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_DMAEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_DMAEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_DMAEN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_DMAEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_DMAEN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_DMAEN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>860</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and device</csr:p>
         <csr:p>DMA Enable (DMAEn)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is always 0 when Slave-Only mode has been selected.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: 1'b0</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DMAMODE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Core operates in a DMA mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SLAVEMODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Core operates in Slave mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NPTxFEmpLvl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NPTXFEMPLVL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>900</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and device</csr:p>
         <csr:p>Non-Periodic TxFIFO Empty Level (NPTxFEmpLvl)</csr:p>
         <csr:p>This bit is used only in Slave mode. In host mode and with Shared FIFO with device mode, this bit indicates when the Non-Periodic TxFIFO Empty Interrupt bit in the Core Interrupt register (GINTSTS.NPTxFEmp) is triggered.</csr:p>
         <csr:p>With dedicated FIFO in device mode, this bit indicates when IN endpoint Transmit FIFO empty interrupt (DIEPINTn.TxFEmp) is triggered.</csr:p>
         <csr:p>Host mode and with Shared FIFO with device mode:</csr:p>
         <csr:p> - 1'b0: GINTSTS.NPTxFEmp interrupt indicates that the Non-Periodic TxFIFO is half empty</csr:p>
         <csr:p> - 1'b1: GINTSTS.NPTxFEmp interrupt indicates that the Non-Periodic TxFIFO is completely empty </csr:p>
         <csr:p>Dedicated FIFO in device mode:</csr:p>
         <csr:p> - 1'b0: DIEPINTn.TxFEmp interrupt indicates that the IN Endpoint TxFIFO is half empty</csr:p>
         <csr:p> - 1'b1: DIEPINTn.TxFEmp interrupt indicates that the IN Endpoint TxFIFO is completely empty</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EMPTY</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>GINTSTS.NPTxFEmp interrupt indicates that the Non-Periodic TxFIFO is completely empty or that the IN Endpoint TxFIFO is completely empty.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HALFEMPTY</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DIEPINTn.TxFEmp interrupt indicates that the Non-Periodic TxFIFO is half empty or that the IN Endpoint TxFIFO is half empty.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>20</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RemMemSupp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_REMMEMSUPP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>936</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Remote Memory Support (RemMemSupp)</csr:p>
         <csr:p>This bit is programmed to enable the functionality to wait for the system DMA Done Signal for the DMA Write Transfers.</csr:p>
         <csr:p> - GAHBCFG.RemMemSupp=1</csr:p>
         <csr:p>The int_dma_req output signal is asserted when the DMA starts write transfer to the external memory. When the core is done with the Transfers it asserts int_dma_done signal to flag the completion of DMA writes from the controller. The core then waits for sys_dma_done signal from the system to proceed further and complete the Data Transfer corresponding to a particular Channel/Endpoint. </csr:p>
         <csr:p> - GAHBCFG.RemMemSupp=0</csr:p>
         <csr:p>The int_dma_req and int_dma_done signals are not asserted and the core proceeds with the assertion of the XferComp interrupt as soon as the DMA write transfer is done at the Core Boundary and it does not wait for the sys_dma_done signal to complete the DATA transfers.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Remote Memory Support Feature disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Remote Memory Support Feature enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NotiAllDmaWrit</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_NOTIALLDMAWRIT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>975</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Notify All DMA Write Transactions (NotiAllDmaWrit)</csr:p>
         <csr:p>This bit is programmed to enable the System DMA Done functionality for all the DMA write Transactions corresponding to the Channel/Endpoint. This bit is valid only when GAHBCFG.RemMemSupp is set to 1.</csr:p>
         <csr:p> - GAHBCFG.NotiAllDmaWrit = 1</csr:p>
         <csr:p>The core asserts int_dma_req for all the DMA write transactions on the AHB interface along with int_dma_done, chep_last_transact and chep_number signal informations. The core waits for sys_dma_done signal for all the DMA write transactions in order to complete the transfer of a particular Channel/Endpoint.</csr:p>
         <csr:p> - GAHBCFG.NotiAllDmaWrit = 0</csr:p>
         <csr:p>The core asserts int_dma_req signal only for the last transaction of DMA write transfer corresponding to a particular Channel/Endpoint. Similarly, the core waits for sys_dma_done signal only for that transaction of DMA write to complete the transfer of a particular Channel/Endpoint.</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ALLTRANS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>The core asserts int_dma_req for all the DMA write transactions on the AHB interface along with int_dma_done, chep_last_transact and chep_number signal informations. The core waits for sys_dma_done signal for all the DMA write transactions in order to complete the transfer of a particular Channel/Endpoint</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LASTTRANS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title></csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBSingle</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GAHBCFG_AHBSINGLE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1008</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>AHB Single Support (AHBSingle)</csr:p>
         <csr:p>This bit when programmed supports Single transfers for the remaining data in a transfer when the core is operating in DMA mode. </csr:p>
         <csr:p> - 1'b0: The remaining data in the transfer is sent using INCR burst size.</csr:p>
         <csr:p> - 1'b1: The remaining data in the transfer is sent using Single burst size. </csr:p>
         <csr:p>Note: If this feature is enabled, the AHB RETRY and SPLIT transfers still have INCR burst type. Enable this feature when the AHB Slave connected to the core does not support INCR burst (and when Split, and Retry transactions are not being used in the bus).</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>INCRBURST</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>The remaining data in the transfer is sent using INCR burst size</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINGLEBURST</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>The remaining data in the transfer is sent using Single burst size</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GUSBCFG</csr:referenceName>
       <csr:identifier>GUSBCFG</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>1454</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00001400</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GUSBCFG</csr:typeName>
        <csr:description>
         <csr:p>USB Configuration Register</csr:p>
         <csr:p>This register can be used to configure the core after power-on or when changing to Host mode or Device mode. It contains USB and USB-PHY related configuration parameters. The application must program this register before starting any transactions on either the AHB or the USB. If you are using the HSIC interface, HSIC PHY must be in reset while programming this register. Do not make changes to this register after the initial programming.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TOutCal</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TOUTCAL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1052</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>HS/FS Timeout Calibration (TOutCal)</csr:p>
         <csr:p></csr:p>
         <csr:p>The number of PHY clocks that the application programs in this field is added to the high-speed/full-speed interpacket timeout duration in the core to account for any additional delays introduced by the PHY. This can be required, because the delay introduced by the PHY in generating the linestate condition can vary from one PHY to another.</csr:p>
         <csr:p></csr:p>
         <csr:p>The USB standard timeout value for high-speed operation is 736 to 816 (inclusive) bit times. The USB standard timeout value for full-speed operation is 16 to 18 (inclusive) bit times. The application must program this field based on the speed of enumeration. The number of bit times added per PHY clock are as follows:</csr:p>
         <csr:p></csr:p>
         <csr:p>High-speed operation:</csr:p>
         <csr:p> - One 30-MHz PHY clock = 16 bit times</csr:p>
         <csr:p> - One 60-MHz PHY clock = 8 bit times</csr:p>
         <csr:p>Full-speed operation:</csr:p>
         <csr:p> - One 30-MHz PHY clock = 0.4 bit times</csr:p>
         <csr:p> - One 60-MHz PHY clock = 0.2 bit times</csr:p>
         <csr:p> - One 48-MHz PHY clock = 0.25 bit times</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PHYIf</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYIF_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYIF_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYIF_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYIF_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYIF_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYIF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYIF_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYIF_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1079</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>PHY Interface (PHYIf)</csr:p>
         <csr:p>The application uses this bit to configure the core to support a UTMI+ PHY with an 8- or 16-bit interface. When a ULPI PHY is chosen, this must be Set to 8-bit mode.</csr:p>
         <csr:p> - 1'b0: 8 bits</csr:p>
         <csr:p> - 1'b1: 16 bits</csr:p>
         <csr:p>This bit is writable only If UTMI+ and ULPI were selected. Otherwise, this bit returns the value for the power-on interface selected during configuration.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BITS16</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PHY 16bit Mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BITS8</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>PHY 8bit Mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ULPI_UTMI_Sel</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_ULPI_UTMI_SEL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1105</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>ULPI or UTMI+ Select (ULPI_UTMI_Sel)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application uses this bit to select either a UTMI+ interface or ULPI Interface.</csr:p>
         <csr:p> - 1'b0: UTMI+ Interface</csr:p>
         <csr:p> - 1'b1: ULPI Interface</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ULPI</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>ULPI Interface</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UTMI</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>UTMI+ Interface</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FSIntf</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FSINTF_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FSINTF_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FSINTF_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FSINTF_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FSINTF_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FSINTF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FSINTF_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FSINTF_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1142</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Full-Speed Serial Interface Select (FSIntf)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application uses this bit to select either a unidirectional or bidirectional USB 1.1 full-speed serial transceiver interface.</csr:p>
         <csr:p> - 1'b0: 6-pin unidirectional full-speed serial interface</csr:p>
         <csr:p> - 1'b1: 3-pin bidirectional full-speed serial interface</csr:p>
         <csr:p>If a USB 1.1 Full-Speed Serial Transceiver interface was not selected, this bit is always 0, with Write Only access. If a USB 1.1 FS interface was selected, Then the application can Set this bit to select between the 3- and 6-pin interfaces, and access is Read and Write.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: For supporting the new 4-pin bi-directional interface, you need to select 6-pin unidirectional FS serial mode, and add an external control to convert it to a 4-pin interface.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FS3PIN</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>3-pin bidirectional full-speed serial interface</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FS6PIN</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>6-pin unidirectional full-speed serial interface</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PHYSel</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYSEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYSEL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYSEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYSEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYSEL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYSEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYSEL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYSEL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1178</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>PHYSel</csr:p>
         <csr:p></csr:p>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p></csr:p>
         <csr:p>USB 2.0 High-Speed PHY or USB 1.1 Full-Speed Serial Transceiver Select (PHYSel)</csr:p>
         <csr:p>The application uses this bit to select either a high-speed UTMI+ or ULPI PHY, or a full-speed transceiver.</csr:p>
         <csr:p> - 1'b0: USB 2.0 high-speed UTMI+ or ULPI PHY</csr:p>
         <csr:p> - 1'b1: USB 1.1 full-speed serial transceiver</csr:p>
         <csr:p>If a USB 1.1 Full-Speed Serial Transceiver interface was not selected in, this bit is always 0, with Write Only access.</csr:p>
         <csr:p>If a high-speed PHY interface was not selected in, this bit is always 1, with Write Only access.</csr:p>
         <csr:p>If both interface types were selected (parameters have non-zero values), the application uses this bit to select which interface is active, and access is Read and Write.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>USB11</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>USB 1.1 full-speed serial transceiver is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>USB20</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>USB 2.0 high-speed UTMI+ or ULPI PHY is selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SRPCap</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_SRPCAP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_SRPCAP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_SRPCAP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_SRPCAP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_SRPCAP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_SRPCAP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_SRPCAP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_SRPCAP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1208</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>SRP-Capable (SRPCap)</csr:p>
         <csr:p>The application uses this bit to control the controller's SRP capabilities. If the core operates as a non-SRP-capable B-device, it cannot request the connected A-device (host) to</csr:p>
         <csr:p>activate VBUS and start a session.</csr:p>
         <csr:p> - 1'b0: SRP capability is not enabled.</csr:p>
         <csr:p> - 1'b1: SRP capability is enabled.</csr:p>
         <csr:p>If SRP functionality is disabled by the software, the OTG signals on the PHY domain must be tied to the appropriate values.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>SRP capability is not enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SRP capability is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HNPCap</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_HNPCAP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_HNPCAP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_HNPCAP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_HNPCAP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_HNPCAP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_HNPCAP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_HNPCAP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_HNPCAP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1235</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>HNP-Capable (HNPCap)</csr:p>
         <csr:p>The application uses this bit to control the controller's HNP capabilities.</csr:p>
         <csr:p> - 1'b0: HNP capability is not enabled.</csr:p>
         <csr:p> - 1'b1: HNP capability is enabled.</csr:p>
         <csr:p>If HNP functionality is disabled by the software, the OTG signals on the PHY domain must be tied to the appropriate values.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>HNP capability is not enabled.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>HNP capability is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>USBTrdTim</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_USBTRDTIM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1266</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>USB Turnaround Time (USBTrdTim)</csr:p>
         <csr:p>Sets the turnaround time in PHY clocks. Specifies the response time for a MAC request to the Packet FIFO Controller (PFC) to fetch data from the DFIFO (SPRAM). This must be programmed to</csr:p>
         <csr:p> - 4'h5: When the MAC interface is 16-bit UTMI+ .</csr:p>
         <csr:p> - 4'h9: When the MAC interface is 8-bit UTMI+ .</csr:p>
         <csr:p>Note: The previous values are calculated for the minimum AHB frequency of 30 MHz. USB turnaround time is critical for certification where long cables and 5-Hubs are used. If you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical, these bits can be programmed to a larger value.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x5</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TURNTIME16BIT</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>MAC interface is 16-bit UTMI+.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TURNTIME8BIT</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>MAC interface is 8-bit UTMI+.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PhyLPwrClkSel</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_PHYLPWRCLKSEL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1297</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>PHY Low-Power Clock Select (PhyLPwrClkSel)</csr:p>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Selects either 480-MHz or 48-MHz (low-power) PHY mode. In FS and LS modes, the PHY can usually operate on a 48-MHz clock to save power.</csr:p>
         <csr:p> - 1'b0: 480-MHz Internal PLL clock</csr:p>
         <csr:p> - 1'b1: 48-MHz External Clock</csr:p>
         <csr:p>In 480 MHz mode, the UTMI interface operates at either 60 or 30-MHz, depending upon whether 8- or 16-bit data width is selected.</csr:p>
         <csr:p>In 48-MHz mode, the UTMI interface operates at 48 MHz in FS mode and at either 48 or 6 MHz in LS mode (depending on the PHY vendor). This bit drives the utmi_fsls_low_power core output signal, and is valid only for UTMI+ PHYs.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EXTCLK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>48-MHz External Clock</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTPLLCLK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>480-MHz Internal PLL clock</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>21</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TermSelDLPulse</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TERMSELDLPULSE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1320</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>TermSel DLine Pulsing Selection (TermSelDLPulse)</csr:p>
         <csr:p>This bit selects utmi_termselect to drive data line pulse during SRP.</csr:p>
         <csr:p> - 1'b0: Data line pulsing using utmi_txvalid (Default).</csr:p>
         <csr:p> - 1'b1: Data line pulsing using utmi_termsel.</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TERMSEL</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data line pulsing using utmi_termsel</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXVALID</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Data line pulsing using utmi_txvalid</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>25</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>IC_USBCap</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_IC_USBCAP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1349</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>IC_USB-Capable (IC_USBCap)</csr:p>
         <csr:p>The application uses this bit to control the core's IC_USB capabilities.</csr:p>
         <csr:p> - 1'b0: IC_USB PHY Interface is not selected.</csr:p>
         <csr:p> - 1'b1: IC_USB PHY Interface is selected.</csr:p>
         <csr:p>This bit is writable only if OTG_ENABLE_IC_USB=1 and OTG_FSPHY_INTERFACE!=0.</csr:p>
         <csr:p>The reset value depends on the configuration parameter OTG_SELECT_IC_USB when OTG_ENABLE_IC_USB = 1. In all other cases, this bit is set to 1'b0 and the bit is read only.</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOTSELECTED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>IC_USB PHY Interface is not selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SELECTED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IC_USB PHY Interface is selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TxEndDelay</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_TXENDDELAY_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1373</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Tx End Delay (TxEndDelay)</csr:p>
         <csr:p>Writing 1'b1 to this bit enables the controller to follow the TxEndDelay timings as per UTMI+ specification 1.05 section 4.1.5 for opmode signal during remote wakeup.  </csr:p>
         <csr:p> - 1'b0 : Normal Mode.</csr:p>
         <csr:p> - 1'b1 : Tx End delay.</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Normal Mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Tx End delay</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ForceHstMode</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEHSTMODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEHSTMODE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEHSTMODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEHSTMODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEHSTMODE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEHSTMODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEHSTMODE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEHSTMODE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1402</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and device</csr:p>
         <csr:p>Force Host Mode (ForceHstMode)</csr:p>
         <csr:p>Writing a 1 to this bit forces the core to host mode irrespective of utmiotg_iddig input pin.</csr:p>
         <csr:p> - 1'b0 : Normal Mode.</csr:p>
         <csr:p> - 1'b1 : Force Host Mode.</csr:p>
         <csr:p>After setting the force bit, the application must wait at least 25 ms before the change to take effect. When the simulation is in scale down mode, waiting for 500 micro sec is sufficient. This bit is valid only when OTG_MODE = 0, 1 or 2. In all other cases, this bit reads 0.</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Normal Mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Force Host Mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ForceDevMode</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEDEVMODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEDEVMODE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEDEVMODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEDEVMODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEDEVMODE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEDEVMODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEDEVMODE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_FORCEDEVMODE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1431</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode:Host and device</csr:p>
         <csr:p>Force Device Mode (ForceDevMode)</csr:p>
         <csr:p>Writing a 1 to this bit forces the controller to device mode irrespective of utmiotg_iddig input pin.</csr:p>
         <csr:p> - 1'b0 : Normal Mode.</csr:p>
         <csr:p> - 1'b1 : Force Device Mode.</csr:p>
         <csr:p>After setting the force bit, the application must wait at least 25 ms before the change to take effect. When the simulation is in scale down mode, waiting for 500 micro sec is sufficient. This bit is valid only when OTG_MODE = 0, 1 or 2. In all other cases, this bit reads 0.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Normal Mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Force Device Mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CorruptTxPkt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GUSBCFG_CORRUPTTXPKT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1453</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and device</csr:p>
         <csr:p>Corrupt Tx packet (CorruptTxPkt)</csr:p>
         <csr:p>This bit is for debug purposes only. Never Set this bit to 1. The application should always write 1'b0 to this bit.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DEBUG</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Debug Mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NODEBUG</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Normal Mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GRSTCTL</csr:referenceName>
       <csr:identifier>GRSTCTL</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>1731</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x80000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GRSTCTL</csr:typeName>
        <csr:description>
         <csr:p>Reset Register</csr:p>
         <csr:p>The application uses this register to reset various hardware features inside the controller.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CSftRst</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_CSFTRST_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_CSFTRST_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_CSFTRST_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_CSFTRST_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_CSFTRST_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_CSFTRST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_CSFTRST_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_CSFTRST_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1534</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Core Soft Reset (CSftRst)</csr:p>
         <csr:p>Resets the hclk and phy_clock domains as follows:</csr:p>
         <csr:p> - Clears the interrupts and all the CSR registers except the following register bits:</csr:p>
         <csr:p> -- PCGCCTL.RstPdwnModule</csr:p>
         <csr:p> -- PCGCCTL.GateHclk</csr:p>
         <csr:p> -- PCGCCTL.PwrClmp</csr:p>
         <csr:p> -- PCGCCTL.StopPPhyLPwrClkSelclk</csr:p>
         <csr:p> -- GUSBCFG.ForceDevMode</csr:p>
         <csr:p> -- GUSBCFG.ForceHstMode</csr:p>
         <csr:p> -- GUSBCFG.PhyLPwrClkSel</csr:p>
         <csr:p> -- GUSBCFG.DDRSel</csr:p>
         <csr:p> -- GUSBCFG.PHYSel</csr:p>
         <csr:p> -- GUSBCFG.FSIntf</csr:p>
         <csr:p> -- GUSBCFG.ULPI_UTMI_Sel</csr:p>
         <csr:p> -- GUSBCFG.PHYIf</csr:p>
         <csr:p> -- GUSBCFG.TxEndDelay</csr:p>
         <csr:p> -- GUSBCFG.TermSelDLPulse</csr:p>
         <csr:p> -- GUSBCFG.ULPIClkSusM</csr:p>
         <csr:p> -- GUSBCFG.ULPIAutoRes</csr:p>
         <csr:p> -- GUSBCFG.ULPIFsLs</csr:p>
         <csr:p> -- GGPIO</csr:p>
         <csr:p> -- GPWRDN</csr:p>
         <csr:p> -- GADPCTL</csr:p>
         <csr:p> -- HCFG.FSLSPclkSel</csr:p>
         <csr:p> -- DCFG.DevSpd</csr:p>
         <csr:p> -- DCTL.SftDiscon</csr:p>
         <csr:p> - All module state machines</csr:p>
         <csr:p> - All module state machines (except the AHB Slave Unit) are reset to the IDLE state, and all the transmit FIFOs and the receive FIFO are flushed.</csr:p>
         <csr:p> - Any transactions on the AHB Master are terminated as soon as possible, after gracefully completing the last data phase of an AHB transfer. Any transactions on the USB are terminated immediately.</csr:p>
         <csr:p> - When Hibernation or ADP feature is enabled, the PMU module is not reset by the Core Soft Reset.</csr:p>
         <csr:p>The application can write to this bit any time it wants to reset the core. This is a self-clearing bit and the core clears this bit after</csr:p>
         <csr:p>all the necessary logic is reset in the core, which can take several clocks, depending on the current state of the core. Once this bit is cleared software must wait at least 3 PHY clocks before doing any access to the PHY domain (synchronization delay). Software must also must check that bit 31 of this register is 1 (AHB Master is IDLE) before starting any operation.</csr:p>
         <csr:p></csr:p>
         <csr:p>Typically software reset is used during software development and also when you dynamically change the PHY selection bits in the USB configuration registers listed above. When you change the PHY, the corresponding clock for the PHY is selected and used in the PHY domain. Once a new clock is selected, the PHY domain has to be reset for proper operation.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Resets hclk and phy_clock domains</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOTACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No reset</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PIUFSSftRst</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_PIUFSSFTRST_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1564</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>PIU FS Dedicated Controller Soft Reset (PIUFSSftRst)</csr:p>
         <csr:p></csr:p>
         <csr:p>Resets the PIU FS Dedicated Controller</csr:p>
         <csr:p> All module state machines in FS Dedicated Controller of PIU are reset to the IDLE state. Used to reset the FS Dedicated controller in PIU in case of any PHY Errors like Loss of activity or Babble Error resulting in the PHY remaining in RX state for more than one frame boundary.</csr:p>
         <csr:p>This is a self clearing bit and core clears this bit after all the necessary logic is reset in the core.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESET_ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PIU FS Dedicated Controller Soft Reset</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESET_INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Reset</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FrmCntrRst</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_FRMCNTRRST_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_FRMCNTRRST_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_FRMCNTRRST_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_FRMCNTRRST_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_FRMCNTRRST_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_FRMCNTRRST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_FRMCNTRRST_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_FRMCNTRRST_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1592</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>Host Frame Counter Reset (FrmCntrRst)</csr:p>
         <csr:p>The application writes this bit to reset the (micro)Frame number counter inside the core. When the (micro)Frame counter is reset, the subsequent SOF sent out by the core has a (micro)Frame number of 0.</csr:p>
         <csr:p>When application writes 1 to the bit, it might not be able to read back the value as it will get cleared by the core in a few clock cycles.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Host Frame Counter Reset</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOTACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No reset</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INTknQFlsh</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_INTKNQFLSH_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1615</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>IN Token Sequence Learning Queue Flush (INTknQFlsh)</csr:p>
         <csr:p>The application writes this bit to flush the IN Token Sequence Learning Queue.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Token Sequence Learning Queue Flush</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Flush</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RxFFlsh</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_RXFFLSH_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1646</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>RxFIFO Flush (RxFFlsh)</csr:p>
         <csr:p>The application can flush the entire RxFIFO using this bit, but must first ensure that the core is not in the middle of a transaction.</csr:p>
         <csr:p>The application must only write to this bit after checking that the controller is neither reading from the RxFIFO nor writing to the RxFIFO.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application must wait until the bit is cleared before performing any other operations. This bit requires eight clocks (slowest of PHY or AHB clock) to clear.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Flushes the entire RxFIFO</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Does not flush the entire RxFIFO</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TxFFlsh</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_TXFFLSH_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1686</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>TxFIFO Flush (TxFFlsh)</csr:p>
         <csr:p>This bit selectively flushes a single or all transmit FIFOs, but cannot do so If the core is in the midst of a transaction.</csr:p>
         <csr:p>The application must write this bit only after checking that the core is neither writing to the TxFIFO nor reading from the TxFIFO.</csr:p>
         <csr:p>Verify using these registers:</csr:p>
         <csr:p> - ReadNAK Effective Interrupt ensures the core is not reading from the FIFO</csr:p>
         <csr:p> - WriteGRSTCTL.AHBIdle ensures the core is not writing anything to the FIFO.</csr:p>
         <csr:p>Flushing is normally recommended when FIFOs are reconfigured or when switching between Shared FIFO and Dedicated Transmit FIFO operation. FIFO flushing is also recommended during device endpoint disable. The application must wait until the core clears this bit before performing any operations. This bit takes eight clocks to clear, using the slower clock of phy_clk or hclk.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Selectively flushes a single or all transmit FIFOs</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Flush</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>29</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DMAReq</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_DMAREQ_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_DMAREQ_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_DMAREQ_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_DMAREQ_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_DMAREQ_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_DMAREQ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_DMAREQ_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_DMAREQ_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1708</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>DMA Request Signal (DMAReq)</csr:p>
         <csr:p>Indicates that the DMA request is in progress. Used for debug.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DMA request is in progress</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No DMA request</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBIdle</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRSTCTL_AHBIDLE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1730</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>AHB Master Idle (AHBIdle)</csr:p>
         <csr:p>Indicates that the AHB Master State Machine is in the IDLE condition.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB Master Idle</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Idle</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GINTSTS</csr:referenceName>
       <csr:identifier>GINTSTS</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>2549</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000020</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GINTSTS</csr:typeName>
        <csr:description>
         <csr:p>Interrupt Register</csr:p>
         <csr:p></csr:p>
         <csr:p>This register interrupts the application for system-level events in the current mode (Device mode or Host mode).</csr:p>
         <csr:p>Some of the bits in this register are valid only in Host mode, while others are valid in Device mode only. This register also indicates the current mode. To clear the interrupt status bits of type R_SS_WC, the application must write 1'b1 into the bit.</csr:p>
         <csr:p>The FIFO status interrupts are read only; once software reads from or writes to the FIFO while servicing these interrupts, FIFO interrupt conditions are cleared automatically.</csr:p>
         <csr:p>The application must clear the GINTSTS register at initialization before unmasking the interrupt bit to avoid any interrupts generated prior to initialization.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: Read the reset value of GINTSTS.CurMod only after the following conditions:</csr:p>
         <csr:p> - If IDDIG_FILTER is disabled, read only after PHY clock is stable.</csr:p>
         <csr:p> - If IDDIG_FILTER is enabled, read only after the filter timer expires.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CurMod</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CURMOD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CURMOD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CURMOD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CURMOD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CURMOD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CURMOD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CURMOD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CURMOD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1786</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Current Mode of Operation (CurMod)</csr:p>
         <csr:p>Indicates the current mode.</csr:p>
         <csr:p> - 1'b0: Device mode</csr:p>
         <csr:p> - 1'b1: Host mode </csr:p>
         <csr:p></csr:p>
         <csr:p> 	</csr:p>
         <csr:p>Note: The reset value of this register field can be read only after the PHY clock is stable, or if IDDIG_FILTER is enabled, wait for the filter timer to expire to read the correct reset value which ever event is later. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DEVICE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Device mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOST</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Host mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ModeMis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_MODEMIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_MODEMIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_MODEMIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_MODEMIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_MODEMIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_MODEMIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_MODEMIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_MODEMIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1818</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Mode Mismatch Interrupt (ModeMis)</csr:p>
         <csr:p>The core sets this bit when the application is trying to access:</csr:p>
         <csr:p> - A Host mode register, when the controller is operating in Device mode</csr:p>
         <csr:p> - A Device mode register, when the controller is operating in Host mode</csr:p>
         <csr:p>The register access is completed on the AHB with an OKAY response, but is ignored by the controller internally and does not affect the operation of the controller.</csr:p>
         <csr:p>This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Mode Mismatch Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Mode Mismatch Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OTGInt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OTGINT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OTGINT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OTGINT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OTGINT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OTGINT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OTGINT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OTGINT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OTGINT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1845</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>OTG Interrupt (OTGInt)</csr:p>
         <csr:p>The controller sets this bit to indicate an OTG protocol event. The application must read the OTG Interrupt Status (GOTGINT) register to determine the exact event that caused this interrupt. The application must clear the appropriate status bit in the GOTGINT register to clear this bit.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>OTG Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Sof</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SOF_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SOF_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SOF_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SOF_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SOF_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SOF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SOF_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SOF_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1889</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Start of (micro)Frame (Sof)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Host mode, the core sets this bit to indicate that an SOF (FS), micro-SOF (HS), or Keep-Alive (LS) is transmitted on the USB. The application must write a 1 to this bit to clear the interrupt.</csr:p>
         <csr:p></csr:p>
         <csr:p>In Device mode, the controller sets this bit to indicate that an SOF token has been received on the USB. The application can read the Device Status register to get the current (micro)Frame number. This interrupt is seen only when the core is operating at either HS or FS. This bit can be set only by the core and the application must write 1 to clear it.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This register may return 1'b1 if read immediately after power-on reset.</csr:p>
         <csr:p>If the register bit reads 1'b1 immediately after power-on reset, it does not indicate that an SOF has been sent (in case of host mode) or SOF has been received (in case of device mode).</csr:p>
         <csr:p>The read value of this interrupt is valid only after a valid connection between host and device is established. If the bit is set after power on reset the application can clear the bit.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Start of Frame</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Start of Frame</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RxFLvl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RXFLVL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RXFLVL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RXFLVL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RXFLVL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RXFLVL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RXFLVL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RXFLVL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RXFLVL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1913</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>RxFIFO Non-Empty (RxFLvl)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that there is at least one packet pending to be read from the RxFIFO.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Rx Fifo is not empty</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Rx Fifo is empty</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NPTxFEmp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_NPTXFEMP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1945</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Non-periodic TxFIFO Empty (NPTxFEmp)</csr:p>
         <csr:p>This interrupt is asserted when the Non-periodic TxFIFO is either half or completely empty, and there is space for at least one Entry to be written to the Non-periodic Transmit Request Queue. The half or completely empty status is determined by the Non-periodic TxFIFO Empty Level bit in the Core AHB Configuration register (GAHBCFG.NPTxFEmpLvl).</csr:p>
         <csr:p>In host mode, the application can use GINTSTS.NPTxFEmp with the OTG_EN_DED_TX_FIFO parameter set to either 1 or 0.</csr:p>
         <csr:p>In device mode, the application uses GINTSTS.NPTxFEmp when OTG_EN_DED_TX_FIFO=0. When OTG_EN_DED_TX_FIFO=1, the application uses DIEPINTn.TxFEmp.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Non-periodic TxFIFO is empty</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Non-periodic TxFIFO is not empty</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>GINNakEff</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GINNAKEFF_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>1975</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Global IN Non-periodic NAK Effective (GINNakEff)</csr:p>
         <csr:p>Indicates that the Set Global Non-periodic IN NAK bit in the Device Control register (DCTL.SGNPInNak) set by the application, has taken effect in the core. That is, the core has sampled the Global IN NAK bit Set by the application. This bit can be cleared by clearing the Clear Global Non-periodic IN NAK bit in the Device Control register (DCTL.CGNPInNak). This interrupt does not necessarily mean that a NAK handshake</csr:p>
         <csr:p>is sent out on the USB. The STALL bit takes precedence over the NAK bit.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Set Global Non-periodic IN NAK bit</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Global Non-periodic IN NAK not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>GOUTNakEff</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_GOUTNAKEFF_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2000</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Global OUT NAK Effective (GOUTNakEff)</csr:p>
         <csr:p>Indicates that the Set Global OUT NAK bit in the Device Control register (DCTL.SGOUTNak), Set by the application, has taken effect in the core. This bit can be cleared by writing the Clear Global OUT NAK bit in the Device Control register (DCTL.CGOUTNak).</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Global OUT NAK Effective</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>9</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ErlySusp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ERLYSUSP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2022</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Early Suspend (ErlySusp)</csr:p>
         <csr:p>The controller sets this bit to indicate that an Idle state has been detected on the USB for 3 ms.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>3ms of Idle state detected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Idle state detected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>USBSusp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBSUSP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBSUSP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBSUSP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBSUSP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBSUSP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBSUSP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBSUSP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBSUSP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2046</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>USB Suspend (USBSusp)</csr:p>
         <csr:p>The controller sets this bit to indicate that a suspend was detected on the USB. The controller enters the Suspended state when there is no activity on the linestate signal for an extended period of time.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>USB Suspend</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>USBRst</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBRST_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBRST_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBRST_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBRST_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBRST_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBRST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBRST_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_USBRST_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2068</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>USB Reset (USBRst)</csr:p>
         <csr:p>The controller sets this bit to indicate that a reset is detected on the USB.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>USB Reset</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EnumDone</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ENUMDONE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ENUMDONE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ENUMDONE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ENUMDONE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ENUMDONE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ENUMDONE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ENUMDONE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ENUMDONE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2091</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Enumeration Done (EnumDone)</csr:p>
         <csr:p>The core sets this bit to indicate that speed enumeration is complete. The application must read the Device Status (DSTS) register to obtain the enumerated speed.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enumeration Done</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ISOOutDrop</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_ISOOUTDROP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2115</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Isochronous OUT Packet Dropped Interrupt (ISOOutDrop)</csr:p>
         <csr:p>The controller sets this bit when it fails to write an isochronous OUT packet into the RxFIFO because the RxFIFO does not have enough space to accommodate a maximum packet size packet for the isochronous OUT endpoint.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Isochronous OUT Packet Dropped Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EOPF</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EOPF_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EOPF_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EOPF_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EOPF_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EOPF_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EOPF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EOPF_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EOPF_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2168</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>End of Periodic Frame Interrupt (EOPF)</csr:p>
         <csr:p>Indicates that the period specified in the Periodic Frame Interval field of the Device Configuration register (DCFG.PerFrInt) has been reached in the current microframe.</csr:p>
         <csr:p>In the case of Non-Ignore Frame Number Scatter/Gather (Descriptor DMA) Mode the controller internally handles following scenarios based on EOPF </csr:p>
         <csr:p></csr:p>
         <csr:p>Read Flush:</csr:p>
         <csr:p> - At the EOPF, the controller checks if there are any pending packet in the FIFO corresponding to current (micro)Frame. If there are any pending packet, then the controller will initiate read flush. Due to which the controller updates the read pointer to starting location of next micro-frame packet. If there are no pending packet corresponding to current (micro)Frame, controller does nothing. </csr:p>
         <csr:p></csr:p>
         <csr:p>Write Flush:</csr:p>
         <csr:p> - At the EOPF, if the controller is still fetching current micro-frame data then the controller stops pushing data into TXFIFO but keeps fetch the complete packet from System Memory. After completing the scheduled packet size fetch, the controller updates the Status Quadlet Fields (Transmit Status to BUFFLUSH) and closes the Descriptor.  During the descriptor close the controller initiates write flush. Due to which the controller updates the write pointer to starting location of next micro-frame packet. Write Flush is done because we stopped pushing the packet to TxFIFO after EOPF to bring the write pointer to the starting location of next micro-frame the write Flush is done.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>End of Periodic Frame Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPMis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EPMIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EPMIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EPMIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EPMIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EPMIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EPMIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EPMIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_EPMIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2195</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Endpoint Mismatch Interrupt (EPMis)</csr:p>
         <csr:p>Note: This interrupt is valid only in shared FIFO operation.</csr:p>
         <csr:p>Indicates that an IN token has been received for a non-periodic endpoint, but the data for another endpoint is present in the top of the Non-periodic Transmit FIFO and the IN endpoint mismatch count programmed by the application has expired.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Endpoint Mismatch Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>IEPInt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_IEPINT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_IEPINT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_IEPINT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_IEPINT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_IEPINT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_IEPINT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_IEPINT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_IEPINT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2224</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>IN Endpoints Interrupt (IEPInt)</csr:p>
         <csr:p>The core sets this bit to indicate that an interrupt is pending on one of the IN endpoints of the core (in Device mode). The application must read the Device All Endpoints Interrupt (DAINT) register to determine the exact number of the IN endpoint on Device IN Endpoint-n Interrupt (DIEPINTn) register to determine the exact cause of the interrupt. The application must clear the appropriate status bit in the corresponding DIEPINTn register to</csr:p>
         <csr:p>clear this bit.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Endpoints Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OEPInt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OEPINT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OEPINT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OEPINT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OEPINT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OEPINT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OEPINT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OEPINT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_OEPINT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2254</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>OUT Endpoints Interrupt (OEPInt)</csr:p>
         <csr:p>The controller sets this bit to indicate that an interrupt is pending on one of the OUT endpoints of the core (in Device mode). The application must read the Device All Endpoints Interrupt (DAINT) register to determine the exact number of the OUT endpoint on which the interrupt occurred, and then read the corresponding Device OUT Endpoint-n Interrupt (DOEPINTn) register to determine the exact cause of the interrupt. The application must</csr:p>
         <csr:p>clear the appropriate status bit in the corresponding DOEPINTn register to clear this bit.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>OUT Endpoints Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>incompISOIN</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPISOIN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2281</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Incomplete Isochronous IN Transfer (incompISOIN)</csr:p>
         <csr:p>The core sets this interrupt to indicate that there is at least one isochronous IN endpoint on which the transfer is not completed in the current microframe. This interrupt is asserted along with the End of Periodic Frame Interrupt (EOPF) bit in this register.</csr:p>
         <csr:p>Note: This interrupt is not asserted in Scatter/Gather DMA mode.</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Incomplete Isochronous IN Transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>incomplP</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPLP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPLP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPLP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPLP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPLP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPLP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPLP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_INCOMPLP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2311</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Incomplete Periodic Transfer (incomplP)</csr:p>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>In Host mode, the core sets this interrupt bit when there are incomplete periodic transactions still pending which are scheduled for the current microframe.</csr:p>
         <csr:p>Incomplete Isochronous OUT Transfer (incompISOOUT)</csr:p>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>The Device mode, the core sets this interrupt to indicate that there is at least one isochronous OUT endpoint on which the transfer is not completed in the current microframe. This interrupt is asserted along with the End of Periodic Frame Interrupt (EOPF) bit in this register.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Incomplete Periodic Transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FetSusp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_FETSUSP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_FETSUSP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_FETSUSP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_FETSUSP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_FETSUSP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_FETSUSP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_FETSUSP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_FETSUSP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2357</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Data Fetch Suspended (FetSusp)</csr:p>
         <csr:p>This interrupt is valid only in DMA mode. This interrupt indicates that the core has stopped fetching data. For IN endpoints due to the unavailability of TxFIFO space or Request Queue space. This interrupt is used by the application for an endpoint mismatch algorithm.</csr:p>
         <csr:p></csr:p>
         <csr:p>For example, after detecting an endpoint mismatch, the application:</csr:p>
         <csr:p> - Sets a Global non-periodic IN NAK handshake</csr:p>
         <csr:p> - Disables IN endpoints</csr:p>
         <csr:p> - Flushes the FIFO</csr:p>
         <csr:p> - Determines the token sequence from the IN Token Sequence Learning Queue</csr:p>
         <csr:p> - Re-enables the endpoints</csr:p>
         <csr:p> - Clears the Global non-periodic IN NAK handshake</csr:p>
         <csr:p>If the Global non-periodic IN NAK is cleared, the core has not yet fetched data for the IN endpoint, and the IN token is received. The core generates an 'IN token received when FIFO empty' interrupt. It then sends the host a NAK response. To avoid this scenario, the application can check the GINTSTS.FetSusp interrupt, which ensures that the FIFO is full before clearing a Global NAK handshake.</csr:p>
         <csr:p></csr:p>
         <csr:p>Alternatively, the application can mask the IN token received when FIFO empty interrupt when clearing a Global IN NAK handshake.</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data Fetch Suspended</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ResetDet</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RESETDET_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RESETDET_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RESETDET_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RESETDET_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RESETDET_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RESETDET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RESETDET_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_RESETDET_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2382</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Reset detected Interrupt (ResetDet)</csr:p>
         <csr:p>In Device mode, this interrupt is asserted when a reset is detected on the USB in partial power-down mode when the device is in Suspend.</csr:p>
         <csr:p></csr:p>
         <csr:p>In Host mode, this interrupt is not asserted.</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Reset detected Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtInt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_PRTINT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_PRTINT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_PRTINT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_PRTINT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_PRTINT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_PRTINT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_PRTINT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_PRTINT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2409</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>Host Port Interrupt (PrtInt)</csr:p>
         <csr:p>The core sets this bit to indicate a change in port status of one of the controller ports in Host mode. The application must read the Host Port Control and Status (HPRT) register to determine the exact event that caused this interrupt. The application must clear the appropriate status bit in the Host Port</csr:p>
         <csr:p>Control and Status register to clear this bit.</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Host Port Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HChInt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_HCHINT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_HCHINT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_HCHINT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_HCHINT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_HCHINT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_HCHINT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_HCHINT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_HCHINT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2439</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>Host Channels Interrupt (HChInt)</csr:p>
         <csr:p>The core sets this bit to indicate that an interrupt is pending on one of the channels of the core (in Host mode). The application must read the Host All Channels Interrupt (HAINT) register to determine the exact number of the channel on which the interrupt occurred, and Then read the corresponding Host</csr:p>
         <csr:p>Channel-n Interrupt (HCINTn) register to determine the exact cause of the interrupt. The application must clear the appropriate status bit in the HCINTn register to clear this bit.</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Host Channels Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>27</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ConIDStsChng</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_CONIDSTSCHNG_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2461</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Connector ID Status Change (ConIDStsChng)</csr:p>
         <csr:p>The core sets this bit when there is a change in connector ID status.</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Connector ID Status Change</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DisconnInt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_DISCONNINT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_DISCONNINT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_DISCONNINT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_DISCONNINT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_DISCONNINT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_DISCONNINT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_DISCONNINT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_DISCONNINT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2482</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>Disconnect Detected Interrupt (DisconnInt)</csr:p>
         <csr:p>Asserted when a device disconnect is detected.</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Disconnect Detected Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SessReqInt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SESSREQINT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SESSREQINT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SESSREQINT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SESSREQINT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SESSREQINT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SESSREQINT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SESSREQINT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_SESSREQINT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2512</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Session Request/New Session Detected Interrupt (SessReqInt)</csr:p>
         <csr:p>In Host mode, this interrupt is asserted when a session request is detected from the device. In Host mode, this interrupt is asserted when a session request is detected from the device.</csr:p>
         <csr:p>In Device mode, this interrupt is asserted when the utmisrp_bvalid signal goes high.</csr:p>
         <csr:p>For more information on how to use this interrupt, see 'Partial Power-Down and Clock Gating Programming Model' in the Programming Guide.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Session Request New Session Detected Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>WkUpInt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_WKUPINT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_WKUPINT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_WKUPINT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_WKUPINT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_WKUPINT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_WKUPINT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_WKUPINT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS_WKUPINT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2548</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Resume/Remote Wakeup Detected Interrupt (WkUpInt)</csr:p>
         <csr:p>Wakeup Interrupt during Suspend(L2) or LPM(L1) state.</csr:p>
         <csr:p> - During Suspend(L2):</csr:p>
         <csr:p> -- Device Mode: This interrupt is asserted only when Host Initiated Resume is detected on USB.</csr:p>
         <csr:p> -- Host Mode: This interrupt is asserted only when Device Initiated Remote Wakeup is detected on USB. </csr:p>
         <csr:p>For more information, see 'Partial Power-Down and Clock Gating Programming Model' in the Programming Guide.</csr:p>
         <csr:p> - During LPM(L1):</csr:p>
         <csr:p> -- Device Mode: This interrupt is asserted for either Host Initiated Resume or Device Initiated Remote Wakeup on USB.</csr:p>
         <csr:p> -- Host Mode: This interrupt is asserted for either Host Initiated Resume or Device Initiated Remote Wakeup on USB.</csr:p>
         <csr:p>For more information, see 'LPM Entry and Exit Programming Model' in the Programming Guide.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Resume or Remote Wakeup Detected Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GINTMSK</csr:referenceName>
       <csr:identifier>GINTMSK</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>3050</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GINTMSK</csr:typeName>
        <csr:description>
         <csr:p>Interrupt Mask Register</csr:p>
         <csr:p>This register works with the Interrupt Register (GINTSTS) to interrupt the application. When an interrupt bit is masked, the interrupt associated with that bit is not generated. However, the GINTSTS register bit corresponding to that interrupt is still set.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: The fields of this register change depending on host or device mode.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ModeMisMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_MODEMISMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2579</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Mode Mismatch Interrupt Mask (ModeMisMsk)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mode Mismatch Interrupt Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Mode Mismatch Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OTGIntMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OTGINTMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2598</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>OTG Interrupt Mask (OTGIntMsk)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>OTG Interrupt Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No OTG Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SofMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SOFMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SOFMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SOFMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SOFMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SOFMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SOFMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SOFMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SOFMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2617</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Start of (micro)Frame Mask (SofMsk)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Start of Frame Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Start of Frame Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RxFLvlMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RXFLVLMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2636</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Receive FIFO Non-Empty Mask (RxFLvlMsk)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Receive FIFO Non-Empty Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Receive FIFO Non-Empty Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NPTxFEmpMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_NPTXFEMPMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2655</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Non-periodic TxFIFO Empty Mask (NPTxFEmpMsk)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Non-periodic TxFIFO Empty Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Non-periodic TxFIFO Empty Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>GINNakEffMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GINNAKEFFMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2674</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only,</csr:p>
         <csr:p>Global Non-periodic IN NAK Effective Mask (GINNakEffMsk)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Global Non-periodic IN NAK Effective Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Global Non-periodic IN NAK Effective Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>GOUTNakEffMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_GOUTNAKEFFMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2693</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Global OUT NAK Effective Mask (GOUTNakEffMsk)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Global OUT NAK Effective Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Global OUT NAK Effective Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>9</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ErlySuspMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ERLYSUSPMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2712</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Early Suspend Mask (ErlySuspMsk)</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Early Suspend Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Early Suspend Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>USBSuspMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBSUSPMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2731</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>USB Suspend Mask (USBSuspMsk)</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>USB Suspend Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No USB Suspend Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>USBRstMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_USBRSTMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2750</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>USB Reset Mask (USBRstMsk)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>USB Reset Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No USB Reset Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EnumDoneMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ENUMDONEMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2769</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Enumeration Done Mask (EnumDoneMsk)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Enumeration Done Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Enumeration Done Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ISOOutDropMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_ISOOUTDROPMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2789</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Isochronous OUT Packet Dropped Interrupt Mask (ISOOutDropMsk)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Isochronous OUT Packet Dropped Interrupt Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Isochronous OUT Packet Dropped Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EOPFMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EOPFMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EOPFMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EOPFMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EOPFMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EOPFMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EOPFMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EOPFMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EOPFMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2808</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>End of Periodic Frame Interrupt Mask (EOPFMsk)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>End of Periodic Frame Interrupt Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No End of Periodic Frame Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPMisMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EPMISMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EPMISMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EPMISMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EPMISMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EPMISMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EPMISMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EPMISMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_EPMISMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2827</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Endpoint Mismatch Interrupt Mask (EPMisMsk)</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Endpoint Mismatch Interrupt Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Endpoint Mismatch Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>IEPIntMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_IEPINTMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2846</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>IN Endpoints Interrupt Mask (IEPIntMsk)</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>IN Endpoints Interrupt Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No IN Endpoints Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OEPIntMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_OEPINTMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2865</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>OUT Endpoints Interrupt Mask (OEPIntMsk)</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>OUT Endpoints Interrupt Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No OUT Endpoints Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>incomplPMsK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_INCOMPLPMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_INCOMPLPMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_INCOMPLPMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_INCOMPLPMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_INCOMPLPMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_INCOMPLPMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_INCOMPLPMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_INCOMPLPMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2891</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Incomplete Periodic Transfer Mask (incomplPMsk)</csr:p>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>Incomplete Isochronous OUT Transfer Interrupt Mask (incompISOOUTMsk)</csr:p>
         <csr:p>Mode: Device only</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>&lt;ct:cbc:1:0&gt;&lt;br&gt;Host mode: &lt;/ct&gt;Incomplete Periodic Transfer Mask&lt;ct:cbc:1:0&gt;&lt;br&gt;Device mode: Incomplete Isochronous OUT Transfer Mask&lt;/ct&gt;</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>&lt;ct:cbc:1:0&gt;&lt;br&gt;Host mode: &lt;/ct&gt;No Incomplete Periodic Transfer Mask&lt;ct:cbc:1:0&gt;&lt;br&gt;Device mode: No Incomplete Isochronous OUT Transfer Mask&lt;/ct&gt;</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FetSuspMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_FETSUSPMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2910</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Data Fetch Suspended Mask (FetSuspMsk)</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Data Fetch Suspended Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Data Fetch Suspended Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ResetDetMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_RESETDETMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2929</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Reset detected Interrupt Mask (ResetDetMsk)</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Reset detected Interrupt Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Reset detected Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtIntMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_PRTINTMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_PRTINTMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_PRTINTMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_PRTINTMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_PRTINTMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_PRTINTMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_PRTINTMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_PRTINTMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2948</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>Host Port Interrupt Mask (PrtIntMsk)</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Port Interrupt Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Host Port Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HChIntMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_HCHINTMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_HCHINTMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_HCHINTMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_HCHINTMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_HCHINTMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_HCHINTMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_HCHINTMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_HCHINTMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2967</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>Host Channels Interrupt Mask (HChIntMsk)</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Channels Interrupt Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Host Channels Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>27</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ConIDStsChngMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_CONIDSTSCHNGMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>2987</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Connector ID Status Change Mask (ConIDStsChngMsk)</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Connector ID Status Change Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Connector ID Status Change Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DisconnIntMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_DISCONNINTMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3006</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Disconnect Detected Interrupt Mask (DisconnIntMsk)</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disconnect Detected Interrupt Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Disconnect Detected Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SessReqIntMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_SESSREQINTMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3028</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Session Request/New Session Detected Interrupt Mask (SessReqIntMsk)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Session Request or New Session Detected Interrupt Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Session Request or New Session Detected Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>WkUpIntMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK_WKUPINTMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3049</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>Resume/Remote Wakeup Detected Interrupt Mask (WkUpIntMsk)</csr:p>
         <csr:p>The WakeUp bit is used for LPM state wake up in a way similar to that of wake up in suspend state.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Resume or Remote Wakeup Detected Interrupt Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Unmask Resume Remote Wakeup Detected Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GRXSTSR</csr:referenceName>
       <csr:identifier>GRXSTSR</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>3208</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GRXSTSR</csr:typeName>
        <csr:description>
         <csr:p>Receive Status Debug Read Register</csr:p>
         <csr:p>A read to the Receive Status Debug Read register returns the contents of the top of the Receive FIFO.</csr:p>
         <csr:p></csr:p>
         <csr:p>The receive status contents must be interpreted differently in Host and Device modes. The core ignores the receive status read when the receive FIFO is empty and returns a value of 32'h0000_0000.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note:</csr:p>
         <csr:p> - Use of these fields vary based on whether the core is functioning as a host or a device.</csr:p>
         <csr:p> - Do not read this register's reset value before configuring the core because the read value is 'X' in the simulation.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ChNum</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_CHNUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_CHNUM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_CHNUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_CHNUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_CHNUM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_CHNUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_CHNUM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_CHNUM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3082</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Number (ChNum)</csr:p>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>Indicates the channel number to which the current received packet belongs.</csr:p>
         <csr:p>Endpoint Number (EPNum)</csr:p>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Indicates the endpoint number to which the current received packet belongs.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_BCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_BCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_BCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_BCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_BCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_BCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_BCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_BCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3095</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Byte Count (BCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>In host mode, indicates the byte count of the received IN data packet.</csr:p>
         <csr:p></csr:p>
         <csr:p>In device mode, indicates the byte count of the received data packet.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DPID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_DPID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_DPID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_DPID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_DPID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_DPID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_DPID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_DPID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_DPID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3130</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data PID (DPID)</csr:p>
         <csr:p></csr:p>
         <csr:p>In host mode, indicates the Data PID of the received packet. In device mode, indicates the Data PID of the received OUT data packet.</csr:p>
         <csr:p> - 2'b00: DATA0</csr:p>
         <csr:p> - 2'b10: DATA1</csr:p>
         <csr:p> - 2'b01: DATA2</csr:p>
         <csr:p> - 2'b11: MDATA </csr:p>
         <csr:p>Reset: 2'h0</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DATA0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA1</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>DATA1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DATA2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MDATA</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>MDATA</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_PKTSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_PKTSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_PKTSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_PKTSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_PKTSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_PKTSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_PKTSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_PKTSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3195</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Status (PktSts) indicates the status of the received packet.</csr:p>
         <csr:p>In host mode, </csr:p>
         <csr:p> - 4'b0010: IN data packet received</csr:p>
         <csr:p> - 4'b0011: IN transfer completed (triggers an interrupt)</csr:p>
         <csr:p> - 4'b0101: Data toggle error (triggers an interrupt)</csr:p>
         <csr:p> - 4'b0111: Channel halted (triggers an interrupt)</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>Reset:4'b0</csr:p>
         <csr:p></csr:p>
         <csr:p>In device mode,</csr:p>
         <csr:p> - 4'b0001: Global OUT NAK (triggers an interrupt)</csr:p>
         <csr:p> - 4'b0010: OUT data packet received</csr:p>
         <csr:p> - 4'b0011: OUT transfer completed (triggers an interrupt)</csr:p>
         <csr:p> - 4'b0100: SETUP transaction completed (triggers an interrupt)</csr:p>
         <csr:p> - 4'b0110: SETUP data packet received</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>Reset:4'h0</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CHHALT</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Channel halted in host mode (triggers an interrupt)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DSETUPCOM</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>SETUP transaction completed &lt;ct:DWC_DESIGN_ID==0&gt;in device mode &lt;/ct&gt;(triggers an interrupt)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DSETUPRX</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>SETUP data packet received&lt;ct:DWC_DESIGN_ID==0&gt; in device mode&lt;/ct&gt;</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DTTOG</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Data toggle error (triggers an interrupt) in host mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INOUTDPRX</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>&lt;ct:DWC_DESIGN_ID==0&gt;IN data packet received in host mode and &lt;/ct&gt;OUT data packet received &lt;ct:DWC_DESIGN_ID==0&gt;in device mode&lt;/ct&gt;</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INOUTTRCOM</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>IN or OUT transfer completed &lt;ct:DWC_DESIGN_ID==0&gt;in both host and device mode &lt;/ct&gt;(triggers an interrupt)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>OUTNAK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Global OUT NAK &lt;ct:DWC_DESIGN_ID==0&gt;in device mode &lt;/ct&gt;(triggers an interrupt)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FN</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_FN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_FN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_FN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_FN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_FN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_FN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_FN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSR_FN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3207</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Frame Number (FN)</csr:p>
         <csr:p>This is the least significant 4 bits of the (micro)Frame number in which the packet is received on the USB. This field is supported only when isochronous OUT endpoints are supported.</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GRXSTSP</csr:referenceName>
       <csr:identifier>GRXSTSP</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>3426</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GRXSTSP</csr:typeName>
        <csr:description>
         <csr:p>Receive Status Read/Pop Register</csr:p>
         <csr:p>A read to the Receive Status Read and Pop register returns the contents of the top of the Receive FIFO and additionally pops the top data entry out of the RxFIFO.</csr:p>
         <csr:p>The receive status contents must be interpreted differently in Host and Device modes. The core ignores the receive status pop/read when the receive FIFO is empty and returns a value of 32'h0000_0000. The application must only pop the Receive Status FIFO when the Receive FIFO Non-Empty bit of the Core Interrupt register (GINTSTS.RxFLvl) is asserted.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note:</csr:p>
         <csr:p> - Use of these fields vary based on whether the core is functioning as a host or a device.</csr:p>
         <csr:p> - Do not read this register's reset value before configuring the core because the read value is 'X' in the simulation.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ChNum</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_CHNUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_CHNUM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_CHNUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_CHNUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_CHNUM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_CHNUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_CHNUM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_CHNUM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3309</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Number (ChNum)</csr:p>
         <csr:p>Mode: Host only</csr:p>
         <csr:p>Indicates the channel number to which the current received packet belongs.</csr:p>
         <csr:p>Endpoint Number (EPNum)</csr:p>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Indicates the endpoint number to which the current received packet belongs.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CHEP0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel or EndPoint 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel or EndPoint 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Channel or EndPoint 10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>Channel or EndPoint 11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>Channel or EndPoint 12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>Channel or EndPoint 13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>Channel or EndPoint 14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>Channel or EndPoint 15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Channel or EndPoint 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel or EndPoint 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Channel or EndPoint 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Channel or EndPoint 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Channel or EndPoint 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Channel or EndPoint 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Channel or EndPoint 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CHEP9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Channel or EndPoint 9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_BCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_BCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_BCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_BCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_BCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_BCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_BCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_BCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3322</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Byte Count (BCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>In host mode, indicates the byte count of the received IN data packet.</csr:p>
         <csr:p></csr:p>
         <csr:p>In device mode, indicates the byte count of the received data packet.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DPID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_DPID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_DPID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_DPID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_DPID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_DPID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_DPID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_DPID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_DPID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3357</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data PID (DPID)</csr:p>
         <csr:p></csr:p>
         <csr:p>In host mode, indicates the Data PID of the received packet. In device mode, indicates the Data PID of the received OUT data packet.</csr:p>
         <csr:p> - 2'b00: DATA0</csr:p>
         <csr:p> - 2'b10: DATA1</csr:p>
         <csr:p> - 2'b01: DATA2</csr:p>
         <csr:p> - 2'b11: MDATA </csr:p>
         <csr:p>Reset: 2'h0</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DATA0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA1</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>DATA1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DATA2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MDATA</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>MDATA</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_PKTSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_PKTSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_PKTSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_PKTSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_PKTSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_PKTSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_PKTSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_PKTSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3413</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Status (PktSts) indicates the status of the received packet.</csr:p>
         <csr:p>In host mode, </csr:p>
         <csr:p> - 4'b0010: IN data packet received</csr:p>
         <csr:p> - 4'b0011: IN transfer completed (triggers an interrupt)</csr:p>
         <csr:p> - 4'b0101: Data toggle error (triggers an interrupt)</csr:p>
         <csr:p> - 4'b0111: Channel halted (triggers an interrupt)</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>Reset:4'b0</csr:p>
         <csr:p></csr:p>
         <csr:p>In device mode,</csr:p>
         <csr:p> - 4'b0001: Global OUT NAK (triggers an interrupt)</csr:p>
         <csr:p> - 4'b0010: OUT data packet received</csr:p>
         <csr:p> - 4'b0011: OUT transfer completed (triggers an interrupt)</csr:p>
         <csr:p> - 4'b0100: SETUP transaction completed (triggers an interrupt)</csr:p>
         <csr:p> - 4'b0110: SETUP data packet received</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>Reset:4'h0</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DSETUPCOM</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>SETUP transaction completed &lt;ct:DWC_DESIGN_ID==0&gt;in device mode &lt;/ct&gt;(triggers an interrupt)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DTTOG</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Data toggle error (triggers an interrupt) in host mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INOUTDPRX</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>&lt;ct:DWC_DESIGN_ID==0&gt;IN data packet received in host mode and &lt;/ct&gt;OUT data packet received &lt;ct:DWC_DESIGN_ID==0&gt;in device mode&lt;/ct&gt;</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INOUTTRCOM</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>IN or OUT transfer completed &lt;ct:DWC_DESIGN_ID==0&gt;in both host and device mode &lt;/ct&gt;(triggers an interrupt)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>OUTNAK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Global OUT NAK &lt;ct:DWC_DESIGN_ID==0&gt;in device mode &lt;/ct&gt;(triggers an interrupt)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FN</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_FN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_FN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_FN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_FN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_FN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_FN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_FN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRXSTSP_FN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3425</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Device only</csr:p>
         <csr:p>Frame Number (FN)</csr:p>
         <csr:p>This is the least significant 4 bits of the (micro)Frame number in which the packet is received on the USB. This field is supported only when isochronous OUT endpoints are supported.</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GRXFSIZ</csr:referenceName>
       <csr:identifier>GRXFSIZ</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GRXFSIZ_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GRXFSIZ_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GRXFSIZ_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GRXFSIZ_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>3451</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x24</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000400</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GRXFSIZ</csr:typeName>
        <csr:description>
         <csr:p>Receive FIFO Size Register</csr:p>
         <csr:p>The application can program the RAM size that must be allocated to the RxFIFO.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RxFDep</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GRXFSIZ_RXFDEP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3450</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode: Host and Device</csr:p>
         <csr:p>RxFIFO Depth (RxFDep)</csr:p>
         <csr:p>This value is in terms of 32-bit words.</csr:p>
         <csr:p> - Minimum value is 16</csr:p>
         <csr:p> - Maximum value is 32,768</csr:p>
         <csr:p>The power-on reset value of this register is specified as the Largest Rx Data FIFO Depth during configuration.</csr:p>
         <csr:p>If Enable Dynamic FIFO Sizing is selected in coreConsultant, these flops are optimized, and reads return the power-on value.</csr:p>
         <csr:p>If Enable Dynamic FIFO Sizing is selected in coreConsultant, you can write a new value in this field. Programmed values must not exceed the power-on value.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x400</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GNPTXFSIZ</csr:referenceName>
       <csr:identifier>GNPTXFSIZ</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>3521</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x28</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x04000400</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GNPTXFSIZ</csr:typeName>
        <csr:description>
         <csr:p>Non-periodic Transmit FIFO Size Register</csr:p>
         <csr:p>The application can program the RAM size and the memory start address for the Non-periodic TxFIFO</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: The fields of this register change depending on host or device mode.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>NPTxFStAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFSTADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3487</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Non-periodic Transmit RAM Start Address (NPTxFStAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The NPTxFStAddr field description is valid only for host mode. </csr:p>
         <csr:p></csr:p>
         <csr:p>This field contains the memory start address for Non-periodic Transmit FIFO RAM. </csr:p>
         <csr:p></csr:p>
         <csr:p>This field is determined during coreConsultant configuration by Enable Dynamic FIFO Sizing?(OTG_DFIFO_DYNAMIC).</csr:p>
         <csr:p> - OTG_DFIFO_DYNAMIC = 0: These flops are optimized, and reads return the power-on value.</csr:p>
         <csr:p> - OTG_DFIFO_DYNAMIC = 1: The application can write a new value in this field. Programmed values must not exceed the power-on value set in coreConsultant.</csr:p>
         <csr:p>Programmed values must not exceed the power-on value set in coreConsultant.</csr:p>
         <csr:p>The power-on reset value of this field is specified during coreConsultant configuration by Largest Rx Data FIFO Depth (parameter OTG_RX_DFIFO_DEPTH).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x400</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NPTxFDep</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXFSIZ_NPTXFDEP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3520</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Non-periodic TxFIFO Depth (NPTxFDep)</csr:p>
         <csr:p></csr:p>
         <csr:p>The NPTxFDep field description is valid only for,</csr:p>
         <csr:p> - host mode</csr:p>
         <csr:p> - device mode when OTG_EN_DED_TX_FIFO=0</csr:p>
         <csr:p>This value is in terms of 32-bit words. </csr:p>
         <csr:p> - Minimum value is 16</csr:p>
         <csr:p> - Maximum value is 32,768</csr:p>
         <csr:p>This attribute of field is determined during coreConsultant configuration by "Enable Dynamic FIFO Sizing?" (OTG_DFIFO_DYNAMIC):</csr:p>
         <csr:p> - OTG_DFIFO_DYNAMIC = 0: These flops are optimized, and reads return the power-on value.</csr:p>
         <csr:p> - OTG_DFIFO_DYNAMIC = 1: The application can write a new value in this field. Programmed values must not exceed the power-on value set in coreConsultant.</csr:p>
         <csr:p>The power-on reset value of this field is specified during coreConsultant configuration:</csr:p>
         <csr:p> - Host:</csr:p>
         <csr:p> -- The reset value is OTG_TX_HNPERIO_DFIFO_DEPTH parameter when OTG_EN_DED_TX_FIFO == 0.</csr:p>
         <csr:p> -- The reset value is OTG_TX_DINEP_DFIFO_DEPTH_0 parameter when OTG_EN_DED_TX_FIFO == 1. </csr:p>
         <csr:p> - Device Shared FIFO mode: The reset value is the Largest Non-periodic Tx Data FIFO Depth parameter, OTG_TX_NPERIO_DFIFO_DEPTH, when OTG_EN_DED_TX_FIFO == 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x400</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GNPTXSTS</csr:referenceName>
       <csr:identifier>GNPTXSTS</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>3647</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x2C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00080400</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GNPTXSTS</csr:typeName>
        <csr:description>
         <csr:p>Non-periodic Transmit FIFO/Queue Status Register</csr:p>
         <csr:p>In Device mode, this register is valid only in Shared FIFO operation.</csr:p>
         <csr:p>This read-only register contains the free space information for the Non-periodic TxFIFO and the Non-periodic Transmit Request Queue.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>NPTxFSpcAvail</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXFSPCAVAIL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3548</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Non-periodic TxFIFO Space Avail (NPTxFSpcAvail)</csr:p>
         <csr:p>Indicates the amount of free space available in the Non-periodic TxFIFO.</csr:p>
         <csr:p>Values are in terms of 32-bit words.</csr:p>
         <csr:p> - 16'h0: Non-periodic TxFIFO is full</csr:p>
         <csr:p> - 16'h1: 1 word available</csr:p>
         <csr:p> - 16'h2: 2 words available</csr:p>
         <csr:p> - 16'hn: n words available (where 0 &lt;= n &lt;= 32,768)</csr:p>
         <csr:p> - 16'h8000: 32,768 words available</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>  Reset: Configurable</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0400</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NPTxQSpcAvail</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQSPCAVAIL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3606</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Non-periodic Transmit Request Queue Space Available (NPTxQSpcAvail)</csr:p>
         <csr:p>Indicates the amount of free space available in the Non-periodic Transmit Request Queue. This queue holds both IN and OUT requests in Host mode. Device mode has only IN requests.</csr:p>
         <csr:p> - 8'h0: Non-periodic Transmit Request Queue is full</csr:p>
         <csr:p> - 8'h1: 1 location available</csr:p>
         <csr:p> - 8'h2: 2 locations available</csr:p>
         <csr:p> - n: n locations available (0 &lt;= n &lt;= 8)</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>  Reset: Configurable</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x08</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FULL</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Non-periodic Transmit Request Queue is full</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>QUE1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>1 location available</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>QUE2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>2 locations available</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>QUE3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>3 locations available</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>QUE4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>4 locations available</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>QUE5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>5 locations available</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>QUE6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>6 locations available</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>QUE7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>7 locations available</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>QUE8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>8 locations available</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NPTxQTop</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GNPTXSTS_NPTXQTOP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3646</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Top of the Non-periodic Transmit Request Queue (NPTxQTop)</csr:p>
         <csr:p>Entry in the Non-periodic Tx Request Queue that is currently being processed by the MAC.</csr:p>
         <csr:p></csr:p>
         <csr:p> - Bits [30:27]: Channel/endpoint number</csr:p>
         <csr:p> - Bits [26:25]:</csr:p>
         <csr:p> - 2'b00: IN/OUT token</csr:p>
         <csr:p> -- 2'b01: Zero-length transmit packet (device IN/host OUT)</csr:p>
         <csr:p> -- 2'b10: PING/CSPLIT token</csr:p>
         <csr:p> -- 2'b11: Channel halt command</csr:p>
         <csr:p> - Bit [24]: Terminate (last Entry for selected channel/endpoint)</csr:p>
         <csr:p> Reset: 7'h0</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CHNHALT</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Channel halt command</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INOUTTK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>IN/OUT token</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PINGCSPLIT</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>PING/CSPLIT token</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ZEROTX</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Zero-length transmit packet (device IN/host OUT)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GSNPSID</csr:referenceName>
       <csr:identifier>GSNPSID</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GSNPSID_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GSNPSID_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GSNPSID_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GSNPSID_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>3662</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x40</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x4f54400a</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GSNPSID</csr:typeName>
        <csr:description>
         <csr:p>Synopsys ID Register</csr:p>
         <csr:p></csr:p>
         <csr:p>This read-only register contains the release number of the core being used.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SynopsysID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GSNPSID_SYNOPSYSID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3661</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Release number of the controller being used currently.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x4f54400a</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GHWCFG1</csr:referenceName>
       <csr:identifier>GHWCFG1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>3692</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x44</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GHWCFG1</csr:typeName>
        <csr:description>
         <csr:p>User Hardware Configuration 1 Register</csr:p>
         <csr:p></csr:p>
         <csr:p>This register contains the logical endpoint direction(s) selected using coreConsultant.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>EpDir</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG1_EPDIR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG1_EPDIR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG1_EPDIR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG1_EPDIR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG1_EPDIR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG1_EPDIR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG1_EPDIR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG1_EPDIR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3691</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This 32-bit field uses two bits per </csr:p>
         <csr:p>endpoint to determine the endpoint direction.</csr:p>
         <csr:p></csr:p>
         <csr:p>Endpoint</csr:p>
         <csr:p> - Bits [31:30]: Endpoint 15 direction</csr:p>
         <csr:p> - Bits [29:28]: Endpoint 14 direction</csr:p>
         <csr:p>...</csr:p>
         <csr:p> - Bits [3:2]: Endpoint 1 direction</csr:p>
         <csr:p> - Bits[1:0]: Endpoint 0 direction (always BIDIR)</csr:p>
         <csr:p>Direction</csr:p>
         <csr:p> - 2'b00: BIDIR (IN and OUT) endpoint</csr:p>
         <csr:p> - 2'b01: IN endpoint</csr:p>
         <csr:p> - 2'b10: OUT endpoint</csr:p>
         <csr:p> - 2'b11: Reserved</csr:p>
         <csr:p>Note: This field is configured using the OTG_EP_DIR_1(n) parameter.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GHWCFG2</csr:referenceName>
       <csr:identifier>GHWCFG2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>4166</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x48</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x2288c850</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GHWCFG2</csr:typeName>
        <csr:description>
         <csr:p>User Hardware Configuration 2 Register</csr:p>
         <csr:p></csr:p>
         <csr:p>This register contains configuration options selected using coreConsultant.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>OtgMode</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGMODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGMODE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGMODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGMODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGMODE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGMODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGMODE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGMODE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3748</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode of Operation (OtgMode)</csr:p>
         <csr:p> - 3'b000: HNP- and SRP-Capable OTG (Host &amp; Device)</csr:p>
         <csr:p> - 3'b001: SRP-Capable OTG (Host &amp; Device)</csr:p>
         <csr:p> - 3'b010: Non-HNP and Non-SRP Capable OTG (Host and Device)</csr:p>
         <csr:p> - 3'b011: SRP-Capable Device</csr:p>
         <csr:p> - 3'b100: Non-OTG Device</csr:p>
         <csr:p> - 3'b101: SRP-Capable Host</csr:p>
         <csr:p> - 3'b110: Non-OTG Host</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>Note: This field is configured using the OTG_MODE parameter.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HNPSRP</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>HNP- and SRP-Capable OTG (Host and Device)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NHNPNSRP</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Non-HNP and Non-SRP Capable OTG (Host and Device)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NONOTGD</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Non-OTG Device</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NONOTGH</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Non-OTG Host</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRPCAPD</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>SRP-Capable Device</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRPCAPH</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>SRP-Capable Host</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SRPOTG</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SRP-Capable OTG (Host and Device)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OtgArch</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGARCH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGARCH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGARCH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGARCH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGARCH_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGARCH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGARCH_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_OTGARCH_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3776</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Architecture (OtgArch)</csr:p>
         <csr:p> - 2'b00: Slave-Only</csr:p>
         <csr:p> - 2'b01: External DMA</csr:p>
         <csr:p> - 2'b10: Internal DMA</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>Note: This field is configured using the OTG_ARCHITECTURE parameter.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EXTERNALDMA</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>External DMA Mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTERNALDMA</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Internal DMA Mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SLAVEMODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Slave Mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SingPnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_SINGPNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_SINGPNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_SINGPNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_SINGPNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_SINGPNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_SINGPNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_SINGPNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_SINGPNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3799</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Point-to-Point (SingPnt)</csr:p>
         <csr:p> - 1'b0: Multi-point application  (hub and split support)</csr:p>
         <csr:p> - 1'b1: Single-point application (no hub and split support)</csr:p>
         <csr:p>Note: This field is configured using the OTG_SINGLE_POINT parameter.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MULTIPOINT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Multi-point application (hub and split support)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINGLEPOINT</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Single-point application (no hub and split support)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HSPhyType</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_HSPHYTYPE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3831</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>High-Speed PHY Interface Type (HSPhyType)</csr:p>
         <csr:p> - 2'b00: High-Speed interface not supported</csr:p>
         <csr:p> - 2'b01: UTMI+</csr:p>
         <csr:p> - 2'b10: ULPI</csr:p>
         <csr:p> - 2'b11: UTMI+ and ULPI</csr:p>
         <csr:p>Note: This field is configured using the OTG_HSPHY_INTERFACE parameter.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOHS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>High-Speed interface not supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ULPI</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>High Speed Interface ULPI is supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UTMIPLUS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>High Speed Interface UTMI+ is supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UTMIPUSULPI</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>High Speed Interfaces UTMI+ and ULPI is supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FSPhyType</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_FSPHYTYPE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3863</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Full-Speed PHY Interface Type (FSPhyType)</csr:p>
         <csr:p> - 2'b00: Full-speed interface not supported</csr:p>
         <csr:p> - 2'b01: Dedicated full-speed interface</csr:p>
         <csr:p> - 2'b10: FS pins shared with UTMI+ pins</csr:p>
         <csr:p> - 2'b11: FS pins shared with ULPI pins</csr:p>
         <csr:p>Note: This field is configured using the OTG_FSPHY_INTERFACE parameter.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Dedicated full-speed interface is supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FSPLUSULPI</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>FS pins shared with ULPI pins is supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FSPLUSUTMI</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>FS pins shared with UTMI+ pins is supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NO_FS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Full-speed interface not supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NumDevEps</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMDEVEPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>3945</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Number of Device Endpoints (NumDevEps)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the number of device endpoints supported by the core in Device mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>The range of this field is 0-15.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This field is configured using the OTG_NUM_EPS parameter.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ENDPT0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>End point 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>End point 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>End point 10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>End point 11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>End point 12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>End point 13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>End point 14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>End point 15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>End point 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>End point 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>End point 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>End point 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>End point 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>End point 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>End point 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>End point 9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NumHstChnl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NUMHSTCHNL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4025</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Number of Host Channels (NumHstChnl)</csr:p>
         <csr:p>Indicates the number of host channels supported by the core in Host mode. The range of this field is 0-15: 0 specifies 1 channel, 15 specifies 16 channels.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This field is configured using the OTG_NUM_HOST_CHAN parameter.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HOSTCH0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Channel 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Host Channel 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Host Channel 11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>Host Channel 12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>Host Channel 13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>Host Channel 14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>Host Channel 15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>Host Channel 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Host Channel 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Host Channel 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Host Channel 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Host Channel 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Host Channel 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Host Channel 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Host Channel 9</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HOSTCH9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Host Channel 10</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PerioSupport</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PERIOSUPPORT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4049</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Periodic OUT Channels Supported in Host Mode (PerioSupport)</csr:p>
         <csr:p> - 1'b0: No</csr:p>
         <csr:p> - 1'b1: Yes</csr:p>
         <csr:p>Note: This field is configured using the OTG_EN_PERIO_HOST parameter.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Periodic OUT Channels is not supported in Host Mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Periodic OUT Channels Supported in Host Mode Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DynFifoSizing</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_DYNFIFOSIZING_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4071</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Dynamic FIFO Sizing Enabled (DynFifoSizing)</csr:p>
         <csr:p> - 1'b0: No</csr:p>
         <csr:p> - 1'b1: Yes</csr:p>
         <csr:p>Note: This field is configured using the OTG_DFIFO_DYNAMIC parameter.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Dynamic FIFO Sizing Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Dynamic FIFO Sizing Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MultiProcIntrpt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_MULTIPROCINTRPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4093</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Multi Processor Interrupt Enabled (MultiProcIntrpt)</csr:p>
         <csr:p> - 1'b0: No</csr:p>
         <csr:p> - 1'b1: Yes</csr:p>
         <csr:p>Note: This field is configured using the OTG_MULTI_PROC_INTRPT parameter.</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Multi Processor Interrupt Enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Multi Processor Interrupt Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NPTxQDepth</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_NPTXQDEPTH_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4121</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Non-periodic Request Queue Depth (NPTxQDepth)</csr:p>
         <csr:p> - 2'b00: 2</csr:p>
         <csr:p> - 2'b01: 4</csr:p>
         <csr:p> - 2'b10: 8</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>Note: This field is configured using the OTG_NPERIO_TX_QUEUE_DEPTH parameter.</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EIGHT</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Queue size 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FOUR</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Queue size 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TWO</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Queue size 2</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PTxQDepth</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_PTXQDEPTH_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4153</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Host Mode Periodic Request Queue Depth (PTxQDepth)</csr:p>
         <csr:p> - 2'b00: 2</csr:p>
         <csr:p> - 2'b01: 4</csr:p>
         <csr:p> - 2'b10: 8</csr:p>
         <csr:p> - 2'b11:16</csr:p>
         <csr:p>Note: This field is configured using the OTG_PERIO_TX_QUEUE_DEPTH parameter.</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>QUE16</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Queue Depth 16</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>QUE2</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Queue Depth 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>QUE4</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Queue Depth 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>QUE8</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Queue Depth 8</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TknQDepth</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG2_TKNQDEPTH_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4165</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Device Mode IN Token Sequence Learning Queue Depth (TknQDepth)</csr:p>
         <csr:p>Range: 0-30</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This field is configured using the OTG_TOKEN_QUEUE_DEPTH parameter.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x08</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GHWCFG3</csr:referenceName>
       <csr:identifier>GHWCFG3</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>4486</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x03fa04e8</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GHWCFG3</csr:typeName>
        <csr:description>
         <csr:p>User Hardware Configuration 3 Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferSizeWidth</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_XFERSIZEWIDTH_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4223</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Width of Transfer Size Counters (XferSizeWidth)</csr:p>
         <csr:p> - 4'b0000: 11 bits</csr:p>
         <csr:p> - 4'b0001: 12 bits</csr:p>
         <csr:p>...</csr:p>
         <csr:p> - 4'b1000: 19 bits</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>Note: This field is configured using the OTG_PACKET_COUNT_WIDTH parameter.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x8</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>WIDTH11</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Width of Transfer Size Counter 11 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WIDTH12</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Width of Transfer Size Counter 12 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WIDTH13</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Width of Transfer Size Counter 13 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WIDTH14</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Width of Transfer Size Counter 14 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WIDTH15</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Width of Transfer Size Counter 15 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WIDTH16</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Width of Transfer Size Counter 16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WIDTH17</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Width of Transfer Size Counter 17 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WIDTH18</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Width of Transfer Size Counter 18 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WIDTH19</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Width of Transfer Size Counter 19 bits</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktSizeWidth</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_PKTSIZEWIDTH_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4271</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Width of Packet Size Counters (PktSizeWidth)</csr:p>
         <csr:p> - 3'b000: 4 bits</csr:p>
         <csr:p> - 3'b001: 5 bits</csr:p>
         <csr:p> - 3'b010: 6 bits</csr:p>
         <csr:p> - 3'b011: 7 bits</csr:p>
         <csr:p> - 3'b100: 8 bits</csr:p>
         <csr:p> - 3'b101: 9 bits</csr:p>
         <csr:p> - 3'b110: 10 bits</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>Note: This field is configured using the OTG_PACKET_COUNT_WIDTH parameter.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x6</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BITS10</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Width of Packet Size Counter 10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BITS4</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Width of Packet Size Counter 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BITS5</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Width of Packet Size Counter 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BITS6</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Width of Packet Size Counter 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BITS7</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Width of Packet Size Counter 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BITS8</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Width of Packet Size Counter 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BITS9</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Width of Packet Size Counter 9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OtgEn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OTGEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OTGEN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OTGEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OTGEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OTGEN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OTGEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OTGEN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OTGEN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4296</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OTG Function Enabled (OtgEn)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application uses this bit to indicate the OTG capabilities of the controller .</csr:p>
         <csr:p> - 1'b0: Not OTG capable</csr:p>
         <csr:p> - 1'b1: OTG Capable</csr:p>
         <csr:p>Note: This field is configured using the OTG_MODE parameter.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not OTG Capable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>OTG Capable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>I2CIntSel</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_I2CINTSEL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4318</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>I2C Selection (I2CIntSel)</csr:p>
         <csr:p> - 1'b0: I2C Interface is not available on the controller.</csr:p>
         <csr:p> - 1'b1: I2C Interface is available on the controller.</csr:p>
         <csr:p>Note: This field is configured using the OTG_I2C_INTERFACE parameter.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>I2C Interface is not available</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>I2C Interface is available</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VndctlSupt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_VNDCTLSUPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4341</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Vendor Control Interface Support (VndctlSupt)</csr:p>
         <csr:p> - 1'b0: Vendor Control Interface is not available on the core.</csr:p>
         <csr:p> - 1'b1: Vendor Control Interface is available.</csr:p>
         <csr:p>Note: This field is configured using the OTG_VENDOR_CTL_INTERFACE parameter.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Vendor Control Interface is not available.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Vendor Control Interface is available.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OptFeature</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_OPTFEATURE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4367</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Optional Features Removed (OptFeature)</csr:p>
         <csr:p>Indicates whether the User ID register, GPIO interface ports, and SOF toggle and counter ports were removed for gate count optimization by enabling Remove Optional Features.</csr:p>
         <csr:p> - 1'b0: No</csr:p>
         <csr:p> - 1'b1: Yes</csr:p>
         <csr:p>Note: This field is configured using the OTG_RM_OPT_FEATURES parameter.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Optional features were not Removed</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Optional Features have been Removed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RstType</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_RSTTYPE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4389</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reset Style for Clocked always Blocks in RTL (RstType)</csr:p>
         <csr:p> - 1'b0: Asynchronous reset is used in the controller</csr:p>
         <csr:p> - 1'b1: Synchronous reset is used in the controller</csr:p>
         <csr:p>Note: This field is configured using the OTG_SYNC_RESET_TYPE parameter.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ASYNCRST</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Asynchronous reset is used in the core</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SYNCRST</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Synchronous reset is used in the core</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ADPSupport</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_ADPSUPPORT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4410</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit indicates whether ADP logic is present within or external to the controller</csr:p>
         <csr:p> - 0: No ADP logic present with the controller</csr:p>
         <csr:p> - 1: ADP logic is present along with the controller.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>ADP logic is not present along with the controller</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>ADP logic is present along with the controller</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HSICMode</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_HSICMODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_HSICMODE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_HSICMODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_HSICMODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_HSICMODE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_HSICMODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_HSICMODE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_HSICMODE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4431</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>HSIC mode specified for Mode of Operation</csr:p>
         <csr:p>Value Range: 0 - 1</csr:p>
         <csr:p> - 1: HSIC-capable with shared UTMI PHY interface</csr:p>
         <csr:p> - 0: Non-HSIC-capable</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No HSIC capability</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>HSIC-capable with shared UTMI PHY interface</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BCSupport</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_BCSUPPORT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4453</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit indicates the controller support for Battery Charger.</csr:p>
         <csr:p> - 0 - No Battery Charger Support</csr:p>
         <csr:p> - 1 - Battery Charger support present</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Battery Charger Support</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Battery Charger Support present</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LPMMode</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_LPMMODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_LPMMODE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_LPMMODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_LPMMODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_LPMMODE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_LPMMODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_LPMMODE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_LPMMODE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4471</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>LPM mode specified for Mode of Operation.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>LPM disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>LPM enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DfifoDepth</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG3_DFIFODEPTH_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4485</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DFIFO Depth (DfifoDepth - EP_LOC_CNT)</csr:p>
         <csr:p></csr:p>
         <csr:p>This value is in terms of 32-bit words.</csr:p>
         <csr:p> - Minimum value is 32</csr:p>
         <csr:p> - Maximum value is 32,768</csr:p>
         <csr:p>Note: This field is configured using the OTG_DFIFO_DEPTH parameter. For more information on EP_LOC_CNT, see the "Endpoint Information Controller (EPINFO_CTL)" section.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x03fa</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GHWCFG4</csr:referenceName>
       <csr:identifier>GHWCFG4</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>5073</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x50</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x09f0aa20</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GHWCFG4</csr:typeName>
        <csr:description>
         <csr:p>User Hardware Configuration 4 Register</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: Bit [31] is available only when Scatter/Gather DMA mode is enabled. When Scatter/Gather DMA mode is disabled, this field is reserved.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>NumDevPerioEps</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMDEVPERIOEPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4504</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Number of Device Mode Periodic IN Endpoints (NumDevPerioEps)</csr:p>
         <csr:p></csr:p>
         <csr:p>Range: 0-15</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PartialPwrDn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PARTIALPWRDN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4524</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enable Partial Power Down (PartialPwrDn)</csr:p>
         <csr:p> - 1'b0: Partial Power Down Not Enabled</csr:p>
         <csr:p> - 1'b1: Partial Power Down Enabled</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Partial Power Down disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Partial Power Down enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AhbFreq</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AHBFREQ_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4544</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Minimum AHB Frequency Less Than 60 MHz (AhbFreq)</csr:p>
         <csr:p> - 1'b0: No</csr:p>
         <csr:p> - 1'b1: Yes</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Minimum AHB Frequency More Than 60 MHz</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Minimum AHB Frequency Less Than 60 MHz</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Hibernation</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_HIBERNATION_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4564</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enable Hibernation (Hibernation)</csr:p>
         <csr:p> - 1'b0: Hibernation feature not enabled</csr:p>
         <csr:p> - 1'b1: Hibernation feature enabled</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Hibernation feature disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Hibernation feature enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ExtendedHibernation</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_EXTENDEDHIBERNATION_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4584</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enable Hibernation</csr:p>
         <csr:p> - 1'b0: Extended Hibernation feature not enabled</csr:p>
         <csr:p> - 1'b1: Extended Hibernation feature enabled</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Extended Hibernation feature not enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Extended Hibernation feature enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EnhancedLPMSupt1</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT1_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4611</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enhanced LPM Support1 (EnhancedLPMSupt1)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the controller supports L1 entry based on FIFO status.</csr:p>
         <csr:p> - Accept L1 Request even if Bulk/Interrupt TxFIFO is not empty.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Reject L1 Request even if Non-Periodic (Bulk/Interrupt) TxFIFO is not empty.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Accept L1 Request even if Non-Periodic (Bulk/Interrupt) TxFIFO is not empty</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ServIntFlow</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SERVINTFLOW_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4634</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Service Interval Flow </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the controller supports Service Interval based scheduling flow for ISOC IN EPs.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Service Interval Flow not supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Service Interval Flow Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ipgisocSupt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IPGISOCSUPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4666</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Interpacket Gap ISOC OUT Worst-case Support (ipgisocSupt) </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the controller supports the worst-case scenario of Rx followed by Rx Inter Packet Gap (IPG) (32-bit times) as per the UTMI Specification for any token following an ISOC OUT token. Without this support, when any token follows an ISOC OUT token with the worst-case IPG, the controller will not detect the followed token. The worst-case IPG of the controller without this support depends on the AHB and PHY clock frequency.By default IPG Support is enabled.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Interpacket Gap ISOC OUT Worst-case Support is Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Interpacket Gap ISOC OUT Worst-case Support is Enabled (Default)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ACGSupt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ACGSUPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4688</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Active Clock Gating Support</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the controller supports the Dynamic (Switching) Power Reduction during periods</csr:p>
         <csr:p>when there is no USB and AHB Traffic. </csr:p>
         <csr:p> - 1'b0:  Active Clock Gating is not enabled.</csr:p>
         <csr:p> - 1'b1:  Active Clock Gating Enabled.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title></csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Active Clock Gating Support</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EnhancedLPMSupt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_ENHANCEDLPMSUPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4724</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enhanced LPM Support (EnhancedLPMSupt)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the controller supports the following behavior:</csr:p>
         <csr:p>L1 Entry Behavior based on FIFO Status</csr:p>
         <csr:p> - TX FIFO</csr:p>
         <csr:p>     - Accept L1 Request even if ISOC IN TX FIFO is not empty.</csr:p>
         <csr:p>     - Reject L1 Request if Non-Periodic TX FIFO is not empty.</csr:p>
         <csr:p>     - Ensure application can flush the TX FIFO while the Controller is in L1.</csr:p>
         <csr:p> - RX FIFO</csr:p>
         <csr:p>     - Accept L1 Request even if RX FIFO (common to Periodic and Non-Periodic) is not empty.</csr:p>
         <csr:p>     - Accept L1 Request but delay SLEEPM assertion until RX SINK Buffer is empty.</csr:p>
         <csr:p></csr:p>
         <csr:p>Prevent L1 Entry if a Control Transfer is in progress on any Control Endpoint.</csr:p>
         <csr:p>Ability to Flush TxFIFO even if PHY Clock is gated.</csr:p>
         <csr:p> </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enhanced LPM Support is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PhyDataWidth</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_PHYDATAWIDTH_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4753</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>UTMI+ PHY/ULPI-to-Internal UTMI+ Wrapper Data Width</csr:p>
         <csr:p>(PhyDataWidth)&lt;vr&gt;When a ULPI PHY is used, an internal wrapper converts ULPI to</csr:p>
         <csr:p>UTMI+.</csr:p>
         <csr:p> - 2'b00: 8 bits</csr:p>
         <csr:p> - 2'b01: 16 bits</csr:p>
         <csr:p> - 2'b10: 8/16 bits, software selectable</csr:p>
         <csr:p> - Others: Reserved</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>WIDTH1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>8 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WIDTH2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>16 bits</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WIDTH3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>8/16 bits, software selectable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NumCtlEps</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_NUMCTLEPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4829</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Number of Device Mode Control Endpoints in Addition to</csr:p>
         <csr:p>Endpoint 0 (NumCtlEps)</csr:p>
         <csr:p>Range: 0-15</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ENDPT0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>End point 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>End point 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>End point 10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>End point 11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>End point 12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>End point 13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>End point 14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>End point 15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>End point 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>End point 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>End point 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>End point 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>End point 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>End point 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>End point 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>End point 9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>IddgFltr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_IDDGFLTR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4849</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IDDIG Filter Enable (IddgFltr)</csr:p>
         <csr:p> - 1'b0: No filter</csr:p>
         <csr:p> - 1'b1: Filter</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Iddig Filter Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Iddig Filter Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VBusValidFltr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_VBUSVALIDFLTR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4869</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>VBUS Valid Filter Enabled (VBusValidFltr)</csr:p>
         <csr:p> - 1'b0: No filter</csr:p>
         <csr:p> - 1'b1: Filter</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Vbus Valid Filter Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Vbus Valid Filter Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AValidFltr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_AVALIDFLTR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4889</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>a_valid Filter Enabled (AValidFltr)</csr:p>
         <csr:p> - 1'b0: No filter</csr:p>
         <csr:p> - 1'b1: Filter</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No filter</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Filter</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BValidFltr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_BVALIDFLTR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4909</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>b_valid Filter Enabled (BValidFltr)</csr:p>
         <csr:p> - 1'b0: No filter</csr:p>
         <csr:p> - 1'b1: Filter</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Filter</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Filter</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SessEndFltr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_SESSENDFLTR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4929</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>session_end Filter Enabled (SessEndFltr)</csr:p>
         <csr:p> - 1'b0: No filter</csr:p>
         <csr:p> - 1'b1: Filter</csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No filter</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Filter</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DedFifoMode</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DEDFIFOMODE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>4950</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enable Dedicated Transmit FIFO for device IN Endpoints</csr:p>
         <csr:p>(DedFifoMode)</csr:p>
         <csr:p> - 1'b0 : Dedicated Transmit FIFO Operation not enabled.</csr:p>
         <csr:p> - 1'b1 : Dedicated Transmit FIFO Operation enabled.</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Dedicated Transmit FIFO Operation not enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Dedicated Transmit FIFO Operation enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INEps</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_INEPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_INEPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_INEPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_INEPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_INEPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_INEPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_INEPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_INEPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5030</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Number of Device Mode IN Endpoints Including Control Endpoints (INEps)</csr:p>
         <csr:p> - 0: 1 IN Endpoint</csr:p>
         <csr:p> - 1: 2 IN Endpoints</csr:p>
         <csr:p> ....</csr:p>
         <csr:p> - 15: 16 IN Endpoints</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ENDPT1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>1 IN Endpoint</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT10</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>10 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT11</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>11 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT12</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>12 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT13</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>13 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT14</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>14 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT15</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>15 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT16</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>16 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>2 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>3 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>4 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT5</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>5 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT6</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>6 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT7</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>7 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT8</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>8 IN Endpoints</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT9</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>9 IN Endpoints</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DescDMAEnabled</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMAENABLED_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5050</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Scatter/Gather DMA configuration</csr:p>
         <csr:p> - 1'b0: Non-Scatter/Gather DMA configuration</csr:p>
         <csr:p> - 1'b1: Scatter/Gather DMA configuration</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Non-Scatter/Gather DMA configuration</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Scatter/Gather DMA configuration</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DescDMA</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GHWCFG4_DESCDMA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5072</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Scatter/Gather DMA configuration</csr:p>
         <csr:p> - 1'b0: Non Dynamic configuration</csr:p>
         <csr:p> - 1'b1: Dynamic configuration</csr:p>
         <csr:p>Note: This field is configured using the OTG_EN_DESC_DMA parameter.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CONFIG1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Non Dynamic configuration</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONFIG2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Dynamic configuration</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GINTMSK2</csr:referenceName>
       <csr:identifier>GINTMSK2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>5090</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x68</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GINTMSK2</csr:typeName>
        <csr:description>
         <csr:p>Interrupt Mask Register 2</csr:p>
         <csr:p>This register works with the Interrupt Register (GINTSTS2) to interrupt the application. When an interrupt bit is masked, the interrupt associated with that bit is not generated. However, the GINTSTS2 register bit corresponding to that interrupt is still set.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: The fields of this register change depending on host or device mode.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>GINTMSK2</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTMSK2_GINTMSK2_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5089</csr:linenumber>
         <csr:title></csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.GINTSTS2</csr:referenceName>
       <csr:identifier>GINTSTS2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>5110</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_GINTSTS2</csr:typeName>
        <csr:description>
         <csr:p>Interrupt Register 2</csr:p>
         <csr:p></csr:p>
         <csr:p>This register interrupts the application for system-level events in the current mode (Device mode or Host mode).</csr:p>
         <csr:p>Some of the bits in this register are valid only in Host mode, while others are valid in Device mode only. This register also indicates the current mode. To clear the interrupt status bits of type R_SS_WC, the application must write 1'b1 into the bit.</csr:p>
         <csr:p>The application must clear the GINTSTS2 register at initialization before unmasking the interrupt bit to avoid any interrupts generated prior to initialization.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>GINTSTS2</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_GINTSTS2_GINTSTS2_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5109</csr:linenumber>
         <csr:title></csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HPTXFSIZ</csr:referenceName>
       <csr:identifier>HPTXFSIZ</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HPTXFSIZ_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HPTXFSIZ_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HPTXFSIZ_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HPTXFSIZ_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>5130</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x100</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HPTXFSIZ</csr:typeName>
        <csr:description>
         <csr:p>Host Periodic Transmit FIFO Size Register</csr:p>
         <csr:p></csr:p>
         <csr:p>This register holds the size and the memory start address of the Periodic TxFIFO.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: Read the reset value of this register only after the following conditions:</csr:p>
         <csr:p> - If IDDIG_FILTER is disabled, read only after PHY clock is stable.</csr:p>
         <csr:p> - If IDDIG_FILTER is enabled, read only after the filter timer expires.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>HPTXFSIZ</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPTXFSIZ_HPTXFSIZ_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPTXFSIZ_HPTXFSIZ_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPTXFSIZ_HPTXFSIZ_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPTXFSIZ_HPTXFSIZ_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPTXFSIZ_HPTXFSIZ_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPTXFSIZ_HPTXFSIZ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPTXFSIZ_HPTXFSIZ_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPTXFSIZ_HPTXFSIZ_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5129</csr:linenumber>
         <csr:title></csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCFG</csr:referenceName>
       <csr:identifier>HCFG</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>5295</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x400</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000200</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCFG</csr:typeName>
        <csr:description>
         <csr:p>Host Configuration Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FSLSPclkSel</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSPCLKSEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSPCLKSEL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSPCLKSEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSPCLKSEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSPCLKSEL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSPCLKSEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSPCLKSEL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSPCLKSEL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5182</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>FS/LS PHY Clock Select (FSLSPclkSel)</csr:p>
         <csr:p></csr:p>
         <csr:p>When the core is in FS Host mode</csr:p>
         <csr:p> - 2'b00: PHY clock is running at 30/60 MHz</csr:p>
         <csr:p> - 2'b01: PHY clock is running at 48 MHz</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>When the core is in LS Host mode</csr:p>
         <csr:p> - 2'b00: PHY clock is running at 30/60 MHz. When the UTMI+/ULPI PHY Low Power mode is not selected, use 30/60 MHz.</csr:p>
         <csr:p> - 2'b01: PHY clock is running at 48 MHz. When the UTMI+ PHY Low Power mode is selected, use 48MHz If the PHY supplies a 48 MHz clock during LS mode.</csr:p>
         <csr:p> - 2'b10: PHY clock is running at 6 MHz. In USB 1.1 FS mode, use 6 MHz when the UTMI+ PHY Low Power mode is selected and the PHY supplies a 6 MHz clock during LS mode. If you select a 6 MHz clock during LS mode, you must do a soft reset.</csr:p>
         <csr:p> - 2'b11: Reserved</csr:p>
         <csr:p>Notes:</csr:p>
         <csr:p> - When Core in FS mode, the internal and external clocks have the same frequency.</csr:p>
         <csr:p> - When Core in LS mode,</csr:p>
         <csr:p> -- If FSLSPclkSel = 2'b00: Internal and external clocks have the same frequency</csr:p>
         <csr:p> -- If FSLSPclkSel = 2'b10: Internal clock is the divided by eight version of external 48 MHz clock</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CLK3060</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>PHY clock is running at 30/60 MHz</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CLK48</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PHY clock is running at 48 MHz</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CLK6</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>PHY clock is running at 6 MHz</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FSLSSupp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSSUPP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSSUPP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSSUPP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSSUPP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSSUPP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSSUPP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSSUPP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_FSLSSUPP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5218</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>FS- and LS-Only Support (FSLSSupp)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application uses this bit to control the core's enumeration speed. Using this bit, the application can make the core</csr:p>
         <csr:p>enumerate as a FS host, even If the connected device supports HS traffic. Do not make changes to this field after initial</csr:p>
         <csr:p>programming.</csr:p>
         <csr:p> - 1'b0: HS/FS/LS, based on the maximum speed supported by the connected device</csr:p>
         <csr:p> - 1'b1: FS/LS-only, even If the connected device can support HS</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FSLS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
FS/LS-only, even if the connected device can support HS
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HSFSLS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
HS/FS/LS, based on the maximum speed supported by the connected device
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>6</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Ena32KHzS</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_ENA32KHZS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_ENA32KHZS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_ENA32KHZS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_ENA32KHZS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_ENA32KHZS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_ENA32KHZS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_ENA32KHZS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_ENA32KHZS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5243</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enable 32 KHz Suspend mode (Ena32KHzS)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit can be set only in FS PHY interface is selected. </csr:p>
         <csr:p>Else, this bit needs to be set to zero. </csr:p>
         <csr:p>When FS PHY interface is chosen and this bit is set, </csr:p>
         <csr:p>the core expects that the PHY clock during Suspend is switched </csr:p>
         <csr:p>from 48 MHz to 32 KHz.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>32 KHz Suspend mode disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>32 KHz Suspend mode enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ResValid</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_RESVALID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_RESVALID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_RESVALID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_RESVALID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_RESVALID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_RESVALID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_RESVALID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_RESVALID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5257</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Resume Validation Period  (ResValid)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is effective only when HCFG.Ena32KHzS is set.</csr:p>
         <csr:p>It will control the resume period when the core resumes from suspend. </csr:p>
         <csr:p>The core counts for 'ResValid' number of clock cycles to detect a </csr:p>
         <csr:p>valid resume when this is set.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x02</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ModeChTimEn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_MODECHTIMEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_MODECHTIMEN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_MODECHTIMEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_MODECHTIMEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_MODECHTIMEN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_MODECHTIMEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_MODECHTIMEN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCFG_MODECHTIMEN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5294</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Mode Change Ready Timer Enable (ModeChTimEn)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to enable/disable the Host core to wait  200 PHY clock cycles at the end of Resume to change the opmode signal to the PHY to 00 </csr:p>
         <csr:p>after Suspend or LPM.</csr:p>
         <csr:p> - 1'b0 : The Host core waits for either 200 PHY clock cycles or a linestate of SE0 at the end of resume to the change the opmode from 2'b10 to 2'b00</csr:p>
         <csr:p> - 1'b1 : The Host core waits only for a linstate of SE0 at the end of resume to change the opmode from 2'b10 to 2'b00.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
The Host core waits only for a linestate of SE0 at the end of resume to change the opmode from 0x2 to 0x0
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
The Host core waits for either 200 PHY clock cycles or a linestate of SE0 at the end of resume to change the opmode from 0x2 to 0x0
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HFIR</csr:referenceName>
       <csr:identifier>HFIR</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>5359</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x404</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000ea60</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HFIR</csr:typeName>
        <csr:description>
         <csr:p>Host Frame Interval Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FrInt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_FRINT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_FRINT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_FRINT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_FRINT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_FRINT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_FRINT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_FRINT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_FRINT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5328</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Frame Interval (FrInt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The value that the application programs to this field specifies</csr:p>
         <csr:p>the interval between two consecutive SOFs (FS) or micro-</csr:p>
         <csr:p>SOFs (HS) or Keep-Alive tokens (HS). This field contains the</csr:p>
         <csr:p>number of PHY clocks that constitute the required frame</csr:p>
         <csr:p>interval. The Default value set in this field  is for FS operation</csr:p>
         <csr:p>when the PHY clock frequency is 60 MHz. The application can</csr:p>
         <csr:p>write a value to this register only after the Port Enable bit of the</csr:p>
         <csr:p>Host Port Control and Status register (HPRT.PrtEnaPort) has</csr:p>
         <csr:p>been Set. If no value is programmed, the core calculates the</csr:p>
         <csr:p>value based on the PHY clock specified in the FS/LS PHY</csr:p>
         <csr:p>Clock Select field of the Host Configuration register</csr:p>
         <csr:p>(HCFG.FSLSPclkSel). Do not change the value of this field</csr:p>
         <csr:p>after the initial configuration.</csr:p>
         <csr:p> - 125 s * (PHY clock frequency for HS)</csr:p>
         <csr:p> - 1 ms * (PHY clock frequency for FS/LS)</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0xea60</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HFIRRldCtrl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_HFIRRLDCTRL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_HFIRRLDCTRL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_HFIRRLDCTRL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_HFIRRLDCTRL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_HFIRRLDCTRL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_HFIRRLDCTRL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_HFIRRLDCTRL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HFIR_HFIRRLDCTRL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5358</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reload Control (HFIRRldCtrl)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit allows dynamic reloading of the HFIR register during run time. </csr:p>
         <csr:p> - 1'b0 : The HFIR cannot be reloaded dynamically</csr:p>
         <csr:p> - 1'b1: the HFIR can be dynamically reloaded during runtime. </csr:p>
         <csr:p>This bit needs to be programmed during initial configuration and its value should not be changed during runtime. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>The HFIR cannot be reloaded dynamically</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
The HFIR can be dynamically reloaded during runtime
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HFNUM</csr:referenceName>
       <csr:identifier>HFNUM</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>5416</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x408</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00003fff</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HFNUM</csr:typeName>
        <csr:description>
         <csr:p>Host Frame Number/Frame Time Remaining Register</csr:p>
         <csr:p></csr:p>
         <csr:p>This register indicates the current frame number. It also indicates the time remaining (in terms of the number of PHY clocks) in the current (micro)frame.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: Read the reset value of this register only after the following conditions:</csr:p>
         <csr:p> - If IDDIG_FILTER is disabled, read only when the PHY clock is stable.</csr:p>
         <csr:p> - If IDDIG_FILTER is enabled, read only after the filter timer expires.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FrNum</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRNUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRNUM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRNUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRNUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRNUM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRNUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRNUM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRNUM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5398</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Frame Number (FrNum)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field increments when a new SOF is transmitted on the</csr:p>
         <csr:p>USB, and is reset to 0 when it reaches 16'h3FFF.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x3fff</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SOF is transmitted</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No SOF is transmitted</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FrRem</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRREM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRREM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRREM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRREM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRREM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRREM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRREM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HFNUM_FRREM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5415</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Frame Time Remaining (FrRem)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the amount of time remaining in the current</csr:p>
         <csr:p>microframe (HS) or Frame (FS/LS), in terms of PHY clocks. This</csr:p>
         <csr:p>field decrements on each PHY clock. When it reaches zero, this</csr:p>
         <csr:p>field is reloaded with the value in the Frame Interval register and</csr:p>
         <csr:p>a new SOF is transmitted on the USB.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HAINT</csr:referenceName>
       <csr:identifier>HAINT</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HAINT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HAINT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HAINT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HAINT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>5450</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x414</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HAINT</csr:typeName>
        <csr:description>
         <csr:p>Host All Channels Interrupt Register</csr:p>
         <csr:p></csr:p>
         <csr:p>When a significant event occurs on a channel, the Host All Channels Interrupt register interrupts the application using the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt). This is shown in the "Interrupt Hierarchy" figure in the databook. There is one interrupt bit per channel, up to a maximum of 16 bits. Bits in this register are set and cleared when the application sets and clears bits in the corresponding Host Channel-n Interrupt register.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>HAINT</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HAINT_HAINT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HAINT_HAINT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HAINT_HAINT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HAINT_HAINT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HAINT_HAINT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HAINT_HAINT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HAINT_HAINT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HAINT_HAINT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5449</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Channel Interrupt for channel no.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Host Channel Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HAINTMSK</csr:referenceName>
       <csr:identifier>HAINTMSK</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HAINTMSK_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HAINTMSK_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HAINTMSK_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HAINTMSK_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>5479</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x418</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HAINTMSK</csr:typeName>
        <csr:description>
         <csr:p>Host All Channels Interrupt Mask Register</csr:p>
         <csr:p></csr:p>
         <csr:p>The Host All Channel Interrupt Mask register works with the Host All Channel Interrupt register to interrupt the application when an event occurs on a channel. There is one interrupt mask bit per channel, up to a maximum of 16 bits.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>HAINTMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HAINTMSK_HAINTMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HAINTMSK_HAINTMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HAINTMSK_HAINTMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HAINTMSK_HAINTMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HAINTMSK_HAINTMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HAINTMSK_HAINTMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HAINTMSK_HAINTMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HAINTMSK_HAINTMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5478</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Interrupt Mask (HAINTMsk)</csr:p>
         <csr:p>One bit per channel: Bit 0 for channel 0, bit 15 for channel 15</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Mask Channel interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNMASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Unmask Channel interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HPRT</csr:referenceName>
       <csr:identifier>HPRT</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>5922</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x440</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HPRT</csr:typeName>
        <csr:description>
         <csr:p>Host Port Control and Status Register</csr:p>
         <csr:p></csr:p>
         <csr:p>This register is available only in Host mode. Currently, the OTG Host supports only one port. A single register holds USB port-related information such as USB reset, enable, suspend, resume, connect status, and test mode for each port. It is shown in the "Interrupt Hierarchy" figure in the databook. The R_SS_WC bits in this register can trigger an interrupt to the application through the Host Port Interrupt bit of the Core Interrupt register (GINTSTS.PrtInt). On a Port Interrupt, the application must read this register and clear the bit that caused the interrupt. For the R_SS_WC bits, the application must write a 1 to the bit to clear the interrupt.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PrtConnSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5515</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Connect Status (PrtConnSts)</csr:p>
         <csr:p> - 0: No device is attached to the port.</csr:p>
         <csr:p> - 1: A device is attached to the port.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ATTACHED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>A device is attached to the port</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOTATTACHED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No device is attached to the port</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtConnDet</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNDET_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNDET_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNDET_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNDET_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNDET_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNDET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNDET_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTCONNDET_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5544</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Connect Detected (PrtConnDet)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core sets this bit when a device connection is detected</csr:p>
         <csr:p>to trigger an interrupt to the application using the Host Port</csr:p>
         <csr:p>Interrupt bit of the Core Interrupt register (GINTSTS.PrtInt).This bit can be set only by the core and the application should write 1 to clear it.The application must write a 1 to this bit to clear the</csr:p>
         <csr:p>interrupt.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Device connection detected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No device connection detected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5574</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Enable (PrtEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>A port is enabled only by the core after a reset sequence,</csr:p>
         <csr:p>and is disabled by an overcurrent condition, a disconnect</csr:p>
         <csr:p>condition, or by the application clearing this bit. The</csr:p>
         <csr:p>application cannot Set this bit by a register write. It can only</csr:p>
         <csr:p>clear it to disable the port by writing 1. This bit does not trigger any</csr:p>
         <csr:p>interrupt to the application.</csr:p>
         <csr:p> - 1'b0: Port disabled</csr:p>
         <csr:p> - 1'b1: Port enabled</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Port disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Port enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtEnChng</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENCHNG_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENCHNG_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENCHNG_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENCHNG_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENCHNG_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENCHNG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENCHNG_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTENCHNG_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5598</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Enable/Disable Change (PrtEnChng)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core sets this bit when the status of the Port Enable bit [2] of this register changes.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Port Enable bit 2 changed</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Port Enable bit 2 has not changed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtOvrCurrAct</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRACT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRACT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRACT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRACT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRACT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRACT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRACT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRACT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5621</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Overcurrent Active (PrtOvrCurrAct)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the overcurrent condition of the port.</csr:p>
         <csr:p> - 1'b0: No overcurrent condition</csr:p>
         <csr:p> - 1'b1: Overcurrent condition</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Overcurrent condition</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No overcurrent condition</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtOvrCurrChng</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRCHNG_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRCHNG_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRCHNG_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRCHNG_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRCHNG_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRCHNG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRCHNG_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTOVRCURRCHNG_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5645</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Overcurrent Change (PrtOvrCurrChng)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core sets this bit when the status of the Port Overcurrent Active bit (bit 4) in this register changes.This bit can be set only by the core and the application should write 1 to clear it</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Status of port overcurrent changed</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Status of port overcurrent status is not changed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtRes</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRES_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRES_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRES_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRES_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRES_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRES_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRES_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5701</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Resume (PrtRes)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to drive resume signaling on the</csr:p>
         <csr:p>port. The core continues to drive the resume signal until the</csr:p>
         <csr:p>application clears this bit.</csr:p>
         <csr:p></csr:p>
         <csr:p>If the core detects a USB remote wakeup sequence, as</csr:p>
         <csr:p>indicated by the Port Resume/Remote Wakeup Detected</csr:p>
         <csr:p>Interrupt bit of the Core Interrupt register</csr:p>
         <csr:p>(GINTSTS.WkUpInt), the core starts driving resume</csr:p>
         <csr:p>signaling without application intervention and clears this bit</csr:p>
         <csr:p>when it detects a disconnect condition. The read value of</csr:p>
         <csr:p>this bit indicates whether the core is currently driving</csr:p>
         <csr:p>resume signaling.</csr:p>
         <csr:p> - 1'b0: No resume driven</csr:p>
         <csr:p> - 1'b1: Resume driven</csr:p>
         <csr:p>When LPM is enabled, In L1 state the behavior of this bit is as follows:</csr:p>
         <csr:p>The application sets this bit to drive resume signaling on the port.</csr:p>
         <csr:p>The core continues to drive the resume signal until a pre-determined time</csr:p>
         <csr:p>specified in GLPMCFG.HIRD_Thres[3:0] field. If the core detects a USB remote</csr:p>
         <csr:p>wakeup sequence, as indicated by the Port L1Resume/Remote L1Wakeup Detected </csr:p>
         <csr:p>Interrupt bit of the Core Interrupt register (GINTSTS.L1WkUpInt), </csr:p>
         <csr:p>the core starts driving resume signaling without application intervention</csr:p>
         <csr:p>and clears this bit at the end of resume.This bit can be set by both core or application</csr:p>
         <csr:p>and also cleared by core or application. This bit is cleared by the core even if there is</csr:p>
         <csr:p>no device connected to the Host.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NORESUME</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No resume driven</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESUME</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Resume driven</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtSusp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSUSP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSUSP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSUSP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSUSP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSUSP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSUSP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSUSP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSUSP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5742</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Suspend (PrtSusp)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to put this port in Suspend</csr:p>
         <csr:p>mode. The core only stops sending SOFs when this is Set.</csr:p>
         <csr:p>To stop the PHY clock, the application must Set the Port</csr:p>
         <csr:p>Clock Stop bit, which asserts the suspend input pin of the</csr:p>
         <csr:p>PHY.</csr:p>
         <csr:p></csr:p>
         <csr:p>The read value of this bit reflects the current suspend status</csr:p>
         <csr:p>of the port. This bit is cleared by the core after a remote</csr:p>
         <csr:p>wakeup signal is detected or the application sets the Port</csr:p>
         <csr:p>Reset bit or Port Resume bit in this register or the</csr:p>
         <csr:p>Resume/Remote Wakeup Detected Interrupt bit or</csr:p>
         <csr:p>Disconnect Detected Interrupt bit in the Core Interrupt</csr:p>
         <csr:p>register (GINTSTS.WkUpInt or GINTSTS.DisconnInt,</csr:p>
         <csr:p>respectively).This bit is cleared by the core even if there is</csr:p>
         <csr:p>no device connected to the Host.</csr:p>
         <csr:p> - 1'b0: Port not in Suspend mode</csr:p>
         <csr:p> - 1'b1: Port in Suspend mode</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Port in Suspend mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Port not in Suspend mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtRst</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRST_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRST_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRST_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRST_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRST_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRST_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTRST_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5778</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Reset (PrtRst)</csr:p>
         <csr:p></csr:p>
         <csr:p>When the application sets this bit, a reset sequence is</csr:p>
         <csr:p>started on this port. The application must time the reset</csr:p>
         <csr:p>period and clear this bit after the reset sequence is</csr:p>
         <csr:p>complete.</csr:p>
         <csr:p> - 1'b0: Port not in reset</csr:p>
         <csr:p> - 1'b1: Port in reset</csr:p>
         <csr:p>The application must leave this bit set for at least a</csr:p>
         <csr:p>minimum duration mentioned below to start a reset on the</csr:p>
         <csr:p>port. The application can leave it set for another 10 ms in</csr:p>
         <csr:p>addition to the required minimum duration, before clearing</csr:p>
         <csr:p>the bit, even though there is no maximum limit Set by the</csr:p>
         <csr:p>USB standard.This bit is cleared by the core even if there is</csr:p>
         <csr:p>no device connected to the Host.</csr:p>
         <csr:p> - High speed: 50 ms</csr:p>
         <csr:p> - Full speed/Low speed: 10 ms</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Port not in reset</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Port in reset</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtLnSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTLNSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTLNSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTLNSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTLNSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTLNSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTLNSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTLNSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTLNSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5802</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Line Status (PrtLnSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the current logic level USB data lines</csr:p>
         <csr:p> - Bit [10]: Logic level of D+</csr:p>
         <csr:p> - Bit [11]: Logic level of D-</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MINUSD</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Logic level of D-</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PLUSD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Logic level of D+</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtPwr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTPWR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTPWR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTPWR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTPWR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTPWR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTPWR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTPWR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTPWR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5832</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Power (PrtPwr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application uses this field to control power to this port (write 1'b1 to set to 1'b1</csr:p>
         <csr:p>and write 1'b0 to set to 1'b0), and the core can clear this bit on an over current</csr:p>
         <csr:p>condition.</csr:p>
         <csr:p> - 1'b0: Power off</csr:p>
         <csr:p> - 1'b1: Power on</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This bit is interface independent. The application needs to program this bit for all interfaces as described in the host programming flow in the Programming Guide.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>OFF</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Power off</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ON</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Power on</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtTstCtl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTTSTCTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTTSTCTL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTTSTCTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTTSTCTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTTSTCTL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTTSTCTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTTSTCTL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTTSTCTL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5888</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Test Control (PrtTstCtl)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application writes a nonzero value to this field to put the port into a Test mode, and the corresponding pattern is signaled on the port.</csr:p>
         <csr:p> - 4'b0000: Test mode disabled</csr:p>
         <csr:p> - 4'b0001: Test_J mode</csr:p>
         <csr:p> - 4'b0010: Test_K mode</csr:p>
         <csr:p> - 4'b0011: Test_SE0_NAK mode</csr:p>
         <csr:p> - 4'b0100: Test_Packet mode</csr:p>
         <csr:p> - 4'b0101: Test_Force_Enable</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p></csr:p>
         <csr:p>To move the DWC_otg controller to test mode, you must set this field. Complete the following steps to move the DWC_otg core to test mode:</csr:p>
         <csr:p> - 1. Power on the core.</csr:p>
         <csr:p> - 2. Load the DWC_otg driver.</csr:p>
         <csr:p> - 3. Connect an HS device and enumerate to HS mode.</csr:p>
         <csr:p> - 4. Access the HPRT register to send test packets.</csr:p>
         <csr:p> - 5. Remove the device and connect to fixture (OPT) port. The DWC_otg host core continues sending out test packets.</csr:p>
         <csr:p> - 6. Test the eye diagram.</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Test mode disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TESTFENB</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Test_force_Enable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TESTJ</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Test_J mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TESTK</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Test_K mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TESTPM</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Test_Packet mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TESTSN</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Test_SE0_NAK mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PrtSpd</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSPD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSPD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSPD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSPD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSPD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSPD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSPD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HPRT_PRTSPD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5921</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Speed (PrtSpd)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the speed of the device attached to this port.</csr:p>
         <csr:p> - 2'b00: High speed</csr:p>
         <csr:p> - 2'b01: Full speed</csr:p>
         <csr:p> - 2'b10: Low speed</csr:p>
         <csr:p> - 2'b11: Reserved</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FULLSPD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Full speed</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HIGHSPD</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>High speed</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LOWSPD</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Low speed</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCCHAR0</csr:referenceName>
       <csr:identifier>HCCHAR0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>6264</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x500</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCCHAR0</csr:typeName>
        <csr:description>
         <csr:p>Host Channel 0 Characteristics Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MPS</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_MPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_MPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_MPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_MPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_MPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_MPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_MPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_MPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>5935</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Packet Size (MPS)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the maximum packet size of the associated endpoint.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPNum</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPNUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPNUM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPNUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPNUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPNUM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPNUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPNUM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPNUM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6012</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Number (EPNum)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the endpoint number on the device serving as the data source or sink.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ENDPT0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>End point 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>End point 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>End point 10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>End point 11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>End point 12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>End point 13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>End point 14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>End point 15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>End point 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>End point 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>End point 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>End point 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>End point 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>End point 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>End point 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>End point 9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDir</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPDIR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPDIR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPDIR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPDIR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPDIR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPDIR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPDIR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPDIR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6034</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Direction (EPDir)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates whether the transaction is IN or OUT.</csr:p>
         <csr:p> - 1'b0: OUT</csr:p>
         <csr:p> - 1'b1: IN</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>IN</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Direction</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>OUT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>OUT Direction</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LSpdDev</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_LSPDDEV_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_LSPDDEV_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_LSPDDEV_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_LSPDDEV_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_LSPDDEV_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_LSPDDEV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_LSPDDEV_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_LSPDDEV_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6065</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Low-Speed Device (LSpdDev)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is Set by the application to indicate that this channel is communicating to a low-speed device.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application must program this bit when a low speed device is connected to the host through an FS HUB. The DWC_otg Host core uses this field to drive the XCVR_SELECT signal to 2'b11 while communicating to the LS Device through the FS hub.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: In a peer to peer setup, the DWC_otg Host core ignores this bit even if it is set by the application software.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Communicating with low speed device</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Communicating with low speed device</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPType</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPTYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPTYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPTYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPTYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPTYPE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPTYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPTYPE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EPTYPE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6097</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Type (EPType)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the transfer type selected.</csr:p>
         <csr:p> - 2'b00: Control</csr:p>
         <csr:p> - 2'b01: Isochronous</csr:p>
         <csr:p> - 2'b10: Bulk</csr:p>
         <csr:p> - 2'b11: Interrupt</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BULK</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Bulk</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CTRL</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Control</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTERR</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ISOC</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Isochronous</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EC</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EC_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EC_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EC_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EC_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EC_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EC_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_EC_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6156</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Multi Count (MC) / Error Count (EC)</csr:p>
         <csr:p></csr:p>
         <csr:p>When the Split Enable bit of the Host Channel-n Split Control</csr:p>
         <csr:p>register (HCSPLTn.SpltEna) is reset (1'b0), this field indicates to</csr:p>
         <csr:p>the host the number of transactions that must be executed per</csr:p>
         <csr:p>microframe for this periodic endpoint. For non periodic transfers,</csr:p>
         <csr:p>this field is used only in DMA mode, and specifies the number</csr:p>
         <csr:p>packets to be fetched for this channel before the internal DMA</csr:p>
         <csr:p>engine changes arbitration.</csr:p>
         <csr:p> - 2'b00: Reserved This field yields undefined results.</csr:p>
         <csr:p> - 2'b01: 1 transaction</csr:p>
         <csr:p> - 2'b10: 2 transactions to be issued for this endpoint per microframe</csr:p>
         <csr:p> - 2'b11: 3 transactions to be issued for this endpoint per microframe</csr:p>
         <csr:p>When HCSPLTn.SpltEna is Set (1'b1), this field indicates the</csr:p>
         <csr:p>number of immediate retries to be performed for a periodic split</csr:p>
         <csr:p>transactions on transaction errors. This field must be Set to at</csr:p>
         <csr:p>least 2'b01.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Reserved. This field yields undefined result</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANSONE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>1 transaction</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANSTHREE</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>
3 transactions to be issued for this endpoint per microframe
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANSTWO</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>
2 transactions to be issued for this endpoint per microframe
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DevAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_DEVADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_DEVADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_DEVADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_DEVADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_DEVADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_DEVADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_DEVADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_DEVADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6167</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Device Address (DevAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field selects the specific device serving as the data source</csr:p>
         <csr:p>or sink.</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OddFrm</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_ODDFRM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_ODDFRM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_ODDFRM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_ODDFRM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_ODDFRM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_ODDFRM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_ODDFRM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_ODDFRM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6194</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Odd Frame (OddFrm)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is set (reset) by the application to indicate that the OTG host must perform </csr:p>
         <csr:p>a transfer in an odd (micro)Frame. This field is applicable for only periodic </csr:p>
         <csr:p>(isochronous and interrupt) transactions.</csr:p>
         <csr:p> - 1'b0: Even (micro)Frame</csr:p>
         <csr:p> - 1'b1: Odd (micro)Frame</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EFRAME</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Even Frame Transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>OFRAME</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Odd Frame Transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChDis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6220</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Disable (ChDis)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to stop transmitting/receiving data</csr:p>
         <csr:p>on a channel, even before the transfer for that channel is</csr:p>
         <csr:p>complete. The application must wait for the Channel Disabled</csr:p>
         <csr:p>interrupt before treating the channel as disabled.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Stop transmitting/receiving data on channel</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transmit/Recieve normal</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR0_CHENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6263</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Enable (ChEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>When Scatter/Gather mode is enabled </csr:p>
         <csr:p> - 1'b0: Indicates that the descriptor structure is not yet ready. </csr:p>
         <csr:p> - 1'b1:  Indicates  that  the  descriptor  structure  and  data  buffer  with data is setup and this channel can access the descriptor. </csr:p>
         <csr:p>When Scatter/Gather mode is disabled </csr:p>
         <csr:p></csr:p>
         <csr:p> This field is set by the application and cleared by the OTG host.  </csr:p>
         <csr:p> - 1'b0: Channel disabled  </csr:p>
         <csr:p> - 1'b1: Channel enabled</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
If Scatter/Gather mode is enabled, indicates that the descriptor structure is not yet ready. If Scatter/Gather mode is disabled, indicates that the channel is disabled.
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
If Scatter/Gather mode is enabled, indicates that the descriptor structure and data buffer with data is set up and this channel can access the descriptor. If Scatter/Gather mode is disabled, indicates that the channel is enabled.
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCSPLT0</csr:referenceName>
       <csr:identifier>HCSPLT0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>6380</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x504</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCSPLT0</csr:typeName>
        <csr:description>
         <csr:p>Host Channel 0 Split Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PrtAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_PRTADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_PRTADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_PRTADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_PRTADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_PRTADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_PRTADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_PRTADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_PRTADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6277</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Address (PrtAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is the port number of the recipient transaction translator.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HubAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_HUBADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_HUBADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_HUBADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_HUBADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_HUBADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_HUBADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_HUBADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_HUBADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6287</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Hub Address (HubAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the device address of the transaction translator's hub.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XactPos</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_XACTPOS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_XACTPOS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_XACTPOS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_XACTPOS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_XACTPOS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_XACTPOS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_XACTPOS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_XACTPOS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6337</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transaction Position (XactPos)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.</csr:p>
         <csr:p> - 2'b11: All. This is the entire data payload is of this transaction (which is less than or equal to 188 bytes).</csr:p>
         <csr:p> - 2'b10: Begin. This is the first data payload of this transaction (which is larger than 188 bytes).</csr:p>
         <csr:p> - 2'b00: Mid. This is the middle payload of this transaction (which is larger than 188 bytes).</csr:p>
         <csr:p> - 2'b01: End. This is the last payload of this transaction (which is larger than 188 bytes).</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ALL</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>
All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BEGIN</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>
Begin. This is the first data payload of this transaction (which is larger than 188 bytes)
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>END</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
End. This is the last payload of this transaction (which is larger than 188 bytes)
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MIDDLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
Mid. This is the middle payload of this transaction (which is larger than 188 bytes)
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CompSplt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_COMPSPLT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_COMPSPLT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_COMPSPLT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_COMPSPLT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_COMPSPLT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_COMPSPLT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_COMPSPLT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_COMPSPLT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6358</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Do Complete Split (CompSplt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this field to request the OTG host to perform a complete split transaction.</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOSPLIT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No complete split transaction</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SPLIT</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Complete Split transaction</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>30</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SpltEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_SPLTENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_SPLTENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_SPLTENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_SPLTENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_SPLTENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_SPLTENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_SPLTENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT0_SPLTENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6379</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Split Enable (SpltEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this field to indicate that this channel is enabled to perform split transactions.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Split not enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Split enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINT0</csr:referenceName>
       <csr:identifier>HCINT0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>6675</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x508</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCINT0</csr:typeName>
        <csr:description>
         <csr:p>"Host Channel $i Interrupt Register"</csr:p>
         <csr:p></csr:p>
         <csr:p>This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferCompl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XFERCOMPL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XFERCOMPL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XFERCOMPL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XFERCOMPL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XFERCOMPL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XFERCOMPL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XFERCOMPL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XFERCOMPL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6424</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Completed (XferCompl)</csr:p>
         <csr:p></csr:p>
         <csr:p>Transfer completed normally without any errors.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
         <csr:p> - For Scatter/Gather DMA mode, it indicates that current descriptor processing got completed with IOC bit set in its descriptor.</csr:p>
         <csr:p> - In non Scatter/Gather DMA mode, it indicates that Transfer completed normally without any errors.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer completed normally without any errors</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transfer in progress or No Active Transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChHltd</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_CHHLTD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_CHHLTD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_CHHLTD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_CHHLTD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_CHHLTD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_CHHLTD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_CHHLTD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_CHHLTD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6457</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Halted (ChHltd)</csr:p>
         <csr:p></csr:p>
         <csr:p>In non Scatter/Gather DMA mode, it indicates the transfer completed abnormally either because of any USB transaction error or in response to disable request by the application or because of a completed transfer.</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/gather DMA mode, this indicates that transfer completed due to any of the following</csr:p>
         <csr:p> - EOL being set in descriptor</csr:p>
         <csr:p> - AHB error</csr:p>
         <csr:p> - Excessive transaction errors</csr:p>
         <csr:p> - Babble</csr:p>
         <csr:p> - Stall</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel Halted</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel not halted</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_AHBERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_AHBERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_AHBERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_AHBERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_AHBERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_AHBERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_AHBERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_AHBERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6482</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>AHB Error (AHBErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This is generated only in Internal DMA mode when there is an AHB error during AHB read/write. The application can read the corresponding channel's DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB error during AHB read/write</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No AHB error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>STALL</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_STALL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_STALL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_STALL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_STALL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_STALL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_STALL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_STALL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_STALL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6505</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>STALL Response Received Interrupt (STALL)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Stall Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Stall Response Received Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6528</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Response Received Interrupt (NAK)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NAK Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NAK Response Received Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ACK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_ACK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_ACK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_ACK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_ACK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_ACK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_ACK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_ACK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_ACK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6551</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>ACK Response Received/Transmitted Interrupt (ACK)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>ACK Response Received or Transmitted Interrup</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No ACK Response Received or Transmitted Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NYET</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NYET_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NYET_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NYET_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NYET_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NYET_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NYET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NYET_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_NYET_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6574</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NYET Response Received Interrupt (NYET)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NYET Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NYET Response Received Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XactErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XACTERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XACTERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XACTERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XACTERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XACTERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XACTERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XACTERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_XACTERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6602</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transaction Error (XactErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates one of the following errors occurred on the USB.</csr:p>
         <csr:p> - CRC check failure</csr:p>
         <csr:p> - Timeout</csr:p>
         <csr:p> - Bit stuff error</csr:p>
         <csr:p> - False EOP</csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transaction Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Transaction Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BblErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_BBLERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_BBLERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_BBLERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_BBLERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_BBLERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_BBLERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_BBLERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_BBLERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6625</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Babble Error (BblErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core. This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Babble Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Babble Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FrmOvrun</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_FRMOVRUN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_FRMOVRUN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_FRMOVRUN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_FRMOVRUN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_FRMOVRUN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_FRMOVRUN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_FRMOVRUN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_FRMOVRUN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6650</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Frame Overrun (FrmOvrun).</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked </csr:p>
         <csr:p>in the core. This bit can be set only by the core and the application should write 1 to clear</csr:p>
         <csr:p>it.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Frame Overrun</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Frame Overrun</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DataTglErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_DATATGLERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_DATATGLERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_DATATGLERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_DATATGLERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_DATATGLERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_DATATGLERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_DATATGLERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT0_DATATGLERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6674</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data Toggle Error (DataTglErr).This bit can be set only by the core and the application should write 1 to clear</csr:p>
         <csr:p>it.In Scatter/Gather DMA mode, the interrupt due to this bit is masked </csr:p>
         <csr:p>in the core.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data Toggle Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Data Toggle Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINTMSK0</csr:referenceName>
       <csr:identifier>HCINTMSK0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>6935</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x50C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCINTMSK0</csr:typeName>
        <csr:description>
         <csr:p>"Host Channel $i Interrupt Mask Register"</csr:p>
         <csr:p></csr:p>
         <csr:p>This register reflects the mask for each channel status described in the previous section.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferComplMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XFERCOMPLMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XFERCOMPLMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XFERCOMPLMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XFERCOMPLMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XFERCOMPLMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XFERCOMPLMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XFERCOMPLMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XFERCOMPLMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6700</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Transfer Completed Mask (XferComplMsk)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transfer Completed Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Transfer Completed Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChHltdMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_CHHLTDMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_CHHLTDMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_CHHLTDMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_CHHLTDMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_CHHLTDMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_CHHLTDMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_CHHLTDMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_CHHLTDMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6719</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Channel Halted Mask (ChHltdMsk)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel Halted Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Channel Halted Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_AHBERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_AHBERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_AHBERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_AHBERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_AHBERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_AHBERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_AHBERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_AHBERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6742</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>AHB Error Mask (AHBErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>AHB Error Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No AHB Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>StallMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_STALLMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_STALLMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_STALLMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_STALLMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_STALLMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_STALLMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_STALLMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_STALLMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6766</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>STALL Response Received Interrupt Mask (StallMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask STALL Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No STALL Response Received Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NakMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NAKMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NAKMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NAKMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NAKMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NAKMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NAKMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NAKMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NAKMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6790</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>NAK Response Received Interrupt Mask (NakMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask NAK Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No NAK Response Received Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AckMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_ACKMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_ACKMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_ACKMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_ACKMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_ACKMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_ACKMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_ACKMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_ACKMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6814</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>ACK Response Received/Transmitted Interrupt Mask (AckMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask ACK Response Received/Transmitted Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No ACK Response Received/Transmitted Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NyetMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NYETMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NYETMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NYETMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NYETMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NYETMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NYETMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NYETMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_NYETMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6838</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>NYET Response Received Interrupt Mask (NyetMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask NYET Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No NYET Response Received Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XactErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XACTERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XACTERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XACTERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XACTERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XACTERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XACTERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XACTERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_XACTERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6862</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Transaction Error Mask (XactErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Transaction Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Transaction Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BblErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_BBLERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_BBLERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_BBLERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_BBLERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_BBLERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_BBLERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_BBLERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_BBLERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6886</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Babble Error Mask (BblErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Babble Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Babble Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FrmOvrunMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_FRMOVRUNMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_FRMOVRUNMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_FRMOVRUNMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_FRMOVRUNMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_FRMOVRUNMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_FRMOVRUNMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_FRMOVRUNMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_FRMOVRUNMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6910</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Frame Overrun Mask (FrmOvrunMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Overrun Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Frame Overrun Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DataTglErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_DATATGLERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_DATATGLERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_DATATGLERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_DATATGLERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_DATATGLERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_DATATGLERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_DATATGLERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK0_DATATGLERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6934</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data Toggle Error Mask (DataTglErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Data Toggle Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Data Toggle Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCTSIZ0</csr:referenceName>
       <csr:identifier>HCTSIZ0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>7038</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x510</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCTSIZ0</csr:typeName>
        <csr:description>
         <csr:p>Host Channel 0 Transfer Size Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferSize</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_XFERSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_XFERSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_XFERSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_XFERSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_XFERSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_XFERSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_XFERSIZE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_XFERSIZE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6958</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Size (XferSize)</csr:p>
         <csr:p></csr:p>
         <csr:p>For an OUT, this field is the number of data bytes the host sends during the transfer.</csr:p>
         <csr:p></csr:p>
         <csr:p>For an IN, this field is the buffer size that the application has Reserved for the transfer. The application is expected to program this field as an integer multiple of the maximum packet size for IN transactions (periodic and non-periodic).</csr:p>
         <csr:p></csr:p>
         <csr:p>The width of this counter is specified as Width of Transfer Size Counters during coreConsultant configuration (parameter OTG_TRANS_COUNT_WIDTH).</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PKTCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PKTCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PKTCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PKTCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PKTCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PKTCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PKTCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PKTCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>6978</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Count (PktCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is programmed by the application with the expected number of packets to be transmitted (OUT) or received (IN).</csr:p>
         <csr:p></csr:p>
         <csr:p>The host decrements this count on every successful transmission or reception of an OUT/IN packet. Once this count reaches zero, the application is interrupted to indicate normal completion.</csr:p>
         <csr:p></csr:p>
         <csr:p>The width of this counter is specified as Width of Packet Counters during coreConsultant configuration (parameter OTG_PACKET_COUNT_WIDTH).</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Pid</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_PID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7012</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>PID (Pid)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application programs this field with the type of PID to use for the initial transaction. The host maintains this field for the rest of the transfer.</csr:p>
         <csr:p> - 2'b00: DATA0</csr:p>
         <csr:p> - 2'b01: DATA2</csr:p>
         <csr:p> - 2'b10: DATA1</csr:p>
         <csr:p> - 2'b11: MDATA (non-control)/SETUP (control)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DATA0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA1</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>DATA1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DATA2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MDATA</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>MDATA (non-control)/SETUP (control)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DoPng</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_DOPNG_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_DOPNG_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_DOPNG_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_DOPNG_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_DOPNG_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_DOPNG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_DOPNG_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ0_DOPNG_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7037</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Do Ping (DoPng)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used only for OUT transfers.</csr:p>
         <csr:p>Setting this field to 1 directs the host to do PING protocol.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: Do not set this bit for IN transfers. If this bit is set for for IN transfers it disables the channel.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOPING</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No ping protocol</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PING</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Ping protocol</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCDMA0</csr:referenceName>
       <csr:identifier>HCDMA0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>7126</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x514</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCDMA0</csr:typeName>
        <csr:description>
         <csr:p>"Host Channel $i DMA Address Register"</csr:p>
         <csr:p></csr:p>
         <csr:p>This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMAAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA0_DMAADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA0_DMAADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA0_DMAADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA0_DMAADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA0_DMAADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA0_DMAADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA0_DMAADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA0_DMAADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7125</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>In Buffer DMA Mode:</csr:p>
         <csr:p></csr:p>
         <csr:p>[31:0]: DMA Address (DMAAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: X if not programmed as the register is in SPRAM.</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter-Gather DMA (DescDMA) Mode for Non-Isochronous:</csr:p>
         <csr:p></csr:p>
         <csr:p>[31:9]: DMA Address (DMAAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The start address must be 512-bytes aligned.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the start address of the 512 bytes page. The first descriptor in the list should be located in this address. The first descriptor may be or may not be ready. The core starts processing the list from the CTD value. </csr:p>
         <csr:p></csr:p>
         <csr:p>[8:3]: Current Transfer Desc(CTD)</csr:p>
         <csr:p></csr:p>
         <csr:p>This value is in terms of number of descriptors. The values can be from 0 to 63. </csr:p>
         <csr:p> - 0 -  1 descriptor. </csr:p>
         <csr:p> - 63 - 64 descriptors. </csr:p>
         <csr:p>This field indicates the current descriptor processed in the list. This field is updated both by application and the core. For example, if the application enables the channel after programming CTD=5, then the core will start processing the sixth descriptor. The address is obtained by adding a value of (8bytes*5=) 40(decimal) to DMAAddr.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: 6'h0</csr:p>
         <csr:p></csr:p>
         <csr:p>[2:0]: Reserved</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter-Gather DMA (DescDMA) Mode for Isochronous:</csr:p>
         <csr:p></csr:p>
         <csr:p>[31:N]: DMA Address (DMAAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The start address must be 512-bytes aligned.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the address of the 2*(nTD+1) bytes of locations in which the isochronous descriptors are present where N is based on nTD as follows:</csr:p>
         <csr:p> - [31:N]: Base Address</csr:p>
         <csr:p> - [N-1:3]: Offset</csr:p>
         <csr:p> - [2:0]: 000</csr:p>
         <csr:p>For HS ISOC, if nTD is,</csr:p>
         <csr:p> - 7, N=6</csr:p>
         <csr:p> - 15, N=7</csr:p>
         <csr:p> - 31, N=8</csr:p>
         <csr:p> - 63, N=9</csr:p>
         <csr:p> - 127, N=10</csr:p>
         <csr:p> - 255, N=11</csr:p>
         <csr:p>For FS ISOC, if nTD is, </csr:p>
         <csr:p> - 1, N=4</csr:p>
         <csr:p> - 3, N=5</csr:p>
         <csr:p> - 7, N=6</csr:p>
         <csr:p> - 15, N=7</csr:p>
         <csr:p> - 31, N=8</csr:p>
         <csr:p> - 63, N=9</csr:p>
         <csr:p>[N-1:3]: Current Transfer Desc(CTD)</csr:p>
         <csr:p></csr:p>
         <csr:p>CTD for isochronous is based on the current frame/(micro)frame value. Need to be set to zero by application.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: (N+1:3)'h0</csr:p>
         <csr:p></csr:p>
         <csr:p>[2:0]: Reserved</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCCHAR1</csr:referenceName>
       <csr:identifier>HCCHAR1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>7468</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x520</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCCHAR1</csr:typeName>
        <csr:description>
         <csr:p>Host Channel 1 Characteristics Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MPS</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_MPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_MPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_MPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_MPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_MPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_MPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_MPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_MPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7139</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Packet Size (MPS)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the maximum packet size of the associated endpoint.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPNum</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPNUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPNUM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPNUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPNUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPNUM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPNUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPNUM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPNUM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7216</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Number (EPNum)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the endpoint number on the device serving as the data source or sink.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ENDPT0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>End point 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>End point 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>End point 10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>End point 11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>End point 12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>End point 13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>End point 14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>End point 15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>End point 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>End point 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>End point 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>End point 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>End point 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>End point 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>End point 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>End point 9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDir</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPDIR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPDIR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPDIR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPDIR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPDIR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPDIR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPDIR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPDIR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7238</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Direction (EPDir)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates whether the transaction is IN or OUT.</csr:p>
         <csr:p> - 1'b0: OUT</csr:p>
         <csr:p> - 1'b1: IN</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>IN</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Direction</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>OUT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>OUT Direction</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LSpdDev</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_LSPDDEV_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_LSPDDEV_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_LSPDDEV_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_LSPDDEV_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_LSPDDEV_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_LSPDDEV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_LSPDDEV_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_LSPDDEV_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7269</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Low-Speed Device (LSpdDev)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is Set by the application to indicate that this channel is communicating to a low-speed device.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application must program this bit when a low speed device is connected to the host through an FS HUB. The DWC_otg Host core uses this field to drive the XCVR_SELECT signal to 2'b11 while communicating to the LS Device through the FS hub.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: In a peer to peer setup, the DWC_otg Host core ignores this bit even if it is set by the application software.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Communicating with low speed device</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Communicating with low speed device</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPType</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPTYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPTYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPTYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPTYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPTYPE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPTYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPTYPE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EPTYPE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7301</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Type (EPType)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the transfer type selected.</csr:p>
         <csr:p> - 2'b00: Control</csr:p>
         <csr:p> - 2'b01: Isochronous</csr:p>
         <csr:p> - 2'b10: Bulk</csr:p>
         <csr:p> - 2'b11: Interrupt</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BULK</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Bulk</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CTRL</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Control</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTERR</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ISOC</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Isochronous</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EC</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EC_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EC_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EC_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EC_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EC_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EC_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_EC_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7360</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Multi Count (MC) / Error Count (EC)</csr:p>
         <csr:p></csr:p>
         <csr:p>When the Split Enable bit of the Host Channel-n Split Control</csr:p>
         <csr:p>register (HCSPLTn.SpltEna) is reset (1'b0), this field indicates to</csr:p>
         <csr:p>the host the number of transactions that must be executed per</csr:p>
         <csr:p>microframe for this periodic endpoint. For non periodic transfers,</csr:p>
         <csr:p>this field is used only in DMA mode, and specifies the number</csr:p>
         <csr:p>packets to be fetched for this channel before the internal DMA</csr:p>
         <csr:p>engine changes arbitration.</csr:p>
         <csr:p> - 2'b00: Reserved This field yields undefined results.</csr:p>
         <csr:p> - 2'b01: 1 transaction</csr:p>
         <csr:p> - 2'b10: 2 transactions to be issued for this endpoint per microframe</csr:p>
         <csr:p> - 2'b11: 3 transactions to be issued for this endpoint per microframe</csr:p>
         <csr:p>When HCSPLTn.SpltEna is Set (1'b1), this field indicates the</csr:p>
         <csr:p>number of immediate retries to be performed for a periodic split</csr:p>
         <csr:p>transactions on transaction errors. This field must be Set to at</csr:p>
         <csr:p>least 2'b01.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Reserved. This field yields undefined result</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANSONE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>1 transaction</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANSTHREE</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>
3 transactions to be issued for this endpoint per microframe
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANSTWO</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>
2 transactions to be issued for this endpoint per microframe
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DevAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_DEVADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_DEVADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_DEVADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_DEVADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_DEVADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_DEVADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_DEVADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_DEVADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7371</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Device Address (DevAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field selects the specific device serving as the data source</csr:p>
         <csr:p>or sink.</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OddFrm</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_ODDFRM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_ODDFRM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_ODDFRM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_ODDFRM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_ODDFRM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_ODDFRM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_ODDFRM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_ODDFRM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7398</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Odd Frame (OddFrm)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is set (reset) by the application to indicate that the OTG host must perform </csr:p>
         <csr:p>a transfer in an odd (micro)Frame. This field is applicable for only periodic </csr:p>
         <csr:p>(isochronous and interrupt) transactions.</csr:p>
         <csr:p> - 1'b0: Even (micro)Frame</csr:p>
         <csr:p> - 1'b1: Odd (micro)Frame</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EFRAME</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Even Frame Transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>OFRAME</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Odd Frame Transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChDis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7424</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Disable (ChDis)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to stop transmitting/receiving data</csr:p>
         <csr:p>on a channel, even before the transfer for that channel is</csr:p>
         <csr:p>complete. The application must wait for the Channel Disabled</csr:p>
         <csr:p>interrupt before treating the channel as disabled.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Stop transmitting/receiving data on channel</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transmit/Recieve normal</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR1_CHENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7467</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Enable (ChEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>When Scatter/Gather mode is enabled </csr:p>
         <csr:p> - 1'b0: Indicates that the descriptor structure is not yet ready. </csr:p>
         <csr:p> - 1'b1:  Indicates  that  the  descriptor  structure  and  data  buffer  with data is setup and this channel can access the descriptor. </csr:p>
         <csr:p>When Scatter/Gather mode is disabled </csr:p>
         <csr:p></csr:p>
         <csr:p> This field is set by the application and cleared by the OTG host.  </csr:p>
         <csr:p> - 1'b0: Channel disabled  </csr:p>
         <csr:p> - 1'b1: Channel enabled</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
If Scatter/Gather mode is enabled, indicates that the descriptor structure is not yet ready. If Scatter/Gather mode is disabled, indicates that the channel is disabled.
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
If Scatter/Gather mode is enabled, indicates that the descriptor structure and data buffer with data is set up and this channel can access the descriptor. If Scatter/Gather mode is disabled, indicates that the channel is enabled.
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCSPLT1</csr:referenceName>
       <csr:identifier>HCSPLT1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>7584</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x524</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCSPLT1</csr:typeName>
        <csr:description>
         <csr:p>Host Channel 1 Split Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PrtAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_PRTADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_PRTADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_PRTADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_PRTADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_PRTADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_PRTADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_PRTADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_PRTADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7481</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Address (PrtAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is the port number of the recipient transaction translator.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HubAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_HUBADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_HUBADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_HUBADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_HUBADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_HUBADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_HUBADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_HUBADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_HUBADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7491</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Hub Address (HubAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the device address of the transaction translator's hub.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XactPos</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_XACTPOS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_XACTPOS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_XACTPOS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_XACTPOS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_XACTPOS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_XACTPOS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_XACTPOS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_XACTPOS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7541</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transaction Position (XactPos)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.</csr:p>
         <csr:p> - 2'b11: All. This is the entire data payload is of this transaction (which is less than or equal to 188 bytes).</csr:p>
         <csr:p> - 2'b10: Begin. This is the first data payload of this transaction (which is larger than 188 bytes).</csr:p>
         <csr:p> - 2'b00: Mid. This is the middle payload of this transaction (which is larger than 188 bytes).</csr:p>
         <csr:p> - 2'b01: End. This is the last payload of this transaction (which is larger than 188 bytes).</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ALL</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>
All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BEGIN</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>
Begin. This is the first data payload of this transaction (which is larger than 188 bytes)
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>END</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
End. This is the last payload of this transaction (which is larger than 188 bytes)
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MIDDLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
Mid. This is the middle payload of this transaction (which is larger than 188 bytes)
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CompSplt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_COMPSPLT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_COMPSPLT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_COMPSPLT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_COMPSPLT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_COMPSPLT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_COMPSPLT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_COMPSPLT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_COMPSPLT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7562</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Do Complete Split (CompSplt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this field to request the OTG host to perform a complete split transaction.</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOSPLIT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No complete split transaction</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SPLIT</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Complete Split transaction</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>30</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SpltEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_SPLTENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_SPLTENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_SPLTENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_SPLTENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_SPLTENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_SPLTENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_SPLTENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT1_SPLTENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7583</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Split Enable (SpltEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this field to indicate that this channel is enabled to perform split transactions.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Split not enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Split enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINT1</csr:referenceName>
       <csr:identifier>HCINT1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>7879</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x528</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCINT1</csr:typeName>
        <csr:description>
         <csr:p>"Host Channel $i Interrupt Register"</csr:p>
         <csr:p></csr:p>
         <csr:p>This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferCompl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XFERCOMPL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XFERCOMPL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XFERCOMPL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XFERCOMPL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XFERCOMPL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XFERCOMPL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XFERCOMPL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XFERCOMPL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7628</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Completed (XferCompl)</csr:p>
         <csr:p></csr:p>
         <csr:p>Transfer completed normally without any errors.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
         <csr:p> - For Scatter/Gather DMA mode, it indicates that current descriptor processing got completed with IOC bit set in its descriptor.</csr:p>
         <csr:p> - In non Scatter/Gather DMA mode, it indicates that Transfer completed normally without any errors.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer completed normally without any errors</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transfer in progress or No Active Transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChHltd</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_CHHLTD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_CHHLTD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_CHHLTD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_CHHLTD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_CHHLTD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_CHHLTD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_CHHLTD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_CHHLTD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7661</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Halted (ChHltd)</csr:p>
         <csr:p></csr:p>
         <csr:p>In non Scatter/Gather DMA mode, it indicates the transfer completed abnormally either because of any USB transaction error or in response to disable request by the application or because of a completed transfer.</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/gather DMA mode, this indicates that transfer completed due to any of the following</csr:p>
         <csr:p> - EOL being set in descriptor</csr:p>
         <csr:p> - AHB error</csr:p>
         <csr:p> - Excessive transaction errors</csr:p>
         <csr:p> - Babble</csr:p>
         <csr:p> - Stall</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel Halted</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel not halted</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_AHBERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_AHBERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_AHBERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_AHBERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_AHBERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_AHBERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_AHBERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_AHBERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7686</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>AHB Error (AHBErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This is generated only in Internal DMA mode when there is an AHB error during AHB read/write. The application can read the corresponding channel's DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB error during AHB read/write</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No AHB error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>STALL</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_STALL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_STALL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_STALL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_STALL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_STALL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_STALL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_STALL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_STALL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7709</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>STALL Response Received Interrupt (STALL)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Stall Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Stall Response Received Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7732</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Response Received Interrupt (NAK)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NAK Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NAK Response Received Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ACK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_ACK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_ACK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_ACK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_ACK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_ACK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_ACK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_ACK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_ACK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7755</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>ACK Response Received/Transmitted Interrupt (ACK)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>ACK Response Received or Transmitted Interrup</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No ACK Response Received or Transmitted Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NYET</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NYET_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NYET_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NYET_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NYET_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NYET_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NYET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NYET_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_NYET_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7778</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NYET Response Received Interrupt (NYET)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NYET Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NYET Response Received Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XactErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XACTERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XACTERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XACTERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XACTERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XACTERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XACTERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XACTERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_XACTERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7806</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transaction Error (XactErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates one of the following errors occurred on the USB.</csr:p>
         <csr:p> - CRC check failure</csr:p>
         <csr:p> - Timeout</csr:p>
         <csr:p> - Bit stuff error</csr:p>
         <csr:p> - False EOP</csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transaction Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Transaction Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BblErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_BBLERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_BBLERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_BBLERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_BBLERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_BBLERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_BBLERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_BBLERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_BBLERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7829</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Babble Error (BblErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core. This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Babble Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Babble Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FrmOvrun</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_FRMOVRUN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_FRMOVRUN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_FRMOVRUN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_FRMOVRUN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_FRMOVRUN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_FRMOVRUN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_FRMOVRUN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_FRMOVRUN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7854</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Frame Overrun (FrmOvrun).</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked </csr:p>
         <csr:p>in the core. This bit can be set only by the core and the application should write 1 to clear</csr:p>
         <csr:p>it.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Frame Overrun</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Frame Overrun</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DataTglErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_DATATGLERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_DATATGLERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_DATATGLERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_DATATGLERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_DATATGLERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_DATATGLERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_DATATGLERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT1_DATATGLERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7878</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data Toggle Error (DataTglErr).This bit can be set only by the core and the application should write 1 to clear</csr:p>
         <csr:p>it.In Scatter/Gather DMA mode, the interrupt due to this bit is masked </csr:p>
         <csr:p>in the core.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data Toggle Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Data Toggle Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINTMSK1</csr:referenceName>
       <csr:identifier>HCINTMSK1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>8139</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x52C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCINTMSK1</csr:typeName>
        <csr:description>
         <csr:p>"Host Channel $i Interrupt Mask Register"</csr:p>
         <csr:p></csr:p>
         <csr:p>This register reflects the mask for each channel status described in the previous section.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferComplMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XFERCOMPLMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XFERCOMPLMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XFERCOMPLMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XFERCOMPLMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XFERCOMPLMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XFERCOMPLMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XFERCOMPLMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XFERCOMPLMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7904</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Transfer Completed Mask (XferComplMsk)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transfer Completed Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Transfer Completed Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChHltdMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_CHHLTDMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_CHHLTDMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_CHHLTDMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_CHHLTDMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_CHHLTDMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_CHHLTDMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_CHHLTDMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_CHHLTDMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7923</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Channel Halted Mask (ChHltdMsk)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel Halted Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Channel Halted Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_AHBERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_AHBERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_AHBERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_AHBERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_AHBERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_AHBERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_AHBERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_AHBERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7946</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>AHB Error Mask (AHBErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>AHB Error Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No AHB Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>StallMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_STALLMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_STALLMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_STALLMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_STALLMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_STALLMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_STALLMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_STALLMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_STALLMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7970</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>STALL Response Received Interrupt Mask (StallMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask STALL Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No STALL Response Received Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NakMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NAKMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NAKMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NAKMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NAKMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NAKMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NAKMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NAKMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NAKMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>7994</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>NAK Response Received Interrupt Mask (NakMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask NAK Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No NAK Response Received Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AckMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_ACKMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_ACKMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_ACKMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_ACKMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_ACKMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_ACKMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_ACKMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_ACKMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8018</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>ACK Response Received/Transmitted Interrupt Mask (AckMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask ACK Response Received/Transmitted Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No ACK Response Received/Transmitted Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NyetMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NYETMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NYETMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NYETMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NYETMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NYETMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NYETMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NYETMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_NYETMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8042</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>NYET Response Received Interrupt Mask (NyetMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask NYET Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No NYET Response Received Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XactErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XACTERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XACTERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XACTERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XACTERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XACTERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XACTERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XACTERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_XACTERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8066</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Transaction Error Mask (XactErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Transaction Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Transaction Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BblErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_BBLERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_BBLERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_BBLERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_BBLERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_BBLERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_BBLERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_BBLERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_BBLERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8090</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Babble Error Mask (BblErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Babble Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Babble Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FrmOvrunMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_FRMOVRUNMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_FRMOVRUNMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_FRMOVRUNMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_FRMOVRUNMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_FRMOVRUNMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_FRMOVRUNMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_FRMOVRUNMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_FRMOVRUNMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8114</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Frame Overrun Mask (FrmOvrunMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Overrun Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Frame Overrun Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DataTglErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_DATATGLERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_DATATGLERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_DATATGLERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_DATATGLERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_DATATGLERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_DATATGLERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_DATATGLERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK1_DATATGLERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8138</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data Toggle Error Mask (DataTglErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Data Toggle Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Data Toggle Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCTSIZ1</csr:referenceName>
       <csr:identifier>HCTSIZ1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>8242</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x530</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCTSIZ1</csr:typeName>
        <csr:description>
         <csr:p>Host Channel 1 Transfer Size Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferSize</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_XFERSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_XFERSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_XFERSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_XFERSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_XFERSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_XFERSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_XFERSIZE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_XFERSIZE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8162</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Size (XferSize)</csr:p>
         <csr:p></csr:p>
         <csr:p>For an OUT, this field is the number of data bytes the host sends during the transfer.</csr:p>
         <csr:p></csr:p>
         <csr:p>For an IN, this field is the buffer size that the application has Reserved for the transfer. The application is expected to program this field as an integer multiple of the maximum packet size for IN transactions (periodic and non-periodic).</csr:p>
         <csr:p></csr:p>
         <csr:p>The width of this counter is specified as Width of Transfer Size Counters during coreConsultant configuration (parameter OTG_TRANS_COUNT_WIDTH).</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PKTCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PKTCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PKTCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PKTCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PKTCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PKTCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PKTCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PKTCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8182</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Count (PktCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is programmed by the application with the expected number of packets to be transmitted (OUT) or received (IN).</csr:p>
         <csr:p></csr:p>
         <csr:p>The host decrements this count on every successful transmission or reception of an OUT/IN packet. Once this count reaches zero, the application is interrupted to indicate normal completion.</csr:p>
         <csr:p></csr:p>
         <csr:p>The width of this counter is specified as Width of Packet Counters during coreConsultant configuration (parameter OTG_PACKET_COUNT_WIDTH).</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Pid</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_PID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8216</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>PID (Pid)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application programs this field with the type of PID to use for the initial transaction. The host maintains this field for the rest of the transfer.</csr:p>
         <csr:p> - 2'b00: DATA0</csr:p>
         <csr:p> - 2'b01: DATA2</csr:p>
         <csr:p> - 2'b10: DATA1</csr:p>
         <csr:p> - 2'b11: MDATA (non-control)/SETUP (control)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DATA0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA1</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>DATA1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DATA2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MDATA</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>MDATA (non-control)/SETUP (control)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DoPng</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_DOPNG_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_DOPNG_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_DOPNG_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_DOPNG_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_DOPNG_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_DOPNG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_DOPNG_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ1_DOPNG_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8241</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Do Ping (DoPng)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used only for OUT transfers.</csr:p>
         <csr:p>Setting this field to 1 directs the host to do PING protocol.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: Do not set this bit for IN transfers. If this bit is set for for IN transfers it disables the channel.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOPING</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No ping protocol</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PING</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Ping protocol</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCDMA1</csr:referenceName>
       <csr:identifier>HCDMA1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>8330</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x534</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCDMA1</csr:typeName>
        <csr:description>
         <csr:p>"Host Channel $i DMA Address Register"</csr:p>
         <csr:p></csr:p>
         <csr:p>This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMAAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA1_DMAADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA1_DMAADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA1_DMAADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA1_DMAADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA1_DMAADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA1_DMAADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA1_DMAADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA1_DMAADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8329</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>In Buffer DMA Mode:</csr:p>
         <csr:p></csr:p>
         <csr:p>[31:0]: DMA Address (DMAAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: X if not programmed as the register is in SPRAM.</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter-Gather DMA (DescDMA) Mode for Non-Isochronous:</csr:p>
         <csr:p></csr:p>
         <csr:p>[31:9]: DMA Address (DMAAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The start address must be 512-bytes aligned.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the start address of the 512 bytes page. The first descriptor in the list should be located in this address. The first descriptor may be or may not be ready. The core starts processing the list from the CTD value. </csr:p>
         <csr:p></csr:p>
         <csr:p>[8:3]: Current Transfer Desc(CTD)</csr:p>
         <csr:p></csr:p>
         <csr:p>This value is in terms of number of descriptors. The values can be from 0 to 63. </csr:p>
         <csr:p> - 0 -  1 descriptor. </csr:p>
         <csr:p> - 63 - 64 descriptors. </csr:p>
         <csr:p>This field indicates the current descriptor processed in the list. This field is updated both by application and the core. For example, if the application enables the channel after programming CTD=5, then the core will start processing the sixth descriptor. The address is obtained by adding a value of (8bytes*5=) 40(decimal) to DMAAddr.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: 6'h0</csr:p>
         <csr:p></csr:p>
         <csr:p>[2:0]: Reserved</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter-Gather DMA (DescDMA) Mode for Isochronous:</csr:p>
         <csr:p></csr:p>
         <csr:p>[31:N]: DMA Address (DMAAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The start address must be 512-bytes aligned.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the address of the 2*(nTD+1) bytes of locations in which the isochronous descriptors are present where N is based on nTD as follows:</csr:p>
         <csr:p> - [31:N]: Base Address</csr:p>
         <csr:p> - [N-1:3]: Offset</csr:p>
         <csr:p> - [2:0]: 000</csr:p>
         <csr:p>For HS ISOC, if nTD is,</csr:p>
         <csr:p> - 7, N=6</csr:p>
         <csr:p> - 15, N=7</csr:p>
         <csr:p> - 31, N=8</csr:p>
         <csr:p> - 63, N=9</csr:p>
         <csr:p> - 127, N=10</csr:p>
         <csr:p> - 255, N=11</csr:p>
         <csr:p>For FS ISOC, if nTD is, </csr:p>
         <csr:p> - 1, N=4</csr:p>
         <csr:p> - 3, N=5</csr:p>
         <csr:p> - 7, N=6</csr:p>
         <csr:p> - 15, N=7</csr:p>
         <csr:p> - 31, N=8</csr:p>
         <csr:p> - 63, N=9</csr:p>
         <csr:p>[N-1:3]: Current Transfer Desc(CTD)</csr:p>
         <csr:p></csr:p>
         <csr:p>CTD for isochronous is based on the current frame/(micro)frame value. Need to be set to zero by application.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: (N+1:3)'h0</csr:p>
         <csr:p></csr:p>
         <csr:p>[2:0]: Reserved</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCCHAR2</csr:referenceName>
       <csr:identifier>HCCHAR2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>8672</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x540</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCCHAR2</csr:typeName>
        <csr:description>
         <csr:p>Host Channel 2 Characteristics Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MPS</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_MPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_MPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_MPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_MPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_MPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_MPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_MPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_MPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8343</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Packet Size (MPS)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the maximum packet size of the associated endpoint.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPNum</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPNUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPNUM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPNUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPNUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPNUM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPNUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPNUM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPNUM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8420</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Number (EPNum)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the endpoint number on the device serving as the data source or sink.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ENDPT0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>End point 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>End point 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>End point 10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>End point 11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>End point 12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>End point 13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>End point 14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>End point 15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>End point 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>End point 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>End point 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>End point 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>End point 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>End point 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>End point 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>End point 9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDir</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPDIR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPDIR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPDIR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPDIR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPDIR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPDIR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPDIR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPDIR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8442</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Direction (EPDir)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates whether the transaction is IN or OUT.</csr:p>
         <csr:p> - 1'b0: OUT</csr:p>
         <csr:p> - 1'b1: IN</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>IN</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Direction</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>OUT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>OUT Direction</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LSpdDev</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_LSPDDEV_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_LSPDDEV_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_LSPDDEV_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_LSPDDEV_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_LSPDDEV_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_LSPDDEV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_LSPDDEV_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_LSPDDEV_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8473</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Low-Speed Device (LSpdDev)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is Set by the application to indicate that this channel is communicating to a low-speed device.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application must program this bit when a low speed device is connected to the host through an FS HUB. The DWC_otg Host core uses this field to drive the XCVR_SELECT signal to 2'b11 while communicating to the LS Device through the FS hub.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: In a peer to peer setup, the DWC_otg Host core ignores this bit even if it is set by the application software.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Communicating with low speed device</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Communicating with low speed device</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPType</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPTYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPTYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPTYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPTYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPTYPE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPTYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPTYPE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EPTYPE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8505</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Type (EPType)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the transfer type selected.</csr:p>
         <csr:p> - 2'b00: Control</csr:p>
         <csr:p> - 2'b01: Isochronous</csr:p>
         <csr:p> - 2'b10: Bulk</csr:p>
         <csr:p> - 2'b11: Interrupt</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BULK</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Bulk</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CTRL</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Control</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTERR</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ISOC</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Isochronous</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EC</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EC_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EC_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EC_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EC_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EC_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EC_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_EC_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8564</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Multi Count (MC) / Error Count (EC)</csr:p>
         <csr:p></csr:p>
         <csr:p>When the Split Enable bit of the Host Channel-n Split Control</csr:p>
         <csr:p>register (HCSPLTn.SpltEna) is reset (1'b0), this field indicates to</csr:p>
         <csr:p>the host the number of transactions that must be executed per</csr:p>
         <csr:p>microframe for this periodic endpoint. For non periodic transfers,</csr:p>
         <csr:p>this field is used only in DMA mode, and specifies the number</csr:p>
         <csr:p>packets to be fetched for this channel before the internal DMA</csr:p>
         <csr:p>engine changes arbitration.</csr:p>
         <csr:p> - 2'b00: Reserved This field yields undefined results.</csr:p>
         <csr:p> - 2'b01: 1 transaction</csr:p>
         <csr:p> - 2'b10: 2 transactions to be issued for this endpoint per microframe</csr:p>
         <csr:p> - 2'b11: 3 transactions to be issued for this endpoint per microframe</csr:p>
         <csr:p>When HCSPLTn.SpltEna is Set (1'b1), this field indicates the</csr:p>
         <csr:p>number of immediate retries to be performed for a periodic split</csr:p>
         <csr:p>transactions on transaction errors. This field must be Set to at</csr:p>
         <csr:p>least 2'b01.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Reserved. This field yields undefined result</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANSONE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>1 transaction</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANSTHREE</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>
3 transactions to be issued for this endpoint per microframe
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANSTWO</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>
2 transactions to be issued for this endpoint per microframe
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DevAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_DEVADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_DEVADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_DEVADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_DEVADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_DEVADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_DEVADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_DEVADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_DEVADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8575</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Device Address (DevAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field selects the specific device serving as the data source</csr:p>
         <csr:p>or sink.</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OddFrm</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_ODDFRM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_ODDFRM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_ODDFRM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_ODDFRM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_ODDFRM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_ODDFRM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_ODDFRM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_ODDFRM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8602</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Odd Frame (OddFrm)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is set (reset) by the application to indicate that the OTG host must perform </csr:p>
         <csr:p>a transfer in an odd (micro)Frame. This field is applicable for only periodic </csr:p>
         <csr:p>(isochronous and interrupt) transactions.</csr:p>
         <csr:p> - 1'b0: Even (micro)Frame</csr:p>
         <csr:p> - 1'b1: Odd (micro)Frame</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EFRAME</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Even Frame Transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>OFRAME</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Odd Frame Transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChDis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8628</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Disable (ChDis)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to stop transmitting/receiving data</csr:p>
         <csr:p>on a channel, even before the transfer for that channel is</csr:p>
         <csr:p>complete. The application must wait for the Channel Disabled</csr:p>
         <csr:p>interrupt before treating the channel as disabled.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Stop transmitting/receiving data on channel</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transmit/Recieve normal</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR2_CHENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8671</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Enable (ChEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>When Scatter/Gather mode is enabled </csr:p>
         <csr:p> - 1'b0: Indicates that the descriptor structure is not yet ready. </csr:p>
         <csr:p> - 1'b1:  Indicates  that  the  descriptor  structure  and  data  buffer  with data is setup and this channel can access the descriptor. </csr:p>
         <csr:p>When Scatter/Gather mode is disabled </csr:p>
         <csr:p></csr:p>
         <csr:p> This field is set by the application and cleared by the OTG host.  </csr:p>
         <csr:p> - 1'b0: Channel disabled  </csr:p>
         <csr:p> - 1'b1: Channel enabled</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
If Scatter/Gather mode is enabled, indicates that the descriptor structure is not yet ready. If Scatter/Gather mode is disabled, indicates that the channel is disabled.
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
If Scatter/Gather mode is enabled, indicates that the descriptor structure and data buffer with data is set up and this channel can access the descriptor. If Scatter/Gather mode is disabled, indicates that the channel is enabled.
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCSPLT2</csr:referenceName>
       <csr:identifier>HCSPLT2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>8788</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x544</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCSPLT2</csr:typeName>
        <csr:description>
         <csr:p>Host Channel 2 Split Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PrtAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_PRTADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_PRTADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_PRTADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_PRTADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_PRTADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_PRTADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_PRTADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_PRTADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8685</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Address (PrtAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is the port number of the recipient transaction translator.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HubAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_HUBADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_HUBADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_HUBADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_HUBADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_HUBADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_HUBADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_HUBADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_HUBADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8695</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Hub Address (HubAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the device address of the transaction translator's hub.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XactPos</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_XACTPOS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_XACTPOS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_XACTPOS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_XACTPOS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_XACTPOS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_XACTPOS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_XACTPOS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_XACTPOS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8745</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transaction Position (XactPos)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.</csr:p>
         <csr:p> - 2'b11: All. This is the entire data payload is of this transaction (which is less than or equal to 188 bytes).</csr:p>
         <csr:p> - 2'b10: Begin. This is the first data payload of this transaction (which is larger than 188 bytes).</csr:p>
         <csr:p> - 2'b00: Mid. This is the middle payload of this transaction (which is larger than 188 bytes).</csr:p>
         <csr:p> - 2'b01: End. This is the last payload of this transaction (which is larger than 188 bytes).</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ALL</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>
All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BEGIN</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>
Begin. This is the first data payload of this transaction (which is larger than 188 bytes)
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>END</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
End. This is the last payload of this transaction (which is larger than 188 bytes)
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MIDDLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
Mid. This is the middle payload of this transaction (which is larger than 188 bytes)
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CompSplt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_COMPSPLT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_COMPSPLT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_COMPSPLT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_COMPSPLT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_COMPSPLT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_COMPSPLT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_COMPSPLT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_COMPSPLT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8766</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Do Complete Split (CompSplt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this field to request the OTG host to perform a complete split transaction.</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOSPLIT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No complete split transaction</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SPLIT</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Complete Split transaction</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>30</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SpltEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_SPLTENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_SPLTENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_SPLTENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_SPLTENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_SPLTENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_SPLTENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_SPLTENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT2_SPLTENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8787</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Split Enable (SpltEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this field to indicate that this channel is enabled to perform split transactions.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Split not enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Split enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINT2</csr:referenceName>
       <csr:identifier>HCINT2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>9083</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x548</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCINT2</csr:typeName>
        <csr:description>
         <csr:p>"Host Channel $i Interrupt Register"</csr:p>
         <csr:p></csr:p>
         <csr:p>This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferCompl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XFERCOMPL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XFERCOMPL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XFERCOMPL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XFERCOMPL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XFERCOMPL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XFERCOMPL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XFERCOMPL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XFERCOMPL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8832</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Completed (XferCompl)</csr:p>
         <csr:p></csr:p>
         <csr:p>Transfer completed normally without any errors.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
         <csr:p> - For Scatter/Gather DMA mode, it indicates that current descriptor processing got completed with IOC bit set in its descriptor.</csr:p>
         <csr:p> - In non Scatter/Gather DMA mode, it indicates that Transfer completed normally without any errors.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer completed normally without any errors</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transfer in progress or No Active Transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChHltd</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_CHHLTD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_CHHLTD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_CHHLTD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_CHHLTD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_CHHLTD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_CHHLTD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_CHHLTD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_CHHLTD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8865</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Halted (ChHltd)</csr:p>
         <csr:p></csr:p>
         <csr:p>In non Scatter/Gather DMA mode, it indicates the transfer completed abnormally either because of any USB transaction error or in response to disable request by the application or because of a completed transfer.</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/gather DMA mode, this indicates that transfer completed due to any of the following</csr:p>
         <csr:p> - EOL being set in descriptor</csr:p>
         <csr:p> - AHB error</csr:p>
         <csr:p> - Excessive transaction errors</csr:p>
         <csr:p> - Babble</csr:p>
         <csr:p> - Stall</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel Halted</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel not halted</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_AHBERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_AHBERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_AHBERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_AHBERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_AHBERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_AHBERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_AHBERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_AHBERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8890</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>AHB Error (AHBErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This is generated only in Internal DMA mode when there is an AHB error during AHB read/write. The application can read the corresponding channel's DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB error during AHB read/write</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No AHB error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>STALL</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_STALL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_STALL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_STALL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_STALL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_STALL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_STALL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_STALL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_STALL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8913</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>STALL Response Received Interrupt (STALL)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Stall Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Stall Response Received Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8936</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Response Received Interrupt (NAK)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NAK Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NAK Response Received Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ACK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_ACK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_ACK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_ACK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_ACK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_ACK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_ACK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_ACK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_ACK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8959</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>ACK Response Received/Transmitted Interrupt (ACK)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>ACK Response Received or Transmitted Interrup</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No ACK Response Received or Transmitted Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NYET</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NYET_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NYET_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NYET_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NYET_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NYET_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NYET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NYET_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_NYET_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>8982</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NYET Response Received Interrupt (NYET)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NYET Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NYET Response Received Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XactErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XACTERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XACTERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XACTERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XACTERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XACTERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XACTERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XACTERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_XACTERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9010</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transaction Error (XactErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates one of the following errors occurred on the USB.</csr:p>
         <csr:p> - CRC check failure</csr:p>
         <csr:p> - Timeout</csr:p>
         <csr:p> - Bit stuff error</csr:p>
         <csr:p> - False EOP</csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transaction Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Transaction Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BblErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_BBLERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_BBLERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_BBLERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_BBLERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_BBLERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_BBLERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_BBLERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_BBLERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9033</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Babble Error (BblErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core. This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Babble Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Babble Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FrmOvrun</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_FRMOVRUN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_FRMOVRUN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_FRMOVRUN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_FRMOVRUN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_FRMOVRUN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_FRMOVRUN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_FRMOVRUN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_FRMOVRUN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9058</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Frame Overrun (FrmOvrun).</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked </csr:p>
         <csr:p>in the core. This bit can be set only by the core and the application should write 1 to clear</csr:p>
         <csr:p>it.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Frame Overrun</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Frame Overrun</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DataTglErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_DATATGLERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_DATATGLERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_DATATGLERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_DATATGLERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_DATATGLERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_DATATGLERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_DATATGLERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT2_DATATGLERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9082</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data Toggle Error (DataTglErr).This bit can be set only by the core and the application should write 1 to clear</csr:p>
         <csr:p>it.In Scatter/Gather DMA mode, the interrupt due to this bit is masked </csr:p>
         <csr:p>in the core.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data Toggle Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Data Toggle Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINTMSK2</csr:referenceName>
       <csr:identifier>HCINTMSK2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>9343</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x54C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCINTMSK2</csr:typeName>
        <csr:description>
         <csr:p>"Host Channel $i Interrupt Mask Register"</csr:p>
         <csr:p></csr:p>
         <csr:p>This register reflects the mask for each channel status described in the previous section.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferComplMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XFERCOMPLMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XFERCOMPLMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XFERCOMPLMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XFERCOMPLMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XFERCOMPLMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XFERCOMPLMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XFERCOMPLMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XFERCOMPLMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9108</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Transfer Completed Mask (XferComplMsk)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transfer Completed Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Transfer Completed Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChHltdMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_CHHLTDMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_CHHLTDMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_CHHLTDMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_CHHLTDMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_CHHLTDMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_CHHLTDMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_CHHLTDMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_CHHLTDMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9127</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Channel Halted Mask (ChHltdMsk)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel Halted Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Channel Halted Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_AHBERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_AHBERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_AHBERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_AHBERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_AHBERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_AHBERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_AHBERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_AHBERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9150</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>AHB Error Mask (AHBErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>AHB Error Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No AHB Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>StallMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_STALLMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_STALLMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_STALLMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_STALLMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_STALLMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_STALLMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_STALLMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_STALLMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9174</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>STALL Response Received Interrupt Mask (StallMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask STALL Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No STALL Response Received Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NakMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NAKMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NAKMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NAKMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NAKMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NAKMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NAKMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NAKMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NAKMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9198</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>NAK Response Received Interrupt Mask (NakMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask NAK Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No NAK Response Received Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AckMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_ACKMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_ACKMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_ACKMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_ACKMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_ACKMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_ACKMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_ACKMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_ACKMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9222</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>ACK Response Received/Transmitted Interrupt Mask (AckMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask ACK Response Received/Transmitted Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No ACK Response Received/Transmitted Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NyetMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NYETMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NYETMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NYETMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NYETMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NYETMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NYETMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NYETMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_NYETMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9246</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>NYET Response Received Interrupt Mask (NyetMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask NYET Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No NYET Response Received Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XactErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XACTERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XACTERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XACTERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XACTERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XACTERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XACTERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XACTERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_XACTERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9270</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Transaction Error Mask (XactErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Transaction Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Transaction Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BblErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_BBLERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_BBLERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_BBLERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_BBLERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_BBLERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_BBLERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_BBLERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_BBLERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9294</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Babble Error Mask (BblErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Babble Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Babble Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FrmOvrunMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_FRMOVRUNMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_FRMOVRUNMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_FRMOVRUNMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_FRMOVRUNMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_FRMOVRUNMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_FRMOVRUNMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_FRMOVRUNMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_FRMOVRUNMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9318</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Frame Overrun Mask (FrmOvrunMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Overrun Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Frame Overrun Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DataTglErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_DATATGLERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_DATATGLERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_DATATGLERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_DATATGLERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_DATATGLERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_DATATGLERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_DATATGLERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK2_DATATGLERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9342</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data Toggle Error Mask (DataTglErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Data Toggle Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Data Toggle Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCTSIZ2</csr:referenceName>
       <csr:identifier>HCTSIZ2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>9446</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x550</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCTSIZ2</csr:typeName>
        <csr:description>
         <csr:p>Host Channel 2 Transfer Size Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferSize</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_XFERSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_XFERSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_XFERSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_XFERSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_XFERSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_XFERSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_XFERSIZE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_XFERSIZE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9366</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Size (XferSize)</csr:p>
         <csr:p></csr:p>
         <csr:p>For an OUT, this field is the number of data bytes the host sends during the transfer.</csr:p>
         <csr:p></csr:p>
         <csr:p>For an IN, this field is the buffer size that the application has Reserved for the transfer. The application is expected to program this field as an integer multiple of the maximum packet size for IN transactions (periodic and non-periodic).</csr:p>
         <csr:p></csr:p>
         <csr:p>The width of this counter is specified as Width of Transfer Size Counters during coreConsultant configuration (parameter OTG_TRANS_COUNT_WIDTH).</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PKTCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PKTCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PKTCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PKTCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PKTCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PKTCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PKTCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PKTCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9386</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Count (PktCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is programmed by the application with the expected number of packets to be transmitted (OUT) or received (IN).</csr:p>
         <csr:p></csr:p>
         <csr:p>The host decrements this count on every successful transmission or reception of an OUT/IN packet. Once this count reaches zero, the application is interrupted to indicate normal completion.</csr:p>
         <csr:p></csr:p>
         <csr:p>The width of this counter is specified as Width of Packet Counters during coreConsultant configuration (parameter OTG_PACKET_COUNT_WIDTH).</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Pid</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_PID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9420</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>PID (Pid)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application programs this field with the type of PID to use for the initial transaction. The host maintains this field for the rest of the transfer.</csr:p>
         <csr:p> - 2'b00: DATA0</csr:p>
         <csr:p> - 2'b01: DATA2</csr:p>
         <csr:p> - 2'b10: DATA1</csr:p>
         <csr:p> - 2'b11: MDATA (non-control)/SETUP (control)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DATA0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA1</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>DATA1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DATA2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MDATA</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>MDATA (non-control)/SETUP (control)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DoPng</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_DOPNG_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_DOPNG_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_DOPNG_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_DOPNG_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_DOPNG_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_DOPNG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_DOPNG_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ2_DOPNG_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9445</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Do Ping (DoPng)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used only for OUT transfers.</csr:p>
         <csr:p>Setting this field to 1 directs the host to do PING protocol.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: Do not set this bit for IN transfers. If this bit is set for for IN transfers it disables the channel.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOPING</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No ping protocol</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PING</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Ping protocol</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCDMA2</csr:referenceName>
       <csr:identifier>HCDMA2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>9534</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x554</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCDMA2</csr:typeName>
        <csr:description>
         <csr:p>"Host Channel $i DMA Address Register"</csr:p>
         <csr:p></csr:p>
         <csr:p>This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMAAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA2_DMAADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA2_DMAADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA2_DMAADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA2_DMAADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA2_DMAADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA2_DMAADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA2_DMAADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA2_DMAADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9533</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>In Buffer DMA Mode:</csr:p>
         <csr:p></csr:p>
         <csr:p>[31:0]: DMA Address (DMAAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: X if not programmed as the register is in SPRAM.</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter-Gather DMA (DescDMA) Mode for Non-Isochronous:</csr:p>
         <csr:p></csr:p>
         <csr:p>[31:9]: DMA Address (DMAAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The start address must be 512-bytes aligned.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the start address of the 512 bytes page. The first descriptor in the list should be located in this address. The first descriptor may be or may not be ready. The core starts processing the list from the CTD value. </csr:p>
         <csr:p></csr:p>
         <csr:p>[8:3]: Current Transfer Desc(CTD)</csr:p>
         <csr:p></csr:p>
         <csr:p>This value is in terms of number of descriptors. The values can be from 0 to 63. </csr:p>
         <csr:p> - 0 -  1 descriptor. </csr:p>
         <csr:p> - 63 - 64 descriptors. </csr:p>
         <csr:p>This field indicates the current descriptor processed in the list. This field is updated both by application and the core. For example, if the application enables the channel after programming CTD=5, then the core will start processing the sixth descriptor. The address is obtained by adding a value of (8bytes*5=) 40(decimal) to DMAAddr.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: 6'h0</csr:p>
         <csr:p></csr:p>
         <csr:p>[2:0]: Reserved</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter-Gather DMA (DescDMA) Mode for Isochronous:</csr:p>
         <csr:p></csr:p>
         <csr:p>[31:N]: DMA Address (DMAAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The start address must be 512-bytes aligned.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the address of the 2*(nTD+1) bytes of locations in which the isochronous descriptors are present where N is based on nTD as follows:</csr:p>
         <csr:p> - [31:N]: Base Address</csr:p>
         <csr:p> - [N-1:3]: Offset</csr:p>
         <csr:p> - [2:0]: 000</csr:p>
         <csr:p>For HS ISOC, if nTD is,</csr:p>
         <csr:p> - 7, N=6</csr:p>
         <csr:p> - 15, N=7</csr:p>
         <csr:p> - 31, N=8</csr:p>
         <csr:p> - 63, N=9</csr:p>
         <csr:p> - 127, N=10</csr:p>
         <csr:p> - 255, N=11</csr:p>
         <csr:p>For FS ISOC, if nTD is, </csr:p>
         <csr:p> - 1, N=4</csr:p>
         <csr:p> - 3, N=5</csr:p>
         <csr:p> - 7, N=6</csr:p>
         <csr:p> - 15, N=7</csr:p>
         <csr:p> - 31, N=8</csr:p>
         <csr:p> - 63, N=9</csr:p>
         <csr:p>[N-1:3]: Current Transfer Desc(CTD)</csr:p>
         <csr:p></csr:p>
         <csr:p>CTD for isochronous is based on the current frame/(micro)frame value. Need to be set to zero by application.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: (N+1:3)'h0</csr:p>
         <csr:p></csr:p>
         <csr:p>[2:0]: Reserved</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCCHAR3</csr:referenceName>
       <csr:identifier>HCCHAR3</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>9876</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x560</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCCHAR3</csr:typeName>
        <csr:description>
         <csr:p>Host Channel 3 Characteristics Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MPS</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_MPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_MPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_MPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_MPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_MPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_MPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_MPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_MPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9547</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Packet Size (MPS)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the maximum packet size of the associated endpoint.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPNum</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPNUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPNUM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPNUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPNUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPNUM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPNUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPNUM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPNUM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9624</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Number (EPNum)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the endpoint number on the device serving as the data source or sink.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ENDPT0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>End point 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>End point 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>End point 10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>End point 11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>End point 12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>End point 13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>End point 14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>End point 15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>End point 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>End point 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>End point 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>End point 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>End point 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>End point 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>End point 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENDPT9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>End point 9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDir</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPDIR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPDIR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPDIR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPDIR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPDIR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPDIR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPDIR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPDIR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9646</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Direction (EPDir)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates whether the transaction is IN or OUT.</csr:p>
         <csr:p> - 1'b0: OUT</csr:p>
         <csr:p> - 1'b1: IN</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>IN</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Direction</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>OUT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>OUT Direction</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LSpdDev</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_LSPDDEV_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_LSPDDEV_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_LSPDDEV_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_LSPDDEV_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_LSPDDEV_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_LSPDDEV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_LSPDDEV_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_LSPDDEV_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9677</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Low-Speed Device (LSpdDev)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is Set by the application to indicate that this channel is communicating to a low-speed device.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application must program this bit when a low speed device is connected to the host through an FS HUB. The DWC_otg Host core uses this field to drive the XCVR_SELECT signal to 2'b11 while communicating to the LS Device through the FS hub.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: In a peer to peer setup, the DWC_otg Host core ignores this bit even if it is set by the application software.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Communicating with low speed device</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Communicating with low speed device</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPType</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPTYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPTYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPTYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPTYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPTYPE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPTYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPTYPE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EPTYPE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9709</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Type (EPType)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the transfer type selected.</csr:p>
         <csr:p> - 2'b00: Control</csr:p>
         <csr:p> - 2'b01: Isochronous</csr:p>
         <csr:p> - 2'b10: Bulk</csr:p>
         <csr:p> - 2'b11: Interrupt</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BULK</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Bulk</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CTRL</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Control</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTERR</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ISOC</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Isochronous</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EC</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EC_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EC_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EC_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EC_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EC_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EC_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_EC_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9768</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Multi Count (MC) / Error Count (EC)</csr:p>
         <csr:p></csr:p>
         <csr:p>When the Split Enable bit of the Host Channel-n Split Control</csr:p>
         <csr:p>register (HCSPLTn.SpltEna) is reset (1'b0), this field indicates to</csr:p>
         <csr:p>the host the number of transactions that must be executed per</csr:p>
         <csr:p>microframe for this periodic endpoint. For non periodic transfers,</csr:p>
         <csr:p>this field is used only in DMA mode, and specifies the number</csr:p>
         <csr:p>packets to be fetched for this channel before the internal DMA</csr:p>
         <csr:p>engine changes arbitration.</csr:p>
         <csr:p> - 2'b00: Reserved This field yields undefined results.</csr:p>
         <csr:p> - 2'b01: 1 transaction</csr:p>
         <csr:p> - 2'b10: 2 transactions to be issued for this endpoint per microframe</csr:p>
         <csr:p> - 2'b11: 3 transactions to be issued for this endpoint per microframe</csr:p>
         <csr:p>When HCSPLTn.SpltEna is Set (1'b1), this field indicates the</csr:p>
         <csr:p>number of immediate retries to be performed for a periodic split</csr:p>
         <csr:p>transactions on transaction errors. This field must be Set to at</csr:p>
         <csr:p>least 2'b01.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Reserved. This field yields undefined result</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANSONE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>1 transaction</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANSTHREE</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>
3 transactions to be issued for this endpoint per microframe
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRANSTWO</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>
2 transactions to be issued for this endpoint per microframe
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DevAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_DEVADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_DEVADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_DEVADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_DEVADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_DEVADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_DEVADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_DEVADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_DEVADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9779</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Device Address (DevAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field selects the specific device serving as the data source</csr:p>
         <csr:p>or sink.</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OddFrm</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_ODDFRM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_ODDFRM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_ODDFRM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_ODDFRM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_ODDFRM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_ODDFRM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_ODDFRM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_ODDFRM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9806</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Odd Frame (OddFrm)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is set (reset) by the application to indicate that the OTG host must perform </csr:p>
         <csr:p>a transfer in an odd (micro)Frame. This field is applicable for only periodic </csr:p>
         <csr:p>(isochronous and interrupt) transactions.</csr:p>
         <csr:p> - 1'b0: Even (micro)Frame</csr:p>
         <csr:p> - 1'b1: Odd (micro)Frame</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EFRAME</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Even Frame Transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>OFRAME</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Odd Frame Transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChDis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9832</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Disable (ChDis)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to stop transmitting/receiving data</csr:p>
         <csr:p>on a channel, even before the transfer for that channel is</csr:p>
         <csr:p>complete. The application must wait for the Channel Disabled</csr:p>
         <csr:p>interrupt before treating the channel as disabled.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Stop transmitting/receiving data on channel</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transmit/Recieve normal</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCCHAR3_CHENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9875</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Enable (ChEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>When Scatter/Gather mode is enabled </csr:p>
         <csr:p> - 1'b0: Indicates that the descriptor structure is not yet ready. </csr:p>
         <csr:p> - 1'b1:  Indicates  that  the  descriptor  structure  and  data  buffer  with data is setup and this channel can access the descriptor. </csr:p>
         <csr:p>When Scatter/Gather mode is disabled </csr:p>
         <csr:p></csr:p>
         <csr:p> This field is set by the application and cleared by the OTG host.  </csr:p>
         <csr:p> - 1'b0: Channel disabled  </csr:p>
         <csr:p> - 1'b1: Channel enabled</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
If Scatter/Gather mode is enabled, indicates that the descriptor structure is not yet ready. If Scatter/Gather mode is disabled, indicates that the channel is disabled.
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
If Scatter/Gather mode is enabled, indicates that the descriptor structure and data buffer with data is set up and this channel can access the descriptor. If Scatter/Gather mode is disabled, indicates that the channel is enabled.
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCSPLT3</csr:referenceName>
       <csr:identifier>HCSPLT3</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>9992</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x564</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCSPLT3</csr:typeName>
        <csr:description>
         <csr:p>Host Channel 3 Split Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PrtAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_PRTADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_PRTADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_PRTADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_PRTADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_PRTADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_PRTADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_PRTADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_PRTADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9889</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Port Address (PrtAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is the port number of the recipient transaction translator.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HubAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_HUBADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_HUBADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_HUBADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_HUBADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_HUBADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_HUBADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_HUBADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_HUBADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9899</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Hub Address (HubAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the device address of the transaction translator's hub.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XactPos</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_XACTPOS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_XACTPOS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_XACTPOS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_XACTPOS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_XACTPOS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_XACTPOS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_XACTPOS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_XACTPOS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9949</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transaction Position (XactPos)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.</csr:p>
         <csr:p> - 2'b11: All. This is the entire data payload is of this transaction (which is less than or equal to 188 bytes).</csr:p>
         <csr:p> - 2'b10: Begin. This is the first data payload of this transaction (which is larger than 188 bytes).</csr:p>
         <csr:p> - 2'b00: Mid. This is the middle payload of this transaction (which is larger than 188 bytes).</csr:p>
         <csr:p> - 2'b01: End. This is the last payload of this transaction (which is larger than 188 bytes).</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ALL</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>
All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BEGIN</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>
Begin. This is the first data payload of this transaction (which is larger than 188 bytes)
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>END</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
End. This is the last payload of this transaction (which is larger than 188 bytes)
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MIDDLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
Mid. This is the middle payload of this transaction (which is larger than 188 bytes)
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CompSplt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_COMPSPLT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_COMPSPLT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_COMPSPLT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_COMPSPLT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_COMPSPLT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_COMPSPLT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_COMPSPLT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_COMPSPLT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9970</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Do Complete Split (CompSplt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this field to request the OTG host to perform a complete split transaction.</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOSPLIT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No complete split transaction</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SPLIT</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Complete Split transaction</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>30</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SpltEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_SPLTENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_SPLTENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_SPLTENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_SPLTENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_SPLTENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_SPLTENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_SPLTENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCSPLT3_SPLTENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>9991</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Split Enable (SpltEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this field to indicate that this channel is enabled to perform split transactions.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Split not enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Split enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINT3</csr:referenceName>
       <csr:identifier>HCINT3</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>10287</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x568</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCINT3</csr:typeName>
        <csr:description>
         <csr:p>"Host Channel $i Interrupt Register"</csr:p>
         <csr:p></csr:p>
         <csr:p>This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferCompl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XFERCOMPL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XFERCOMPL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XFERCOMPL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XFERCOMPL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XFERCOMPL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XFERCOMPL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XFERCOMPL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XFERCOMPL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10036</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Completed (XferCompl)</csr:p>
         <csr:p></csr:p>
         <csr:p>Transfer completed normally without any errors.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
         <csr:p> - For Scatter/Gather DMA mode, it indicates that current descriptor processing got completed with IOC bit set in its descriptor.</csr:p>
         <csr:p> - In non Scatter/Gather DMA mode, it indicates that Transfer completed normally without any errors.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer completed normally without any errors</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transfer in progress or No Active Transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChHltd</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_CHHLTD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_CHHLTD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_CHHLTD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_CHHLTD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_CHHLTD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_CHHLTD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_CHHLTD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_CHHLTD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10069</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Channel Halted (ChHltd)</csr:p>
         <csr:p></csr:p>
         <csr:p>In non Scatter/Gather DMA mode, it indicates the transfer completed abnormally either because of any USB transaction error or in response to disable request by the application or because of a completed transfer.</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/gather DMA mode, this indicates that transfer completed due to any of the following</csr:p>
         <csr:p> - EOL being set in descriptor</csr:p>
         <csr:p> - AHB error</csr:p>
         <csr:p> - Excessive transaction errors</csr:p>
         <csr:p> - Babble</csr:p>
         <csr:p> - Stall</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Channel Halted</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel not halted</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_AHBERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_AHBERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_AHBERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_AHBERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_AHBERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_AHBERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_AHBERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_AHBERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10094</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>AHB Error (AHBErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This is generated only in Internal DMA mode when there is an AHB error during AHB read/write. The application can read the corresponding channel's DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB error during AHB read/write</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No AHB error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>STALL</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_STALL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_STALL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_STALL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_STALL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_STALL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_STALL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_STALL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_STALL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10117</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>STALL Response Received Interrupt (STALL)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Stall Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Stall Response Received Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10140</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Response Received Interrupt (NAK)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NAK Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NAK Response Received Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ACK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_ACK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_ACK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_ACK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_ACK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_ACK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_ACK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_ACK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_ACK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10163</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>ACK Response Received/Transmitted Interrupt (ACK)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>ACK Response Received or Transmitted Interrup</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No ACK Response Received or Transmitted Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NYET</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NYET_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NYET_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NYET_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NYET_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NYET_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NYET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NYET_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_NYET_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10186</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NYET Response Received Interrupt (NYET)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NYET Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NYET Response Received Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XactErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XACTERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XACTERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XACTERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XACTERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XACTERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XACTERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XACTERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_XACTERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10214</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transaction Error (XactErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates one of the following errors occurred on the USB.</csr:p>
         <csr:p> - CRC check failure</csr:p>
         <csr:p> - Timeout</csr:p>
         <csr:p> - Bit stuff error</csr:p>
         <csr:p> - False EOP</csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transaction Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Transaction Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BblErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_BBLERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_BBLERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_BBLERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_BBLERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_BBLERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_BBLERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_BBLERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_BBLERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10237</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Babble Error (BblErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core. This bit can be set only by the core and the application should write 1 to clear it.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Babble Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Babble Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FrmOvrun</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_FRMOVRUN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_FRMOVRUN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_FRMOVRUN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_FRMOVRUN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_FRMOVRUN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_FRMOVRUN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_FRMOVRUN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_FRMOVRUN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10262</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Frame Overrun (FrmOvrun).</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked </csr:p>
         <csr:p>in the core. This bit can be set only by the core and the application should write 1 to clear</csr:p>
         <csr:p>it.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Frame Overrun</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Frame Overrun</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DataTglErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_DATATGLERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_DATATGLERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_DATATGLERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_DATATGLERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_DATATGLERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_DATATGLERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_DATATGLERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINT3_DATATGLERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10286</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data Toggle Error (DataTglErr).This bit can be set only by the core and the application should write 1 to clear</csr:p>
         <csr:p>it.In Scatter/Gather DMA mode, the interrupt due to this bit is masked </csr:p>
         <csr:p>in the core.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data Toggle Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Data Toggle Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCINTMSK3</csr:referenceName>
       <csr:identifier>HCINTMSK3</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>10547</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x56C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCINTMSK3</csr:typeName>
        <csr:description>
         <csr:p>"Host Channel $i Interrupt Mask Register"</csr:p>
         <csr:p></csr:p>
         <csr:p>This register reflects the mask for each channel status described in the previous section.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferComplMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XFERCOMPLMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XFERCOMPLMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XFERCOMPLMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XFERCOMPLMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XFERCOMPLMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XFERCOMPLMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XFERCOMPLMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XFERCOMPLMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10312</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Transfer Completed Mask (XferComplMsk)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transfer Completed Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Transfer Completed Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ChHltdMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_CHHLTDMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_CHHLTDMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_CHHLTDMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_CHHLTDMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_CHHLTDMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_CHHLTDMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_CHHLTDMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_CHHLTDMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10331</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Channel Halted Mask (ChHltdMsk)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Channel Halted Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Channel Halted Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_AHBERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_AHBERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_AHBERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_AHBERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_AHBERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_AHBERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_AHBERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_AHBERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10354</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>AHB Error Mask (AHBErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>AHB Error Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No AHB Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>StallMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_STALLMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_STALLMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_STALLMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_STALLMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_STALLMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_STALLMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_STALLMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_STALLMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10378</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>STALL Response Received Interrupt Mask (StallMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask STALL Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No STALL Response Received Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NakMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NAKMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NAKMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NAKMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NAKMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NAKMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NAKMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NAKMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NAKMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10402</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>NAK Response Received Interrupt Mask (NakMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask NAK Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No NAK Response Received Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AckMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_ACKMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_ACKMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_ACKMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_ACKMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_ACKMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_ACKMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_ACKMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_ACKMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10426</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>ACK Response Received/Transmitted Interrupt Mask (AckMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask ACK Response Received/Transmitted Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No ACK Response Received/Transmitted Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NyetMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NYETMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NYETMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NYETMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NYETMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NYETMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NYETMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NYETMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_NYETMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10450</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>NYET Response Received Interrupt Mask (NyetMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask NYET Response Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No NYET Response Received Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XactErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XACTERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XACTERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XACTERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XACTERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XACTERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XACTERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XACTERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_XACTERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10474</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Transaction Error Mask (XactErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Transaction Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Transaction Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BblErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_BBLERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_BBLERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_BBLERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_BBLERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_BBLERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_BBLERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_BBLERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_BBLERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10498</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Babble Error Mask (BblErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Babble Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Babble Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FrmOvrunMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_FRMOVRUNMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_FRMOVRUNMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_FRMOVRUNMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_FRMOVRUNMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_FRMOVRUNMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_FRMOVRUNMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_FRMOVRUNMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_FRMOVRUNMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10522</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Frame Overrun Mask (FrmOvrunMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Overrun Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Frame Overrun Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DataTglErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_DATATGLERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_DATATGLERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_DATATGLERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_DATATGLERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_DATATGLERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_DATATGLERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_DATATGLERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCINTMSK3_DATATGLERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10546</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data Toggle Error Mask (DataTglErrMsk)</csr:p>
         <csr:p>In  scatter/gather  DMA  mode  for  host, </csr:p>
         <csr:p>interrupts will not be generated due to the corresponding bits set in </csr:p>
         <csr:p>HCINTn. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Data Toggle Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Data Toggle Error Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCTSIZ3</csr:referenceName>
       <csr:identifier>HCTSIZ3</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>10650</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x570</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCTSIZ3</csr:typeName>
        <csr:description>
         <csr:p>Host Channel 3 Transfer Size Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferSize</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_XFERSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_XFERSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_XFERSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_XFERSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_XFERSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_XFERSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_XFERSIZE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_XFERSIZE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10570</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Size (XferSize)</csr:p>
         <csr:p></csr:p>
         <csr:p>For an OUT, this field is the number of data bytes the host sends during the transfer.</csr:p>
         <csr:p></csr:p>
         <csr:p>For an IN, this field is the buffer size that the application has Reserved for the transfer. The application is expected to program this field as an integer multiple of the maximum packet size for IN transactions (periodic and non-periodic).</csr:p>
         <csr:p></csr:p>
         <csr:p>The width of this counter is specified as Width of Transfer Size Counters during coreConsultant configuration (parameter OTG_TRANS_COUNT_WIDTH).</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PKTCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PKTCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PKTCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PKTCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PKTCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PKTCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PKTCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PKTCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10590</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Count (PktCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is programmed by the application with the expected number of packets to be transmitted (OUT) or received (IN).</csr:p>
         <csr:p></csr:p>
         <csr:p>The host decrements this count on every successful transmission or reception of an OUT/IN packet. Once this count reaches zero, the application is interrupted to indicate normal completion.</csr:p>
         <csr:p></csr:p>
         <csr:p>The width of this counter is specified as Width of Packet Counters during coreConsultant configuration (parameter OTG_PACKET_COUNT_WIDTH).</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Pid</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_PID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10624</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>PID (Pid)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application programs this field with the type of PID to use for the initial transaction. The host maintains this field for the rest of the transfer.</csr:p>
         <csr:p> - 2'b00: DATA0</csr:p>
         <csr:p> - 2'b01: DATA2</csr:p>
         <csr:p> - 2'b10: DATA1</csr:p>
         <csr:p> - 2'b11: MDATA (non-control)/SETUP (control)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DATA0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA1</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>DATA1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DATA2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MDATA</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>MDATA (non-control)/SETUP (control)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DoPng</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_DOPNG_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_DOPNG_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_DOPNG_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_DOPNG_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_DOPNG_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_DOPNG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_DOPNG_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCTSIZ3_DOPNG_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10649</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Do Ping (DoPng)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used only for OUT transfers.</csr:p>
         <csr:p>Setting this field to 1 directs the host to do PING protocol.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: Do not set this bit for IN transfers. If this bit is set for for IN transfers it disables the channel.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOPING</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No ping protocol</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PING</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Ping protocol</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.HCDMA3</csr:referenceName>
       <csr:identifier>HCDMA3</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>10738</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x574</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_HCDMA3</csr:typeName>
        <csr:description>
         <csr:p>"Host Channel $i DMA Address Register"</csr:p>
         <csr:p></csr:p>
         <csr:p>This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMAAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA3_DMAADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA3_DMAADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA3_DMAADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA3_DMAADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA3_DMAADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA3_DMAADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA3_DMAADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_HCDMA3_DMAADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10737</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>In Buffer DMA Mode:</csr:p>
         <csr:p></csr:p>
         <csr:p>[31:0]: DMA Address (DMAAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: X if not programmed as the register is in SPRAM.</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter-Gather DMA (DescDMA) Mode for Non-Isochronous:</csr:p>
         <csr:p></csr:p>
         <csr:p>[31:9]: DMA Address (DMAAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The start address must be 512-bytes aligned.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the start address of the 512 bytes page. The first descriptor in the list should be located in this address. The first descriptor may be or may not be ready. The core starts processing the list from the CTD value. </csr:p>
         <csr:p></csr:p>
         <csr:p>[8:3]: Current Transfer Desc(CTD)</csr:p>
         <csr:p></csr:p>
         <csr:p>This value is in terms of number of descriptors. The values can be from 0 to 63. </csr:p>
         <csr:p> - 0 -  1 descriptor. </csr:p>
         <csr:p> - 63 - 64 descriptors. </csr:p>
         <csr:p>This field indicates the current descriptor processed in the list. This field is updated both by application and the core. For example, if the application enables the channel after programming CTD=5, then the core will start processing the sixth descriptor. The address is obtained by adding a value of (8bytes*5=) 40(decimal) to DMAAddr.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: 6'h0</csr:p>
         <csr:p></csr:p>
         <csr:p>[2:0]: Reserved</csr:p>
         <csr:p></csr:p>
         <csr:p>In Scatter-Gather DMA (DescDMA) Mode for Isochronous:</csr:p>
         <csr:p></csr:p>
         <csr:p>[31:N]: DMA Address (DMAAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The start address must be 512-bytes aligned.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the address of the 2*(nTD+1) bytes of locations in which the isochronous descriptors are present where N is based on nTD as follows:</csr:p>
         <csr:p> - [31:N]: Base Address</csr:p>
         <csr:p> - [N-1:3]: Offset</csr:p>
         <csr:p> - [2:0]: 000</csr:p>
         <csr:p>For HS ISOC, if nTD is,</csr:p>
         <csr:p> - 7, N=6</csr:p>
         <csr:p> - 15, N=7</csr:p>
         <csr:p> - 31, N=8</csr:p>
         <csr:p> - 63, N=9</csr:p>
         <csr:p> - 127, N=10</csr:p>
         <csr:p> - 255, N=11</csr:p>
         <csr:p>For FS ISOC, if nTD is, </csr:p>
         <csr:p> - 1, N=4</csr:p>
         <csr:p> - 3, N=5</csr:p>
         <csr:p> - 7, N=6</csr:p>
         <csr:p> - 15, N=7</csr:p>
         <csr:p> - 31, N=8</csr:p>
         <csr:p> - 63, N=9</csr:p>
         <csr:p>[N-1:3]: Current Transfer Desc(CTD)</csr:p>
         <csr:p></csr:p>
         <csr:p>CTD for isochronous is based on the current frame/(micro)frame value. Need to be set to zero by application.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: (N+1:3)'h0</csr:p>
         <csr:p></csr:p>
         <csr:p>[2:0]: Reserved</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DCFG</csr:referenceName>
       <csr:identifier>DCFG</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>11064</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x800</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x08220000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DCFG</csr:typeName>
        <csr:description>
         <csr:p>Device Configuration Register</csr:p>
         <csr:p></csr:p>
         <csr:p>This register configures the core in Device mode after power-on or after certain control commands or enumeration. Do not make changes to this register after initial programming.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DevSpd</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVSPD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVSPD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVSPD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVSPD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVSPD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVSPD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVSPD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVSPD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10781</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Device Speed (DevSpd)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the speed at which the application requires the core to</csr:p>
         <csr:p>enumerate, or the maximum speed the application can support.</csr:p>
         <csr:p>However, the actual bus speed is determined only after the connect</csr:p>
         <csr:p>sequence is completed, and is based on the speed of the USB</csr:p>
         <csr:p>host to which the core is connected.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>USBFS1148</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Full speed USB 1.1 transceiver clock is 48 MHz</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>USBFS20</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Full speed USB 2.0 PHY clock is 30 MHz or 60 MHz</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>USBHS20</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>High speed USB 2.0 PHY clock is 30 MHz or 60 MHz</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>USBLS116</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Low speed USB 1.1 transceiver clock is 6 MHz</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NZStsOUTHShk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_NZSTSOUTHSHK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10819</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Non-Zero-Length Status OUT Handshake (NZStsOUTHShk)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application can use this field to select the handshake the core sends on receiving a nonzero-length data packet during the OUT transaction of a control transfer's Status stage.</csr:p>
         <csr:p> - 1'b1: Send a STALL handshake on a nonzero-length status OUT transaction and do not send the received OUT packet to the application.</csr:p>
         <csr:p> - 1'b0: Send the received OUT packet to the application (zerolength or nonzero-length) and send a handshake based on the NAK and STALL bits for the endpoint in the Device Endpoint Control register.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SENDOUT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
Send the received OUT packet to the application (zero-length or non-zero length) and send a handshake based on NAK and STALL bits for the endpoint in the Devce Endpoint Control Register</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SENDSTALL</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
Send a STALL handshake on a nonzero-length status OUT transaction and do not send the received OUT packet to the application
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Ena32KHzSusp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ENA32KHZSUSP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10845</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enable 32 KHz Suspend mode (Ena32KHzSusp) </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit can be set only if FS PHY interface is selected. Otherwise, this bit needs to be set to zero. If FS PHY interface is chosen and this bit is set, the PHY clock during Suspend must be switched from 48 MHz to 32 KHz. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>USB 1.1 Full-Speed Serial Transceiver not selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
USB 1.1 Full-Speed Serial Transceiver Interface selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DevAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_DEVADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10855</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Device Address (DevAddr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application must program this field after every SetAddress control command.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PerFrInt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERFRINT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERFRINT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERFRINT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERFRINT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERFRINT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERFRINT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERFRINT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERFRINT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10901</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Periodic Frame Interval (PerFrInt)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the time within a (micro)Frame at which the application</csr:p>
         <csr:p>must be notified using the End Of Periodic Frame Interrupt. This</csr:p>
         <csr:p>can be used to determine If all the isochronous traffic for that</csr:p>
         <csr:p>(micro)Frame is complete.</csr:p>
         <csr:p> - 2'b00: 80% of the (micro)Frame interval</csr:p>
         <csr:p> - 2'b01: 85% of the (micro)Frame interval</csr:p>
         <csr:p> - 2'b10: 90% of the (micro)Frame interval</csr:p>
         <csr:p> - 2'b11: 95% of the (micro)Frame interval</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EOPF80</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>80% of the &lt;ct:DWC_DESIGN_ID==1&gt;frame&lt;/ct&gt;&lt;ct:DWC_DESIGN_ID!=1&gt;(micro)Frame&lt;/ct&gt; interval</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EOPF85</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>85% of the &lt;ct:DWC_DESIGN_ID==1&gt;frame&lt;/ct&gt;&lt;ct:DWC_DESIGN_ID!=1&gt;(micro)Frame&lt;/ct&gt; interval</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EOPF90</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>90% of the &lt;ct:DWC_DESIGN_ID==1&gt;frame&lt;/ct&gt;&lt;ct:DWC_DESIGN_ID!=1&gt;(micro)Frame&lt;/ct&gt; interval</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EOPF95</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>95% of the &lt;ct:DWC_DESIGN_ID==1&gt;frame&lt;/ct&gt;&lt;ct:DWC_DESIGN_ID!=1&gt;(micro)Frame&lt;/ct&gt; interval</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XCVRDLY</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_XCVRDLY_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_XCVRDLY_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_XCVRDLY_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_XCVRDLY_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_XCVRDLY_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_XCVRDLY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_XCVRDLY_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_XCVRDLY_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10925</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>XCVRDLY</csr:p>
         <csr:p></csr:p>
         <csr:p> Enables or disables delay between xcvr_sel and txvalid during device chirp </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No delay between xcvr_sel and txvalid during Device chirp</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable delay between xcvr_sel and txvalid during Device chirp</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ErraticIntMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_ERRATICINTMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10945</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Erratic Error Interrupt Mask</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Mask early suspend interrupt on erratic error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Early suspend interrupt is generated on erratic error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ipgisocSupt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_IPGISOCSUPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10976</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Interpacket Gap ISOC OUT Worst-case Support(ipgisocSupt)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the controller supports the worst-case scenario of Rx followed by Rx Inter Packet Gap (IPG) (32 bit times) as per the UTMI Specification for any token following an ISOC OUT token. Without this support, when any token follows an ISOC OUT token with the worst-case IPG, the controller will not detect the followed token. The worst-case IPG of the controller without this support depends on the AHB and PHY clock frequency.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Interpacket Gap ISOC OUT Worst-case Support is Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Interpacket Gap ISOC OUT Worst-case Support is Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPMisCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_EPMISCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_EPMISCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_EPMISCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_EPMISCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_EPMISCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_EPMISCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_EPMISCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_EPMISCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>10996</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint Mismatch Count (EPMisCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is valid only in shared FIFO operation.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application programs this feild with a count that determines</csr:p>
         <csr:p>when the core generates an Endpoint Mismatch interrupt</csr:p>
         <csr:p>(GINTSTS.EPMis). The core loads this value into an internal</csr:p>
         <csr:p>counter and decrements it. The counter is reloaded whenever</csr:p>
         <csr:p>there is a match or when the counter expires. The width of this</csr:p>
         <csr:p>counter depends on the depth of the Token Queue.</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x08</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PerSchIntvl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERSCHINTVL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERSCHINTVL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERSCHINTVL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERSCHINTVL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERSCHINTVL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERSCHINTVL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERSCHINTVL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_PERSCHINTVL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11049</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Periodic Scheduling Interval (PerSchIntvl)</csr:p>
         <csr:p></csr:p>
         <csr:p>PerSchIntvl must be programmed for Scatter/Gather DMA mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field specifies the amount of time the Internal</csr:p>
         <csr:p>DMA engine must allocate for fetching periodic IN endpoint data.</csr:p>
         <csr:p>Based on the number of periodic endpoints, this value must be</csr:p>
         <csr:p>specified as 25,50 or 75% of (micro)Frame.</csr:p>
         <csr:p> - When any periodic endpoints are active, the internal DMA engine allocates the specified amount of time in fetching periodic IN endpoint data .</csr:p>
         <csr:p> - When no periodic endpoints are active, Then the internal DMA engine services non-periodic endpoints, ignoring this field.</csr:p>
         <csr:p> - After the specified time within a (micro)Frame, the DMA switches to fetching for non-periodic endpoints.</csr:p>
         <csr:p> -- 2'b00: 25% of (micro)Frame.</csr:p>
         <csr:p> -- 2'b01: 50% of (micro)Frame.</csr:p>
         <csr:p> -- 2'b10: 75% of (micro)Frame.</csr:p>
         <csr:p> -- 2'b11: Reserved.</csr:p>
         <csr:p>Reset: 2'b00</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MF25</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>25% of &lt;ct:DWC_DESIGN_ID==1&gt;frame&lt;/ct&gt;&lt;ct:DWC_DESIGN_ID!=1&gt;(micro)Frame&lt;/ct&gt;</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MF50</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>50% of &lt;ct:DWC_DESIGN_ID==1&gt;frame&lt;/ct&gt;&lt;ct:DWC_DESIGN_ID!=1&gt;(micro)Frame&lt;/ct&gt;</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MF75</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>75% of &lt;ct:DWC_DESIGN_ID==1&gt;frame&lt;/ct&gt;&lt;ct:DWC_DESIGN_ID!=1&gt;(micro)Frame&lt;/ct&gt;</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ResValid</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_RESVALID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_RESVALID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_RESVALID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_RESVALID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_RESVALID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_RESVALID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_RESVALID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCFG_RESVALID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11063</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Resume Validation Period (ResValid)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is effective only when DCFG.Ena32KHzSusp is set.</csr:p>
         <csr:p>It controls the resume period when the core resumes from</csr:p>
         <csr:p>suspend. The core counts for ResValid number of clock cycles </csr:p>
         <csr:p>to detect a valid resume when this bit is set</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x02</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DCTL</csr:referenceName>
       <csr:identifier>DCTL</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>11523</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x804</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000002</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DCTL</csr:typeName>
        <csr:description>
         <csr:p>Device Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RmtWkUpSig</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_RMTWKUPSIG_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11106</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Remote Wakeup Signaling (RmtWkUpSig)</csr:p>
         <csr:p></csr:p>
         <csr:p>When the application sets this bit, the core initiates remote</csr:p>
         <csr:p>signaling to wake up the USB host. The application must Set this</csr:p>
         <csr:p>bit to instruct the core to exit the Suspend state. As specified in</csr:p>
         <csr:p>the USB 2.0 specification, the application must clear this bit </csr:p>
         <csr:p>1-15 ms after setting it.</csr:p>
         <csr:p></csr:p>
         <csr:p></csr:p>
         <csr:p>If LPM is enabled and the core is in the L1 (Sleep) state, when the application sets this bit, the core initiates L1 remote signaling to wake up the USB host. The application must set this bit to instruct the core to exit the Sleep state. As specified in the LPM specification, the hardware automatically clears this bit 50 microseconds (TL1DevDrvResume) after being set by the application. The application must not set this bit when GLPMCFG bRemoteWake from the previous LPM transaction is zero.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLEDRMWKUP</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Core does not send Remote Wakeup Signaling</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLERMWKUP</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Core sends Remote Wakeup Signaling</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SftDiscon</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SFTDISCON_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SFTDISCON_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SFTDISCON_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SFTDISCON_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SFTDISCON_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SFTDISCON_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SFTDISCON_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SFTDISCON_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11167</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Soft Disconnect (SftDiscon)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application uses this bit to signal the controller to do a soft disconnect. As long as this bit is set, the host does not see that the device is connected, and the device does not receive</csr:p>
         <csr:p>signals on the USB. The core stays in the disconnected state until the application clears this bit.</csr:p>
         <csr:p> - 1'b0: Normal operation. When this bit is cleared after a soft disconnect, the core drives the phy_opmode_o signal on the</csr:p>
         <csr:p>   UTMI+ to 2'b00, which generates a device connect event to the USB host. When the device is reconnected, the USB host restarts device enumeration.</csr:p>
         <csr:p> - 1'b1: The core drives the phy_opmode_o signal on the UTMI+ to 2'b01, which generates a device disconnect event to the USB host.</csr:p>
         <csr:p>The following is the minimum duration under various conditions for which this bit must be set for the USB host to detect a device disconnect. To accommodate clock jitter, it is</csr:p>
         <csr:p>recommended that the application adds some extra delay to the specified minimum duration.</csr:p>
         <csr:p></csr:p>
         <csr:p>For high speed, if the device state is, </csr:p>
         <csr:p> - Suspended, the minimum duration is 1ms + 2.5us</csr:p>
         <csr:p> - Idle, the minimum duration is 3ms + 2.5us</csr:p>
         <csr:p> - Not Idle or Suspended (performing transactions), the minimum duration 125 us</csr:p>
         <csr:p>For full speed/low speed, if the device state is, </csr:p>
         <csr:p> - Suspended, the minimum duration is 1ms + 2.5us</csr:p>
         <csr:p> - Idle, the minimum duration is 2.5us</csr:p>
         <csr:p> - Not Idle or Suspended (performing transactions), the minimum duration 125 us</csr:p>
         <csr:p>Note:</csr:p>
         <csr:p> - This bit can be also used for ULPI/FS Serial interfaces.</csr:p>
         <csr:p> - This bit is not impacted by a soft reset.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISCONNECT</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>The core &lt;ct:DWC_DESIGN_ID!=1&gt;drives the phy_opmode_o signal on the UTMI+ to 2'b01, which &lt;/ct&gt;generates a device disconnect event to the USB host</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NODISCONNECT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>The core &lt;ct:DWC_DESIGN_ID!=1&gt;drives the phy_opmode_o signal on the UTMI+ to 2'b00, which &lt;/ct&gt;generates a device connect event to the USB host</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>GNPINNakSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GNPINNAKSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11195</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Global Non-periodic IN NAK Status (GNPINNakSts)</csr:p>
         <csr:p> - 1'b0: A handshake is sent out based on the data availability in the transmit FIFO.</csr:p>
         <csr:p> - 1'b1: A NAK handshake is sent out on all non-periodic IN endpoints, irrespective of the data availability in the transmit FIFO.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>A NAK handshake is sent out on all non-periodic IN endpoints, irrespective of the data availability in the transmit FIFO.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>A handshake is sent out based on the data availability in the transmit FIFO</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>GOUTNakSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_GOUTNAKSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11225</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Global OUT NAK Status (GOUTNakSts)</csr:p>
         <csr:p> - 1'b0: A handshake is sent based on the FIFO Status and the NAK and STALL bit settings.</csr:p>
         <csr:p> - 1'b1: No data is written to the RxFIFO, irrespective of space availability. Sends a NAK handshake on all packets, except on SETUP transactions. All isochronous OUT packets are dropped.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No data is written to the RxFIFO, irrespective of space availability. Sends a NAK handshake on all packets, except on SETUP transactions. All isochronous OUT packets are dropped.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>A handshake is sent based on the FIFO Status and the NAK and STALL bit settings.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TstCtl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_TSTCTL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_TSTCTL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_TSTCTL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_TSTCTL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_TSTCTL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_TSTCTL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_TSTCTL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_TSTCTL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11266</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Test Control (TstCtl)</csr:p>
         <csr:p> - 3'b000: Test mode disabled</csr:p>
         <csr:p> - 3'b001: Test_J mode</csr:p>
         <csr:p> - 3'b010: Test_K mode</csr:p>
         <csr:p> - 3'b011: Test_SE0_NAK mode</csr:p>
         <csr:p> - 3'b100: Test_Packet mode</csr:p>
         <csr:p> - 3'b101: Test_Force_Enable</csr:p>
         <csr:p> - Others: Reserved</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Test mode disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TESTFE</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Test_force_Enable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TESTJ</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Test_J mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TESTK</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Test_K mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TESTPM</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Test_Packet mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TESTSN</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Test_SE0_NAK mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SGNPInNak</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGNPINNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGNPINNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGNPINNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGNPINNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGNPINNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGNPINNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGNPINNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGNPINNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11295</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Set Global Non-periodic IN NAK (SGNPInNak)</csr:p>
         <csr:p></csr:p>
         <csr:p>A write to this field sets the Global Non-periodic IN NAK.The application uses this bit to send a NAK handshake on all non-periodic IN endpoints.</csr:p>
         <csr:p>The core can also Set this bit when a timeout condition is detected on a non-periodic endpoint in shared FIFO operation.</csr:p>
         <csr:p>The application must Set this bit only after making sure that the Global IN NAK Effective bit in the Core Interrupt Register (GINTSTS.GINNakEff) is cleared</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable Global Non-periodic IN NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Set Global Non-periodic IN NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CGNPInNak</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGNPINNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGNPINNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGNPINNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGNPINNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGNPINNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGNPINNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGNPINNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGNPINNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11317</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clear Global Non-periodic IN NAK (CGNPInNak)</csr:p>
         <csr:p></csr:p>
         <csr:p>A write to this field clears the Global Non-periodic IN NAK.</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable Global Non-periodic IN NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Clear Global Non-periodic IN NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SGOUTNak</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGOUTNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGOUTNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGOUTNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGOUTNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGOUTNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGOUTNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGOUTNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SGOUTNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11343</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Set Global OUT NAK (SGOUTNak)</csr:p>
         <csr:p></csr:p>
         <csr:p>A write to this field sets the Global OUT NAK. The application uses this bit to send a NAK handshake on all OUT endpoints.</csr:p>
         <csr:p>The application must set the this bit only after making sure that the Global OUT NAK Effective bit in the Core Interrupt Register (GINTSTS.GOUTNakEff) is cleared.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable Global OUT NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Set Global OUT NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CGOUTNak</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGOUTNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGOUTNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGOUTNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGOUTNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGOUTNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGOUTNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGOUTNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_CGOUTNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11364</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clear Global OUT NAK (CGOUTNak)</csr:p>
         <csr:p></csr:p>
         <csr:p>A write to this field clears the Global OUT NAK.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable Clear Global OUT NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Clear Global OUT NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PWROnPrgDone</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_PWRONPRGDONE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11386</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Power-On Programming Done (PWROnPrgDone)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application uses this bit to indicate that register programming is completed after a wake-up from Power Down mode.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DONE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Power-On Programming Done</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOTDONE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Power-On Programming not done</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>14</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>IgnrFrmNum</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_IGNRFRMNUM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11462</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Ignore Frame Number Feature for Isochronous Endpoints (IgnrFrmNum)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is also used to control the Periodic Transfer Interrupt (PTI) feature.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: Do not program IgnrFrmNum bit to 1'b1 when the core is operating in threshold mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>Slave Mode (GAHBCFG.DMAEn=0): </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is not valid in Slave mode and should not be programmed to 1.</csr:p>
         <csr:p></csr:p>
         <csr:p>Scatter/Gather DMA Mode (GAHBCFG.DMAEn=1,DCFG.DescDMA=1): </csr:p>
         <csr:p></csr:p>
         <csr:p>Note: When Scatter/Gather DMA mode is enabled this feature is not applicable to High Speed, High bandwidth transfers.</csr:p>
         <csr:p></csr:p>
         <csr:p>When this bit is enabled, there must be only one packet per descriptor. </csr:p>
         <csr:p> - 0: The core transmits the packets only in the frame number in which they are intended to be transmitted. </csr:p>
         <csr:p> - 1: The core ignores the frame number, sending packets immediately as the packets are ready.</csr:p>
         <csr:p>In Scatter/Gather DMA mode, if this bit is enabled, the packets are not flushed when a ISOC IN token is received for an elapsed frame.</csr:p>
         <csr:p></csr:p>
         <csr:p>Non-Scatter/Gather DMA Mode, that is, Buffer DMA Mode (GAHBCFG.DMAEn=1,DCFG.DescDMA=0): </csr:p>
         <csr:p></csr:p>
         <csr:p>When Scatter/Gather DMA mode is disabled, this field is used by the application to enable Periodic Transfer Interrupt (PTI) Mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application can program Periodic Endpoint transfers for multiple (micro)Frames.</csr:p>
         <csr:p> - 0: Periodic Transfer Interrupt feature is disabled, application needs to program transfers for periodic endpoints every (micro)Frame</csr:p>
         <csr:p> - 1: Periodic Transfer Interrupt feature is enabled, application can program transfers for multiple (micro)Frames for periodic endpoints.</csr:p>
         <csr:p>In the PTI mode, the application will receive Transfer Complete Interrupt after transfers for multiple (micro)Frames are completed.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>&lt;ct:DWC_DESIGN_ID==0&gt;Scatter/Gather DMA Mode: &lt;/ct&gt;The core transmits the packets only in the frame number in which they are intended to be transmitted.&lt;ct:DWC_DESIGN_ID==0&gt;&lt;br&gt;Non-Scatter/Gather DMA Mode: Periodic Transfer Interrupt feature is disabled.&lt;/ct&gt;
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>&lt;ct:DWC_DESIGN_ID==0&gt;Scatter/Gather DMA Mode: &lt;/ct&gt;The core ignores the frame number, sending packets immediately as the packets are ready.&lt;ct:DWC_DESIGN_ID==0&gt;&lt;br&gt;Non-Scatter/Gather DMA Mode: Periodic Transfer Interrupt feature is enabled.&lt;/ct&gt;
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NakOnBble</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_NAKONBBLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_NAKONBBLE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_NAKONBBLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_NAKONBBLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_NAKONBBLE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_NAKONBBLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_NAKONBBLE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_NAKONBBLE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11484</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK on Babble Error (NakOnBble)</csr:p>
         <csr:p></csr:p>
         <csr:p>Set NAK automatically on babble (NakOnBble). The core sets NAK automatically for the endpoint on which babble is received.</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable NAK on Babble Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NAK on Babble Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>18</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ServInt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SERVINT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SERVINT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SERVINT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SERVINT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SERVINT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SERVINT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SERVINT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DCTL_SERVINT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11522</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Service Interval based scheduling for Isochronous IN Endpoints</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is used to enable service interval based scheduling feature for ISOC IN EPs.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This bit is applicable only in device mode and when Scatter/Gather DMA mode is used. This feature should not be enabled along with DCTL.IgnrFrmNum.</csr:p>
         <csr:p></csr:p>
         <csr:p>Scatter/Gather DMA Mode (GAHBCFG.DMAEn=1,DCFG.DescDMA=1): </csr:p>
         <csr:p></csr:p>
         <csr:p>When this bit is enabled, the frame number field in the ISOC IN descriptor structure is interpreted as the last frame of the service interval.  </csr:p>
         <csr:p>In Scatter/Gather DMA mode, if this bit is enabled, the pending packets are flushed by the controller at the last frame of the service interval.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>The controller behavior depends on DCTL.IgnrFrmNum field.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>&lt;ct:DWC_DESIGN_ID==0&gt;Scatter/Gather DMA Mode: &lt;/ct&gt;The controller can transmit the packets in any frame of the service interval.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DSTS</csr:referenceName>
       <csr:identifier>DSTS</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>11665</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x808</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000002</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DSTS</csr:typeName>
        <csr:description>
         <csr:p>Device Status Register</csr:p>
         <csr:p></csr:p>
         <csr:p>This register indicates the status of the core with respect to USB-related events. It must be read on interrupts from Device All Interrupts (DAINT) register.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SuspSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SUSPSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SUSPSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SUSPSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SUSPSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SUSPSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SUSPSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SUSPSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SUSPSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11565</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Suspend Status (SuspSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>In Device mode, this bit is set as long as a Suspend condition is</csr:p>
         <csr:p>detected on the USB. The core enters the Suspend state</csr:p>
         <csr:p>when there is no activity on the phy_line_state_i signal for an</csr:p>
         <csr:p>extended period of time. The core comes out of the suspend under the following conditions :</csr:p>
         <csr:p> - If there is any activity on the phy_line_state_i signal, or</csr:p>
         <csr:p> - If the application writes to the Remote Wakeup Signaling bit in the Device Control register (DCTL.RmtWkUpSig).</csr:p>
         <csr:p>When the core comes out of the suspend, this bit is set to 1'b0.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Suspend state</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No suspend state</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EnumSpd</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ENUMSPD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ENUMSPD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ENUMSPD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ENUMSPD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ENUMSPD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ENUMSPD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ENUMSPD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ENUMSPD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11602</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enumerated Speed (EnumSpd)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the speed at which the controller has come up</csr:p>
         <csr:p>after speed detection through a connect or reset sequence.</csr:p>
         <csr:p> - 2'b00: High speed (PHY clock is running at 30 or 60 MHz)</csr:p>
         <csr:p> - 2'b01: Full speed (PHY clock is running at 30 or 60 MHz)</csr:p>
         <csr:p> - 2'b10: Low speed (PHY clock is running at 6 MHz)</csr:p>
         <csr:p> - 2'b11: Full speed (PHY clock is running at 48 MHz)</csr:p>
         <csr:p>Low speed is not supported for devices using a UTMI+ PHY.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FS3060</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Full speed (PHY clock is running at 30 or 60 MHz)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>FS48</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Full speed (PHY clock is running at 48 MHz)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>HS3060</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>High speed (PHY clock is running at 30 or 60 MHz)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LS6</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Low speed (PHY clock is running at 6 MHz)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ErrticErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ERRTICERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ERRTICERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ERRTICERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ERRTICERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ERRTICERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ERRTICERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ERRTICERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_ERRTICERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11631</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Erratic Error (ErrticErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core sets this bit to report any erratic errors</csr:p>
         <csr:p>(phy_rxvalid_i/phy_rxvldh_i or phy_rxactive_i is asserted for at least 2 ms, due to PHY error) seen on the UTMI+.</csr:p>
         <csr:p>Due to erratic errors, the core goes into Suspended state and an interrupt is generated to the application with Early Suspend bit of the Core Interrupt register (GINTSTS.ErlySusp).</csr:p>
         <csr:p>If the early suspend is asserted due to an erratic error, the application can only perform a soft disconnect recover.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Erratic Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Erratic Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SOFFN</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SOFFN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SOFFN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SOFFN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SOFFN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SOFFN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SOFFN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SOFFN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_SOFFN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11652</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Frame or Microframe Number of the Received SOF  (SOFFN)</csr:p>
         <csr:p></csr:p>
         <csr:p>When the core is operating at high speed, this field contains a microframe number. When the core is operating at full or low speed, this field contains a Frame number.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This register may return a non-zero value if read immediately after power-on reset.</csr:p>
         <csr:p>In case the register bit reads non-zero immediately after power-on reset, it does not</csr:p>
         <csr:p>indicate that SOF has been received from the host. The read value of this interrupt is</csr:p>
         <csr:p>valid only after a valid connection between host and device is established.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DevLnSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_DEVLNSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_DEVLNSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_DEVLNSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_DEVLNSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_DEVLNSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_DEVLNSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_DEVLNSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DSTS_DEVLNSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11664</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Device Line Status (DevLnSts) </csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the current logic level USB data lines </csr:p>
         <csr:p> - DevLnSts[1]: Logic level of D+ </csr:p>
         <csr:p> - DevLnSts[0]: Logic level of D-</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPMSK</csr:referenceName>
       <csr:identifier>DIEPMSK</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>11843</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x810</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DIEPMSK</csr:typeName>
        <csr:description>
         <csr:p>Device IN Endpoint Common Interrupt Mask Register</csr:p>
         <csr:p></csr:p>
         <csr:p>This register works with each of the Device IN Endpoint Interrupt (DIEPINTn) registers for all endpoints to generate an interrupt per IN endpoint. The IN endpoint interrupt for a specific status in the DIEPINTn register can be masked by writing to the corresponding bit in this register. Status bits are masked by default.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferComplMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_XFERCOMPLMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11693</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Completed Interrupt Mask (XferComplMsk)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Transfer Completed Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Transfer Completed Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDisbldMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_EPDISBLDMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11711</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disabled Interrupt Mask (EPDisbldMsk)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Endpoint Disabled Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_AHBERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11729</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>AHB Error Mask (AHBErrMsk)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask AHB Error Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No AHB Error Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TimeOUTMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TIMEOUTMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11748</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timeout Condition Mask (TimeOUTMsk) (Non-isochronous endpoints)</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Timeout Condition Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Timeout Condition Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INTknTXFEmpMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNTXFEMPMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11768</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Token Received When TxFIFO Empty Mask (INTknTXFEmpMsk)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask IN Token Received When TxFIFO Empty Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
No IN Token Received When TxFIFO Empty Interrupt 
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INTknEPMisMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INTKNEPMISMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11788</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Token received with EP Mismatch Mask (INTknEPMisMsk)</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask IN Token received with EP Mismatch Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
No Mask IN Token received with EP Mismatch Interrupt
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INEPNakEffMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_INEPNAKEFFMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11806</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint NAK Effective Mask (INEPNakEffMsk)</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask IN Endpoint NAK Effective Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No IN Endpoint NAK Effective Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TxfifoUndrnMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_TXFIFOUNDRNMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11824</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Fifo Underrun Mask (TxfifoUndrnMsk)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Fifo Underrun Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Fifo Underrun Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>12</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_NAKMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_NAKMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_NAKMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_NAKMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_NAKMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_NAKMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_NAKMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPMSK_NAKMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11842</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK interrupt Mask (NAKMsk)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask NAK Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Mask NAK Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPMSK</csr:referenceName>
       <csr:identifier>DOEPMSK</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>12070</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x814</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DOEPMSK</csr:typeName>
        <csr:description>
         <csr:p>Device OUT Endpoint Common Interrupt Mask Register</csr:p>
         <csr:p></csr:p>
         <csr:p>This register works with each of the Device OUT Endpoint Interrupt (DOEPINTn) registers for all endpoints to generate an interrupt per OUT endpoint. The OUT endpoint interrupt for a specific status in the DOEPINTn register can be masked by writing into the corresponding bit in this register. Status bits are masked by default.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferComplMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_XFERCOMPLMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11871</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Completed Interrupt Mask (XferComplMsk)</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Transfer Completed Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Transfer Completed Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDisbldMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_EPDISBLDMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11889</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disabled Interrupt Mask (EPDisbldMsk)</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Endpoint Disabled Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_AHBERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11907</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>AHB Error (AHBErrMsk)</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask AHB Error Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No AHB Error Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SetUPMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_SETUPMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11927</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>SETUP Phase Done Mask (SetUPMsk)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to control endpoints only.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask SETUP Phase Done Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No SETUP Phase Done Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OUTTknEPdisMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTTKNEPDISMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11954</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OUT Token Received when Endpoint Disabled Mask (OUTTknEPdisMsk)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to control OUT endpoints only.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
Mask OUT Token Received when Endpoint Disabled Interrupt
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
No OUT Token Received when Endpoint Disabled Interrupt Mask
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>StsPhseRcvdMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_STSPHSERCVDMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11974</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Status Phase Received Mask (StsPhseRcvdMsk)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to control OUT endpoints only.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Status Phase Received Mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Status Phase Received Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Back2BackSETup</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BACK2BACKSETUP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>11997</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Back-to-Back SETUP Packets Received Mask (Back2BackSETup)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to control OUT endpoints only.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Back-to-Back SETUP Packets Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
No Back-to-Back SETUP Packets Received Interrupt Mask
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OutPktErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_OUTPKTERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12015</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OUT Packet Error Mask (OutPktErrMsk)</csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask OUT Packet Error Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No OUT Packet Error Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>11</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BbleErrMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_BBLEERRMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12033</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Babble Error interrupt Mask (BbleErrMsk)</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask Babble Error Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Babble Error Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NAKMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NAKMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NAKMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NAKMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NAKMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NAKMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NAKMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NAKMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12051</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK interrupt Mask (NAKMsk)</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask NAK Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No NAK Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NYETMsk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NYETMSK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NYETMSK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NYETMSK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NYETMSK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NYETMSK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NYETMSK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NYETMSK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPMSK_NYETMSK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12069</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NYET interrupt Mask (NYETMsk)</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mask NYET Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No NYET Interrupt Mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DAINT</csr:referenceName>
       <csr:identifier>DAINT</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>12153</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x818</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DAINT</csr:typeName>
        <csr:description>
         <csr:p>Device All Endpoints Interrupt Register</csr:p>
         <csr:p></csr:p>
         <csr:p>When a significant event occurs on an endpoint, a Device All Endpoints Interrupt register interrupts the</csr:p>
         <csr:p>application using the Device OUT Endpoints Interrupt bit or Device IN Endpoints Interrupt bit of the Core</csr:p>
         <csr:p>Interrupt register (GINTSTS.OEPInt or GINTSTS.IEPInt, respectively). This is shown in Figure 5-2. There is</csr:p>
         <csr:p>one interrupt bit per endpoint, up to a maximum of 16 bits for OUT endpoints and 16 bits for IN endpoints.</csr:p>
         <csr:p>For a bidirectional endpoint, the corresponding IN and OUT interrupt bits are used. Bits in this register are</csr:p>
         <csr:p>set and cleared when the application sets and clears bits in the corresponding Device Endpoint-n Interrupt</csr:p>
         <csr:p>register (DIEPINTn/DOEPINTn).</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>InEpInt0</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT0_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT0_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT0_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT0_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT0_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT0_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT0_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12106</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint 0 Interrupt Bit</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Endpoint 0 Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>InEpInt1</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT1_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT1_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT1_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT1_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT1_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT1_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT1_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12113</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint 1 Interrupt Bit</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>InEpInt2</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT2_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT2_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT2_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT2_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT2_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT2_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_INEPINT2_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12120</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint 2 Interrupt Bit</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OutEPInt0</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT0_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT0_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT0_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT0_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT0_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT0_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT0_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12138</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OUT Endpoint 0 Interrupt Bit</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>OUT Endpoint 0 Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OutEPInt1</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT1_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT1_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT1_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT1_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT1_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT1_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT1_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12145</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OUT Endpoint 1 Interrupt Bit</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OutEPInt2</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT2_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT2_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT2_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT2_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT2_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT2_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DAINT_OUTEPINT2_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12152</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OUT Endpoint 2 Interrupt Bit</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DAINTMSK</csr:referenceName>
       <csr:identifier>DAINTMSK</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>12227</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x81C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DAINTMSK</csr:typeName>
        <csr:description>
         <csr:p>Device All Endpoints Interrupt Mask Register </csr:p>
         <csr:p></csr:p>
         <csr:p> The Device Endpoint Interrupt Mask register works with the Device Endpoint Interrupt register to interrupt the application when an event occurs on a device endpoint. However, the Device All Endpoints Interrupt (DAINT) register bit corresponding to that interrupt is still set.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>InEpMsk0</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK0_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12180</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint 0 Interrupt mask Bit</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>IN Endpoint 0 Interrupt mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Interrupt mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>InEpMsk1</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK1_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12187</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint 1 Interrupt mask Bit</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>InEpMsk2</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_INEPMSK2_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12194</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint 2 Interrupt mask Bit</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OutEPMsk0</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK0_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12212</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OUT Endpoint 0 Interrupt mask Bit</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MASK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>OUT Endpoint 0 Interrupt mask</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOMASK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Interrupt mask</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OutEPMsk1</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK1_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12219</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OUT Endpoint 1 Interrupt mask Bit</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OutEPMsk2</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DAINTMSK_OUTEPMSK2_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12226</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OUT Endpoint 2 Interrupt mask Bit</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DTKNQR1</csr:referenceName>
       <csr:identifier>DTKNQR1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>12285</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x820</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DTKNQR1</csr:typeName>
        <csr:description>
         <csr:p>Device IN Token Sequence Learning Queue Read Register 1</csr:p>
         <csr:p></csr:p>
         <csr:p> This register is valid only in non-periodic Shared FIFO operation (OTG_EN_DED_TX_FIFO = 0). The depth of the IN Token Sequence Learning Queue is specified for Device Mode IN Token Sequence Learning Queue Depth during coreConsultant configuration (parameter OTG_TOKEN_QUEUE_DEPTH). The queue is 4 bits wide to store the endpoint number. A read from this register returns the first 5 endpoint entries of the IN Token Sequence Learning Queue. When the queue is full, the new token is pushed into the queue and oldest token is discarded.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INTknWPtr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_INTKNWPTR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12248</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Token Queue Write Pointer (INTknWPtr)</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>6</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>WrapBit</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_WRAPBIT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12270</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Wrap Bit (WrapBit)</csr:p>
         <csr:p>This bit is Set when the write pointer wraps. It is cleared when</csr:p>
         <csr:p>the learning queue is cleared.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Learning Queue is cleared</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Write Pointer wraps</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPTkn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_EPTKN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_EPTKN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_EPTKN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_EPTKN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_EPTKN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_EPTKN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_EPTKN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR1_EPTKN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12284</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Token (EPTkn)</csr:p>
         <csr:p></csr:p>
         <csr:p>Four bits per token represent the endpoint number of the token:</csr:p>
         <csr:p> - Bits [31:28]: Endpoint number of Token 5</csr:p>
         <csr:p> - Bits [27:24]: Endpoint number of Token 4, .......</csr:p>
         <csr:p> - Bits [15:12]: Endpoint number of Token 1</csr:p>
         <csr:p> - Bits [11:8]: Endpoint number of Token 0</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DTKNQR2</csr:referenceName>
       <csr:identifier>DTKNQR2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>12309</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x824</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DTKNQR2</csr:typeName>
        <csr:description>
         <csr:p>Device IN Token Sequence Learning Queue Read Register 2</csr:p>
         <csr:p></csr:p>
         <csr:p> This register is valid only in shared non-periodic Shared FIFO operation (OTG_EN_DED_TX_FIFO = 0). A read from this register returns the next 8 endpoint entries of the learning queue.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>EPTkn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR2_EPTKN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR2_EPTKN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR2_EPTKN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR2_EPTKN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR2_EPTKN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR2_EPTKN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR2_EPTKN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR2_EPTKN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12308</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Token (EPTkn)</csr:p>
         <csr:p></csr:p>
         <csr:p>Four bits per token represent the endpoint number of the token:</csr:p>
         <csr:p> - Bits [31:28]: Endpoint number of Token 13</csr:p>
         <csr:p> - Bits [27:24]: Endpoint number of Token 12 .......</csr:p>
         <csr:p> - Bits [7:4]: Endpoint number of Token 7</csr:p>
         <csr:p> - Bits [3:0]: Endpoint number of Token 6</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DVBUSDIS</csr:referenceName>
       <csr:identifier>DVBUSDIS</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSDIS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSDIS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSDIS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSDIS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>12333</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x828</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x000017d7</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DVBUSDIS</csr:typeName>
        <csr:description>
         <csr:p>Device VBUS Discharge Time Register</csr:p>
         <csr:p></csr:p>
         <csr:p> This register specifies the VBUS discharge time after VBUS pulsing during SRP.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DVBUSDis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSDIS_DVBUSDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12332</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Device VBUS Discharge Time (DVBUSDis)</csr:p>
         <csr:p></csr:p>
         <csr:p>Specifies the VBUS discharge time after VBUS pulsing during SRP. This value equals (VBUS discharge time in PHY clocks) / 1, 024.</csr:p>
         <csr:p></csr:p>
         <csr:p>The value you use depends whether the PHY is operating at 30MHz (16-bit data width) or 60 MHz (8-bit data width).</csr:p>
         <csr:p></csr:p>
         <csr:p>Depending on your VBUS load, this value can need adjustment.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x17d7</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DVBUSPULSE</csr:referenceName>
       <csr:identifier>DVBUSPULSE</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSPULSE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSPULSE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSPULSE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSPULSE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>12350</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x82C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x000005b8</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DVBUSPULSE</csr:typeName>
        <csr:description>
         <csr:p>Device VBUS Pulsing Time Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DVBUSPulse</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DVBUSPULSE_DVBUSPULSE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12349</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Device VBUS Pulsing Time (DVBUSPulse)</csr:p>
         <csr:p></csr:p>
         <csr:p>Specifies the VBUS pulsing time during SRP. This value equals (VBUS pulsing time in PHY clocks) / 1, 024</csr:p>
         <csr:p></csr:p>
         <csr:p>The value you use depends whether the PHY is operating at 30MHz (16-bit data width) or 60 MHz (8-bit data width).</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x5b8</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DTKNQR3</csr:referenceName>
       <csr:identifier>DTKNQR3</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>12369</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x830</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DTKNQR3</csr:typeName>
        <csr:description>
         <csr:p>Device IN Token Sequence Learning Queue Read Register 3</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>EPTkn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR3_EPTKN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR3_EPTKN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR3_EPTKN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR3_EPTKN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR3_EPTKN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR3_EPTKN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR3_EPTKN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR3_EPTKN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12368</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Token (EPTkn)</csr:p>
         <csr:p></csr:p>
         <csr:p>Four bits per token represent the endpoint number of the token:</csr:p>
         <csr:p> - Bits [31:28]: Endpoint number of Token 21</csr:p>
         <csr:p> - Bits [27:24]: Endpoint number of Token 20 .......</csr:p>
         <csr:p> - Bits [7:4]: Endpoint number of Token 15</csr:p>
         <csr:p> - Bits [3:0]: Endpoint number of Token 14</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DTKNQR4</csr:referenceName>
       <csr:identifier>DTKNQR4</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>12388</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x834</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DTKNQR4</csr:typeName>
        <csr:description>
         <csr:p>Device IN Token Sequence Learning Queue Read Register 4</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>EPTkn</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR4_EPTKN_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR4_EPTKN_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR4_EPTKN_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR4_EPTKN_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR4_EPTKN_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR4_EPTKN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR4_EPTKN_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DTKNQR4_EPTKN_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12387</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Token (EPTkn)</csr:p>
         <csr:p></csr:p>
         <csr:p>Four bits per token represent the endpoint number of the token:</csr:p>
         <csr:p> - Bits [31:28]: Endpoint number of Token 29</csr:p>
         <csr:p> - Bits [27:24]: Endpoint number of Token 28.......</csr:p>
         <csr:p> - Bits [7:4]: Endpoint number of Token 23</csr:p>
         <csr:p> - Bits [3:0]: Endpoint number of Token 22</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPCTL0</csr:referenceName>
       <csr:identifier>DIEPCTL0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>12805</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x900</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00008000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DIEPCTL0</csr:typeName>
        <csr:description>
         <csr:p>Device Control IN Endpoint 0 Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MPS</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_MPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_MPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_MPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_MPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_MPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_MPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_MPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_MPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12426</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Packet Size (MPS)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application must program this field with the maximum packet size for the current logical endpoint.</csr:p>
         <csr:p> - 2'b00: 64 bytes</csr:p>
         <csr:p> - 2'b01: 32 bytes</csr:p>
         <csr:p> - 2'b10: 16 bytes</csr:p>
         <csr:p> - 2'b11: 8 bytes</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BYTES16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>16 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BYTES32</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>32 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BYTES64</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>64 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BYTES8</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>8 bytes</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>10</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NextEp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NEXTEP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12512</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Next Endpoint (NextEp)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to non-periodic IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the endpoint number to be fetched after the data for the current</csr:p>
         <csr:p>endpoint is fetched. The core can access this field, even when the</csr:p>
         <csr:p>Endpoint Enable (EPEna) bit is not Set. This field is not valid in Slave</csr:p>
         <csr:p>mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This field is valid only for Shared FIFO operations.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EP0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>EP0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>EP1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>EP10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>EP11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>EP12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>EP13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>EP14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>EP15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>EP2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>EP3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>EP4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>EP5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>EP6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>EP7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>EP8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>EP9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>USBActEP</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_USBACTEP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12531</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>USB Active Endpoint (USBActEP)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is always SET to 1, indicating that control endpoint 0 is always active in all configurations and interfaces.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE0</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Control endpoint is always active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_NAKSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12570</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Status (NAKSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the following:</csr:p>
         <csr:p> - 1'b0: The core is transmitting non-NAK handshakes based on the FIFO status</csr:p>
         <csr:p> - 1'b1: The core is transmitting NAK handshakes on this endpoint.</csr:p>
         <csr:p>When this bit is set, either by the application or core, the core stops</csr:p>
         <csr:p>transmitting data, even If there is data available in the TxFIFO.</csr:p>
         <csr:p>Irrespective of this bit's setting, the core always responds to SETUP data</csr:p>
         <csr:p>packets with an ACK handshake.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
The core is transmitting NAK handshakes on this endpoint
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
The core is transmitting non-NAK handshakes based on the FIFO status
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPType</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPTYPE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12587</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Type (EPType)</csr:p>
         <csr:p></csr:p>
         <csr:p>Hardcoded to 00 for control.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Endpoint Control 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Stall</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_STALL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_STALL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_STALL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_STALL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_STALL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_STALL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_STALL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_STALL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12614</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>STALL Handshake (Stall)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application can only set this bit, and the core clears it, when a</csr:p>
         <csr:p>SETUP token is received for this endpoint. If a NAK bit, Global Nonperiodic</csr:p>
         <csr:p>IN NAK, or Global OUT NAK is set along with this bit, the STALL</csr:p>
         <csr:p>bit takes priority.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Stall Handshake</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Stall</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TxFNum</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_TXFNUM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12694</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TxFIFO Number (TxFNum)</csr:p>
         <csr:p> - For Shared FIFO operation, this value is always set to 0, indicating that control IN endpoint 0 data is always written in the Non-Periodic Transmit FIFO.</csr:p>
         <csr:p> - For Dedicated FIFO operation, this value is set to the FIFO number that is assigned to IN Endpoint.</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TXFIFO0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Tx FIFO 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Tx FIFO 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Tx FIFO 10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>Tx FIFO 11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>Tx FIFO 12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>Tx FIFO 13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>Tx FIFO 14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>Tx FIFO 15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Tx FIFO 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Tx FIFO 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Tx FIFO 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Tx FIFO 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Tx FIFO 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Tx FIFO 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Tx FIFO 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Tx FIFO 9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CNAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_CNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_CNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_CNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_CNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_CNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_CNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_CNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_CNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12715</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Clear NAK (CNAK)</csr:p>
         <csr:p>A write to this bit clears the NAK bit for the endpoint.</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CLEAR</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Clear NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOCLEAR</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No action</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SNAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_SNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_SNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_SNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_SNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_SNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_SNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_SNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_SNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12742</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Set NAK (SNAK)</csr:p>
         <csr:p>A write to this bit sets the NAK bit for the endpoint.</csr:p>
         <csr:p>Using this bit, the application can control the transmission of NAK</csr:p>
         <csr:p>handshakes on an endpoint. The core can also set this bit for an</csr:p>
         <csr:p>endpoint after a SETUP packet is received on that endpoint.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOSET</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No action</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SET</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Set NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>29</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12773</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disable (EPDis)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to stop transmitting data on an endpoint,</csr:p>
         <csr:p>even before the transfer for that endpoint is complete. The application</csr:p>
         <csr:p>must wait for the Endpoint Disabled interrupt before treating the endpoint</csr:p>
         <csr:p>as disabled. The core clears this bit before setting the Endpoint Disabled</csr:p>
         <csr:p>Interrupt. The application must Set this bit only if Endpoint Enable is</csr:p>
         <csr:p>already set for this endpoint.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Disabled Endpoint</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No action</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL0_EPENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12804</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Enable (EPEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>When Scatter/Gather DMA mode is enabled for IN endpoints, this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</csr:p>
         <csr:p></csr:p>
         <csr:p> When Scatter/Gather DMA mode is disabled (such as in buffer pointer based DMA mode) this bit indicates that data is ready to be transmitted on the endpoint.</csr:p>
         <csr:p>The core clears this bit before setting the following interrupts on this endpoint:</csr:p>
         <csr:p> - Endpoint Disabled</csr:p>
         <csr:p> - Transfer Completed</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable Endpoint</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No action</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPINT0</csr:referenceName>
       <csr:identifier>DIEPINT0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>13168</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x908</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000080</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DIEPINT0</csr:typeName>
        <csr:description>
         <csr:p>Device IN Endpoint 0 Interrupt Register</csr:p>
         <csr:p></csr:p>
         <csr:p> This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the OUT Endpoints Interrupt bit or IN Endpoints Interrupt bit of the Core Interrupt register (GINTSTS.OEPInt or GINTSTS.IEPInt, respectively) is set. Before the application can read this register, it must first read the Device All Endpoints Interrupt (DAINT) register to get the exact endpoint number for the Device Endpoint-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferCompl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_XFERCOMPL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12854</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Completed Interrupt (XferCompl)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled</csr:p>
         <csr:p> -- For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</csr:p>
         <csr:p> -- For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is set.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer Completed Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Transfer Complete Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDisbld</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_EPDISBLD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12878</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disabled Interrupt (EPDisbld)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the endpoint is disabled per the application's request.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_AHBERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_AHBERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_AHBERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_AHBERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_AHBERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_AHBERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_AHBERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_AHBERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12905</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>AHB Error (AHBErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB Error interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No AHB Error Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TimeOUT</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TIMEOUT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12932</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timeout Condition (TimeOUT)</csr:p>
         <csr:p> - In shared TX FIFO mode, applies to non-isochronous IN endpoints only.</csr:p>
         <csr:p> - In dedicated FIFO mode, applies only to Control IN endpoints.</csr:p>
         <csr:p> - In Scatter/Gather DMA mode, the TimeOUT interrupt is not asserted.</csr:p>
         <csr:p>Indicates that the core has detected a timeout condition on the USB for the last IN token on this endpoint.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timeout interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Timeout interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INTknTXFEmp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNTXFEMP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12958</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Token Received When TxFIFO is Empty (INTknTXFEmp)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to non-periodic IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that an IN token was received when the associated TxFIFO (periodic/non-periodic) was empty. This interrupt is asserted on the endpoint for which the IN token was received.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Token Received when TxFIFO Empty Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No IN Token Received when TxFIFO Empty interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INTknEPMis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INTKNEPMIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>12984</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Token Received with EP Mismatch (INTknEPMis)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to non-periodic IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that the data in the top of the non-periodic TxFIFO belongs to an endpoint other than the one for which the IN token was received. This interrupt is asserted on the endpoint for which the IN token was received.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Token Received with EP Mismatch interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No IN Token Received with EP Mismatch interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INEPNakEff</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_INEPNAKEFF_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13020</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint NAK Effective (INEPNakEff)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to periodic IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit can be cleared when the application clears the IN endpoint NAK by writing to DIEPCTLn.CNAK.</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt indicates that the core has sampled the NAK bit</csr:p>
         <csr:p></csr:p>
         <csr:p>Set (either by the application or by the core).</csr:p>
         <csr:p></csr:p>
         <csr:p>The interrupt indicates that the IN endpoint NAK bit Set by the application has taken effect in the core.</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt does not guarantee that a NAK handshake is sent on the USB. A STALL bit takes priority over a NAK bit.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Endpoint NAK Effective interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No IN Endpoint NAK Effective interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TxFEmp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TXFEMP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TXFEMP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TXFEMP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TXFEMP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TXFEMP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TXFEMP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TXFEMP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_TXFEMP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13048</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transmit FIFO Empty (TxFEmp)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is valid only for IN Endpoints</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt is asserted when the TxFIFO for this endpoint is either half or completely empty. The half or completely empty status is determined by the TxFIFO Empty Level bit in the Core AHB Configuration register (GAHBCFG.NPTxFEmpLvl)).</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transmit FIFO Empty interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Transmit FIFO Empty interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BNAIntr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BNAINTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BNAINTR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BNAINTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BNAINTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BNAINTR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BNAINTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BNAINTR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BNAINTR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13072</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>BNA (Buffer Not Available) Interrupt (BNAIntr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core generates this interrupt when the descriptor accessed is not ready for the Core to process, such as Host busy or DMA done.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>BNA interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No BNA interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktDrpSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_PKTDRPSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13098</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Drop Status (PktDrpSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates to the application that an ISOC OUT packet has been dropped. This bit does not have an associated mask bit and does not generate an interrupt.</csr:p>
         <csr:p></csr:p>
         <csr:p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer interrupt feature is selected.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Packet Drop Status</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BbleErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BBLEERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BBLEERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BBLEERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BBLEERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BBLEERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BBLEERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BBLEERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_BBLEERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13120</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Interrupt (BbleErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when babble is received for the endpoint.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>BbleErr interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKIntrpt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NAKINTRPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13145</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Interrupt (NAKInterrupt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when a NAK is transmitted or received by the device.</csr:p>
         <csr:p>&lt;brIn case of isochronous IN endpoints the interrupt gets generated when a zero length packet is transmitted due to un-availability of data in the TXFifo.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NAK Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NYETIntrpt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT0_NYETINTRPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13167</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NYET Interrupt (NYETIntrpt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NYET Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPTSIZ0</csr:referenceName>
       <csr:identifier>DIEPTSIZ0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>13226</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x910</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DIEPTSIZ0</csr:typeName>
        <csr:description>
         <csr:p>Device IN Endpoint 0 Transfer Size Register</csr:p>
         <csr:p></csr:p>
         <csr:p></csr:p>
         <csr:p>The application must modify this register before enabling endpoint 0. Once endpoint 0 is enabled using Endpoint Enable bit of the Device Control Endpoint 0 Control registers (DIEPCTL0.EPEna/DOEPCTL0.EPEna), the core modifies this register. The application can only read this register once the core has cleared the Endpoint Enable bit. Nonzero endpoints use the registers for endpoints 115. When Scatter/Gather DMA mode is enabled, this register must not be programmed by the application. If the application reads this register when Scatter/Gather DMA mode is enabled, the core returns all zeros.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferSize</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_XFERSIZE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13207</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Size (XferSize)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field contains the transfer size in bytes for the current endpoint. The transfer size (XferSize) = Sum of buffer sizes across all descriptors in the list for the endpoint.</csr:p>
         <csr:p>In Buffer DMA, the core only interrupts the application after it has exhausted the transfer size amount of data. The transfer size can be set to the maximum packet size of the endpoint, to be interrupted at the end of each packet.</csr:p>
         <csr:p> - IN Endpoints: The core decrements this field every time a packet from the external memory is written to the TxFIFO.</csr:p>
         <csr:p> - OUT Endpoints: The core decrements this field every time a packet is read from the RxFIFO and written to the external memory.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>18</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ0_PKTCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13225</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Count (PktCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the total number of USB packets that constitute the</csr:p>
         <csr:p></csr:p>
         <csr:p>Transfer Size amount of data for endpoint 0.</csr:p>
         <csr:p> - IN Endpoints : This field is decremented every time a packet (maximum size or short packet) is read from the TxFIFO.</csr:p>
         <csr:p> - OUT Endpoints: This field is decremented every time a packet (maximum size or short packet) is written to the RxFIFO.</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPDMA0</csr:referenceName>
       <csr:identifier>DIEPDMA0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>13256</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x914</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DIEPDMA0</csr:typeName>
        <csr:description>
         <csr:p>Device IN Endpoint 0 DMA Address Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMAAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA0_DMAADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13255</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DMAAddr</csr:p>
         <csr:p></csr:p>
         <csr:p>This field holds the start address of the external memory for storing or fetching endpoint data.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: For control endpoints, this field stores control OUT data packets as well as SETUP transaction data packets. When more than three SETUP packets are</csr:p>
         <csr:p>received back-to-back, the SETUP data packet in the memory is overwritten.</csr:p>
         <csr:p></csr:p>
         <csr:p>This register is incremented on every AHB transaction. The application can give only a DWORD-aligned address.</csr:p>
         <csr:p></csr:p>
         <csr:p>When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</csr:p>
         <csr:p></csr:p>
         <csr:p>When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DTXFSTS0</csr:referenceName>
       <csr:identifier>DTXFSTS0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>13287</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x918</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DTXFSTS0</csr:typeName>
        <csr:description>
         <csr:p>Device IN Endpoint Transmit FIFO Status Register 0</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INEPTxFSpcAvail</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS0_INEPTXFSPCAVAIL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13286</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint TxFIFO Space Avail (INEPTxFSpcAvail)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the amount of free space available in the Endpoint TxFIFO.</csr:p>
         <csr:p></csr:p>
         <csr:p>Values are in terms of 32-bit words.</csr:p>
         <csr:p> - 16'h0: Endpoint TxFIFO is full</csr:p>
         <csr:p> - 16'h1: 1 word available</csr:p>
         <csr:p> - 16'h2: 2 words available</csr:p>
         <csr:p> - 16'hn: n words available (where 0  n  32,768)</csr:p>
         <csr:p> - 16'h8000: 32,768 words available</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>In DRD configurations (OTG_MODE = 0, 1, or 2) with dynamic fifo sizing feature enabled (OTG_DFIFO_DYNAMIC = 1), the value of this field is,</csr:p>
         <csr:p> - the maximum value of (OTG_TX_HNPERIO_DFIFO_DEPTH, OTG_TX_DINEP_DFIFO_DEPTH_0) during reset, and </csr:p>
         <csr:p> - OTG_TX_DINEP_DFIFO_DEPTH_0, immediately after reset deassertion</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPCTL1</csr:referenceName>
       <csr:identifier>DIEPCTL1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>13878</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x920</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DIEPCTL1</csr:typeName>
        <csr:description>
         <csr:p>Device Control IN Endpoint 1 Control Register</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MPS</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_MPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_MPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_MPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_MPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_MPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_MPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_MPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_MPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13305</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Packet Size (MPS)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application must program this field with the maximum packet size for the current logical endpoint. This value is in bytes.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NextEp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NEXTEP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13391</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Next Endpoint (NextEp)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to non-periodic IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the endpoint number to be fetched after the data For the current</csr:p>
         <csr:p>endpoint is fetched. The core can access this field, even when the</csr:p>
         <csr:p>Endpoint Enable (EPEna) bit is not Set. This field is not valid in Slave</csr:p>
         <csr:p>mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This field is valid only for Shared FIFO operations.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EP0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>EP0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>EP1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>EP10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>EP11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>EP12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>EP13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>EP14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>EP15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>EP2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>EP3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>EP4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>EP5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>EP6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>EP7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>EP8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>EP9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>USBActEP</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_USBACTEP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13417</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>USB Active Endpoint (USBActEP)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates whether this endpoint is active in the current configuration and interface. The</csr:p>
         <csr:p>core clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After</csr:p>
         <csr:p>receiving the SetConfiguration and SetInterface commands, the application must</csr:p>
         <csr:p>program endpoint registers accordingly and set this bit.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>USB Active Endpoint</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DPID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_DPID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_DPID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_DPID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_DPID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_DPID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_DPID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_DPID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_DPID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13476</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Endpoint Data PID (DPID)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to interrupt/bulk IN and OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Contains the PID of the packet to be received or transmitted on this endpoint. The</csr:p>
         <csr:p>application must program the PID of the first packet to be received or transmitted on</csr:p>
         <csr:p>this endpoint, after the endpoint is activated. The applications use the SetD1PID and</csr:p>
         <csr:p>SetD0PID fields of this register to program either DATA0 or DATA1 PID.</csr:p>
         <csr:p> - 1'b0: DATA0</csr:p>
         <csr:p> - 1'b1: DATA1</csr:p>
         <csr:p>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather</csr:p>
         <csr:p>DMA mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>Even/Odd (Micro)Frame (EO_FrNum)</csr:p>
         <csr:p></csr:p>
         <csr:p>In non-Scatter/Gather DMA mode:</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to isochronous IN and OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the (micro)frame number in which the core transmits/receives isochronous</csr:p>
         <csr:p>data for this endpoint. The application must program the even/odd (micro)frame</csr:p>
         <csr:p>number in which it intends to transmit/receive isochronous data for this endpoint using</csr:p>
         <csr:p>the SetEvnFr and SetOddFr fields in this register.</csr:p>
         <csr:p> - 1'b0: Even (micro)frame</csr:p>
         <csr:p> - 1'b1: Odd (micro)frame</csr:p>
         <csr:p>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number</csr:p>
         <csr:p>in which to send data is provided in the transmit descriptor structure. The frame in</csr:p>
         <csr:p>which data is received is updated in receive descriptor structure.	</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA0EVENFRM</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DATA0 or Even Frame</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA1ODDFRM</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DATA1 or Odd Frame</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_NAKSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13520</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Status (NAKSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the following:</csr:p>
         <csr:p> - 1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</csr:p>
         <csr:p> - 1'b1: The core is transmitting NAK handshakes on this endpoint.</csr:p>
         <csr:p>When either the application or the core sets this bit:</csr:p>
         <csr:p> - The core stops receiving any data on an OUT endpoint, even if there is space in the RxFIFO to accommodate the incoming packet.</csr:p>
         <csr:p> - For non-isochronous IN endpoints: The core stops transmitting any data on an IN endpoint, even if there data is available in the TxFIFO.</csr:p>
         <csr:p> - For isochronous IN endpoints: The core sends out a zero-length data packet, even if there data is available in the TxFIFO.</csr:p>
         <csr:p>Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NAK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
The core is transmitting NAK handshakes on this endpoint
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NONNAK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
The core is transmitting non-NAK handshakes based on the FIFO status
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPType</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPTYPE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13552</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Type (EPType)</csr:p>
         <csr:p>This is the transfer type supported by this logical endpoint.</csr:p>
         <csr:p> - 2'b00: Control</csr:p>
         <csr:p> - 2'b01: Isochronous</csr:p>
         <csr:p> - 2'b10: Bulk</csr:p>
         <csr:p> - 2'b11: Interrupt</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BULK</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Bulk</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONTROL</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Control</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTERRUP</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ISOCHRONOUS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Isochronous</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Stall</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_STALL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_STALL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_STALL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_STALL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_STALL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_STALL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_STALL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_STALL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13593</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>STALL Handshake (Stall)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to non-control, non-isochronous IN and OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to stall all tokens from the USB host to this endpoint. If a</csr:p>
         <csr:p>NAK bit, Global Non-periodic IN NAK, or Global OUT NAK is set along with this bit, the</csr:p>
         <csr:p>STALL bit takes priority. Only the application can clear this bit, never the core.</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to control endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application can only set this bit, and the core clears it, when a SETUP token is</csr:p>
         <csr:p>received for this endpoint. If a NAK bit, Global Non-periodic IN NAK, or Global OUT</csr:p>
         <csr:p>NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's</csr:p>
         <csr:p>setting, the core always responds to SETUP data packets with an ACK handshake.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>STALL All Active Tokens</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>STALL All non-active tokens</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TxFNum</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_TXFNUM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13692</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TxFIFO Number (TxFNum)</csr:p>
         <csr:p></csr:p>
         <csr:p>Shared FIFO Operation non-periodic endpoints must set this bit to zero. Periodic</csr:p>
         <csr:p>endpoints must map this to the corresponding Periodic TxFIFO number.</csr:p>
         <csr:p> - 4'h0: Non-Periodic TxFIFO</csr:p>
         <csr:p> - Others: Specified Periodic TxFIFO.number</csr:p>
         <csr:p>Note: An interrupt IN endpoint can be configured as a non-periodic endpoint for</csr:p>
         <csr:p>applications such as mass storage. The core treats an IN endpoint as a non-periodic</csr:p>
         <csr:p>endpoint if the TxFNum field is set to 0. Otherwise, a separate periodic FIFO must be</csr:p>
         <csr:p>allocated for an interrupt IN endpoint, and the number of this</csr:p>
         <csr:p>FIFO must be programmed into the TxFNum field. Configuring an interrupt IN</csr:p>
         <csr:p>endpoint as a non-periodic endpoint saves the extra periodic FIFO area.</csr:p>
         <csr:p></csr:p>
         <csr:p>Dedicated FIFO Operation: These bits specify the FIFO number associated with this</csr:p>
         <csr:p>endpoint. Each active IN endpoint must be programmed to a separate FIFO number.</csr:p>
         <csr:p>This field is valid only for IN endpoints.</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TXFIFO0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Tx FIFO 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Tx FIFO 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Tx FIFO 10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>Tx FIFO 11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>Tx FIFO 12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>Tx FIFO 13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>Tx FIFO 14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>Tx FIFO 15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Tx FIFO 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Tx FIFO 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Tx FIFO 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Tx FIFO 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Tx FIFO 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Tx FIFO 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Tx FIFO 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Tx FIFO 9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CNAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_CNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_CNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_CNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_CNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_CNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_CNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_CNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_CNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13713</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clear NAK (CNAK)</csr:p>
         <csr:p></csr:p>
         <csr:p>A write to this bit clears the NAK bit for the endpoint.</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Clear NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Clear NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SNAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13739</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Set NAK (SNAK)</csr:p>
         <csr:p></csr:p>
         <csr:p>A write to this bit sets the NAK bit for the endpoint.</csr:p>
         <csr:p></csr:p>
         <csr:p>Using this bit, the application can control the transmission of NAK handshakes on an endpoint. The core can also Set this bit for an endpoint after a SETUP packet is received on that endpoint.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Set NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Set NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SetD0PID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD0PID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13773</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>SetD0PID</csr:p>
         <csr:p> - Set DATA0 PID (SetD0PID)</csr:p>
         <csr:p> -- Applies to interrupt/bulk IN and OUT endpoints only.</csr:p>
         <csr:p> -- Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA0.</csr:p>
         <csr:p> -- This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</csr:p>
         <csr:p>In non-Scatter/Gather DMA mode: Set Even (micro)Frame (SetEvenFr)</csr:p>
         <csr:p> -- Applies to isochronous IN and OUT endpoints only.</csr:p>
         <csr:p> -- Writing to this field sets the Even/Odd (micro)Frame (EO_FrNum) field to even (micro)Frame.</csr:p>
         <csr:p>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is in the transmit descriptor structure. The frame in which to</csr:p>
         <csr:p>receive data is updated in receive descriptor structure.</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disables Set DATA0 PID</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Endpoint Data PID to DATA0)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SetD1PID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_SETD1PID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13805</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>SetD1PID</csr:p>
         <csr:p> - Set DATA1 PID (SetD1PID)</csr:p>
         <csr:p> -- Applies to interrupt and bulk IN and OUT endpoints only.</csr:p>
         <csr:p> -- Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA1.</csr:p>
         <csr:p> -- This field is applicable both for Scatter-Gather DMA mode and non Scatter-Gather DMA mode.</csr:p>
         <csr:p> - Set odd (micro)Frame (SetOddFr)</csr:p>
         <csr:p> -- Applies to isochronous IN and OUT endpoints only.</csr:p>
         <csr:p> -- Writing to this field sets the even and odd (micro)Frame (EO_FrNum) field to odd (micro)Frame.</csr:p>
         <csr:p> -- This field is not applicable for Scatter-Gather DMA mode.</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disables Set DATA1 PID</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enables Set DATA1 PID</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13836</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disable (EPDis)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to stop transmitting/receiving data on an endpoint, even</csr:p>
         <csr:p>before the transfer for that endpoint is complete. The application must wait for the</csr:p>
         <csr:p>Endpoint Disabled interrupt before treating the endpoint as disabled. The core clears</csr:p>
         <csr:p>this bit before setting the Endpoint Disabled interrupt. The application must set this bit</csr:p>
         <csr:p>only if Endpoint Enable is already set for this endpoint.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Disable Endpoint</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Action</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL1_EPENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13877</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Enable (EPEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled,</csr:p>
         <csr:p> -- For IN endpoints this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</csr:p>
         <csr:p> -- For OUT endpoint it indicates that the descriptor structure and data buffer to receive data is setup.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled such as for buffer-pointer based DMA mode:</csr:p>
         <csr:p> -- For IN endpoints, this bit indicates that data is ready to be transmitted on the endpoint.</csr:p>
         <csr:p> -- For OUT endpoints, this bit indicates that the application has allocated the memory to start receiving data from the USB.</csr:p>
         <csr:p> - The core clears this bit before setting any of the following interrupts on this endpoint:</csr:p>
         <csr:p> -- SETUP Phase Done</csr:p>
         <csr:p> -- Endpoint Disabled</csr:p>
         <csr:p> -- Transfer Completed</csr:p>
         <csr:p>Note: For control endpoints in DMA mode, this bit must be set to be able to transfer SETUP data packets in memory.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable Endpoint</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Action</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPINT1</csr:referenceName>
       <csr:identifier>DIEPINT1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>14238</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x928</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000080</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DIEPINT1</csr:typeName>
        <csr:description>
         <csr:p>Device IN Endpoint 1 Interrupt Register</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferCompl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_XFERCOMPL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13917</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Completed Interrupt (XferCompl)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled</csr:p>
         <csr:p> -- For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</csr:p>
         <csr:p> -- For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is set.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer Complete Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Transfer Complete Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDisbld</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_EPDISBLD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13942</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disabled Interrupt (EPDisbld)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the endpoint is disabled per the application's request.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_AHBERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_AHBERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_AHBERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_AHBERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_AHBERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_AHBERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_AHBERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_AHBERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13969</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>AHB Error (AHBErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB Error interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No AHB Error Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TimeOUT</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TIMEOUT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>13996</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timeout Condition (TimeOUT)</csr:p>
         <csr:p> - In shared TX FIFO mode, applies to non-isochronous IN endpoints only.</csr:p>
         <csr:p> - In dedicated FIFO mode, applies only to Control IN endpoints.</csr:p>
         <csr:p> - In Scatter/Gather DMA mode, the TimeOUT interrupt is not asserted.</csr:p>
         <csr:p>Indicates that the core has detected a timeout condition on the USB for the last IN token on this endpoint.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timeout interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Timeout interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INTknTXFEmp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNTXFEMP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14022</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Token Received When TxFIFO is Empty (INTknTXFEmp)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to non-periodic IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that an IN token was received when the associated TxFIFO (periodic/non-periodic) was empty. This interrupt is asserted on the endpoint for which the IN token was received.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Token Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No IN Token Received interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INTknEPMis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INTKNEPMIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14048</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Token Received with EP Mismatch (INTknEPMis)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to non-periodic IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that the data in the top of the non-periodic TxFIFO belongs to an endpoint other than the one for which the IN token was received. This interrupt is asserted on the endpoint for which the IN token was received.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Token Received with EP Mismatch interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No IN Token Received with EP Mismatch interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INEPNakEff</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_INEPNAKEFF_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14083</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint NAK Effective (INEPNakEff)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to periodic IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit can be cleared when the application clears the IN endpoint NAK by writing to DIEPCTLn.CNAK.</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt indicates that the core has sampled the NAK bit</csr:p>
         <csr:p></csr:p>
         <csr:p>Set (either by the application or by the core). The interrupt indicates that the IN endpoint NAK bit Set by the application has taken effect in the core.</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt does not guarantee that a NAK handshake is sent on the USB. A STALL bit takes priority over a NAK bit.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Endpoint NAK Effective interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Endpoint NAK Effective interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TxFEmp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TXFEMP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TXFEMP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TXFEMP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TXFEMP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TXFEMP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TXFEMP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TXFEMP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_TXFEMP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14113</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transmit FIFO Empty (TxFEmp)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is valid only for IN endpoints</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt is asserted when the TxFIFO for this endpoint is</csr:p>
         <csr:p>either half or completely empty. The half or completely empty</csr:p>
         <csr:p>status is determined by the TxFIFO Empty Level bit in the Core</csr:p>
         <csr:p>AHB Configuration register (GAHBCFG.NPTxFEmpLvl)).</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transmit FIFO Empty interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Transmit FIFO Empty interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BNAIntr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BNAINTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BNAINTR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BNAINTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BNAINTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BNAINTR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BNAINTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BNAINTR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BNAINTR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14139</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>BNA (Buffer Not Available) Interrupt (BNAIntr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is valid only when Scatter/Gather DMA mode is enabled.</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when the descriptor accessed is not ready for the Core to process, such as Host busy or DMA done.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>BNA interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No BNA interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktDrpSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_PKTDRPSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14167</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Drop Status (PktDrpSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates to the application that an ISOC OUT packet has been dropped. This</csr:p>
         <csr:p>bit does not have an associated mask bit and does not generate an interrupt.</csr:p>
         <csr:p></csr:p>
         <csr:p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer</csr:p>
         <csr:p>interrupt feature is selected.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Packet Drop Status interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BbleErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BBLEERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BBLEERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BBLEERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BBLEERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BBLEERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BBLEERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BBLEERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_BBLEERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14189</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Interrupt (BbleErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when babble is received for the endpoint.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>BbleErr interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKIntrpt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NAKINTRPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14215</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Interrupt (NAKInterrupt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when a NAK is transmitted or received by the device.</csr:p>
         <csr:p>In case of isochronous IN endpoints the interrupt gets generated when a zero length</csr:p>
         <csr:p>packet is transmitted due to un-availability of data in the TXFifo.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NAK Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NAK interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NYETIntrpt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT1_NYETINTRPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14237</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NYET Interrupt (NYETIntrpt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NYET Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NYET interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPTSIZ1</csr:referenceName>
       <csr:identifier>DIEPTSIZ1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>14315</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x930</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DIEPTSIZ1</csr:typeName>
        <csr:description>
         <csr:p>Device IN Endpoint 1 Transfer Size Register</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferSize</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_XFERSIZE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14264</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Size (XferSize)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the transfer size in bytes for endpoint 0. The core</csr:p>
         <csr:p>interrupts the application only after it has exhausted the transfer</csr:p>
         <csr:p>size amount of data. The transfer size can be Set to the</csr:p>
         <csr:p>maximum packet size of the endpoint, to be interrupted at the</csr:p>
         <csr:p>end of each packet.</csr:p>
         <csr:p></csr:p>
         <csr:p>The core decrements this field every time a packet from the</csr:p>
         <csr:p>external memory is written to the TxFIFO.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_PKTCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14277</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Count (PktCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the total number of USB packets that constitute the Transfer Size amount of data for endpoint 0.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is decremented every time a packet (maximum size or short packet) is read from the TxFIFO.</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MC</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_MC_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_MC_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_MC_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_MC_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_MC_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_MC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_MC_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ1_MC_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14314</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>MC</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>For periodic IN endpoints, this field indicates the number of packets that must be transmitted per microframe on the USB. The core uses this field to calculate the data PID for isochronous IN endpoints. </csr:p>
         <csr:p> - 2'b01: 1 packet </csr:p>
         <csr:p> - 2'b10: 2 packets </csr:p>
         <csr:p> - 2'b11: 3 packets </csr:p>
         <csr:p>For non-periodic IN endpoints, this field is valid only in Internal DMA mode. It specifies the number of packets the core must fetchfor an IN endpoint before it switches to the endpoint pointed to by the Next Endpoint field of the Device Endpoint-n Control register (DIEPCTLn.NextEp)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>PACKETONE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>1 packet</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PACKETTHREE</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>3 packets</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PACKETTWO</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>2 packets</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPDMA1</csr:referenceName>
       <csr:identifier>DIEPDMA1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>14347</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x934</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DIEPDMA1</csr:typeName>
        <csr:description>
         <csr:p>Device IN Endpoint 1 DMA Address Register</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMAAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA1_DMAADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14346</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Holds the start address of the external memory for storing or fetching endpoint</csr:p>
         <csr:p>data.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: For control endpoints, this field stores control OUT data packets as well as</csr:p>
         <csr:p>SETUP transaction data packets. When more than three SETUP packets are</csr:p>
         <csr:p>received back-to-back, the SETUP data packet in the memory is overwritten.</csr:p>
         <csr:p></csr:p>
         <csr:p>This register is incremented on every AHB transaction. The application can give</csr:p>
         <csr:p>only a DWORD-aligned address.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DTXFSTS1</csr:referenceName>
       <csr:identifier>DTXFSTS1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>14381</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x938</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DTXFSTS1</csr:typeName>
        <csr:description>
         <csr:p>Device IN Endpoint Transmit FIFO Status Register 1</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INEPTxFSpcAvail</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS1_INEPTXFSPCAVAIL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14380</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint TxFIFO Space Avail (INEPTxFSpcAvail)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the amount of free space available in the Endpoint TxFIFO.</csr:p>
         <csr:p></csr:p>
         <csr:p>Values are in terms of 32-bit words.</csr:p>
         <csr:p> - 16'h0: Endpoint TxFIFO is full</csr:p>
         <csr:p> - 16'h1: 1 word available</csr:p>
         <csr:p> - 16'h2: 2 words available</csr:p>
         <csr:p> - 16'hn: n words available (where 0  n  32,768)</csr:p>
         <csr:p> - 16'h8000: 32,768 words available</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>In DRD configurations (OTG_MODE = 0, 1, or 2) with dynamic fifo sizing feature enabled (OTG_DFIFO_DYNAMIC=1), the value of this field is,</csr:p>
         <csr:p> - the maximum value of (OTG_TX_HNPERIO_DFIFO_DEPTH, OTG_TX_DINEP_DFIFO_DEPTH_0) during reset, and </csr:p>
         <csr:p> - OTG_TX_DINEP_DFIFO_DEPTH_0, immediately after reset deassertion</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPCTL2</csr:referenceName>
       <csr:identifier>DIEPCTL2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>14972</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x940</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DIEPCTL2</csr:typeName>
        <csr:description>
         <csr:p>Device Control IN Endpoint 2 Control Register</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MPS</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_MPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_MPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_MPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_MPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_MPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_MPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_MPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_MPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14399</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Packet Size (MPS)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application must program this field with the maximum packet size for the current logical endpoint. This value is in bytes.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NextEp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NEXTEP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14485</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Next Endpoint (NextEp)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to non-periodic IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the endpoint number to be fetched after the data For the current</csr:p>
         <csr:p>endpoint is fetched. The core can access this field, even when the</csr:p>
         <csr:p>Endpoint Enable (EPEna) bit is not Set. This field is not valid in Slave</csr:p>
         <csr:p>mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This field is valid only for Shared FIFO operations.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EP0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>EP0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>EP1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>EP10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>EP11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>EP12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>EP13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>EP14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>EP15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>EP2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>EP3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>EP4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>EP5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>EP6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>EP7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>EP8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EP9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>EP9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>USBActEP</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_USBACTEP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14511</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>USB Active Endpoint (USBActEP)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates whether this endpoint is active in the current configuration and interface. The</csr:p>
         <csr:p>core clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After</csr:p>
         <csr:p>receiving the SetConfiguration and SetInterface commands, the application must</csr:p>
         <csr:p>program endpoint registers accordingly and set this bit.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>USB Active Endpoint</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DPID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_DPID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_DPID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_DPID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_DPID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_DPID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_DPID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_DPID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_DPID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14570</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Endpoint Data PID (DPID)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to interrupt/bulk IN and OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Contains the PID of the packet to be received or transmitted on this endpoint. The</csr:p>
         <csr:p>application must program the PID of the first packet to be received or transmitted on</csr:p>
         <csr:p>this endpoint, after the endpoint is activated. The applications use the SetD1PID and</csr:p>
         <csr:p>SetD0PID fields of this register to program either DATA0 or DATA1 PID.</csr:p>
         <csr:p> - 1'b0: DATA0</csr:p>
         <csr:p> - 1'b1: DATA1</csr:p>
         <csr:p>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather</csr:p>
         <csr:p>DMA mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>Even/Odd (Micro)Frame (EO_FrNum)</csr:p>
         <csr:p></csr:p>
         <csr:p>In non-Scatter/Gather DMA mode:</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to isochronous IN and OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the (micro)frame number in which the core transmits/receives isochronous</csr:p>
         <csr:p>data for this endpoint. The application must program the even/odd (micro)frame</csr:p>
         <csr:p>number in which it intends to transmit/receive isochronous data for this endpoint using</csr:p>
         <csr:p>the SetEvnFr and SetOddFr fields in this register.</csr:p>
         <csr:p> - 1'b0: Even (micro)frame</csr:p>
         <csr:p> - 1'b1: Odd (micro)frame</csr:p>
         <csr:p>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number</csr:p>
         <csr:p>in which to send data is provided in the transmit descriptor structure. The frame in</csr:p>
         <csr:p>which data is received is updated in receive descriptor structure.	</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA0EVENFRM</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DATA0 or Even Frame</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA1ODDFRM</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DATA1 or Odd Frame</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_NAKSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14614</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Status (NAKSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the following:</csr:p>
         <csr:p> - 1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</csr:p>
         <csr:p> - 1'b1: The core is transmitting NAK handshakes on this endpoint.</csr:p>
         <csr:p>When either the application or the core sets this bit:</csr:p>
         <csr:p> - The core stops receiving any data on an OUT endpoint, even if there is space in the RxFIFO to accommodate the incoming packet.</csr:p>
         <csr:p> - For non-isochronous IN endpoints: The core stops transmitting any data on an IN endpoint, even if there data is available in the TxFIFO.</csr:p>
         <csr:p> - For isochronous IN endpoints: The core sends out a zero-length data packet, even if there data is available in the TxFIFO.</csr:p>
         <csr:p>Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NAK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
The core is transmitting NAK handshakes on this endpoint
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NONNAK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
The core is transmitting non-NAK handshakes based on the FIFO status
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPType</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPTYPE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14646</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Type (EPType)</csr:p>
         <csr:p>This is the transfer type supported by this logical endpoint.</csr:p>
         <csr:p> - 2'b00: Control</csr:p>
         <csr:p> - 2'b01: Isochronous</csr:p>
         <csr:p> - 2'b10: Bulk</csr:p>
         <csr:p> - 2'b11: Interrupt</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BULK</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Bulk</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONTROL</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Control</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTERRUP</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ISOCHRONOUS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Isochronous</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Stall</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_STALL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_STALL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_STALL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_STALL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_STALL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_STALL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_STALL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_STALL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14687</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>STALL Handshake (Stall)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to non-control, non-isochronous IN and OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to stall all tokens from the USB host to this endpoint. If a</csr:p>
         <csr:p>NAK bit, Global Non-periodic IN NAK, or Global OUT NAK is set along with this bit, the</csr:p>
         <csr:p>STALL bit takes priority. Only the application can clear this bit, never the core.</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to control endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application can only set this bit, and the core clears it, when a SETUP token is</csr:p>
         <csr:p>received for this endpoint. If a NAK bit, Global Non-periodic IN NAK, or Global OUT</csr:p>
         <csr:p>NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's</csr:p>
         <csr:p>setting, the core always responds to SETUP data packets with an ACK handshake.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>STALL All Active Tokens</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>STALL All non-active tokens</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TxFNum</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_TXFNUM_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14786</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>TxFIFO Number (TxFNum)</csr:p>
         <csr:p></csr:p>
         <csr:p>Shared FIFO Operation non-periodic endpoints must set this bit to zero. Periodic</csr:p>
         <csr:p>endpoints must map this to the corresponding Periodic TxFIFO number.</csr:p>
         <csr:p> - 4'h0: Non-Periodic TxFIFO</csr:p>
         <csr:p> - Others: Specified Periodic TxFIFO.number</csr:p>
         <csr:p>Note: An interrupt IN endpoint can be configured as a non-periodic endpoint for</csr:p>
         <csr:p>applications such as mass storage. The core treats an IN endpoint as a non-periodic</csr:p>
         <csr:p>endpoint if the TxFNum field is set to 0. Otherwise, a separate periodic FIFO must be</csr:p>
         <csr:p>allocated for an interrupt IN endpoint, and the number of this</csr:p>
         <csr:p>FIFO must be programmed into the TxFNum field. Configuring an interrupt IN</csr:p>
         <csr:p>endpoint as a non-periodic endpoint saves the extra periodic FIFO area.</csr:p>
         <csr:p></csr:p>
         <csr:p>Dedicated FIFO Operation: These bits specify the FIFO number associated with this</csr:p>
         <csr:p>endpoint. Each active IN endpoint must be programmed to a separate FIFO number.</csr:p>
         <csr:p>This field is valid only for IN endpoints.</csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TXFIFO0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Tx FIFO 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Tx FIFO 1</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO10</csr:identifier>
           <csr:value>0xa</csr:value>
           <csr:title>Tx FIFO 10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO11</csr:identifier>
           <csr:value>0xb</csr:value>
           <csr:title>Tx FIFO 11</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO12</csr:identifier>
           <csr:value>0xc</csr:value>
           <csr:title>Tx FIFO 12</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO13</csr:identifier>
           <csr:value>0xd</csr:value>
           <csr:title>Tx FIFO 13</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO14</csr:identifier>
           <csr:value>0xe</csr:value>
           <csr:title>Tx FIFO 14</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO15</csr:identifier>
           <csr:value>0xf</csr:value>
           <csr:title>Tx FIFO 15</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Tx FIFO 2</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Tx FIFO 3</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Tx FIFO 4</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Tx FIFO 5</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Tx FIFO 6</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Tx FIFO 7</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO8</csr:identifier>
           <csr:value>0x8</csr:value>
           <csr:title>Tx FIFO 8</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TXFIFO9</csr:identifier>
           <csr:value>0x9</csr:value>
           <csr:title>Tx FIFO 9</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CNAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_CNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_CNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_CNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_CNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_CNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_CNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_CNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_CNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14807</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clear NAK (CNAK)</csr:p>
         <csr:p></csr:p>
         <csr:p>A write to this bit clears the NAK bit for the endpoint.</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Clear NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Clear NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SNAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14833</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Set NAK (SNAK)</csr:p>
         <csr:p></csr:p>
         <csr:p>A write to this bit sets the NAK bit for the endpoint.</csr:p>
         <csr:p></csr:p>
         <csr:p>Using this bit, the application can control the transmission of NAK handshakes on an endpoint. The core can also Set this bit for an endpoint after a SETUP packet is received on that endpoint.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Set NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Set NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SetD0PID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD0PID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14867</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>SetD0PID</csr:p>
         <csr:p> - Set DATA0 PID (SetD0PID)</csr:p>
         <csr:p> -- Applies to interrupt/bulk IN and OUT endpoints only.</csr:p>
         <csr:p> -- Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA0.</csr:p>
         <csr:p> -- This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</csr:p>
         <csr:p>In non-Scatter/Gather DMA mode: Set Even (micro)Frame (SetEvenFr)</csr:p>
         <csr:p> -- Applies to isochronous IN and OUT endpoints only.</csr:p>
         <csr:p> -- Writing to this field sets the Even/Odd (micro)Frame (EO_FrNum) field to even (micro)Frame.</csr:p>
         <csr:p>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is in the transmit descriptor structure. The frame in which to</csr:p>
         <csr:p>receive data is updated in receive descriptor structure.</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disables Set DATA0 PID</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Endpoint Data PID to DATA0)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SetD1PID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_SETD1PID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14899</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>SetD1PID</csr:p>
         <csr:p> - Set DATA1 PID (SetD1PID)</csr:p>
         <csr:p> -- Applies to interrupt and bulk IN and OUT endpoints only.</csr:p>
         <csr:p> -- Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA1.</csr:p>
         <csr:p> -- This field is applicable both for Scatter-Gather DMA mode and non Scatter-Gather DMA mode.</csr:p>
         <csr:p> - Set odd (micro)Frame (SetOddFr)</csr:p>
         <csr:p> -- Applies to isochronous IN and OUT endpoints only.</csr:p>
         <csr:p> -- Writing to this field sets the even and odd (micro)Frame (EO_FrNum) field to odd (micro)Frame.</csr:p>
         <csr:p> -- This field is not applicable for Scatter-Gather DMA mode.</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disables Set DATA1 PID</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enables Set DATA1 PID</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14930</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disable (EPDis)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to stop transmitting/receiving data on an endpoint, even</csr:p>
         <csr:p>before the transfer for that endpoint is complete. The application must wait for the</csr:p>
         <csr:p>Endpoint Disabled interrupt before treating the endpoint as disabled. The core clears</csr:p>
         <csr:p>this bit before setting the Endpoint Disabled interrupt. The application must set this bit</csr:p>
         <csr:p>only if Endpoint Enable is already set for this endpoint.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Disable Endpoint</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Action</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPCTL2_EPENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>14971</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Enable (EPEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled,</csr:p>
         <csr:p> -- For IN endpoints this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</csr:p>
         <csr:p> -- For OUT endpoint it indicates that the descriptor structure and data buffer to receive data is setup.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled such as for buffer-pointer based DMA mode:</csr:p>
         <csr:p> -- For IN endpoints, this bit indicates that data is ready to be transmitted on the endpoint.</csr:p>
         <csr:p> -- For OUT endpoints, this bit indicates that the application has allocated the memory to start receiving data from the USB.</csr:p>
         <csr:p> - The core clears this bit before setting any of the following interrupts on this endpoint:</csr:p>
         <csr:p> -- SETUP Phase Done</csr:p>
         <csr:p> -- Endpoint Disabled</csr:p>
         <csr:p> -- Transfer Completed</csr:p>
         <csr:p>Note: For control endpoints in DMA mode, this bit must be set to be able to transfer SETUP data packets in memory.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable Endpoint</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Action</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPINT2</csr:referenceName>
       <csr:identifier>DIEPINT2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>15332</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x948</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000080</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DIEPINT2</csr:typeName>
        <csr:description>
         <csr:p>Device IN Endpoint 2 Interrupt Register</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferCompl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_XFERCOMPL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15011</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Completed Interrupt (XferCompl)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled</csr:p>
         <csr:p> -- For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</csr:p>
         <csr:p> -- For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is set.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer Complete Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Transfer Complete Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDisbld</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_EPDISBLD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15036</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disabled Interrupt (EPDisbld)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the endpoint is disabled per the application's request.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_AHBERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_AHBERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_AHBERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_AHBERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_AHBERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_AHBERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_AHBERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_AHBERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15063</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>AHB Error (AHBErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB Error interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No AHB Error Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TimeOUT</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TIMEOUT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15090</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Timeout Condition (TimeOUT)</csr:p>
         <csr:p> - In shared TX FIFO mode, applies to non-isochronous IN endpoints only.</csr:p>
         <csr:p> - In dedicated FIFO mode, applies only to Control IN endpoints.</csr:p>
         <csr:p> - In Scatter/Gather DMA mode, the TimeOUT interrupt is not asserted.</csr:p>
         <csr:p>Indicates that the core has detected a timeout condition on the USB for the last IN token on this endpoint.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timeout interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Timeout interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INTknTXFEmp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNTXFEMP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15116</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Token Received When TxFIFO is Empty (INTknTXFEmp)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to non-periodic IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that an IN token was received when the associated TxFIFO (periodic/non-periodic) was empty. This interrupt is asserted on the endpoint for which the IN token was received.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Token Received Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No IN Token Received interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INTknEPMis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INTKNEPMIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15142</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Token Received with EP Mismatch (INTknEPMis)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to non-periodic IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that the data in the top of the non-periodic TxFIFO belongs to an endpoint other than the one for which the IN token was received. This interrupt is asserted on the endpoint for which the IN token was received.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Token Received with EP Mismatch interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No IN Token Received with EP Mismatch interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INEPNakEff</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_INEPNAKEFF_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15177</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint NAK Effective (INEPNakEff)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to periodic IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit can be cleared when the application clears the IN endpoint NAK by writing to DIEPCTLn.CNAK.</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt indicates that the core has sampled the NAK bit</csr:p>
         <csr:p></csr:p>
         <csr:p>Set (either by the application or by the core). The interrupt indicates that the IN endpoint NAK bit Set by the application has taken effect in the core.</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt does not guarantee that a NAK handshake is sent on the USB. A STALL bit takes priority over a NAK bit.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>IN Endpoint NAK Effective interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Endpoint NAK Effective interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TxFEmp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TXFEMP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TXFEMP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TXFEMP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TXFEMP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TXFEMP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TXFEMP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TXFEMP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_TXFEMP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15207</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transmit FIFO Empty (TxFEmp)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is valid only for IN endpoints</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt is asserted when the TxFIFO for this endpoint is</csr:p>
         <csr:p>either half or completely empty. The half or completely empty</csr:p>
         <csr:p>status is determined by the TxFIFO Empty Level bit in the Core</csr:p>
         <csr:p>AHB Configuration register (GAHBCFG.NPTxFEmpLvl)).</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transmit FIFO Empty interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Transmit FIFO Empty interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BNAIntr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BNAINTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BNAINTR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BNAINTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BNAINTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BNAINTR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BNAINTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BNAINTR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BNAINTR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15233</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>BNA (Buffer Not Available) Interrupt (BNAIntr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is valid only when Scatter/Gather DMA mode is enabled.</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when the descriptor accessed is not ready for the Core to process, such as Host busy or DMA done.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>BNA interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No BNA interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktDrpSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_PKTDRPSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15261</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Drop Status (PktDrpSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates to the application that an ISOC OUT packet has been dropped. This</csr:p>
         <csr:p>bit does not have an associated mask bit and does not generate an interrupt.</csr:p>
         <csr:p></csr:p>
         <csr:p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer</csr:p>
         <csr:p>interrupt feature is selected.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Packet Drop Status interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BbleErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BBLEERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BBLEERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BBLEERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BBLEERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BBLEERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BBLEERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BBLEERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_BBLEERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15283</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Interrupt (BbleErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when babble is received for the endpoint.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>BbleErr interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKIntrpt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NAKINTRPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15309</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Interrupt (NAKInterrupt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when a NAK is transmitted or received by the device.</csr:p>
         <csr:p>In case of isochronous IN endpoints the interrupt gets generated when a zero length</csr:p>
         <csr:p>packet is transmitted due to un-availability of data in the TXFifo.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NAK Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NAK interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NYETIntrpt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPINT2_NYETINTRPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15331</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NYET Interrupt (NYETIntrpt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NYET Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NYET interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPTSIZ2</csr:referenceName>
       <csr:identifier>DIEPTSIZ2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>15409</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x950</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DIEPTSIZ2</csr:typeName>
        <csr:description>
         <csr:p>Device IN Endpoint 2 Transfer Size Register</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferSize</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_XFERSIZE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15358</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Size (XferSize)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the transfer size in bytes for endpoint 0. The core</csr:p>
         <csr:p>interrupts the application only after it has exhausted the transfer</csr:p>
         <csr:p>size amount of data. The transfer size can be Set to the</csr:p>
         <csr:p>maximum packet size of the endpoint, to be interrupted at the</csr:p>
         <csr:p>end of each packet.</csr:p>
         <csr:p></csr:p>
         <csr:p>The core decrements this field every time a packet from the</csr:p>
         <csr:p>external memory is written to the TxFIFO.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_PKTCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15371</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Count (PktCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the total number of USB packets that constitute the Transfer Size amount of data for endpoint 0.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is decremented every time a packet (maximum size or short packet) is read from the TxFIFO.</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MC</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_MC_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_MC_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_MC_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_MC_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_MC_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_MC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_MC_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPTSIZ2_MC_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15408</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>MC</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>For periodic IN endpoints, this field indicates the number of packets that must be transmitted per microframe on the USB. The core uses this field to calculate the data PID for isochronous IN endpoints. </csr:p>
         <csr:p> - 2'b01: 1 packet </csr:p>
         <csr:p> - 2'b10: 2 packets </csr:p>
         <csr:p> - 2'b11: 3 packets </csr:p>
         <csr:p>For non-periodic IN endpoints, this field is valid only in Internal DMA mode. It specifies the number of packets the core must fetchfor an IN endpoint before it switches to the endpoint pointed to by the Next Endpoint field of the Device Endpoint-n Control register (DIEPCTLn.NextEp)</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>PACKETONE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>1 packet</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PACKETTHREE</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>3 packets</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PACKETTWO</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>2 packets</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DIEPDMA2</csr:referenceName>
       <csr:identifier>DIEPDMA2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>15441</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x954</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DIEPDMA2</csr:typeName>
        <csr:description>
         <csr:p>Device IN Endpoint 2 DMA Address Register</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMAAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DIEPDMA2_DMAADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15440</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Holds the start address of the external memory for storing or fetching endpoint</csr:p>
         <csr:p>data.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: For control endpoints, this field stores control OUT data packets as well as</csr:p>
         <csr:p>SETUP transaction data packets. When more than three SETUP packets are</csr:p>
         <csr:p>received back-to-back, the SETUP data packet in the memory is overwritten.</csr:p>
         <csr:p></csr:p>
         <csr:p>This register is incremented on every AHB transaction. The application can give</csr:p>
         <csr:p>only a DWORD-aligned address.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DTXFSTS2</csr:referenceName>
       <csr:identifier>DTXFSTS2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>15475</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x958</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DTXFSTS2</csr:typeName>
        <csr:description>
         <csr:p>Device IN Endpoint Transmit FIFO Status Register 2</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INEPTxFSpcAvail</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DTXFSTS2_INEPTXFSPCAVAIL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15474</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>IN Endpoint TxFIFO Space Avail (INEPTxFSpcAvail)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the amount of free space available in the Endpoint TxFIFO.</csr:p>
         <csr:p></csr:p>
         <csr:p>Values are in terms of 32-bit words.</csr:p>
         <csr:p> - 16'h0: Endpoint TxFIFO is full</csr:p>
         <csr:p> - 16'h1: 1 word available</csr:p>
         <csr:p> - 16'h2: 2 words available</csr:p>
         <csr:p> - 16'hn: n words available (where 0  n  32,768)</csr:p>
         <csr:p> - 16'h8000: 32,768 words available</csr:p>
         <csr:p> - Others: Reserved</csr:p>
         <csr:p>In DRD configurations (OTG_MODE = 0, 1, or 2) with dynamic fifo sizing feature enabled (OTG_DFIFO_DYNAMIC=1), the value of this field is,</csr:p>
         <csr:p> - the maximum value of (OTG_TX_HNPERIO_DFIFO_DEPTH, OTG_TX_DINEP_DFIFO_DEPTH_0) during reset, and </csr:p>
         <csr:p> - OTG_TX_DINEP_DFIFO_DEPTH_0, immediately after reset deassertion</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPCTL0</csr:referenceName>
       <csr:identifier>DOEPCTL0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>15735</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB00</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00008000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DOEPCTL0</csr:typeName>
        <csr:description>
         <csr:p>Device Control OUT Endpoint 0 Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MPS</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_MPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_MPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_MPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_MPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_MPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_MPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_MPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_MPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15512</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Packet Size (MPS)</csr:p>
         <csr:p></csr:p>
         <csr:p>The maximum packet size for control OUT endpoint 0 is the same as what is programmed in control IN Endpoint 0.</csr:p>
         <csr:p> - 2'b00: 64 bytes</csr:p>
         <csr:p> - 2'b01: 32 bytes</csr:p>
         <csr:p> - 2'b10: 16 bytes</csr:p>
         <csr:p> - 2'b11: 8 bytes</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BYTE16</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>16 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BYTE32</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>32 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BYTE64</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>64 bytes</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BYTE8</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>8 bytes</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>14</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>USBActEP</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_USBACTEP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15531</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>USB Active Endpoint (USBActEP)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is always set to 1, indicating that a control endpoint 0 is always active in all configurations and interfaces.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>USB Active Endpoint 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_NAKSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15572</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Status (NAKSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the following:</csr:p>
         <csr:p> - 1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</csr:p>
         <csr:p> - 1'b1: The core is transmitting NAK handshakes on this endpoint.</csr:p>
         <csr:p>When either the application or the core sets this bit, the core</csr:p>
         <csr:p>stops receiving data, even If there is space in the RxFIFO to</csr:p>
         <csr:p>accommodate the incoming packet. Irrespective of this bit's</csr:p>
         <csr:p>setting, the core always responds to SETUP data packets with</csr:p>
         <csr:p>an ACK handshake.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
The core is transmitting NAK handshakes on this endpoint
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
The core is transmitting non-NAK handshakes based on the FIFO status
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPType</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPTYPE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15589</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Type (EPType)</csr:p>
         <csr:p></csr:p>
         <csr:p>Hardcoded to 2'b00 for control.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Endpoint Control 0</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Snp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15607</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>RESERVED</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Reserved 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Reserved 1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Stall</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_STALL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_STALL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_STALL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_STALL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_STALL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_STALL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_STALL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_STALL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15636</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>STALL Handshake (Stall)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application can only set this bit, and the core clears it, when</csr:p>
         <csr:p>a SETUP token is received for this endpoint. If a NAK bit or</csr:p>
         <csr:p>Global OUT NAK is Set along with this bit, the STALL bit takes</csr:p>
         <csr:p>priority. Irrespective of this bit's setting, the core always</csr:p>
         <csr:p>responds to SETUP data packets with an ACK handshake.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Stall Handshake</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Stall</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>25</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CNAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_CNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_CNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_CNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_CNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_CNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_CNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_CNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_CNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15657</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clear NAK (CNAK)</csr:p>
         <csr:p></csr:p>
         <csr:p>A write to this bit clears the NAK bit for the endpoint.</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CLEAR</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Clear NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOCLEAR</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No action</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SNAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_SNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15682</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Set NAK (SNAK)</csr:p>
         <csr:p></csr:p>
         <csr:p>A write to this bit sets the NAK bit for the endpoint.</csr:p>
         <csr:p>Using this bit, the application can control the transmission of NAK handshakes on an endpoint.</csr:p>
         <csr:p>The core can also set bit on a Transfer Completed interrupt, or after a SETUP is received on the endpoint.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOSET</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No action</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SET</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Set NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>29</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15699</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disable (EPDis)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application cannot disable control OUT endpoint 0.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Endpoint disable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL0_EPENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15734</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Enable (EPEna)</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled, for OUT endpoints this bit indicates that the descriptor structure and data buffer to receive data is setup.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is disabled (such as for buffer-pointer based DMA mode)this bit indicates that the application has allocated the memory to start receiving data from the USB.</csr:p>
         <csr:p> - The core clears this bit before setting any of the following interrupts on this endpoint:</csr:p>
         <csr:p> -- SETUP Phase Done</csr:p>
         <csr:p> -- Endpoint Disabled</csr:p>
         <csr:p> -- Transfer Completed</csr:p>
         <csr:p>Note: In DMA mode, this bit must be set for the core to transfer SETUP data packets into memory and it will not be cleared on Transfer Completed interrupt of SETUP packet.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable Endpoint</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No action</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPINT0</csr:referenceName>
       <csr:identifier>DOEPINT0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>16110</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB08</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DOEPINT0</csr:typeName>
        <csr:description>
         <csr:p>Device OUT Endpoint 0 Interrupt Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferCompl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_XFERCOMPL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15774</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Completed Interrupt (XferCompl)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>When Scatter/Gather DMA mode is enabled</csr:p>
         <csr:p> - For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</csr:p>
         <csr:p> - For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is Set.</csr:p>
         <csr:p>Note: In DMA mode, this bit must be set for the core to transfer SETUP data packets into memory. When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer Complete Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Transfer Complete Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDisbld</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_EPDISBLD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15798</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disabled Interrupt (EPDisbld)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the endpoint is disabled per the application's request.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_AHBERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_AHBERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_AHBERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_AHBERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_AHBERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_AHBERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_AHBERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_AHBERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15825</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>AHB Error (AHBErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB Error interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No AHB Error Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SetUp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_SETUP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_SETUP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_SETUP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_SETUP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_SETUP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_SETUP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_SETUP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_SETUP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15852</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>SETUP Phase Done (SetUp)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to control OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that the SETUP phase for the control endpoint is</csr:p>
         <csr:p>complete and no more back-to-back SETUP packets were</csr:p>
         <csr:p>received for the current control transfer. On this interrupt, the</csr:p>
         <csr:p>application can decode the received SETUP data packet.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SETUP Phase Done</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No SETUP Phase Done</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OUTTknEPdis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_OUTTKNEPDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15877</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OUT Token Received When Endpoint Disabled (OUTTknEPdis)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies only to control OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that an OUT token was received when the endpoint</csr:p>
         <csr:p>was not yet enabled. This interrupt is asserted on the endpoint for which the OUT token was received.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>OUT Token Received When Endpoint Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No OUT Token Received When Endpoint Disabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>StsPhseRcvd</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STSPHSERCVD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15914</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Status Phase Received for Control Write (StsPhseRcvd)</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt is valid only for Control OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt is generated only after the core has transferred all</csr:p>
         <csr:p>the data that the host has sent during the data phase of a control</csr:p>
         <csr:p>write transfer, to the system memory buffer.</csr:p>
         <csr:p></csr:p>
         <csr:p>The interrupt indicates to the application that the host has</csr:p>
         <csr:p>switched from data phase to the status phase of a Control Write</csr:p>
         <csr:p>transfer. The application can use this interrupt to ACK or STALL</csr:p>
         <csr:p>the Status phase, after it has decoded the data phase. This is</csr:p>
         <csr:p>applicable only in case of Scatter Gather DMA mode.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Status Phase Received for Control Write</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Status Phase Received for Control Write</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Back2BackSETup</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BACK2BACKSETUP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15941</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Back-to-Back SETUP Packets Received (Back2BackSETup)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to Control OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the core has received more than three</csr:p>
         <csr:p>back-to-back SETUP packets for this particular endpoint. For</csr:p>
         <csr:p>information about handling this interrupt,</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Back-to-Back SETUP Packets Received</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Back-to-Back SETUP Packets Received</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>8</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BNAIntr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BNAINTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BNAINTR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BNAINTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BNAINTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BNAINTR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BNAINTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BNAINTR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BNAINTR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15968</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>BNA (Buffer Not Available) Interrupt (BNAIntr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is valid only when Scatter/Gather DMA mode is enabled.</csr:p>
         <csr:p>The core generates this interrupt when the descriptor accessed</csr:p>
         <csr:p>is not ready for the core to process, such as Host busy or DMA</csr:p>
         <csr:p>done.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>BNA interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No BNA interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktDrpSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_PKTDRPSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>15996</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Drop Status (PktDrpSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates to the application that an ISOC OUT packet has been dropped. This</csr:p>
         <csr:p>bit does not have an associated mask bit and does not generate an interrupt.</csr:p>
         <csr:p></csr:p>
         <csr:p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer</csr:p>
         <csr:p>interrupt feature is selected.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Packet Drop Status interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BbleErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BBLEERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BBLEERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BBLEERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BBLEERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BBLEERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BBLEERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BBLEERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_BBLEERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16018</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Interrupt (BbleErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when babble is received for the endpoint.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>BbleErr interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No BbleErr interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKIntrpt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NAKINTRPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16044</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Interrupt (NAKInterrupt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when a NAK is transmitted or received by the device.</csr:p>
         <csr:p>In case of isochronous IN endpoints the interrupt gets generated when a zero length</csr:p>
         <csr:p>packet is transmitted due to un-availability of data in the TXFifo.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NAK Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NAK interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NYETIntrpt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_NYETINTRPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16066</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NYET Interrupt (NYETIntrpt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NYET Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NYET interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>StupPktRcvd</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT0_STUPPKTRCVD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16109</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Setup Packet Received</csr:p>
         <csr:p></csr:p>
         <csr:p>Applicable for Control OUT Endpoints in only in the Buffer DMA Mode</csr:p>
         <csr:p></csr:p>
         <csr:p>Set by the controller, this bit indicates that this buffer holds 8 bytes of</csr:p>
         <csr:p>setup data. There is only one Setup packet per buffer. On receiving a</csr:p>
         <csr:p>Setup packet, the controller closes the buffer and disables the</csr:p>
         <csr:p>corresponding endpoint. The application has to re-enable the endpoint to</csr:p>
         <csr:p>receive any OUT data for the Control Transfer and reprogram the buffer</csr:p>
         <csr:p>start address.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: Because of the above behavior, the controller can receive any</csr:p>
         <csr:p>number of back to back setup packets and one buffer for every setup</csr:p>
         <csr:p>packet is used.</csr:p>
         <csr:p> - 1'b0: No Setup packet received</csr:p>
         <csr:p> - 1'b1: Setup packet received</csr:p>
         <csr:p>Reset: 1'b0</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOT_RCVD</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Setup packet received</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RCVD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Setup packet received</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPTSIZ0</csr:referenceName>
       <csr:identifier>DOEPTSIZ0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>16172</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DOEPTSIZ0</csr:typeName>
        <csr:description>
         <csr:p>Device OUT Endpoint 0 Transfer Size Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferSize</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_XFERSIZE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16133</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Size (XferSize)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the transfer size in bytes for endpoint 0. The core</csr:p>
         <csr:p>interrupts the application only after it has exhausted the transfer</csr:p>
         <csr:p>size amount of data. The transfer size can be Set to the</csr:p>
         <csr:p>maximum packet size of the endpoint, to be interrupted at the</csr:p>
         <csr:p>end of each packet.</csr:p>
         <csr:p></csr:p>
         <csr:p>The core decrements this field every time a packet is read from</csr:p>
         <csr:p>the RxFIFO and written to the external memory.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>18</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_PKTCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16143</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Count (PktCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is decremented to zero after a packet is written into the RxFIFO.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>28</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SUPCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ0_SUPCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16171</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>SETUP Packet Count (SUPCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field specifies the number of back-to-back SETUP data packets the endpoint can receive.</csr:p>
         <csr:p> - 2'b01: 1 packet</csr:p>
         <csr:p> - 2'b10: 2 packets</csr:p>
         <csr:p> - 2'b11: 3 packets</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ONEPACKET</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>1 packet</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>THREEPACKET</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>3 packets</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TWOPACKET</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>2 packets</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPDMA0</csr:referenceName>
       <csr:identifier>DOEPDMA0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>16200</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DOEPDMA0</csr:typeName>
        <csr:description>
         <csr:p>Device OUT Endpoint 0 DMA Address Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMAAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA0_DMAADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16199</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Holds the start address of the external memory for storing or fetching endpoint</csr:p>
         <csr:p>data.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: For control endpoints, this field stores control OUT data packets as well as</csr:p>
         <csr:p>SETUP transaction data packets. When more than three SETUP packets are</csr:p>
         <csr:p>received back-to-back, the SETUP data packet in the memory is overwritten.</csr:p>
         <csr:p></csr:p>
         <csr:p>This register is incremented on every AHB transaction. The application can give</csr:p>
         <csr:p>only a DWORD-aligned address.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPCTL1</csr:referenceName>
       <csr:identifier>DOEPCTL1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>16629</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DOEPCTL1</csr:typeName>
        <csr:description>
         <csr:p>Device Control OUT Endpoint 1 Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MPS</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_MPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_MPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_MPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_MPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_MPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_MPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_MPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_MPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16214</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Packet Size (MPS)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application must program this field with the maximum packet size for the current</csr:p>
         <csr:p>logical endpoint. This value is in bytes.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>14</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>USBActEP</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_USBACTEP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16240</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>USB Active Endpoint (USBActEP)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates whether this endpoint is active in the current configuration and interface. The</csr:p>
         <csr:p>core clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After</csr:p>
         <csr:p>receiving the SetConfiguration and SetInterface commands, the application must</csr:p>
         <csr:p>program endpoint registers accordingly and set this bit.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>USB Active Endpoint</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DPID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_DPID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_DPID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_DPID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_DPID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_DPID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_DPID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_DPID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_DPID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16296</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Data PID (DPID)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to interrupt/bulk IN and OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Contains the PID of the packet to be received or transmitted on this endpoint. The</csr:p>
         <csr:p>application must program the PID of the first packet to be received or transmitted on</csr:p>
         <csr:p>this endpoint, after the endpoint is activated. The applications use the SetD1PID and</csr:p>
         <csr:p>SetD0PID fields of this register to program either DATA0 or DATA1 PID.</csr:p>
         <csr:p> - 1'b0: DATA0</csr:p>
         <csr:p> - 1'b1: DATA1</csr:p>
         <csr:p>This field is applicable for both Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: 1'b0</csr:p>
         <csr:p></csr:p>
         <csr:p>Even/Odd (Micro)Frame (EO_FrNum)</csr:p>
         <csr:p></csr:p>
         <csr:p>In non-Scatter/Gather DMA mode:</csr:p>
         <csr:p> - Applies to isochronous IN and OUT endpoints only.</csr:p>
         <csr:p> - Indicates the (micro)frame number in which the core transmits/receives isochronous data for this endpoint. The application must program the even/odd (micro)frame number in which it intends to transmit/receive isochronous data for this endpoint using the SetEvnFr and SetOddFr fields in this register.</csr:p>
         <csr:p> -- 1'b0: Even (micro)frame</csr:p>
         <csr:p> -- 1'b1: Odd (micro)frame</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is provided in the transmit descriptor structure. The frame in which data is received is updated in receive descriptor structure.</csr:p>
         <csr:p>Reset: 1'b0</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Endpoint Data PID active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Endpoint Data PID not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_NAKSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16340</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Status (NAKSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the following:</csr:p>
         <csr:p> - 1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</csr:p>
         <csr:p> - 1'b1: The core is transmitting NAK handshakes on this endpoint.</csr:p>
         <csr:p>When either the application or the core sets this bit:</csr:p>
         <csr:p> - The core stops receiving any data on an OUT endpoint, even if there is space in the RxFIFO to accommodate the incoming packet.</csr:p>
         <csr:p> - For non-isochronous IN endpoints: The core stops transmitting any data on an IN endpoint, even if there data is available in the TxFIFO.</csr:p>
         <csr:p> - For isochronous IN endpoints: The core sends out a zero-length data packet, even if there data is available in the TxFIFO.</csr:p>
         <csr:p>Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NAK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
The core is transmitting NAK handshakes on this endpoint
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NONNAK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
The core is transmitting non-NAK handshakes based on the FIFO status
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPType</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPTYPE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16373</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Type (EPType)</csr:p>
         <csr:p></csr:p>
         <csr:p>This is the transfer type supported by this logical endpoint.</csr:p>
         <csr:p> - 2'b00: Control</csr:p>
         <csr:p> - 2'b01: Isochronous</csr:p>
         <csr:p> - 2'b10: Bulk</csr:p>
         <csr:p> - 2'b11: Interrupt</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BULK</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Bulk</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONTROL</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Control</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTERRUPT</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ISOCHRONOUS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Isochronous</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Snp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16391</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>RESERVED</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Reserved 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Reserved 1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Stall</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_STALL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_STALL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_STALL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_STALL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_STALL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_STALL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_STALL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_STALL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16432</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>STALL Handshake (Stall)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to non-control, non-isochronous IN and OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to stall all tokens from the USB host to this endpoint. If a</csr:p>
         <csr:p>NAK bit, Global Non-periodic IN NAK, or Global OUT NAK is set along with this bit, the</csr:p>
         <csr:p>STALL bit takes priority. Only the application can clear this bit, never the core.</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to control endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application can only set this bit, and the core clears it, when a SETUP token is</csr:p>
         <csr:p>received for this endpoint. If a NAK bit, Global Non-periodic IN NAK, or Global OUT</csr:p>
         <csr:p>NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's</csr:p>
         <csr:p>setting, the core always responds to SETUP data packets with an ACK handshake.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>STALL All Active Tokens</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>STALL All non-active tokens</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>25</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CNAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_CNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_CNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_CNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_CNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_CNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_CNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_CNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_CNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16453</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Clear NAK (CNAK)</csr:p>
         <csr:p>A write to this bit clears the NAK bit for the endpoint.</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Clear NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Clear NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SNAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16481</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Set NAK (SNAK)</csr:p>
         <csr:p></csr:p>
         <csr:p>A write to this bit sets the NAK bit for the endpoint.</csr:p>
         <csr:p></csr:p>
         <csr:p>Using this bit, the application can control the transmission of NAK</csr:p>
         <csr:p>handshakes on an endpoint. The core can also set this bit for an</csr:p>
         <csr:p>endpoint after a SETUP packet is received on that endpoint.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Set NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Set NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SetD0PID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD0PID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16519</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Set DATA0 PID (SetD0PID)</csr:p>
         <csr:p> - Applies to interrupt/bulk IN and OUT endpoints only.</csr:p>
         <csr:p> - Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA0.</csr:p>
         <csr:p> - This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</csr:p>
         <csr:p>Reset: 1'b0</csr:p>
         <csr:p></csr:p>
         <csr:p>In non-Scatter/Gather DMA mode: Set Even (micro)frame (SetEvenFr)</csr:p>
         <csr:p> - Applies to isochronous IN and OUT endpoints only.</csr:p>
         <csr:p> - Writing to this field sets the Even/Odd (micro)frame (EO_FrNum) field to even (micro)frame.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is in the transmit descriptor structure. The frame in which to receive data is updated in receive descriptor structure.</csr:p>
         <csr:p>Reset: 1'b0</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disables Set DATA0 PID or Do not force Even Frame</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Set Endpoint Data PID to DATA0 or Sets EO_FrNum field to odd &lt;ct:DWC_DESIGN_ID==1&gt;frame&lt;/ct&gt;&lt;ct:DWC_DESIGN_ID!=1&gt;(micro)Frame&lt;/ct&gt;</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SetD1PID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_SETD1PID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16553</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Set DATA1 PID (SetD1PID)</csr:p>
         <csr:p> - Applies to interrupt and bulk IN and OUT endpoints only.</csr:p>
         <csr:p> - Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA1.</csr:p>
         <csr:p> - This field is applicable both for scatter-gather DMA mode and non scatter-gather DMA mode.</csr:p>
         <csr:p>Reset: 1'b0</csr:p>
         <csr:p></csr:p>
         <csr:p>Set Odd (micro)frame (SetOddFr)</csr:p>
         <csr:p> - Applies to isochronous IN and OUT endpoints only.</csr:p>
         <csr:p> - Writing to this field sets the even and odd (micro)frame (EO_FrNum) field to odd (micro)frame.</csr:p>
         <csr:p>Reset: 1'b0</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disables Set DATA1 PID or Do not force Odd Frame</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Set Endpoint Data PID to DATA1 or Sets EO_FrNum field to odd &lt;ct:DWC_DESIGN_ID==1&gt;frame&lt;/ct&gt;&lt;ct:DWC_DESIGN_ID!=1&gt;(micro)Frame&lt;/ct&gt;</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16584</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disable (EPDis)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to stop transmitting/receiving data on an endpoint, even</csr:p>
         <csr:p>before the transfer for that endpoint is complete. The application must wait for the</csr:p>
         <csr:p>Endpoint Disabled interrupt before treating the endpoint as disabled. The core clears</csr:p>
         <csr:p>this bit before setting the Endpoint Disabled interrupt. The application must set this bit</csr:p>
         <csr:p>only if Endpoint Enable is already set for this endpoint.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Disable Endpoint</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Action</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL1_EPENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16628</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Enable (EPEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>When Scatter/Gather DMA mode is enabled,</csr:p>
         <csr:p> - For IN endpoints this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</csr:p>
         <csr:p> - For OUT endpoint it indicates that the descriptor structure and data buffer to receive data is setup.</csr:p>
         <csr:p>When Scatter/Gather DMA mode is enabled such as for buffer-pointer based DMA mode:</csr:p>
         <csr:p> - For IN endpoints, this bit indicates that data is ready to be transmitted on the endpoint.</csr:p>
         <csr:p> - For OUT endpoints, this bit indicates that the application has allocated the memory to start receiving data from the USB.</csr:p>
         <csr:p>The core clears this bit before setting any of the following interrupts on this endpoint:</csr:p>
         <csr:p> - SETUP Phase Done</csr:p>
         <csr:p> - Endpoint Disabled</csr:p>
         <csr:p> - Transfer Completed </csr:p>
         <csr:p>Note: For control endpoints in DMA mode, this bit must be set for the core to transfer SETUP data packets into memory and it will not be cleared on Transfer Completed interrupt of SETUP packet.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable Endpoint</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Action</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPINT1</csr:referenceName>
       <csr:identifier>DOEPINT1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>17003</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB28</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DOEPINT1</csr:typeName>
        <csr:description>
         <csr:p>Device OUT Endpoint 1 Interrupt Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferCompl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_XFERCOMPL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16665</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Completed Interrupt (XferCompl)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled</csr:p>
         <csr:p> -- For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</csr:p>
         <csr:p> -- For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is Set.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer Complete Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Transfer Complete Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDisbld</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_EPDISBLD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16689</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disabled Interrupt (EPDisbld)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the endpoint is disabled per the application's request.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_AHBERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_AHBERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_AHBERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_AHBERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_AHBERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_AHBERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_AHBERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_AHBERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16716</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>AHB Error (AHBErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB Error interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No AHB Error Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SetUp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_SETUP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_SETUP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_SETUP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_SETUP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_SETUP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_SETUP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_SETUP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_SETUP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16743</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>SETUP Phase Done (SetUp)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to control OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that the SETUP phase for the control endpoint is</csr:p>
         <csr:p>complete and no more back-to-back SETUP packets were</csr:p>
         <csr:p>received for the current control transfer. On this interrupt, the</csr:p>
         <csr:p>application can decode the received SETUP data packet.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SETUP Phase Done</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No SETUP Phase Done</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OUTTknEPdis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_OUTTKNEPDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16768</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OUT Token Received When Endpoint Disabled (OUTTknEPdis)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies only to control OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that an OUT token was received when the endpoint was not yet enabled. This interrupt is asserted on the endpoint for which the OUT token was received.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>OUT Token Received When Endpoint Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No OUT Token Received When Endpoint Disabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>StsPhseRcvd</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STSPHSERCVD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16805</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Status Phase Received for Control Write (StsPhseRcvd)</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt is valid only for Control OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt is generated only after the core has transferred all</csr:p>
         <csr:p>the data that the host has sent during the data phase of a control</csr:p>
         <csr:p>write transfer, to the system memory buffer.</csr:p>
         <csr:p></csr:p>
         <csr:p>The interrupt indicates to the application that the host has</csr:p>
         <csr:p>switched from data phase to the status phase of a Control Write</csr:p>
         <csr:p>transfer. The application can use this interrupt to ACK or STALL</csr:p>
         <csr:p>the Status phase, after it has decoded the data phase. This is</csr:p>
         <csr:p>applicable only in Case of Scatter Gather DMA mode.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Status Phase Received for Control Write</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Status Phase Received for Control Write</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Back2BackSETup</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BACK2BACKSETUP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16832</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Back-to-Back SETUP Packets Received (Back2BackSETup)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to Control OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the core has received more than three</csr:p>
         <csr:p>back-to-back SETUP packets for this particular endpoint. For</csr:p>
         <csr:p>information about handling this interrupt,</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Back-to-Back SETUP Packets Received</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Back-to-Back SETUP Packets Received</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>8</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BNAIntr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BNAINTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BNAINTR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BNAINTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BNAINTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BNAINTR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BNAINTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BNAINTR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BNAINTR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16860</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>BNA (Buffer Not Available) Interrupt (BNAIntr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is valid only when Scatter/Gather DMA mode is enabled.</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when the descriptor accessed</csr:p>
         <csr:p>is not ready for the Core to process, such as Host busy or DMA</csr:p>
         <csr:p>done</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>BNA interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No BNA interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktDrpSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_PKTDRPSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16888</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Drop Status (PktDrpSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates to the application that an ISOC OUT packet has been dropped. This</csr:p>
         <csr:p>bit does not have an associated mask bit and does not generate an interrupt.</csr:p>
         <csr:p></csr:p>
         <csr:p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer</csr:p>
         <csr:p>interrupt feature is selected.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Packet Drop Status interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BbleErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BBLEERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BBLEERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BBLEERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BBLEERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BBLEERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BBLEERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BBLEERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_BBLEERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16910</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Interrupt (BbleErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when babble is received for the endpoint.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>BbleErr interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No BbleErr interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKIntrpt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NAKINTRPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16937</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Interrupt (NAKInterrupt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when a NAK is transmitted or received by the device.</csr:p>
         <csr:p></csr:p>
         <csr:p>In case of isochronous IN endpoints the interrupt gets generated when a zero length</csr:p>
         <csr:p>packet is transmitted due to un-availability of data in the TXFifo.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NAK Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NAK interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NYETIntrpt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_NYETINTRPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>16959</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NYET Interrupt (NYETIntrpt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NYET Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NYET interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>StupPktRcvd</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT1_STUPPKTRCVD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17002</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Setup Packet Received</csr:p>
         <csr:p></csr:p>
         <csr:p>Applicable for Control OUT Endpoints in only in the Buffer DMA Mode</csr:p>
         <csr:p></csr:p>
         <csr:p>Set by the controller, this bit indicates that this buffer holds 8 bytes of</csr:p>
         <csr:p>setup data. There is only one Setup packet per buffer. On receiving a</csr:p>
         <csr:p>Setup packet, the controller closes the buffer and disables the</csr:p>
         <csr:p>corresponding endpoint. The application has to re-enable the endpoint to</csr:p>
         <csr:p>receive any OUT data for the Control Transfer and reprogram the buffer</csr:p>
         <csr:p>start address.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: Because of the above behavior, the controller can receive any</csr:p>
         <csr:p>number of back to back setup packets and one buffer for every setup</csr:p>
         <csr:p>packet is used.</csr:p>
         <csr:p> - 1'b0: No Setup packet received</csr:p>
         <csr:p> - 1'b1: Setup packet received</csr:p>
         <csr:p>Reset: 1'b0</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOT_RCVD</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Setup packet received</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RCVD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Setup packet received</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPTSIZ1</csr:referenceName>
       <csr:identifier>DOEPTSIZ1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>17081</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB30</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DOEPTSIZ1</csr:typeName>
        <csr:description>
         <csr:p>Device OUT Endpoint 1 Transfer Size Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferSize</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_XFERSIZE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17026</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Size (XferSize)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the transfer size in bytes for endpoint 0. The core</csr:p>
         <csr:p>interrupts the application only after it has exhausted the transfer</csr:p>
         <csr:p>size amount of data. The transfer size can be Set to the</csr:p>
         <csr:p>maximum packet size of the endpoint, to be interrupted at the</csr:p>
         <csr:p>end of each packet.</csr:p>
         <csr:p></csr:p>
         <csr:p>The core decrements this field every time a packet is read from</csr:p>
         <csr:p>the RxFIFO and written to the external memory.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_PKTCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17035</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Count (PktCnt)</csr:p>
         <csr:p>This field is decremented to zero after a packet is written into the RxFIFO.</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RxDPID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ1_RXDPID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17080</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>RxDPID</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to isochronous OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>This is the data PID received in the last packet for this endpoint.</csr:p>
         <csr:p> - 2'b00: DATA0</csr:p>
         <csr:p> - 2'b01: DATA2</csr:p>
         <csr:p> - 2'b10: DATA1</csr:p>
         <csr:p> - 2'b11: MDATA</csr:p>
         <csr:p>SETUP Packet Count (SUPCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to control OUT Endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field specifies the number of back-to-back SETUP data</csr:p>
         <csr:p>packets the endpoint can receive.</csr:p>
         <csr:p> - 2'b01: 1 packet</csr:p>
         <csr:p> - 2'b10: 2 packets</csr:p>
         <csr:p> - 2'b11: 3 packets</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DATA0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA1PACKET2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>DATA1 or 2 packets</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA2PACKET1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DATA2 or 1 packet</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MDATAPACKET3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>MDATA or 3 packets</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPDMA1</csr:referenceName>
       <csr:identifier>DOEPDMA1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>17109</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB34</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DOEPDMA1</csr:typeName>
        <csr:description>
         <csr:p>Device OUT Endpoint 1 DMA Address Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMAAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA1_DMAADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17108</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Holds the start address of the external memory for storing or fetching endpoint</csr:p>
         <csr:p>data.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: For control endpoints, this field stores control OUT data packets as well as</csr:p>
         <csr:p>SETUP transaction data packets. When more than three SETUP packets are</csr:p>
         <csr:p>received back-to-back, the SETUP data packet in the memory is overwritten.</csr:p>
         <csr:p></csr:p>
         <csr:p>This register is incremented on every AHB transaction. The application can give</csr:p>
         <csr:p>only a DWORD-aligned address.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPCTL2</csr:referenceName>
       <csr:identifier>DOEPCTL2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>17538</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DOEPCTL2</csr:typeName>
        <csr:description>
         <csr:p>Device Control OUT Endpoint 2 Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MPS</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_MPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_MPS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_MPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_MPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_MPS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_MPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_MPS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_MPS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17123</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Packet Size (MPS)</csr:p>
         <csr:p></csr:p>
         <csr:p>The application must program this field with the maximum packet size for the current</csr:p>
         <csr:p>logical endpoint. This value is in bytes.</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>14</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>USBActEP</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_USBACTEP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17149</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>USB Active Endpoint (USBActEP)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates whether this endpoint is active in the current configuration and interface. The</csr:p>
         <csr:p>core clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After</csr:p>
         <csr:p>receiving the SetConfiguration and SetInterface commands, the application must</csr:p>
         <csr:p>program endpoint registers accordingly and set this bit.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>USB Active Endpoint</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DPID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_DPID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_DPID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_DPID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_DPID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_DPID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_DPID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_DPID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_DPID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17205</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Data PID (DPID)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to interrupt/bulk IN and OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Contains the PID of the packet to be received or transmitted on this endpoint. The</csr:p>
         <csr:p>application must program the PID of the first packet to be received or transmitted on</csr:p>
         <csr:p>this endpoint, after the endpoint is activated. The applications use the SetD1PID and</csr:p>
         <csr:p>SetD0PID fields of this register to program either DATA0 or DATA1 PID.</csr:p>
         <csr:p> - 1'b0: DATA0</csr:p>
         <csr:p> - 1'b1: DATA1</csr:p>
         <csr:p>This field is applicable for both Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>Reset: 1'b0</csr:p>
         <csr:p></csr:p>
         <csr:p>Even/Odd (Micro)Frame (EO_FrNum)</csr:p>
         <csr:p></csr:p>
         <csr:p>In non-Scatter/Gather DMA mode:</csr:p>
         <csr:p> - Applies to isochronous IN and OUT endpoints only.</csr:p>
         <csr:p> - Indicates the (micro)frame number in which the core transmits/receives isochronous data for this endpoint. The application must program the even/odd (micro)frame number in which it intends to transmit/receive isochronous data for this endpoint using the SetEvnFr and SetOddFr fields in this register.</csr:p>
         <csr:p> -- 1'b0: Even (micro)frame</csr:p>
         <csr:p> -- 1'b1: Odd (micro)frame</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is provided in the transmit descriptor structure. The frame in which data is received is updated in receive descriptor structure.</csr:p>
         <csr:p>Reset: 1'b0</csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Endpoint Data PID active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Endpoint Data PID not active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_NAKSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17249</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Status (NAKSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the following:</csr:p>
         <csr:p> - 1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</csr:p>
         <csr:p> - 1'b1: The core is transmitting NAK handshakes on this endpoint.</csr:p>
         <csr:p>When either the application or the core sets this bit:</csr:p>
         <csr:p> - The core stops receiving any data on an OUT endpoint, even if there is space in the RxFIFO to accommodate the incoming packet.</csr:p>
         <csr:p> - For non-isochronous IN endpoints: The core stops transmitting any data on an IN endpoint, even if there data is available in the TxFIFO.</csr:p>
         <csr:p> - For isochronous IN endpoints: The core sends out a zero-length data packet, even if there data is available in the TxFIFO.</csr:p>
         <csr:p>Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NAK</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>
The core is transmitting NAK handshakes on this endpoint
</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NONNAK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>
The core is transmitting non-NAK handshakes based on the FIFO status
</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPType</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPTYPE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17282</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Type (EPType)</csr:p>
         <csr:p></csr:p>
         <csr:p>This is the transfer type supported by this logical endpoint.</csr:p>
         <csr:p> - 2'b00: Control</csr:p>
         <csr:p> - 2'b01: Isochronous</csr:p>
         <csr:p> - 2'b10: Bulk</csr:p>
         <csr:p> - 2'b11: Interrupt</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BULK</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Bulk</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CONTROL</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Control</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INTERRUPT</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ISOCHRONOUS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Isochronous</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Snp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17300</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>RESERVED</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESERVED0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Reserved 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESERVED1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Reserved 1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Stall</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_STALL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_STALL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_STALL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_STALL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_STALL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_STALL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_STALL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_STALL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17341</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>STALL Handshake (Stall)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to non-control, non-isochronous IN and OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to stall all tokens from the USB host to this endpoint. If a</csr:p>
         <csr:p>NAK bit, Global Non-periodic IN NAK, or Global OUT NAK is set along with this bit, the</csr:p>
         <csr:p>STALL bit takes priority. Only the application can clear this bit, never the core.</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to control endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application can only set this bit, and the core clears it, when a SETUP token is</csr:p>
         <csr:p>received for this endpoint. If a NAK bit, Global Non-periodic IN NAK, or Global OUT</csr:p>
         <csr:p>NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's</csr:p>
         <csr:p>setting, the core always responds to SETUP data packets with an ACK handshake.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>STALL All Active Tokens</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>STALL All non-active tokens</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>25</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CNAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_CNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_CNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_CNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_CNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_CNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_CNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_CNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_CNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17362</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Clear NAK (CNAK)</csr:p>
         <csr:p>A write to this bit clears the NAK bit for the endpoint.</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Clear NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Clear NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SNAK</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNAK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNAK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNAK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNAK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNAK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNAK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNAK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SNAK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17390</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Set NAK (SNAK)</csr:p>
         <csr:p></csr:p>
         <csr:p>A write to this bit sets the NAK bit for the endpoint.</csr:p>
         <csr:p></csr:p>
         <csr:p>Using this bit, the application can control the transmission of NAK</csr:p>
         <csr:p>handshakes on an endpoint. The core can also set this bit for an</csr:p>
         <csr:p>endpoint after a SETUP packet is received on that endpoint.</csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Set NAK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Set NAK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SetD0PID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD0PID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17428</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Set DATA0 PID (SetD0PID)</csr:p>
         <csr:p> - Applies to interrupt/bulk IN and OUT endpoints only.</csr:p>
         <csr:p> - Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA0.</csr:p>
         <csr:p> - This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</csr:p>
         <csr:p>Reset: 1'b0</csr:p>
         <csr:p></csr:p>
         <csr:p>In non-Scatter/Gather DMA mode: Set Even (micro)frame (SetEvenFr)</csr:p>
         <csr:p> - Applies to isochronous IN and OUT endpoints only.</csr:p>
         <csr:p> - Writing to this field sets the Even/Odd (micro)frame (EO_FrNum) field to even (micro)frame.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is in the transmit descriptor structure. The frame in which to receive data is updated in receive descriptor structure.</csr:p>
         <csr:p>Reset: 1'b0</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disables Set DATA0 PID or Do not force Even Frame</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Set Endpoint Data PID to DATA0 or Sets EO_FrNum field to odd &lt;ct:DWC_DESIGN_ID==1&gt;frame&lt;/ct&gt;&lt;ct:DWC_DESIGN_ID!=1&gt;(micro)Frame&lt;/ct&gt;</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SetD1PID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_SETD1PID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17462</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Set DATA1 PID (SetD1PID)</csr:p>
         <csr:p> - Applies to interrupt and bulk IN and OUT endpoints only.</csr:p>
         <csr:p> - Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA1.</csr:p>
         <csr:p> - This field is applicable both for scatter-gather DMA mode and non scatter-gather DMA mode.</csr:p>
         <csr:p>Reset: 1'b0</csr:p>
         <csr:p></csr:p>
         <csr:p>Set Odd (micro)frame (SetOddFr)</csr:p>
         <csr:p> - Applies to isochronous IN and OUT endpoints only.</csr:p>
         <csr:p> - Writing to this field sets the even and odd (micro)frame (EO_FrNum) field to odd (micro)frame.</csr:p>
         <csr:p>Reset: 1'b0</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disables Set DATA1 PID or Do not force Odd Frame</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Set Endpoint Data PID to DATA1 or Sets EO_FrNum field to odd &lt;ct:DWC_DESIGN_ID==1&gt;frame&lt;/ct&gt;&lt;ct:DWC_DESIGN_ID!=1&gt;(micro)Frame&lt;/ct&gt;</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17493</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disable (EPDis)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>The application sets this bit to stop transmitting/receiving data on an endpoint, even</csr:p>
         <csr:p>before the transfer for that endpoint is complete. The application must wait for the</csr:p>
         <csr:p>Endpoint Disabled interrupt before treating the endpoint as disabled. The core clears</csr:p>
         <csr:p>this bit before setting the Endpoint Disabled interrupt. The application must set this bit</csr:p>
         <csr:p>only if Endpoint Enable is already set for this endpoint.</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Disable Endpoint</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Action</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPEna</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPENA_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPENA_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPENA_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPENA_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPENA_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPENA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPENA_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPCTL2_EPENA_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17537</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Enable (EPEna)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>When Scatter/Gather DMA mode is enabled,</csr:p>
         <csr:p> - For IN endpoints this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</csr:p>
         <csr:p> - For OUT endpoint it indicates that the descriptor structure and data buffer to receive data is setup.</csr:p>
         <csr:p>When Scatter/Gather DMA mode is enabled such as for buffer-pointer based DMA mode:</csr:p>
         <csr:p> - For IN endpoints, this bit indicates that data is ready to be transmitted on the endpoint.</csr:p>
         <csr:p> - For OUT endpoints, this bit indicates that the application has allocated the memory to start receiving data from the USB.</csr:p>
         <csr:p>The core clears this bit before setting any of the following interrupts on this endpoint:</csr:p>
         <csr:p> - SETUP Phase Done</csr:p>
         <csr:p> - Endpoint Disabled</csr:p>
         <csr:p> - Transfer Completed </csr:p>
         <csr:p>Note: For control endpoints in DMA mode, this bit must be set for the core to transfer SETUP data packets into memory and it will not be cleared on Transfer Completed interrupt of SETUP packet.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1S</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable Endpoint</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Action</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPINT2</csr:referenceName>
       <csr:identifier>DOEPINT2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>17912</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB48</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DOEPINT2</csr:typeName>
        <csr:description>
         <csr:p>Device OUT Endpoint 2 Interrupt Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferCompl</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_XFERCOMPL_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17574</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Completed Interrupt (XferCompl)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled</csr:p>
         <csr:p> -- For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</csr:p>
         <csr:p> -- For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is Set.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transfer Complete Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Transfer Complete Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EPDisbld</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_EPDISBLD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17598</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Endpoint Disabled Interrupt (EPDisbld)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the endpoint is disabled per the application's request.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Endpoint Disabled Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AHBErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_AHBERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_AHBERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_AHBERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_AHBERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_AHBERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_AHBERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_AHBERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_AHBERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17625</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>AHB Error (AHBErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to IN and OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB Error interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No AHB Error Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SetUp</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_SETUP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_SETUP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_SETUP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_SETUP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_SETUP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_SETUP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_SETUP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_SETUP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17652</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>SETUP Phase Done (SetUp)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to control OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that the SETUP phase for the control endpoint is</csr:p>
         <csr:p>complete and no more back-to-back SETUP packets were</csr:p>
         <csr:p>received for the current control transfer. On this interrupt, the</csr:p>
         <csr:p>application can decode the received SETUP data packet.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SETUP Phase Done</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No SETUP Phase Done</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OUTTknEPdis</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_OUTTKNEPDIS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17677</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>OUT Token Received When Endpoint Disabled (OUTTknEPdis)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies only to control OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that an OUT token was received when the endpoint was not yet enabled. This interrupt is asserted on the endpoint for which the OUT token was received.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>OUT Token Received When Endpoint Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No OUT Token Received When Endpoint Disabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>StsPhseRcvd</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STSPHSERCVD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17714</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Status Phase Received for Control Write (StsPhseRcvd)</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt is valid only for Control OUT endpoints.</csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt is generated only after the core has transferred all</csr:p>
         <csr:p>the data that the host has sent during the data phase of a control</csr:p>
         <csr:p>write transfer, to the system memory buffer.</csr:p>
         <csr:p></csr:p>
         <csr:p>The interrupt indicates to the application that the host has</csr:p>
         <csr:p>switched from data phase to the status phase of a Control Write</csr:p>
         <csr:p>transfer. The application can use this interrupt to ACK or STALL</csr:p>
         <csr:p>the Status phase, after it has decoded the data phase. This is</csr:p>
         <csr:p>applicable only in Case of Scatter Gather DMA mode.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Status Phase Received for Control Write</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Status Phase Received for Control Write</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Back2BackSETup</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BACK2BACKSETUP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17741</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Back-to-Back SETUP Packets Received (Back2BackSETup)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to Control OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates that the core has received more than three</csr:p>
         <csr:p>back-to-back SETUP packets for this particular endpoint. For</csr:p>
         <csr:p>information about handling this interrupt,</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Back-to-Back SETUP Packets Received</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Back-to-Back SETUP Packets Received</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>8</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BNAIntr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BNAINTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BNAINTR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BNAINTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BNAINTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BNAINTR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BNAINTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BNAINTR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BNAINTR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17769</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>BNA (Buffer Not Available) Interrupt (BNAIntr)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is valid only when Scatter/Gather DMA mode is enabled.</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when the descriptor accessed</csr:p>
         <csr:p>is not ready for the Core to process, such as Host busy or DMA</csr:p>
         <csr:p>done</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>BNA interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No BNA interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktDrpSts</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_PKTDRPSTS_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17797</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Drop Status (PktDrpSts)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates to the application that an ISOC OUT packet has been dropped. This</csr:p>
         <csr:p>bit does not have an associated mask bit and does not generate an interrupt.</csr:p>
         <csr:p></csr:p>
         <csr:p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer</csr:p>
         <csr:p>interrupt feature is selected.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Packet Drop Status interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BbleErr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BBLEERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BBLEERR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BBLEERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BBLEERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BBLEERR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BBLEERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BBLEERR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_BBLEERR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17819</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Interrupt (BbleErr)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when babble is received for the endpoint.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>BbleErr interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No BbleErr interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NAKIntrpt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NAKINTRPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17846</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NAK Interrupt (NAKInterrupt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when a NAK is transmitted or received by the device.</csr:p>
         <csr:p></csr:p>
         <csr:p>In case of isochronous IN endpoints the interrupt gets generated when a zero length</csr:p>
         <csr:p>packet is transmitted due to un-availability of data in the TXFifo.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NAK Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NAK interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NYETIntrpt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_NYETINTRPT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17868</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NYET Interrupt (NYETIntrpt)</csr:p>
         <csr:p></csr:p>
         <csr:p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>NYET Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No NYET interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>StupPktRcvd</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPINT2_STUPPKTRCVD_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17911</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Setup Packet Received</csr:p>
         <csr:p></csr:p>
         <csr:p>Applicable for Control OUT Endpoints in only in the Buffer DMA Mode</csr:p>
         <csr:p></csr:p>
         <csr:p>Set by the controller, this bit indicates that this buffer holds 8 bytes of</csr:p>
         <csr:p>setup data. There is only one Setup packet per buffer. On receiving a</csr:p>
         <csr:p>Setup packet, the controller closes the buffer and disables the</csr:p>
         <csr:p>corresponding endpoint. The application has to re-enable the endpoint to</csr:p>
         <csr:p>receive any OUT data for the Control Transfer and reprogram the buffer</csr:p>
         <csr:p>start address.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: Because of the above behavior, the controller can receive any</csr:p>
         <csr:p>number of back to back setup packets and one buffer for every setup</csr:p>
         <csr:p>packet is used.</csr:p>
         <csr:p> - 1'b0: No Setup packet received</csr:p>
         <csr:p> - 1'b1: Setup packet received</csr:p>
         <csr:p>Reset: 1'b0</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOT_RCVD</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Setup packet received</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RCVD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Setup packet received</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPTSIZ2</csr:referenceName>
       <csr:identifier>DOEPTSIZ2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>17990</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DOEPTSIZ2</csr:typeName>
        <csr:description>
         <csr:p>Device OUT Endpoint 2 Transfer Size Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XferSize</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_XFERSIZE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17935</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Size (XferSize)</csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates the transfer size in bytes for endpoint 0. The core</csr:p>
         <csr:p>interrupts the application only after it has exhausted the transfer</csr:p>
         <csr:p>size amount of data. The transfer size can be Set to the</csr:p>
         <csr:p>maximum packet size of the endpoint, to be interrupted at the</csr:p>
         <csr:p>end of each packet.</csr:p>
         <csr:p></csr:p>
         <csr:p>The core decrements this field every time a packet is read from</csr:p>
         <csr:p>the RxFIFO and written to the external memory.</csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PktCnt</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_PKTCNT_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17944</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Packet Count (PktCnt)</csr:p>
         <csr:p>This field is decremented to zero after a packet is written into the RxFIFO.</csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RxDPID</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPTSIZ2_RXDPID_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>17989</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>RxDPID</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to isochronous OUT endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>This is the data PID received in the last packet for this endpoint.</csr:p>
         <csr:p> - 2'b00: DATA0</csr:p>
         <csr:p> - 2'b01: DATA2</csr:p>
         <csr:p> - 2'b10: DATA1</csr:p>
         <csr:p> - 2'b11: MDATA</csr:p>
         <csr:p>SETUP Packet Count (SUPCnt)</csr:p>
         <csr:p></csr:p>
         <csr:p>Applies to control OUT Endpoints only.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field specifies the number of back-to-back SETUP data</csr:p>
         <csr:p>packets the endpoint can receive.</csr:p>
         <csr:p> - 2'b01: 1 packet</csr:p>
         <csr:p> - 2'b10: 2 packets</csr:p>
         <csr:p> - 2'b11: 3 packets</csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DATA0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA1PACKET2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>DATA1 or 2 packets</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DATA2PACKET1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DATA2 or 1 packet</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MDATAPACKET3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>MDATA or 3 packets</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.DOEPDMA2</csr:referenceName>
       <csr:identifier>DOEPDMA2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18018</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB54</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_DOEPDMA2</csr:typeName>
        <csr:description>
         <csr:p>Device OUT Endpoint 2 DMA Address Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMAAddr</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_DOEPDMA2_DMAADDR_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>18017</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Holds the start address of the external memory for storing or fetching endpoint</csr:p>
         <csr:p>data.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: For control endpoints, this field stores control OUT data packets as well as</csr:p>
         <csr:p>SETUP transaction data packets. When more than three SETUP packets are</csr:p>
         <csr:p>received back-to-back, the SETUP data packet in the memory is overwritten.</csr:p>
         <csr:p></csr:p>
         <csr:p>This register is incremented on every AHB transaction. The application can give</csr:p>
         <csr:p>only a DWORD-aligned address.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</csr:p>
         <csr:p> - When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_intreg.PCGCCTL</csr:referenceName>
       <csr:identifier>PCGCCTL</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18114</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE00</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Usb2_otg_DWC_otg_intreg_PCGCCTL</csr:typeName>
        <csr:description>
         <csr:p>Power and Clock Gating Control Register</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>StopPclk</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_STOPPCLK_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>18044</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Stop Pclk (StopPclk)</csr:p>
         <csr:p> - The application sets this bit to stop the PHY clock (phy_clk) when the USB is suspended, the session is not valid, or the device is disconnected.</csr:p>
         <csr:p> - The application clears this bit when the USB is resumed or a new session starts.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable Stop Pclk</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable Stop Pclk</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>2</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RstPdwnModule</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_RSTPDWNMODULE_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>18071</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reset Power-Down Modules (RstPdwnModule)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is valid only in Partial Power-Down mode. </csr:p>
         <csr:p> - The application sets this bit when the power is turned off. </csr:p>
         <csr:p> - The application clears this bit after the power is turned on and the PHY clock is up.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: The R/W of all core registers are possible only when this bit is set to 1b0.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>OFF</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Power is turned off</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ON</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Power is turned on</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PhySleep</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_PHYSLEEP_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>18092</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>PHY In Sleep </csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that the PHY is in Sleep State.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Phy in Sleep state</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Phy not in Sleep state</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>L1Suspended</csr:identifier>
         <csr:widthMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_WIDTH</csr:widthMacro>
         <csr:msbMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_MSB</csr:msbMacro>
         <csr:lsbMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_LSB</csr:lsbMacro>
         <csr:rangeMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_RANGE</csr:rangeMacro>
         <csr:resetMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_RESET</csr:resetMacro>
         <csr:maskMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_GET</csr:getMacro>
         <csr:setMacro>USB2_OTG_DWC_OTG_INTREG_PCGCCTL_L1SUSPENDED_SET</csr:setMacro>
         <csr:filename>pu_usb2_otg.csr</csr:filename>
         <csr:linenumber>18113</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>L1 Deep Sleep </csr:p>
         <csr:p></csr:p>
         <csr:p>Indicates that the PHY is in deep sleep when in L1 state.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Deep Sleep</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Non Deep Sleep</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_0</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_0</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18121</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_0</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 0</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_1</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_1</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18127</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x2000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_1</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 1</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_2</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_2</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18133</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x3000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_2</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 2</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_3</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_3</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18139</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x4000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_3</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 3</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_4</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_4</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18145</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x5000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_4</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 4</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_5</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_5</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18151</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x6000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_5</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 5</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_6</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_6</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18157</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x7000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_6</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 6</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_7</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_7</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18163</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x8000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_7</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 7</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_8</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_8</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18169</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x9000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_8</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 8</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_9</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_9</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18175</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xA000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_9</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 9</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_10</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_10</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18181</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xB000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_10</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 10</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_11</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_11</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18187</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xC000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_11</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 11</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_12</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_12</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18193</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xD000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_12</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 12</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_13</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_13</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18199</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xE000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_13</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 13</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_14</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_14</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18205</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_14</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 14</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_15</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_15</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18211</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x10000</csr:offset>
       <csr:memoryWordCount>0x1000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_15</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Access Register Map 15</csr:p>
        </csr:description>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>memory</csr:referenceType>
       <csr:referenceName>usb2_otg.DWC_otg_DFIFO_Direct_access</csr:referenceName>
       <csr:identifier>DWC_otg_DFIFO_Direct_access</csr:identifier>
       <csr:addressMacro>USB2_OTG_DWC_OTG_DFIFO_DIRECT_ACCESS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>USB2_OTG_DWC_OTG_DFIFO_DIRECT_ACCESS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>USB2_OTG_DWC_OTG_DFIFO_DIRECT_ACCESS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>USB2_OTG_DWC_OTG_DFIFO_DIRECT_ACCESS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>pu_usb2_otg.csr</csr:filename>
       <csr:linenumber>18217</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x20000</csr:offset>
       <csr:memoryWordCount>0x20000</csr:memoryWordCount>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Usb2_otg_DWC_otg_DFIFO_Direct_access</csr:typeName>
        <csr:description>
         <csr:p>Data FIFO Direct Access Register Map</csr:p>
        </csr:description>
      </csr:definition>
     </csr:definitions>
    </csr:csrObject>
   </csr:csrData>
  </xml>
  <div id="docheader">
   <h2>Addressmap Information for 'pu_usb2_otg'</h2>
   <table id="optiontable" border="1" cellpadding="1">
    <tr>
     <td>
      <div id="globalFileInfoCheckBoxDiv">
       <label for="globalFileInfoCheckBox">Input File Information</label>
       <input id="globalFileInfoCheckBox" type="checkbox" onclick="globalFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalHeaderFileInfoCheckBoxDiv">
       <label for="globalHeaderFileInfoCheckBox">Header File Information</label>
       <input id="globalHeaderFileInfoCheckBox" type="checkbox" onclick="globalHeaderFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalEnumInfoCheckBoxDiv">
       <label for="globalEnumInfoCheckBox">Enum Information</label>
       <input id="globalEnumInfoCheckBox" type="checkbox" onclick="globalEnumInfoCheckBox_click();"/>
      </div>
     </td>
    </tr>
   </table>
  </div>
  <div id="docinfo"></div>
  <div id="docroot"></div>
  <div id="docfooter"></div>
 </body>
</html>
