# CmpE344-RISCVSimulation

Aim of the project is creating a simulation of RISC-V architecture for add, sub, and, or, ld, sd and beq instructions with 5 stage pipelining.

More details are in the project document.
