5 18 121 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (exclude7.vcd) 2 -o (exclude7.cdd) 2 -v (exclude7.v) 1 -ep 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude7.v 10 31 1
2 1 3d 16 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 1470004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 16 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 exclude7.v 0 20 1
2 2 0 17 50008 1 21004 0 0 1 16 0 0
2 3 1 17 10001 0 1410 0 0 1 1 a
2 4 37 17 10008 1 16 2 3
2 5 0 18 20002 1 1008 0 0 32 48 5 0
2 6 2c 18 10002 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 19 50008 1 21008 0 0 1 16 1 0
2 8 1 19 10001 0 1410 0 0 1 1 a
2 9 37 19 10008 1 1a 7 8
4 4 17 1 11 6 6 4
4 6 18 1 0 9 0 4
4 9 19 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 exclude7.v 0 29 1
