15:43:33 INFO  : Registering command handlers for SDK TCF services
15:43:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\final_merge_v1\final_merge_v1.sdk\temp_xsdb_launch_script.tcl
15:43:54 INFO  : XSCT server has started successfully.
15:44:11 INFO  : Successfully done setting XSCT server connection channel  
15:44:11 INFO  : Successfully done setting SDK workspace  
15:44:11 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper.hdf.
15:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:52:57 INFO  : 'fpga -state' command is executed.
15:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:52:59 INFO  : 'jtag frequency' command is executed.
15:52:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:59 INFO  : Context for 'APU' is selected.
15:52:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:52:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:59 INFO  : Context for 'APU' is selected.
15:52:59 INFO  : 'stop' command is executed.
15:53:00 INFO  : 'ps7_init' command is executed.
15:53:00 INFO  : 'ps7_post_config' command is executed.
15:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:00 INFO  : The application 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:01 INFO  : 'con' command is executed.
15:53:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:01 INFO  : Disconnected from the channel tcfchan#1.
15:56:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:14 INFO  : 'fpga -state' command is executed.
15:56:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:15 INFO  : 'jtag frequency' command is executed.
15:56:15 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:16 INFO  : Context for 'APU' is selected.
15:56:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:56:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:21 INFO  : Context for 'APU' is selected.
15:56:21 INFO  : 'stop' command is executed.
15:56:21 INFO  : 'ps7_init' command is executed.
15:56:21 INFO  : 'ps7_post_config' command is executed.
15:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:22 INFO  : The application 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:22 INFO  : 'con' command is executed.
15:56:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:22 INFO  : Disconnected from the channel tcfchan#2.
15:57:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:34 INFO  : 'fpga -state' command is executed.
15:57:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:36 INFO  : 'jtag frequency' command is executed.
15:57:36 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:36 INFO  : Context for 'APU' is selected.
15:57:40 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:57:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:40 INFO  : Context for 'APU' is selected.
15:57:40 INFO  : 'stop' command is executed.
15:57:40 INFO  : 'ps7_init' command is executed.
15:57:41 INFO  : 'ps7_post_config' command is executed.
15:57:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:41 INFO  : The application 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:42 INFO  : 'con' command is executed.
15:57:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:42 INFO  : Disconnected from the channel tcfchan#3.
15:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:03 INFO  : 'fpga -state' command is executed.
15:58:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:05 INFO  : 'jtag frequency' command is executed.
15:58:05 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:05 INFO  : Context for 'APU' is selected.
15:58:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:08 INFO  : Context for 'APU' is selected.
15:58:08 INFO  : 'stop' command is executed.
15:58:09 INFO  : 'ps7_init' command is executed.
15:58:09 INFO  : 'ps7_post_config' command is executed.
15:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:09 INFO  : The application 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:10 INFO  : 'con' command is executed.
15:58:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:58:10 INFO  : Disconnected from the channel tcfchan#4.
15:59:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:59:58 INFO  : 'fpga -state' command is executed.
15:59:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:00 INFO  : 'jtag frequency' command is executed.
16:00:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:00 INFO  : Context for 'APU' is selected.
16:00:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:04 INFO  : Context for 'APU' is selected.
16:00:04 INFO  : 'stop' command is executed.
16:00:05 INFO  : 'ps7_init' command is executed.
16:00:05 INFO  : 'ps7_post_config' command is executed.
16:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:05 INFO  : The application 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:06 INFO  : 'con' command is executed.
16:00:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:00:06 INFO  : Disconnected from the channel tcfchan#5.
16:00:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:00:43 INFO  : 'fpga -state' command is executed.
16:00:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:45 INFO  : 'jtag frequency' command is executed.
16:00:45 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:45 INFO  : Context for 'APU' is selected.
16:00:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:00:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:49 INFO  : Context for 'APU' is selected.
16:00:49 INFO  : 'stop' command is executed.
16:00:49 INFO  : 'ps7_init' command is executed.
16:00:49 INFO  : 'ps7_post_config' command is executed.
16:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:50 INFO  : The application 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:50 INFO  : 'con' command is executed.
16:00:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:00:51 INFO  : Disconnected from the channel tcfchan#6.
16:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:02:35 INFO  : 'jtag frequency' command is executed.
16:02:35 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:02:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:02:38 INFO  : Context for 'APU' is selected.
16:02:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:02:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:42 INFO  : Context for 'APU' is selected.
16:02:42 INFO  : 'stop' command is executed.
16:02:43 INFO  : 'ps7_init' command is executed.
16:02:43 INFO  : 'ps7_post_config' command is executed.
16:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:44 INFO  : The application 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:44 INFO  : 'con' command is executed.
16:02:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:02:44 INFO  : Disconnected from the channel tcfchan#7.
16:05:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:05:43 INFO  : 'jtag frequency' command is executed.
16:05:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:05:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:05:46 INFO  : Context for 'APU' is selected.
16:05:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:05:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:49 INFO  : Context for 'APU' is selected.
16:05:50 INFO  : 'stop' command is executed.
16:05:50 INFO  : 'ps7_init' command is executed.
16:05:50 INFO  : 'ps7_post_config' command is executed.
16:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:51 INFO  : The application 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:51 INFO  : 'con' command is executed.
16:05:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:05:52 INFO  : Disconnected from the channel tcfchan#8.
16:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:03 INFO  : 'jtag frequency' command is executed.
16:07:03 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:07:06 INFO  : Context for 'APU' is selected.
16:07:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:07:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:10 INFO  : Context for 'APU' is selected.
16:07:10 INFO  : 'stop' command is executed.
16:07:11 INFO  : 'ps7_init' command is executed.
16:07:11 INFO  : 'ps7_post_config' command is executed.
16:07:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:12 INFO  : The application 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:12 INFO  : 'con' command is executed.
16:07:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:07:12 INFO  : Disconnected from the channel tcfchan#9.
16:08:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:08:54 INFO  : 'jtag frequency' command is executed.
16:08:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:08:57 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:08:57 INFO  : Context for 'APU' is selected.
16:09:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:09:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:01 INFO  : Context for 'APU' is selected.
16:09:01 INFO  : 'stop' command is executed.
16:09:01 INFO  : 'ps7_init' command is executed.
16:09:02 INFO  : 'ps7_post_config' command is executed.
16:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:02 INFO  : The application 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:03 INFO  : 'con' command is executed.
16:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:09:03 INFO  : Disconnected from the channel tcfchan#10.
16:10:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:10:30 INFO  : 'jtag frequency' command is executed.
16:10:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:10:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
16:10:33 INFO  : Context for 'APU' is selected.
16:10:37 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:10:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:37 INFO  : Context for 'APU' is selected.
16:10:37 INFO  : 'stop' command is executed.
16:10:38 INFO  : 'ps7_init' command is executed.
16:10:38 INFO  : 'ps7_post_config' command is executed.
16:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:39 INFO  : The application 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:39 INFO  : 'con' command is executed.
16:10:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:10:39 INFO  : Disconnected from the channel tcfchan#11.
09:50:37 INFO  : Registering command handlers for SDK TCF services
09:50:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\final_merge_v1\final_merge_v1.sdk\temp_xsdb_launch_script.tcl
09:50:51 INFO  : XSCT server has started successfully.
09:50:52 INFO  : Successfully done setting XSCT server connection channel  
09:51:10 INFO  : Successfully done setting SDK workspace  
09:51:10 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper.hdf.
09:51:10 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
09:51:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:52:00 INFO  : 'jtag frequency' command is executed.
09:52:01 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:52:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:52:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:52:05 INFO  : Context for 'APU' is selected.
09:52:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:52:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:05 INFO  : Context for 'APU' is selected.
09:52:05 INFO  : 'stop' command is executed.
09:52:06 INFO  : 'ps7_init' command is executed.
09:52:06 INFO  : 'ps7_post_config' command is executed.
09:52:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:07 INFO  : The application 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:07 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:08 INFO  : 'con' command is executed.
09:52:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:52:08 INFO  : Disconnected from the channel tcfchan#1.
15:58:18 INFO  : Registering command handlers for SDK TCF services
15:58:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\final_merge_v1\final_merge_v1.sdk\temp_xsdb_launch_script.tcl
15:58:30 INFO  : XSCT server has started successfully.
15:58:30 INFO  : Successfully done setting XSCT server connection channel  
15:58:48 INFO  : Successfully done setting SDK workspace  
15:58:48 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper.hdf.
15:58:48 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:51 INFO  : 'jtag frequency' command is executed.
15:59:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:59:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:59:55 INFO  : Context for 'APU' is selected.
15:59:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:59:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:56 INFO  : Context for 'APU' is selected.
15:59:56 INFO  : 'stop' command is executed.
15:59:57 INFO  : 'ps7_init' command is executed.
15:59:57 INFO  : 'ps7_post_config' command is executed.
15:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:58 INFO  : The application 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.sdk/final_merge_v1/Debug/final_merge_v1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:58 INFO  : 'con' command is executed.
15:59:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:59:59 INFO  : Disconnected from the channel tcfchan#1.
