{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1618407137598 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dac 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"dac\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618407137637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618407137670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618407137670 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1618407137764 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a0 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618407137776 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1618407137776 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618407138170 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1618407138556 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1618407138697 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1618407147051 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1618407147180 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1618407147180 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 542 global CLKCTRL_G7 " "pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 542 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1618407147181 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1618407147181 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50~inputCLKENA0 148 global CLKCTRL_G6 " "clk_50~inputCLKENA0 with 148 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1618407147181 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1618407147181 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618407147286 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dac.sdc " "Synopsys Design Constraints File file not found: 'dac.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1618407148508 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618407148509 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618407148540 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1618407148542 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618407148557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618407148557 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618407148557 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1618407148557 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1618407148573 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1618407148574 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1618407148575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618407148732 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618407148734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618407148738 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618407148741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618407148788 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618407148790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618407149361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "142 DSP block " "Packed 142 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1618407149364 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618407149364 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618407149656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618407154526 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1618407155343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618407163859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618407167921 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618407173826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618407173826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618407176036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X67_Y11 X77_Y22 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22" {  } { { "loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22"} { { 12 { 0 ""} 67 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1618407183303 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618407183303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618407204392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1618407204394 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618407204394 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.42 " "Total time spent on timing analysis during the Fitter is 5.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1618407211330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618407211530 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618407216130 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618407216232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618407220517 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618407228525 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[0\] a permanently disabled " "Pin gpio_1\[0\] has a permanently disabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[0] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[0\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 520 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[2\] a permanently disabled " "Pin gpio_1\[2\] has a permanently disabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[2] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[2\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 521 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[20\] a permanently disabled " "Pin gpio_1\[20\] has a permanently disabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[20] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[20\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 522 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[1\] a permanently enabled " "Pin gpio_1\[1\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[1] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[1\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 453 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[3\] a permanently enabled " "Pin gpio_1\[3\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[3] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[3\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 454 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[4\] a permanently enabled " "Pin gpio_1\[4\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[4] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[4\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 455 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[5\] a permanently enabled " "Pin gpio_1\[5\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[5] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[5\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 456 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[6\] a permanently enabled " "Pin gpio_1\[6\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[6] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[6\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 457 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[7\] a permanently enabled " "Pin gpio_1\[7\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[7] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[7\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 458 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[8\] a permanently enabled " "Pin gpio_1\[8\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[8] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[8\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 459 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[9\] a permanently enabled " "Pin gpio_1\[9\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[9] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[9\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 460 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[10\] a permanently enabled " "Pin gpio_1\[10\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[10] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[10\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 461 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[11\] a permanently enabled " "Pin gpio_1\[11\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[11] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[11\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 462 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[12\] a permanently enabled " "Pin gpio_1\[12\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[12] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[12\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 463 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[13\] a permanently enabled " "Pin gpio_1\[13\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[13] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[13\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 464 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[14\] a permanently enabled " "Pin gpio_1\[14\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[14] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[14\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 465 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[15\] a permanently enabled " "Pin gpio_1\[15\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[15] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[15\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 466 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[16\] a permanently enabled " "Pin gpio_1\[16\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[16] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[16\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 467 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[17\] a permanently enabled " "Pin gpio_1\[17\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[17] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[17\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 468 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[18\] a permanently enabled " "Pin gpio_1\[18\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[18] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[18\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 469 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[19\] a permanently enabled " "Pin gpio_1\[19\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[19] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[19\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 470 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[21\] a permanently enabled " "Pin gpio_1\[21\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[21] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[21\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 471 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[22\] a permanently enabled " "Pin gpio_1\[22\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[22] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[22\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 472 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[23\] a permanently enabled " "Pin gpio_1\[23\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[23] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[23\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 473 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[24\] a permanently enabled " "Pin gpio_1\[24\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[24] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[24\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 474 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[25\] a permanently enabled " "Pin gpio_1\[25\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[25] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[25\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 475 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[26\] a permanently enabled " "Pin gpio_1\[26\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[26] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[26\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 476 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[27\] a permanently enabled " "Pin gpio_1\[27\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[27] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[27\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 477 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[28\] a permanently enabled " "Pin gpio_1\[28\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[28] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[28\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 478 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[29\] a permanently enabled " "Pin gpio_1\[29\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[29] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[29\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 479 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[30\] a permanently enabled " "Pin gpio_1\[30\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[30] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[30\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 480 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[31\] a permanently enabled " "Pin gpio_1\[31\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[31] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[31\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 481 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[32\] a permanently enabled " "Pin gpio_1\[32\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[32] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[32\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 482 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[33\] a permanently enabled " "Pin gpio_1\[33\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[33] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[33\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 483 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[34\] a permanently enabled " "Pin gpio_1\[34\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[34] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[34\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 484 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio_1\[35\] a permanently enabled " "Pin gpio_1\[35\] has a permanently enabled output enable" {  } { { "/root/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/root/altera/15.0/quartus/linux64/pin_planner.ppl" { gpio_1[35] } } } { "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/root/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[35\]" } } } } { "top.vhd" "" { Text "/home/annt/Workspace/FPGA/Dac/top.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/annt/Workspace/FPGA/Dac/" { { 0 { 0 ""} 0 523 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1618407228922 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1618407228922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/annt/Workspace/FPGA/Dac/output_files/dac.fit.smsg " "Generated suppressed messages file /home/annt/Workspace/FPGA/Dac/output_files/dac.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618407229356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2271 " "Peak virtual memory: 2271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618407231154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 14 06:33:51 2021 " "Processing ended: Wed Apr 14 06:33:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618407231154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618407231154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:18 " "Total CPU time (on all processors): 00:03:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618407231154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618407231154 ""}
