# Copyright (C) 2020, Xilinx, Inc.
# Copyright (C) 2024, Advanced Micro Devices, Inc.
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
#
# * Redistributions of source code must retain the above copyright notice, this
#   list of conditions and the following disclaimer.
#
# * Redistributions in binary form must reproduce the above copyright notice,
#   this list of conditions and the following disclaimer in the documentation
#   and/or other materials provided with the distribution.
#
# * Neither the name of FINN nor the names of its
#   contributors may be used to endorse or promote products derived from
#   this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
# SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
# CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
# OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

import json
import os
from copy import deepcopy
from onnx import TensorProto, helper
from pathlib import Path
from qonnx.core.modelwrapper import ModelWrapper
from qonnx.custom_op.registry import getCustomOp
from qonnx.transformation.base import Transformation
from qonnx.transformation.general import GiveReadableTensorNames, GiveUniqueNodeNames
from qonnx.transformation.infer_data_layouts import InferDataLayouts
from qonnx.util.basic import qonnx_make_model
from shutil import copy

from finn import resources
from finn.custom_op.kernels.base import read_target
from finn.platform import PYNQ, refuse_drift, resolve_target
from finn.transformation.fpgadataflow.create_dataflow_partition import (
    PARTITION_DOMAIN,
    CreateDataflowPartition,
)
from finn.transformation.fpgadataflow.create_stitched_ip import (
    CreateStitchedIP,
    collect_ip_dirs,
)
from finn.transformation.fpgadataflow.floorplan import Floorplan
from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP
from finn.transformation.fpgadataflow.insert_dwc import InsertDWC
from finn.transformation.fpgadataflow.insert_fifo import InsertFIFO
from finn.transformation.fpgadataflow.insert_iodma import InsertIODMA
from finn.transformation.fpgadataflow.kernel_partitions import (
    OUTPUT_INTERFACES,
    OUTPUT_IP,
    OUTPUT_VLNV,
    is_kernel_partition,
    kernel_partition_nodes,
    partition_body,
)
from finn.transformation.fpgadataflow.prepare_ip import PrepareIP
from finn.transformation.fpgadataflow.specialize_layers import SpecializeLayers
from finn.transformation.kernels.integration import integration
from finn.transformation.kernels.package import PackagePartition
from finn.util.basic import make_build_dir, pynq_native_port_width, pynq_part_map
from finn.util.resources import tcl_quote
from finn.util.toolchain import machine_toolchain
from finn.util.vivado import vivado_jobs

from . import templates

#: The domain of the IODMA_hls nodes the link graph's IODMA partitions hold.
IODMA_DOMAIN = "finn.custom_op.fpgadataflow.hls"


class MakeZYNQProject(Transformation):
    """Create a Vivado overlay project (including the shell infrastructure)
    from the already-stitched IP block for this graph.
    All nodes in the graph must have the fpgadataflow backend attribute,
    and the CreateStitchedIP transformation must have been previously run on
    the graph. This is functionally equivalent with MakePYNQProject but does
    not use Pynq infrastructure and instead creates a fully custom block design.
    However, this transform requires DMAs in the accelerator design.

    Outcome if successful: sets the vivado_pynq_proj attribute in the ONNX
    ModelProto's metadata_props field, with the created project dir as the
    value.

    ``jobs`` is how many runs Vivado launches at once (``launch_runs -jobs``), by
    default the machine's cores, capped (``finn.util.vivado.vivado_jobs``).
    """

    def __init__(self, platform, period_ns, enable_debug=False, toolchain=None, jobs=None):
        super().__init__()
        self.toolchain = toolchain
        self.jobs = vivado_jobs(jobs)
        self.platform = platform
        self.period_ns = period_ns
        self.enable_debug = 1 if enable_debug else 0

    def apply(self, model):
        # create a config file and empty list of xo files
        config = []
        idma_idx = 0
        odma_idx = 0
        aximm_idx = 0
        axilite_idx = 0
        instance_names = {}
        for node in model.graph.node:
            assert node.op_type == "StreamingDataflowPartition", "Invalid link graph"
            sdp_node = getCustomOp(node)
            dataflow_model_filename = sdp_node.get_nodeattr("model")
            kernel_model = ModelWrapper(dataflow_model_filename)

            ipstitch_path = kernel_model.get_metadata_prop("vivado_stitch_proj")
            if ipstitch_path is None or (not os.path.isdir(ipstitch_path)):
                raise Exception(
                    "No stitched IPI design found for %s, apply CreateStitchedIP first." % node.name
                )

            vivado_stitch_vlnv = kernel_model.get_metadata_prop("vivado_stitch_vlnv")
            if vivado_stitch_vlnv is None:
                raise Exception("No vlnv found for %s, apply CreateStitchedIP first." % node.name)

            ip_dirs = ["list"]
            ip_dirs += collect_ip_dirs(kernel_model, ipstitch_path)
            ip_dirs_str = "[%s]" % ("list " + " ".join(tcl_quote(p) for p in ip_dirs[1:]))
            config.append(
                "set_property ip_repo_paths "
                "[concat [get_property ip_repo_paths [current_project]] %s] "
                "[current_project]" % ip_dirs_str
            )
            config.append("update_ip_catalog -rebuild -scan_changes")

            ifnames = json.loads(kernel_model.get_metadata_prop("vivado_stitch_ifnames"))

            # gather info on connectivity
            # assume each node connected to outputs/inputs is DMA:
            # has axis, aximm and axilite
            # everything else is axis-only
            # assume only one connection from each ip to the next
            # all aximm allocated to DDR[0]
            # all kernels allocated to SLR0
            if len(node.input) == 0:
                producer = None
            else:
                producer = model.find_producer(node.input[0])
            consumer = model.find_consumers(node.output[0])
            # define kernel instances
            # name kernels connected to graph inputs as idmaxx
            # name kernels connected to graph outputs as odmaxx
            if (producer is None) or (consumer == []):
                # TODO not a good way of checking for external inp&out
                # should look at the list of top-level in/out instead
                if producer is None:
                    instance_names[node.name] = "idma" + str(idma_idx)
                    idma_idx += 1
                elif consumer == []:
                    instance_names[node.name] = "odma" + str(odma_idx)
                    odma_idx += 1
                config.append(
                    "create_bd_cell -type ip -vlnv %s %s"
                    % (vivado_stitch_vlnv, instance_names[node.name])
                )
                config.append(
                    "connect_bd_intf_net [get_bd_intf_pins %s/m_axi_gmem0] "
                    "[get_bd_intf_pins smartconnect_0/S%02d_AXI]"
                    % (instance_names[node.name], aximm_idx)
                )
                assert len(ifnames["axilite"]) == 1, "Must have 1 AXI lite interface on IODMA nodes"
                axilite_intf_name = ifnames["axilite"][0]
                assert axilite_intf_name is not None
                config.append(
                    "connect_bd_intf_net [get_bd_intf_pins %s/%s] "
                    "[get_bd_intf_pins axi_interconnect_0/M%02d_AXI]"
                    % (instance_names[node.name], axilite_intf_name, axilite_idx)
                )
                # assign_bd_address with appropriate range/offset
                config.append(
                    "assign_axi_addr_proc %s/%s" % (instance_names[node.name], axilite_intf_name)
                )

                aximm_idx += 1
                axilite_idx += 1
            else:
                instance_names[node.name] = node.name
                config.append(
                    "create_bd_cell -type ip -vlnv %s %s"
                    % (vivado_stitch_vlnv, instance_names[node.name])
                )
                for axilite_intf_name in ifnames["axilite"]:
                    config.append(
                        "connect_bd_intf_net [get_bd_intf_pins %s/%s] "
                        "[get_bd_intf_pins axi_interconnect_0/M%02d_AXI]"
                        % (instance_names[node.name], axilite_intf_name, axilite_idx)
                    )
                    # assign_bd_address with appropriate range/offset
                    config.append(
                        "assign_axi_addr_proc %s/%s"
                        % (instance_names[node.name], axilite_intf_name)
                    )
                    axilite_idx += 1
            sdp_node.set_nodeattr("instance_name", instance_names[node.name])

            config.append(
                "connect_bd_net [get_bd_pins %s/ap_clk] "
                "[get_bd_pins smartconnect_0/aclk]" % instance_names[node.name]
            )
            config.append(
                "connect_bd_net [get_bd_pins %s/ap_rst_n] "
                "[get_bd_pins smartconnect_0/aresetn]" % instance_names[node.name]
            )
            # connect streams
            if producer is not None:
                for i in range(len(node.input)):
                    producer = model.find_producer(node.input[i])
                    if producer is not None:
                        j = list(producer.output).index(node.input[i])
                        config.append(
                            "connect_bd_intf_net [get_bd_intf_pins %s/s_axis_%d] "
                            "[get_bd_intf_pins %s/m_axis_%d]"
                            % (
                                instance_names[node.name],
                                i,
                                instance_names[producer.name],
                                j,
                            )
                        )

        # create a temporary folder for the project
        vivado_pynq_proj_dir = make_build_dir(prefix="vivado_zynq_proj_")
        model.set_metadata_prop("vivado_pynq_proj", vivado_pynq_proj_dir)

        fclk_mhz = int(1 / (self.period_ns * 0.001))

        # create a TCL recipe for the project
        ipcfg = vivado_pynq_proj_dir + "/ip_config.tcl"
        config = "\n".join(config) + "\n"
        with open(ipcfg, "w") as f:
            f.write(
                templates.custom_zynq_shell_template.replace(
                    # Every board repository; the template is %-formatted next.
                    "$BOARD_FILES$",
                    " ".join(tcl_quote(p) for p in resources.paths("vivado-boards")).replace(
                        "%", "%%"
                    ),
                )
                % (
                    fclk_mhz,
                    axilite_idx,
                    aximm_idx,
                    self.platform,
                    pynq_part_map[self.platform],
                    config,
                    self.enable_debug,
                    self.jobs,
                )
            )

        # create a TCL recipe for the project
        synth_project_sh = vivado_pynq_proj_dir + "/synth_project.sh"
        toolchain = self.toolchain or machine_toolchain()
        toolchain.run(
            "vivado",
            ["-mode", "batch", "-source", ipcfg],
            cwd=vivado_pynq_proj_dir,
            replay=synth_project_sh,
        )
        bitfile_name = vivado_pynq_proj_dir + "/finn_zynq_link.runs/impl_1/top_wrapper.bit"
        if not os.path.isfile(bitfile_name):
            raise Exception(
                "Synthesis failed, no bitfile found. Check logs under %s" % vivado_pynq_proj_dir
            )
        deploy_bitfile_name = vivado_pynq_proj_dir + "/resizer.bit"
        copy(bitfile_name, deploy_bitfile_name)
        # set bitfile attribute
        model.set_metadata_prop("bitfile", deploy_bitfile_name)
        hwh_name_alts = [
            vivado_pynq_proj_dir + "/finn_zynq_link.srcs/sources_1/bd/top/hw_handoff/top.hwh",
            vivado_pynq_proj_dir + "/finn_zynq_link.gen/sources_1/bd/top/hw_handoff/top.hwh",
        ]
        hwh_name = None
        for hwh_name_cand in hwh_name_alts:
            if os.path.isfile(hwh_name_cand):
                hwh_name = hwh_name_cand
        if not os.path.isfile(hwh_name):
            raise Exception(
                "Synthesis failed, no bitfile found. Check logs under %s" % vivado_pynq_proj_dir
            )
        deploy_hwh_name = vivado_pynq_proj_dir + "/resizer.hwh"
        copy(hwh_name, deploy_hwh_name)
        model.set_metadata_prop("hw_handoff", deploy_hwh_name)
        # filename for the synth utilization report
        synth_report_filename = vivado_pynq_proj_dir + "/synth_report.xml"
        model.set_metadata_prop("vivado_synth_rpt", synth_report_filename)
        return (model, False)


def kernel_link_graph(model, export, directory):
    """The kernel path's parent graph ``model`` as the Zynq block design links it, from
    its integration export ``export`` (``finn.transformation.kernels.integration``): an
    IODMA partition for each end, its one ``IODMA_hls`` node configured from the end's
    facts (``IntegratedEnd.iodma``) and named as the end's instance, around the parent's
    partition node, which keeps its name and its body. Each node states its block
    design instance (``instance_name``); the graph's inputs and outputs are the ends'
    memory sides, each of its boundary tensor's shape and datatype. The host's nodes are
    not in it, and no IP is built. The IODMA partitions' models are saved in
    ``directory``.

    This is the Zynq build's link graph until a runner writes the block design from the
    export itself."""
    node, body, _ = partition_body(model)
    directory = Path(directory)
    directory.mkdir(parents=True, exist_ok=True)
    partition = deepcopy(node)
    getCustomOp(partition).set_nodeattr("instance_name", node.name)
    before, after, inputs, outputs, inner = [], [], [], [], []
    for end in export.ends:
        tensor = end.tensor
        shape, dtype = body.get_tensor_shape(tensor), body.get_tensor_datatype(tensor)
        memory = helper.make_tensor_value_info(f"{end.instance}_memory", TensorProto.FLOAT, shape)
        stream = helper.make_tensor_value_info(tensor, TensorProto.FLOAT, shape)
        source, sink = (memory, stream) if end.contract.direction == "in" else (stream, memory)
        dma = helper.make_node(
            "IODMA_hls",
            [source.name],
            [sink.name],
            domain=IODMA_DOMAIN,
            backend="fpgadataflow",
            **end.iodma.attributes,
        )
        dma_model = ModelWrapper(
            qonnx_make_model(
                helper.make_graph([dma], end.instance, [source], [sink]),
                opset_imports=[helper.make_opsetid("", 13), helper.make_opsetid(IODMA_DOMAIN, 1)],
            )
        )
        for each in (source, sink):
            dma_model.set_tensor_datatype(each.name, dtype)
        dma_file = directory / f"{end.instance}.onnx"
        dma_model.save(str(dma_file))
        dma_partition = helper.make_node(
            "StreamingDataflowPartition",
            [source.name],
            [sink.name],
            name=end.instance,
            domain=PARTITION_DOMAIN,
            model=str(dma_file),
            instance_name=end.instance,
        )
        if end.contract.direction == "in":
            before.append(dma_partition)
            inputs.append(memory)
        else:
            after.append(dma_partition)
            outputs.append(memory)
        inner.append((stream, dtype))
    link = ModelWrapper(
        qonnx_make_model(
            helper.make_graph(
                [*before, partition, *after],
                "zynq_link",
                inputs,
                outputs,
                value_info=[stream for stream, _ in inner],
            ),
            opset_imports=[helper.make_opsetid("", 13), helper.make_opsetid(PARTITION_DOMAIN, 1)],
        )
    )
    for stream, dtype in inner:
        link.set_tensor_datatype(stream.name, dtype)
    for end in export.ends:
        link.set_tensor_datatype(f"{end.instance}_memory", body.get_tensor_datatype(end.tensor))
    return link


class ZynqBuild(Transformation):
    """Best-effort attempt at building the accelerator for Zynq.
    It assumes the model has only fpgadataflow nodes, or is the kernel path's parent
    graph.

    The kernel path's parent graph (one StreamingDataflowPartition of KernelOps, cut
    once, and the host's nodes) is built from its integration export (``integration``,
    by default ``finn.transformation.kernels.integration.integration`` of the model,
    completed by ``completion``): its link graph (``kernel_link_graph``) has an IODMA
    partition per end, configured from the end's facts, around the partition node,
    which keeps its name; the partition is packaged by PackagePartition (its body
    states its IP, typed), the IODMAs' partitions as always. The model's target (its
    body's, ``read_target``) must be ``pynq`` for this board
    (``finn.platform.refuse_drift``), at ``period_ns`` unless None, and the build runs
    at the model's clock period. The result is the link graph, with the project's
    outputs in the flat keys MakeZYNQProject writes: the kernel path reads them there
    and keeps its own model.

    ``toolchain`` is the prepared ``finn.util.toolchain.Toolchain`` that every
    Vivado and Vitis HLS run of the build goes through (PackagePartition,
    HLSSynthIP, CreateStitchedIP, MakeZYNQProject); by default the machine's,
    prepared once. ``vivado_jobs`` is how many runs Vivado launches
    at once in the project (MakeZYNQProject's ``jobs``). ``completion`` is the
    ``finn.kernels.explore.Completion`` that completes the KernelOps' open choices
    where the partition is built (its export and PackagePartition), the build's; by
    default ``Baseline()``.
    """

    def __init__(
        self,
        platform,
        period_ns,
        enable_debug=False,
        partition_model_dir=None,
        toolchain=None,
        vivado_jobs=None,
        completion=None,
        integration=None,
    ):
        super().__init__()
        self.toolchain = toolchain
        self.vivado_jobs = vivado_jobs
        self.completion = completion
        self.integration = integration
        self.fpga_part = pynq_part_map[platform]
        self.axi_port_width = pynq_native_port_width[platform]
        self.period_ns = period_ns
        self.platform = platform
        self.enable_debug = enable_debug
        self.partition_model_dir = partition_model_dir

    @staticmethod
    def _stitched(body, name, directory):
        """A copy of the packaged partition body ``body`` that states its IP in the flat
        keys MakeZYNQProject reads (the stitched-IP contract of the HWCustomOp flow),
        saved in ``directory`` beside the link graph's partitions; the body itself
        keeps the typed outputs only."""
        stitched = ModelWrapper(deepcopy(body.model))
        stitched.set_metadata_prop("vivado_stitch_proj", str(Path(body.get(OUTPUT_IP)).parent))
        stitched.set_metadata_prop("vivado_stitch_vlnv", body.get(OUTPUT_VLNV))
        stitched.set_metadata_prop("vivado_stitch_ifnames", json.dumps(body.get(OUTPUT_INTERFACES)))
        path = str(Path(directory) / f"{name}_stitched.onnx")
        stitched.save(path)
        return path

    def apply(self, model):
        toolchain = self.toolchain or machine_toolchain()
        period_ns = self.period_ns
        if kernel_partition_nodes(model):
            _, body, _ = partition_body(model)
            stated = read_target(body)
            period_ns = stated.platform.period_ns if period_ns is None else period_ns
            built = resolve_target(board=self.platform, period_ns=period_ns, shell=PYNQ)
            refuse_drift(stated, built, "Zynq build")
            link_dir = self.partition_model_dir or make_build_dir(prefix="zynq_link_")
            export = self.integration or integration(model, self.completion)
            model = kernel_link_graph(model, export, link_dir)
        else:
            # first infer layouts
            model = model.transform(InferDataLayouts())
            # prepare at global level, then break up into kernels
            prep_transforms = [
                InsertIODMA(self.axi_port_width),
                InsertDWC(),
                SpecializeLayers(self.fpga_part),
                Floorplan(),
                CreateDataflowPartition(partition_model_dir=self.partition_model_dir),
            ]
            for trn in prep_transforms:
                model = model.transform(trn)
                model = model.transform(GiveUniqueNodeNames())
                model = model.transform(GiveReadableTensorNames())
        # Build each kernel individually
        sdp_nodes = model.get_nodes_by_op_type("StreamingDataflowPartition")
        for sdp_node in sdp_nodes:
            prefix = sdp_node.name + "_"
            sdp_node = getCustomOp(sdp_node)
            dataflow_model_filename = sdp_node.get_nodeattr("model")
            kernel_model = ModelWrapper(dataflow_model_filename)
            if is_kernel_partition(kernel_model):
                kernel_model = kernel_model.transform(
                    PackagePartition(
                        sdp_node.onnx_node.name,
                        toolchain=toolchain,
                        completion=self.completion,
                    )
                )
                kernel_model.save(dataflow_model_filename)
                stitched = self._stitched(kernel_model, sdp_node.onnx_node.name, link_dir)
                sdp_node.set_nodeattr("model", stitched)
                continue
            kernel_model = kernel_model.transform(InsertFIFO())
            kernel_model = kernel_model.transform(SpecializeLayers(self.fpga_part))
            kernel_model = kernel_model.transform(GiveUniqueNodeNames(prefix))
            kernel_model.save(dataflow_model_filename)
            kernel_model = kernel_model.transform(PrepareIP(self.fpga_part, period_ns))
            kernel_model = kernel_model.transform(HLSSynthIP(toolchain=toolchain))
            kernel_model = kernel_model.transform(
                CreateStitchedIP(
                    self.fpga_part, period_ns, sdp_node.onnx_node.name, toolchain=toolchain
                )
            )
            kernel_model.set_metadata_prop("platform", "zynq-iodma")
            kernel_model.save(dataflow_model_filename)
        # Assemble design from IPs
        model = model.transform(
            MakeZYNQProject(
                self.platform,
                period_ns,
                enable_debug=self.enable_debug,
                toolchain=toolchain,
                jobs=self.vivado_jobs,
            )
        )

        # set platform attribute for correct remote execution
        model.set_metadata_prop("platform", "zynq-iodma")

        return (model, False)
