{C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/4_bit_majority_function/4_bit_majority_function.v} {1 {vlog -work work -stats=none {C:/Users/Aditya Reddy/Documents/GitHub/Verilog_HDL/example_codes/4_bit_majority_function/4_bit_majority_function.v}
Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
-- Compiling UDP four_bit_majority_function
-- Compiling module fourbit
-- Compiling module test_four_bit_function

Top level modules:
	test_four_bit_function

} {} {}}
